
firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008b4c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004d4  08008d30  08008d30  00018d30  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009204  08009204  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08009204  08009204  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009204  08009204  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009204  08009204  00019204  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009208  08009208  00019208  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800920c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000168  200001e0  080093ec  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000348  080093ec  00020348  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c0ed  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003283  00000000  00000000  0003c2fd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012a8  00000000  00000000  0003f580  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001140  00000000  00000000  00040828  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029ce7  00000000  00000000  00041968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015711  00000000  00000000  0006b64f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0010b8e8  00000000  00000000  00080d60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018c648  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005fd4  00000000  00000000  0018c69c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001e0 	.word	0x200001e0
 80001fc:	00000000 	.word	0x00000000
 8000200:	08008d14 	.word	0x08008d14

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001e4 	.word	0x200001e4
 800021c:	08008d14 	.word	0x08008d14

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	b08c      	sub	sp, #48	; 0x30
 8000c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	601a      	str	r2, [r3, #0]
 8000ca6:	605a      	str	r2, [r3, #4]
 8000ca8:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000caa:	1d3b      	adds	r3, r7, #4
 8000cac:	2220      	movs	r2, #32
 8000cae:	2100      	movs	r1, #0
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	f005 f98d 	bl	8005fd0 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000cb6:	4b34      	ldr	r3, [pc, #208]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000cb8:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000cbc:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000cbe:	4b32      	ldr	r3, [pc, #200]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000cc0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000cc4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000cc6:	4b30      	ldr	r3, [pc, #192]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ccc:	4b2e      	ldr	r3, [pc, #184]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000cd2:	4b2d      	ldr	r3, [pc, #180]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000cd8:	4b2b      	ldr	r3, [pc, #172]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000cde:	4b2a      	ldr	r3, [pc, #168]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000ce0:	2208      	movs	r2, #8
 8000ce2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ce4:	4b28      	ldr	r3, [pc, #160]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000cea:	4b27      	ldr	r3, [pc, #156]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8000cf0:	4b25      	ldr	r3, [pc, #148]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000cf2:	2201      	movs	r2, #1
 8000cf4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000cf6:	4b24      	ldr	r3, [pc, #144]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000cfe:	4b22      	ldr	r3, [pc, #136]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000d04:	4b20      	ldr	r3, [pc, #128]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000d06:	2200      	movs	r2, #0
 8000d08:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000d0a:	4b1f      	ldr	r3, [pc, #124]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000d12:	4b1d      	ldr	r3, [pc, #116]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8000d18:	4b1b      	ldr	r3, [pc, #108]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000d20:	4819      	ldr	r0, [pc, #100]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000d22:	f001 fb3b 	bl	800239c <HAL_ADC_Init>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8000d2c:	f000 fa7c 	bl	8001228 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_DUALMODE_REGSIMULT;
 8000d30:	2306      	movs	r3, #6
 8000d32:	627b      	str	r3, [r7, #36]	; 0x24
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_DISABLED;
 8000d34:	2300      	movs	r3, #0
 8000d36:	62bb      	str	r3, [r7, #40]	; 0x28
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_1CYCLE;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000d3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d40:	4619      	mov	r1, r3
 8000d42:	4811      	ldr	r0, [pc, #68]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000d44:	f002 ffa2 	bl	8003c8c <HAL_ADCEx_MultiModeConfigChannel>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d001      	beq.n	8000d52 <MX_ADC1_Init+0xba>
  {
    Error_Handler();
 8000d4e:	f000 fa6b 	bl	8001228 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000d52:	4b0e      	ldr	r3, [pc, #56]	; (8000d8c <MX_ADC1_Init+0xf4>)
 8000d54:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000d56:	2306      	movs	r3, #6
 8000d58:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000d5e:	237f      	movs	r3, #127	; 0x7f
 8000d60:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000d62:	2304      	movs	r3, #4
 8000d64:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000d66:	2300      	movs	r3, #0
 8000d68:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000d6a:	1d3b      	adds	r3, r7, #4
 8000d6c:	4619      	mov	r1, r3
 8000d6e:	4806      	ldr	r0, [pc, #24]	; (8000d88 <MX_ADC1_Init+0xf0>)
 8000d70:	f002 f984 	bl	800307c <HAL_ADC_ConfigChannel>
 8000d74:	4603      	mov	r3, r0
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d001      	beq.n	8000d7e <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8000d7a:	f000 fa55 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d7e:	bf00      	nop
 8000d80:	3730      	adds	r7, #48	; 0x30
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	20000278 	.word	0x20000278
 8000d8c:	04300002 	.word	0x04300002

08000d90 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b088      	sub	sp, #32
 8000d94:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d96:	463b      	mov	r3, r7
 8000d98:	2220      	movs	r2, #32
 8000d9a:	2100      	movs	r1, #0
 8000d9c:	4618      	mov	r0, r3
 8000d9e:	f005 f917 	bl	8005fd0 <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config
  */
  hadc2.Instance = ADC2;
 8000da2:	4b28      	ldr	r3, [pc, #160]	; (8000e44 <MX_ADC2_Init+0xb4>)
 8000da4:	4a28      	ldr	r2, [pc, #160]	; (8000e48 <MX_ADC2_Init+0xb8>)
 8000da6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000da8:	4b26      	ldr	r3, [pc, #152]	; (8000e44 <MX_ADC2_Init+0xb4>)
 8000daa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000dae:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000db0:	4b24      	ldr	r3, [pc, #144]	; (8000e44 <MX_ADC2_Init+0xb4>)
 8000db2:	2200      	movs	r2, #0
 8000db4:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000db6:	4b23      	ldr	r3, [pc, #140]	; (8000e44 <MX_ADC2_Init+0xb4>)
 8000db8:	2200      	movs	r2, #0
 8000dba:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8000dbc:	4b21      	ldr	r3, [pc, #132]	; (8000e44 <MX_ADC2_Init+0xb4>)
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000dc2:	4b20      	ldr	r3, [pc, #128]	; (8000e44 <MX_ADC2_Init+0xb4>)
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000dc8:	4b1e      	ldr	r3, [pc, #120]	; (8000e44 <MX_ADC2_Init+0xb4>)
 8000dca:	2208      	movs	r2, #8
 8000dcc:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8000dce:	4b1d      	ldr	r3, [pc, #116]	; (8000e44 <MX_ADC2_Init+0xb4>)
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000dd4:	4b1b      	ldr	r3, [pc, #108]	; (8000e44 <MX_ADC2_Init+0xb4>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8000dda:	4b1a      	ldr	r3, [pc, #104]	; (8000e44 <MX_ADC2_Init+0xb4>)
 8000ddc:	2201      	movs	r2, #1
 8000dde:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000de0:	4b18      	ldr	r3, [pc, #96]	; (8000e44 <MX_ADC2_Init+0xb4>)
 8000de2:	2200      	movs	r2, #0
 8000de4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000de8:	4b16      	ldr	r3, [pc, #88]	; (8000e44 <MX_ADC2_Init+0xb4>)
 8000dea:	2200      	movs	r2, #0
 8000dec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000df0:	4b14      	ldr	r3, [pc, #80]	; (8000e44 <MX_ADC2_Init+0xb4>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8000df6:	4b13      	ldr	r3, [pc, #76]	; (8000e44 <MX_ADC2_Init+0xb4>)
 8000df8:	2200      	movs	r2, #0
 8000dfa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8000dfe:	4811      	ldr	r0, [pc, #68]	; (8000e44 <MX_ADC2_Init+0xb4>)
 8000e00:	f001 facc 	bl	800239c <HAL_ADC_Init>
 8000e04:	4603      	mov	r3, r0
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d001      	beq.n	8000e0e <MX_ADC2_Init+0x7e>
  {
    Error_Handler();
 8000e0a:	f000 fa0d 	bl	8001228 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000e0e:	4b0f      	ldr	r3, [pc, #60]	; (8000e4c <MX_ADC2_Init+0xbc>)
 8000e10:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000e12:	2306      	movs	r3, #6
 8000e14:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000e16:	2300      	movs	r3, #0
 8000e18:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000e1a:	237f      	movs	r3, #127	; 0x7f
 8000e1c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000e1e:	2304      	movs	r3, #4
 8000e20:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000e22:	2300      	movs	r3, #0
 8000e24:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000e26:	463b      	mov	r3, r7
 8000e28:	4619      	mov	r1, r3
 8000e2a:	4806      	ldr	r0, [pc, #24]	; (8000e44 <MX_ADC2_Init+0xb4>)
 8000e2c:	f002 f926 	bl	800307c <HAL_ADC_ConfigChannel>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <MX_ADC2_Init+0xaa>
  {
    Error_Handler();
 8000e36:	f000 f9f7 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000e3a:	bf00      	nop
 8000e3c:	3720      	adds	r7, #32
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	2000020c 	.word	0x2000020c
 8000e48:	50000100 	.word	0x50000100
 8000e4c:	08600004 	.word	0x08600004

08000e50 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b08c      	sub	sp, #48	; 0x30
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e58:	f107 031c 	add.w	r3, r7, #28
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
 8000e60:	605a      	str	r2, [r3, #4]
 8000e62:	609a      	str	r2, [r3, #8]
 8000e64:	60da      	str	r2, [r3, #12]
 8000e66:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000e70:	d136      	bne.n	8000ee0 <HAL_ADC_MspInit+0x90>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000e72:	4b3b      	ldr	r3, [pc, #236]	; (8000f60 <HAL_ADC_MspInit+0x110>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	3301      	adds	r3, #1
 8000e78:	4a39      	ldr	r2, [pc, #228]	; (8000f60 <HAL_ADC_MspInit+0x110>)
 8000e7a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000e7c:	4b38      	ldr	r3, [pc, #224]	; (8000f60 <HAL_ADC_MspInit+0x110>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d10b      	bne.n	8000e9c <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000e84:	4b37      	ldr	r3, [pc, #220]	; (8000f64 <HAL_ADC_MspInit+0x114>)
 8000e86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e88:	4a36      	ldr	r2, [pc, #216]	; (8000f64 <HAL_ADC_MspInit+0x114>)
 8000e8a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000e8e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e90:	4b34      	ldr	r3, [pc, #208]	; (8000f64 <HAL_ADC_MspInit+0x114>)
 8000e92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e94:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000e98:	61bb      	str	r3, [r7, #24]
 8000e9a:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e9c:	4b31      	ldr	r3, [pc, #196]	; (8000f64 <HAL_ADC_MspInit+0x114>)
 8000e9e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ea0:	4a30      	ldr	r2, [pc, #192]	; (8000f64 <HAL_ADC_MspInit+0x114>)
 8000ea2:	f043 0301 	orr.w	r3, r3, #1
 8000ea6:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ea8:	4b2e      	ldr	r3, [pc, #184]	; (8000f64 <HAL_ADC_MspInit+0x114>)
 8000eaa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000eac:	f003 0301 	and.w	r3, r3, #1
 8000eb0:	617b      	str	r3, [r7, #20]
 8000eb2:	697b      	ldr	r3, [r7, #20]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = ADC1_IN1_Pin;
 8000eb4:	2301      	movs	r3, #1
 8000eb6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000eb8:	2303      	movs	r3, #3
 8000eba:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ebc:	2300      	movs	r3, #0
 8000ebe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ADC1_IN1_GPIO_Port, &GPIO_InitStruct);
 8000ec0:	f107 031c 	add.w	r3, r7, #28
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000eca:	f003 f8f7 	bl	80040bc <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	2012      	movs	r0, #18
 8000ed4:	f003 f8bd 	bl	8004052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000ed8:	2012      	movs	r0, #18
 8000eda:	f003 f8d4 	bl	8004086 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8000ede:	e03a      	b.n	8000f56 <HAL_ADC_MspInit+0x106>
  else if(adcHandle->Instance==ADC2)
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	4a20      	ldr	r2, [pc, #128]	; (8000f68 <HAL_ADC_MspInit+0x118>)
 8000ee6:	4293      	cmp	r3, r2
 8000ee8:	d135      	bne.n	8000f56 <HAL_ADC_MspInit+0x106>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000eea:	4b1d      	ldr	r3, [pc, #116]	; (8000f60 <HAL_ADC_MspInit+0x110>)
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	3301      	adds	r3, #1
 8000ef0:	4a1b      	ldr	r2, [pc, #108]	; (8000f60 <HAL_ADC_MspInit+0x110>)
 8000ef2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000ef4:	4b1a      	ldr	r3, [pc, #104]	; (8000f60 <HAL_ADC_MspInit+0x110>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	2b01      	cmp	r3, #1
 8000efa:	d10b      	bne.n	8000f14 <HAL_ADC_MspInit+0xc4>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000efc:	4b19      	ldr	r3, [pc, #100]	; (8000f64 <HAL_ADC_MspInit+0x114>)
 8000efe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f00:	4a18      	ldr	r2, [pc, #96]	; (8000f64 <HAL_ADC_MspInit+0x114>)
 8000f02:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000f06:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f08:	4b16      	ldr	r3, [pc, #88]	; (8000f64 <HAL_ADC_MspInit+0x114>)
 8000f0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f0c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000f10:	613b      	str	r3, [r7, #16]
 8000f12:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f14:	4b13      	ldr	r3, [pc, #76]	; (8000f64 <HAL_ADC_MspInit+0x114>)
 8000f16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f18:	4a12      	ldr	r2, [pc, #72]	; (8000f64 <HAL_ADC_MspInit+0x114>)
 8000f1a:	f043 0301 	orr.w	r3, r3, #1
 8000f1e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000f20:	4b10      	ldr	r3, [pc, #64]	; (8000f64 <HAL_ADC_MspInit+0x114>)
 8000f22:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f24:	f003 0301 	and.w	r3, r3, #1
 8000f28:	60fb      	str	r3, [r7, #12]
 8000f2a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ADC2_IN2_Pin;
 8000f2c:	2302      	movs	r3, #2
 8000f2e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000f30:	2303      	movs	r3, #3
 8000f32:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f34:	2300      	movs	r3, #0
 8000f36:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ADC2_IN2_GPIO_Port, &GPIO_InitStruct);
 8000f38:	f107 031c 	add.w	r3, r7, #28
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f42:	f003 f8bb 	bl	80040bc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8000f46:	2200      	movs	r2, #0
 8000f48:	2100      	movs	r1, #0
 8000f4a:	2012      	movs	r0, #18
 8000f4c:	f003 f881 	bl	8004052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8000f50:	2012      	movs	r0, #18
 8000f52:	f003 f898 	bl	8004086 <HAL_NVIC_EnableIRQ>
}
 8000f56:	bf00      	nop
 8000f58:	3730      	adds	r7, #48	; 0x30
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	200001fc 	.word	0x200001fc
 8000f64:	40021000 	.word	0x40021000
 8000f68:	50000100 	.word	0x50000100

08000f6c <events_toggle_bit>:
#include "events.h"


uint8_t events_toggle_bit(uint8_t bit, uint8_t mask)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b083      	sub	sp, #12
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	4603      	mov	r3, r0
 8000f74:	460a      	mov	r2, r1
 8000f76:	71fb      	strb	r3, [r7, #7]
 8000f78:	4613      	mov	r3, r2
 8000f7a:	71bb      	strb	r3, [r7, #6]
	if ((bit & mask) == 1)
 8000f7c:	79fa      	ldrb	r2, [r7, #7]
 8000f7e:	79bb      	ldrb	r3, [r7, #6]
 8000f80:	4013      	ands	r3, r2
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	2b01      	cmp	r3, #1
 8000f86:	d104      	bne.n	8000f92 <events_toggle_bit+0x26>
		bit &= 0xFE;
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	f023 0301 	bic.w	r3, r3, #1
 8000f8e:	71fb      	strb	r3, [r7, #7]
 8000f90:	e003      	b.n	8000f9a <events_toggle_bit+0x2e>
	else
		bit |= 0x01;
 8000f92:	79fb      	ldrb	r3, [r7, #7]
 8000f94:	f043 0301 	orr.w	r3, r3, #1
 8000f98:	71fb      	strb	r3, [r7, #7]

	return (bit);
 8000f9a:	79fb      	ldrb	r3, [r7, #7]
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr

08000fa8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b088      	sub	sp, #32
 8000fac:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fae:	f107 030c 	add.w	r3, r7, #12
 8000fb2:	2200      	movs	r2, #0
 8000fb4:	601a      	str	r2, [r3, #0]
 8000fb6:	605a      	str	r2, [r3, #4]
 8000fb8:	609a      	str	r2, [r3, #8]
 8000fba:	60da      	str	r2, [r3, #12]
 8000fbc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fbe:	4b29      	ldr	r3, [pc, #164]	; (8001064 <MX_GPIO_Init+0xbc>)
 8000fc0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fc2:	4a28      	ldr	r2, [pc, #160]	; (8001064 <MX_GPIO_Init+0xbc>)
 8000fc4:	f043 0304 	orr.w	r3, r3, #4
 8000fc8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fca:	4b26      	ldr	r3, [pc, #152]	; (8001064 <MX_GPIO_Init+0xbc>)
 8000fcc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fce:	f003 0304 	and.w	r3, r3, #4
 8000fd2:	60bb      	str	r3, [r7, #8]
 8000fd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000fd6:	4b23      	ldr	r3, [pc, #140]	; (8001064 <MX_GPIO_Init+0xbc>)
 8000fd8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fda:	4a22      	ldr	r2, [pc, #136]	; (8001064 <MX_GPIO_Init+0xbc>)
 8000fdc:	f043 0320 	orr.w	r3, r3, #32
 8000fe0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fe2:	4b20      	ldr	r3, [pc, #128]	; (8001064 <MX_GPIO_Init+0xbc>)
 8000fe4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe6:	f003 0320 	and.w	r3, r3, #32
 8000fea:	607b      	str	r3, [r7, #4]
 8000fec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fee:	4b1d      	ldr	r3, [pc, #116]	; (8001064 <MX_GPIO_Init+0xbc>)
 8000ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ff2:	4a1c      	ldr	r2, [pc, #112]	; (8001064 <MX_GPIO_Init+0xbc>)
 8000ff4:	f043 0301 	orr.w	r3, r3, #1
 8000ff8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ffa:	4b1a      	ldr	r3, [pc, #104]	; (8001064 <MX_GPIO_Init+0xbc>)
 8000ffc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ffe:	f003 0301 	and.w	r3, r3, #1
 8001002:	603b      	str	r3, [r7, #0]
 8001004:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001006:	2200      	movs	r2, #0
 8001008:	2120      	movs	r1, #32
 800100a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800100e:	f003 f9d7 	bl	80043c0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001012:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001016:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001018:	4b13      	ldr	r3, [pc, #76]	; (8001068 <MX_GPIO_Init+0xc0>)
 800101a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101c:	2300      	movs	r3, #0
 800101e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001020:	f107 030c 	add.w	r3, r7, #12
 8001024:	4619      	mov	r1, r3
 8001026:	4811      	ldr	r0, [pc, #68]	; (800106c <MX_GPIO_Init+0xc4>)
 8001028:	f003 f848 	bl	80040bc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800102c:	2320      	movs	r3, #32
 800102e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001030:	2301      	movs	r3, #1
 8001032:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001034:	2300      	movs	r3, #0
 8001036:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001038:	2300      	movs	r3, #0
 800103a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800103c:	f107 030c 	add.w	r3, r7, #12
 8001040:	4619      	mov	r1, r3
 8001042:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001046:	f003 f839 	bl	80040bc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800104a:	2200      	movs	r2, #0
 800104c:	2100      	movs	r1, #0
 800104e:	2028      	movs	r0, #40	; 0x28
 8001050:	f002 ffff 	bl	8004052 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001054:	2028      	movs	r0, #40	; 0x28
 8001056:	f003 f816 	bl	8004086 <HAL_NVIC_EnableIRQ>

}
 800105a:	bf00      	nop
 800105c:	3720      	adds	r7, #32
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	40021000 	.word	0x40021000
 8001068:	10110000 	.word	0x10110000
 800106c:	48000800 	.word	0x48000800

08001070 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	4603      	mov	r3, r0
 8001078:	80fb      	strh	r3, [r7, #6]
	objects_def_exti_gpio(GPIO_Pin);
 800107a:	88fb      	ldrh	r3, [r7, #6]
 800107c:	4618      	mov	r0, r3
 800107e:	f000 fc5b 	bl	8001938 <objects_def_exti_gpio>
}
 8001082:	bf00      	nop
 8001084:	3708      	adds	r7, #8
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}

0800108a <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800108a:	b480      	push	{r7}
 800108c:	b083      	sub	sp, #12
 800108e:	af00      	add	r7, sp, #0
 8001090:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001092:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001096:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 800109a:	f003 0301 	and.w	r3, r3, #1
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d013      	beq.n	80010ca <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80010a2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80010a6:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80010aa:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d00b      	beq.n	80010ca <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80010b2:	e000      	b.n	80010b6 <ITM_SendChar+0x2c>
    {
      __NOP();
 80010b4:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80010b6:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d0f9      	beq.n	80010b4 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80010c0:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80010c4:	687a      	ldr	r2, [r7, #4]
 80010c6:	b2d2      	uxtb	r2, r2
 80010c8:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80010ca:	687b      	ldr	r3, [r7, #4]
}
 80010cc:	4618      	mov	r0, r3
 80010ce:	370c      	adds	r7, #12
 80010d0:	46bd      	mov	sp, r7
 80010d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d6:	4770      	bx	lr

080010d8 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b086      	sub	sp, #24
 80010dc:	af00      	add	r7, sp, #0
 80010de:	60f8      	str	r0, [r7, #12]
 80010e0:	60b9      	str	r1, [r7, #8]
 80010e2:	607a      	str	r2, [r7, #4]
	for (int i=0 ; i<len ; i++)
 80010e4:	2300      	movs	r3, #0
 80010e6:	617b      	str	r3, [r7, #20]
 80010e8:	e009      	b.n	80010fe <_write+0x26>
		ITM_SendChar((*ptr++));
 80010ea:	68bb      	ldr	r3, [r7, #8]
 80010ec:	1c5a      	adds	r2, r3, #1
 80010ee:	60ba      	str	r2, [r7, #8]
 80010f0:	781b      	ldrb	r3, [r3, #0]
 80010f2:	4618      	mov	r0, r3
 80010f4:	f7ff ffc9 	bl	800108a <ITM_SendChar>
	for (int i=0 ; i<len ; i++)
 80010f8:	697b      	ldr	r3, [r7, #20]
 80010fa:	3301      	adds	r3, #1
 80010fc:	617b      	str	r3, [r7, #20]
 80010fe:	697a      	ldr	r2, [r7, #20]
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	429a      	cmp	r2, r3
 8001104:	dbf1      	blt.n	80010ea <_write+0x12>

	return (len);
 8001106:	687b      	ldr	r3, [r7, #4]
}
 8001108:	4618      	mov	r0, r3
 800110a:	3718      	adds	r7, #24
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001114:	f000 fe49 	bl	8001daa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001118:	f000 f81c 	bl	8001154 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800111c:	f7ff ff44 	bl	8000fa8 <MX_GPIO_Init>
  MX_TIM1_Init();
 8001120:	f000 fd8e 	bl	8001c40 <MX_TIM1_Init>
  MX_ADC1_Init();
 8001124:	f7ff fdb8 	bl	8000c98 <MX_ADC1_Init>
  MX_ADC2_Init();
 8001128:	f7ff fe32 	bl	8000d90 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  printf("-- Starting System's Configuration\n");
 800112c:	4806      	ldr	r0, [pc, #24]	; (8001148 <main+0x38>)
 800112e:	f005 fd07 	bl	8006b40 <puts>

  objects_def_init();
 8001132:	f000 fbdd 	bl	80018f0 <objects_def_init>

  HAL_TIM_Base_Start_IT(&htim1);
 8001136:	4805      	ldr	r0, [pc, #20]	; (800114c <main+0x3c>)
 8001138:	f004 f9c6 	bl	80054c8 <HAL_TIM_Base_Start_IT>

  printf("-- End of System's Configuration\n");
 800113c:	4804      	ldr	r0, [pc, #16]	; (8001150 <main+0x40>)
 800113e:	f005 fcff 	bl	8006b40 <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	objects_def_loop();
 8001142:	f000 fc2f 	bl	80019a4 <objects_def_loop>
 8001146:	e7fc      	b.n	8001142 <main+0x32>
 8001148:	08008d30 	.word	0x08008d30
 800114c:	200002e8 	.word	0x200002e8
 8001150:	08008d54 	.word	0x08008d54

08001154 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b0a8      	sub	sp, #160	; 0xa0
 8001158:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800115a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800115e:	2238      	movs	r2, #56	; 0x38
 8001160:	2100      	movs	r1, #0
 8001162:	4618      	mov	r0, r3
 8001164:	f004 ff34 	bl	8005fd0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001168:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800116c:	2200      	movs	r2, #0
 800116e:	601a      	str	r2, [r3, #0]
 8001170:	605a      	str	r2, [r3, #4]
 8001172:	609a      	str	r2, [r3, #8]
 8001174:	60da      	str	r2, [r3, #12]
 8001176:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001178:	463b      	mov	r3, r7
 800117a:	2254      	movs	r2, #84	; 0x54
 800117c:	2100      	movs	r1, #0
 800117e:	4618      	mov	r0, r3
 8001180:	f004 ff26 	bl	8005fd0 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001184:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001188:	f003 f94a 	bl	8004420 <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800118c:	2302      	movs	r3, #2
 800118e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001190:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001194:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001196:	2340      	movs	r3, #64	; 0x40
 8001198:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800119a:	2302      	movs	r3, #2
 800119c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011a0:	2302      	movs	r3, #2
 80011a2:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 80011a6:	2301      	movs	r3, #1
 80011a8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 15;
 80011ac:	230f      	movs	r3, #15
 80011ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011b2:	2302      	movs	r3, #2
 80011b4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011b8:	2302      	movs	r3, #2
 80011ba:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011be:	2302      	movs	r3, #2
 80011c0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011c4:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80011c8:	4618      	mov	r0, r3
 80011ca:	f003 f9dd 	bl	8004588 <HAL_RCC_OscConfig>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <SystemClock_Config+0x84>
  {
    Error_Handler();
 80011d4:	f000 f828 	bl	8001228 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011d8:	230f      	movs	r3, #15
 80011da:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011dc:	2303      	movs	r3, #3
 80011de:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011e0:	2300      	movs	r3, #0
 80011e2:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011e4:	2300      	movs	r3, #0
 80011e6:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011e8:	2300      	movs	r3, #0
 80011ea:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80011ec:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80011f0:	2103      	movs	r1, #3
 80011f2:	4618      	mov	r0, r3
 80011f4:	f003 fce0 	bl	8004bb8 <HAL_RCC_ClockConfig>
 80011f8:	4603      	mov	r3, r0
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d001      	beq.n	8001202 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80011fe:	f000 f813 	bl	8001228 <Error_Handler>
  }
  /** Initializes the peripherals clocks
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8001202:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001206:	603b      	str	r3, [r7, #0]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8001208:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800120c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800120e:	463b      	mov	r3, r7
 8001210:	4618      	mov	r0, r3
 8001212:	f003 feb5 	bl	8004f80 <HAL_RCCEx_PeriphCLKConfig>
 8001216:	4603      	mov	r3, r0
 8001218:	2b00      	cmp	r3, #0
 800121a:	d001      	beq.n	8001220 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 800121c:	f000 f804 	bl	8001228 <Error_Handler>
  }
}
 8001220:	bf00      	nop
 8001222:	37a0      	adds	r7, #160	; 0xa0
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}

08001228 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001228:	b480      	push	{r7}
 800122a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800122c:	b672      	cpsid	i
}
 800122e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001230:	e7fe      	b.n	8001230 <Error_Handler+0x8>
	...

08001234 <meas_initialize_objects>:
#include "meas.h"

photovoltaic *meas_initialize_objects(char *tag, ADC_HandleTypeDef *ADC_master, ADC_HandleTypeDef *ADC_slave)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	b086      	sub	sp, #24
 8001238:	af00      	add	r7, sp, #0
 800123a:	60f8      	str	r0, [r7, #12]
 800123c:	60b9      	str	r1, [r7, #8]
 800123e:	607a      	str	r2, [r7, #4]
	photovoltaic *ph_struct = (photovoltaic *)malloc(sizeof(photovoltaic));
 8001240:	2014      	movs	r0, #20
 8001242:	f004 febd 	bl	8005fc0 <malloc>
 8001246:	4603      	mov	r3, r0
 8001248:	617b      	str	r3, [r7, #20]

	if (ph_struct == NULL)
 800124a:	697b      	ldr	r3, [r7, #20]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d101      	bne.n	8001254 <meas_initialize_objects+0x20>
		return (NULL);
 8001250:	2300      	movs	r3, #0
 8001252:	e027      	b.n	80012a4 <meas_initialize_objects+0x70>

	ph_struct->tag = tag;
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	68fa      	ldr	r2, [r7, #12]
 8001258:	601a      	str	r2, [r3, #0]

	ph_struct->pe_interval_cnt = 0;
 800125a:	697b      	ldr	r3, [r7, #20]
 800125c:	2200      	movs	r2, #0
 800125e:	821a      	strh	r2, [r3, #16]

	ph_struct->events_handler = 0;
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	2200      	movs	r2, #0
 8001264:	749a      	strb	r2, [r3, #18]

	printf("Initializing %s:\n", ph_struct->tag);
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	4619      	mov	r1, r3
 800126c:	480f      	ldr	r0, [pc, #60]	; (80012ac <meas_initialize_objects+0x78>)
 800126e:	f005 fbcb 	bl	8006a08 <iprintf>

	ph_struct->voltage = meas_initialize_rms_objects("Voltage", ADC_master, VOLTAGE_UPPER_LIMIT, VOLTAGE_LOWER_LIMIT);
 8001272:	2319      	movs	r3, #25
 8001274:	f240 12db 	movw	r2, #475	; 0x1db
 8001278:	68b9      	ldr	r1, [r7, #8]
 800127a:	480d      	ldr	r0, [pc, #52]	; (80012b0 <meas_initialize_objects+0x7c>)
 800127c:	f000 f81c 	bl	80012b8 <meas_initialize_rms_objects>
 8001280:	4602      	mov	r2, r0
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	605a      	str	r2, [r3, #4]
	ph_struct->current = meas_initialize_rms_objects("Current", ADC_slave,  CURRENT_UPPER_LIMIT, CURRENT_LOWER_LIMIT);
 8001286:	2300      	movs	r3, #0
 8001288:	2213      	movs	r2, #19
 800128a:	6879      	ldr	r1, [r7, #4]
 800128c:	4809      	ldr	r0, [pc, #36]	; (80012b4 <meas_initialize_objects+0x80>)
 800128e:	f000 f813 	bl	80012b8 <meas_initialize_rms_objects>
 8001292:	4602      	mov	r2, r0
 8001294:	697b      	ldr	r3, [r7, #20]
 8001296:	609a      	str	r2, [r3, #8]

	ph_struct->power_energy = meas_initialize_power_and_energy_objects();
 8001298:	f000 f856 	bl	8001348 <meas_initialize_power_and_energy_objects>
 800129c:	4602      	mov	r2, r0
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	60da      	str	r2, [r3, #12]

	return(ph_struct);
 80012a2:	697b      	ldr	r3, [r7, #20]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	3718      	adds	r7, #24
 80012a8:	46bd      	mov	sp, r7
 80012aa:	bd80      	pop	{r7, pc}
 80012ac:	08008d78 	.word	0x08008d78
 80012b0:	08008d8c 	.word	0x08008d8c
 80012b4:	08008d94 	.word	0x08008d94

080012b8 <meas_initialize_rms_objects>:

rms_measurement *meas_initialize_rms_objects(char *tag, ADC_HandleTypeDef *ADC, uint16_t high_trigger, uint16_t low_trigger)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b086      	sub	sp, #24
 80012bc:	af00      	add	r7, sp, #0
 80012be:	60f8      	str	r0, [r7, #12]
 80012c0:	60b9      	str	r1, [r7, #8]
 80012c2:	4611      	mov	r1, r2
 80012c4:	461a      	mov	r2, r3
 80012c6:	460b      	mov	r3, r1
 80012c8:	80fb      	strh	r3, [r7, #6]
 80012ca:	4613      	mov	r3, r2
 80012cc:	80bb      	strh	r3, [r7, #4]
	rms_measurement *rms_struct = (rms_measurement *)malloc(sizeof(rms_measurement));
 80012ce:	f240 60e4 	movw	r0, #1764	; 0x6e4
 80012d2:	f004 fe75 	bl	8005fc0 <malloc>
 80012d6:	4603      	mov	r3, r0
 80012d8:	617b      	str	r3, [r7, #20]

	if (rms_struct == NULL)
 80012da:	697b      	ldr	r3, [r7, #20]
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d101      	bne.n	80012e4 <meas_initialize_rms_objects+0x2c>
		return (NULL);
 80012e0:	2300      	movs	r3, #0
 80012e2:	e02b      	b.n	800133c <meas_initialize_rms_objects+0x84>

	rms_struct->ADC = ADC;
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	68ba      	ldr	r2, [r7, #8]
 80012e8:	601a      	str	r2, [r3, #0]

	rms_struct->frst_level_index = 0;
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	2200      	movs	r2, #0
 80012ee:	f883 26dc 	strb.w	r2, [r3, #1756]	; 0x6dc
	rms_struct->scnd_level_index = 0;
 80012f2:	697b      	ldr	r3, [r7, #20]
 80012f4:	2200      	movs	r2, #0
 80012f6:	f883 26dd 	strb.w	r2, [r3, #1757]	; 0x6dd
	rms_struct->thrd_level_index = 0;
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	2200      	movs	r2, #0
 80012fe:	f883 26de 	strb.w	r2, [r3, #1758]	; 0x6de
	rms_struct->frth_level_index = 0;
 8001302:	697b      	ldr	r3, [r7, #20]
 8001304:	2200      	movs	r2, #0
 8001306:	f883 26df 	strb.w	r2, [r3, #1759]	; 0x6df
	rms_struct->ffth_level_index = 0;
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	2200      	movs	r2, #0
 800130e:	f883 26e0 	strb.w	r2, [r3, #1760]	; 0x6e0

	rms_struct->high_trigger = high_trigger;
 8001312:	88fb      	ldrh	r3, [r7, #6]
 8001314:	b2da      	uxtb	r2, r3
 8001316:	697b      	ldr	r3, [r7, #20]
 8001318:	f883 26e1 	strb.w	r2, [r3, #1761]	; 0x6e1
	rms_struct->low_trigger  = low_trigger;
 800131c:	88bb      	ldrh	r3, [r7, #4]
 800131e:	b2da      	uxtb	r2, r3
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	f883 26e2 	strb.w	r2, [r3, #1762]	; 0x6e2

	HAL_ADCEx_Calibration_Start(rms_struct->ADC, ADC_SINGLE_ENDED);
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	217f      	movs	r1, #127	; 0x7f
 800132c:	4618      	mov	r0, r3
 800132e:	f002 fbf9 	bl	8003b24 <HAL_ADCEx_Calibration_Start>

	printf("\t- %s measurement initialized\n", tag);
 8001332:	68f9      	ldr	r1, [r7, #12]
 8001334:	4803      	ldr	r0, [pc, #12]	; (8001344 <meas_initialize_rms_objects+0x8c>)
 8001336:	f005 fb67 	bl	8006a08 <iprintf>

	return (rms_struct);
 800133a:	697b      	ldr	r3, [r7, #20]
}
 800133c:	4618      	mov	r0, r3
 800133e:	3718      	adds	r7, #24
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	08008d9c 	.word	0x08008d9c

08001348 <meas_initialize_power_and_energy_objects>:

power_and_energy *meas_initialize_power_and_energy_objects(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b082      	sub	sp, #8
 800134c:	af00      	add	r7, sp, #0
	power_and_energy *pe_struct = (power_and_energy *)malloc(sizeof(power_and_energy));
 800134e:	f44f 7068 	mov.w	r0, #928	; 0x3a0
 8001352:	f004 fe35 	bl	8005fc0 <malloc>
 8001356:	4603      	mov	r3, r0
 8001358:	607b      	str	r3, [r7, #4]

	if (pe_struct == NULL)
 800135a:	687b      	ldr	r3, [r7, #4]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d101      	bne.n	8001364 <meas_initialize_power_and_energy_objects+0x1c>
		return (NULL);
 8001360:	2300      	movs	r3, #0
 8001362:	e013      	b.n	800138c <meas_initialize_power_and_energy_objects+0x44>

	pe_struct->energy = 0.0;
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	f04f 0200 	mov.w	r2, #0
 800136a:	601a      	str	r2, [r3, #0]

	pe_struct->frst_level_index = 0;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2200      	movs	r2, #0
 8001370:	f883 239c 	strb.w	r2, [r3, #924]	; 0x39c
	pe_struct->scnd_level_index = 0;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	2200      	movs	r2, #0
 8001378:	f883 239d 	strb.w	r2, [r3, #925]	; 0x39d
	pe_struct->thrd_level_index = 0;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	2200      	movs	r2, #0
 8001380:	f883 239e 	strb.w	r2, [r3, #926]	; 0x39e

	printf("\t- Power & Energy measurement initialized\n");
 8001384:	4803      	ldr	r0, [pc, #12]	; (8001394 <meas_initialize_power_and_energy_objects+0x4c>)
 8001386:	f005 fbdb 	bl	8006b40 <puts>

	return (pe_struct);
 800138a:	687b      	ldr	r3, [r7, #4]
}
 800138c:	4618      	mov	r0, r3
 800138e:	3708      	adds	r7, #8
 8001390:	46bd      	mov	sp, r7
 8001392:	bd80      	pop	{r7, pc}
 8001394:	08008dbc 	.word	0x08008dbc

08001398 <meas_sample>:

void meas_sample(photovoltaic *ptr)
{
 8001398:	b590      	push	{r4, r7, lr}
 800139a:	b085      	sub	sp, #20
 800139c:	af00      	add	r7, sp, #0
 800139e:	6078      	str	r0, [r7, #4]
	// Obtém a leitura simultânea dos módulos ADC
	uint32_t raw  = HAL_ADCEx_MultiModeGetValue(ptr->voltage->ADC);
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4618      	mov	r0, r3
 80013a8:	f002 fc1e 	bl	8003be8 <HAL_ADCEx_MultiModeGetValue>
 80013ac:	60f8      	str	r0, [r7, #12]

	// Extrai a tensão a partir da leitura simultanea dos módulos ADC (16 bits LSB)
	ptr->voltage->sample = (raw & LSB_WORD_BIT_MASK) * (VCC / ADC_RES_BITS) * VOLTAGE_GAIN;
 80013ae:	68fb      	ldr	r3, [r7, #12]
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	4618      	mov	r0, r3
 80013b4:	f7ff f8ce 	bl	8000554 <__aeabi_ui2d>
 80013b8:	a31d      	add	r3, pc, #116	; (adr r3, 8001430 <meas_sample+0x98>)
 80013ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013be:	f7ff f943 	bl	8000648 <__aeabi_dmul>
 80013c2:	4602      	mov	r2, r0
 80013c4:	460b      	mov	r3, r1
 80013c6:	4610      	mov	r0, r2
 80013c8:	4619      	mov	r1, r3
 80013ca:	a31b      	add	r3, pc, #108	; (adr r3, 8001438 <meas_sample+0xa0>)
 80013cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013d0:	f7ff f93a 	bl	8000648 <__aeabi_dmul>
 80013d4:	4602      	mov	r2, r0
 80013d6:	460b      	mov	r3, r1
 80013d8:	4610      	mov	r0, r2
 80013da:	4619      	mov	r1, r3
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	685c      	ldr	r4, [r3, #4]
 80013e0:	f7ff fc0a 	bl	8000bf8 <__aeabi_d2f>
 80013e4:	4603      	mov	r3, r0
 80013e6:	6063      	str	r3, [r4, #4]

	// Extrai a corrente a partir da leitura simultanea dos módulos ADC (16 bits MSB)
	ptr->current->sample = (raw >> HALF_WORD_LENGTH) * (VCC / ADC_RES_BITS) * CURRENT_GAIN;
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	0c1b      	lsrs	r3, r3, #16
 80013ec:	4618      	mov	r0, r3
 80013ee:	f7ff f8b1 	bl	8000554 <__aeabi_ui2d>
 80013f2:	a30f      	add	r3, pc, #60	; (adr r3, 8001430 <meas_sample+0x98>)
 80013f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013f8:	f7ff f926 	bl	8000648 <__aeabi_dmul>
 80013fc:	4602      	mov	r2, r0
 80013fe:	460b      	mov	r3, r1
 8001400:	4610      	mov	r0, r2
 8001402:	4619      	mov	r1, r3
 8001404:	a30e      	add	r3, pc, #56	; (adr r3, 8001440 <meas_sample+0xa8>)
 8001406:	e9d3 2300 	ldrd	r2, r3, [r3]
 800140a:	f7ff f91d 	bl	8000648 <__aeabi_dmul>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	4610      	mov	r0, r2
 8001414:	4619      	mov	r1, r3
 8001416:	687b      	ldr	r3, [r7, #4]
 8001418:	689c      	ldr	r4, [r3, #8]
 800141a:	f7ff fbed 	bl	8000bf8 <__aeabi_d2f>
 800141e:	4603      	mov	r3, r0
 8001420:	6063      	str	r3, [r4, #4]

	// Inicia o processamento das medições de tensão e corrente
	meas_objects_handler(ptr);
 8001422:	6878      	ldr	r0, [r7, #4]
 8001424:	f000 f810 	bl	8001448 <meas_objects_handler>
}
 8001428:	bf00      	nop
 800142a:	3714      	adds	r7, #20
 800142c:	46bd      	mov	sp, r7
 800142e:	bd90      	pop	{r4, r7, pc}
 8001430:	e734d9b4 	.word	0xe734d9b4
 8001434:	3f4a680c 	.word	0x3f4a680c
 8001438:	d70a3d71 	.word	0xd70a3d71
 800143c:	4062f0a3 	.word	0x4062f0a3
 8001440:	5a1cac08 	.word	0x5a1cac08
 8001444:	4031db64 	.word	0x4031db64

08001448 <meas_objects_handler>:

void meas_objects_handler(photovoltaic *ptr)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0
 800144e:	6078      	str	r0, [r7, #4]
	// Verifica eventos na medição de tensão (sobretensão, subtensão)
	meas_verify_voltage_triggers(ptr);
 8001450:	6878      	ldr	r0, [r7, #4]
 8001452:	f000 f821 	bl	8001498 <meas_verify_voltage_triggers>

	// Gerencia o protocolo de agregação em multi-camadas para medição de tensão
	meas_aggregation_handler(ptr->voltage, ptr->voltage->sample);
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	685a      	ldr	r2, [r3, #4]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	edd3 7a01 	vldr	s15, [r3, #4]
 8001462:	eeb0 0a67 	vmov.f32	s0, s15
 8001466:	4610      	mov	r0, r2
 8001468:	f000 f874 	bl	8001554 <meas_aggregation_handler>

	// Verifica eventos na medição de corrente (sobrecorrente)
	meas_verify_current_triggers(ptr);
 800146c:	6878      	ldr	r0, [r7, #4]
 800146e:	f000 f84d 	bl	800150c <meas_verify_current_triggers>

	// Gerencia o protocolo de agregação em multi-camadas para medição de corrente
	meas_aggregation_handler(ptr->current, ptr->current->sample);
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	689a      	ldr	r2, [r3, #8]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	edd3 7a01 	vldr	s15, [r3, #4]
 800147e:	eeb0 0a67 	vmov.f32	s0, s15
 8001482:	4610      	mov	r0, r2
 8001484:	f000 f866 	bl	8001554 <meas_aggregation_handler>

	// Gerencia o protocolo de medição de potência e energia produzidas
	meas_compute_power_and_energy(ptr);
 8001488:	6878      	ldr	r0, [r7, #4]
 800148a:	f000 f90d 	bl	80016a8 <meas_compute_power_and_energy>
}
 800148e:	bf00      	nop
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
	...

08001498 <meas_verify_voltage_triggers>:

void meas_verify_voltage_triggers(photovoltaic *ptr)
{
 8001498:	b480      	push	{r7}
 800149a:	b083      	sub	sp, #12
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
	// Reseta o(s) bit(s) referente(s) a medição de tensão
	ptr->events_handler &= 0xF5;
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	7c9b      	ldrb	r3, [r3, #18]
 80014a4:	f023 030a 	bic.w	r3, r3, #10
 80014a8:	b2da      	uxtb	r2, r3
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	749a      	strb	r2, [r3, #18]

	// Identifica eventos de sobretensão
	if (ptr->voltage->sample >= VOLTAGE_UPPER_LIMIT)
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	edd3 7a01 	vldr	s15, [r3, #4]
 80014b6:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001508 <meas_verify_voltage_triggers+0x70>
 80014ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c2:	db07      	blt.n	80014d4 <meas_verify_voltage_triggers+0x3c>
	{
		ptr->events_handler |= 0x02;
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	7c9b      	ldrb	r3, [r3, #18]
 80014c8:	f043 0302 	orr.w	r3, r3, #2
 80014cc:	b2da      	uxtb	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	749a      	strb	r2, [r3, #18]
	// Identifica eventos de subtensão
	else if (ptr->voltage->sample <= VOLTAGE_LOWER_LIMIT)
	{
		ptr->events_handler |= 0x08;
	}
}
 80014d2:	e012      	b.n	80014fa <meas_verify_voltage_triggers+0x62>
	else if (ptr->voltage->sample <= VOLTAGE_LOWER_LIMIT)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	685b      	ldr	r3, [r3, #4]
 80014d8:	edd3 7a01 	vldr	s15, [r3, #4]
 80014dc:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80014e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80014e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014e8:	d900      	bls.n	80014ec <meas_verify_voltage_triggers+0x54>
}
 80014ea:	e006      	b.n	80014fa <meas_verify_voltage_triggers+0x62>
		ptr->events_handler |= 0x08;
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	7c9b      	ldrb	r3, [r3, #18]
 80014f0:	f043 0308 	orr.w	r3, r3, #8
 80014f4:	b2da      	uxtb	r2, r3
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	749a      	strb	r2, [r3, #18]
}
 80014fa:	bf00      	nop
 80014fc:	370c      	adds	r7, #12
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	43ed8000 	.word	0x43ed8000

0800150c <meas_verify_current_triggers>:

void meas_verify_current_triggers(photovoltaic *ptr)
{
 800150c:	b480      	push	{r7}
 800150e:	b083      	sub	sp, #12
 8001510:	af00      	add	r7, sp, #0
 8001512:	6078      	str	r0, [r7, #4]
	// Reseta o(s) bit(s) referente(s) a medição de corrente
	ptr->events_handler &= 0xFB;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	7c9b      	ldrb	r3, [r3, #18]
 8001518:	f023 0304 	bic.w	r3, r3, #4
 800151c:	b2da      	uxtb	r2, r3
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	749a      	strb	r2, [r3, #18]

	// Identifica eventos de sobrecorrente
	if (ptr->current->sample >= CURRENT_UPPER_LIMIT)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	edd3 7a01 	vldr	s15, [r3, #4]
 800152a:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 800152e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001536:	da00      	bge.n	800153a <meas_verify_current_triggers+0x2e>
	{
		ptr->events_handler |= 0x04;
	}
}
 8001538:	e006      	b.n	8001548 <meas_verify_current_triggers+0x3c>
		ptr->events_handler |= 0x04;
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	7c9b      	ldrb	r3, [r3, #18]
 800153e:	f043 0304 	orr.w	r3, r3, #4
 8001542:	b2da      	uxtb	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	749a      	strb	r2, [r3, #18]
}
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001552:	4770      	bx	lr

08001554 <meas_aggregation_handler>:

void meas_aggregation_handler(rms_measurement *ptr, float value)
{
 8001554:	b590      	push	{r4, r7, lr}
 8001556:	b083      	sub	sp, #12
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
 800155c:	ed87 0a00 	vstr	s0, [r7]
	ptr->frst_level[ptr->frst_level_index++] = value;
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	f893 36dc 	ldrb.w	r3, [r3, #1756]	; 0x6dc
 8001566:	1c5a      	adds	r2, r3, #1
 8001568:	b2d1      	uxtb	r1, r2
 800156a:	687a      	ldr	r2, [r7, #4]
 800156c:	f882 16dc 	strb.w	r1, [r2, #1756]	; 0x6dc
 8001570:	687a      	ldr	r2, [r7, #4]
 8001572:	3302      	adds	r3, #2
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	4413      	add	r3, r2
 8001578:	683a      	ldr	r2, [r7, #0]
 800157a:	601a      	str	r2, [r3, #0]

	if (ptr->frst_level_index == RMS_FRST_LEVEL_LENGTH)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	f893 36dc 	ldrb.w	r3, [r3, #1756]	; 0x6dc
 8001582:	2bc0      	cmp	r3, #192	; 0xc0
 8001584:	f040 808b 	bne.w	800169e <meas_aggregation_handler+0x14a>
	{
		ptr->scnd_level[ptr->scnd_level_index++] = meas_quadratic_average(ptr->frst_level, RMS_FRST_LEVEL_LENGTH);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	f103 0008 	add.w	r0, r3, #8
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	f893 36dd 	ldrb.w	r3, [r3, #1757]	; 0x6dd
 8001594:	1c5a      	adds	r2, r3, #1
 8001596:	b2d1      	uxtb	r1, r2
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	f882 16dd 	strb.w	r1, [r2, #1757]	; 0x6dd
 800159e:	461c      	mov	r4, r3
 80015a0:	21c0      	movs	r1, #192	; 0xc0
 80015a2:	f000 f95e 	bl	8001862 <meas_quadratic_average>
 80015a6:	eef0 7a40 	vmov.f32	s15, s0
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	f104 03c2 	add.w	r3, r4, #194	; 0xc2
 80015b0:	009b      	lsls	r3, r3, #2
 80015b2:	4413      	add	r3, r2
 80015b4:	edc3 7a00 	vstr	s15, [r3]

		if (ptr->scnd_level_index == RMS_SCND_LEVEL_LENGTH)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	f893 36dd 	ldrb.w	r3, [r3, #1757]	; 0x6dd
 80015be:	2b0f      	cmp	r3, #15
 80015c0:	d169      	bne.n	8001696 <meas_aggregation_handler+0x142>
		{
			ptr->thrd_level[ptr->thrd_level_index++] = meas_quadratic_average(ptr->scnd_level, RMS_SCND_LEVEL_LENGTH);
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	f503 7042 	add.w	r0, r3, #776	; 0x308
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f893 36de 	ldrb.w	r3, [r3, #1758]	; 0x6de
 80015ce:	1c5a      	adds	r2, r3, #1
 80015d0:	b2d1      	uxtb	r1, r2
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	f882 16de 	strb.w	r1, [r2, #1758]	; 0x6de
 80015d8:	461c      	mov	r4, r3
 80015da:	210f      	movs	r1, #15
 80015dc:	f000 f941 	bl	8001862 <meas_quadratic_average>
 80015e0:	eef0 7a40 	vmov.f32	s15, s0
 80015e4:	687a      	ldr	r2, [r7, #4]
 80015e6:	f104 03d0 	add.w	r3, r4, #208	; 0xd0
 80015ea:	009b      	lsls	r3, r3, #2
 80015ec:	4413      	add	r3, r2
 80015ee:	3304      	adds	r3, #4
 80015f0:	edc3 7a00 	vstr	s15, [r3]

			if (ptr->thrd_level_index == RMS_THRD_LEVEL_LENGTH)
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	f893 36de 	ldrb.w	r3, [r3, #1758]	; 0x6de
 80015fa:	2bc8      	cmp	r3, #200	; 0xc8
 80015fc:	d147      	bne.n	800168e <meas_aggregation_handler+0x13a>
			{
				ptr->frth_level[ptr->frth_level_index++] = meas_quadratic_average(ptr->thrd_level, RMS_THRD_LEVEL_LENGTH);
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	f503 7051 	add.w	r0, r3, #836	; 0x344
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f893 36df 	ldrb.w	r3, [r3, #1759]	; 0x6df
 800160a:	1c5a      	adds	r2, r3, #1
 800160c:	b2d1      	uxtb	r1, r2
 800160e:	687a      	ldr	r2, [r7, #4]
 8001610:	f882 16df 	strb.w	r1, [r2, #1759]	; 0x6df
 8001614:	461c      	mov	r4, r3
 8001616:	21c8      	movs	r1, #200	; 0xc8
 8001618:	f000 f923 	bl	8001862 <meas_quadratic_average>
 800161c:	eef0 7a40 	vmov.f32	s15, s0
 8001620:	687a      	ldr	r2, [r7, #4]
 8001622:	f504 73cc 	add.w	r3, r4, #408	; 0x198
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	4413      	add	r3, r2
 800162a:	3304      	adds	r3, #4
 800162c:	edc3 7a00 	vstr	s15, [r3]

				if (ptr->frth_level_index == RMS_FRTH_LEVEL_LENGTH)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	f893 36df 	ldrb.w	r3, [r3, #1759]	; 0x6df
 8001636:	2b06      	cmp	r3, #6
 8001638:	d125      	bne.n	8001686 <meas_aggregation_handler+0x132>
				{
					ptr->ffth_level[ptr->ffth_level_index++] = meas_quadratic_average(ptr->frth_level, RMS_FRTH_LEVEL_LENGTH);
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	f203 6064 	addw	r0, r3, #1636	; 0x664
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	f893 36e0 	ldrb.w	r3, [r3, #1760]	; 0x6e0
 8001646:	1c5a      	adds	r2, r3, #1
 8001648:	b2d1      	uxtb	r1, r2
 800164a:	687a      	ldr	r2, [r7, #4]
 800164c:	f882 16e0 	strb.w	r1, [r2, #1760]	; 0x6e0
 8001650:	461c      	mov	r4, r3
 8001652:	2106      	movs	r1, #6
 8001654:	f000 f905 	bl	8001862 <meas_quadratic_average>
 8001658:	eef0 7a40 	vmov.f32	s15, s0
 800165c:	687a      	ldr	r2, [r7, #4]
 800165e:	f504 73cf 	add.w	r3, r4, #414	; 0x19e
 8001662:	009b      	lsls	r3, r3, #2
 8001664:	4413      	add	r3, r2
 8001666:	3304      	adds	r3, #4
 8001668:	edc3 7a00 	vstr	s15, [r3]

					if (ptr->ffth_level_index == RMS_FFTH_LEVEL_LENGTH)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	f893 36e0 	ldrb.w	r3, [r3, #1760]	; 0x6e0
 8001672:	2b18      	cmp	r3, #24
 8001674:	d103      	bne.n	800167e <meas_aggregation_handler+0x12a>
						ptr->ffth_level_index = 0;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	2200      	movs	r2, #0
 800167a:	f883 26e0 	strb.w	r2, [r3, #1760]	; 0x6e0

					ptr->frth_level_index = 0;
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	2200      	movs	r2, #0
 8001682:	f883 26df 	strb.w	r2, [r3, #1759]	; 0x6df
				}

				ptr->thrd_level_index = 0;
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2200      	movs	r2, #0
 800168a:	f883 26de 	strb.w	r2, [r3, #1758]	; 0x6de
			}

			ptr->scnd_level_index = 0;
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	2200      	movs	r2, #0
 8001692:	f883 26dd 	strb.w	r2, [r3, #1757]	; 0x6dd
		}

		ptr->frst_level_index = 0;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2200      	movs	r2, #0
 800169a:	f883 26dc 	strb.w	r2, [r3, #1756]	; 0x6dc
	}
}
 800169e:	bf00      	nop
 80016a0:	370c      	adds	r7, #12
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd90      	pop	{r4, r7, pc}
	...

080016a8 <meas_compute_power_and_energy>:

void meas_compute_power_and_energy(photovoltaic *ptr)
{
 80016a8:	b5b0      	push	{r4, r5, r7, lr}
 80016aa:	b086      	sub	sp, #24
 80016ac:	af00      	add	r7, sp, #0
 80016ae:	6078      	str	r0, [r7, #4]
	// Divisor de clock [3 segundos]
	if (!meas_power_energy_interval(ptr))
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f000 f8bb 	bl	800182c <meas_power_energy_interval>
 80016b6:	4603      	mov	r3, r0
 80016b8:	2b00      	cmp	r3, #0
 80016ba:	f000 80ab 	beq.w	8001814 <meas_compute_power_and_energy+0x16c>
		return;

	float voltage = ptr->voltage->thrd_level[ptr->power_energy->frst_level_index];
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	685a      	ldr	r2, [r3, #4]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	68db      	ldr	r3, [r3, #12]
 80016c6:	f893 339c 	ldrb.w	r3, [r3, #924]	; 0x39c
 80016ca:	33d0      	adds	r3, #208	; 0xd0
 80016cc:	009b      	lsls	r3, r3, #2
 80016ce:	4413      	add	r3, r2
 80016d0:	3304      	adds	r3, #4
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	617b      	str	r3, [r7, #20]
	float current = ptr->current->thrd_level[ptr->power_energy->frst_level_index];
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	689a      	ldr	r2, [r3, #8]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	68db      	ldr	r3, [r3, #12]
 80016de:	f893 339c 	ldrb.w	r3, [r3, #924]	; 0x39c
 80016e2:	33d0      	adds	r3, #208	; 0xd0
 80016e4:	009b      	lsls	r3, r3, #2
 80016e6:	4413      	add	r3, r2
 80016e8:	3304      	adds	r3, #4
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	613b      	str	r3, [r7, #16]

	// Conversão W -> KW
	float power_3s = (voltage * current) / 1000.0;
 80016ee:	ed97 7a05 	vldr	s14, [r7, #20]
 80016f2:	edd7 7a04 	vldr	s15, [r7, #16]
 80016f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80016fa:	eddf 6a4b 	vldr	s13, [pc, #300]	; 8001828 <meas_compute_power_and_energy+0x180>
 80016fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001702:	edc7 7a03 	vstr	s15, [r7, #12]

	// Conversão KW -> (KW / h)
	ptr->power_energy->energy += (power_3s / 3600.0);
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	68db      	ldr	r3, [r3, #12]
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	4618      	mov	r0, r3
 800170e:	f7fe ff43 	bl	8000598 <__aeabi_f2d>
 8001712:	4604      	mov	r4, r0
 8001714:	460d      	mov	r5, r1
 8001716:	68f8      	ldr	r0, [r7, #12]
 8001718:	f7fe ff3e 	bl	8000598 <__aeabi_f2d>
 800171c:	a340      	add	r3, pc, #256	; (adr r3, 8001820 <meas_compute_power_and_energy+0x178>)
 800171e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001722:	f7ff f8bb 	bl	800089c <__aeabi_ddiv>
 8001726:	4602      	mov	r2, r0
 8001728:	460b      	mov	r3, r1
 800172a:	4620      	mov	r0, r4
 800172c:	4629      	mov	r1, r5
 800172e:	f7fe fdd5 	bl	80002dc <__adddf3>
 8001732:	4602      	mov	r2, r0
 8001734:	460b      	mov	r3, r1
 8001736:	4610      	mov	r0, r2
 8001738:	4619      	mov	r1, r3
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	68dc      	ldr	r4, [r3, #12]
 800173e:	f7ff fa5b 	bl	8000bf8 <__aeabi_d2f>
 8001742:	4603      	mov	r3, r0
 8001744:	6023      	str	r3, [r4, #0]

	// Protocolo de agregação em multi-camadas da potência produzida
	ptr->power_energy->frst_level[ptr->power_energy->frst_level_index++] = power_3s;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	68d9      	ldr	r1, [r3, #12]
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	68db      	ldr	r3, [r3, #12]
 800174e:	f893 239c 	ldrb.w	r2, [r3, #924]	; 0x39c
 8001752:	1c50      	adds	r0, r2, #1
 8001754:	b2c0      	uxtb	r0, r0
 8001756:	f883 039c 	strb.w	r0, [r3, #924]	; 0x39c
 800175a:	4613      	mov	r3, r2
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	440b      	add	r3, r1
 8001760:	3304      	adds	r3, #4
 8001762:	68fa      	ldr	r2, [r7, #12]
 8001764:	601a      	str	r2, [r3, #0]

	if (ptr->power_energy->frst_level_index == RMS_THRD_LEVEL_LENGTH)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	68db      	ldr	r3, [r3, #12]
 800176a:	f893 339c 	ldrb.w	r3, [r3, #924]	; 0x39c
 800176e:	2bc8      	cmp	r3, #200	; 0xc8
 8001770:	d151      	bne.n	8001816 <meas_compute_power_and_energy+0x16e>
	{
		ptr->power_energy->scnd_level[ptr->power_energy->scnd_level_index++] = meas_quadratic_average(ptr->power_energy->frst_level, RMS_THRD_LEVEL_LENGTH);
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	1d18      	adds	r0, r3, #4
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	68dc      	ldr	r4, [r3, #12]
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	68db      	ldr	r3, [r3, #12]
 8001780:	f893 239d 	ldrb.w	r2, [r3, #925]	; 0x39d
 8001784:	1c51      	adds	r1, r2, #1
 8001786:	b2c9      	uxtb	r1, r1
 8001788:	f883 139d 	strb.w	r1, [r3, #925]	; 0x39d
 800178c:	4615      	mov	r5, r2
 800178e:	21c8      	movs	r1, #200	; 0xc8
 8001790:	f000 f867 	bl	8001862 <meas_quadratic_average>
 8001794:	eef0 7a40 	vmov.f32	s15, s0
 8001798:	f105 03c8 	add.w	r3, r5, #200	; 0xc8
 800179c:	009b      	lsls	r3, r3, #2
 800179e:	4423      	add	r3, r4
 80017a0:	3304      	adds	r3, #4
 80017a2:	edc3 7a00 	vstr	s15, [r3]

		if (ptr->power_energy->scnd_level_index == RMS_FRTH_LEVEL_LENGTH)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	68db      	ldr	r3, [r3, #12]
 80017aa:	f893 339d 	ldrb.w	r3, [r3, #925]	; 0x39d
 80017ae:	2b06      	cmp	r3, #6
 80017b0:	d12a      	bne.n	8001808 <meas_compute_power_and_energy+0x160>
		{
			ptr->power_energy->thrd_level[ptr->power_energy->thrd_level_index++] = meas_quadratic_average(ptr->power_energy->scnd_level, RMS_FRTH_LEVEL_LENGTH);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	68db      	ldr	r3, [r3, #12]
 80017b6:	f503 7049 	add.w	r0, r3, #804	; 0x324
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	68dc      	ldr	r4, [r3, #12]
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	68db      	ldr	r3, [r3, #12]
 80017c2:	f893 239e 	ldrb.w	r2, [r3, #926]	; 0x39e
 80017c6:	1c51      	adds	r1, r2, #1
 80017c8:	b2c9      	uxtb	r1, r1
 80017ca:	f883 139e 	strb.w	r1, [r3, #926]	; 0x39e
 80017ce:	4615      	mov	r5, r2
 80017d0:	2106      	movs	r1, #6
 80017d2:	f000 f846 	bl	8001862 <meas_quadratic_average>
 80017d6:	eef0 7a40 	vmov.f32	s15, s0
 80017da:	f105 03ce 	add.w	r3, r5, #206	; 0xce
 80017de:	009b      	lsls	r3, r3, #2
 80017e0:	4423      	add	r3, r4
 80017e2:	3304      	adds	r3, #4
 80017e4:	edc3 7a00 	vstr	s15, [r3]

			if (ptr->power_energy->thrd_level_index == RMS_FFTH_LEVEL_LENGTH)
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	68db      	ldr	r3, [r3, #12]
 80017ec:	f893 339e 	ldrb.w	r3, [r3, #926]	; 0x39e
 80017f0:	2b18      	cmp	r3, #24
 80017f2:	d104      	bne.n	80017fe <meas_compute_power_and_energy+0x156>
				ptr->power_energy->thrd_level_index = 0;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	68db      	ldr	r3, [r3, #12]
 80017f8:	2200      	movs	r2, #0
 80017fa:	f883 239e 	strb.w	r2, [r3, #926]	; 0x39e

			ptr->power_energy->scnd_level_index = 0;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	68db      	ldr	r3, [r3, #12]
 8001802:	2200      	movs	r2, #0
 8001804:	f883 239d 	strb.w	r2, [r3, #925]	; 0x39d
		}

		ptr->power_energy->frst_level_index = 0;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	68db      	ldr	r3, [r3, #12]
 800180c:	2200      	movs	r2, #0
 800180e:	f883 239c 	strb.w	r2, [r3, #924]	; 0x39c
 8001812:	e000      	b.n	8001816 <meas_compute_power_and_energy+0x16e>
		return;
 8001814:	bf00      	nop
	}
}
 8001816:	3718      	adds	r7, #24
 8001818:	46bd      	mov	sp, r7
 800181a:	bdb0      	pop	{r4, r5, r7, pc}
 800181c:	f3af 8000 	nop.w
 8001820:	00000000 	.word	0x00000000
 8001824:	40ac2000 	.word	0x40ac2000
 8001828:	447a0000 	.word	0x447a0000

0800182c <meas_power_energy_interval>:

int meas_power_energy_interval(photovoltaic *ptr)
{
 800182c:	b480      	push	{r7}
 800182e:	b083      	sub	sp, #12
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
	ptr->pe_interval_cnt++;
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	8a1b      	ldrh	r3, [r3, #16]
 8001838:	3301      	adds	r3, #1
 800183a:	b29a      	uxth	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	821a      	strh	r2, [r3, #16]

	if (ptr->pe_interval_cnt == POWER_ENERGY_INTERVAL)
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	8a1b      	ldrh	r3, [r3, #16]
 8001844:	f5b3 6f34 	cmp.w	r3, #2880	; 0xb40
 8001848:	d104      	bne.n	8001854 <meas_power_energy_interval+0x28>
	{
		ptr->pe_interval_cnt = 0;
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2200      	movs	r2, #0
 800184e:	821a      	strh	r2, [r3, #16]

		return (1);
 8001850:	2301      	movs	r3, #1
 8001852:	e000      	b.n	8001856 <meas_power_energy_interval+0x2a>
	}

	return (0);
 8001854:	2300      	movs	r3, #0
}
 8001856:	4618      	mov	r0, r3
 8001858:	370c      	adds	r7, #12
 800185a:	46bd      	mov	sp, r7
 800185c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001860:	4770      	bx	lr

08001862 <meas_quadratic_average>:

float meas_quadratic_average(float *ptr, int length)
{
 8001862:	b580      	push	{r7, lr}
 8001864:	b084      	sub	sp, #16
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	6039      	str	r1, [r7, #0]
    float rms = 0.00;
 800186c:	f04f 0300 	mov.w	r3, #0
 8001870:	60fb      	str	r3, [r7, #12]

    for (int i=0; i<length; i++)
 8001872:	2300      	movs	r3, #0
 8001874:	60bb      	str	r3, [r7, #8]
 8001876:	e016      	b.n	80018a6 <meas_quadratic_average+0x44>
    	rms += ptr[i] * ptr[i];
 8001878:	68bb      	ldr	r3, [r7, #8]
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	687a      	ldr	r2, [r7, #4]
 800187e:	4413      	add	r3, r2
 8001880:	ed93 7a00 	vldr	s14, [r3]
 8001884:	68bb      	ldr	r3, [r7, #8]
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	687a      	ldr	r2, [r7, #4]
 800188a:	4413      	add	r3, r2
 800188c:	edd3 7a00 	vldr	s15, [r3]
 8001890:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001894:	ed97 7a03 	vldr	s14, [r7, #12]
 8001898:	ee77 7a27 	vadd.f32	s15, s14, s15
 800189c:	edc7 7a03 	vstr	s15, [r7, #12]
    for (int i=0; i<length; i++)
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	3301      	adds	r3, #1
 80018a4:	60bb      	str	r3, [r7, #8]
 80018a6:	68ba      	ldr	r2, [r7, #8]
 80018a8:	683b      	ldr	r3, [r7, #0]
 80018aa:	429a      	cmp	r2, r3
 80018ac:	dbe4      	blt.n	8001878 <meas_quadratic_average+0x16>

    return (sqrt(rms / length));
 80018ae:	683b      	ldr	r3, [r7, #0]
 80018b0:	ee07 3a90 	vmov	s15, r3
 80018b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018b8:	ed97 7a03 	vldr	s14, [r7, #12]
 80018bc:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80018c0:	ee16 0a90 	vmov	r0, s13
 80018c4:	f7fe fe68 	bl	8000598 <__aeabi_f2d>
 80018c8:	4602      	mov	r2, r0
 80018ca:	460b      	mov	r3, r1
 80018cc:	ec43 2b10 	vmov	d0, r2, r3
 80018d0:	f007 f938 	bl	8008b44 <sqrt>
 80018d4:	ec53 2b10 	vmov	r2, r3, d0
 80018d8:	4610      	mov	r0, r2
 80018da:	4619      	mov	r1, r3
 80018dc:	f7ff f98c 	bl	8000bf8 <__aeabi_d2f>
 80018e0:	4603      	mov	r3, r0
 80018e2:	ee07 3a90 	vmov	s15, r3
}
 80018e6:	eeb0 0a67 	vmov.f32	s0, s15
 80018ea:	3710      	adds	r7, #16
 80018ec:	46bd      	mov	sp, r7
 80018ee:	bd80      	pop	{r7, pc}

080018f0 <objects_def_init>:
#include "objects_def.h"

photovoltaic *cell;

void objects_def_init(void)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	af00      	add	r7, sp, #0
	cell = meas_initialize_objects("Photovoltaic Cell 1", &hadc1, &hadc2);
 80018f4:	4a04      	ldr	r2, [pc, #16]	; (8001908 <objects_def_init+0x18>)
 80018f6:	4905      	ldr	r1, [pc, #20]	; (800190c <objects_def_init+0x1c>)
 80018f8:	4805      	ldr	r0, [pc, #20]	; (8001910 <objects_def_init+0x20>)
 80018fa:	f7ff fc9b 	bl	8001234 <meas_initialize_objects>
 80018fe:	4603      	mov	r3, r0
 8001900:	4a04      	ldr	r2, [pc, #16]	; (8001914 <objects_def_init+0x24>)
 8001902:	6013      	str	r3, [r2, #0]
}
 8001904:	bf00      	nop
 8001906:	bd80      	pop	{r7, pc}
 8001908:	2000020c 	.word	0x2000020c
 800190c:	20000278 	.word	0x20000278
 8001910:	08008de8 	.word	0x08008de8
 8001914:	200002e4 	.word	0x200002e4

08001918 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001918:	b580      	push	{r7, lr}
 800191a:	b082      	sub	sp, #8
 800191c:	af00      	add	r7, sp, #0
 800191e:	6078      	str	r0, [r7, #4]
	UNUSED(hadc);

	meas_sample(cell);
 8001920:	4b04      	ldr	r3, [pc, #16]	; (8001934 <HAL_ADC_ConvCpltCallback+0x1c>)
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	4618      	mov	r0, r3
 8001926:	f7ff fd37 	bl	8001398 <meas_sample>
}
 800192a:	bf00      	nop
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	200002e4 	.word	0x200002e4

08001938 <objects_def_exti_gpio>:

void objects_def_exti_gpio(uint16_t GPIO_Pin)
{
 8001938:	b590      	push	{r4, r7, lr}
 800193a:	b083      	sub	sp, #12
 800193c:	af00      	add	r7, sp, #0
 800193e:	4603      	mov	r3, r0
 8001940:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == B1_Pin)
 8001942:	88fb      	ldrh	r3, [r7, #6]
 8001944:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001948:	d10a      	bne.n	8001960 <objects_def_exti_gpio+0x28>
		cell->events_handler = events_toggle_bit(cell->events_handler, 0x01);
 800194a:	4b07      	ldr	r3, [pc, #28]	; (8001968 <objects_def_exti_gpio+0x30>)
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	7c9b      	ldrb	r3, [r3, #18]
 8001950:	4a05      	ldr	r2, [pc, #20]	; (8001968 <objects_def_exti_gpio+0x30>)
 8001952:	6814      	ldr	r4, [r2, #0]
 8001954:	2101      	movs	r1, #1
 8001956:	4618      	mov	r0, r3
 8001958:	f7ff fb08 	bl	8000f6c <events_toggle_bit>
 800195c:	4603      	mov	r3, r0
 800195e:	74a3      	strb	r3, [r4, #18]
}
 8001960:	bf00      	nop
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	bd90      	pop	{r4, r7, pc}
 8001968:	200002e4 	.word	0x200002e4

0800196c <bin>:

void bin(uint8_t n)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b082      	sub	sp, #8
 8001970:	af00      	add	r7, sp, #0
 8001972:	4603      	mov	r3, r0
 8001974:	71fb      	strb	r3, [r7, #7]
    if (n > 1)
 8001976:	79fb      	ldrb	r3, [r7, #7]
 8001978:	2b01      	cmp	r3, #1
 800197a:	d905      	bls.n	8001988 <bin+0x1c>
        bin(n / 2);
 800197c:	79fb      	ldrb	r3, [r7, #7]
 800197e:	085b      	lsrs	r3, r3, #1
 8001980:	b2db      	uxtb	r3, r3
 8001982:	4618      	mov	r0, r3
 8001984:	f7ff fff2 	bl	800196c <bin>

    printf("%d", n % 2);
 8001988:	79fb      	ldrb	r3, [r7, #7]
 800198a:	f003 0301 	and.w	r3, r3, #1
 800198e:	4619      	mov	r1, r3
 8001990:	4803      	ldr	r0, [pc, #12]	; (80019a0 <bin+0x34>)
 8001992:	f005 f839 	bl	8006a08 <iprintf>
}
 8001996:	bf00      	nop
 8001998:	3708      	adds	r7, #8
 800199a:	46bd      	mov	sp, r7
 800199c:	bd80      	pop	{r7, pc}
 800199e:	bf00      	nop
 80019a0:	08008dfc 	.word	0x08008dfc

080019a4 <objects_def_loop>:

void objects_def_loop(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, 0x01 & cell->events_handler);
 80019a8:	4b0e      	ldr	r3, [pc, #56]	; (80019e4 <objects_def_loop+0x40>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	7c9b      	ldrb	r3, [r3, #18]
 80019ae:	f003 0301 	and.w	r3, r3, #1
 80019b2:	b2db      	uxtb	r3, r3
 80019b4:	461a      	mov	r2, r3
 80019b6:	2120      	movs	r1, #32
 80019b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80019bc:	f002 fd00 	bl	80043c0 <HAL_GPIO_WritePin>

	printf("Events Handler: ");
 80019c0:	4809      	ldr	r0, [pc, #36]	; (80019e8 <objects_def_loop+0x44>)
 80019c2:	f005 f821 	bl	8006a08 <iprintf>
	bin(cell->events_handler);
 80019c6:	4b07      	ldr	r3, [pc, #28]	; (80019e4 <objects_def_loop+0x40>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	7c9b      	ldrb	r3, [r3, #18]
 80019cc:	4618      	mov	r0, r3
 80019ce:	f7ff ffcd 	bl	800196c <bin>
	printf("\n");
 80019d2:	200a      	movs	r0, #10
 80019d4:	f005 f830 	bl	8006a38 <putchar>

	HAL_Delay(1000);
 80019d8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80019dc:	f000 fa56 	bl	8001e8c <HAL_Delay>
}
 80019e0:	bf00      	nop
 80019e2:	bd80      	pop	{r7, pc}
 80019e4:	200002e4 	.word	0x200002e4
 80019e8:	08008e00 	.word	0x08008e00

080019ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019f2:	4b0f      	ldr	r3, [pc, #60]	; (8001a30 <HAL_MspInit+0x44>)
 80019f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80019f6:	4a0e      	ldr	r2, [pc, #56]	; (8001a30 <HAL_MspInit+0x44>)
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	6613      	str	r3, [r2, #96]	; 0x60
 80019fe:	4b0c      	ldr	r3, [pc, #48]	; (8001a30 <HAL_MspInit+0x44>)
 8001a00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	607b      	str	r3, [r7, #4]
 8001a08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a0a:	4b09      	ldr	r3, [pc, #36]	; (8001a30 <HAL_MspInit+0x44>)
 8001a0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a0e:	4a08      	ldr	r2, [pc, #32]	; (8001a30 <HAL_MspInit+0x44>)
 8001a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a14:	6593      	str	r3, [r2, #88]	; 0x58
 8001a16:	4b06      	ldr	r3, [pc, #24]	; (8001a30 <HAL_MspInit+0x44>)
 8001a18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a1e:	603b      	str	r3, [r7, #0]
 8001a20:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001a22:	f002 fda1 	bl	8004568 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a26:	bf00      	nop
 8001a28:	3708      	adds	r7, #8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	40021000 	.word	0x40021000

08001a34 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a34:	b480      	push	{r7}
 8001a36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001a38:	e7fe      	b.n	8001a38 <NMI_Handler+0x4>

08001a3a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a3a:	b480      	push	{r7}
 8001a3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a3e:	e7fe      	b.n	8001a3e <HardFault_Handler+0x4>

08001a40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a44:	e7fe      	b.n	8001a44 <MemManage_Handler+0x4>

08001a46 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a46:	b480      	push	{r7}
 8001a48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a4a:	e7fe      	b.n	8001a4a <BusFault_Handler+0x4>

08001a4c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a50:	e7fe      	b.n	8001a50 <UsageFault_Handler+0x4>

08001a52 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a52:	b480      	push	{r7}
 8001a54:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5e:	4770      	bx	lr

08001a60 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a60:	b480      	push	{r7}
 8001a62:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a64:	bf00      	nop
 8001a66:	46bd      	mov	sp, r7
 8001a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a6c:	4770      	bx	lr

08001a6e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a6e:	b480      	push	{r7}
 8001a70:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a72:	bf00      	nop
 8001a74:	46bd      	mov	sp, r7
 8001a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7a:	4770      	bx	lr

08001a7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a80:	f000 f9e6 	bl	8001e50 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a84:	bf00      	nop
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001a8c:	4803      	ldr	r0, [pc, #12]	; (8001a9c <ADC1_2_IRQHandler+0x14>)
 8001a8e:	f001 f887 	bl	8002ba0 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
 8001a92:	4803      	ldr	r0, [pc, #12]	; (8001aa0 <ADC1_2_IRQHandler+0x18>)
 8001a94:	f001 f884 	bl	8002ba0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001a98:	bf00      	nop
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	20000278 	.word	0x20000278
 8001aa0:	2000020c 	.word	0x2000020c

08001aa4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8001aa4:	b580      	push	{r7, lr}
 8001aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001aa8:	4802      	ldr	r0, [pc, #8]	; (8001ab4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 8001aaa:	f003 fd85 	bl	80055b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8001aae:	bf00      	nop
 8001ab0:	bd80      	pop	{r7, pc}
 8001ab2:	bf00      	nop
 8001ab4:	200002e8 	.word	0x200002e8

08001ab8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001abc:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001ac0:	f002 fc96 	bl	80043f0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ac4:	bf00      	nop
 8001ac6:	bd80      	pop	{r7, pc}

08001ac8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
	return 1;
 8001acc:	2301      	movs	r3, #1
}
 8001ace:	4618      	mov	r0, r3
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr

08001ad8 <_kill>:

int _kill(int pid, int sig)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
 8001ae0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001ae2:	f004 fa43 	bl	8005f6c <__errno>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2216      	movs	r2, #22
 8001aea:	601a      	str	r2, [r3, #0]
	return -1;
 8001aec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001af0:	4618      	mov	r0, r3
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <_exit>:

void _exit (int status)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b082      	sub	sp, #8
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001b00:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001b04:	6878      	ldr	r0, [r7, #4]
 8001b06:	f7ff ffe7 	bl	8001ad8 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001b0a:	e7fe      	b.n	8001b0a <_exit+0x12>

08001b0c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b086      	sub	sp, #24
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	60f8      	str	r0, [r7, #12]
 8001b14:	60b9      	str	r1, [r7, #8]
 8001b16:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b18:	2300      	movs	r3, #0
 8001b1a:	617b      	str	r3, [r7, #20]
 8001b1c:	e00a      	b.n	8001b34 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001b1e:	f3af 8000 	nop.w
 8001b22:	4601      	mov	r1, r0
 8001b24:	68bb      	ldr	r3, [r7, #8]
 8001b26:	1c5a      	adds	r2, r3, #1
 8001b28:	60ba      	str	r2, [r7, #8]
 8001b2a:	b2ca      	uxtb	r2, r1
 8001b2c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001b2e:	697b      	ldr	r3, [r7, #20]
 8001b30:	3301      	adds	r3, #1
 8001b32:	617b      	str	r3, [r7, #20]
 8001b34:	697a      	ldr	r2, [r7, #20]
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	429a      	cmp	r2, r3
 8001b3a:	dbf0      	blt.n	8001b1e <_read+0x12>
	}

return len;
 8001b3c:	687b      	ldr	r3, [r7, #4]
}
 8001b3e:	4618      	mov	r0, r3
 8001b40:	3718      	adds	r7, #24
 8001b42:	46bd      	mov	sp, r7
 8001b44:	bd80      	pop	{r7, pc}

08001b46 <_close>:
	}
	return len;
}

int _close(int file)
{
 8001b46:	b480      	push	{r7}
 8001b48:	b083      	sub	sp, #12
 8001b4a:	af00      	add	r7, sp, #0
 8001b4c:	6078      	str	r0, [r7, #4]
	return -1;
 8001b4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	370c      	adds	r7, #12
 8001b56:	46bd      	mov	sp, r7
 8001b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5c:	4770      	bx	lr

08001b5e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001b5e:	b480      	push	{r7}
 8001b60:	b083      	sub	sp, #12
 8001b62:	af00      	add	r7, sp, #0
 8001b64:	6078      	str	r0, [r7, #4]
 8001b66:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001b6e:	605a      	str	r2, [r3, #4]
	return 0;
 8001b70:	2300      	movs	r3, #0
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	370c      	adds	r7, #12
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr

08001b7e <_isatty>:

int _isatty(int file)
{
 8001b7e:	b480      	push	{r7}
 8001b80:	b083      	sub	sp, #12
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
	return 1;
 8001b86:	2301      	movs	r3, #1
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b085      	sub	sp, #20
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	60f8      	str	r0, [r7, #12]
 8001b9c:	60b9      	str	r1, [r7, #8]
 8001b9e:	607a      	str	r2, [r7, #4]
	return 0;
 8001ba0:	2300      	movs	r3, #0
}
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	3714      	adds	r7, #20
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bac:	4770      	bx	lr
	...

08001bb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b086      	sub	sp, #24
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001bb8:	4a14      	ldr	r2, [pc, #80]	; (8001c0c <_sbrk+0x5c>)
 8001bba:	4b15      	ldr	r3, [pc, #84]	; (8001c10 <_sbrk+0x60>)
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001bc0:	697b      	ldr	r3, [r7, #20]
 8001bc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001bc4:	4b13      	ldr	r3, [pc, #76]	; (8001c14 <_sbrk+0x64>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d102      	bne.n	8001bd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001bcc:	4b11      	ldr	r3, [pc, #68]	; (8001c14 <_sbrk+0x64>)
 8001bce:	4a12      	ldr	r2, [pc, #72]	; (8001c18 <_sbrk+0x68>)
 8001bd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001bd2:	4b10      	ldr	r3, [pc, #64]	; (8001c14 <_sbrk+0x64>)
 8001bd4:	681a      	ldr	r2, [r3, #0]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4413      	add	r3, r2
 8001bda:	693a      	ldr	r2, [r7, #16]
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d207      	bcs.n	8001bf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001be0:	f004 f9c4 	bl	8005f6c <__errno>
 8001be4:	4603      	mov	r3, r0
 8001be6:	220c      	movs	r2, #12
 8001be8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001bea:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001bee:	e009      	b.n	8001c04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001bf0:	4b08      	ldr	r3, [pc, #32]	; (8001c14 <_sbrk+0x64>)
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001bf6:	4b07      	ldr	r3, [pc, #28]	; (8001c14 <_sbrk+0x64>)
 8001bf8:	681a      	ldr	r2, [r3, #0]
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	4a05      	ldr	r2, [pc, #20]	; (8001c14 <_sbrk+0x64>)
 8001c00:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001c02:	68fb      	ldr	r3, [r7, #12]
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3718      	adds	r7, #24
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	20020000 	.word	0x20020000
 8001c10:	00000400 	.word	0x00000400
 8001c14:	20000200 	.word	0x20000200
 8001c18:	20000348 	.word	0x20000348

08001c1c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001c20:	4b06      	ldr	r3, [pc, #24]	; (8001c3c <SystemInit+0x20>)
 8001c22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c26:	4a05      	ldr	r2, [pc, #20]	; (8001c3c <SystemInit+0x20>)
 8001c28:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001c2c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001c30:	bf00      	nop
 8001c32:	46bd      	mov	sp, r7
 8001c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c38:	4770      	bx	lr
 8001c3a:	bf00      	nop
 8001c3c:	e000ed00 	.word	0xe000ed00

08001c40 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b088      	sub	sp, #32
 8001c44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c46:	f107 0310 	add.w	r3, r7, #16
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	601a      	str	r2, [r3, #0]
 8001c4e:	605a      	str	r2, [r3, #4]
 8001c50:	609a      	str	r2, [r3, #8]
 8001c52:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c54:	1d3b      	adds	r3, r7, #4
 8001c56:	2200      	movs	r2, #0
 8001c58:	601a      	str	r2, [r3, #0]
 8001c5a:	605a      	str	r2, [r3, #4]
 8001c5c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c5e:	4b20      	ldr	r3, [pc, #128]	; (8001ce0 <MX_TIM1_Init+0xa0>)
 8001c60:	4a20      	ldr	r2, [pc, #128]	; (8001ce4 <MX_TIM1_Init+0xa4>)
 8001c62:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 119;
 8001c64:	4b1e      	ldr	r3, [pc, #120]	; (8001ce0 <MX_TIM1_Init+0xa0>)
 8001c66:	2277      	movs	r2, #119	; 0x77
 8001c68:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c6a:	4b1d      	ldr	r3, [pc, #116]	; (8001ce0 <MX_TIM1_Init+0xa0>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1041;
 8001c70:	4b1b      	ldr	r3, [pc, #108]	; (8001ce0 <MX_TIM1_Init+0xa0>)
 8001c72:	f240 4211 	movw	r2, #1041	; 0x411
 8001c76:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c78:	4b19      	ldr	r3, [pc, #100]	; (8001ce0 <MX_TIM1_Init+0xa0>)
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c7e:	4b18      	ldr	r3, [pc, #96]	; (8001ce0 <MX_TIM1_Init+0xa0>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c84:	4b16      	ldr	r3, [pc, #88]	; (8001ce0 <MX_TIM1_Init+0xa0>)
 8001c86:	2280      	movs	r2, #128	; 0x80
 8001c88:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c8a:	4815      	ldr	r0, [pc, #84]	; (8001ce0 <MX_TIM1_Init+0xa0>)
 8001c8c:	f003 fbc4 	bl	8005418 <HAL_TIM_Base_Init>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001c96:	f7ff fac7 	bl	8001228 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c9a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c9e:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ca0:	f107 0310 	add.w	r3, r7, #16
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	480e      	ldr	r0, [pc, #56]	; (8001ce0 <MX_TIM1_Init+0xa0>)
 8001ca8:	f003 fe06 	bl	80058b8 <HAL_TIM_ConfigClockSource>
 8001cac:	4603      	mov	r3, r0
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d001      	beq.n	8001cb6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001cb2:	f7ff fab9 	bl	8001228 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001cba:	2300      	movs	r3, #0
 8001cbc:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001cc2:	1d3b      	adds	r3, r7, #4
 8001cc4:	4619      	mov	r1, r3
 8001cc6:	4806      	ldr	r0, [pc, #24]	; (8001ce0 <MX_TIM1_Init+0xa0>)
 8001cc8:	f004 f874 	bl	8005db4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d001      	beq.n	8001cd6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001cd2:	f7ff faa9 	bl	8001228 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001cd6:	bf00      	nop
 8001cd8:	3720      	adds	r7, #32
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	200002e8 	.word	0x200002e8
 8001ce4:	40012c00 	.word	0x40012c00

08001ce8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	b084      	sub	sp, #16
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	4a0d      	ldr	r2, [pc, #52]	; (8001d2c <HAL_TIM_Base_MspInit+0x44>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d113      	bne.n	8001d22 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001cfa:	4b0d      	ldr	r3, [pc, #52]	; (8001d30 <HAL_TIM_Base_MspInit+0x48>)
 8001cfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001cfe:	4a0c      	ldr	r2, [pc, #48]	; (8001d30 <HAL_TIM_Base_MspInit+0x48>)
 8001d00:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001d04:	6613      	str	r3, [r2, #96]	; 0x60
 8001d06:	4b0a      	ldr	r3, [pc, #40]	; (8001d30 <HAL_TIM_Base_MspInit+0x48>)
 8001d08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001d0e:	60fb      	str	r3, [r7, #12]
 8001d10:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 0, 0);
 8001d12:	2200      	movs	r2, #0
 8001d14:	2100      	movs	r1, #0
 8001d16:	2019      	movs	r0, #25
 8001d18:	f002 f99b 	bl	8004052 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001d1c:	2019      	movs	r0, #25
 8001d1e:	f002 f9b2 	bl	8004086 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001d22:	bf00      	nop
 8001d24:	3710      	adds	r7, #16
 8001d26:	46bd      	mov	sp, r7
 8001d28:	bd80      	pop	{r7, pc}
 8001d2a:	bf00      	nop
 8001d2c:	40012c00 	.word	0x40012c00
 8001d30:	40021000 	.word	0x40021000

08001d34 <HAL_TIM_PeriodElapsedCallback>:
  }
}

/* USER CODE BEGIN 1 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
	HAL_ADC_Start(&hadc2);
 8001d3c:	4804      	ldr	r0, [pc, #16]	; (8001d50 <HAL_TIM_PeriodElapsedCallback+0x1c>)
 8001d3e:	f000 fcef 	bl	8002720 <HAL_ADC_Start>
	HAL_ADC_Start_IT(&hadc1);
 8001d42:	4804      	ldr	r0, [pc, #16]	; (8001d54 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001d44:	f000 fdd0 	bl	80028e8 <HAL_ADC_Start_IT>

	UNUSED(&htim);
}
 8001d48:	bf00      	nop
 8001d4a:	3708      	adds	r7, #8
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	bd80      	pop	{r7, pc}
 8001d50:	2000020c 	.word	0x2000020c
 8001d54:	20000278 	.word	0x20000278

08001d58 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001d58:	480d      	ldr	r0, [pc, #52]	; (8001d90 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001d5a:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d5c:	480d      	ldr	r0, [pc, #52]	; (8001d94 <LoopForever+0x6>)
  ldr r1, =_edata
 8001d5e:	490e      	ldr	r1, [pc, #56]	; (8001d98 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d60:	4a0e      	ldr	r2, [pc, #56]	; (8001d9c <LoopForever+0xe>)
  movs r3, #0
 8001d62:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001d64:	e002      	b.n	8001d6c <LoopCopyDataInit>

08001d66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d6a:	3304      	adds	r3, #4

08001d6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d70:	d3f9      	bcc.n	8001d66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d72:	4a0b      	ldr	r2, [pc, #44]	; (8001da0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d74:	4c0b      	ldr	r4, [pc, #44]	; (8001da4 <LoopForever+0x16>)
  movs r3, #0
 8001d76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d78:	e001      	b.n	8001d7e <LoopFillZerobss>

08001d7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d7c:	3204      	adds	r2, #4

08001d7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d80:	d3fb      	bcc.n	8001d7a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001d82:	f7ff ff4b 	bl	8001c1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d86:	f004 f8f7 	bl	8005f78 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d8a:	f7ff f9c1 	bl	8001110 <main>

08001d8e <LoopForever>:

LoopForever:
    b LoopForever
 8001d8e:	e7fe      	b.n	8001d8e <LoopForever>
  ldr   r0, =_estack
 8001d90:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001d94:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d98:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001d9c:	0800920c 	.word	0x0800920c
  ldr r2, =_sbss
 8001da0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001da4:	20000348 	.word	0x20000348

08001da8 <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001da8:	e7fe      	b.n	8001da8 <ADC3_IRQHandler>

08001daa <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001daa:	b580      	push	{r7, lr}
 8001dac:	b082      	sub	sp, #8
 8001dae:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001db0:	2300      	movs	r3, #0
 8001db2:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001db4:	2003      	movs	r0, #3
 8001db6:	f002 f941 	bl	800403c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001dba:	2000      	movs	r0, #0
 8001dbc:	f000 f80e 	bl	8001ddc <HAL_InitTick>
 8001dc0:	4603      	mov	r3, r0
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d002      	beq.n	8001dcc <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001dc6:	2301      	movs	r3, #1
 8001dc8:	71fb      	strb	r3, [r7, #7]
 8001dca:	e001      	b.n	8001dd0 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001dcc:	f7ff fe0e 	bl	80019ec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001dd0:	79fb      	ldrb	r3, [r7, #7]

}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	3708      	adds	r7, #8
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bd80      	pop	{r7, pc}
	...

08001ddc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b084      	sub	sp, #16
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001de4:	2300      	movs	r3, #0
 8001de6:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001de8:	4b16      	ldr	r3, [pc, #88]	; (8001e44 <HAL_InitTick+0x68>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d022      	beq.n	8001e36 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001df0:	4b15      	ldr	r3, [pc, #84]	; (8001e48 <HAL_InitTick+0x6c>)
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	4b13      	ldr	r3, [pc, #76]	; (8001e44 <HAL_InitTick+0x68>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001dfc:	fbb1 f3f3 	udiv	r3, r1, r3
 8001e00:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e04:	4618      	mov	r0, r3
 8001e06:	f002 f94c 	bl	80040a2 <HAL_SYSTICK_Config>
 8001e0a:	4603      	mov	r3, r0
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d10f      	bne.n	8001e30 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	2b0f      	cmp	r3, #15
 8001e14:	d809      	bhi.n	8001e2a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e16:	2200      	movs	r2, #0
 8001e18:	6879      	ldr	r1, [r7, #4]
 8001e1a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e1e:	f002 f918 	bl	8004052 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e22:	4a0a      	ldr	r2, [pc, #40]	; (8001e4c <HAL_InitTick+0x70>)
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	6013      	str	r3, [r2, #0]
 8001e28:	e007      	b.n	8001e3a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	73fb      	strb	r3, [r7, #15]
 8001e2e:	e004      	b.n	8001e3a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e30:	2301      	movs	r3, #1
 8001e32:	73fb      	strb	r3, [r7, #15]
 8001e34:	e001      	b.n	8001e3a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e36:	2301      	movs	r3, #1
 8001e38:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3710      	adds	r7, #16
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}
 8001e44:	20000008 	.word	0x20000008
 8001e48:	20000000 	.word	0x20000000
 8001e4c:	20000004 	.word	0x20000004

08001e50 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001e50:	b480      	push	{r7}
 8001e52:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001e54:	4b05      	ldr	r3, [pc, #20]	; (8001e6c <HAL_IncTick+0x1c>)
 8001e56:	681a      	ldr	r2, [r3, #0]
 8001e58:	4b05      	ldr	r3, [pc, #20]	; (8001e70 <HAL_IncTick+0x20>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4413      	add	r3, r2
 8001e5e:	4a03      	ldr	r2, [pc, #12]	; (8001e6c <HAL_IncTick+0x1c>)
 8001e60:	6013      	str	r3, [r2, #0]
}
 8001e62:	bf00      	nop
 8001e64:	46bd      	mov	sp, r7
 8001e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6a:	4770      	bx	lr
 8001e6c:	20000334 	.word	0x20000334
 8001e70:	20000008 	.word	0x20000008

08001e74 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e74:	b480      	push	{r7}
 8001e76:	af00      	add	r7, sp, #0
  return uwTick;
 8001e78:	4b03      	ldr	r3, [pc, #12]	; (8001e88 <HAL_GetTick+0x14>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr
 8001e86:	bf00      	nop
 8001e88:	20000334 	.word	0x20000334

08001e8c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e94:	f7ff ffee 	bl	8001e74 <HAL_GetTick>
 8001e98:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001ea4:	d004      	beq.n	8001eb0 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001ea6:	4b09      	ldr	r3, [pc, #36]	; (8001ecc <HAL_Delay+0x40>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	68fa      	ldr	r2, [r7, #12]
 8001eac:	4413      	add	r3, r2
 8001eae:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001eb0:	bf00      	nop
 8001eb2:	f7ff ffdf 	bl	8001e74 <HAL_GetTick>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	68bb      	ldr	r3, [r7, #8]
 8001eba:	1ad3      	subs	r3, r2, r3
 8001ebc:	68fa      	ldr	r2, [r7, #12]
 8001ebe:	429a      	cmp	r2, r3
 8001ec0:	d8f7      	bhi.n	8001eb2 <HAL_Delay+0x26>
  {
  }
}
 8001ec2:	bf00      	nop
 8001ec4:	bf00      	nop
 8001ec6:	3710      	adds	r7, #16
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	bd80      	pop	{r7, pc}
 8001ecc:	20000008 	.word	0x20000008

08001ed0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
 8001ed8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	689b      	ldr	r3, [r3, #8]
 8001ede:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	431a      	orrs	r2, r3
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	609a      	str	r2, [r3, #8]
}
 8001eea:	bf00      	nop
 8001eec:	370c      	adds	r7, #12
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr

08001ef6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	b083      	sub	sp, #12
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	6078      	str	r0, [r7, #4]
 8001efe:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	431a      	orrs	r2, r3
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	609a      	str	r2, [r3, #8]
}
 8001f10:	bf00      	nop
 8001f12:	370c      	adds	r7, #12
 8001f14:	46bd      	mov	sp, r7
 8001f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f1a:	4770      	bx	lr

08001f1c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	689b      	ldr	r3, [r3, #8]
 8001f28:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b087      	sub	sp, #28
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	60b9      	str	r1, [r7, #8]
 8001f42:	607a      	str	r2, [r7, #4]
 8001f44:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	3360      	adds	r3, #96	; 0x60
 8001f4a:	461a      	mov	r2, r3
 8001f4c:	68bb      	ldr	r3, [r7, #8]
 8001f4e:	009b      	lsls	r3, r3, #2
 8001f50:	4413      	add	r3, r2
 8001f52:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f54:	697b      	ldr	r3, [r7, #20]
 8001f56:	681a      	ldr	r2, [r3, #0]
 8001f58:	4b08      	ldr	r3, [pc, #32]	; (8001f7c <LL_ADC_SetOffset+0x44>)
 8001f5a:	4013      	ands	r3, r2
 8001f5c:	687a      	ldr	r2, [r7, #4]
 8001f5e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001f62:	683a      	ldr	r2, [r7, #0]
 8001f64:	430a      	orrs	r2, r1
 8001f66:	4313      	orrs	r3, r2
 8001f68:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001f70:	bf00      	nop
 8001f72:	371c      	adds	r7, #28
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr
 8001f7c:	03fff000 	.word	0x03fff000

08001f80 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001f80:	b480      	push	{r7}
 8001f82:	b085      	sub	sp, #20
 8001f84:	af00      	add	r7, sp, #0
 8001f86:	6078      	str	r0, [r7, #4]
 8001f88:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	3360      	adds	r3, #96	; 0x60
 8001f8e:	461a      	mov	r2, r3
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	009b      	lsls	r3, r3, #2
 8001f94:	4413      	add	r3, r2
 8001f96:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001f98:	68fb      	ldr	r3, [r7, #12]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3714      	adds	r7, #20
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001faa:	4770      	bx	lr

08001fac <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001fac:	b480      	push	{r7}
 8001fae:	b087      	sub	sp, #28
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	60f8      	str	r0, [r7, #12]
 8001fb4:	60b9      	str	r1, [r7, #8]
 8001fb6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	3360      	adds	r3, #96	; 0x60
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	68bb      	ldr	r3, [r7, #8]
 8001fc0:	009b      	lsls	r3, r3, #2
 8001fc2:	4413      	add	r3, r2
 8001fc4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	431a      	orrs	r2, r3
 8001fd2:	697b      	ldr	r3, [r7, #20]
 8001fd4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001fd6:	bf00      	nop
 8001fd8:	371c      	adds	r7, #28
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe0:	4770      	bx	lr

08001fe2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001fe2:	b480      	push	{r7}
 8001fe4:	b087      	sub	sp, #28
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	60f8      	str	r0, [r7, #12]
 8001fea:	60b9      	str	r1, [r7, #8]
 8001fec:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	3360      	adds	r3, #96	; 0x60
 8001ff2:	461a      	mov	r2, r3
 8001ff4:	68bb      	ldr	r3, [r7, #8]
 8001ff6:	009b      	lsls	r3, r3, #2
 8001ff8:	4413      	add	r3, r2
 8001ffa:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ffc:	697b      	ldr	r3, [r7, #20]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	431a      	orrs	r2, r3
 8002008:	697b      	ldr	r3, [r7, #20]
 800200a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800200c:	bf00      	nop
 800200e:	371c      	adds	r7, #28
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8002018:	b480      	push	{r7}
 800201a:	b087      	sub	sp, #28
 800201c:	af00      	add	r7, sp, #0
 800201e:	60f8      	str	r0, [r7, #12]
 8002020:	60b9      	str	r1, [r7, #8]
 8002022:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	3360      	adds	r3, #96	; 0x60
 8002028:	461a      	mov	r2, r3
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	009b      	lsls	r3, r3, #2
 800202e:	4413      	add	r3, r2
 8002030:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	431a      	orrs	r2, r3
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8002042:	bf00      	nop
 8002044:	371c      	adds	r7, #28
 8002046:	46bd      	mov	sp, r7
 8002048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800204c:	4770      	bx	lr

0800204e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800204e:	b480      	push	{r7}
 8002050:	b083      	sub	sp, #12
 8002052:	af00      	add	r7, sp, #0
 8002054:	6078      	str	r0, [r7, #4]
 8002056:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	695b      	ldr	r3, [r3, #20]
 800205c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	431a      	orrs	r2, r3
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	615a      	str	r2, [r3, #20]
}
 8002068:	bf00      	nop
 800206a:	370c      	adds	r7, #12
 800206c:	46bd      	mov	sp, r7
 800206e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002072:	4770      	bx	lr

08002074 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002074:	b480      	push	{r7}
 8002076:	b083      	sub	sp, #12
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002084:	2b00      	cmp	r3, #0
 8002086:	d101      	bne.n	800208c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002088:	2301      	movs	r3, #1
 800208a:	e000      	b.n	800208e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800208c:	2300      	movs	r3, #0
}
 800208e:	4618      	mov	r0, r3
 8002090:	370c      	adds	r7, #12
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr

0800209a <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800209a:	b480      	push	{r7}
 800209c:	b087      	sub	sp, #28
 800209e:	af00      	add	r7, sp, #0
 80020a0:	60f8      	str	r0, [r7, #12]
 80020a2:	60b9      	str	r1, [r7, #8]
 80020a4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80020a6:	68fb      	ldr	r3, [r7, #12]
 80020a8:	3330      	adds	r3, #48	; 0x30
 80020aa:	461a      	mov	r2, r3
 80020ac:	68bb      	ldr	r3, [r7, #8]
 80020ae:	0a1b      	lsrs	r3, r3, #8
 80020b0:	009b      	lsls	r3, r3, #2
 80020b2:	f003 030c 	and.w	r3, r3, #12
 80020b6:	4413      	add	r3, r2
 80020b8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	681a      	ldr	r2, [r3, #0]
 80020be:	68bb      	ldr	r3, [r7, #8]
 80020c0:	f003 031f 	and.w	r3, r3, #31
 80020c4:	211f      	movs	r1, #31
 80020c6:	fa01 f303 	lsl.w	r3, r1, r3
 80020ca:	43db      	mvns	r3, r3
 80020cc:	401a      	ands	r2, r3
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	0e9b      	lsrs	r3, r3, #26
 80020d2:	f003 011f 	and.w	r1, r3, #31
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	f003 031f 	and.w	r3, r3, #31
 80020dc:	fa01 f303 	lsl.w	r3, r1, r3
 80020e0:	431a      	orrs	r2, r3
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80020e6:	bf00      	nop
 80020e8:	371c      	adds	r7, #28
 80020ea:	46bd      	mov	sp, r7
 80020ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f0:	4770      	bx	lr

080020f2 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80020f2:	b480      	push	{r7}
 80020f4:	b083      	sub	sp, #12
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80020fe:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 8002102:	2b00      	cmp	r3, #0
 8002104:	d101      	bne.n	800210a <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 8002106:	2301      	movs	r3, #1
 8002108:	e000      	b.n	800210c <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800210a:	2300      	movs	r3, #0
}
 800210c:	4618      	mov	r0, r3
 800210e:	370c      	adds	r7, #12
 8002110:	46bd      	mov	sp, r7
 8002112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002116:	4770      	bx	lr

08002118 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002118:	b480      	push	{r7}
 800211a:	b087      	sub	sp, #28
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	3314      	adds	r3, #20
 8002128:	461a      	mov	r2, r3
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	0e5b      	lsrs	r3, r3, #25
 800212e:	009b      	lsls	r3, r3, #2
 8002130:	f003 0304 	and.w	r3, r3, #4
 8002134:	4413      	add	r3, r2
 8002136:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	0d1b      	lsrs	r3, r3, #20
 8002140:	f003 031f 	and.w	r3, r3, #31
 8002144:	2107      	movs	r1, #7
 8002146:	fa01 f303 	lsl.w	r3, r1, r3
 800214a:	43db      	mvns	r3, r3
 800214c:	401a      	ands	r2, r3
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	0d1b      	lsrs	r3, r3, #20
 8002152:	f003 031f 	and.w	r3, r3, #31
 8002156:	6879      	ldr	r1, [r7, #4]
 8002158:	fa01 f303 	lsl.w	r3, r1, r3
 800215c:	431a      	orrs	r2, r3
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8002162:	bf00      	nop
 8002164:	371c      	adds	r7, #28
 8002166:	46bd      	mov	sp, r7
 8002168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800216c:	4770      	bx	lr
	...

08002170 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8002170:	b480      	push	{r7}
 8002172:	b085      	sub	sp, #20
 8002174:	af00      	add	r7, sp, #0
 8002176:	60f8      	str	r0, [r7, #12]
 8002178:	60b9      	str	r1, [r7, #8]
 800217a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8002182:	68bb      	ldr	r3, [r7, #8]
 8002184:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002188:	43db      	mvns	r3, r3
 800218a:	401a      	ands	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	f003 0318 	and.w	r3, r3, #24
 8002192:	4908      	ldr	r1, [pc, #32]	; (80021b4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002194:	40d9      	lsrs	r1, r3
 8002196:	68bb      	ldr	r3, [r7, #8]
 8002198:	400b      	ands	r3, r1
 800219a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800219e:	431a      	orrs	r2, r3
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80021a6:	bf00      	nop
 80021a8:	3714      	adds	r7, #20
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	0007ffff 	.word	0x0007ffff

080021b8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b083      	sub	sp, #12
 80021bc:	af00      	add	r7, sp, #0
 80021be:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	689b      	ldr	r3, [r3, #8]
 80021c4:	f003 031f 	and.w	r3, r3, #31
}
 80021c8:	4618      	mov	r0, r3
 80021ca:	370c      	adds	r7, #12
 80021cc:	46bd      	mov	sp, r7
 80021ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d2:	4770      	bx	lr

080021d4 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80021d4:	b480      	push	{r7}
 80021d6:	b083      	sub	sp, #12
 80021d8:	af00      	add	r7, sp, #0
 80021da:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	689b      	ldr	r3, [r3, #8]
 80021e0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 80021e4:	4618      	mov	r0, r3
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	689b      	ldr	r3, [r3, #8]
 80021fc:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002200:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002204:	687a      	ldr	r2, [r7, #4]
 8002206:	6093      	str	r3, [r2, #8]
}
 8002208:	bf00      	nop
 800220a:	370c      	adds	r7, #12
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002214:	b480      	push	{r7}
 8002216:	b083      	sub	sp, #12
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	689b      	ldr	r3, [r3, #8]
 8002220:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002224:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002228:	d101      	bne.n	800222e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800222a:	2301      	movs	r3, #1
 800222c:	e000      	b.n	8002230 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800222e:	2300      	movs	r3, #0
}
 8002230:	4618      	mov	r0, r3
 8002232:	370c      	adds	r7, #12
 8002234:	46bd      	mov	sp, r7
 8002236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223a:	4770      	bx	lr

0800223c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	689b      	ldr	r3, [r3, #8]
 8002248:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800224c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002250:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002258:	bf00      	nop
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002274:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002278:	d101      	bne.n	800227e <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800227a:	2301      	movs	r3, #1
 800227c:	e000      	b.n	8002280 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800227e:	2300      	movs	r3, #0
}
 8002280:	4618      	mov	r0, r3
 8002282:	370c      	adds	r7, #12
 8002284:	46bd      	mov	sp, r7
 8002286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228a:	4770      	bx	lr

0800228c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800228c:	b480      	push	{r7}
 800228e:	b083      	sub	sp, #12
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	689b      	ldr	r3, [r3, #8]
 8002298:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800229c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022a0:	f043 0201 	orr.w	r2, r3, #1
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80022a8:	bf00      	nop
 80022aa:	370c      	adds	r7, #12
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80022b4:	b480      	push	{r7}
 80022b6:	b083      	sub	sp, #12
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	689b      	ldr	r3, [r3, #8]
 80022c0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80022c4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80022c8:	f043 0202 	orr.w	r2, r3, #2
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80022d0:	bf00      	nop
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022da:	4770      	bx	lr

080022dc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80022dc:	b480      	push	{r7}
 80022de:	b083      	sub	sp, #12
 80022e0:	af00      	add	r7, sp, #0
 80022e2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	689b      	ldr	r3, [r3, #8]
 80022e8:	f003 0301 	and.w	r3, r3, #1
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d101      	bne.n	80022f4 <LL_ADC_IsEnabled+0x18>
 80022f0:	2301      	movs	r3, #1
 80022f2:	e000      	b.n	80022f6 <LL_ADC_IsEnabled+0x1a>
 80022f4:	2300      	movs	r3, #0
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002300:	4770      	bx	lr

08002302 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002302:	b480      	push	{r7}
 8002304:	b083      	sub	sp, #12
 8002306:	af00      	add	r7, sp, #0
 8002308:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f003 0302 	and.w	r3, r3, #2
 8002312:	2b02      	cmp	r3, #2
 8002314:	d101      	bne.n	800231a <LL_ADC_IsDisableOngoing+0x18>
 8002316:	2301      	movs	r3, #1
 8002318:	e000      	b.n	800231c <LL_ADC_IsDisableOngoing+0x1a>
 800231a:	2300      	movs	r3, #0
}
 800231c:	4618      	mov	r0, r3
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8002328:	b480      	push	{r7}
 800232a:	b083      	sub	sp, #12
 800232c:	af00      	add	r7, sp, #0
 800232e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	689b      	ldr	r3, [r3, #8]
 8002334:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002338:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800233c:	f043 0204 	orr.w	r2, r3, #4
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002344:	bf00      	nop
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002350:	b480      	push	{r7}
 8002352:	b083      	sub	sp, #12
 8002354:	af00      	add	r7, sp, #0
 8002356:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	689b      	ldr	r3, [r3, #8]
 800235c:	f003 0304 	and.w	r3, r3, #4
 8002360:	2b04      	cmp	r3, #4
 8002362:	d101      	bne.n	8002368 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002364:	2301      	movs	r3, #1
 8002366:	e000      	b.n	800236a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002368:	2300      	movs	r3, #0
}
 800236a:	4618      	mov	r0, r3
 800236c:	370c      	adds	r7, #12
 800236e:	46bd      	mov	sp, r7
 8002370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002374:	4770      	bx	lr

08002376 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002376:	b480      	push	{r7}
 8002378:	b083      	sub	sp, #12
 800237a:	af00      	add	r7, sp, #0
 800237c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f003 0308 	and.w	r3, r3, #8
 8002386:	2b08      	cmp	r3, #8
 8002388:	d101      	bne.n	800238e <LL_ADC_INJ_IsConversionOngoing+0x18>
 800238a:	2301      	movs	r3, #1
 800238c:	e000      	b.n	8002390 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800238e:	2300      	movs	r3, #0
}
 8002390:	4618      	mov	r0, r3
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800239c:	b590      	push	{r4, r7, lr}
 800239e:	b089      	sub	sp, #36	; 0x24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80023a4:	2300      	movs	r3, #0
 80023a6:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80023a8:	2300      	movs	r3, #0
 80023aa:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d101      	bne.n	80023b6 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80023b2:	2301      	movs	r3, #1
 80023b4:	e1af      	b.n	8002716 <HAL_ADC_Init+0x37a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	695b      	ldr	r3, [r3, #20]
 80023ba:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80023c0:	2b00      	cmp	r3, #0
 80023c2:	d109      	bne.n	80023d8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f7fe fd43 	bl	8000e50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2200      	movs	r2, #0
 80023ce:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	2200      	movs	r2, #0
 80023d4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4618      	mov	r0, r3
 80023de:	f7ff ff19 	bl	8002214 <LL_ADC_IsDeepPowerDownEnabled>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d004      	beq.n	80023f2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7ff feff 	bl	80021f0 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	4618      	mov	r0, r3
 80023f8:	f7ff ff34 	bl	8002264 <LL_ADC_IsInternalRegulatorEnabled>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d115      	bne.n	800242e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f7ff ff18 	bl	800223c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800240c:	4b9f      	ldr	r3, [pc, #636]	; (800268c <HAL_ADC_Init+0x2f0>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	099b      	lsrs	r3, r3, #6
 8002412:	4a9f      	ldr	r2, [pc, #636]	; (8002690 <HAL_ADC_Init+0x2f4>)
 8002414:	fba2 2303 	umull	r2, r3, r2, r3
 8002418:	099b      	lsrs	r3, r3, #6
 800241a:	3301      	adds	r3, #1
 800241c:	005b      	lsls	r3, r3, #1
 800241e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002420:	e002      	b.n	8002428 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	3b01      	subs	r3, #1
 8002426:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002428:	68bb      	ldr	r3, [r7, #8]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d1f9      	bne.n	8002422 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	4618      	mov	r0, r3
 8002434:	f7ff ff16 	bl	8002264 <LL_ADC_IsInternalRegulatorEnabled>
 8002438:	4603      	mov	r3, r0
 800243a:	2b00      	cmp	r3, #0
 800243c:	d10d      	bne.n	800245a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002442:	f043 0210 	orr.w	r2, r3, #16
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800244e:	f043 0201 	orr.w	r2, r3, #1
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8002456:	2301      	movs	r3, #1
 8002458:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4618      	mov	r0, r3
 8002460:	f7ff ff76 	bl	8002350 <LL_ADC_REG_IsConversionOngoing>
 8002464:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800246a:	f003 0310 	and.w	r3, r3, #16
 800246e:	2b00      	cmp	r3, #0
 8002470:	f040 8148 	bne.w	8002704 <HAL_ADC_Init+0x368>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	2b00      	cmp	r3, #0
 8002478:	f040 8144 	bne.w	8002704 <HAL_ADC_Init+0x368>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002480:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002484:	f043 0202 	orr.w	r2, r3, #2
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4618      	mov	r0, r3
 8002492:	f7ff ff23 	bl	80022dc <LL_ADC_IsEnabled>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d141      	bne.n	8002520 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80024a4:	d004      	beq.n	80024b0 <HAL_ADC_Init+0x114>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a7a      	ldr	r2, [pc, #488]	; (8002694 <HAL_ADC_Init+0x2f8>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d10f      	bne.n	80024d0 <HAL_ADC_Init+0x134>
 80024b0:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80024b4:	f7ff ff12 	bl	80022dc <LL_ADC_IsEnabled>
 80024b8:	4604      	mov	r4, r0
 80024ba:	4876      	ldr	r0, [pc, #472]	; (8002694 <HAL_ADC_Init+0x2f8>)
 80024bc:	f7ff ff0e 	bl	80022dc <LL_ADC_IsEnabled>
 80024c0:	4603      	mov	r3, r0
 80024c2:	4323      	orrs	r3, r4
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	bf0c      	ite	eq
 80024c8:	2301      	moveq	r3, #1
 80024ca:	2300      	movne	r3, #0
 80024cc:	b2db      	uxtb	r3, r3
 80024ce:	e012      	b.n	80024f6 <HAL_ADC_Init+0x15a>
 80024d0:	4871      	ldr	r0, [pc, #452]	; (8002698 <HAL_ADC_Init+0x2fc>)
 80024d2:	f7ff ff03 	bl	80022dc <LL_ADC_IsEnabled>
 80024d6:	4604      	mov	r4, r0
 80024d8:	4870      	ldr	r0, [pc, #448]	; (800269c <HAL_ADC_Init+0x300>)
 80024da:	f7ff feff 	bl	80022dc <LL_ADC_IsEnabled>
 80024de:	4603      	mov	r3, r0
 80024e0:	431c      	orrs	r4, r3
 80024e2:	486f      	ldr	r0, [pc, #444]	; (80026a0 <HAL_ADC_Init+0x304>)
 80024e4:	f7ff fefa 	bl	80022dc <LL_ADC_IsEnabled>
 80024e8:	4603      	mov	r3, r0
 80024ea:	4323      	orrs	r3, r4
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	bf0c      	ite	eq
 80024f0:	2301      	moveq	r3, #1
 80024f2:	2300      	movne	r3, #0
 80024f4:	b2db      	uxtb	r3, r3
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d012      	beq.n	8002520 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002502:	d004      	beq.n	800250e <HAL_ADC_Init+0x172>
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	4a62      	ldr	r2, [pc, #392]	; (8002694 <HAL_ADC_Init+0x2f8>)
 800250a:	4293      	cmp	r3, r2
 800250c:	d101      	bne.n	8002512 <HAL_ADC_Init+0x176>
 800250e:	4a65      	ldr	r2, [pc, #404]	; (80026a4 <HAL_ADC_Init+0x308>)
 8002510:	e000      	b.n	8002514 <HAL_ADC_Init+0x178>
 8002512:	4a65      	ldr	r2, [pc, #404]	; (80026a8 <HAL_ADC_Init+0x30c>)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	685b      	ldr	r3, [r3, #4]
 8002518:	4619      	mov	r1, r3
 800251a:	4610      	mov	r0, r2
 800251c:	f7ff fcd8 	bl	8001ed0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	7f5b      	ldrb	r3, [r3, #29]
 8002524:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800252a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002530:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002536:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800253e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002540:	4313      	orrs	r3, r2
 8002542:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800254a:	2b01      	cmp	r3, #1
 800254c:	d106      	bne.n	800255c <HAL_ADC_Init+0x1c0>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002552:	3b01      	subs	r3, #1
 8002554:	045b      	lsls	r3, r3, #17
 8002556:	69ba      	ldr	r2, [r7, #24]
 8002558:	4313      	orrs	r3, r2
 800255a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002560:	2b00      	cmp	r3, #0
 8002562:	d009      	beq.n	8002578 <HAL_ADC_Init+0x1dc>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002568:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002570:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002572:	69ba      	ldr	r2, [r7, #24]
 8002574:	4313      	orrs	r3, r2
 8002576:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	68da      	ldr	r2, [r3, #12]
 800257e:	4b4b      	ldr	r3, [pc, #300]	; (80026ac <HAL_ADC_Init+0x310>)
 8002580:	4013      	ands	r3, r2
 8002582:	687a      	ldr	r2, [r7, #4]
 8002584:	6812      	ldr	r2, [r2, #0]
 8002586:	69b9      	ldr	r1, [r7, #24]
 8002588:	430b      	orrs	r3, r1
 800258a:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	691b      	ldr	r3, [r3, #16]
 8002592:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	430a      	orrs	r2, r1
 80025a0:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	4618      	mov	r0, r3
 80025a8:	f7ff fed2 	bl	8002350 <LL_ADC_REG_IsConversionOngoing>
 80025ac:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7ff fedf 	bl	8002376 <LL_ADC_INJ_IsConversionOngoing>
 80025b8:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80025ba:	693b      	ldr	r3, [r7, #16]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d17f      	bne.n	80026c0 <HAL_ADC_Init+0x324>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d17c      	bne.n	80026c0 <HAL_ADC_Init+0x324>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80025ca:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80025d2:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80025d4:	4313      	orrs	r3, r2
 80025d6:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	68db      	ldr	r3, [r3, #12]
 80025de:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80025e2:	f023 0302 	bic.w	r3, r3, #2
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	6812      	ldr	r2, [r2, #0]
 80025ea:	69b9      	ldr	r1, [r7, #24]
 80025ec:	430b      	orrs	r3, r1
 80025ee:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	691b      	ldr	r3, [r3, #16]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d017      	beq.n	8002628 <HAL_ADC_Init+0x28c>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	691a      	ldr	r2, [r3, #16]
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8002606:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002610:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002614:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	6911      	ldr	r1, [r2, #16]
 800261c:	687a      	ldr	r2, [r7, #4]
 800261e:	6812      	ldr	r2, [r2, #0]
 8002620:	430b      	orrs	r3, r1
 8002622:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8002626:	e013      	b.n	8002650 <HAL_ADC_Init+0x2b4>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	691a      	ldr	r2, [r3, #16]
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8002636:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8002640:	687a      	ldr	r2, [r7, #4]
 8002642:	6812      	ldr	r2, [r2, #0]
 8002644:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002648:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800264c:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002656:	2b01      	cmp	r3, #1
 8002658:	d12a      	bne.n	80026b0 <HAL_ADC_Init+0x314>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	691b      	ldr	r3, [r3, #16]
 8002660:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002664:	f023 0304 	bic.w	r3, r3, #4
 8002668:	687a      	ldr	r2, [r7, #4]
 800266a:	6c51      	ldr	r1, [r2, #68]	; 0x44
 800266c:	687a      	ldr	r2, [r7, #4]
 800266e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002670:	4311      	orrs	r1, r2
 8002672:	687a      	ldr	r2, [r7, #4]
 8002674:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8002676:	4311      	orrs	r1, r2
 8002678:	687a      	ldr	r2, [r7, #4]
 800267a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800267c:	430a      	orrs	r2, r1
 800267e:	431a      	orrs	r2, r3
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f042 0201 	orr.w	r2, r2, #1
 8002688:	611a      	str	r2, [r3, #16]
 800268a:	e019      	b.n	80026c0 <HAL_ADC_Init+0x324>
 800268c:	20000000 	.word	0x20000000
 8002690:	053e2d63 	.word	0x053e2d63
 8002694:	50000100 	.word	0x50000100
 8002698:	50000400 	.word	0x50000400
 800269c:	50000500 	.word	0x50000500
 80026a0:	50000600 	.word	0x50000600
 80026a4:	50000300 	.word	0x50000300
 80026a8:	50000700 	.word	0x50000700
 80026ac:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	691a      	ldr	r2, [r3, #16]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f022 0201 	bic.w	r2, r2, #1
 80026be:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	695b      	ldr	r3, [r3, #20]
 80026c4:	2b01      	cmp	r3, #1
 80026c6:	d10c      	bne.n	80026e2 <HAL_ADC_Init+0x346>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ce:	f023 010f 	bic.w	r1, r3, #15
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a1b      	ldr	r3, [r3, #32]
 80026d6:	1e5a      	subs	r2, r3, #1
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	430a      	orrs	r2, r1
 80026de:	631a      	str	r2, [r3, #48]	; 0x30
 80026e0:	e007      	b.n	80026f2 <HAL_ADC_Init+0x356>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	f022 020f 	bic.w	r2, r2, #15
 80026f0:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80026f6:	f023 0303 	bic.w	r3, r3, #3
 80026fa:	f043 0201 	orr.w	r2, r3, #1
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	65da      	str	r2, [r3, #92]	; 0x5c
 8002702:	e007      	b.n	8002714 <HAL_ADC_Init+0x378>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002708:	f043 0210 	orr.w	r2, r3, #16
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002714:	7ffb      	ldrb	r3, [r7, #31]
}
 8002716:	4618      	mov	r0, r3
 8002718:	3724      	adds	r7, #36	; 0x24
 800271a:	46bd      	mov	sp, r7
 800271c:	bd90      	pop	{r4, r7, pc}
 800271e:	bf00      	nop

08002720 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002720:	b580      	push	{r7, lr}
 8002722:	b086      	sub	sp, #24
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002730:	d004      	beq.n	800273c <HAL_ADC_Start+0x1c>
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	4a67      	ldr	r2, [pc, #412]	; (80028d4 <HAL_ADC_Start+0x1b4>)
 8002738:	4293      	cmp	r3, r2
 800273a:	d101      	bne.n	8002740 <HAL_ADC_Start+0x20>
 800273c:	4b66      	ldr	r3, [pc, #408]	; (80028d8 <HAL_ADC_Start+0x1b8>)
 800273e:	e000      	b.n	8002742 <HAL_ADC_Start+0x22>
 8002740:	4b66      	ldr	r3, [pc, #408]	; (80028dc <HAL_ADC_Start+0x1bc>)
 8002742:	4618      	mov	r0, r3
 8002744:	f7ff fd38 	bl	80021b8 <LL_ADC_GetMultimode>
 8002748:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	4618      	mov	r0, r3
 8002750:	f7ff fdfe 	bl	8002350 <LL_ADC_REG_IsConversionOngoing>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	f040 80b4 	bne.w	80028c4 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002762:	2b01      	cmp	r3, #1
 8002764:	d101      	bne.n	800276a <HAL_ADC_Start+0x4a>
 8002766:	2302      	movs	r3, #2
 8002768:	e0af      	b.n	80028ca <HAL_ADC_Start+0x1aa>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2201      	movs	r2, #1
 800276e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002772:	6878      	ldr	r0, [r7, #4]
 8002774:	f001 f8c2 	bl	80038fc <ADC_Enable>
 8002778:	4603      	mov	r3, r0
 800277a:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800277c:	7dfb      	ldrb	r3, [r7, #23]
 800277e:	2b00      	cmp	r3, #0
 8002780:	f040 809b 	bne.w	80028ba <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002788:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800278c:	f023 0301 	bic.w	r3, r3, #1
 8002790:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	4a4d      	ldr	r2, [pc, #308]	; (80028d4 <HAL_ADC_Start+0x1b4>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d009      	beq.n	80027b6 <HAL_ADC_Start+0x96>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	4a4e      	ldr	r2, [pc, #312]	; (80028e0 <HAL_ADC_Start+0x1c0>)
 80027a8:	4293      	cmp	r3, r2
 80027aa:	d002      	beq.n	80027b2 <HAL_ADC_Start+0x92>
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	681b      	ldr	r3, [r3, #0]
 80027b0:	e003      	b.n	80027ba <HAL_ADC_Start+0x9a>
 80027b2:	4b4c      	ldr	r3, [pc, #304]	; (80028e4 <HAL_ADC_Start+0x1c4>)
 80027b4:	e001      	b.n	80027ba <HAL_ADC_Start+0x9a>
 80027b6:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	6812      	ldr	r2, [r2, #0]
 80027be:	4293      	cmp	r3, r2
 80027c0:	d002      	beq.n	80027c8 <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	d105      	bne.n	80027d4 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027cc:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80027d8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80027dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80027e0:	d106      	bne.n	80027f0 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80027e6:	f023 0206 	bic.w	r2, r3, #6
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	661a      	str	r2, [r3, #96]	; 0x60
 80027ee:	e002      	b.n	80027f6 <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2200      	movs	r2, #0
 80027f4:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	221c      	movs	r2, #28
 80027fc:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	4a32      	ldr	r2, [pc, #200]	; (80028d4 <HAL_ADC_Start+0x1b4>)
 800280c:	4293      	cmp	r3, r2
 800280e:	d009      	beq.n	8002824 <HAL_ADC_Start+0x104>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a32      	ldr	r2, [pc, #200]	; (80028e0 <HAL_ADC_Start+0x1c0>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d002      	beq.n	8002820 <HAL_ADC_Start+0x100>
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	e003      	b.n	8002828 <HAL_ADC_Start+0x108>
 8002820:	4b30      	ldr	r3, [pc, #192]	; (80028e4 <HAL_ADC_Start+0x1c4>)
 8002822:	e001      	b.n	8002828 <HAL_ADC_Start+0x108>
 8002824:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	6812      	ldr	r2, [r2, #0]
 800282c:	4293      	cmp	r3, r2
 800282e:	d008      	beq.n	8002842 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	2b00      	cmp	r3, #0
 8002834:	d005      	beq.n	8002842 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002836:	693b      	ldr	r3, [r7, #16]
 8002838:	2b05      	cmp	r3, #5
 800283a:	d002      	beq.n	8002842 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800283c:	693b      	ldr	r3, [r7, #16]
 800283e:	2b09      	cmp	r3, #9
 8002840:	d114      	bne.n	800286c <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	68db      	ldr	r3, [r3, #12]
 8002848:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d007      	beq.n	8002860 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002854:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002858:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4618      	mov	r0, r3
 8002866:	f7ff fd5f 	bl	8002328 <LL_ADC_REG_StartConversion>
 800286a:	e02d      	b.n	80028c8 <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002870:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	4a15      	ldr	r2, [pc, #84]	; (80028d4 <HAL_ADC_Start+0x1b4>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d009      	beq.n	8002896 <HAL_ADC_Start+0x176>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a16      	ldr	r2, [pc, #88]	; (80028e0 <HAL_ADC_Start+0x1c0>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d002      	beq.n	8002892 <HAL_ADC_Start+0x172>
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	e003      	b.n	800289a <HAL_ADC_Start+0x17a>
 8002892:	4b14      	ldr	r3, [pc, #80]	; (80028e4 <HAL_ADC_Start+0x1c4>)
 8002894:	e001      	b.n	800289a <HAL_ADC_Start+0x17a>
 8002896:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800289a:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d00f      	beq.n	80028c8 <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028ac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80028b0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	65da      	str	r2, [r3, #92]	; 0x5c
 80028b8:	e006      	b.n	80028c8 <HAL_ADC_Start+0x1a8>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	2200      	movs	r2, #0
 80028be:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 80028c2:	e001      	b.n	80028c8 <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80028c4:	2302      	movs	r3, #2
 80028c6:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80028c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3718      	adds	r7, #24
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	50000100 	.word	0x50000100
 80028d8:	50000300 	.word	0x50000300
 80028dc:	50000700 	.word	0x50000700
 80028e0:	50000500 	.word	0x50000500
 80028e4:	50000400 	.word	0x50000400

080028e8 <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80028f8:	d004      	beq.n	8002904 <HAL_ADC_Start_IT+0x1c>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a93      	ldr	r2, [pc, #588]	; (8002b4c <HAL_ADC_Start_IT+0x264>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d101      	bne.n	8002908 <HAL_ADC_Start_IT+0x20>
 8002904:	4b92      	ldr	r3, [pc, #584]	; (8002b50 <HAL_ADC_Start_IT+0x268>)
 8002906:	e000      	b.n	800290a <HAL_ADC_Start_IT+0x22>
 8002908:	4b92      	ldr	r3, [pc, #584]	; (8002b54 <HAL_ADC_Start_IT+0x26c>)
 800290a:	4618      	mov	r0, r3
 800290c:	f7ff fc54 	bl	80021b8 <LL_ADC_GetMultimode>
 8002910:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	4618      	mov	r0, r3
 8002918:	f7ff fd1a 	bl	8002350 <LL_ADC_REG_IsConversionOngoing>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	f040 8134 	bne.w	8002b8c <HAL_ADC_Start_IT+0x2a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800292a:	2b01      	cmp	r3, #1
 800292c:	d101      	bne.n	8002932 <HAL_ADC_Start_IT+0x4a>
 800292e:	2302      	movs	r3, #2
 8002930:	e131      	b.n	8002b96 <HAL_ADC_Start_IT+0x2ae>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2201      	movs	r2, #1
 8002936:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800293a:	6878      	ldr	r0, [r7, #4]
 800293c:	f000 ffde 	bl	80038fc <ADC_Enable>
 8002940:	4603      	mov	r3, r0
 8002942:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8002944:	7dfb      	ldrb	r3, [r7, #23]
 8002946:	2b00      	cmp	r3, #0
 8002948:	f040 811b 	bne.w	8002b82 <HAL_ADC_Start_IT+0x29a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002950:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002954:	f023 0301 	bic.w	r3, r3, #1
 8002958:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a79      	ldr	r2, [pc, #484]	; (8002b4c <HAL_ADC_Start_IT+0x264>)
 8002966:	4293      	cmp	r3, r2
 8002968:	d009      	beq.n	800297e <HAL_ADC_Start_IT+0x96>
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	4a7a      	ldr	r2, [pc, #488]	; (8002b58 <HAL_ADC_Start_IT+0x270>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d002      	beq.n	800297a <HAL_ADC_Start_IT+0x92>
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	e003      	b.n	8002982 <HAL_ADC_Start_IT+0x9a>
 800297a:	4b78      	ldr	r3, [pc, #480]	; (8002b5c <HAL_ADC_Start_IT+0x274>)
 800297c:	e001      	b.n	8002982 <HAL_ADC_Start_IT+0x9a>
 800297e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002982:	687a      	ldr	r2, [r7, #4]
 8002984:	6812      	ldr	r2, [r2, #0]
 8002986:	4293      	cmp	r3, r2
 8002988:	d002      	beq.n	8002990 <HAL_ADC_Start_IT+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	2b00      	cmp	r3, #0
 800298e:	d105      	bne.n	800299c <HAL_ADC_Start_IT+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002994:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	65da      	str	r2, [r3, #92]	; 0x5c
      }
#endif

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029a0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d006      	beq.n	80029b6 <HAL_ADC_Start_IT+0xce>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029ac:	f023 0206 	bic.w	r2, r3, #6
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	661a      	str	r2, [r3, #96]	; 0x60
 80029b4:	e002      	b.n	80029bc <HAL_ADC_Start_IT+0xd4>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	2200      	movs	r2, #0
 80029ba:	661a      	str	r2, [r3, #96]	; 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	221c      	movs	r2, #28
 80029c2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2200      	movs	r2, #0
 80029c8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	685a      	ldr	r2, [r3, #4]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	f022 021c 	bic.w	r2, r2, #28
 80029da:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	699b      	ldr	r3, [r3, #24]
 80029e0:	2b08      	cmp	r3, #8
 80029e2:	d108      	bne.n	80029f6 <HAL_ADC_Start_IT+0x10e>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	685a      	ldr	r2, [r3, #4]
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	f042 0208 	orr.w	r2, r2, #8
 80029f2:	605a      	str	r2, [r3, #4]
          break;
 80029f4:	e008      	b.n	8002a08 <HAL_ADC_Start_IT+0x120>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	685a      	ldr	r2, [r3, #4]
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	f042 0204 	orr.w	r2, r2, #4
 8002a04:	605a      	str	r2, [r3, #4]
          break;
 8002a06:	bf00      	nop

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d107      	bne.n	8002a20 <HAL_ADC_Start_IT+0x138>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	685a      	ldr	r2, [r3, #4]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f042 0210 	orr.w	r2, r2, #16
 8002a1e:	605a      	str	r2, [r3, #4]
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	4a49      	ldr	r2, [pc, #292]	; (8002b4c <HAL_ADC_Start_IT+0x264>)
 8002a26:	4293      	cmp	r3, r2
 8002a28:	d009      	beq.n	8002a3e <HAL_ADC_Start_IT+0x156>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	4a4a      	ldr	r2, [pc, #296]	; (8002b58 <HAL_ADC_Start_IT+0x270>)
 8002a30:	4293      	cmp	r3, r2
 8002a32:	d002      	beq.n	8002a3a <HAL_ADC_Start_IT+0x152>
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	e003      	b.n	8002a42 <HAL_ADC_Start_IT+0x15a>
 8002a3a:	4b48      	ldr	r3, [pc, #288]	; (8002b5c <HAL_ADC_Start_IT+0x274>)
 8002a3c:	e001      	b.n	8002a42 <HAL_ADC_Start_IT+0x15a>
 8002a3e:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002a42:	687a      	ldr	r2, [r7, #4]
 8002a44:	6812      	ldr	r2, [r2, #0]
 8002a46:	4293      	cmp	r3, r2
 8002a48:	d008      	beq.n	8002a5c <HAL_ADC_Start_IT+0x174>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002a4a:	693b      	ldr	r3, [r7, #16]
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d005      	beq.n	8002a5c <HAL_ADC_Start_IT+0x174>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002a50:	693b      	ldr	r3, [r7, #16]
 8002a52:	2b05      	cmp	r3, #5
 8002a54:	d002      	beq.n	8002a5c <HAL_ADC_Start_IT+0x174>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002a56:	693b      	ldr	r3, [r7, #16]
 8002a58:	2b09      	cmp	r3, #9
 8002a5a:	d13b      	bne.n	8002ad4 <HAL_ADC_Start_IT+0x1ec>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	68db      	ldr	r3, [r3, #12]
 8002a62:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d02d      	beq.n	8002ac6 <HAL_ADC_Start_IT+0x1de>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a6e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002a72:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Enable as well injected interruptions in case
           HAL_ADCEx_InjectedStart_IT() has not been called beforehand. This
           allows to start regular and injected conversions when JAUTO is
           set with a single call to HAL_ADC_Start_IT() */
          switch (hadc->Init.EOCSelection)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	699b      	ldr	r3, [r3, #24]
 8002a7e:	2b08      	cmp	r3, #8
 8002a80:	d110      	bne.n	8002aa4 <HAL_ADC_Start_IT+0x1bc>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	685a      	ldr	r2, [r3, #4]
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f022 0220 	bic.w	r2, r2, #32
 8002a90:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	685a      	ldr	r2, [r3, #4]
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002aa0:	605a      	str	r2, [r3, #4]
              break;
 8002aa2:	e011      	b.n	8002ac8 <HAL_ADC_Start_IT+0x1e0>
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	685a      	ldr	r2, [r3, #4]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ab2:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	685a      	ldr	r2, [r3, #4]
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	f042 0220 	orr.w	r2, r2, #32
 8002ac2:	605a      	str	r2, [r3, #4]
              break;
 8002ac4:	e000      	b.n	8002ac8 <HAL_ADC_Start_IT+0x1e0>
          }
        }
 8002ac6:	bf00      	nop

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	4618      	mov	r0, r3
 8002ace:	f7ff fc2b 	bl	8002328 <LL_ADC_REG_StartConversion>
 8002ad2:	e05f      	b.n	8002b94 <HAL_ADC_Start_IT+0x2ac>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ad8:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	65da      	str	r2, [r3, #92]	; 0x5c
        /* if Master ADC JAUTO bit is set, Slave injected interruptions
           are enabled nevertheless (for same reason as above) */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a19      	ldr	r2, [pc, #100]	; (8002b4c <HAL_ADC_Start_IT+0x264>)
 8002ae6:	4293      	cmp	r3, r2
 8002ae8:	d009      	beq.n	8002afe <HAL_ADC_Start_IT+0x216>
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4a1a      	ldr	r2, [pc, #104]	; (8002b58 <HAL_ADC_Start_IT+0x270>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d002      	beq.n	8002afa <HAL_ADC_Start_IT+0x212>
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	e003      	b.n	8002b02 <HAL_ADC_Start_IT+0x21a>
 8002afa:	4b18      	ldr	r3, [pc, #96]	; (8002b5c <HAL_ADC_Start_IT+0x274>)
 8002afc:	e001      	b.n	8002b02 <HAL_ADC_Start_IT+0x21a>
 8002afe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002b02:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	68db      	ldr	r3, [r3, #12]
 8002b08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d040      	beq.n	8002b92 <HAL_ADC_Start_IT+0x2aa>
        {
          /* First, update Slave State in setting HAL_ADC_STATE_INJ_BUSY bit
             and in resetting HAL_ADC_STATE_INJ_EOC bit */
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b14:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002b18:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	65da      	str	r2, [r3, #92]	; 0x5c
          /* Next, set Slave injected interruptions */
          switch (hadc->Init.EOCSelection)
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	699b      	ldr	r3, [r3, #24]
 8002b24:	2b08      	cmp	r3, #8
 8002b26:	d11b      	bne.n	8002b60 <HAL_ADC_Start_IT+0x278>
          {
            case ADC_EOC_SEQ_CONV:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	685a      	ldr	r2, [r3, #4]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f022 0220 	bic.w	r2, r2, #32
 8002b36:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOS);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	685a      	ldr	r2, [r3, #4]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b46:	605a      	str	r2, [r3, #4]
              break;
 8002b48:	e024      	b.n	8002b94 <HAL_ADC_Start_IT+0x2ac>
 8002b4a:	bf00      	nop
 8002b4c:	50000100 	.word	0x50000100
 8002b50:	50000300 	.word	0x50000300
 8002b54:	50000700 	.word	0x50000700
 8002b58:	50000500 	.word	0x50000500
 8002b5c:	50000400 	.word	0x50000400
            /* case ADC_EOC_SINGLE_CONV */
            default:
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOS);
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	685a      	ldr	r2, [r3, #4]
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b6e:	605a      	str	r2, [r3, #4]
              __HAL_ADC_ENABLE_IT(hadc, ADC_IT_JEOC);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	685a      	ldr	r2, [r3, #4]
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f042 0220 	orr.w	r2, r2, #32
 8002b7e:	605a      	str	r2, [r3, #4]
              break;
 8002b80:	e008      	b.n	8002b94 <HAL_ADC_Start_IT+0x2ac>
#endif
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8002b8a:	e003      	b.n	8002b94 <HAL_ADC_Start_IT+0x2ac>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002b8c:	2302      	movs	r3, #2
 8002b8e:	75fb      	strb	r3, [r7, #23]
 8002b90:	e000      	b.n	8002b94 <HAL_ADC_Start_IT+0x2ac>
        }
 8002b92:	bf00      	nop
  }

  /* Return function status */
  return tmp_hal_status;
 8002b94:	7dfb      	ldrb	r3, [r7, #23]
}
 8002b96:	4618      	mov	r0, r3
 8002b98:	3718      	adds	r7, #24
 8002b9a:	46bd      	mov	sp, r7
 8002b9c:	bd80      	pop	{r7, pc}
 8002b9e:	bf00      	nop

08002ba0 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b08a      	sub	sp, #40	; 0x28
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8002ba8:	2300      	movs	r3, #0
 8002baa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmp_isr = hadc->Instance->ISR;
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_ier = hadc->Instance->IER;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_inj_is_trigger_source_sw_start;
  uint32_t tmp_adc_reg_is_trigger_source_sw_start;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002bc4:	d004      	beq.n	8002bd0 <HAL_ADC_IRQHandler+0x30>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	4a95      	ldr	r2, [pc, #596]	; (8002e20 <HAL_ADC_IRQHandler+0x280>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d101      	bne.n	8002bd4 <HAL_ADC_IRQHandler+0x34>
 8002bd0:	4b94      	ldr	r3, [pc, #592]	; (8002e24 <HAL_ADC_IRQHandler+0x284>)
 8002bd2:	e000      	b.n	8002bd6 <HAL_ADC_IRQHandler+0x36>
 8002bd4:	4b94      	ldr	r3, [pc, #592]	; (8002e28 <HAL_ADC_IRQHandler+0x288>)
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7ff faee 	bl	80021b8 <LL_ADC_GetMultimode>
 8002bdc:	6178      	str	r0, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	f003 0302 	and.w	r3, r3, #2
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d017      	beq.n	8002c18 <HAL_ADC_IRQHandler+0x78>
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	f003 0302 	and.w	r3, r3, #2
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d012      	beq.n	8002c18 <HAL_ADC_IRQHandler+0x78>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bf6:	f003 0310 	and.w	r3, r3, #16
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d105      	bne.n	8002c0a <HAL_ADC_IRQHandler+0x6a>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c02:	f443 6200 	orr.w	r2, r3, #2048	; 0x800
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	65da      	str	r2, [r3, #92]	; 0x5c

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8002c0a:	6878      	ldr	r0, [r7, #4]
 8002c0c:	f001 f834 	bl	8003c78 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	2202      	movs	r2, #2
 8002c16:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002c18:	69fb      	ldr	r3, [r7, #28]
 8002c1a:	f003 0304 	and.w	r3, r3, #4
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d004      	beq.n	8002c2c <HAL_ADC_IRQHandler+0x8c>
 8002c22:	69bb      	ldr	r3, [r7, #24]
 8002c24:	f003 0304 	and.w	r3, r3, #4
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d10b      	bne.n	8002c44 <HAL_ADC_IRQHandler+0xa4>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	f000 8094 	beq.w	8002d60 <HAL_ADC_IRQHandler+0x1c0>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8002c38:	69bb      	ldr	r3, [r7, #24]
 8002c3a:	f003 0308 	and.w	r3, r3, #8
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	f000 808e 	beq.w	8002d60 <HAL_ADC_IRQHandler+0x1c0>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c48:	f003 0310 	and.w	r3, r3, #16
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d105      	bne.n	8002c5c <HAL_ADC_IRQHandler+0xbc>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c54:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff fa07 	bl	8002074 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d072      	beq.n	8002d52 <HAL_ADC_IRQHandler+0x1b2>
    {
      /* Get relevant register CFGR in ADC instance of ADC master or slave    */
      /* in function of multimode state (for devices with multimode           */
      /* available).                                                          */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a6b      	ldr	r2, [pc, #428]	; (8002e20 <HAL_ADC_IRQHandler+0x280>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d009      	beq.n	8002c8a <HAL_ADC_IRQHandler+0xea>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	4a6c      	ldr	r2, [pc, #432]	; (8002e2c <HAL_ADC_IRQHandler+0x28c>)
 8002c7c:	4293      	cmp	r3, r2
 8002c7e:	d002      	beq.n	8002c86 <HAL_ADC_IRQHandler+0xe6>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	e003      	b.n	8002c8e <HAL_ADC_IRQHandler+0xee>
 8002c86:	4b6a      	ldr	r3, [pc, #424]	; (8002e30 <HAL_ADC_IRQHandler+0x290>)
 8002c88:	e001      	b.n	8002c8e <HAL_ADC_IRQHandler+0xee>
 8002c8a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002c8e:	687a      	ldr	r2, [r7, #4]
 8002c90:	6812      	ldr	r2, [r2, #0]
 8002c92:	4293      	cmp	r3, r2
 8002c94:	d008      	beq.n	8002ca8 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d005      	beq.n	8002ca8 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	2b05      	cmp	r3, #5
 8002ca0:	d002      	beq.n	8002ca8 <HAL_ADC_IRQHandler+0x108>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002ca2:	697b      	ldr	r3, [r7, #20]
 8002ca4:	2b09      	cmp	r3, #9
 8002ca6:	d104      	bne.n	8002cb2 <HAL_ADC_IRQHandler+0x112>
         )
      {
        /* check CONT bit directly in handle ADC CFGR register */
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	68db      	ldr	r3, [r3, #12]
 8002cae:	623b      	str	r3, [r7, #32]
 8002cb0:	e014      	b.n	8002cdc <HAL_ADC_IRQHandler+0x13c>
      }
      else
      {
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4a5a      	ldr	r2, [pc, #360]	; (8002e20 <HAL_ADC_IRQHandler+0x280>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d009      	beq.n	8002cd0 <HAL_ADC_IRQHandler+0x130>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	4a5a      	ldr	r2, [pc, #360]	; (8002e2c <HAL_ADC_IRQHandler+0x28c>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d002      	beq.n	8002ccc <HAL_ADC_IRQHandler+0x12c>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	e003      	b.n	8002cd4 <HAL_ADC_IRQHandler+0x134>
 8002ccc:	4b58      	ldr	r3, [pc, #352]	; (8002e30 <HAL_ADC_IRQHandler+0x290>)
 8002cce:	e001      	b.n	8002cd4 <HAL_ADC_IRQHandler+0x134>
 8002cd0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002cd4:	613b      	str	r3, [r7, #16]
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	68db      	ldr	r3, [r3, #12]
 8002cda:	623b      	str	r3, [r7, #32]
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8002cdc:	6a3b      	ldr	r3, [r7, #32]
 8002cde:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d135      	bne.n	8002d52 <HAL_ADC_IRQHandler+0x1b2>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f003 0308 	and.w	r3, r3, #8
 8002cf0:	2b08      	cmp	r3, #8
 8002cf2:	d12e      	bne.n	8002d52 <HAL_ADC_IRQHandler+0x1b2>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	4618      	mov	r0, r3
 8002cfa:	f7ff fb29 	bl	8002350 <LL_ADC_REG_IsConversionOngoing>
 8002cfe:	4603      	mov	r3, r0
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d11a      	bne.n	8002d3a <HAL_ADC_IRQHandler+0x19a>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	685a      	ldr	r2, [r3, #4]
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f022 020c 	bic.w	r2, r2, #12
 8002d12:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d18:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	65da      	str	r2, [r3, #92]	; 0x5c

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d24:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d112      	bne.n	8002d52 <HAL_ADC_IRQHandler+0x1b2>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d30:	f043 0201 	orr.w	r2, r3, #1
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	65da      	str	r2, [r3, #92]	; 0x5c
 8002d38:	e00b      	b.n	8002d52 <HAL_ADC_IRQHandler+0x1b2>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d3e:	f043 0210 	orr.w	r2, r3, #16
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	65da      	str	r2, [r3, #92]	; 0x5c

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d4a:	f043 0201 	orr.w	r2, r3, #1
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	661a      	str	r2, [r3, #96]	; 0x60
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002d52:	6878      	ldr	r0, [r7, #4]
 8002d54:	f7fe fde0 	bl	8001918 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	220c      	movs	r2, #12
 8002d5e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002d60:	69fb      	ldr	r3, [r7, #28]
 8002d62:	f003 0320 	and.w	r3, r3, #32
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d004      	beq.n	8002d74 <HAL_ADC_IRQHandler+0x1d4>
 8002d6a:	69bb      	ldr	r3, [r7, #24]
 8002d6c:	f003 0320 	and.w	r3, r3, #32
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d10b      	bne.n	8002d8c <HAL_ADC_IRQHandler+0x1ec>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002d74:	69fb      	ldr	r3, [r7, #28]
 8002d76:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	f000 80b2 	beq.w	8002ee4 <HAL_ADC_IRQHandler+0x344>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8002d80:	69bb      	ldr	r3, [r7, #24]
 8002d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	f000 80ac 	beq.w	8002ee4 <HAL_ADC_IRQHandler+0x344>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d90:	f003 0310 	and.w	r3, r3, #16
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d105      	bne.n	8002da4 <HAL_ADC_IRQHandler+0x204>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d9c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	65da      	str	r2, [r3, #92]	; 0x5c
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4618      	mov	r0, r3
 8002daa:	f7ff f9a2 	bl	80020f2 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8002dae:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7ff f95d 	bl	8002074 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002dba:	60b8      	str	r0, [r7, #8]
    /* Get relevant register CFGR in ADC instance of ADC master or slave  */
    /* in function of multimode state (for devices with multimode         */
    /* available).                                                        */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a17      	ldr	r2, [pc, #92]	; (8002e20 <HAL_ADC_IRQHandler+0x280>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d009      	beq.n	8002dda <HAL_ADC_IRQHandler+0x23a>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a18      	ldr	r2, [pc, #96]	; (8002e2c <HAL_ADC_IRQHandler+0x28c>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d002      	beq.n	8002dd6 <HAL_ADC_IRQHandler+0x236>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	e003      	b.n	8002dde <HAL_ADC_IRQHandler+0x23e>
 8002dd6:	4b16      	ldr	r3, [pc, #88]	; (8002e30 <HAL_ADC_IRQHandler+0x290>)
 8002dd8:	e001      	b.n	8002dde <HAL_ADC_IRQHandler+0x23e>
 8002dda:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002dde:	687a      	ldr	r2, [r7, #4]
 8002de0:	6812      	ldr	r2, [r2, #0]
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d008      	beq.n	8002df8 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002de6:	697b      	ldr	r3, [r7, #20]
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d005      	beq.n	8002df8 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8002dec:	697b      	ldr	r3, [r7, #20]
 8002dee:	2b06      	cmp	r3, #6
 8002df0:	d002      	beq.n	8002df8 <HAL_ADC_IRQHandler+0x258>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_INTERL)
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	2b07      	cmp	r3, #7
 8002df6:	d104      	bne.n	8002e02 <HAL_ADC_IRQHandler+0x262>
       )
    {
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	623b      	str	r3, [r7, #32]
 8002e00:	e01e      	b.n	8002e40 <HAL_ADC_IRQHandler+0x2a0>
    }
    else
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a06      	ldr	r2, [pc, #24]	; (8002e20 <HAL_ADC_IRQHandler+0x280>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d013      	beq.n	8002e34 <HAL_ADC_IRQHandler+0x294>
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	4a06      	ldr	r2, [pc, #24]	; (8002e2c <HAL_ADC_IRQHandler+0x28c>)
 8002e12:	4293      	cmp	r3, r2
 8002e14:	d002      	beq.n	8002e1c <HAL_ADC_IRQHandler+0x27c>
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	e00d      	b.n	8002e38 <HAL_ADC_IRQHandler+0x298>
 8002e1c:	4b04      	ldr	r3, [pc, #16]	; (8002e30 <HAL_ADC_IRQHandler+0x290>)
 8002e1e:	e00b      	b.n	8002e38 <HAL_ADC_IRQHandler+0x298>
 8002e20:	50000100 	.word	0x50000100
 8002e24:	50000300 	.word	0x50000300
 8002e28:	50000700 	.word	0x50000700
 8002e2c:	50000500 	.word	0x50000500
 8002e30:	50000400 	.word	0x50000400
 8002e34:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002e38:	613b      	str	r3, [r7, #16]
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8002e3a:	693b      	ldr	r3, [r7, #16]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	623b      	str	r3, [r7, #32]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d047      	beq.n	8002ed6 <HAL_ADC_IRQHandler+0x336>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8002e46:	6a3b      	ldr	r3, [r7, #32]
 8002e48:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d007      	beq.n	8002e60 <HAL_ADC_IRQHandler+0x2c0>
 8002e50:	68bb      	ldr	r3, [r7, #8]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d03f      	beq.n	8002ed6 <HAL_ADC_IRQHandler+0x336>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8002e56:	6a3b      	ldr	r3, [r7, #32]
 8002e58:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d13a      	bne.n	8002ed6 <HAL_ADC_IRQHandler+0x336>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002e6a:	2b40      	cmp	r3, #64	; 0x40
 8002e6c:	d133      	bne.n	8002ed6 <HAL_ADC_IRQHandler+0x336>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8002e6e:	6a3b      	ldr	r3, [r7, #32]
 8002e70:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d12e      	bne.n	8002ed6 <HAL_ADC_IRQHandler+0x336>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	f7ff fa7a 	bl	8002376 <LL_ADC_INJ_IsConversionOngoing>
 8002e82:	4603      	mov	r3, r0
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d11a      	bne.n	8002ebe <HAL_ADC_IRQHandler+0x31e>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	685a      	ldr	r2, [r3, #4]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002e96:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e9c:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	65da      	str	r2, [r3, #92]	; 0x5c

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ea8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d112      	bne.n	8002ed6 <HAL_ADC_IRQHandler+0x336>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eb4:	f043 0201 	orr.w	r2, r3, #1
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	65da      	str	r2, [r3, #92]	; 0x5c
 8002ebc:	e00b      	b.n	8002ed6 <HAL_ADC_IRQHandler+0x336>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ec2:	f043 0210 	orr.w	r2, r3, #16
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	65da      	str	r2, [r3, #92]	; 0x5c

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ece:	f043 0201 	orr.w	r2, r3, #1
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	661a      	str	r2, [r3, #96]	; 0x60
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002ed6:	6878      	ldr	r0, [r7, #4]
 8002ed8:	f000 fea6 	bl	8003c28 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	2260      	movs	r2, #96	; 0x60
 8002ee2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8002ee4:	69fb      	ldr	r3, [r7, #28]
 8002ee6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d011      	beq.n	8002f12 <HAL_ADC_IRQHandler+0x372>
 8002eee:	69bb      	ldr	r3, [r7, #24]
 8002ef0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d00c      	beq.n	8002f12 <HAL_ADC_IRQHandler+0x372>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002efc:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002f04:	6878      	ldr	r0, [r7, #4]
 8002f06:	f000 f8a5 	bl	8003054 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	2280      	movs	r2, #128	; 0x80
 8002f10:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8002f12:	69fb      	ldr	r3, [r7, #28]
 8002f14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d012      	beq.n	8002f42 <HAL_ADC_IRQHandler+0x3a2>
 8002f1c:	69bb      	ldr	r3, [r7, #24]
 8002f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d00d      	beq.n	8002f42 <HAL_ADC_IRQHandler+0x3a2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f2a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f000 fe8c 	bl	8003c50 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f40:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8002f42:	69fb      	ldr	r3, [r7, #28]
 8002f44:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d012      	beq.n	8002f72 <HAL_ADC_IRQHandler+0x3d2>
 8002f4c:	69bb      	ldr	r3, [r7, #24]
 8002f4e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d00d      	beq.n	8002f72 <HAL_ADC_IRQHandler+0x3d2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f5a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8002f62:	6878      	ldr	r0, [r7, #4]
 8002f64:	f000 fe7e 	bl	8003c64 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f70:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8002f72:	69fb      	ldr	r3, [r7, #28]
 8002f74:	f003 0310 	and.w	r3, r3, #16
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d043      	beq.n	8003004 <HAL_ADC_IRQHandler+0x464>
 8002f7c:	69bb      	ldr	r3, [r7, #24]
 8002f7e:	f003 0310 	and.w	r3, r3, #16
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d03e      	beq.n	8003004 <HAL_ADC_IRQHandler+0x464>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d102      	bne.n	8002f94 <HAL_ADC_IRQHandler+0x3f4>
    {
      overrun_error = 1UL;
 8002f8e:	2301      	movs	r3, #1
 8002f90:	627b      	str	r3, [r7, #36]	; 0x24
 8002f92:	e021      	b.n	8002fd8 <HAL_ADC_IRQHandler+0x438>
    }
    else
    {
      /* Check DMA configuration */
#if defined(ADC_MULTIMODE_SUPPORT)
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8002f94:	697b      	ldr	r3, [r7, #20]
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d015      	beq.n	8002fc6 <HAL_ADC_IRQHandler+0x426>
      {
        /* Multimode (when feature is available) is enabled,
           Common Control Register MDMA bits must be checked. */
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002fa2:	d004      	beq.n	8002fae <HAL_ADC_IRQHandler+0x40e>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a27      	ldr	r2, [pc, #156]	; (8003048 <HAL_ADC_IRQHandler+0x4a8>)
 8002faa:	4293      	cmp	r3, r2
 8002fac:	d101      	bne.n	8002fb2 <HAL_ADC_IRQHandler+0x412>
 8002fae:	4b27      	ldr	r3, [pc, #156]	; (800304c <HAL_ADC_IRQHandler+0x4ac>)
 8002fb0:	e000      	b.n	8002fb4 <HAL_ADC_IRQHandler+0x414>
 8002fb2:	4b27      	ldr	r3, [pc, #156]	; (8003050 <HAL_ADC_IRQHandler+0x4b0>)
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	f7ff f90d 	bl	80021d4 <LL_ADC_GetMultiDMATransfer>
 8002fba:	4603      	mov	r3, r0
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d00b      	beq.n	8002fd8 <HAL_ADC_IRQHandler+0x438>
        {
          overrun_error = 1UL;
 8002fc0:	2301      	movs	r3, #1
 8002fc2:	627b      	str	r3, [r7, #36]	; 0x24
 8002fc4:	e008      	b.n	8002fd8 <HAL_ADC_IRQHandler+0x438>
      }
      else
#endif
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	68db      	ldr	r3, [r3, #12]
 8002fcc:	f003 0301 	and.w	r3, r3, #1
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d001      	beq.n	8002fd8 <HAL_ADC_IRQHandler+0x438>
        {
          overrun_error = 1UL;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	627b      	str	r3, [r7, #36]	; 0x24
        }
      }
    }

    if (overrun_error == 1UL)
 8002fd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fda:	2b01      	cmp	r3, #1
 8002fdc:	d10e      	bne.n	8002ffc <HAL_ADC_IRQHandler+0x45c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fe2:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002fee:	f043 0202 	orr.w	r2, r3, #2
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	661a      	str	r2, [r3, #96]	; 0x60
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002ff6:	6878      	ldr	r0, [r7, #4]
 8002ff8:	f000 f836 	bl	8003068 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2210      	movs	r2, #16
 8003002:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8003004:	69fb      	ldr	r3, [r7, #28]
 8003006:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800300a:	2b00      	cmp	r3, #0
 800300c:	d018      	beq.n	8003040 <HAL_ADC_IRQHandler+0x4a0>
 800300e:	69bb      	ldr	r3, [r7, #24]
 8003010:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003014:	2b00      	cmp	r3, #0
 8003016:	d013      	beq.n	8003040 <HAL_ADC_IRQHandler+0x4a0>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800301c:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003028:	f043 0208 	orr.w	r2, r3, #8
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	661a      	str	r2, [r3, #96]	; 0x60

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003038:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 fdfe 	bl	8003c3c <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8003040:	bf00      	nop
 8003042:	3728      	adds	r7, #40	; 0x28
 8003044:	46bd      	mov	sp, r7
 8003046:	bd80      	pop	{r7, pc}
 8003048:	50000100 	.word	0x50000100
 800304c:	50000300 	.word	0x50000300
 8003050:	50000700 	.word	0x50000700

08003054 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8003054:	b480      	push	{r7}
 8003056:	b083      	sub	sp, #12
 8003058:	af00      	add	r7, sp, #0
 800305a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800305c:	bf00      	nop
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003068:	b480      	push	{r7}
 800306a:	b083      	sub	sp, #12
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003070:	bf00      	nop
 8003072:	370c      	adds	r7, #12
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr

0800307c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800307c:	b580      	push	{r7, lr}
 800307e:	b0b6      	sub	sp, #216	; 0xd8
 8003080:	af00      	add	r7, sp, #0
 8003082:	6078      	str	r0, [r7, #4]
 8003084:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003086:	2300      	movs	r3, #0
 8003088:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800308c:	2300      	movs	r3, #0
 800308e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003096:	2b01      	cmp	r3, #1
 8003098:	d102      	bne.n	80030a0 <HAL_ADC_ConfigChannel+0x24>
 800309a:	2302      	movs	r3, #2
 800309c:	f000 bc13 	b.w	80038c6 <HAL_ADC_ConfigChannel+0x84a>
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	2201      	movs	r2, #1
 80030a4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	4618      	mov	r0, r3
 80030ae:	f7ff f94f 	bl	8002350 <LL_ADC_REG_IsConversionOngoing>
 80030b2:	4603      	mov	r3, r0
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	f040 83f3 	bne.w	80038a0 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6818      	ldr	r0, [r3, #0]
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	6859      	ldr	r1, [r3, #4]
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	461a      	mov	r2, r3
 80030c8:	f7fe ffe7 	bl	800209a <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	4618      	mov	r0, r3
 80030d2:	f7ff f93d 	bl	8002350 <LL_ADC_REG_IsConversionOngoing>
 80030d6:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4618      	mov	r0, r3
 80030e0:	f7ff f949 	bl	8002376 <LL_ADC_INJ_IsConversionOngoing>
 80030e4:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80030e8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	f040 81d9 	bne.w	80034a4 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80030f2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	f040 81d4 	bne.w	80034a4 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80030fc:	683b      	ldr	r3, [r7, #0]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003104:	d10f      	bne.n	8003126 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	6818      	ldr	r0, [r3, #0]
 800310a:	683b      	ldr	r3, [r7, #0]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	2200      	movs	r2, #0
 8003110:	4619      	mov	r1, r3
 8003112:	f7ff f801 	bl	8002118 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800311e:	4618      	mov	r0, r3
 8003120:	f7fe ff95 	bl	800204e <LL_ADC_SetSamplingTimeCommonConfig>
 8003124:	e00e      	b.n	8003144 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6818      	ldr	r0, [r3, #0]
 800312a:	683b      	ldr	r3, [r7, #0]
 800312c:	6819      	ldr	r1, [r3, #0]
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	461a      	mov	r2, r3
 8003134:	f7fe fff0 	bl	8002118 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	2100      	movs	r1, #0
 800313e:	4618      	mov	r0, r3
 8003140:	f7fe ff85 	bl	800204e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	695a      	ldr	r2, [r3, #20]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	68db      	ldr	r3, [r3, #12]
 800314e:	08db      	lsrs	r3, r3, #3
 8003150:	f003 0303 	and.w	r3, r3, #3
 8003154:	005b      	lsls	r3, r3, #1
 8003156:	fa02 f303 	lsl.w	r3, r2, r3
 800315a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	691b      	ldr	r3, [r3, #16]
 8003162:	2b04      	cmp	r3, #4
 8003164:	d022      	beq.n	80031ac <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	6818      	ldr	r0, [r3, #0]
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	6919      	ldr	r1, [r3, #16]
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003176:	f7fe fedf 	bl	8001f38 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	6818      	ldr	r0, [r3, #0]
 800317e:	683b      	ldr	r3, [r7, #0]
 8003180:	6919      	ldr	r1, [r3, #16]
 8003182:	683b      	ldr	r3, [r7, #0]
 8003184:	699b      	ldr	r3, [r3, #24]
 8003186:	461a      	mov	r2, r3
 8003188:	f7fe ff2b 	bl	8001fe2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	6818      	ldr	r0, [r3, #0]
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	6919      	ldr	r1, [r3, #16]
 8003194:	683b      	ldr	r3, [r7, #0]
 8003196:	7f1b      	ldrb	r3, [r3, #28]
 8003198:	2b01      	cmp	r3, #1
 800319a:	d102      	bne.n	80031a2 <HAL_ADC_ConfigChannel+0x126>
 800319c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80031a0:	e000      	b.n	80031a4 <HAL_ADC_ConfigChannel+0x128>
 80031a2:	2300      	movs	r3, #0
 80031a4:	461a      	mov	r2, r3
 80031a6:	f7fe ff37 	bl	8002018 <LL_ADC_SetOffsetSaturation>
 80031aa:	e17b      	b.n	80034a4 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	2100      	movs	r1, #0
 80031b2:	4618      	mov	r0, r3
 80031b4:	f7fe fee4 	bl	8001f80 <LL_ADC_GetOffsetChannel>
 80031b8:	4603      	mov	r3, r0
 80031ba:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031be:	2b00      	cmp	r3, #0
 80031c0:	d10a      	bne.n	80031d8 <HAL_ADC_ConfigChannel+0x15c>
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	2100      	movs	r1, #0
 80031c8:	4618      	mov	r0, r3
 80031ca:	f7fe fed9 	bl	8001f80 <LL_ADC_GetOffsetChannel>
 80031ce:	4603      	mov	r3, r0
 80031d0:	0e9b      	lsrs	r3, r3, #26
 80031d2:	f003 021f 	and.w	r2, r3, #31
 80031d6:	e01e      	b.n	8003216 <HAL_ADC_ConfigChannel+0x19a>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	2100      	movs	r1, #0
 80031de:	4618      	mov	r0, r3
 80031e0:	f7fe fece 	bl	8001f80 <LL_ADC_GetOffsetChannel>
 80031e4:	4603      	mov	r3, r0
 80031e6:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031ea:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80031ee:	fa93 f3a3 	rbit	r3, r3
 80031f2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80031f6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80031fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80031fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003202:	2b00      	cmp	r3, #0
 8003204:	d101      	bne.n	800320a <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8003206:	2320      	movs	r3, #32
 8003208:	e004      	b.n	8003214 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800320a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800320e:	fab3 f383 	clz	r3, r3
 8003212:	b2db      	uxtb	r3, r3
 8003214:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800321e:	2b00      	cmp	r3, #0
 8003220:	d105      	bne.n	800322e <HAL_ADC_ConfigChannel+0x1b2>
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	0e9b      	lsrs	r3, r3, #26
 8003228:	f003 031f 	and.w	r3, r3, #31
 800322c:	e018      	b.n	8003260 <HAL_ADC_ConfigChannel+0x1e4>
 800322e:	683b      	ldr	r3, [r7, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003236:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800323a:	fa93 f3a3 	rbit	r3, r3
 800323e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8003242:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003246:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 800324a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800324e:	2b00      	cmp	r3, #0
 8003250:	d101      	bne.n	8003256 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8003252:	2320      	movs	r3, #32
 8003254:	e004      	b.n	8003260 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8003256:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800325a:	fab3 f383 	clz	r3, r3
 800325e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003260:	429a      	cmp	r2, r3
 8003262:	d106      	bne.n	8003272 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	2200      	movs	r2, #0
 800326a:	2100      	movs	r1, #0
 800326c:	4618      	mov	r0, r3
 800326e:	f7fe fe9d 	bl	8001fac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2101      	movs	r1, #1
 8003278:	4618      	mov	r0, r3
 800327a:	f7fe fe81 	bl	8001f80 <LL_ADC_GetOffsetChannel>
 800327e:	4603      	mov	r3, r0
 8003280:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003284:	2b00      	cmp	r3, #0
 8003286:	d10a      	bne.n	800329e <HAL_ADC_ConfigChannel+0x222>
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	2101      	movs	r1, #1
 800328e:	4618      	mov	r0, r3
 8003290:	f7fe fe76 	bl	8001f80 <LL_ADC_GetOffsetChannel>
 8003294:	4603      	mov	r3, r0
 8003296:	0e9b      	lsrs	r3, r3, #26
 8003298:	f003 021f 	and.w	r2, r3, #31
 800329c:	e01e      	b.n	80032dc <HAL_ADC_ConfigChannel+0x260>
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	2101      	movs	r1, #1
 80032a4:	4618      	mov	r0, r3
 80032a6:	f7fe fe6b 	bl	8001f80 <LL_ADC_GetOffsetChannel>
 80032aa:	4603      	mov	r3, r0
 80032ac:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032b0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80032b4:	fa93 f3a3 	rbit	r3, r3
 80032b8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 80032bc:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80032c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 80032c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d101      	bne.n	80032d0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80032cc:	2320      	movs	r3, #32
 80032ce:	e004      	b.n	80032da <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80032d0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80032d4:	fab3 f383 	clz	r3, r3
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80032dc:	683b      	ldr	r3, [r7, #0]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d105      	bne.n	80032f4 <HAL_ADC_ConfigChannel+0x278>
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	0e9b      	lsrs	r3, r3, #26
 80032ee:	f003 031f 	and.w	r3, r3, #31
 80032f2:	e018      	b.n	8003326 <HAL_ADC_ConfigChannel+0x2aa>
 80032f4:	683b      	ldr	r3, [r7, #0]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032fc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003300:	fa93 f3a3 	rbit	r3, r3
 8003304:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003308:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800330c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003310:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003314:	2b00      	cmp	r3, #0
 8003316:	d101      	bne.n	800331c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8003318:	2320      	movs	r3, #32
 800331a:	e004      	b.n	8003326 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800331c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003320:	fab3 f383 	clz	r3, r3
 8003324:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003326:	429a      	cmp	r2, r3
 8003328:	d106      	bne.n	8003338 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	2200      	movs	r2, #0
 8003330:	2101      	movs	r1, #1
 8003332:	4618      	mov	r0, r3
 8003334:	f7fe fe3a 	bl	8001fac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2102      	movs	r1, #2
 800333e:	4618      	mov	r0, r3
 8003340:	f7fe fe1e 	bl	8001f80 <LL_ADC_GetOffsetChannel>
 8003344:	4603      	mov	r3, r0
 8003346:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800334a:	2b00      	cmp	r3, #0
 800334c:	d10a      	bne.n	8003364 <HAL_ADC_ConfigChannel+0x2e8>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	2102      	movs	r1, #2
 8003354:	4618      	mov	r0, r3
 8003356:	f7fe fe13 	bl	8001f80 <LL_ADC_GetOffsetChannel>
 800335a:	4603      	mov	r3, r0
 800335c:	0e9b      	lsrs	r3, r3, #26
 800335e:	f003 021f 	and.w	r2, r3, #31
 8003362:	e01e      	b.n	80033a2 <HAL_ADC_ConfigChannel+0x326>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	2102      	movs	r1, #2
 800336a:	4618      	mov	r0, r3
 800336c:	f7fe fe08 	bl	8001f80 <LL_ADC_GetOffsetChannel>
 8003370:	4603      	mov	r3, r0
 8003372:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003376:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800337a:	fa93 f3a3 	rbit	r3, r3
 800337e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8003382:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8003386:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 800338a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800338e:	2b00      	cmp	r3, #0
 8003390:	d101      	bne.n	8003396 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8003392:	2320      	movs	r3, #32
 8003394:	e004      	b.n	80033a0 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8003396:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800339a:	fab3 f383 	clz	r3, r3
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d105      	bne.n	80033ba <HAL_ADC_ConfigChannel+0x33e>
 80033ae:	683b      	ldr	r3, [r7, #0]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	0e9b      	lsrs	r3, r3, #26
 80033b4:	f003 031f 	and.w	r3, r3, #31
 80033b8:	e016      	b.n	80033e8 <HAL_ADC_ConfigChannel+0x36c>
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c2:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80033c6:	fa93 f3a3 	rbit	r3, r3
 80033ca:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 80033cc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80033ce:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 80033d2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80033d6:	2b00      	cmp	r3, #0
 80033d8:	d101      	bne.n	80033de <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80033da:	2320      	movs	r3, #32
 80033dc:	e004      	b.n	80033e8 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80033de:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80033e2:	fab3 f383 	clz	r3, r3
 80033e6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80033e8:	429a      	cmp	r2, r3
 80033ea:	d106      	bne.n	80033fa <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	2200      	movs	r2, #0
 80033f2:	2102      	movs	r1, #2
 80033f4:	4618      	mov	r0, r3
 80033f6:	f7fe fdd9 	bl	8001fac <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	2103      	movs	r1, #3
 8003400:	4618      	mov	r0, r3
 8003402:	f7fe fdbd 	bl	8001f80 <LL_ADC_GetOffsetChannel>
 8003406:	4603      	mov	r3, r0
 8003408:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800340c:	2b00      	cmp	r3, #0
 800340e:	d10a      	bne.n	8003426 <HAL_ADC_ConfigChannel+0x3aa>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	2103      	movs	r1, #3
 8003416:	4618      	mov	r0, r3
 8003418:	f7fe fdb2 	bl	8001f80 <LL_ADC_GetOffsetChannel>
 800341c:	4603      	mov	r3, r0
 800341e:	0e9b      	lsrs	r3, r3, #26
 8003420:	f003 021f 	and.w	r2, r3, #31
 8003424:	e017      	b.n	8003456 <HAL_ADC_ConfigChannel+0x3da>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	2103      	movs	r1, #3
 800342c:	4618      	mov	r0, r3
 800342e:	f7fe fda7 	bl	8001f80 <LL_ADC_GetOffsetChannel>
 8003432:	4603      	mov	r3, r0
 8003434:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003436:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003438:	fa93 f3a3 	rbit	r3, r3
 800343c:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 800343e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003440:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003442:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003444:	2b00      	cmp	r3, #0
 8003446:	d101      	bne.n	800344c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8003448:	2320      	movs	r3, #32
 800344a:	e003      	b.n	8003454 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800344c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800344e:	fab3 f383 	clz	r3, r3
 8003452:	b2db      	uxtb	r3, r3
 8003454:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003456:	683b      	ldr	r3, [r7, #0]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800345e:	2b00      	cmp	r3, #0
 8003460:	d105      	bne.n	800346e <HAL_ADC_ConfigChannel+0x3f2>
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	0e9b      	lsrs	r3, r3, #26
 8003468:	f003 031f 	and.w	r3, r3, #31
 800346c:	e011      	b.n	8003492 <HAL_ADC_ConfigChannel+0x416>
 800346e:	683b      	ldr	r3, [r7, #0]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003474:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003476:	fa93 f3a3 	rbit	r3, r3
 800347a:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 800347c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800347e:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003480:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003482:	2b00      	cmp	r3, #0
 8003484:	d101      	bne.n	800348a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8003486:	2320      	movs	r3, #32
 8003488:	e003      	b.n	8003492 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800348a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800348c:	fab3 f383 	clz	r3, r3
 8003490:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003492:	429a      	cmp	r2, r3
 8003494:	d106      	bne.n	80034a4 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	2200      	movs	r2, #0
 800349c:	2103      	movs	r1, #3
 800349e:	4618      	mov	r0, r3
 80034a0:	f7fe fd84 	bl	8001fac <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7fe ff17 	bl	80022dc <LL_ADC_IsEnabled>
 80034ae:	4603      	mov	r3, r0
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	f040 813d 	bne.w	8003730 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	6818      	ldr	r0, [r3, #0]
 80034ba:	683b      	ldr	r3, [r7, #0]
 80034bc:	6819      	ldr	r1, [r3, #0]
 80034be:	683b      	ldr	r3, [r7, #0]
 80034c0:	68db      	ldr	r3, [r3, #12]
 80034c2:	461a      	mov	r2, r3
 80034c4:	f7fe fe54 	bl	8002170 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	68db      	ldr	r3, [r3, #12]
 80034cc:	4aa2      	ldr	r2, [pc, #648]	; (8003758 <HAL_ADC_ConfigChannel+0x6dc>)
 80034ce:	4293      	cmp	r3, r2
 80034d0:	f040 812e 	bne.w	8003730 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80034d8:	683b      	ldr	r3, [r7, #0]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d10b      	bne.n	80034fc <HAL_ADC_ConfigChannel+0x480>
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	0e9b      	lsrs	r3, r3, #26
 80034ea:	3301      	adds	r3, #1
 80034ec:	f003 031f 	and.w	r3, r3, #31
 80034f0:	2b09      	cmp	r3, #9
 80034f2:	bf94      	ite	ls
 80034f4:	2301      	movls	r3, #1
 80034f6:	2300      	movhi	r3, #0
 80034f8:	b2db      	uxtb	r3, r3
 80034fa:	e019      	b.n	8003530 <HAL_ADC_ConfigChannel+0x4b4>
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003502:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003504:	fa93 f3a3 	rbit	r3, r3
 8003508:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 800350a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800350c:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800350e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003510:	2b00      	cmp	r3, #0
 8003512:	d101      	bne.n	8003518 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8003514:	2320      	movs	r3, #32
 8003516:	e003      	b.n	8003520 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8003518:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800351a:	fab3 f383 	clz	r3, r3
 800351e:	b2db      	uxtb	r3, r3
 8003520:	3301      	adds	r3, #1
 8003522:	f003 031f 	and.w	r3, r3, #31
 8003526:	2b09      	cmp	r3, #9
 8003528:	bf94      	ite	ls
 800352a:	2301      	movls	r3, #1
 800352c:	2300      	movhi	r3, #0
 800352e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003530:	2b00      	cmp	r3, #0
 8003532:	d079      	beq.n	8003628 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800353c:	2b00      	cmp	r3, #0
 800353e:	d107      	bne.n	8003550 <HAL_ADC_ConfigChannel+0x4d4>
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	0e9b      	lsrs	r3, r3, #26
 8003546:	3301      	adds	r3, #1
 8003548:	069b      	lsls	r3, r3, #26
 800354a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800354e:	e015      	b.n	800357c <HAL_ADC_ConfigChannel+0x500>
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003556:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003558:	fa93 f3a3 	rbit	r3, r3
 800355c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800355e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003560:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003562:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003564:	2b00      	cmp	r3, #0
 8003566:	d101      	bne.n	800356c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8003568:	2320      	movs	r3, #32
 800356a:	e003      	b.n	8003574 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800356c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800356e:	fab3 f383 	clz	r3, r3
 8003572:	b2db      	uxtb	r3, r3
 8003574:	3301      	adds	r3, #1
 8003576:	069b      	lsls	r3, r3, #26
 8003578:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800357c:	683b      	ldr	r3, [r7, #0]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003584:	2b00      	cmp	r3, #0
 8003586:	d109      	bne.n	800359c <HAL_ADC_ConfigChannel+0x520>
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	0e9b      	lsrs	r3, r3, #26
 800358e:	3301      	adds	r3, #1
 8003590:	f003 031f 	and.w	r3, r3, #31
 8003594:	2101      	movs	r1, #1
 8003596:	fa01 f303 	lsl.w	r3, r1, r3
 800359a:	e017      	b.n	80035cc <HAL_ADC_ConfigChannel+0x550>
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035a4:	fa93 f3a3 	rbit	r3, r3
 80035a8:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 80035aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80035ac:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 80035ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d101      	bne.n	80035b8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80035b4:	2320      	movs	r3, #32
 80035b6:	e003      	b.n	80035c0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80035b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80035ba:	fab3 f383 	clz	r3, r3
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	3301      	adds	r3, #1
 80035c2:	f003 031f 	and.w	r3, r3, #31
 80035c6:	2101      	movs	r1, #1
 80035c8:	fa01 f303 	lsl.w	r3, r1, r3
 80035cc:	ea42 0103 	orr.w	r1, r2, r3
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d10a      	bne.n	80035f2 <HAL_ADC_ConfigChannel+0x576>
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	0e9b      	lsrs	r3, r3, #26
 80035e2:	3301      	adds	r3, #1
 80035e4:	f003 021f 	and.w	r2, r3, #31
 80035e8:	4613      	mov	r3, r2
 80035ea:	005b      	lsls	r3, r3, #1
 80035ec:	4413      	add	r3, r2
 80035ee:	051b      	lsls	r3, r3, #20
 80035f0:	e018      	b.n	8003624 <HAL_ADC_ConfigChannel+0x5a8>
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035fa:	fa93 f3a3 	rbit	r3, r3
 80035fe:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003600:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003602:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003604:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003606:	2b00      	cmp	r3, #0
 8003608:	d101      	bne.n	800360e <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800360a:	2320      	movs	r3, #32
 800360c:	e003      	b.n	8003616 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800360e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003610:	fab3 f383 	clz	r3, r3
 8003614:	b2db      	uxtb	r3, r3
 8003616:	3301      	adds	r3, #1
 8003618:	f003 021f 	and.w	r2, r3, #31
 800361c:	4613      	mov	r3, r2
 800361e:	005b      	lsls	r3, r3, #1
 8003620:	4413      	add	r3, r2
 8003622:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003624:	430b      	orrs	r3, r1
 8003626:	e07e      	b.n	8003726 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003630:	2b00      	cmp	r3, #0
 8003632:	d107      	bne.n	8003644 <HAL_ADC_ConfigChannel+0x5c8>
 8003634:	683b      	ldr	r3, [r7, #0]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	0e9b      	lsrs	r3, r3, #26
 800363a:	3301      	adds	r3, #1
 800363c:	069b      	lsls	r3, r3, #26
 800363e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003642:	e015      	b.n	8003670 <HAL_ADC_ConfigChannel+0x5f4>
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800364a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800364c:	fa93 f3a3 	rbit	r3, r3
 8003650:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003654:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003658:	2b00      	cmp	r3, #0
 800365a:	d101      	bne.n	8003660 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800365c:	2320      	movs	r3, #32
 800365e:	e003      	b.n	8003668 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8003660:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003662:	fab3 f383 	clz	r3, r3
 8003666:	b2db      	uxtb	r3, r3
 8003668:	3301      	adds	r3, #1
 800366a:	069b      	lsls	r3, r3, #26
 800366c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003678:	2b00      	cmp	r3, #0
 800367a:	d109      	bne.n	8003690 <HAL_ADC_ConfigChannel+0x614>
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	0e9b      	lsrs	r3, r3, #26
 8003682:	3301      	adds	r3, #1
 8003684:	f003 031f 	and.w	r3, r3, #31
 8003688:	2101      	movs	r1, #1
 800368a:	fa01 f303 	lsl.w	r3, r1, r3
 800368e:	e017      	b.n	80036c0 <HAL_ADC_ConfigChannel+0x644>
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003696:	6a3b      	ldr	r3, [r7, #32]
 8003698:	fa93 f3a3 	rbit	r3, r3
 800369c:	61fb      	str	r3, [r7, #28]
  return result;
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80036a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80036a8:	2320      	movs	r3, #32
 80036aa:	e003      	b.n	80036b4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80036ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ae:	fab3 f383 	clz	r3, r3
 80036b2:	b2db      	uxtb	r3, r3
 80036b4:	3301      	adds	r3, #1
 80036b6:	f003 031f 	and.w	r3, r3, #31
 80036ba:	2101      	movs	r1, #1
 80036bc:	fa01 f303 	lsl.w	r3, r1, r3
 80036c0:	ea42 0103 	orr.w	r1, r2, r3
 80036c4:	683b      	ldr	r3, [r7, #0]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d10d      	bne.n	80036ec <HAL_ADC_ConfigChannel+0x670>
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	0e9b      	lsrs	r3, r3, #26
 80036d6:	3301      	adds	r3, #1
 80036d8:	f003 021f 	and.w	r2, r3, #31
 80036dc:	4613      	mov	r3, r2
 80036de:	005b      	lsls	r3, r3, #1
 80036e0:	4413      	add	r3, r2
 80036e2:	3b1e      	subs	r3, #30
 80036e4:	051b      	lsls	r3, r3, #20
 80036e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80036ea:	e01b      	b.n	8003724 <HAL_ADC_ConfigChannel+0x6a8>
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036f2:	697b      	ldr	r3, [r7, #20]
 80036f4:	fa93 f3a3 	rbit	r3, r3
 80036f8:	613b      	str	r3, [r7, #16]
  return result;
 80036fa:	693b      	ldr	r3, [r7, #16]
 80036fc:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80036fe:	69bb      	ldr	r3, [r7, #24]
 8003700:	2b00      	cmp	r3, #0
 8003702:	d101      	bne.n	8003708 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8003704:	2320      	movs	r3, #32
 8003706:	e003      	b.n	8003710 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8003708:	69bb      	ldr	r3, [r7, #24]
 800370a:	fab3 f383 	clz	r3, r3
 800370e:	b2db      	uxtb	r3, r3
 8003710:	3301      	adds	r3, #1
 8003712:	f003 021f 	and.w	r2, r3, #31
 8003716:	4613      	mov	r3, r2
 8003718:	005b      	lsls	r3, r3, #1
 800371a:	4413      	add	r3, r2
 800371c:	3b1e      	subs	r3, #30
 800371e:	051b      	lsls	r3, r3, #20
 8003720:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003724:	430b      	orrs	r3, r1
 8003726:	683a      	ldr	r2, [r7, #0]
 8003728:	6892      	ldr	r2, [r2, #8]
 800372a:	4619      	mov	r1, r3
 800372c:	f7fe fcf4 	bl	8002118 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	4b09      	ldr	r3, [pc, #36]	; (800375c <HAL_ADC_ConfigChannel+0x6e0>)
 8003736:	4013      	ands	r3, r2
 8003738:	2b00      	cmp	r3, #0
 800373a:	f000 80be 	beq.w	80038ba <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003746:	d004      	beq.n	8003752 <HAL_ADC_ConfigChannel+0x6d6>
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	4a04      	ldr	r2, [pc, #16]	; (8003760 <HAL_ADC_ConfigChannel+0x6e4>)
 800374e:	4293      	cmp	r3, r2
 8003750:	d10a      	bne.n	8003768 <HAL_ADC_ConfigChannel+0x6ec>
 8003752:	4b04      	ldr	r3, [pc, #16]	; (8003764 <HAL_ADC_ConfigChannel+0x6e8>)
 8003754:	e009      	b.n	800376a <HAL_ADC_ConfigChannel+0x6ee>
 8003756:	bf00      	nop
 8003758:	407f0000 	.word	0x407f0000
 800375c:	80080000 	.word	0x80080000
 8003760:	50000100 	.word	0x50000100
 8003764:	50000300 	.word	0x50000300
 8003768:	4b59      	ldr	r3, [pc, #356]	; (80038d0 <HAL_ADC_ConfigChannel+0x854>)
 800376a:	4618      	mov	r0, r3
 800376c:	f7fe fbd6 	bl	8001f1c <LL_ADC_GetCommonPathInternalCh>
 8003770:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a56      	ldr	r2, [pc, #344]	; (80038d4 <HAL_ADC_ConfigChannel+0x858>)
 800377a:	4293      	cmp	r3, r2
 800377c:	d004      	beq.n	8003788 <HAL_ADC_ConfigChannel+0x70c>
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a55      	ldr	r2, [pc, #340]	; (80038d8 <HAL_ADC_ConfigChannel+0x85c>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d13a      	bne.n	80037fe <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003788:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800378c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d134      	bne.n	80037fe <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681b      	ldr	r3, [r3, #0]
 8003798:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800379c:	d005      	beq.n	80037aa <HAL_ADC_ConfigChannel+0x72e>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	4a4e      	ldr	r2, [pc, #312]	; (80038dc <HAL_ADC_ConfigChannel+0x860>)
 80037a4:	4293      	cmp	r3, r2
 80037a6:	f040 8085 	bne.w	80038b4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80037b2:	d004      	beq.n	80037be <HAL_ADC_ConfigChannel+0x742>
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681b      	ldr	r3, [r3, #0]
 80037b8:	4a49      	ldr	r2, [pc, #292]	; (80038e0 <HAL_ADC_ConfigChannel+0x864>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d101      	bne.n	80037c2 <HAL_ADC_ConfigChannel+0x746>
 80037be:	4a49      	ldr	r2, [pc, #292]	; (80038e4 <HAL_ADC_ConfigChannel+0x868>)
 80037c0:	e000      	b.n	80037c4 <HAL_ADC_ConfigChannel+0x748>
 80037c2:	4a43      	ldr	r2, [pc, #268]	; (80038d0 <HAL_ADC_ConfigChannel+0x854>)
 80037c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80037c8:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80037cc:	4619      	mov	r1, r3
 80037ce:	4610      	mov	r0, r2
 80037d0:	f7fe fb91 	bl	8001ef6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80037d4:	4b44      	ldr	r3, [pc, #272]	; (80038e8 <HAL_ADC_ConfigChannel+0x86c>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	099b      	lsrs	r3, r3, #6
 80037da:	4a44      	ldr	r2, [pc, #272]	; (80038ec <HAL_ADC_ConfigChannel+0x870>)
 80037dc:	fba2 2303 	umull	r2, r3, r2, r3
 80037e0:	099b      	lsrs	r3, r3, #6
 80037e2:	1c5a      	adds	r2, r3, #1
 80037e4:	4613      	mov	r3, r2
 80037e6:	005b      	lsls	r3, r3, #1
 80037e8:	4413      	add	r3, r2
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80037ee:	e002      	b.n	80037f6 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	3b01      	subs	r3, #1
 80037f4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d1f9      	bne.n	80037f0 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80037fc:	e05a      	b.n	80038b4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a3b      	ldr	r2, [pc, #236]	; (80038f0 <HAL_ADC_ConfigChannel+0x874>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d125      	bne.n	8003854 <HAL_ADC_ConfigChannel+0x7d8>
 8003808:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800380c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003810:	2b00      	cmp	r3, #0
 8003812:	d11f      	bne.n	8003854 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a31      	ldr	r2, [pc, #196]	; (80038e0 <HAL_ADC_ConfigChannel+0x864>)
 800381a:	4293      	cmp	r3, r2
 800381c:	d104      	bne.n	8003828 <HAL_ADC_ConfigChannel+0x7ac>
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4a34      	ldr	r2, [pc, #208]	; (80038f4 <HAL_ADC_ConfigChannel+0x878>)
 8003824:	4293      	cmp	r3, r2
 8003826:	d047      	beq.n	80038b8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003830:	d004      	beq.n	800383c <HAL_ADC_ConfigChannel+0x7c0>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	4a2a      	ldr	r2, [pc, #168]	; (80038e0 <HAL_ADC_ConfigChannel+0x864>)
 8003838:	4293      	cmp	r3, r2
 800383a:	d101      	bne.n	8003840 <HAL_ADC_ConfigChannel+0x7c4>
 800383c:	4a29      	ldr	r2, [pc, #164]	; (80038e4 <HAL_ADC_ConfigChannel+0x868>)
 800383e:	e000      	b.n	8003842 <HAL_ADC_ConfigChannel+0x7c6>
 8003840:	4a23      	ldr	r2, [pc, #140]	; (80038d0 <HAL_ADC_ConfigChannel+0x854>)
 8003842:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003846:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800384a:	4619      	mov	r1, r3
 800384c:	4610      	mov	r0, r2
 800384e:	f7fe fb52 	bl	8001ef6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003852:	e031      	b.n	80038b8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003854:	683b      	ldr	r3, [r7, #0]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	4a27      	ldr	r2, [pc, #156]	; (80038f8 <HAL_ADC_ConfigChannel+0x87c>)
 800385a:	4293      	cmp	r3, r2
 800385c:	d12d      	bne.n	80038ba <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800385e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003862:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003866:	2b00      	cmp	r3, #0
 8003868:	d127      	bne.n	80038ba <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a1c      	ldr	r2, [pc, #112]	; (80038e0 <HAL_ADC_ConfigChannel+0x864>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d022      	beq.n	80038ba <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800387c:	d004      	beq.n	8003888 <HAL_ADC_ConfigChannel+0x80c>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	4a17      	ldr	r2, [pc, #92]	; (80038e0 <HAL_ADC_ConfigChannel+0x864>)
 8003884:	4293      	cmp	r3, r2
 8003886:	d101      	bne.n	800388c <HAL_ADC_ConfigChannel+0x810>
 8003888:	4a16      	ldr	r2, [pc, #88]	; (80038e4 <HAL_ADC_ConfigChannel+0x868>)
 800388a:	e000      	b.n	800388e <HAL_ADC_ConfigChannel+0x812>
 800388c:	4a10      	ldr	r2, [pc, #64]	; (80038d0 <HAL_ADC_ConfigChannel+0x854>)
 800388e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003892:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003896:	4619      	mov	r1, r3
 8003898:	4610      	mov	r0, r2
 800389a:	f7fe fb2c 	bl	8001ef6 <LL_ADC_SetCommonPathInternalCh>
 800389e:	e00c      	b.n	80038ba <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038a4:	f043 0220 	orr.w	r2, r3, #32
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80038ac:	2301      	movs	r3, #1
 80038ae:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 80038b2:	e002      	b.n	80038ba <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80038b4:	bf00      	nop
 80038b6:	e000      	b.n	80038ba <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80038b8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	2200      	movs	r2, #0
 80038be:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80038c2:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	37d8      	adds	r7, #216	; 0xd8
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	50000700 	.word	0x50000700
 80038d4:	c3210000 	.word	0xc3210000
 80038d8:	90c00010 	.word	0x90c00010
 80038dc:	50000600 	.word	0x50000600
 80038e0:	50000100 	.word	0x50000100
 80038e4:	50000300 	.word	0x50000300
 80038e8:	20000000 	.word	0x20000000
 80038ec:	053e2d63 	.word	0x053e2d63
 80038f0:	c7520000 	.word	0xc7520000
 80038f4:	50000500 	.word	0x50000500
 80038f8:	cb840000 	.word	0xcb840000

080038fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4618      	mov	r0, r3
 800390a:	f7fe fce7 	bl	80022dc <LL_ADC_IsEnabled>
 800390e:	4603      	mov	r3, r0
 8003910:	2b00      	cmp	r3, #0
 8003912:	d14d      	bne.n	80039b0 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	689a      	ldr	r2, [r3, #8]
 800391a:	4b28      	ldr	r3, [pc, #160]	; (80039bc <ADC_Enable+0xc0>)
 800391c:	4013      	ands	r3, r2
 800391e:	2b00      	cmp	r3, #0
 8003920:	d00d      	beq.n	800393e <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003926:	f043 0210 	orr.w	r2, r3, #16
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003932:	f043 0201 	orr.w	r2, r3, #1
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800393a:	2301      	movs	r3, #1
 800393c:	e039      	b.n	80039b2 <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	4618      	mov	r0, r3
 8003944:	f7fe fca2 	bl	800228c <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003948:	f7fe fa94 	bl	8001e74 <HAL_GetTick>
 800394c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800394e:	e028      	b.n	80039a2 <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	4618      	mov	r0, r3
 8003956:	f7fe fcc1 	bl	80022dc <LL_ADC_IsEnabled>
 800395a:	4603      	mov	r3, r0
 800395c:	2b00      	cmp	r3, #0
 800395e:	d104      	bne.n	800396a <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4618      	mov	r0, r3
 8003966:	f7fe fc91 	bl	800228c <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800396a:	f7fe fa83 	bl	8001e74 <HAL_GetTick>
 800396e:	4602      	mov	r2, r0
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	1ad3      	subs	r3, r2, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	d914      	bls.n	80039a2 <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f003 0301 	and.w	r3, r3, #1
 8003982:	2b01      	cmp	r3, #1
 8003984:	d00d      	beq.n	80039a2 <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800398a:	f043 0210 	orr.w	r2, r3, #16
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003996:	f043 0201 	orr.w	r2, r3, #1
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e007      	b.n	80039b2 <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f003 0301 	and.w	r3, r3, #1
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d1cf      	bne.n	8003950 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80039b0:	2300      	movs	r3, #0
}
 80039b2:	4618      	mov	r0, r3
 80039b4:	3710      	adds	r7, #16
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bd80      	pop	{r7, pc}
 80039ba:	bf00      	nop
 80039bc:	8000003f 	.word	0x8000003f

080039c0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80039c0:	b580      	push	{r7, lr}
 80039c2:	b084      	sub	sp, #16
 80039c4:	af00      	add	r7, sp, #0
 80039c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4618      	mov	r0, r3
 80039ce:	f7fe fc98 	bl	8002302 <LL_ADC_IsDisableOngoing>
 80039d2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	4618      	mov	r0, r3
 80039da:	f7fe fc7f 	bl	80022dc <LL_ADC_IsEnabled>
 80039de:	4603      	mov	r3, r0
 80039e0:	2b00      	cmp	r3, #0
 80039e2:	d047      	beq.n	8003a74 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2b00      	cmp	r3, #0
 80039e8:	d144      	bne.n	8003a74 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f003 030d 	and.w	r3, r3, #13
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d10c      	bne.n	8003a12 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	681b      	ldr	r3, [r3, #0]
 80039fc:	4618      	mov	r0, r3
 80039fe:	f7fe fc59 	bl	80022b4 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	2203      	movs	r2, #3
 8003a08:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003a0a:	f7fe fa33 	bl	8001e74 <HAL_GetTick>
 8003a0e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a10:	e029      	b.n	8003a66 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a16:	f043 0210 	orr.w	r2, r3, #16
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a22:	f043 0201 	orr.w	r2, r3, #1
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 8003a2a:	2301      	movs	r3, #1
 8003a2c:	e023      	b.n	8003a76 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003a2e:	f7fe fa21 	bl	8001e74 <HAL_GetTick>
 8003a32:	4602      	mov	r2, r0
 8003a34:	68bb      	ldr	r3, [r7, #8]
 8003a36:	1ad3      	subs	r3, r2, r3
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d914      	bls.n	8003a66 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	f003 0301 	and.w	r3, r3, #1
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00d      	beq.n	8003a66 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a4e:	f043 0210 	orr.w	r2, r3, #16
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	65da      	str	r2, [r3, #92]	; 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a5a:	f043 0201 	orr.w	r2, r3, #1
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	661a      	str	r2, [r3, #96]	; 0x60

          return HAL_ERROR;
 8003a62:	2301      	movs	r3, #1
 8003a64:	e007      	b.n	8003a76 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003a66:	687b      	ldr	r3, [r7, #4]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	689b      	ldr	r3, [r3, #8]
 8003a6c:	f003 0301 	and.w	r3, r3, #1
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d1dc      	bne.n	8003a2e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003a74:	2300      	movs	r3, #0
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3710      	adds	r7, #16
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}

08003a7e <LL_ADC_IsEnabled>:
{
 8003a7e:	b480      	push	{r7}
 8003a80:	b083      	sub	sp, #12
 8003a82:	af00      	add	r7, sp, #0
 8003a84:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	689b      	ldr	r3, [r3, #8]
 8003a8a:	f003 0301 	and.w	r3, r3, #1
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d101      	bne.n	8003a96 <LL_ADC_IsEnabled+0x18>
 8003a92:	2301      	movs	r3, #1
 8003a94:	e000      	b.n	8003a98 <LL_ADC_IsEnabled+0x1a>
 8003a96:	2300      	movs	r3, #0
}
 8003a98:	4618      	mov	r0, r3
 8003a9a:	370c      	adds	r7, #12
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa2:	4770      	bx	lr

08003aa4 <LL_ADC_StartCalibration>:
{
 8003aa4:	b480      	push	{r7}
 8003aa6:	b083      	sub	sp, #12
 8003aa8:	af00      	add	r7, sp, #0
 8003aaa:	6078      	str	r0, [r7, #4]
 8003aac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8003ab6:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003aba:	683a      	ldr	r2, [r7, #0]
 8003abc:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	609a      	str	r2, [r3, #8]
}
 8003aca:	bf00      	nop
 8003acc:	370c      	adds	r7, #12
 8003ace:	46bd      	mov	sp, r7
 8003ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad4:	4770      	bx	lr

08003ad6 <LL_ADC_IsCalibrationOnGoing>:
{
 8003ad6:	b480      	push	{r7}
 8003ad8:	b083      	sub	sp, #12
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	689b      	ldr	r3, [r3, #8]
 8003ae2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003ae6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003aea:	d101      	bne.n	8003af0 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003aec:	2301      	movs	r3, #1
 8003aee:	e000      	b.n	8003af2 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003af0:	2300      	movs	r3, #0
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	370c      	adds	r7, #12
 8003af6:	46bd      	mov	sp, r7
 8003af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afc:	4770      	bx	lr

08003afe <LL_ADC_REG_IsConversionOngoing>:
{
 8003afe:	b480      	push	{r7}
 8003b00:	b083      	sub	sp, #12
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	689b      	ldr	r3, [r3, #8]
 8003b0a:	f003 0304 	and.w	r3, r3, #4
 8003b0e:	2b04      	cmp	r3, #4
 8003b10:	d101      	bne.n	8003b16 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003b12:	2301      	movs	r3, #1
 8003b14:	e000      	b.n	8003b18 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003b16:	2300      	movs	r3, #0
}
 8003b18:	4618      	mov	r0, r3
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	b084      	sub	sp, #16
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003b2e:	2300      	movs	r3, #0
 8003b30:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003b38:	2b01      	cmp	r3, #1
 8003b3a:	d101      	bne.n	8003b40 <HAL_ADCEx_Calibration_Start+0x1c>
 8003b3c:	2302      	movs	r3, #2
 8003b3e:	e04d      	b.n	8003bdc <HAL_ADCEx_Calibration_Start+0xb8>
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	2201      	movs	r2, #1
 8003b44:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003b48:	6878      	ldr	r0, [r7, #4]
 8003b4a:	f7ff ff39 	bl	80039c0 <ADC_Disable>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8003b52:	7bfb      	ldrb	r3, [r7, #15]
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d136      	bne.n	8003bc6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b5c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003b60:	f023 0302 	bic.w	r3, r3, #2
 8003b64:	f043 0202 	orr.w	r2, r3, #2
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	6839      	ldr	r1, [r7, #0]
 8003b72:	4618      	mov	r0, r3
 8003b74:	f7ff ff96 	bl	8003aa4 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003b78:	e014      	b.n	8003ba4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8003b7a:	68bb      	ldr	r3, [r7, #8]
 8003b7c:	3301      	adds	r3, #1
 8003b7e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	4a18      	ldr	r2, [pc, #96]	; (8003be4 <HAL_ADCEx_Calibration_Start+0xc0>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d90d      	bls.n	8003ba4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b8c:	f023 0312 	bic.w	r3, r3, #18
 8003b90:	f043 0210 	orr.w	r2, r3, #16
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e01b      	b.n	8003bdc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f7ff ff94 	bl	8003ad6 <LL_ADC_IsCalibrationOnGoing>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d1e2      	bne.n	8003b7a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bb8:	f023 0303 	bic.w	r3, r3, #3
 8003bbc:	f043 0201 	orr.w	r2, r3, #1
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	65da      	str	r2, [r3, #92]	; 0x5c
 8003bc4:	e005      	b.n	8003bd2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bca:	f043 0210 	orr.w	r2, r3, #16
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003bda:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3710      	adds	r7, #16
 8003be0:	46bd      	mov	sp, r7
 8003be2:	bd80      	pop	{r7, pc}
 8003be4:	0004de01 	.word	0x0004de01

08003be8 <HAL_ADCEx_MultiModeGetValue>:
  * @brief  Return the last ADC Master and Slave regular conversions results when in multimode configuration.
  * @param hadc ADC handle of ADC Master (handle of ADC Slave must not be used)
  * @retval The converted data values.
  */
uint32_t HAL_ADCEx_MultiModeGetValue(ADC_HandleTypeDef *hadc)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b085      	sub	sp, #20
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning if no assert_param check */
  /* and possible no usage in __LL_ADC_COMMON_INSTANCE() below               */
  UNUSED(hadc);

  /* Pointer to the common control register  */
  tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003bf8:	d004      	beq.n	8003c04 <HAL_ADCEx_MultiModeGetValue+0x1c>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a07      	ldr	r2, [pc, #28]	; (8003c1c <HAL_ADCEx_MultiModeGetValue+0x34>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d101      	bne.n	8003c08 <HAL_ADCEx_MultiModeGetValue+0x20>
 8003c04:	4b06      	ldr	r3, [pc, #24]	; (8003c20 <HAL_ADCEx_MultiModeGetValue+0x38>)
 8003c06:	e000      	b.n	8003c0a <HAL_ADCEx_MultiModeGetValue+0x22>
 8003c08:	4b06      	ldr	r3, [pc, #24]	; (8003c24 <HAL_ADCEx_MultiModeGetValue+0x3c>)
 8003c0a:	60fb      	str	r3, [r7, #12]

  /* Return the multi mode conversion value */
  return tmpADC_Common->CDR;
 8003c0c:	68fb      	ldr	r3, [r7, #12]
 8003c0e:	68db      	ldr	r3, [r3, #12]
}
 8003c10:	4618      	mov	r0, r3
 8003c12:	3714      	adds	r7, #20
 8003c14:	46bd      	mov	sp, r7
 8003c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c1a:	4770      	bx	lr
 8003c1c:	50000100 	.word	0x50000100
 8003c20:	50000300 	.word	0x50000300
 8003c24:	50000700 	.word	0x50000700

08003c28 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003c28:	b480      	push	{r7}
 8003c2a:	b083      	sub	sp, #12
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8003c30:	bf00      	nop
 8003c32:	370c      	adds	r7, #12
 8003c34:	46bd      	mov	sp, r7
 8003c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3a:	4770      	bx	lr

08003c3c <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	b083      	sub	sp, #12
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8003c44:	bf00      	nop
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr

08003c50 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b083      	sub	sp, #12
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8003c58:	bf00      	nop
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8003c6c:	bf00      	nop
 8003c6e:	370c      	adds	r7, #12
 8003c70:	46bd      	mov	sp, r7
 8003c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c76:	4770      	bx	lr

08003c78 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b083      	sub	sp, #12
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8003c80:	bf00      	nop
 8003c82:	370c      	adds	r7, #12
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr

08003c8c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8003c8c:	b590      	push	{r4, r7, lr}
 8003c8e:	b0a1      	sub	sp, #132	; 0x84
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c96:	2300      	movs	r3, #0
 8003c98:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8003ca2:	2b01      	cmp	r3, #1
 8003ca4:	d101      	bne.n	8003caa <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003ca6:	2302      	movs	r3, #2
 8003ca8:	e0e7      	b.n	8003e7a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2201      	movs	r2, #1
 8003cae:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	667b      	str	r3, [r7, #100]	; 0x64
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	66bb      	str	r3, [r7, #104]	; 0x68

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003cc2:	d102      	bne.n	8003cca <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8003cc4:	4b6f      	ldr	r3, [pc, #444]	; (8003e84 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003cc6:	60bb      	str	r3, [r7, #8]
 8003cc8:	e009      	b.n	8003cde <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a6e      	ldr	r2, [pc, #440]	; (8003e88 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d102      	bne.n	8003cda <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8003cd4:	4b6d      	ldr	r3, [pc, #436]	; (8003e8c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003cd6:	60bb      	str	r3, [r7, #8]
 8003cd8:	e001      	b.n	8003cde <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8003cda:	2300      	movs	r3, #0
 8003cdc:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8003cde:	68bb      	ldr	r3, [r7, #8]
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d10b      	bne.n	8003cfc <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ce8:	f043 0220 	orr.w	r2, r3, #32
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	e0be      	b.n	8003e7a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8003cfc:	68bb      	ldr	r3, [r7, #8]
 8003cfe:	4618      	mov	r0, r3
 8003d00:	f7ff fefd 	bl	8003afe <LL_ADC_REG_IsConversionOngoing>
 8003d04:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f7ff fef7 	bl	8003afe <LL_ADC_REG_IsConversionOngoing>
 8003d10:	4603      	mov	r3, r0
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	f040 80a0 	bne.w	8003e58 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003d18:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	f040 809c 	bne.w	8003e58 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003d28:	d004      	beq.n	8003d34 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4a55      	ldr	r2, [pc, #340]	; (8003e84 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003d30:	4293      	cmp	r3, r2
 8003d32:	d101      	bne.n	8003d38 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8003d34:	4b56      	ldr	r3, [pc, #344]	; (8003e90 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8003d36:	e000      	b.n	8003d3a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8003d38:	4b56      	ldr	r3, [pc, #344]	; (8003e94 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8003d3a:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003d3c:	683b      	ldr	r3, [r7, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d04b      	beq.n	8003ddc <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003d44:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	6859      	ldr	r1, [r3, #4]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003d56:	035b      	lsls	r3, r3, #13
 8003d58:	430b      	orrs	r3, r1
 8003d5a:	431a      	orrs	r2, r3
 8003d5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003d5e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003d68:	d004      	beq.n	8003d74 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4a45      	ldr	r2, [pc, #276]	; (8003e84 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d10f      	bne.n	8003d94 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8003d74:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003d78:	f7ff fe81 	bl	8003a7e <LL_ADC_IsEnabled>
 8003d7c:	4604      	mov	r4, r0
 8003d7e:	4841      	ldr	r0, [pc, #260]	; (8003e84 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003d80:	f7ff fe7d 	bl	8003a7e <LL_ADC_IsEnabled>
 8003d84:	4603      	mov	r3, r0
 8003d86:	4323      	orrs	r3, r4
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	bf0c      	ite	eq
 8003d8c:	2301      	moveq	r3, #1
 8003d8e:	2300      	movne	r3, #0
 8003d90:	b2db      	uxtb	r3, r3
 8003d92:	e012      	b.n	8003dba <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8003d94:	483c      	ldr	r0, [pc, #240]	; (8003e88 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003d96:	f7ff fe72 	bl	8003a7e <LL_ADC_IsEnabled>
 8003d9a:	4604      	mov	r4, r0
 8003d9c:	483b      	ldr	r0, [pc, #236]	; (8003e8c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003d9e:	f7ff fe6e 	bl	8003a7e <LL_ADC_IsEnabled>
 8003da2:	4603      	mov	r3, r0
 8003da4:	431c      	orrs	r4, r3
 8003da6:	483c      	ldr	r0, [pc, #240]	; (8003e98 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003da8:	f7ff fe69 	bl	8003a7e <LL_ADC_IsEnabled>
 8003dac:	4603      	mov	r3, r0
 8003dae:	4323      	orrs	r3, r4
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	bf0c      	ite	eq
 8003db4:	2301      	moveq	r3, #1
 8003db6:	2300      	movne	r3, #0
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	d056      	beq.n	8003e6c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003dbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003dc0:	689b      	ldr	r3, [r3, #8]
 8003dc2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003dc6:	f023 030f 	bic.w	r3, r3, #15
 8003dca:	683a      	ldr	r2, [r7, #0]
 8003dcc:	6811      	ldr	r1, [r2, #0]
 8003dce:	683a      	ldr	r2, [r7, #0]
 8003dd0:	6892      	ldr	r2, [r2, #8]
 8003dd2:	430a      	orrs	r2, r1
 8003dd4:	431a      	orrs	r2, r3
 8003dd6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003dd8:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003dda:	e047      	b.n	8003e6c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003ddc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003dde:	689b      	ldr	r3, [r3, #8]
 8003de0:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003de4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003de6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003df0:	d004      	beq.n	8003dfc <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	4a23      	ldr	r2, [pc, #140]	; (8003e84 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003df8:	4293      	cmp	r3, r2
 8003dfa:	d10f      	bne.n	8003e1c <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8003dfc:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8003e00:	f7ff fe3d 	bl	8003a7e <LL_ADC_IsEnabled>
 8003e04:	4604      	mov	r4, r0
 8003e06:	481f      	ldr	r0, [pc, #124]	; (8003e84 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8003e08:	f7ff fe39 	bl	8003a7e <LL_ADC_IsEnabled>
 8003e0c:	4603      	mov	r3, r0
 8003e0e:	4323      	orrs	r3, r4
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	bf0c      	ite	eq
 8003e14:	2301      	moveq	r3, #1
 8003e16:	2300      	movne	r3, #0
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	e012      	b.n	8003e42 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8003e1c:	481a      	ldr	r0, [pc, #104]	; (8003e88 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8003e1e:	f7ff fe2e 	bl	8003a7e <LL_ADC_IsEnabled>
 8003e22:	4604      	mov	r4, r0
 8003e24:	4819      	ldr	r0, [pc, #100]	; (8003e8c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8003e26:	f7ff fe2a 	bl	8003a7e <LL_ADC_IsEnabled>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	431c      	orrs	r4, r3
 8003e2e:	481a      	ldr	r0, [pc, #104]	; (8003e98 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8003e30:	f7ff fe25 	bl	8003a7e <LL_ADC_IsEnabled>
 8003e34:	4603      	mov	r3, r0
 8003e36:	4323      	orrs	r3, r4
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	bf0c      	ite	eq
 8003e3c:	2301      	moveq	r3, #1
 8003e3e:	2300      	movne	r3, #0
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d012      	beq.n	8003e6c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8003e46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003e48:	689b      	ldr	r3, [r3, #8]
 8003e4a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8003e4e:	f023 030f 	bic.w	r3, r3, #15
 8003e52:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8003e54:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003e56:	e009      	b.n	8003e6c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e5c:	f043 0220 	orr.w	r2, r3, #32
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8003e64:	2301      	movs	r3, #1
 8003e66:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8003e6a:	e000      	b.n	8003e6e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003e6c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8003e76:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3784      	adds	r7, #132	; 0x84
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd90      	pop	{r4, r7, pc}
 8003e82:	bf00      	nop
 8003e84:	50000100 	.word	0x50000100
 8003e88:	50000400 	.word	0x50000400
 8003e8c:	50000500 	.word	0x50000500
 8003e90:	50000300 	.word	0x50000300
 8003e94:	50000700 	.word	0x50000700
 8003e98:	50000600 	.word	0x50000600

08003e9c <__NVIC_SetPriorityGrouping>:
{
 8003e9c:	b480      	push	{r7}
 8003e9e:	b085      	sub	sp, #20
 8003ea0:	af00      	add	r7, sp, #0
 8003ea2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	f003 0307 	and.w	r3, r3, #7
 8003eaa:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003eac:	4b0c      	ldr	r3, [pc, #48]	; (8003ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8003eae:	68db      	ldr	r3, [r3, #12]
 8003eb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003eb2:	68ba      	ldr	r2, [r7, #8]
 8003eb4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003eb8:	4013      	ands	r3, r2
 8003eba:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ec4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ec8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ecc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ece:	4a04      	ldr	r2, [pc, #16]	; (8003ee0 <__NVIC_SetPriorityGrouping+0x44>)
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	60d3      	str	r3, [r2, #12]
}
 8003ed4:	bf00      	nop
 8003ed6:	3714      	adds	r7, #20
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr
 8003ee0:	e000ed00 	.word	0xe000ed00

08003ee4 <__NVIC_GetPriorityGrouping>:
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ee8:	4b04      	ldr	r3, [pc, #16]	; (8003efc <__NVIC_GetPriorityGrouping+0x18>)
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	0a1b      	lsrs	r3, r3, #8
 8003eee:	f003 0307 	and.w	r3, r3, #7
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efa:	4770      	bx	lr
 8003efc:	e000ed00 	.word	0xe000ed00

08003f00 <__NVIC_EnableIRQ>:
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	4603      	mov	r3, r0
 8003f08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	db0b      	blt.n	8003f2a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f12:	79fb      	ldrb	r3, [r7, #7]
 8003f14:	f003 021f 	and.w	r2, r3, #31
 8003f18:	4907      	ldr	r1, [pc, #28]	; (8003f38 <__NVIC_EnableIRQ+0x38>)
 8003f1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f1e:	095b      	lsrs	r3, r3, #5
 8003f20:	2001      	movs	r0, #1
 8003f22:	fa00 f202 	lsl.w	r2, r0, r2
 8003f26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8003f2a:	bf00      	nop
 8003f2c:	370c      	adds	r7, #12
 8003f2e:	46bd      	mov	sp, r7
 8003f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f34:	4770      	bx	lr
 8003f36:	bf00      	nop
 8003f38:	e000e100 	.word	0xe000e100

08003f3c <__NVIC_SetPriority>:
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	4603      	mov	r3, r0
 8003f44:	6039      	str	r1, [r7, #0]
 8003f46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	db0a      	blt.n	8003f66 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f50:	683b      	ldr	r3, [r7, #0]
 8003f52:	b2da      	uxtb	r2, r3
 8003f54:	490c      	ldr	r1, [pc, #48]	; (8003f88 <__NVIC_SetPriority+0x4c>)
 8003f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f5a:	0112      	lsls	r2, r2, #4
 8003f5c:	b2d2      	uxtb	r2, r2
 8003f5e:	440b      	add	r3, r1
 8003f60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003f64:	e00a      	b.n	8003f7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	b2da      	uxtb	r2, r3
 8003f6a:	4908      	ldr	r1, [pc, #32]	; (8003f8c <__NVIC_SetPriority+0x50>)
 8003f6c:	79fb      	ldrb	r3, [r7, #7]
 8003f6e:	f003 030f 	and.w	r3, r3, #15
 8003f72:	3b04      	subs	r3, #4
 8003f74:	0112      	lsls	r2, r2, #4
 8003f76:	b2d2      	uxtb	r2, r2
 8003f78:	440b      	add	r3, r1
 8003f7a:	761a      	strb	r2, [r3, #24]
}
 8003f7c:	bf00      	nop
 8003f7e:	370c      	adds	r7, #12
 8003f80:	46bd      	mov	sp, r7
 8003f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f86:	4770      	bx	lr
 8003f88:	e000e100 	.word	0xe000e100
 8003f8c:	e000ed00 	.word	0xe000ed00

08003f90 <NVIC_EncodePriority>:
{
 8003f90:	b480      	push	{r7}
 8003f92:	b089      	sub	sp, #36	; 0x24
 8003f94:	af00      	add	r7, sp, #0
 8003f96:	60f8      	str	r0, [r7, #12]
 8003f98:	60b9      	str	r1, [r7, #8]
 8003f9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f003 0307 	and.w	r3, r3, #7
 8003fa2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	f1c3 0307 	rsb	r3, r3, #7
 8003faa:	2b04      	cmp	r3, #4
 8003fac:	bf28      	it	cs
 8003fae:	2304      	movcs	r3, #4
 8003fb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	3304      	adds	r3, #4
 8003fb6:	2b06      	cmp	r3, #6
 8003fb8:	d902      	bls.n	8003fc0 <NVIC_EncodePriority+0x30>
 8003fba:	69fb      	ldr	r3, [r7, #28]
 8003fbc:	3b03      	subs	r3, #3
 8003fbe:	e000      	b.n	8003fc2 <NVIC_EncodePriority+0x32>
 8003fc0:	2300      	movs	r3, #0
 8003fc2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003fc8:	69bb      	ldr	r3, [r7, #24]
 8003fca:	fa02 f303 	lsl.w	r3, r2, r3
 8003fce:	43da      	mvns	r2, r3
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	401a      	ands	r2, r3
 8003fd4:	697b      	ldr	r3, [r7, #20]
 8003fd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003fd8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	fa01 f303 	lsl.w	r3, r1, r3
 8003fe2:	43d9      	mvns	r1, r3
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003fe8:	4313      	orrs	r3, r2
}
 8003fea:	4618      	mov	r0, r3
 8003fec:	3724      	adds	r7, #36	; 0x24
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ff4:	4770      	bx	lr
	...

08003ff8 <SysTick_Config>:
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	3b01      	subs	r3, #1
 8004004:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004008:	d301      	bcc.n	800400e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 800400a:	2301      	movs	r3, #1
 800400c:	e00f      	b.n	800402e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800400e:	4a0a      	ldr	r2, [pc, #40]	; (8004038 <SysTick_Config+0x40>)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	3b01      	subs	r3, #1
 8004014:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004016:	210f      	movs	r1, #15
 8004018:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800401c:	f7ff ff8e 	bl	8003f3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004020:	4b05      	ldr	r3, [pc, #20]	; (8004038 <SysTick_Config+0x40>)
 8004022:	2200      	movs	r2, #0
 8004024:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004026:	4b04      	ldr	r3, [pc, #16]	; (8004038 <SysTick_Config+0x40>)
 8004028:	2207      	movs	r2, #7
 800402a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 800402c:	2300      	movs	r3, #0
}
 800402e:	4618      	mov	r0, r3
 8004030:	3708      	adds	r7, #8
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}
 8004036:	bf00      	nop
 8004038:	e000e010 	.word	0xe000e010

0800403c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b082      	sub	sp, #8
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004044:	6878      	ldr	r0, [r7, #4]
 8004046:	f7ff ff29 	bl	8003e9c <__NVIC_SetPriorityGrouping>
}
 800404a:	bf00      	nop
 800404c:	3708      	adds	r7, #8
 800404e:	46bd      	mov	sp, r7
 8004050:	bd80      	pop	{r7, pc}

08004052 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004052:	b580      	push	{r7, lr}
 8004054:	b086      	sub	sp, #24
 8004056:	af00      	add	r7, sp, #0
 8004058:	4603      	mov	r3, r0
 800405a:	60b9      	str	r1, [r7, #8]
 800405c:	607a      	str	r2, [r7, #4]
 800405e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004060:	f7ff ff40 	bl	8003ee4 <__NVIC_GetPriorityGrouping>
 8004064:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004066:	687a      	ldr	r2, [r7, #4]
 8004068:	68b9      	ldr	r1, [r7, #8]
 800406a:	6978      	ldr	r0, [r7, #20]
 800406c:	f7ff ff90 	bl	8003f90 <NVIC_EncodePriority>
 8004070:	4602      	mov	r2, r0
 8004072:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004076:	4611      	mov	r1, r2
 8004078:	4618      	mov	r0, r3
 800407a:	f7ff ff5f 	bl	8003f3c <__NVIC_SetPriority>
}
 800407e:	bf00      	nop
 8004080:	3718      	adds	r7, #24
 8004082:	46bd      	mov	sp, r7
 8004084:	bd80      	pop	{r7, pc}

08004086 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004086:	b580      	push	{r7, lr}
 8004088:	b082      	sub	sp, #8
 800408a:	af00      	add	r7, sp, #0
 800408c:	4603      	mov	r3, r0
 800408e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004090:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004094:	4618      	mov	r0, r3
 8004096:	f7ff ff33 	bl	8003f00 <__NVIC_EnableIRQ>
}
 800409a:	bf00      	nop
 800409c:	3708      	adds	r7, #8
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}

080040a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80040a2:	b580      	push	{r7, lr}
 80040a4:	b082      	sub	sp, #8
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f7ff ffa4 	bl	8003ff8 <SysTick_Config>
 80040b0:	4603      	mov	r3, r0
}
 80040b2:	4618      	mov	r0, r3
 80040b4:	3708      	adds	r7, #8
 80040b6:	46bd      	mov	sp, r7
 80040b8:	bd80      	pop	{r7, pc}
	...

080040bc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80040bc:	b480      	push	{r7}
 80040be:	b087      	sub	sp, #28
 80040c0:	af00      	add	r7, sp, #0
 80040c2:	6078      	str	r0, [r7, #4]
 80040c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80040c6:	2300      	movs	r3, #0
 80040c8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80040ca:	e15a      	b.n	8004382 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80040cc:	683b      	ldr	r3, [r7, #0]
 80040ce:	681a      	ldr	r2, [r3, #0]
 80040d0:	2101      	movs	r1, #1
 80040d2:	697b      	ldr	r3, [r7, #20]
 80040d4:	fa01 f303 	lsl.w	r3, r1, r3
 80040d8:	4013      	ands	r3, r2
 80040da:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	f000 814c 	beq.w	800437c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	685b      	ldr	r3, [r3, #4]
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d00b      	beq.n	8004104 <HAL_GPIO_Init+0x48>
 80040ec:	683b      	ldr	r3, [r7, #0]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	d007      	beq.n	8004104 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80040f4:	683b      	ldr	r3, [r7, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80040f8:	2b11      	cmp	r3, #17
 80040fa:	d003      	beq.n	8004104 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	2b12      	cmp	r3, #18
 8004102:	d130      	bne.n	8004166 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	689b      	ldr	r3, [r3, #8]
 8004108:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	005b      	lsls	r3, r3, #1
 800410e:	2203      	movs	r2, #3
 8004110:	fa02 f303 	lsl.w	r3, r2, r3
 8004114:	43db      	mvns	r3, r3
 8004116:	693a      	ldr	r2, [r7, #16]
 8004118:	4013      	ands	r3, r2
 800411a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	68da      	ldr	r2, [r3, #12]
 8004120:	697b      	ldr	r3, [r7, #20]
 8004122:	005b      	lsls	r3, r3, #1
 8004124:	fa02 f303 	lsl.w	r3, r2, r3
 8004128:	693a      	ldr	r2, [r7, #16]
 800412a:	4313      	orrs	r3, r2
 800412c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	693a      	ldr	r2, [r7, #16]
 8004132:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800413a:	2201      	movs	r2, #1
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	fa02 f303 	lsl.w	r3, r2, r3
 8004142:	43db      	mvns	r3, r3
 8004144:	693a      	ldr	r2, [r7, #16]
 8004146:	4013      	ands	r3, r2
 8004148:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800414a:	683b      	ldr	r3, [r7, #0]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	091b      	lsrs	r3, r3, #4
 8004150:	f003 0201 	and.w	r2, r3, #1
 8004154:	697b      	ldr	r3, [r7, #20]
 8004156:	fa02 f303 	lsl.w	r3, r2, r3
 800415a:	693a      	ldr	r2, [r7, #16]
 800415c:	4313      	orrs	r3, r2
 800415e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	693a      	ldr	r2, [r7, #16]
 8004164:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	68db      	ldr	r3, [r3, #12]
 800416a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	005b      	lsls	r3, r3, #1
 8004170:	2203      	movs	r2, #3
 8004172:	fa02 f303 	lsl.w	r3, r2, r3
 8004176:	43db      	mvns	r3, r3
 8004178:	693a      	ldr	r2, [r7, #16]
 800417a:	4013      	ands	r3, r2
 800417c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800417e:	683b      	ldr	r3, [r7, #0]
 8004180:	689a      	ldr	r2, [r3, #8]
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	005b      	lsls	r3, r3, #1
 8004186:	fa02 f303 	lsl.w	r3, r2, r3
 800418a:	693a      	ldr	r2, [r7, #16]
 800418c:	4313      	orrs	r3, r2
 800418e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	693a      	ldr	r2, [r7, #16]
 8004194:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	685b      	ldr	r3, [r3, #4]
 800419a:	2b02      	cmp	r3, #2
 800419c:	d003      	beq.n	80041a6 <HAL_GPIO_Init+0xea>
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	2b12      	cmp	r3, #18
 80041a4:	d123      	bne.n	80041ee <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80041a6:	697b      	ldr	r3, [r7, #20]
 80041a8:	08da      	lsrs	r2, r3, #3
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	3208      	adds	r2, #8
 80041ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80041b2:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80041b4:	697b      	ldr	r3, [r7, #20]
 80041b6:	f003 0307 	and.w	r3, r3, #7
 80041ba:	009b      	lsls	r3, r3, #2
 80041bc:	220f      	movs	r2, #15
 80041be:	fa02 f303 	lsl.w	r3, r2, r3
 80041c2:	43db      	mvns	r3, r3
 80041c4:	693a      	ldr	r2, [r7, #16]
 80041c6:	4013      	ands	r3, r2
 80041c8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	691a      	ldr	r2, [r3, #16]
 80041ce:	697b      	ldr	r3, [r7, #20]
 80041d0:	f003 0307 	and.w	r3, r3, #7
 80041d4:	009b      	lsls	r3, r3, #2
 80041d6:	fa02 f303 	lsl.w	r3, r2, r3
 80041da:	693a      	ldr	r2, [r7, #16]
 80041dc:	4313      	orrs	r3, r2
 80041de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	08da      	lsrs	r2, r3, #3
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	3208      	adds	r2, #8
 80041e8:	6939      	ldr	r1, [r7, #16]
 80041ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	005b      	lsls	r3, r3, #1
 80041f8:	2203      	movs	r2, #3
 80041fa:	fa02 f303 	lsl.w	r3, r2, r3
 80041fe:	43db      	mvns	r3, r3
 8004200:	693a      	ldr	r2, [r7, #16]
 8004202:	4013      	ands	r3, r2
 8004204:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	685b      	ldr	r3, [r3, #4]
 800420a:	f003 0203 	and.w	r2, r3, #3
 800420e:	697b      	ldr	r3, [r7, #20]
 8004210:	005b      	lsls	r3, r3, #1
 8004212:	fa02 f303 	lsl.w	r3, r2, r3
 8004216:	693a      	ldr	r2, [r7, #16]
 8004218:	4313      	orrs	r3, r2
 800421a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	693a      	ldr	r2, [r7, #16]
 8004220:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	685b      	ldr	r3, [r3, #4]
 8004226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800422a:	2b00      	cmp	r3, #0
 800422c:	f000 80a6 	beq.w	800437c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004230:	4b5b      	ldr	r3, [pc, #364]	; (80043a0 <HAL_GPIO_Init+0x2e4>)
 8004232:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004234:	4a5a      	ldr	r2, [pc, #360]	; (80043a0 <HAL_GPIO_Init+0x2e4>)
 8004236:	f043 0301 	orr.w	r3, r3, #1
 800423a:	6613      	str	r3, [r2, #96]	; 0x60
 800423c:	4b58      	ldr	r3, [pc, #352]	; (80043a0 <HAL_GPIO_Init+0x2e4>)
 800423e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004240:	f003 0301 	and.w	r3, r3, #1
 8004244:	60bb      	str	r3, [r7, #8]
 8004246:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004248:	4a56      	ldr	r2, [pc, #344]	; (80043a4 <HAL_GPIO_Init+0x2e8>)
 800424a:	697b      	ldr	r3, [r7, #20]
 800424c:	089b      	lsrs	r3, r3, #2
 800424e:	3302      	adds	r3, #2
 8004250:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004254:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	f003 0303 	and.w	r3, r3, #3
 800425c:	009b      	lsls	r3, r3, #2
 800425e:	220f      	movs	r2, #15
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	43db      	mvns	r3, r3
 8004266:	693a      	ldr	r2, [r7, #16]
 8004268:	4013      	ands	r3, r2
 800426a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004272:	d01f      	beq.n	80042b4 <HAL_GPIO_Init+0x1f8>
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	4a4c      	ldr	r2, [pc, #304]	; (80043a8 <HAL_GPIO_Init+0x2ec>)
 8004278:	4293      	cmp	r3, r2
 800427a:	d019      	beq.n	80042b0 <HAL_GPIO_Init+0x1f4>
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	4a4b      	ldr	r2, [pc, #300]	; (80043ac <HAL_GPIO_Init+0x2f0>)
 8004280:	4293      	cmp	r3, r2
 8004282:	d013      	beq.n	80042ac <HAL_GPIO_Init+0x1f0>
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	4a4a      	ldr	r2, [pc, #296]	; (80043b0 <HAL_GPIO_Init+0x2f4>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d00d      	beq.n	80042a8 <HAL_GPIO_Init+0x1ec>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	4a49      	ldr	r2, [pc, #292]	; (80043b4 <HAL_GPIO_Init+0x2f8>)
 8004290:	4293      	cmp	r3, r2
 8004292:	d007      	beq.n	80042a4 <HAL_GPIO_Init+0x1e8>
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	4a48      	ldr	r2, [pc, #288]	; (80043b8 <HAL_GPIO_Init+0x2fc>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d101      	bne.n	80042a0 <HAL_GPIO_Init+0x1e4>
 800429c:	2305      	movs	r3, #5
 800429e:	e00a      	b.n	80042b6 <HAL_GPIO_Init+0x1fa>
 80042a0:	2306      	movs	r3, #6
 80042a2:	e008      	b.n	80042b6 <HAL_GPIO_Init+0x1fa>
 80042a4:	2304      	movs	r3, #4
 80042a6:	e006      	b.n	80042b6 <HAL_GPIO_Init+0x1fa>
 80042a8:	2303      	movs	r3, #3
 80042aa:	e004      	b.n	80042b6 <HAL_GPIO_Init+0x1fa>
 80042ac:	2302      	movs	r3, #2
 80042ae:	e002      	b.n	80042b6 <HAL_GPIO_Init+0x1fa>
 80042b0:	2301      	movs	r3, #1
 80042b2:	e000      	b.n	80042b6 <HAL_GPIO_Init+0x1fa>
 80042b4:	2300      	movs	r3, #0
 80042b6:	697a      	ldr	r2, [r7, #20]
 80042b8:	f002 0203 	and.w	r2, r2, #3
 80042bc:	0092      	lsls	r2, r2, #2
 80042be:	4093      	lsls	r3, r2
 80042c0:	693a      	ldr	r2, [r7, #16]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80042c6:	4937      	ldr	r1, [pc, #220]	; (80043a4 <HAL_GPIO_Init+0x2e8>)
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	089b      	lsrs	r3, r3, #2
 80042cc:	3302      	adds	r3, #2
 80042ce:	693a      	ldr	r2, [r7, #16]
 80042d0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80042d4:	4b39      	ldr	r3, [pc, #228]	; (80043bc <HAL_GPIO_Init+0x300>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	43db      	mvns	r3, r3
 80042de:	693a      	ldr	r2, [r7, #16]
 80042e0:	4013      	ands	r3, r2
 80042e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d003      	beq.n	80042f8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80042f0:	693a      	ldr	r2, [r7, #16]
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	4313      	orrs	r3, r2
 80042f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80042f8:	4a30      	ldr	r2, [pc, #192]	; (80043bc <HAL_GPIO_Init+0x300>)
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80042fe:	4b2f      	ldr	r3, [pc, #188]	; (80043bc <HAL_GPIO_Init+0x300>)
 8004300:	685b      	ldr	r3, [r3, #4]
 8004302:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	43db      	mvns	r3, r3
 8004308:	693a      	ldr	r2, [r7, #16]
 800430a:	4013      	ands	r3, r2
 800430c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004316:	2b00      	cmp	r3, #0
 8004318:	d003      	beq.n	8004322 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800431a:	693a      	ldr	r2, [r7, #16]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	4313      	orrs	r3, r2
 8004320:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004322:	4a26      	ldr	r2, [pc, #152]	; (80043bc <HAL_GPIO_Init+0x300>)
 8004324:	693b      	ldr	r3, [r7, #16]
 8004326:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004328:	4b24      	ldr	r3, [pc, #144]	; (80043bc <HAL_GPIO_Init+0x300>)
 800432a:	689b      	ldr	r3, [r3, #8]
 800432c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	43db      	mvns	r3, r3
 8004332:	693a      	ldr	r2, [r7, #16]
 8004334:	4013      	ands	r3, r2
 8004336:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004338:	683b      	ldr	r3, [r7, #0]
 800433a:	685b      	ldr	r3, [r3, #4]
 800433c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004340:	2b00      	cmp	r3, #0
 8004342:	d003      	beq.n	800434c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8004344:	693a      	ldr	r2, [r7, #16]
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	4313      	orrs	r3, r2
 800434a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800434c:	4a1b      	ldr	r2, [pc, #108]	; (80043bc <HAL_GPIO_Init+0x300>)
 800434e:	693b      	ldr	r3, [r7, #16]
 8004350:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8004352:	4b1a      	ldr	r3, [pc, #104]	; (80043bc <HAL_GPIO_Init+0x300>)
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	43db      	mvns	r3, r3
 800435c:	693a      	ldr	r2, [r7, #16]
 800435e:	4013      	ands	r3, r2
 8004360:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004362:	683b      	ldr	r3, [r7, #0]
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800436a:	2b00      	cmp	r3, #0
 800436c:	d003      	beq.n	8004376 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800436e:	693a      	ldr	r2, [r7, #16]
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	4313      	orrs	r3, r2
 8004374:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004376:	4a11      	ldr	r2, [pc, #68]	; (80043bc <HAL_GPIO_Init+0x300>)
 8004378:	693b      	ldr	r3, [r7, #16]
 800437a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	3301      	adds	r3, #1
 8004380:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	681a      	ldr	r2, [r3, #0]
 8004386:	697b      	ldr	r3, [r7, #20]
 8004388:	fa22 f303 	lsr.w	r3, r2, r3
 800438c:	2b00      	cmp	r3, #0
 800438e:	f47f ae9d 	bne.w	80040cc <HAL_GPIO_Init+0x10>
  }
}
 8004392:	bf00      	nop
 8004394:	bf00      	nop
 8004396:	371c      	adds	r7, #28
 8004398:	46bd      	mov	sp, r7
 800439a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800439e:	4770      	bx	lr
 80043a0:	40021000 	.word	0x40021000
 80043a4:	40010000 	.word	0x40010000
 80043a8:	48000400 	.word	0x48000400
 80043ac:	48000800 	.word	0x48000800
 80043b0:	48000c00 	.word	0x48000c00
 80043b4:	48001000 	.word	0x48001000
 80043b8:	48001400 	.word	0x48001400
 80043bc:	40010400 	.word	0x40010400

080043c0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80043c0:	b480      	push	{r7}
 80043c2:	b083      	sub	sp, #12
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
 80043c8:	460b      	mov	r3, r1
 80043ca:	807b      	strh	r3, [r7, #2]
 80043cc:	4613      	mov	r3, r2
 80043ce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80043d0:	787b      	ldrb	r3, [r7, #1]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d003      	beq.n	80043de <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80043d6:	887a      	ldrh	r2, [r7, #2]
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80043dc:	e002      	b.n	80043e4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80043de:	887a      	ldrh	r2, [r7, #2]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80043e4:	bf00      	nop
 80043e6:	370c      	adds	r7, #12
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b082      	sub	sp, #8
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	4603      	mov	r3, r0
 80043f8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80043fa:	4b08      	ldr	r3, [pc, #32]	; (800441c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80043fc:	695a      	ldr	r2, [r3, #20]
 80043fe:	88fb      	ldrh	r3, [r7, #6]
 8004400:	4013      	ands	r3, r2
 8004402:	2b00      	cmp	r3, #0
 8004404:	d006      	beq.n	8004414 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004406:	4a05      	ldr	r2, [pc, #20]	; (800441c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004408:	88fb      	ldrh	r3, [r7, #6]
 800440a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800440c:	88fb      	ldrh	r3, [r7, #6]
 800440e:	4618      	mov	r0, r3
 8004410:	f7fc fe2e 	bl	8001070 <HAL_GPIO_EXTI_Callback>
  }
}
 8004414:	bf00      	nop
 8004416:	3708      	adds	r7, #8
 8004418:	46bd      	mov	sp, r7
 800441a:	bd80      	pop	{r7, pc}
 800441c:	40010400 	.word	0x40010400

08004420 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004420:	b480      	push	{r7}
 8004422:	b085      	sub	sp, #20
 8004424:	af00      	add	r7, sp, #0
 8004426:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	2b00      	cmp	r3, #0
 800442c:	d141      	bne.n	80044b2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800442e:	4b4b      	ldr	r3, [pc, #300]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004436:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800443a:	d131      	bne.n	80044a0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800443c:	4b47      	ldr	r3, [pc, #284]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800443e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004442:	4a46      	ldr	r2, [pc, #280]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004444:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004448:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800444c:	4b43      	ldr	r3, [pc, #268]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004454:	4a41      	ldr	r2, [pc, #260]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004456:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800445a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800445c:	4b40      	ldr	r3, [pc, #256]	; (8004560 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	2232      	movs	r2, #50	; 0x32
 8004462:	fb02 f303 	mul.w	r3, r2, r3
 8004466:	4a3f      	ldr	r2, [pc, #252]	; (8004564 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004468:	fba2 2303 	umull	r2, r3, r2, r3
 800446c:	0c9b      	lsrs	r3, r3, #18
 800446e:	3301      	adds	r3, #1
 8004470:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004472:	e002      	b.n	800447a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	3b01      	subs	r3, #1
 8004478:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800447a:	4b38      	ldr	r3, [pc, #224]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800447c:	695b      	ldr	r3, [r3, #20]
 800447e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004482:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004486:	d102      	bne.n	800448e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	2b00      	cmp	r3, #0
 800448c:	d1f2      	bne.n	8004474 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800448e:	4b33      	ldr	r3, [pc, #204]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004490:	695b      	ldr	r3, [r3, #20]
 8004492:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004496:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800449a:	d158      	bne.n	800454e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e057      	b.n	8004550 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80044a0:	4b2e      	ldr	r3, [pc, #184]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80044a6:	4a2d      	ldr	r2, [pc, #180]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044a8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044ac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80044b0:	e04d      	b.n	800454e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80044b8:	d141      	bne.n	800453e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80044ba:	4b28      	ldr	r3, [pc, #160]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80044c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80044c6:	d131      	bne.n	800452c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80044c8:	4b24      	ldr	r3, [pc, #144]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80044ce:	4a23      	ldr	r2, [pc, #140]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80044d4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80044d8:	4b20      	ldr	r3, [pc, #128]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80044e0:	4a1e      	ldr	r2, [pc, #120]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80044e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80044e6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80044e8:	4b1d      	ldr	r3, [pc, #116]	; (8004560 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	2232      	movs	r2, #50	; 0x32
 80044ee:	fb02 f303 	mul.w	r3, r2, r3
 80044f2:	4a1c      	ldr	r2, [pc, #112]	; (8004564 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80044f4:	fba2 2303 	umull	r2, r3, r2, r3
 80044f8:	0c9b      	lsrs	r3, r3, #18
 80044fa:	3301      	adds	r3, #1
 80044fc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80044fe:	e002      	b.n	8004506 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	3b01      	subs	r3, #1
 8004504:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004506:	4b15      	ldr	r3, [pc, #84]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004508:	695b      	ldr	r3, [r3, #20]
 800450a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800450e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004512:	d102      	bne.n	800451a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	2b00      	cmp	r3, #0
 8004518:	d1f2      	bne.n	8004500 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800451a:	4b10      	ldr	r3, [pc, #64]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800451c:	695b      	ldr	r3, [r3, #20]
 800451e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004522:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004526:	d112      	bne.n	800454e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004528:	2303      	movs	r3, #3
 800452a:	e011      	b.n	8004550 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800452c:	4b0b      	ldr	r3, [pc, #44]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800452e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004532:	4a0a      	ldr	r2, [pc, #40]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004534:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004538:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800453c:	e007      	b.n	800454e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800453e:	4b07      	ldr	r3, [pc, #28]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004546:	4a05      	ldr	r2, [pc, #20]	; (800455c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004548:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800454c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800454e:	2300      	movs	r3, #0
}
 8004550:	4618      	mov	r0, r3
 8004552:	3714      	adds	r7, #20
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr
 800455c:	40007000 	.word	0x40007000
 8004560:	20000000 	.word	0x20000000
 8004564:	431bde83 	.word	0x431bde83

08004568 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8004568:	b480      	push	{r7}
 800456a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800456c:	4b05      	ldr	r3, [pc, #20]	; (8004584 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800456e:	689b      	ldr	r3, [r3, #8]
 8004570:	4a04      	ldr	r2, [pc, #16]	; (8004584 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8004572:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004576:	6093      	str	r3, [r2, #8]
}
 8004578:	bf00      	nop
 800457a:	46bd      	mov	sp, r7
 800457c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004580:	4770      	bx	lr
 8004582:	bf00      	nop
 8004584:	40007000 	.word	0x40007000

08004588 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b088      	sub	sp, #32
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d101      	bne.n	800459a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004596:	2301      	movs	r3, #1
 8004598:	e308      	b.n	8004bac <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f003 0301 	and.w	r3, r3, #1
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d075      	beq.n	8004692 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80045a6:	4ba3      	ldr	r3, [pc, #652]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	f003 030c 	and.w	r3, r3, #12
 80045ae:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80045b0:	4ba0      	ldr	r3, [pc, #640]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	f003 0303 	and.w	r3, r3, #3
 80045b8:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 80045ba:	69bb      	ldr	r3, [r7, #24]
 80045bc:	2b0c      	cmp	r3, #12
 80045be:	d102      	bne.n	80045c6 <HAL_RCC_OscConfig+0x3e>
 80045c0:	697b      	ldr	r3, [r7, #20]
 80045c2:	2b03      	cmp	r3, #3
 80045c4:	d002      	beq.n	80045cc <HAL_RCC_OscConfig+0x44>
 80045c6:	69bb      	ldr	r3, [r7, #24]
 80045c8:	2b08      	cmp	r3, #8
 80045ca:	d10b      	bne.n	80045e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045cc:	4b99      	ldr	r3, [pc, #612]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d05b      	beq.n	8004690 <HAL_RCC_OscConfig+0x108>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d157      	bne.n	8004690 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80045e0:	2301      	movs	r3, #1
 80045e2:	e2e3      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	685b      	ldr	r3, [r3, #4]
 80045e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045ec:	d106      	bne.n	80045fc <HAL_RCC_OscConfig+0x74>
 80045ee:	4b91      	ldr	r3, [pc, #580]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	4a90      	ldr	r2, [pc, #576]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 80045f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80045f8:	6013      	str	r3, [r2, #0]
 80045fa:	e01d      	b.n	8004638 <HAL_RCC_OscConfig+0xb0>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	685b      	ldr	r3, [r3, #4]
 8004600:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004604:	d10c      	bne.n	8004620 <HAL_RCC_OscConfig+0x98>
 8004606:	4b8b      	ldr	r3, [pc, #556]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	4a8a      	ldr	r2, [pc, #552]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 800460c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004610:	6013      	str	r3, [r2, #0]
 8004612:	4b88      	ldr	r3, [pc, #544]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	4a87      	ldr	r2, [pc, #540]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 8004618:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800461c:	6013      	str	r3, [r2, #0]
 800461e:	e00b      	b.n	8004638 <HAL_RCC_OscConfig+0xb0>
 8004620:	4b84      	ldr	r3, [pc, #528]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a83      	ldr	r2, [pc, #524]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 8004626:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800462a:	6013      	str	r3, [r2, #0]
 800462c:	4b81      	ldr	r3, [pc, #516]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	4a80      	ldr	r2, [pc, #512]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 8004632:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004636:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	2b00      	cmp	r3, #0
 800463e:	d013      	beq.n	8004668 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004640:	f7fd fc18 	bl	8001e74 <HAL_GetTick>
 8004644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004646:	e008      	b.n	800465a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004648:	f7fd fc14 	bl	8001e74 <HAL_GetTick>
 800464c:	4602      	mov	r2, r0
 800464e:	693b      	ldr	r3, [r7, #16]
 8004650:	1ad3      	subs	r3, r2, r3
 8004652:	2b64      	cmp	r3, #100	; 0x64
 8004654:	d901      	bls.n	800465a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004656:	2303      	movs	r3, #3
 8004658:	e2a8      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800465a:	4b76      	ldr	r3, [pc, #472]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d0f0      	beq.n	8004648 <HAL_RCC_OscConfig+0xc0>
 8004666:	e014      	b.n	8004692 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004668:	f7fd fc04 	bl	8001e74 <HAL_GetTick>
 800466c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800466e:	e008      	b.n	8004682 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004670:	f7fd fc00 	bl	8001e74 <HAL_GetTick>
 8004674:	4602      	mov	r2, r0
 8004676:	693b      	ldr	r3, [r7, #16]
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	2b64      	cmp	r3, #100	; 0x64
 800467c:	d901      	bls.n	8004682 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800467e:	2303      	movs	r3, #3
 8004680:	e294      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004682:	4b6c      	ldr	r3, [pc, #432]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800468a:	2b00      	cmp	r3, #0
 800468c:	d1f0      	bne.n	8004670 <HAL_RCC_OscConfig+0xe8>
 800468e:	e000      	b.n	8004692 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004690:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f003 0302 	and.w	r3, r3, #2
 800469a:	2b00      	cmp	r3, #0
 800469c:	d075      	beq.n	800478a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800469e:	4b65      	ldr	r3, [pc, #404]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	f003 030c 	and.w	r3, r3, #12
 80046a6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80046a8:	4b62      	ldr	r3, [pc, #392]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 80046aa:	68db      	ldr	r3, [r3, #12]
 80046ac:	f003 0303 	and.w	r3, r3, #3
 80046b0:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80046b2:	69bb      	ldr	r3, [r7, #24]
 80046b4:	2b0c      	cmp	r3, #12
 80046b6:	d102      	bne.n	80046be <HAL_RCC_OscConfig+0x136>
 80046b8:	697b      	ldr	r3, [r7, #20]
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	d002      	beq.n	80046c4 <HAL_RCC_OscConfig+0x13c>
 80046be:	69bb      	ldr	r3, [r7, #24]
 80046c0:	2b04      	cmp	r3, #4
 80046c2:	d11f      	bne.n	8004704 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80046c4:	4b5b      	ldr	r3, [pc, #364]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d005      	beq.n	80046dc <HAL_RCC_OscConfig+0x154>
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	68db      	ldr	r3, [r3, #12]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d101      	bne.n	80046dc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e267      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80046dc:	4b55      	ldr	r3, [pc, #340]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 80046de:	685b      	ldr	r3, [r3, #4]
 80046e0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	691b      	ldr	r3, [r3, #16]
 80046e8:	061b      	lsls	r3, r3, #24
 80046ea:	4952      	ldr	r1, [pc, #328]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 80046ec:	4313      	orrs	r3, r2
 80046ee:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80046f0:	4b51      	ldr	r3, [pc, #324]	; (8004838 <HAL_RCC_OscConfig+0x2b0>)
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	4618      	mov	r0, r3
 80046f6:	f7fd fb71 	bl	8001ddc <HAL_InitTick>
 80046fa:	4603      	mov	r3, r0
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d043      	beq.n	8004788 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8004700:	2301      	movs	r3, #1
 8004702:	e253      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	68db      	ldr	r3, [r3, #12]
 8004708:	2b00      	cmp	r3, #0
 800470a:	d023      	beq.n	8004754 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800470c:	4b49      	ldr	r3, [pc, #292]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	4a48      	ldr	r2, [pc, #288]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 8004712:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004716:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004718:	f7fd fbac 	bl	8001e74 <HAL_GetTick>
 800471c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800471e:	e008      	b.n	8004732 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004720:	f7fd fba8 	bl	8001e74 <HAL_GetTick>
 8004724:	4602      	mov	r2, r0
 8004726:	693b      	ldr	r3, [r7, #16]
 8004728:	1ad3      	subs	r3, r2, r3
 800472a:	2b02      	cmp	r3, #2
 800472c:	d901      	bls.n	8004732 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800472e:	2303      	movs	r3, #3
 8004730:	e23c      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004732:	4b40      	ldr	r3, [pc, #256]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800473a:	2b00      	cmp	r3, #0
 800473c:	d0f0      	beq.n	8004720 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800473e:	4b3d      	ldr	r3, [pc, #244]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 8004740:	685b      	ldr	r3, [r3, #4]
 8004742:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	691b      	ldr	r3, [r3, #16]
 800474a:	061b      	lsls	r3, r3, #24
 800474c:	4939      	ldr	r1, [pc, #228]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 800474e:	4313      	orrs	r3, r2
 8004750:	604b      	str	r3, [r1, #4]
 8004752:	e01a      	b.n	800478a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004754:	4b37      	ldr	r3, [pc, #220]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a36      	ldr	r2, [pc, #216]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 800475a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800475e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004760:	f7fd fb88 	bl	8001e74 <HAL_GetTick>
 8004764:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004766:	e008      	b.n	800477a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004768:	f7fd fb84 	bl	8001e74 <HAL_GetTick>
 800476c:	4602      	mov	r2, r0
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	1ad3      	subs	r3, r2, r3
 8004772:	2b02      	cmp	r3, #2
 8004774:	d901      	bls.n	800477a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8004776:	2303      	movs	r3, #3
 8004778:	e218      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800477a:	4b2e      	ldr	r3, [pc, #184]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004782:	2b00      	cmp	r3, #0
 8004784:	d1f0      	bne.n	8004768 <HAL_RCC_OscConfig+0x1e0>
 8004786:	e000      	b.n	800478a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004788:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 0308 	and.w	r3, r3, #8
 8004792:	2b00      	cmp	r3, #0
 8004794:	d03c      	beq.n	8004810 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	695b      	ldr	r3, [r3, #20]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d01c      	beq.n	80047d8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800479e:	4b25      	ldr	r3, [pc, #148]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 80047a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047a4:	4a23      	ldr	r2, [pc, #140]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 80047a6:	f043 0301 	orr.w	r3, r3, #1
 80047aa:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047ae:	f7fd fb61 	bl	8001e74 <HAL_GetTick>
 80047b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047b4:	e008      	b.n	80047c8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047b6:	f7fd fb5d 	bl	8001e74 <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d901      	bls.n	80047c8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e1f1      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80047c8:	4b1a      	ldr	r3, [pc, #104]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 80047ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047ce:	f003 0302 	and.w	r3, r3, #2
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d0ef      	beq.n	80047b6 <HAL_RCC_OscConfig+0x22e>
 80047d6:	e01b      	b.n	8004810 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047d8:	4b16      	ldr	r3, [pc, #88]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 80047da:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80047de:	4a15      	ldr	r2, [pc, #84]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 80047e0:	f023 0301 	bic.w	r3, r3, #1
 80047e4:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047e8:	f7fd fb44 	bl	8001e74 <HAL_GetTick>
 80047ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80047ee:	e008      	b.n	8004802 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80047f0:	f7fd fb40 	bl	8001e74 <HAL_GetTick>
 80047f4:	4602      	mov	r2, r0
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	2b02      	cmp	r3, #2
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e1d4      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004802:	4b0c      	ldr	r3, [pc, #48]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 8004804:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004808:	f003 0302 	and.w	r3, r3, #2
 800480c:	2b00      	cmp	r3, #0
 800480e:	d1ef      	bne.n	80047f0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f003 0304 	and.w	r3, r3, #4
 8004818:	2b00      	cmp	r3, #0
 800481a:	f000 80ab 	beq.w	8004974 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800481e:	2300      	movs	r3, #0
 8004820:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004822:	4b04      	ldr	r3, [pc, #16]	; (8004834 <HAL_RCC_OscConfig+0x2ac>)
 8004824:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004826:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800482a:	2b00      	cmp	r3, #0
 800482c:	d106      	bne.n	800483c <HAL_RCC_OscConfig+0x2b4>
 800482e:	2301      	movs	r3, #1
 8004830:	e005      	b.n	800483e <HAL_RCC_OscConfig+0x2b6>
 8004832:	bf00      	nop
 8004834:	40021000 	.word	0x40021000
 8004838:	20000004 	.word	0x20000004
 800483c:	2300      	movs	r3, #0
 800483e:	2b00      	cmp	r3, #0
 8004840:	d00d      	beq.n	800485e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004842:	4baf      	ldr	r3, [pc, #700]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004844:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004846:	4aae      	ldr	r2, [pc, #696]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004848:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800484c:	6593      	str	r3, [r2, #88]	; 0x58
 800484e:	4bac      	ldr	r3, [pc, #688]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004852:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004856:	60fb      	str	r3, [r7, #12]
 8004858:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800485a:	2301      	movs	r3, #1
 800485c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800485e:	4ba9      	ldr	r3, [pc, #676]	; (8004b04 <HAL_RCC_OscConfig+0x57c>)
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004866:	2b00      	cmp	r3, #0
 8004868:	d118      	bne.n	800489c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800486a:	4ba6      	ldr	r3, [pc, #664]	; (8004b04 <HAL_RCC_OscConfig+0x57c>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	4aa5      	ldr	r2, [pc, #660]	; (8004b04 <HAL_RCC_OscConfig+0x57c>)
 8004870:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004874:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004876:	f7fd fafd 	bl	8001e74 <HAL_GetTick>
 800487a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800487c:	e008      	b.n	8004890 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800487e:	f7fd faf9 	bl	8001e74 <HAL_GetTick>
 8004882:	4602      	mov	r2, r0
 8004884:	693b      	ldr	r3, [r7, #16]
 8004886:	1ad3      	subs	r3, r2, r3
 8004888:	2b02      	cmp	r3, #2
 800488a:	d901      	bls.n	8004890 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800488c:	2303      	movs	r3, #3
 800488e:	e18d      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004890:	4b9c      	ldr	r3, [pc, #624]	; (8004b04 <HAL_RCC_OscConfig+0x57c>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004898:	2b00      	cmp	r3, #0
 800489a:	d0f0      	beq.n	800487e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	689b      	ldr	r3, [r3, #8]
 80048a0:	2b01      	cmp	r3, #1
 80048a2:	d108      	bne.n	80048b6 <HAL_RCC_OscConfig+0x32e>
 80048a4:	4b96      	ldr	r3, [pc, #600]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 80048a6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048aa:	4a95      	ldr	r2, [pc, #596]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 80048ac:	f043 0301 	orr.w	r3, r3, #1
 80048b0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048b4:	e024      	b.n	8004900 <HAL_RCC_OscConfig+0x378>
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	2b05      	cmp	r3, #5
 80048bc:	d110      	bne.n	80048e0 <HAL_RCC_OscConfig+0x358>
 80048be:	4b90      	ldr	r3, [pc, #576]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 80048c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048c4:	4a8e      	ldr	r2, [pc, #568]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 80048c6:	f043 0304 	orr.w	r3, r3, #4
 80048ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048ce:	4b8c      	ldr	r3, [pc, #560]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 80048d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048d4:	4a8a      	ldr	r2, [pc, #552]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 80048d6:	f043 0301 	orr.w	r3, r3, #1
 80048da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048de:	e00f      	b.n	8004900 <HAL_RCC_OscConfig+0x378>
 80048e0:	4b87      	ldr	r3, [pc, #540]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 80048e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048e6:	4a86      	ldr	r2, [pc, #536]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 80048e8:	f023 0301 	bic.w	r3, r3, #1
 80048ec:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80048f0:	4b83      	ldr	r3, [pc, #524]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 80048f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80048f6:	4a82      	ldr	r2, [pc, #520]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 80048f8:	f023 0304 	bic.w	r3, r3, #4
 80048fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	689b      	ldr	r3, [r3, #8]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d016      	beq.n	8004936 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004908:	f7fd fab4 	bl	8001e74 <HAL_GetTick>
 800490c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800490e:	e00a      	b.n	8004926 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004910:	f7fd fab0 	bl	8001e74 <HAL_GetTick>
 8004914:	4602      	mov	r2, r0
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	1ad3      	subs	r3, r2, r3
 800491a:	f241 3288 	movw	r2, #5000	; 0x1388
 800491e:	4293      	cmp	r3, r2
 8004920:	d901      	bls.n	8004926 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8004922:	2303      	movs	r3, #3
 8004924:	e142      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004926:	4b76      	ldr	r3, [pc, #472]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004928:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800492c:	f003 0302 	and.w	r3, r3, #2
 8004930:	2b00      	cmp	r3, #0
 8004932:	d0ed      	beq.n	8004910 <HAL_RCC_OscConfig+0x388>
 8004934:	e015      	b.n	8004962 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004936:	f7fd fa9d 	bl	8001e74 <HAL_GetTick>
 800493a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800493c:	e00a      	b.n	8004954 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800493e:	f7fd fa99 	bl	8001e74 <HAL_GetTick>
 8004942:	4602      	mov	r2, r0
 8004944:	693b      	ldr	r3, [r7, #16]
 8004946:	1ad3      	subs	r3, r2, r3
 8004948:	f241 3288 	movw	r2, #5000	; 0x1388
 800494c:	4293      	cmp	r3, r2
 800494e:	d901      	bls.n	8004954 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8004950:	2303      	movs	r3, #3
 8004952:	e12b      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004954:	4b6a      	ldr	r3, [pc, #424]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004956:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800495a:	f003 0302 	and.w	r3, r3, #2
 800495e:	2b00      	cmp	r3, #0
 8004960:	d1ed      	bne.n	800493e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004962:	7ffb      	ldrb	r3, [r7, #31]
 8004964:	2b01      	cmp	r3, #1
 8004966:	d105      	bne.n	8004974 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004968:	4b65      	ldr	r3, [pc, #404]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 800496a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800496c:	4a64      	ldr	r2, [pc, #400]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 800496e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004972:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	f003 0320 	and.w	r3, r3, #32
 800497c:	2b00      	cmp	r3, #0
 800497e:	d03c      	beq.n	80049fa <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	699b      	ldr	r3, [r3, #24]
 8004984:	2b00      	cmp	r3, #0
 8004986:	d01c      	beq.n	80049c2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004988:	4b5d      	ldr	r3, [pc, #372]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 800498a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800498e:	4a5c      	ldr	r2, [pc, #368]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004990:	f043 0301 	orr.w	r3, r3, #1
 8004994:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004998:	f7fd fa6c 	bl	8001e74 <HAL_GetTick>
 800499c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800499e:	e008      	b.n	80049b2 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049a0:	f7fd fa68 	bl	8001e74 <HAL_GetTick>
 80049a4:	4602      	mov	r2, r0
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	1ad3      	subs	r3, r2, r3
 80049aa:	2b02      	cmp	r3, #2
 80049ac:	d901      	bls.n	80049b2 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80049ae:	2303      	movs	r3, #3
 80049b0:	e0fc      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80049b2:	4b53      	ldr	r3, [pc, #332]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 80049b4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80049b8:	f003 0302 	and.w	r3, r3, #2
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d0ef      	beq.n	80049a0 <HAL_RCC_OscConfig+0x418>
 80049c0:	e01b      	b.n	80049fa <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80049c2:	4b4f      	ldr	r3, [pc, #316]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 80049c4:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80049c8:	4a4d      	ldr	r2, [pc, #308]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 80049ca:	f023 0301 	bic.w	r3, r3, #1
 80049ce:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80049d2:	f7fd fa4f 	bl	8001e74 <HAL_GetTick>
 80049d6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80049d8:	e008      	b.n	80049ec <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80049da:	f7fd fa4b 	bl	8001e74 <HAL_GetTick>
 80049de:	4602      	mov	r2, r0
 80049e0:	693b      	ldr	r3, [r7, #16]
 80049e2:	1ad3      	subs	r3, r2, r3
 80049e4:	2b02      	cmp	r3, #2
 80049e6:	d901      	bls.n	80049ec <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 80049e8:	2303      	movs	r3, #3
 80049ea:	e0df      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80049ec:	4b44      	ldr	r3, [pc, #272]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 80049ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80049f2:	f003 0302 	and.w	r3, r3, #2
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d1ef      	bne.n	80049da <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	69db      	ldr	r3, [r3, #28]
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	f000 80d3 	beq.w	8004baa <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004a04:	4b3e      	ldr	r3, [pc, #248]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	f003 030c 	and.w	r3, r3, #12
 8004a0c:	2b0c      	cmp	r3, #12
 8004a0e:	f000 808d 	beq.w	8004b2c <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	69db      	ldr	r3, [r3, #28]
 8004a16:	2b02      	cmp	r3, #2
 8004a18:	d15a      	bne.n	8004ad0 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a1a:	4b39      	ldr	r3, [pc, #228]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a38      	ldr	r2, [pc, #224]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004a20:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004a24:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a26:	f7fd fa25 	bl	8001e74 <HAL_GetTick>
 8004a2a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a2c:	e008      	b.n	8004a40 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004a2e:	f7fd fa21 	bl	8001e74 <HAL_GetTick>
 8004a32:	4602      	mov	r2, r0
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	1ad3      	subs	r3, r2, r3
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d901      	bls.n	8004a40 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	e0b5      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004a40:	4b2f      	ldr	r3, [pc, #188]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d1f0      	bne.n	8004a2e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004a4c:	4b2c      	ldr	r3, [pc, #176]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004a4e:	68da      	ldr	r2, [r3, #12]
 8004a50:	4b2d      	ldr	r3, [pc, #180]	; (8004b08 <HAL_RCC_OscConfig+0x580>)
 8004a52:	4013      	ands	r3, r2
 8004a54:	687a      	ldr	r2, [r7, #4]
 8004a56:	6a11      	ldr	r1, [r2, #32]
 8004a58:	687a      	ldr	r2, [r7, #4]
 8004a5a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a5c:	3a01      	subs	r2, #1
 8004a5e:	0112      	lsls	r2, r2, #4
 8004a60:	4311      	orrs	r1, r2
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004a66:	0212      	lsls	r2, r2, #8
 8004a68:	4311      	orrs	r1, r2
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004a6e:	0852      	lsrs	r2, r2, #1
 8004a70:	3a01      	subs	r2, #1
 8004a72:	0552      	lsls	r2, r2, #21
 8004a74:	4311      	orrs	r1, r2
 8004a76:	687a      	ldr	r2, [r7, #4]
 8004a78:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004a7a:	0852      	lsrs	r2, r2, #1
 8004a7c:	3a01      	subs	r2, #1
 8004a7e:	0652      	lsls	r2, r2, #25
 8004a80:	4311      	orrs	r1, r2
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004a86:	06d2      	lsls	r2, r2, #27
 8004a88:	430a      	orrs	r2, r1
 8004a8a:	491d      	ldr	r1, [pc, #116]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004a8c:	4313      	orrs	r3, r2
 8004a8e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004a90:	4b1b      	ldr	r3, [pc, #108]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	4a1a      	ldr	r2, [pc, #104]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004a96:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004a9a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004a9c:	4b18      	ldr	r3, [pc, #96]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004a9e:	68db      	ldr	r3, [r3, #12]
 8004aa0:	4a17      	ldr	r2, [pc, #92]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004aa2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004aa6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004aa8:	f7fd f9e4 	bl	8001e74 <HAL_GetTick>
 8004aac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004aae:	e008      	b.n	8004ac2 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004ab0:	f7fd f9e0 	bl	8001e74 <HAL_GetTick>
 8004ab4:	4602      	mov	r2, r0
 8004ab6:	693b      	ldr	r3, [r7, #16]
 8004ab8:	1ad3      	subs	r3, r2, r3
 8004aba:	2b02      	cmp	r3, #2
 8004abc:	d901      	bls.n	8004ac2 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8004abe:	2303      	movs	r3, #3
 8004ac0:	e074      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004ac2:	4b0f      	ldr	r3, [pc, #60]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d0f0      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x528>
 8004ace:	e06c      	b.n	8004baa <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ad0:	4b0b      	ldr	r3, [pc, #44]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a0a      	ldr	r2, [pc, #40]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004ad6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004ada:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8004adc:	4b08      	ldr	r3, [pc, #32]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004ade:	68db      	ldr	r3, [r3, #12]
 8004ae0:	4a07      	ldr	r2, [pc, #28]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004ae2:	f023 0303 	bic.w	r3, r3, #3
 8004ae6:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8004ae8:	4b05      	ldr	r3, [pc, #20]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004aea:	68db      	ldr	r3, [r3, #12]
 8004aec:	4a04      	ldr	r2, [pc, #16]	; (8004b00 <HAL_RCC_OscConfig+0x578>)
 8004aee:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004af2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004af6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004af8:	f7fd f9bc 	bl	8001e74 <HAL_GetTick>
 8004afc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004afe:	e00e      	b.n	8004b1e <HAL_RCC_OscConfig+0x596>
 8004b00:	40021000 	.word	0x40021000
 8004b04:	40007000 	.word	0x40007000
 8004b08:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004b0c:	f7fd f9b2 	bl	8001e74 <HAL_GetTick>
 8004b10:	4602      	mov	r2, r0
 8004b12:	693b      	ldr	r3, [r7, #16]
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	2b02      	cmp	r3, #2
 8004b18:	d901      	bls.n	8004b1e <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	e046      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004b1e:	4b25      	ldr	r3, [pc, #148]	; (8004bb4 <HAL_RCC_OscConfig+0x62c>)
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d1f0      	bne.n	8004b0c <HAL_RCC_OscConfig+0x584>
 8004b2a:	e03e      	b.n	8004baa <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	69db      	ldr	r3, [r3, #28]
 8004b30:	2b01      	cmp	r3, #1
 8004b32:	d101      	bne.n	8004b38 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8004b34:	2301      	movs	r3, #1
 8004b36:	e039      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8004b38:	4b1e      	ldr	r3, [pc, #120]	; (8004bb4 <HAL_RCC_OscConfig+0x62c>)
 8004b3a:	68db      	ldr	r3, [r3, #12]
 8004b3c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b3e:	697b      	ldr	r3, [r7, #20]
 8004b40:	f003 0203 	and.w	r2, r3, #3
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	6a1b      	ldr	r3, [r3, #32]
 8004b48:	429a      	cmp	r2, r3
 8004b4a:	d12c      	bne.n	8004ba6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004b4c:	697b      	ldr	r3, [r7, #20]
 8004b4e:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b56:	3b01      	subs	r3, #1
 8004b58:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004b5a:	429a      	cmp	r2, r3
 8004b5c:	d123      	bne.n	8004ba6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b5e:	697b      	ldr	r3, [r7, #20]
 8004b60:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b68:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004b6a:	429a      	cmp	r2, r3
 8004b6c:	d11b      	bne.n	8004ba6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004b6e:	697b      	ldr	r3, [r7, #20]
 8004b70:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b78:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d113      	bne.n	8004ba6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004b7e:	697b      	ldr	r3, [r7, #20]
 8004b80:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b88:	085b      	lsrs	r3, r3, #1
 8004b8a:	3b01      	subs	r3, #1
 8004b8c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004b8e:	429a      	cmp	r2, r3
 8004b90:	d109      	bne.n	8004ba6 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004b92:	697b      	ldr	r3, [r7, #20]
 8004b94:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b9c:	085b      	lsrs	r3, r3, #1
 8004b9e:	3b01      	subs	r3, #1
 8004ba0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d001      	beq.n	8004baa <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e000      	b.n	8004bac <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8004baa:	2300      	movs	r3, #0
}
 8004bac:	4618      	mov	r0, r3
 8004bae:	3720      	adds	r7, #32
 8004bb0:	46bd      	mov	sp, r7
 8004bb2:	bd80      	pop	{r7, pc}
 8004bb4:	40021000 	.word	0x40021000

08004bb8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004bb8:	b580      	push	{r7, lr}
 8004bba:	b086      	sub	sp, #24
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	6078      	str	r0, [r7, #4]
 8004bc0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	d101      	bne.n	8004bd0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	e11e      	b.n	8004e0e <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004bd0:	4b91      	ldr	r3, [pc, #580]	; (8004e18 <HAL_RCC_ClockConfig+0x260>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	f003 030f 	and.w	r3, r3, #15
 8004bd8:	683a      	ldr	r2, [r7, #0]
 8004bda:	429a      	cmp	r2, r3
 8004bdc:	d910      	bls.n	8004c00 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bde:	4b8e      	ldr	r3, [pc, #568]	; (8004e18 <HAL_RCC_ClockConfig+0x260>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f023 020f 	bic.w	r2, r3, #15
 8004be6:	498c      	ldr	r1, [pc, #560]	; (8004e18 <HAL_RCC_ClockConfig+0x260>)
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	4313      	orrs	r3, r2
 8004bec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bee:	4b8a      	ldr	r3, [pc, #552]	; (8004e18 <HAL_RCC_ClockConfig+0x260>)
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f003 030f 	and.w	r3, r3, #15
 8004bf6:	683a      	ldr	r2, [r7, #0]
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d001      	beq.n	8004c00 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	e106      	b.n	8004e0e <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	f003 0301 	and.w	r3, r3, #1
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d073      	beq.n	8004cf4 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	2b03      	cmp	r3, #3
 8004c12:	d129      	bne.n	8004c68 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004c14:	4b81      	ldr	r3, [pc, #516]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d101      	bne.n	8004c24 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	e0f4      	b.n	8004e0e <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8004c24:	f000 f966 	bl	8004ef4 <RCC_GetSysClockFreqFromPLLSource>
 8004c28:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8004c2a:	693b      	ldr	r3, [r7, #16]
 8004c2c:	4a7c      	ldr	r2, [pc, #496]	; (8004e20 <HAL_RCC_ClockConfig+0x268>)
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d93f      	bls.n	8004cb2 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004c32:	4b7a      	ldr	r3, [pc, #488]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d009      	beq.n	8004c52 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d033      	beq.n	8004cb2 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d12f      	bne.n	8004cb2 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004c52:	4b72      	ldr	r3, [pc, #456]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004c54:	689b      	ldr	r3, [r3, #8]
 8004c56:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004c5a:	4a70      	ldr	r2, [pc, #448]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004c5c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c60:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004c62:	2380      	movs	r3, #128	; 0x80
 8004c64:	617b      	str	r3, [r7, #20]
 8004c66:	e024      	b.n	8004cb2 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	685b      	ldr	r3, [r3, #4]
 8004c6c:	2b02      	cmp	r3, #2
 8004c6e:	d107      	bne.n	8004c80 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004c70:	4b6a      	ldr	r3, [pc, #424]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d109      	bne.n	8004c90 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004c7c:	2301      	movs	r3, #1
 8004c7e:	e0c6      	b.n	8004e0e <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c80:	4b66      	ldr	r3, [pc, #408]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d101      	bne.n	8004c90 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	e0be      	b.n	8004e0e <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8004c90:	f000 f8ce 	bl	8004e30 <HAL_RCC_GetSysClockFreq>
 8004c94:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8004c96:	693b      	ldr	r3, [r7, #16]
 8004c98:	4a61      	ldr	r2, [pc, #388]	; (8004e20 <HAL_RCC_ClockConfig+0x268>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d909      	bls.n	8004cb2 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004c9e:	4b5f      	ldr	r3, [pc, #380]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004ca0:	689b      	ldr	r3, [r3, #8]
 8004ca2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004ca6:	4a5d      	ldr	r2, [pc, #372]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004ca8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004cac:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8004cae:	2380      	movs	r3, #128	; 0x80
 8004cb0:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004cb2:	4b5a      	ldr	r3, [pc, #360]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004cb4:	689b      	ldr	r3, [r3, #8]
 8004cb6:	f023 0203 	bic.w	r2, r3, #3
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	4957      	ldr	r1, [pc, #348]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cc4:	f7fd f8d6 	bl	8001e74 <HAL_GetTick>
 8004cc8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004cca:	e00a      	b.n	8004ce2 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004ccc:	f7fd f8d2 	bl	8001e74 <HAL_GetTick>
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	1ad3      	subs	r3, r2, r3
 8004cd6:	f241 3288 	movw	r2, #5000	; 0x1388
 8004cda:	4293      	cmp	r3, r2
 8004cdc:	d901      	bls.n	8004ce2 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8004cde:	2303      	movs	r3, #3
 8004ce0:	e095      	b.n	8004e0e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004ce2:	4b4e      	ldr	r3, [pc, #312]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004ce4:	689b      	ldr	r3, [r3, #8]
 8004ce6:	f003 020c 	and.w	r2, r3, #12
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	009b      	lsls	r3, r3, #2
 8004cf0:	429a      	cmp	r2, r3
 8004cf2:	d1eb      	bne.n	8004ccc <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	f003 0302 	and.w	r3, r3, #2
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d023      	beq.n	8004d48 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f003 0304 	and.w	r3, r3, #4
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d005      	beq.n	8004d18 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004d0c:	4b43      	ldr	r3, [pc, #268]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	4a42      	ldr	r2, [pc, #264]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004d12:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004d16:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f003 0308 	and.w	r3, r3, #8
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d007      	beq.n	8004d34 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8004d24:	4b3d      	ldr	r3, [pc, #244]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004d26:	689b      	ldr	r3, [r3, #8]
 8004d28:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8004d2c:	4a3b      	ldr	r2, [pc, #236]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004d2e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004d32:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004d34:	4b39      	ldr	r3, [pc, #228]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004d36:	689b      	ldr	r3, [r3, #8]
 8004d38:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	689b      	ldr	r3, [r3, #8]
 8004d40:	4936      	ldr	r1, [pc, #216]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004d42:	4313      	orrs	r3, r2
 8004d44:	608b      	str	r3, [r1, #8]
 8004d46:	e008      	b.n	8004d5a <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8004d48:	697b      	ldr	r3, [r7, #20]
 8004d4a:	2b80      	cmp	r3, #128	; 0x80
 8004d4c:	d105      	bne.n	8004d5a <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8004d4e:	4b33      	ldr	r3, [pc, #204]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	4a32      	ldr	r2, [pc, #200]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004d54:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004d58:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004d5a:	4b2f      	ldr	r3, [pc, #188]	; (8004e18 <HAL_RCC_ClockConfig+0x260>)
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f003 030f 	and.w	r3, r3, #15
 8004d62:	683a      	ldr	r2, [r7, #0]
 8004d64:	429a      	cmp	r2, r3
 8004d66:	d21d      	bcs.n	8004da4 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d68:	4b2b      	ldr	r3, [pc, #172]	; (8004e18 <HAL_RCC_ClockConfig+0x260>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f023 020f 	bic.w	r2, r3, #15
 8004d70:	4929      	ldr	r1, [pc, #164]	; (8004e18 <HAL_RCC_ClockConfig+0x260>)
 8004d72:	683b      	ldr	r3, [r7, #0]
 8004d74:	4313      	orrs	r3, r2
 8004d76:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8004d78:	f7fd f87c 	bl	8001e74 <HAL_GetTick>
 8004d7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d7e:	e00a      	b.n	8004d96 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d80:	f7fd f878 	bl	8001e74 <HAL_GetTick>
 8004d84:	4602      	mov	r2, r0
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	1ad3      	subs	r3, r2, r3
 8004d8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d901      	bls.n	8004d96 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8004d92:	2303      	movs	r3, #3
 8004d94:	e03b      	b.n	8004e0e <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d96:	4b20      	ldr	r3, [pc, #128]	; (8004e18 <HAL_RCC_ClockConfig+0x260>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 030f 	and.w	r3, r3, #15
 8004d9e:	683a      	ldr	r2, [r7, #0]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d1ed      	bne.n	8004d80 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f003 0304 	and.w	r3, r3, #4
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d008      	beq.n	8004dc2 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004db0:	4b1a      	ldr	r3, [pc, #104]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	4917      	ldr	r1, [pc, #92]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004dbe:	4313      	orrs	r3, r2
 8004dc0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f003 0308 	and.w	r3, r3, #8
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d009      	beq.n	8004de2 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004dce:	4b13      	ldr	r3, [pc, #76]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004dd0:	689b      	ldr	r3, [r3, #8]
 8004dd2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	691b      	ldr	r3, [r3, #16]
 8004dda:	00db      	lsls	r3, r3, #3
 8004ddc:	490f      	ldr	r1, [pc, #60]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004dde:	4313      	orrs	r3, r2
 8004de0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004de2:	f000 f825 	bl	8004e30 <HAL_RCC_GetSysClockFreq>
 8004de6:	4602      	mov	r2, r0
 8004de8:	4b0c      	ldr	r3, [pc, #48]	; (8004e1c <HAL_RCC_ClockConfig+0x264>)
 8004dea:	689b      	ldr	r3, [r3, #8]
 8004dec:	091b      	lsrs	r3, r3, #4
 8004dee:	f003 030f 	and.w	r3, r3, #15
 8004df2:	490c      	ldr	r1, [pc, #48]	; (8004e24 <HAL_RCC_ClockConfig+0x26c>)
 8004df4:	5ccb      	ldrb	r3, [r1, r3]
 8004df6:	f003 031f 	and.w	r3, r3, #31
 8004dfa:	fa22 f303 	lsr.w	r3, r2, r3
 8004dfe:	4a0a      	ldr	r2, [pc, #40]	; (8004e28 <HAL_RCC_ClockConfig+0x270>)
 8004e00:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8004e02:	4b0a      	ldr	r3, [pc, #40]	; (8004e2c <HAL_RCC_ClockConfig+0x274>)
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4618      	mov	r0, r3
 8004e08:	f7fc ffe8 	bl	8001ddc <HAL_InitTick>
 8004e0c:	4603      	mov	r3, r0
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3718      	adds	r7, #24
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}
 8004e16:	bf00      	nop
 8004e18:	40022000 	.word	0x40022000
 8004e1c:	40021000 	.word	0x40021000
 8004e20:	04c4b400 	.word	0x04c4b400
 8004e24:	08008e14 	.word	0x08008e14
 8004e28:	20000000 	.word	0x20000000
 8004e2c:	20000004 	.word	0x20000004

08004e30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004e30:	b480      	push	{r7}
 8004e32:	b087      	sub	sp, #28
 8004e34:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8004e36:	4b2c      	ldr	r3, [pc, #176]	; (8004ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e38:	689b      	ldr	r3, [r3, #8]
 8004e3a:	f003 030c 	and.w	r3, r3, #12
 8004e3e:	2b04      	cmp	r3, #4
 8004e40:	d102      	bne.n	8004e48 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004e42:	4b2a      	ldr	r3, [pc, #168]	; (8004eec <HAL_RCC_GetSysClockFreq+0xbc>)
 8004e44:	613b      	str	r3, [r7, #16]
 8004e46:	e047      	b.n	8004ed8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8004e48:	4b27      	ldr	r3, [pc, #156]	; (8004ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	f003 030c 	and.w	r3, r3, #12
 8004e50:	2b08      	cmp	r3, #8
 8004e52:	d102      	bne.n	8004e5a <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004e54:	4b26      	ldr	r3, [pc, #152]	; (8004ef0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004e56:	613b      	str	r3, [r7, #16]
 8004e58:	e03e      	b.n	8004ed8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8004e5a:	4b23      	ldr	r3, [pc, #140]	; (8004ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e5c:	689b      	ldr	r3, [r3, #8]
 8004e5e:	f003 030c 	and.w	r3, r3, #12
 8004e62:	2b0c      	cmp	r3, #12
 8004e64:	d136      	bne.n	8004ed4 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004e66:	4b20      	ldr	r3, [pc, #128]	; (8004ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e68:	68db      	ldr	r3, [r3, #12]
 8004e6a:	f003 0303 	and.w	r3, r3, #3
 8004e6e:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004e70:	4b1d      	ldr	r3, [pc, #116]	; (8004ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e72:	68db      	ldr	r3, [r3, #12]
 8004e74:	091b      	lsrs	r3, r3, #4
 8004e76:	f003 030f 	and.w	r3, r3, #15
 8004e7a:	3301      	adds	r3, #1
 8004e7c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	2b03      	cmp	r3, #3
 8004e82:	d10c      	bne.n	8004e9e <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004e84:	4a1a      	ldr	r2, [pc, #104]	; (8004ef0 <HAL_RCC_GetSysClockFreq+0xc0>)
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e8c:	4a16      	ldr	r2, [pc, #88]	; (8004ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004e8e:	68d2      	ldr	r2, [r2, #12]
 8004e90:	0a12      	lsrs	r2, r2, #8
 8004e92:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004e96:	fb02 f303 	mul.w	r3, r2, r3
 8004e9a:	617b      	str	r3, [r7, #20]
      break;
 8004e9c:	e00c      	b.n	8004eb8 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004e9e:	4a13      	ldr	r2, [pc, #76]	; (8004eec <HAL_RCC_GetSysClockFreq+0xbc>)
 8004ea0:	68bb      	ldr	r3, [r7, #8]
 8004ea2:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ea6:	4a10      	ldr	r2, [pc, #64]	; (8004ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004ea8:	68d2      	ldr	r2, [r2, #12]
 8004eaa:	0a12      	lsrs	r2, r2, #8
 8004eac:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004eb0:	fb02 f303 	mul.w	r3, r2, r3
 8004eb4:	617b      	str	r3, [r7, #20]
      break;
 8004eb6:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004eb8:	4b0b      	ldr	r3, [pc, #44]	; (8004ee8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8004eba:	68db      	ldr	r3, [r3, #12]
 8004ebc:	0e5b      	lsrs	r3, r3, #25
 8004ebe:	f003 0303 	and.w	r3, r3, #3
 8004ec2:	3301      	adds	r3, #1
 8004ec4:	005b      	lsls	r3, r3, #1
 8004ec6:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8004ec8:	697a      	ldr	r2, [r7, #20]
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ed0:	613b      	str	r3, [r7, #16]
 8004ed2:	e001      	b.n	8004ed8 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8004ed4:	2300      	movs	r3, #0
 8004ed6:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8004ed8:	693b      	ldr	r3, [r7, #16]
}
 8004eda:	4618      	mov	r0, r3
 8004edc:	371c      	adds	r7, #28
 8004ede:	46bd      	mov	sp, r7
 8004ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ee4:	4770      	bx	lr
 8004ee6:	bf00      	nop
 8004ee8:	40021000 	.word	0x40021000
 8004eec:	00f42400 	.word	0x00f42400
 8004ef0:	016e3600 	.word	0x016e3600

08004ef4 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004ef4:	b480      	push	{r7}
 8004ef6:	b087      	sub	sp, #28
 8004ef8:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004efa:	4b1e      	ldr	r3, [pc, #120]	; (8004f74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004efc:	68db      	ldr	r3, [r3, #12]
 8004efe:	f003 0303 	and.w	r3, r3, #3
 8004f02:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004f04:	4b1b      	ldr	r3, [pc, #108]	; (8004f74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004f06:	68db      	ldr	r3, [r3, #12]
 8004f08:	091b      	lsrs	r3, r3, #4
 8004f0a:	f003 030f 	and.w	r3, r3, #15
 8004f0e:	3301      	adds	r3, #1
 8004f10:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	2b03      	cmp	r3, #3
 8004f16:	d10c      	bne.n	8004f32 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004f18:	4a17      	ldr	r2, [pc, #92]	; (8004f78 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f20:	4a14      	ldr	r2, [pc, #80]	; (8004f74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004f22:	68d2      	ldr	r2, [r2, #12]
 8004f24:	0a12      	lsrs	r2, r2, #8
 8004f26:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004f2a:	fb02 f303 	mul.w	r3, r2, r3
 8004f2e:	617b      	str	r3, [r7, #20]
    break;
 8004f30:	e00c      	b.n	8004f4c <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8004f32:	4a12      	ldr	r2, [pc, #72]	; (8004f7c <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f3a:	4a0e      	ldr	r2, [pc, #56]	; (8004f74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004f3c:	68d2      	ldr	r2, [r2, #12]
 8004f3e:	0a12      	lsrs	r2, r2, #8
 8004f40:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004f44:	fb02 f303 	mul.w	r3, r2, r3
 8004f48:	617b      	str	r3, [r7, #20]
    break;
 8004f4a:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004f4c:	4b09      	ldr	r3, [pc, #36]	; (8004f74 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8004f4e:	68db      	ldr	r3, [r3, #12]
 8004f50:	0e5b      	lsrs	r3, r3, #25
 8004f52:	f003 0303 	and.w	r3, r3, #3
 8004f56:	3301      	adds	r3, #1
 8004f58:	005b      	lsls	r3, r3, #1
 8004f5a:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8004f5c:	697a      	ldr	r2, [r7, #20]
 8004f5e:	68bb      	ldr	r3, [r7, #8]
 8004f60:	fbb2 f3f3 	udiv	r3, r2, r3
 8004f64:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8004f66:	687b      	ldr	r3, [r7, #4]
}
 8004f68:	4618      	mov	r0, r3
 8004f6a:	371c      	adds	r7, #28
 8004f6c:	46bd      	mov	sp, r7
 8004f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f72:	4770      	bx	lr
 8004f74:	40021000 	.word	0x40021000
 8004f78:	016e3600 	.word	0x016e3600
 8004f7c:	00f42400 	.word	0x00f42400

08004f80 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	b086      	sub	sp, #24
 8004f84:	af00      	add	r7, sp, #0
 8004f86:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004f88:	2300      	movs	r3, #0
 8004f8a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	f000 8098 	beq.w	80050ce <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004fa2:	4b43      	ldr	r3, [pc, #268]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fa6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d10d      	bne.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004fae:	4b40      	ldr	r3, [pc, #256]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fb2:	4a3f      	ldr	r2, [pc, #252]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fb4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fb8:	6593      	str	r3, [r2, #88]	; 0x58
 8004fba:	4b3d      	ldr	r3, [pc, #244]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8004fbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004fbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fc2:	60bb      	str	r3, [r7, #8]
 8004fc4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004fc6:	2301      	movs	r3, #1
 8004fc8:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004fca:	4b3a      	ldr	r3, [pc, #232]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a39      	ldr	r2, [pc, #228]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004fd0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fd4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004fd6:	f7fc ff4d 	bl	8001e74 <HAL_GetTick>
 8004fda:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004fdc:	e009      	b.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004fde:	f7fc ff49 	bl	8001e74 <HAL_GetTick>
 8004fe2:	4602      	mov	r2, r0
 8004fe4:	68fb      	ldr	r3, [r7, #12]
 8004fe6:	1ad3      	subs	r3, r2, r3
 8004fe8:	2b02      	cmp	r3, #2
 8004fea:	d902      	bls.n	8004ff2 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8004fec:	2303      	movs	r3, #3
 8004fee:	74fb      	strb	r3, [r7, #19]
        break;
 8004ff0:	e005      	b.n	8004ffe <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004ff2:	4b30      	ldr	r3, [pc, #192]	; (80050b4 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d0ef      	beq.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8004ffe:	7cfb      	ldrb	r3, [r7, #19]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d159      	bne.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005004:	4b2a      	ldr	r3, [pc, #168]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005006:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800500a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800500e:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d01e      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800501a:	697a      	ldr	r2, [r7, #20]
 800501c:	429a      	cmp	r2, r3
 800501e:	d019      	beq.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005020:	4b23      	ldr	r3, [pc, #140]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005022:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005026:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800502a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800502c:	4b20      	ldr	r3, [pc, #128]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800502e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005032:	4a1f      	ldr	r2, [pc, #124]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005034:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005038:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800503c:	4b1c      	ldr	r3, [pc, #112]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800503e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005042:	4a1b      	ldr	r2, [pc, #108]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005044:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005048:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800504c:	4a18      	ldr	r2, [pc, #96]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800504e:	697b      	ldr	r3, [r7, #20]
 8005050:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	f003 0301 	and.w	r3, r3, #1
 800505a:	2b00      	cmp	r3, #0
 800505c:	d016      	beq.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800505e:	f7fc ff09 	bl	8001e74 <HAL_GetTick>
 8005062:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005064:	e00b      	b.n	800507e <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005066:	f7fc ff05 	bl	8001e74 <HAL_GetTick>
 800506a:	4602      	mov	r2, r0
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	1ad3      	subs	r3, r2, r3
 8005070:	f241 3288 	movw	r2, #5000	; 0x1388
 8005074:	4293      	cmp	r3, r2
 8005076:	d902      	bls.n	800507e <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005078:	2303      	movs	r3, #3
 800507a:	74fb      	strb	r3, [r7, #19]
            break;
 800507c:	e006      	b.n	800508c <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800507e:	4b0c      	ldr	r3, [pc, #48]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005084:	f003 0302 	and.w	r3, r3, #2
 8005088:	2b00      	cmp	r3, #0
 800508a:	d0ec      	beq.n	8005066 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800508c:	7cfb      	ldrb	r3, [r7, #19]
 800508e:	2b00      	cmp	r3, #0
 8005090:	d10b      	bne.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005092:	4b07      	ldr	r3, [pc, #28]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005094:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005098:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80050a0:	4903      	ldr	r1, [pc, #12]	; (80050b0 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80050a2:	4313      	orrs	r3, r2
 80050a4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80050a8:	e008      	b.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80050aa:	7cfb      	ldrb	r3, [r7, #19]
 80050ac:	74bb      	strb	r3, [r7, #18]
 80050ae:	e005      	b.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80050b0:	40021000 	.word	0x40021000
 80050b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050b8:	7cfb      	ldrb	r3, [r7, #19]
 80050ba:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80050bc:	7c7b      	ldrb	r3, [r7, #17]
 80050be:	2b01      	cmp	r3, #1
 80050c0:	d105      	bne.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80050c2:	4baf      	ldr	r3, [pc, #700]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80050c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050c6:	4aae      	ldr	r2, [pc, #696]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80050c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80050cc:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	f003 0301 	and.w	r3, r3, #1
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d00a      	beq.n	80050f0 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80050da:	4ba9      	ldr	r3, [pc, #676]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80050dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050e0:	f023 0203 	bic.w	r2, r3, #3
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	685b      	ldr	r3, [r3, #4]
 80050e8:	49a5      	ldr	r1, [pc, #660]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80050ea:	4313      	orrs	r3, r2
 80050ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	f003 0302 	and.w	r3, r3, #2
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d00a      	beq.n	8005112 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80050fc:	4ba0      	ldr	r3, [pc, #640]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80050fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005102:	f023 020c 	bic.w	r2, r3, #12
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	689b      	ldr	r3, [r3, #8]
 800510a:	499d      	ldr	r1, [pc, #628]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800510c:	4313      	orrs	r3, r2
 800510e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f003 0304 	and.w	r3, r3, #4
 800511a:	2b00      	cmp	r3, #0
 800511c:	d00a      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800511e:	4b98      	ldr	r3, [pc, #608]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005120:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005124:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	4994      	ldr	r1, [pc, #592]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800512e:	4313      	orrs	r3, r2
 8005130:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f003 0308 	and.w	r3, r3, #8
 800513c:	2b00      	cmp	r3, #0
 800513e:	d00a      	beq.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005140:	4b8f      	ldr	r3, [pc, #572]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005146:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	498c      	ldr	r1, [pc, #560]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005150:	4313      	orrs	r3, r2
 8005152:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f003 0310 	and.w	r3, r3, #16
 800515e:	2b00      	cmp	r3, #0
 8005160:	d00a      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005162:	4b87      	ldr	r3, [pc, #540]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005164:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005168:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	695b      	ldr	r3, [r3, #20]
 8005170:	4983      	ldr	r1, [pc, #524]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005172:	4313      	orrs	r3, r2
 8005174:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	f003 0320 	and.w	r3, r3, #32
 8005180:	2b00      	cmp	r3, #0
 8005182:	d00a      	beq.n	800519a <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005184:	4b7e      	ldr	r3, [pc, #504]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005186:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800518a:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	699b      	ldr	r3, [r3, #24]
 8005192:	497b      	ldr	r1, [pc, #492]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005194:	4313      	orrs	r3, r2
 8005196:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d00a      	beq.n	80051bc <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80051a6:	4b76      	ldr	r3, [pc, #472]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80051a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	69db      	ldr	r3, [r3, #28]
 80051b4:	4972      	ldr	r1, [pc, #456]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80051b6:	4313      	orrs	r3, r2
 80051b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d00a      	beq.n	80051de <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80051c8:	4b6d      	ldr	r3, [pc, #436]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80051ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ce:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	6a1b      	ldr	r3, [r3, #32]
 80051d6:	496a      	ldr	r1, [pc, #424]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80051d8:	4313      	orrs	r3, r2
 80051da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00a      	beq.n	8005200 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80051ea:	4b65      	ldr	r3, [pc, #404]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80051ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051f8:	4961      	ldr	r1, [pc, #388]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80051fa:	4313      	orrs	r3, r2
 80051fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005208:	2b00      	cmp	r3, #0
 800520a:	d00a      	beq.n	8005222 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800520c:	4b5c      	ldr	r3, [pc, #368]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800520e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005212:	f023 0203 	bic.w	r2, r3, #3
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800521a:	4959      	ldr	r1, [pc, #356]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800521c:	4313      	orrs	r3, r2
 800521e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800522a:	2b00      	cmp	r3, #0
 800522c:	d00a      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800522e:	4b54      	ldr	r3, [pc, #336]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005230:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005234:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800523c:	4950      	ldr	r1, [pc, #320]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800523e:	4313      	orrs	r3, r2
 8005240:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800524c:	2b00      	cmp	r3, #0
 800524e:	d015      	beq.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005250:	4b4b      	ldr	r3, [pc, #300]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005252:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005256:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800525e:	4948      	ldr	r1, [pc, #288]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005260:	4313      	orrs	r3, r2
 8005262:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800526a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800526e:	d105      	bne.n	800527c <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005270:	4b43      	ldr	r3, [pc, #268]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	4a42      	ldr	r2, [pc, #264]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005276:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800527a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005284:	2b00      	cmp	r3, #0
 8005286:	d015      	beq.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005288:	4b3d      	ldr	r3, [pc, #244]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800528a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800528e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005296:	493a      	ldr	r1, [pc, #232]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005298:	4313      	orrs	r3, r2
 800529a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80052a2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80052a6:	d105      	bne.n	80052b4 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052a8:	4b35      	ldr	r3, [pc, #212]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80052aa:	68db      	ldr	r3, [r3, #12]
 80052ac:	4a34      	ldr	r2, [pc, #208]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80052ae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80052b2:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d015      	beq.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80052c0:	4b2f      	ldr	r3, [pc, #188]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80052c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052c6:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052ce:	492c      	ldr	r1, [pc, #176]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80052d0:	4313      	orrs	r3, r2
 80052d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80052da:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80052de:	d105      	bne.n	80052ec <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80052e0:	4b27      	ldr	r3, [pc, #156]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80052e2:	68db      	ldr	r3, [r3, #12]
 80052e4:	4a26      	ldr	r2, [pc, #152]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80052e6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80052ea:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d015      	beq.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80052f8:	4b21      	ldr	r3, [pc, #132]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 80052fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80052fe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005306:	491e      	ldr	r1, [pc, #120]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005308:	4313      	orrs	r3, r2
 800530a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005312:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005316:	d105      	bne.n	8005324 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005318:	4b19      	ldr	r3, [pc, #100]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800531a:	68db      	ldr	r3, [r3, #12]
 800531c:	4a18      	ldr	r2, [pc, #96]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800531e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005322:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800532c:	2b00      	cmp	r3, #0
 800532e:	d015      	beq.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005330:	4b13      	ldr	r3, [pc, #76]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005332:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005336:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800533e:	4910      	ldr	r1, [pc, #64]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005340:	4313      	orrs	r3, r2
 8005342:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800534a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800534e:	d105      	bne.n	800535c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005350:	4b0b      	ldr	r3, [pc, #44]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005352:	68db      	ldr	r3, [r3, #12]
 8005354:	4a0a      	ldr	r2, [pc, #40]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005356:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800535a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005364:	2b00      	cmp	r3, #0
 8005366:	d018      	beq.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005368:	4b05      	ldr	r3, [pc, #20]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 800536a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800536e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005376:	4902      	ldr	r1, [pc, #8]	; (8005380 <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005378:	4313      	orrs	r3, r2
 800537a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 800537e:	e001      	b.n	8005384 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8005380:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005388:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800538c:	d105      	bne.n	800539a <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800538e:	4b21      	ldr	r3, [pc, #132]	; (8005414 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005390:	68db      	ldr	r3, [r3, #12]
 8005392:	4a20      	ldr	r2, [pc, #128]	; (8005414 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005394:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005398:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d015      	beq.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80053a6:	4b1b      	ldr	r3, [pc, #108]	; (8005414 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80053a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80053ac:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053b4:	4917      	ldr	r1, [pc, #92]	; (8005414 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80053b6:	4313      	orrs	r3, r2
 80053b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053c4:	d105      	bne.n	80053d2 <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80053c6:	4b13      	ldr	r3, [pc, #76]	; (8005414 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	4a12      	ldr	r2, [pc, #72]	; (8005414 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80053cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80053d0:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d015      	beq.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x48a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80053de:	4b0d      	ldr	r3, [pc, #52]	; (8005414 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80053e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80053e4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053ec:	4909      	ldr	r1, [pc, #36]	; (8005414 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 80053ee:	4313      	orrs	r3, r2
 80053f0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80053f8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80053fc:	d105      	bne.n	800540a <HAL_RCCEx_PeriphCLKConfig+0x48a>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80053fe:	4b05      	ldr	r3, [pc, #20]	; (8005414 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005400:	68db      	ldr	r3, [r3, #12]
 8005402:	4a04      	ldr	r2, [pc, #16]	; (8005414 <HAL_RCCEx_PeriphCLKConfig+0x494>)
 8005404:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005408:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800540a:	7cbb      	ldrb	r3, [r7, #18]
}
 800540c:	4618      	mov	r0, r3
 800540e:	3718      	adds	r7, #24
 8005410:	46bd      	mov	sp, r7
 8005412:	bd80      	pop	{r7, pc}
 8005414:	40021000 	.word	0x40021000

08005418 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005418:	b580      	push	{r7, lr}
 800541a:	b082      	sub	sp, #8
 800541c:	af00      	add	r7, sp, #0
 800541e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	2b00      	cmp	r3, #0
 8005424:	d101      	bne.n	800542a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e049      	b.n	80054be <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005430:	b2db      	uxtb	r3, r3
 8005432:	2b00      	cmp	r3, #0
 8005434:	d106      	bne.n	8005444 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2200      	movs	r2, #0
 800543a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f7fc fc52 	bl	8001ce8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2202      	movs	r2, #2
 8005448:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	3304      	adds	r3, #4
 8005454:	4619      	mov	r1, r3
 8005456:	4610      	mov	r0, r2
 8005458:	f000 fb68 	bl	8005b2c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	2201      	movs	r2, #1
 8005460:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2201      	movs	r2, #1
 8005478:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2201      	movs	r2, #1
 8005480:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2201      	movs	r2, #1
 8005488:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	2201      	movs	r2, #1
 8005490:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	2201      	movs	r2, #1
 8005498:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	2201      	movs	r2, #1
 80054a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	2201      	movs	r2, #1
 80054a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2201      	movs	r2, #1
 80054b0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2201      	movs	r2, #1
 80054b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80054bc:	2300      	movs	r3, #0
}
 80054be:	4618      	mov	r0, r3
 80054c0:	3708      	adds	r7, #8
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}
	...

080054c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b085      	sub	sp, #20
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80054d6:	b2db      	uxtb	r3, r3
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d001      	beq.n	80054e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80054dc:	2301      	movs	r3, #1
 80054de:	e054      	b.n	800558a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2202      	movs	r2, #2
 80054e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	68da      	ldr	r2, [r3, #12]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	f042 0201 	orr.w	r2, r2, #1
 80054f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a26      	ldr	r2, [pc, #152]	; (8005598 <HAL_TIM_Base_Start_IT+0xd0>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d022      	beq.n	8005548 <HAL_TIM_Base_Start_IT+0x80>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800550a:	d01d      	beq.n	8005548 <HAL_TIM_Base_Start_IT+0x80>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a22      	ldr	r2, [pc, #136]	; (800559c <HAL_TIM_Base_Start_IT+0xd4>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d018      	beq.n	8005548 <HAL_TIM_Base_Start_IT+0x80>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	4a21      	ldr	r2, [pc, #132]	; (80055a0 <HAL_TIM_Base_Start_IT+0xd8>)
 800551c:	4293      	cmp	r3, r2
 800551e:	d013      	beq.n	8005548 <HAL_TIM_Base_Start_IT+0x80>
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	4a1f      	ldr	r2, [pc, #124]	; (80055a4 <HAL_TIM_Base_Start_IT+0xdc>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d00e      	beq.n	8005548 <HAL_TIM_Base_Start_IT+0x80>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	4a1e      	ldr	r2, [pc, #120]	; (80055a8 <HAL_TIM_Base_Start_IT+0xe0>)
 8005530:	4293      	cmp	r3, r2
 8005532:	d009      	beq.n	8005548 <HAL_TIM_Base_Start_IT+0x80>
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a1c      	ldr	r2, [pc, #112]	; (80055ac <HAL_TIM_Base_Start_IT+0xe4>)
 800553a:	4293      	cmp	r3, r2
 800553c:	d004      	beq.n	8005548 <HAL_TIM_Base_Start_IT+0x80>
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	4a1b      	ldr	r2, [pc, #108]	; (80055b0 <HAL_TIM_Base_Start_IT+0xe8>)
 8005544:	4293      	cmp	r3, r2
 8005546:	d115      	bne.n	8005574 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	689a      	ldr	r2, [r3, #8]
 800554e:	4b19      	ldr	r3, [pc, #100]	; (80055b4 <HAL_TIM_Base_Start_IT+0xec>)
 8005550:	4013      	ands	r3, r2
 8005552:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	2b06      	cmp	r3, #6
 8005558:	d015      	beq.n	8005586 <HAL_TIM_Base_Start_IT+0xbe>
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005560:	d011      	beq.n	8005586 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	681a      	ldr	r2, [r3, #0]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f042 0201 	orr.w	r2, r2, #1
 8005570:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005572:	e008      	b.n	8005586 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	681a      	ldr	r2, [r3, #0]
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	f042 0201 	orr.w	r2, r2, #1
 8005582:	601a      	str	r2, [r3, #0]
 8005584:	e000      	b.n	8005588 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005586:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005588:	2300      	movs	r3, #0
}
 800558a:	4618      	mov	r0, r3
 800558c:	3714      	adds	r7, #20
 800558e:	46bd      	mov	sp, r7
 8005590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005594:	4770      	bx	lr
 8005596:	bf00      	nop
 8005598:	40012c00 	.word	0x40012c00
 800559c:	40000400 	.word	0x40000400
 80055a0:	40000800 	.word	0x40000800
 80055a4:	40000c00 	.word	0x40000c00
 80055a8:	40013400 	.word	0x40013400
 80055ac:	40014000 	.word	0x40014000
 80055b0:	40015000 	.word	0x40015000
 80055b4:	00010007 	.word	0x00010007

080055b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055b8:	b580      	push	{r7, lr}
 80055ba:	b082      	sub	sp, #8
 80055bc:	af00      	add	r7, sp, #0
 80055be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	691b      	ldr	r3, [r3, #16]
 80055c6:	f003 0302 	and.w	r3, r3, #2
 80055ca:	2b02      	cmp	r3, #2
 80055cc:	d122      	bne.n	8005614 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	f003 0302 	and.w	r3, r3, #2
 80055d8:	2b02      	cmp	r3, #2
 80055da:	d11b      	bne.n	8005614 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	f06f 0202 	mvn.w	r2, #2
 80055e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	699b      	ldr	r3, [r3, #24]
 80055f2:	f003 0303 	and.w	r3, r3, #3
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d003      	beq.n	8005602 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f000 fa78 	bl	8005af0 <HAL_TIM_IC_CaptureCallback>
 8005600:	e005      	b.n	800560e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005602:	6878      	ldr	r0, [r7, #4]
 8005604:	f000 fa6a 	bl	8005adc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005608:	6878      	ldr	r0, [r7, #4]
 800560a:	f000 fa7b 	bl	8005b04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	2200      	movs	r2, #0
 8005612:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	691b      	ldr	r3, [r3, #16]
 800561a:	f003 0304 	and.w	r3, r3, #4
 800561e:	2b04      	cmp	r3, #4
 8005620:	d122      	bne.n	8005668 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	f003 0304 	and.w	r3, r3, #4
 800562c:	2b04      	cmp	r3, #4
 800562e:	d11b      	bne.n	8005668 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	f06f 0204 	mvn.w	r2, #4
 8005638:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	2202      	movs	r2, #2
 800563e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	699b      	ldr	r3, [r3, #24]
 8005646:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800564a:	2b00      	cmp	r3, #0
 800564c:	d003      	beq.n	8005656 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f000 fa4e 	bl	8005af0 <HAL_TIM_IC_CaptureCallback>
 8005654:	e005      	b.n	8005662 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005656:	6878      	ldr	r0, [r7, #4]
 8005658:	f000 fa40 	bl	8005adc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f000 fa51 	bl	8005b04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	2200      	movs	r2, #0
 8005666:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	691b      	ldr	r3, [r3, #16]
 800566e:	f003 0308 	and.w	r3, r3, #8
 8005672:	2b08      	cmp	r3, #8
 8005674:	d122      	bne.n	80056bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	68db      	ldr	r3, [r3, #12]
 800567c:	f003 0308 	and.w	r3, r3, #8
 8005680:	2b08      	cmp	r3, #8
 8005682:	d11b      	bne.n	80056bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	681b      	ldr	r3, [r3, #0]
 8005688:	f06f 0208 	mvn.w	r2, #8
 800568c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2204      	movs	r2, #4
 8005692:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	69db      	ldr	r3, [r3, #28]
 800569a:	f003 0303 	and.w	r3, r3, #3
 800569e:	2b00      	cmp	r3, #0
 80056a0:	d003      	beq.n	80056aa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056a2:	6878      	ldr	r0, [r7, #4]
 80056a4:	f000 fa24 	bl	8005af0 <HAL_TIM_IC_CaptureCallback>
 80056a8:	e005      	b.n	80056b6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056aa:	6878      	ldr	r0, [r7, #4]
 80056ac:	f000 fa16 	bl	8005adc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056b0:	6878      	ldr	r0, [r7, #4]
 80056b2:	f000 fa27 	bl	8005b04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2200      	movs	r2, #0
 80056ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	681b      	ldr	r3, [r3, #0]
 80056c0:	691b      	ldr	r3, [r3, #16]
 80056c2:	f003 0310 	and.w	r3, r3, #16
 80056c6:	2b10      	cmp	r3, #16
 80056c8:	d122      	bne.n	8005710 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	f003 0310 	and.w	r3, r3, #16
 80056d4:	2b10      	cmp	r3, #16
 80056d6:	d11b      	bne.n	8005710 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f06f 0210 	mvn.w	r2, #16
 80056e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2208      	movs	r2, #8
 80056e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	69db      	ldr	r3, [r3, #28]
 80056ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d003      	beq.n	80056fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056f6:	6878      	ldr	r0, [r7, #4]
 80056f8:	f000 f9fa 	bl	8005af0 <HAL_TIM_IC_CaptureCallback>
 80056fc:	e005      	b.n	800570a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056fe:	6878      	ldr	r0, [r7, #4]
 8005700:	f000 f9ec 	bl	8005adc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005704:	6878      	ldr	r0, [r7, #4]
 8005706:	f000 f9fd 	bl	8005b04 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	2200      	movs	r2, #0
 800570e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	691b      	ldr	r3, [r3, #16]
 8005716:	f003 0301 	and.w	r3, r3, #1
 800571a:	2b01      	cmp	r3, #1
 800571c:	d10e      	bne.n	800573c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	68db      	ldr	r3, [r3, #12]
 8005724:	f003 0301 	and.w	r3, r3, #1
 8005728:	2b01      	cmp	r3, #1
 800572a:	d107      	bne.n	800573c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f06f 0201 	mvn.w	r2, #1
 8005734:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f7fc fafc 	bl	8001d34 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	691b      	ldr	r3, [r3, #16]
 8005742:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005746:	2b80      	cmp	r3, #128	; 0x80
 8005748:	d10e      	bne.n	8005768 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	68db      	ldr	r3, [r3, #12]
 8005750:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005754:	2b80      	cmp	r3, #128	; 0x80
 8005756:	d107      	bne.n	8005768 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005760:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 fbc6 	bl	8005ef4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	691b      	ldr	r3, [r3, #16]
 800576e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005772:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005776:	d10e      	bne.n	8005796 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	68db      	ldr	r3, [r3, #12]
 800577e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005782:	2b80      	cmp	r3, #128	; 0x80
 8005784:	d107      	bne.n	8005796 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800578e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005790:	6878      	ldr	r0, [r7, #4]
 8005792:	f000 fbb9 	bl	8005f08 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	691b      	ldr	r3, [r3, #16]
 800579c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057a0:	2b40      	cmp	r3, #64	; 0x40
 80057a2:	d10e      	bne.n	80057c2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	68db      	ldr	r3, [r3, #12]
 80057aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057ae:	2b40      	cmp	r3, #64	; 0x40
 80057b0:	d107      	bne.n	80057c2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80057ba:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f000 f9ab 	bl	8005b18 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	691b      	ldr	r3, [r3, #16]
 80057c8:	f003 0320 	and.w	r3, r3, #32
 80057cc:	2b20      	cmp	r3, #32
 80057ce:	d10e      	bne.n	80057ee <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	68db      	ldr	r3, [r3, #12]
 80057d6:	f003 0320 	and.w	r3, r3, #32
 80057da:	2b20      	cmp	r3, #32
 80057dc:	d107      	bne.n	80057ee <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f06f 0220 	mvn.w	r2, #32
 80057e6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80057e8:	6878      	ldr	r0, [r7, #4]
 80057ea:	f000 fb79 	bl	8005ee0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	691b      	ldr	r3, [r3, #16]
 80057f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80057f8:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80057fc:	d10f      	bne.n	800581e <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	68db      	ldr	r3, [r3, #12]
 8005804:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005808:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800580c:	d107      	bne.n	800581e <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8005816:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f000 fb7f 	bl	8005f1c <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	691b      	ldr	r3, [r3, #16]
 8005824:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005828:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800582c:	d10f      	bne.n	800584e <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	68db      	ldr	r3, [r3, #12]
 8005834:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005838:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800583c:	d107      	bne.n	800584e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8005846:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005848:	6878      	ldr	r0, [r7, #4]
 800584a:	f000 fb71 	bl	8005f30 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	691b      	ldr	r3, [r3, #16]
 8005854:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005858:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800585c:	d10f      	bne.n	800587e <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	68db      	ldr	r3, [r3, #12]
 8005864:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005868:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800586c:	d107      	bne.n	800587e <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8005876:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005878:	6878      	ldr	r0, [r7, #4]
 800587a:	f000 fb63 	bl	8005f44 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	691b      	ldr	r3, [r3, #16]
 8005884:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005888:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800588c:	d10f      	bne.n	80058ae <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	68db      	ldr	r3, [r3, #12]
 8005894:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005898:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800589c:	d107      	bne.n	80058ae <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	681b      	ldr	r3, [r3, #0]
 80058a2:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 80058a6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f000 fb55 	bl	8005f58 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058ae:	bf00      	nop
 80058b0:	3708      	adds	r7, #8
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}
	...

080058b8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b084      	sub	sp, #16
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
 80058c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058c8:	2b01      	cmp	r3, #1
 80058ca:	d101      	bne.n	80058d0 <HAL_TIM_ConfigClockSource+0x18>
 80058cc:	2302      	movs	r3, #2
 80058ce:	e0f5      	b.n	8005abc <HAL_TIM_ConfigClockSource+0x204>
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	2201      	movs	r2, #1
 80058d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2202      	movs	r2, #2
 80058dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	689b      	ldr	r3, [r3, #8]
 80058e6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 80058ee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80058f2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80058fa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	68fa      	ldr	r2, [r7, #12]
 8005902:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a6e      	ldr	r2, [pc, #440]	; (8005ac4 <HAL_TIM_ConfigClockSource+0x20c>)
 800590a:	4293      	cmp	r3, r2
 800590c:	f000 80c1 	beq.w	8005a92 <HAL_TIM_ConfigClockSource+0x1da>
 8005910:	4a6c      	ldr	r2, [pc, #432]	; (8005ac4 <HAL_TIM_ConfigClockSource+0x20c>)
 8005912:	4293      	cmp	r3, r2
 8005914:	f200 80c6 	bhi.w	8005aa4 <HAL_TIM_ConfigClockSource+0x1ec>
 8005918:	4a6b      	ldr	r2, [pc, #428]	; (8005ac8 <HAL_TIM_ConfigClockSource+0x210>)
 800591a:	4293      	cmp	r3, r2
 800591c:	f000 80b9 	beq.w	8005a92 <HAL_TIM_ConfigClockSource+0x1da>
 8005920:	4a69      	ldr	r2, [pc, #420]	; (8005ac8 <HAL_TIM_ConfigClockSource+0x210>)
 8005922:	4293      	cmp	r3, r2
 8005924:	f200 80be 	bhi.w	8005aa4 <HAL_TIM_ConfigClockSource+0x1ec>
 8005928:	4a68      	ldr	r2, [pc, #416]	; (8005acc <HAL_TIM_ConfigClockSource+0x214>)
 800592a:	4293      	cmp	r3, r2
 800592c:	f000 80b1 	beq.w	8005a92 <HAL_TIM_ConfigClockSource+0x1da>
 8005930:	4a66      	ldr	r2, [pc, #408]	; (8005acc <HAL_TIM_ConfigClockSource+0x214>)
 8005932:	4293      	cmp	r3, r2
 8005934:	f200 80b6 	bhi.w	8005aa4 <HAL_TIM_ConfigClockSource+0x1ec>
 8005938:	4a65      	ldr	r2, [pc, #404]	; (8005ad0 <HAL_TIM_ConfigClockSource+0x218>)
 800593a:	4293      	cmp	r3, r2
 800593c:	f000 80a9 	beq.w	8005a92 <HAL_TIM_ConfigClockSource+0x1da>
 8005940:	4a63      	ldr	r2, [pc, #396]	; (8005ad0 <HAL_TIM_ConfigClockSource+0x218>)
 8005942:	4293      	cmp	r3, r2
 8005944:	f200 80ae 	bhi.w	8005aa4 <HAL_TIM_ConfigClockSource+0x1ec>
 8005948:	4a62      	ldr	r2, [pc, #392]	; (8005ad4 <HAL_TIM_ConfigClockSource+0x21c>)
 800594a:	4293      	cmp	r3, r2
 800594c:	f000 80a1 	beq.w	8005a92 <HAL_TIM_ConfigClockSource+0x1da>
 8005950:	4a60      	ldr	r2, [pc, #384]	; (8005ad4 <HAL_TIM_ConfigClockSource+0x21c>)
 8005952:	4293      	cmp	r3, r2
 8005954:	f200 80a6 	bhi.w	8005aa4 <HAL_TIM_ConfigClockSource+0x1ec>
 8005958:	4a5f      	ldr	r2, [pc, #380]	; (8005ad8 <HAL_TIM_ConfigClockSource+0x220>)
 800595a:	4293      	cmp	r3, r2
 800595c:	f000 8099 	beq.w	8005a92 <HAL_TIM_ConfigClockSource+0x1da>
 8005960:	4a5d      	ldr	r2, [pc, #372]	; (8005ad8 <HAL_TIM_ConfigClockSource+0x220>)
 8005962:	4293      	cmp	r3, r2
 8005964:	f200 809e 	bhi.w	8005aa4 <HAL_TIM_ConfigClockSource+0x1ec>
 8005968:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 800596c:	f000 8091 	beq.w	8005a92 <HAL_TIM_ConfigClockSource+0x1da>
 8005970:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 8005974:	f200 8096 	bhi.w	8005aa4 <HAL_TIM_ConfigClockSource+0x1ec>
 8005978:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800597c:	f000 8089 	beq.w	8005a92 <HAL_TIM_ConfigClockSource+0x1da>
 8005980:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005984:	f200 808e 	bhi.w	8005aa4 <HAL_TIM_ConfigClockSource+0x1ec>
 8005988:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800598c:	d03e      	beq.n	8005a0c <HAL_TIM_ConfigClockSource+0x154>
 800598e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005992:	f200 8087 	bhi.w	8005aa4 <HAL_TIM_ConfigClockSource+0x1ec>
 8005996:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800599a:	f000 8085 	beq.w	8005aa8 <HAL_TIM_ConfigClockSource+0x1f0>
 800599e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059a2:	d87f      	bhi.n	8005aa4 <HAL_TIM_ConfigClockSource+0x1ec>
 80059a4:	2b70      	cmp	r3, #112	; 0x70
 80059a6:	d01a      	beq.n	80059de <HAL_TIM_ConfigClockSource+0x126>
 80059a8:	2b70      	cmp	r3, #112	; 0x70
 80059aa:	d87b      	bhi.n	8005aa4 <HAL_TIM_ConfigClockSource+0x1ec>
 80059ac:	2b60      	cmp	r3, #96	; 0x60
 80059ae:	d050      	beq.n	8005a52 <HAL_TIM_ConfigClockSource+0x19a>
 80059b0:	2b60      	cmp	r3, #96	; 0x60
 80059b2:	d877      	bhi.n	8005aa4 <HAL_TIM_ConfigClockSource+0x1ec>
 80059b4:	2b50      	cmp	r3, #80	; 0x50
 80059b6:	d03c      	beq.n	8005a32 <HAL_TIM_ConfigClockSource+0x17a>
 80059b8:	2b50      	cmp	r3, #80	; 0x50
 80059ba:	d873      	bhi.n	8005aa4 <HAL_TIM_ConfigClockSource+0x1ec>
 80059bc:	2b40      	cmp	r3, #64	; 0x40
 80059be:	d058      	beq.n	8005a72 <HAL_TIM_ConfigClockSource+0x1ba>
 80059c0:	2b40      	cmp	r3, #64	; 0x40
 80059c2:	d86f      	bhi.n	8005aa4 <HAL_TIM_ConfigClockSource+0x1ec>
 80059c4:	2b30      	cmp	r3, #48	; 0x30
 80059c6:	d064      	beq.n	8005a92 <HAL_TIM_ConfigClockSource+0x1da>
 80059c8:	2b30      	cmp	r3, #48	; 0x30
 80059ca:	d86b      	bhi.n	8005aa4 <HAL_TIM_ConfigClockSource+0x1ec>
 80059cc:	2b20      	cmp	r3, #32
 80059ce:	d060      	beq.n	8005a92 <HAL_TIM_ConfigClockSource+0x1da>
 80059d0:	2b20      	cmp	r3, #32
 80059d2:	d867      	bhi.n	8005aa4 <HAL_TIM_ConfigClockSource+0x1ec>
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d05c      	beq.n	8005a92 <HAL_TIM_ConfigClockSource+0x1da>
 80059d8:	2b10      	cmp	r3, #16
 80059da:	d05a      	beq.n	8005a92 <HAL_TIM_ConfigClockSource+0x1da>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80059dc:	e062      	b.n	8005aa4 <HAL_TIM_ConfigClockSource+0x1ec>
      TIM_ETR_SetConfig(htim->Instance,
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6818      	ldr	r0, [r3, #0]
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	6899      	ldr	r1, [r3, #8]
 80059e6:	683b      	ldr	r3, [r7, #0]
 80059e8:	685a      	ldr	r2, [r3, #4]
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	f000 f9c1 	bl	8005d74 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	689b      	ldr	r3, [r3, #8]
 80059f8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005a00:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	68fa      	ldr	r2, [r7, #12]
 8005a08:	609a      	str	r2, [r3, #8]
      break;
 8005a0a:	e04e      	b.n	8005aaa <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_ETR_SetConfig(htim->Instance,
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	6818      	ldr	r0, [r3, #0]
 8005a10:	683b      	ldr	r3, [r7, #0]
 8005a12:	6899      	ldr	r1, [r3, #8]
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	685a      	ldr	r2, [r3, #4]
 8005a18:	683b      	ldr	r3, [r7, #0]
 8005a1a:	68db      	ldr	r3, [r3, #12]
 8005a1c:	f000 f9aa 	bl	8005d74 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	689a      	ldr	r2, [r3, #8]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a2e:	609a      	str	r2, [r3, #8]
      break;
 8005a30:	e03b      	b.n	8005aaa <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	6818      	ldr	r0, [r3, #0]
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	6859      	ldr	r1, [r3, #4]
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	461a      	mov	r2, r3
 8005a40:	f000 f91c 	bl	8005c7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	2150      	movs	r1, #80	; 0x50
 8005a4a:	4618      	mov	r0, r3
 8005a4c:	f000 f975 	bl	8005d3a <TIM_ITRx_SetConfig>
      break;
 8005a50:	e02b      	b.n	8005aaa <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	6818      	ldr	r0, [r3, #0]
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	6859      	ldr	r1, [r3, #4]
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	68db      	ldr	r3, [r3, #12]
 8005a5e:	461a      	mov	r2, r3
 8005a60:	f000 f93b 	bl	8005cda <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	2160      	movs	r1, #96	; 0x60
 8005a6a:	4618      	mov	r0, r3
 8005a6c:	f000 f965 	bl	8005d3a <TIM_ITRx_SetConfig>
      break;
 8005a70:	e01b      	b.n	8005aaa <HAL_TIM_ConfigClockSource+0x1f2>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	6818      	ldr	r0, [r3, #0]
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	6859      	ldr	r1, [r3, #4]
 8005a7a:	683b      	ldr	r3, [r7, #0]
 8005a7c:	68db      	ldr	r3, [r3, #12]
 8005a7e:	461a      	mov	r2, r3
 8005a80:	f000 f8fc 	bl	8005c7c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	2140      	movs	r1, #64	; 0x40
 8005a8a:	4618      	mov	r0, r3
 8005a8c:	f000 f955 	bl	8005d3a <TIM_ITRx_SetConfig>
      break;
 8005a90:	e00b      	b.n	8005aaa <HAL_TIM_ConfigClockSource+0x1f2>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681a      	ldr	r2, [r3, #0]
 8005a96:	683b      	ldr	r3, [r7, #0]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4619      	mov	r1, r3
 8005a9c:	4610      	mov	r0, r2
 8005a9e:	f000 f94c 	bl	8005d3a <TIM_ITRx_SetConfig>
        break;
 8005aa2:	e002      	b.n	8005aaa <HAL_TIM_ConfigClockSource+0x1f2>
      break;
 8005aa4:	bf00      	nop
 8005aa6:	e000      	b.n	8005aaa <HAL_TIM_ConfigClockSource+0x1f2>
      break;
 8005aa8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2201      	movs	r2, #1
 8005aae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005aba:	2300      	movs	r3, #0
}
 8005abc:	4618      	mov	r0, r3
 8005abe:	3710      	adds	r7, #16
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	bd80      	pop	{r7, pc}
 8005ac4:	00100070 	.word	0x00100070
 8005ac8:	00100060 	.word	0x00100060
 8005acc:	00100050 	.word	0x00100050
 8005ad0:	00100040 	.word	0x00100040
 8005ad4:	00100030 	.word	0x00100030
 8005ad8:	00100020 	.word	0x00100020

08005adc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005adc:	b480      	push	{r7}
 8005ade:	b083      	sub	sp, #12
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ae4:	bf00      	nop
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr

08005af0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005af0:	b480      	push	{r7}
 8005af2:	b083      	sub	sp, #12
 8005af4:	af00      	add	r7, sp, #0
 8005af6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005af8:	bf00      	nop
 8005afa:	370c      	adds	r7, #12
 8005afc:	46bd      	mov	sp, r7
 8005afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b02:	4770      	bx	lr

08005b04 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005b04:	b480      	push	{r7}
 8005b06:	b083      	sub	sp, #12
 8005b08:	af00      	add	r7, sp, #0
 8005b0a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b0c:	bf00      	nop
 8005b0e:	370c      	adds	r7, #12
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr

08005b18 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b18:	b480      	push	{r7}
 8005b1a:	b083      	sub	sp, #12
 8005b1c:	af00      	add	r7, sp, #0
 8005b1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b20:	bf00      	nop
 8005b22:	370c      	adds	r7, #12
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr

08005b2c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b2c:	b480      	push	{r7}
 8005b2e:	b085      	sub	sp, #20
 8005b30:	af00      	add	r7, sp, #0
 8005b32:	6078      	str	r0, [r7, #4]
 8005b34:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	4a46      	ldr	r2, [pc, #280]	; (8005c58 <TIM_Base_SetConfig+0x12c>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d017      	beq.n	8005b74 <TIM_Base_SetConfig+0x48>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b4a:	d013      	beq.n	8005b74 <TIM_Base_SetConfig+0x48>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a43      	ldr	r2, [pc, #268]	; (8005c5c <TIM_Base_SetConfig+0x130>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d00f      	beq.n	8005b74 <TIM_Base_SetConfig+0x48>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a42      	ldr	r2, [pc, #264]	; (8005c60 <TIM_Base_SetConfig+0x134>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d00b      	beq.n	8005b74 <TIM_Base_SetConfig+0x48>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a41      	ldr	r2, [pc, #260]	; (8005c64 <TIM_Base_SetConfig+0x138>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d007      	beq.n	8005b74 <TIM_Base_SetConfig+0x48>
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	4a40      	ldr	r2, [pc, #256]	; (8005c68 <TIM_Base_SetConfig+0x13c>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d003      	beq.n	8005b74 <TIM_Base_SetConfig+0x48>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	4a3f      	ldr	r2, [pc, #252]	; (8005c6c <TIM_Base_SetConfig+0x140>)
 8005b70:	4293      	cmp	r3, r2
 8005b72:	d108      	bne.n	8005b86 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b7c:	683b      	ldr	r3, [r7, #0]
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	68fa      	ldr	r2, [r7, #12]
 8005b82:	4313      	orrs	r3, r2
 8005b84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a33      	ldr	r2, [pc, #204]	; (8005c58 <TIM_Base_SetConfig+0x12c>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d023      	beq.n	8005bd6 <TIM_Base_SetConfig+0xaa>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b94:	d01f      	beq.n	8005bd6 <TIM_Base_SetConfig+0xaa>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a30      	ldr	r2, [pc, #192]	; (8005c5c <TIM_Base_SetConfig+0x130>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d01b      	beq.n	8005bd6 <TIM_Base_SetConfig+0xaa>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a2f      	ldr	r2, [pc, #188]	; (8005c60 <TIM_Base_SetConfig+0x134>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d017      	beq.n	8005bd6 <TIM_Base_SetConfig+0xaa>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a2e      	ldr	r2, [pc, #184]	; (8005c64 <TIM_Base_SetConfig+0x138>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d013      	beq.n	8005bd6 <TIM_Base_SetConfig+0xaa>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a2d      	ldr	r2, [pc, #180]	; (8005c68 <TIM_Base_SetConfig+0x13c>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d00f      	beq.n	8005bd6 <TIM_Base_SetConfig+0xaa>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a2d      	ldr	r2, [pc, #180]	; (8005c70 <TIM_Base_SetConfig+0x144>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d00b      	beq.n	8005bd6 <TIM_Base_SetConfig+0xaa>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a2c      	ldr	r2, [pc, #176]	; (8005c74 <TIM_Base_SetConfig+0x148>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d007      	beq.n	8005bd6 <TIM_Base_SetConfig+0xaa>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a2b      	ldr	r2, [pc, #172]	; (8005c78 <TIM_Base_SetConfig+0x14c>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d003      	beq.n	8005bd6 <TIM_Base_SetConfig+0xaa>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a26      	ldr	r2, [pc, #152]	; (8005c6c <TIM_Base_SetConfig+0x140>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d108      	bne.n	8005be8 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	68fa      	ldr	r2, [r7, #12]
 8005be4:	4313      	orrs	r3, r2
 8005be6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	695b      	ldr	r3, [r3, #20]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	68fa      	ldr	r2, [r7, #12]
 8005bfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	689a      	ldr	r2, [r3, #8]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a12      	ldr	r2, [pc, #72]	; (8005c58 <TIM_Base_SetConfig+0x12c>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d013      	beq.n	8005c3c <TIM_Base_SetConfig+0x110>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	4a14      	ldr	r2, [pc, #80]	; (8005c68 <TIM_Base_SetConfig+0x13c>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d00f      	beq.n	8005c3c <TIM_Base_SetConfig+0x110>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4a14      	ldr	r2, [pc, #80]	; (8005c70 <TIM_Base_SetConfig+0x144>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d00b      	beq.n	8005c3c <TIM_Base_SetConfig+0x110>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	4a13      	ldr	r2, [pc, #76]	; (8005c74 <TIM_Base_SetConfig+0x148>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d007      	beq.n	8005c3c <TIM_Base_SetConfig+0x110>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	4a12      	ldr	r2, [pc, #72]	; (8005c78 <TIM_Base_SetConfig+0x14c>)
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d003      	beq.n	8005c3c <TIM_Base_SetConfig+0x110>
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	4a0d      	ldr	r2, [pc, #52]	; (8005c6c <TIM_Base_SetConfig+0x140>)
 8005c38:	4293      	cmp	r3, r2
 8005c3a:	d103      	bne.n	8005c44 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	691a      	ldr	r2, [r3, #16]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	2201      	movs	r2, #1
 8005c48:	615a      	str	r2, [r3, #20]
}
 8005c4a:	bf00      	nop
 8005c4c:	3714      	adds	r7, #20
 8005c4e:	46bd      	mov	sp, r7
 8005c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c54:	4770      	bx	lr
 8005c56:	bf00      	nop
 8005c58:	40012c00 	.word	0x40012c00
 8005c5c:	40000400 	.word	0x40000400
 8005c60:	40000800 	.word	0x40000800
 8005c64:	40000c00 	.word	0x40000c00
 8005c68:	40013400 	.word	0x40013400
 8005c6c:	40015000 	.word	0x40015000
 8005c70:	40014000 	.word	0x40014000
 8005c74:	40014400 	.word	0x40014400
 8005c78:	40014800 	.word	0x40014800

08005c7c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005c7c:	b480      	push	{r7}
 8005c7e:	b087      	sub	sp, #28
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	60b9      	str	r1, [r7, #8]
 8005c86:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	6a1b      	ldr	r3, [r3, #32]
 8005c8c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6a1b      	ldr	r3, [r3, #32]
 8005c92:	f023 0201 	bic.w	r2, r3, #1
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	699b      	ldr	r3, [r3, #24]
 8005c9e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ca0:	693b      	ldr	r3, [r7, #16]
 8005ca2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ca6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	011b      	lsls	r3, r3, #4
 8005cac:	693a      	ldr	r2, [r7, #16]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005cb2:	697b      	ldr	r3, [r7, #20]
 8005cb4:	f023 030a 	bic.w	r3, r3, #10
 8005cb8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005cba:	697a      	ldr	r2, [r7, #20]
 8005cbc:	68bb      	ldr	r3, [r7, #8]
 8005cbe:	4313      	orrs	r3, r2
 8005cc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	693a      	ldr	r2, [r7, #16]
 8005cc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	697a      	ldr	r2, [r7, #20]
 8005ccc:	621a      	str	r2, [r3, #32]
}
 8005cce:	bf00      	nop
 8005cd0:	371c      	adds	r7, #28
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr

08005cda <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005cda:	b480      	push	{r7}
 8005cdc:	b087      	sub	sp, #28
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	60f8      	str	r0, [r7, #12]
 8005ce2:	60b9      	str	r1, [r7, #8]
 8005ce4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	6a1b      	ldr	r3, [r3, #32]
 8005cea:	f023 0210 	bic.w	r2, r3, #16
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	699b      	ldr	r3, [r3, #24]
 8005cf6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	6a1b      	ldr	r3, [r3, #32]
 8005cfc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005d04:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	031b      	lsls	r3, r3, #12
 8005d0a:	697a      	ldr	r2, [r7, #20]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005d16:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005d18:	68bb      	ldr	r3, [r7, #8]
 8005d1a:	011b      	lsls	r3, r3, #4
 8005d1c:	693a      	ldr	r2, [r7, #16]
 8005d1e:	4313      	orrs	r3, r2
 8005d20:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	697a      	ldr	r2, [r7, #20]
 8005d26:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	693a      	ldr	r2, [r7, #16]
 8005d2c:	621a      	str	r2, [r3, #32]
}
 8005d2e:	bf00      	nop
 8005d30:	371c      	adds	r7, #28
 8005d32:	46bd      	mov	sp, r7
 8005d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d38:	4770      	bx	lr

08005d3a <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005d3a:	b480      	push	{r7}
 8005d3c:	b085      	sub	sp, #20
 8005d3e:	af00      	add	r7, sp, #0
 8005d40:	6078      	str	r0, [r7, #4]
 8005d42:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	689b      	ldr	r3, [r3, #8]
 8005d48:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8005d50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d54:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005d56:	683a      	ldr	r2, [r7, #0]
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	4313      	orrs	r3, r2
 8005d5c:	f043 0307 	orr.w	r3, r3, #7
 8005d60:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	68fa      	ldr	r2, [r7, #12]
 8005d66:	609a      	str	r2, [r3, #8]
}
 8005d68:	bf00      	nop
 8005d6a:	3714      	adds	r7, #20
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr

08005d74 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005d74:	b480      	push	{r7}
 8005d76:	b087      	sub	sp, #28
 8005d78:	af00      	add	r7, sp, #0
 8005d7a:	60f8      	str	r0, [r7, #12]
 8005d7c:	60b9      	str	r1, [r7, #8]
 8005d7e:	607a      	str	r2, [r7, #4]
 8005d80:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	689b      	ldr	r3, [r3, #8]
 8005d86:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005d8e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	021a      	lsls	r2, r3, #8
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	431a      	orrs	r2, r3
 8005d98:	68bb      	ldr	r3, [r7, #8]
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	697a      	ldr	r2, [r7, #20]
 8005d9e:	4313      	orrs	r3, r2
 8005da0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	697a      	ldr	r2, [r7, #20]
 8005da6:	609a      	str	r2, [r3, #8]
}
 8005da8:	bf00      	nop
 8005daa:	371c      	adds	r7, #28
 8005dac:	46bd      	mov	sp, r7
 8005dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005db2:	4770      	bx	lr

08005db4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005db4:	b480      	push	{r7}
 8005db6:	b085      	sub	sp, #20
 8005db8:	af00      	add	r7, sp, #0
 8005dba:	6078      	str	r0, [r7, #4]
 8005dbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005dc4:	2b01      	cmp	r3, #1
 8005dc6:	d101      	bne.n	8005dcc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005dc8:	2302      	movs	r3, #2
 8005dca:	e074      	b.n	8005eb6 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2201      	movs	r2, #1
 8005dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2202      	movs	r2, #2
 8005dd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	685b      	ldr	r3, [r3, #4]
 8005de2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	689b      	ldr	r3, [r3, #8]
 8005dea:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	4a34      	ldr	r2, [pc, #208]	; (8005ec4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	d009      	beq.n	8005e0a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	4a33      	ldr	r2, [pc, #204]	; (8005ec8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005dfc:	4293      	cmp	r3, r2
 8005dfe:	d004      	beq.n	8005e0a <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	4a31      	ldr	r2, [pc, #196]	; (8005ecc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005e06:	4293      	cmp	r3, r2
 8005e08:	d108      	bne.n	8005e1c <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8005e10:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	68fa      	ldr	r2, [r7, #12]
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8005e22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	68fa      	ldr	r2, [r7, #12]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	68fa      	ldr	r2, [r7, #12]
 8005e38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4a21      	ldr	r2, [pc, #132]	; (8005ec4 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8005e40:	4293      	cmp	r3, r2
 8005e42:	d022      	beq.n	8005e8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005e4c:	d01d      	beq.n	8005e8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	4a1f      	ldr	r2, [pc, #124]	; (8005ed0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8005e54:	4293      	cmp	r3, r2
 8005e56:	d018      	beq.n	8005e8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a1d      	ldr	r2, [pc, #116]	; (8005ed4 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d013      	beq.n	8005e8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	4a1c      	ldr	r2, [pc, #112]	; (8005ed8 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 8005e68:	4293      	cmp	r3, r2
 8005e6a:	d00e      	beq.n	8005e8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	4a15      	ldr	r2, [pc, #84]	; (8005ec8 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8005e72:	4293      	cmp	r3, r2
 8005e74:	d009      	beq.n	8005e8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	4a18      	ldr	r2, [pc, #96]	; (8005edc <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8005e7c:	4293      	cmp	r3, r2
 8005e7e:	d004      	beq.n	8005e8a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	4a11      	ldr	r2, [pc, #68]	; (8005ecc <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8005e86:	4293      	cmp	r3, r2
 8005e88:	d10c      	bne.n	8005ea4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005e90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005e92:	683b      	ldr	r3, [r7, #0]
 8005e94:	689b      	ldr	r3, [r3, #8]
 8005e96:	68ba      	ldr	r2, [r7, #8]
 8005e98:	4313      	orrs	r3, r2
 8005e9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	68ba      	ldr	r2, [r7, #8]
 8005ea2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2201      	movs	r2, #1
 8005ea8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	2200      	movs	r2, #0
 8005eb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005eb4:	2300      	movs	r3, #0
}
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	3714      	adds	r7, #20
 8005eba:	46bd      	mov	sp, r7
 8005ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ec0:	4770      	bx	lr
 8005ec2:	bf00      	nop
 8005ec4:	40012c00 	.word	0x40012c00
 8005ec8:	40013400 	.word	0x40013400
 8005ecc:	40015000 	.word	0x40015000
 8005ed0:	40000400 	.word	0x40000400
 8005ed4:	40000800 	.word	0x40000800
 8005ed8:	40000c00 	.word	0x40000c00
 8005edc:	40014000 	.word	0x40014000

08005ee0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005ee0:	b480      	push	{r7}
 8005ee2:	b083      	sub	sp, #12
 8005ee4:	af00      	add	r7, sp, #0
 8005ee6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005ee8:	bf00      	nop
 8005eea:	370c      	adds	r7, #12
 8005eec:	46bd      	mov	sp, r7
 8005eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef2:	4770      	bx	lr

08005ef4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	b083      	sub	sp, #12
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005efc:	bf00      	nop
 8005efe:	370c      	adds	r7, #12
 8005f00:	46bd      	mov	sp, r7
 8005f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f06:	4770      	bx	lr

08005f08 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005f08:	b480      	push	{r7}
 8005f0a:	b083      	sub	sp, #12
 8005f0c:	af00      	add	r7, sp, #0
 8005f0e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005f10:	bf00      	nop
 8005f12:	370c      	adds	r7, #12
 8005f14:	46bd      	mov	sp, r7
 8005f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f1a:	4770      	bx	lr

08005f1c <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8005f1c:	b480      	push	{r7}
 8005f1e:	b083      	sub	sp, #12
 8005f20:	af00      	add	r7, sp, #0
 8005f22:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8005f24:	bf00      	nop
 8005f26:	370c      	adds	r7, #12
 8005f28:	46bd      	mov	sp, r7
 8005f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2e:	4770      	bx	lr

08005f30 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b083      	sub	sp, #12
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8005f38:	bf00      	nop
 8005f3a:	370c      	adds	r7, #12
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f42:	4770      	bx	lr

08005f44 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8005f44:	b480      	push	{r7}
 8005f46:	b083      	sub	sp, #12
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8005f4c:	bf00      	nop
 8005f4e:	370c      	adds	r7, #12
 8005f50:	46bd      	mov	sp, r7
 8005f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f56:	4770      	bx	lr

08005f58 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8005f58:	b480      	push	{r7}
 8005f5a:	b083      	sub	sp, #12
 8005f5c:	af00      	add	r7, sp, #0
 8005f5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8005f60:	bf00      	nop
 8005f62:	370c      	adds	r7, #12
 8005f64:	46bd      	mov	sp, r7
 8005f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f6a:	4770      	bx	lr

08005f6c <__errno>:
 8005f6c:	4b01      	ldr	r3, [pc, #4]	; (8005f74 <__errno+0x8>)
 8005f6e:	6818      	ldr	r0, [r3, #0]
 8005f70:	4770      	bx	lr
 8005f72:	bf00      	nop
 8005f74:	2000000c 	.word	0x2000000c

08005f78 <__libc_init_array>:
 8005f78:	b570      	push	{r4, r5, r6, lr}
 8005f7a:	4d0d      	ldr	r5, [pc, #52]	; (8005fb0 <__libc_init_array+0x38>)
 8005f7c:	4c0d      	ldr	r4, [pc, #52]	; (8005fb4 <__libc_init_array+0x3c>)
 8005f7e:	1b64      	subs	r4, r4, r5
 8005f80:	10a4      	asrs	r4, r4, #2
 8005f82:	2600      	movs	r6, #0
 8005f84:	42a6      	cmp	r6, r4
 8005f86:	d109      	bne.n	8005f9c <__libc_init_array+0x24>
 8005f88:	4d0b      	ldr	r5, [pc, #44]	; (8005fb8 <__libc_init_array+0x40>)
 8005f8a:	4c0c      	ldr	r4, [pc, #48]	; (8005fbc <__libc_init_array+0x44>)
 8005f8c:	f002 fec2 	bl	8008d14 <_init>
 8005f90:	1b64      	subs	r4, r4, r5
 8005f92:	10a4      	asrs	r4, r4, #2
 8005f94:	2600      	movs	r6, #0
 8005f96:	42a6      	cmp	r6, r4
 8005f98:	d105      	bne.n	8005fa6 <__libc_init_array+0x2e>
 8005f9a:	bd70      	pop	{r4, r5, r6, pc}
 8005f9c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005fa0:	4798      	blx	r3
 8005fa2:	3601      	adds	r6, #1
 8005fa4:	e7ee      	b.n	8005f84 <__libc_init_array+0xc>
 8005fa6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005faa:	4798      	blx	r3
 8005fac:	3601      	adds	r6, #1
 8005fae:	e7f2      	b.n	8005f96 <__libc_init_array+0x1e>
 8005fb0:	08009204 	.word	0x08009204
 8005fb4:	08009204 	.word	0x08009204
 8005fb8:	08009204 	.word	0x08009204
 8005fbc:	08009208 	.word	0x08009208

08005fc0 <malloc>:
 8005fc0:	4b02      	ldr	r3, [pc, #8]	; (8005fcc <malloc+0xc>)
 8005fc2:	4601      	mov	r1, r0
 8005fc4:	6818      	ldr	r0, [r3, #0]
 8005fc6:	f000 b85b 	b.w	8006080 <_malloc_r>
 8005fca:	bf00      	nop
 8005fcc:	2000000c 	.word	0x2000000c

08005fd0 <memset>:
 8005fd0:	4402      	add	r2, r0
 8005fd2:	4603      	mov	r3, r0
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d100      	bne.n	8005fda <memset+0xa>
 8005fd8:	4770      	bx	lr
 8005fda:	f803 1b01 	strb.w	r1, [r3], #1
 8005fde:	e7f9      	b.n	8005fd4 <memset+0x4>

08005fe0 <_free_r>:
 8005fe0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005fe2:	2900      	cmp	r1, #0
 8005fe4:	d048      	beq.n	8006078 <_free_r+0x98>
 8005fe6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005fea:	9001      	str	r0, [sp, #4]
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	f1a1 0404 	sub.w	r4, r1, #4
 8005ff2:	bfb8      	it	lt
 8005ff4:	18e4      	addlt	r4, r4, r3
 8005ff6:	f001 ff25 	bl	8007e44 <__malloc_lock>
 8005ffa:	4a20      	ldr	r2, [pc, #128]	; (800607c <_free_r+0x9c>)
 8005ffc:	9801      	ldr	r0, [sp, #4]
 8005ffe:	6813      	ldr	r3, [r2, #0]
 8006000:	4615      	mov	r5, r2
 8006002:	b933      	cbnz	r3, 8006012 <_free_r+0x32>
 8006004:	6063      	str	r3, [r4, #4]
 8006006:	6014      	str	r4, [r2, #0]
 8006008:	b003      	add	sp, #12
 800600a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800600e:	f001 bf1f 	b.w	8007e50 <__malloc_unlock>
 8006012:	42a3      	cmp	r3, r4
 8006014:	d90b      	bls.n	800602e <_free_r+0x4e>
 8006016:	6821      	ldr	r1, [r4, #0]
 8006018:	1862      	adds	r2, r4, r1
 800601a:	4293      	cmp	r3, r2
 800601c:	bf04      	itt	eq
 800601e:	681a      	ldreq	r2, [r3, #0]
 8006020:	685b      	ldreq	r3, [r3, #4]
 8006022:	6063      	str	r3, [r4, #4]
 8006024:	bf04      	itt	eq
 8006026:	1852      	addeq	r2, r2, r1
 8006028:	6022      	streq	r2, [r4, #0]
 800602a:	602c      	str	r4, [r5, #0]
 800602c:	e7ec      	b.n	8006008 <_free_r+0x28>
 800602e:	461a      	mov	r2, r3
 8006030:	685b      	ldr	r3, [r3, #4]
 8006032:	b10b      	cbz	r3, 8006038 <_free_r+0x58>
 8006034:	42a3      	cmp	r3, r4
 8006036:	d9fa      	bls.n	800602e <_free_r+0x4e>
 8006038:	6811      	ldr	r1, [r2, #0]
 800603a:	1855      	adds	r5, r2, r1
 800603c:	42a5      	cmp	r5, r4
 800603e:	d10b      	bne.n	8006058 <_free_r+0x78>
 8006040:	6824      	ldr	r4, [r4, #0]
 8006042:	4421      	add	r1, r4
 8006044:	1854      	adds	r4, r2, r1
 8006046:	42a3      	cmp	r3, r4
 8006048:	6011      	str	r1, [r2, #0]
 800604a:	d1dd      	bne.n	8006008 <_free_r+0x28>
 800604c:	681c      	ldr	r4, [r3, #0]
 800604e:	685b      	ldr	r3, [r3, #4]
 8006050:	6053      	str	r3, [r2, #4]
 8006052:	4421      	add	r1, r4
 8006054:	6011      	str	r1, [r2, #0]
 8006056:	e7d7      	b.n	8006008 <_free_r+0x28>
 8006058:	d902      	bls.n	8006060 <_free_r+0x80>
 800605a:	230c      	movs	r3, #12
 800605c:	6003      	str	r3, [r0, #0]
 800605e:	e7d3      	b.n	8006008 <_free_r+0x28>
 8006060:	6825      	ldr	r5, [r4, #0]
 8006062:	1961      	adds	r1, r4, r5
 8006064:	428b      	cmp	r3, r1
 8006066:	bf04      	itt	eq
 8006068:	6819      	ldreq	r1, [r3, #0]
 800606a:	685b      	ldreq	r3, [r3, #4]
 800606c:	6063      	str	r3, [r4, #4]
 800606e:	bf04      	itt	eq
 8006070:	1949      	addeq	r1, r1, r5
 8006072:	6021      	streq	r1, [r4, #0]
 8006074:	6054      	str	r4, [r2, #4]
 8006076:	e7c7      	b.n	8006008 <_free_r+0x28>
 8006078:	b003      	add	sp, #12
 800607a:	bd30      	pop	{r4, r5, pc}
 800607c:	20000204 	.word	0x20000204

08006080 <_malloc_r>:
 8006080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006082:	1ccd      	adds	r5, r1, #3
 8006084:	f025 0503 	bic.w	r5, r5, #3
 8006088:	3508      	adds	r5, #8
 800608a:	2d0c      	cmp	r5, #12
 800608c:	bf38      	it	cc
 800608e:	250c      	movcc	r5, #12
 8006090:	2d00      	cmp	r5, #0
 8006092:	4606      	mov	r6, r0
 8006094:	db01      	blt.n	800609a <_malloc_r+0x1a>
 8006096:	42a9      	cmp	r1, r5
 8006098:	d903      	bls.n	80060a2 <_malloc_r+0x22>
 800609a:	230c      	movs	r3, #12
 800609c:	6033      	str	r3, [r6, #0]
 800609e:	2000      	movs	r0, #0
 80060a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060a2:	f001 fecf 	bl	8007e44 <__malloc_lock>
 80060a6:	4921      	ldr	r1, [pc, #132]	; (800612c <_malloc_r+0xac>)
 80060a8:	680a      	ldr	r2, [r1, #0]
 80060aa:	4614      	mov	r4, r2
 80060ac:	b99c      	cbnz	r4, 80060d6 <_malloc_r+0x56>
 80060ae:	4f20      	ldr	r7, [pc, #128]	; (8006130 <_malloc_r+0xb0>)
 80060b0:	683b      	ldr	r3, [r7, #0]
 80060b2:	b923      	cbnz	r3, 80060be <_malloc_r+0x3e>
 80060b4:	4621      	mov	r1, r4
 80060b6:	4630      	mov	r0, r6
 80060b8:	f000 fd4a 	bl	8006b50 <_sbrk_r>
 80060bc:	6038      	str	r0, [r7, #0]
 80060be:	4629      	mov	r1, r5
 80060c0:	4630      	mov	r0, r6
 80060c2:	f000 fd45 	bl	8006b50 <_sbrk_r>
 80060c6:	1c43      	adds	r3, r0, #1
 80060c8:	d123      	bne.n	8006112 <_malloc_r+0x92>
 80060ca:	230c      	movs	r3, #12
 80060cc:	6033      	str	r3, [r6, #0]
 80060ce:	4630      	mov	r0, r6
 80060d0:	f001 febe 	bl	8007e50 <__malloc_unlock>
 80060d4:	e7e3      	b.n	800609e <_malloc_r+0x1e>
 80060d6:	6823      	ldr	r3, [r4, #0]
 80060d8:	1b5b      	subs	r3, r3, r5
 80060da:	d417      	bmi.n	800610c <_malloc_r+0x8c>
 80060dc:	2b0b      	cmp	r3, #11
 80060de:	d903      	bls.n	80060e8 <_malloc_r+0x68>
 80060e0:	6023      	str	r3, [r4, #0]
 80060e2:	441c      	add	r4, r3
 80060e4:	6025      	str	r5, [r4, #0]
 80060e6:	e004      	b.n	80060f2 <_malloc_r+0x72>
 80060e8:	6863      	ldr	r3, [r4, #4]
 80060ea:	42a2      	cmp	r2, r4
 80060ec:	bf0c      	ite	eq
 80060ee:	600b      	streq	r3, [r1, #0]
 80060f0:	6053      	strne	r3, [r2, #4]
 80060f2:	4630      	mov	r0, r6
 80060f4:	f001 feac 	bl	8007e50 <__malloc_unlock>
 80060f8:	f104 000b 	add.w	r0, r4, #11
 80060fc:	1d23      	adds	r3, r4, #4
 80060fe:	f020 0007 	bic.w	r0, r0, #7
 8006102:	1ac2      	subs	r2, r0, r3
 8006104:	d0cc      	beq.n	80060a0 <_malloc_r+0x20>
 8006106:	1a1b      	subs	r3, r3, r0
 8006108:	50a3      	str	r3, [r4, r2]
 800610a:	e7c9      	b.n	80060a0 <_malloc_r+0x20>
 800610c:	4622      	mov	r2, r4
 800610e:	6864      	ldr	r4, [r4, #4]
 8006110:	e7cc      	b.n	80060ac <_malloc_r+0x2c>
 8006112:	1cc4      	adds	r4, r0, #3
 8006114:	f024 0403 	bic.w	r4, r4, #3
 8006118:	42a0      	cmp	r0, r4
 800611a:	d0e3      	beq.n	80060e4 <_malloc_r+0x64>
 800611c:	1a21      	subs	r1, r4, r0
 800611e:	4630      	mov	r0, r6
 8006120:	f000 fd16 	bl	8006b50 <_sbrk_r>
 8006124:	3001      	adds	r0, #1
 8006126:	d1dd      	bne.n	80060e4 <_malloc_r+0x64>
 8006128:	e7cf      	b.n	80060ca <_malloc_r+0x4a>
 800612a:	bf00      	nop
 800612c:	20000204 	.word	0x20000204
 8006130:	20000208 	.word	0x20000208

08006134 <__cvt>:
 8006134:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006138:	ec55 4b10 	vmov	r4, r5, d0
 800613c:	2d00      	cmp	r5, #0
 800613e:	460e      	mov	r6, r1
 8006140:	4619      	mov	r1, r3
 8006142:	462b      	mov	r3, r5
 8006144:	bfbb      	ittet	lt
 8006146:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800614a:	461d      	movlt	r5, r3
 800614c:	2300      	movge	r3, #0
 800614e:	232d      	movlt	r3, #45	; 0x2d
 8006150:	700b      	strb	r3, [r1, #0]
 8006152:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006154:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006158:	4691      	mov	r9, r2
 800615a:	f023 0820 	bic.w	r8, r3, #32
 800615e:	bfbc      	itt	lt
 8006160:	4622      	movlt	r2, r4
 8006162:	4614      	movlt	r4, r2
 8006164:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006168:	d005      	beq.n	8006176 <__cvt+0x42>
 800616a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800616e:	d100      	bne.n	8006172 <__cvt+0x3e>
 8006170:	3601      	adds	r6, #1
 8006172:	2102      	movs	r1, #2
 8006174:	e000      	b.n	8006178 <__cvt+0x44>
 8006176:	2103      	movs	r1, #3
 8006178:	ab03      	add	r3, sp, #12
 800617a:	9301      	str	r3, [sp, #4]
 800617c:	ab02      	add	r3, sp, #8
 800617e:	9300      	str	r3, [sp, #0]
 8006180:	ec45 4b10 	vmov	d0, r4, r5
 8006184:	4653      	mov	r3, sl
 8006186:	4632      	mov	r2, r6
 8006188:	f000 fe3e 	bl	8006e08 <_dtoa_r>
 800618c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006190:	4607      	mov	r7, r0
 8006192:	d102      	bne.n	800619a <__cvt+0x66>
 8006194:	f019 0f01 	tst.w	r9, #1
 8006198:	d022      	beq.n	80061e0 <__cvt+0xac>
 800619a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800619e:	eb07 0906 	add.w	r9, r7, r6
 80061a2:	d110      	bne.n	80061c6 <__cvt+0x92>
 80061a4:	783b      	ldrb	r3, [r7, #0]
 80061a6:	2b30      	cmp	r3, #48	; 0x30
 80061a8:	d10a      	bne.n	80061c0 <__cvt+0x8c>
 80061aa:	2200      	movs	r2, #0
 80061ac:	2300      	movs	r3, #0
 80061ae:	4620      	mov	r0, r4
 80061b0:	4629      	mov	r1, r5
 80061b2:	f7fa fcb1 	bl	8000b18 <__aeabi_dcmpeq>
 80061b6:	b918      	cbnz	r0, 80061c0 <__cvt+0x8c>
 80061b8:	f1c6 0601 	rsb	r6, r6, #1
 80061bc:	f8ca 6000 	str.w	r6, [sl]
 80061c0:	f8da 3000 	ldr.w	r3, [sl]
 80061c4:	4499      	add	r9, r3
 80061c6:	2200      	movs	r2, #0
 80061c8:	2300      	movs	r3, #0
 80061ca:	4620      	mov	r0, r4
 80061cc:	4629      	mov	r1, r5
 80061ce:	f7fa fca3 	bl	8000b18 <__aeabi_dcmpeq>
 80061d2:	b108      	cbz	r0, 80061d8 <__cvt+0xa4>
 80061d4:	f8cd 900c 	str.w	r9, [sp, #12]
 80061d8:	2230      	movs	r2, #48	; 0x30
 80061da:	9b03      	ldr	r3, [sp, #12]
 80061dc:	454b      	cmp	r3, r9
 80061de:	d307      	bcc.n	80061f0 <__cvt+0xbc>
 80061e0:	9b03      	ldr	r3, [sp, #12]
 80061e2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80061e4:	1bdb      	subs	r3, r3, r7
 80061e6:	4638      	mov	r0, r7
 80061e8:	6013      	str	r3, [r2, #0]
 80061ea:	b004      	add	sp, #16
 80061ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80061f0:	1c59      	adds	r1, r3, #1
 80061f2:	9103      	str	r1, [sp, #12]
 80061f4:	701a      	strb	r2, [r3, #0]
 80061f6:	e7f0      	b.n	80061da <__cvt+0xa6>

080061f8 <__exponent>:
 80061f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80061fa:	4603      	mov	r3, r0
 80061fc:	2900      	cmp	r1, #0
 80061fe:	bfb8      	it	lt
 8006200:	4249      	neglt	r1, r1
 8006202:	f803 2b02 	strb.w	r2, [r3], #2
 8006206:	bfb4      	ite	lt
 8006208:	222d      	movlt	r2, #45	; 0x2d
 800620a:	222b      	movge	r2, #43	; 0x2b
 800620c:	2909      	cmp	r1, #9
 800620e:	7042      	strb	r2, [r0, #1]
 8006210:	dd2a      	ble.n	8006268 <__exponent+0x70>
 8006212:	f10d 0407 	add.w	r4, sp, #7
 8006216:	46a4      	mov	ip, r4
 8006218:	270a      	movs	r7, #10
 800621a:	46a6      	mov	lr, r4
 800621c:	460a      	mov	r2, r1
 800621e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006222:	fb07 1516 	mls	r5, r7, r6, r1
 8006226:	3530      	adds	r5, #48	; 0x30
 8006228:	2a63      	cmp	r2, #99	; 0x63
 800622a:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800622e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006232:	4631      	mov	r1, r6
 8006234:	dcf1      	bgt.n	800621a <__exponent+0x22>
 8006236:	3130      	adds	r1, #48	; 0x30
 8006238:	f1ae 0502 	sub.w	r5, lr, #2
 800623c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006240:	1c44      	adds	r4, r0, #1
 8006242:	4629      	mov	r1, r5
 8006244:	4561      	cmp	r1, ip
 8006246:	d30a      	bcc.n	800625e <__exponent+0x66>
 8006248:	f10d 0209 	add.w	r2, sp, #9
 800624c:	eba2 020e 	sub.w	r2, r2, lr
 8006250:	4565      	cmp	r5, ip
 8006252:	bf88      	it	hi
 8006254:	2200      	movhi	r2, #0
 8006256:	4413      	add	r3, r2
 8006258:	1a18      	subs	r0, r3, r0
 800625a:	b003      	add	sp, #12
 800625c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800625e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006262:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006266:	e7ed      	b.n	8006244 <__exponent+0x4c>
 8006268:	2330      	movs	r3, #48	; 0x30
 800626a:	3130      	adds	r1, #48	; 0x30
 800626c:	7083      	strb	r3, [r0, #2]
 800626e:	70c1      	strb	r1, [r0, #3]
 8006270:	1d03      	adds	r3, r0, #4
 8006272:	e7f1      	b.n	8006258 <__exponent+0x60>

08006274 <_printf_float>:
 8006274:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006278:	ed2d 8b02 	vpush	{d8}
 800627c:	b08d      	sub	sp, #52	; 0x34
 800627e:	460c      	mov	r4, r1
 8006280:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006284:	4616      	mov	r6, r2
 8006286:	461f      	mov	r7, r3
 8006288:	4605      	mov	r5, r0
 800628a:	f001 fd61 	bl	8007d50 <_localeconv_r>
 800628e:	f8d0 a000 	ldr.w	sl, [r0]
 8006292:	4650      	mov	r0, sl
 8006294:	f7f9 ffc4 	bl	8000220 <strlen>
 8006298:	2300      	movs	r3, #0
 800629a:	930a      	str	r3, [sp, #40]	; 0x28
 800629c:	6823      	ldr	r3, [r4, #0]
 800629e:	9305      	str	r3, [sp, #20]
 80062a0:	f8d8 3000 	ldr.w	r3, [r8]
 80062a4:	f894 b018 	ldrb.w	fp, [r4, #24]
 80062a8:	3307      	adds	r3, #7
 80062aa:	f023 0307 	bic.w	r3, r3, #7
 80062ae:	f103 0208 	add.w	r2, r3, #8
 80062b2:	f8c8 2000 	str.w	r2, [r8]
 80062b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ba:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80062be:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80062c2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80062c6:	9307      	str	r3, [sp, #28]
 80062c8:	f8cd 8018 	str.w	r8, [sp, #24]
 80062cc:	ee08 0a10 	vmov	s16, r0
 80062d0:	4b9f      	ldr	r3, [pc, #636]	; (8006550 <_printf_float+0x2dc>)
 80062d2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062d6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80062da:	f7fa fc4f 	bl	8000b7c <__aeabi_dcmpun>
 80062de:	bb88      	cbnz	r0, 8006344 <_printf_float+0xd0>
 80062e0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062e4:	4b9a      	ldr	r3, [pc, #616]	; (8006550 <_printf_float+0x2dc>)
 80062e6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80062ea:	f7fa fc29 	bl	8000b40 <__aeabi_dcmple>
 80062ee:	bb48      	cbnz	r0, 8006344 <_printf_float+0xd0>
 80062f0:	2200      	movs	r2, #0
 80062f2:	2300      	movs	r3, #0
 80062f4:	4640      	mov	r0, r8
 80062f6:	4649      	mov	r1, r9
 80062f8:	f7fa fc18 	bl	8000b2c <__aeabi_dcmplt>
 80062fc:	b110      	cbz	r0, 8006304 <_printf_float+0x90>
 80062fe:	232d      	movs	r3, #45	; 0x2d
 8006300:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006304:	4b93      	ldr	r3, [pc, #588]	; (8006554 <_printf_float+0x2e0>)
 8006306:	4894      	ldr	r0, [pc, #592]	; (8006558 <_printf_float+0x2e4>)
 8006308:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800630c:	bf94      	ite	ls
 800630e:	4698      	movls	r8, r3
 8006310:	4680      	movhi	r8, r0
 8006312:	2303      	movs	r3, #3
 8006314:	6123      	str	r3, [r4, #16]
 8006316:	9b05      	ldr	r3, [sp, #20]
 8006318:	f023 0204 	bic.w	r2, r3, #4
 800631c:	6022      	str	r2, [r4, #0]
 800631e:	f04f 0900 	mov.w	r9, #0
 8006322:	9700      	str	r7, [sp, #0]
 8006324:	4633      	mov	r3, r6
 8006326:	aa0b      	add	r2, sp, #44	; 0x2c
 8006328:	4621      	mov	r1, r4
 800632a:	4628      	mov	r0, r5
 800632c:	f000 f9d8 	bl	80066e0 <_printf_common>
 8006330:	3001      	adds	r0, #1
 8006332:	f040 8090 	bne.w	8006456 <_printf_float+0x1e2>
 8006336:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800633a:	b00d      	add	sp, #52	; 0x34
 800633c:	ecbd 8b02 	vpop	{d8}
 8006340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006344:	4642      	mov	r2, r8
 8006346:	464b      	mov	r3, r9
 8006348:	4640      	mov	r0, r8
 800634a:	4649      	mov	r1, r9
 800634c:	f7fa fc16 	bl	8000b7c <__aeabi_dcmpun>
 8006350:	b140      	cbz	r0, 8006364 <_printf_float+0xf0>
 8006352:	464b      	mov	r3, r9
 8006354:	2b00      	cmp	r3, #0
 8006356:	bfbc      	itt	lt
 8006358:	232d      	movlt	r3, #45	; 0x2d
 800635a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800635e:	487f      	ldr	r0, [pc, #508]	; (800655c <_printf_float+0x2e8>)
 8006360:	4b7f      	ldr	r3, [pc, #508]	; (8006560 <_printf_float+0x2ec>)
 8006362:	e7d1      	b.n	8006308 <_printf_float+0x94>
 8006364:	6863      	ldr	r3, [r4, #4]
 8006366:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800636a:	9206      	str	r2, [sp, #24]
 800636c:	1c5a      	adds	r2, r3, #1
 800636e:	d13f      	bne.n	80063f0 <_printf_float+0x17c>
 8006370:	2306      	movs	r3, #6
 8006372:	6063      	str	r3, [r4, #4]
 8006374:	9b05      	ldr	r3, [sp, #20]
 8006376:	6861      	ldr	r1, [r4, #4]
 8006378:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800637c:	2300      	movs	r3, #0
 800637e:	9303      	str	r3, [sp, #12]
 8006380:	ab0a      	add	r3, sp, #40	; 0x28
 8006382:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006386:	ab09      	add	r3, sp, #36	; 0x24
 8006388:	ec49 8b10 	vmov	d0, r8, r9
 800638c:	9300      	str	r3, [sp, #0]
 800638e:	6022      	str	r2, [r4, #0]
 8006390:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006394:	4628      	mov	r0, r5
 8006396:	f7ff fecd 	bl	8006134 <__cvt>
 800639a:	9b06      	ldr	r3, [sp, #24]
 800639c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800639e:	2b47      	cmp	r3, #71	; 0x47
 80063a0:	4680      	mov	r8, r0
 80063a2:	d108      	bne.n	80063b6 <_printf_float+0x142>
 80063a4:	1cc8      	adds	r0, r1, #3
 80063a6:	db02      	blt.n	80063ae <_printf_float+0x13a>
 80063a8:	6863      	ldr	r3, [r4, #4]
 80063aa:	4299      	cmp	r1, r3
 80063ac:	dd41      	ble.n	8006432 <_printf_float+0x1be>
 80063ae:	f1ab 0b02 	sub.w	fp, fp, #2
 80063b2:	fa5f fb8b 	uxtb.w	fp, fp
 80063b6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80063ba:	d820      	bhi.n	80063fe <_printf_float+0x18a>
 80063bc:	3901      	subs	r1, #1
 80063be:	465a      	mov	r2, fp
 80063c0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80063c4:	9109      	str	r1, [sp, #36]	; 0x24
 80063c6:	f7ff ff17 	bl	80061f8 <__exponent>
 80063ca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80063cc:	1813      	adds	r3, r2, r0
 80063ce:	2a01      	cmp	r2, #1
 80063d0:	4681      	mov	r9, r0
 80063d2:	6123      	str	r3, [r4, #16]
 80063d4:	dc02      	bgt.n	80063dc <_printf_float+0x168>
 80063d6:	6822      	ldr	r2, [r4, #0]
 80063d8:	07d2      	lsls	r2, r2, #31
 80063da:	d501      	bpl.n	80063e0 <_printf_float+0x16c>
 80063dc:	3301      	adds	r3, #1
 80063de:	6123      	str	r3, [r4, #16]
 80063e0:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d09c      	beq.n	8006322 <_printf_float+0xae>
 80063e8:	232d      	movs	r3, #45	; 0x2d
 80063ea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063ee:	e798      	b.n	8006322 <_printf_float+0xae>
 80063f0:	9a06      	ldr	r2, [sp, #24]
 80063f2:	2a47      	cmp	r2, #71	; 0x47
 80063f4:	d1be      	bne.n	8006374 <_printf_float+0x100>
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d1bc      	bne.n	8006374 <_printf_float+0x100>
 80063fa:	2301      	movs	r3, #1
 80063fc:	e7b9      	b.n	8006372 <_printf_float+0xfe>
 80063fe:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006402:	d118      	bne.n	8006436 <_printf_float+0x1c2>
 8006404:	2900      	cmp	r1, #0
 8006406:	6863      	ldr	r3, [r4, #4]
 8006408:	dd0b      	ble.n	8006422 <_printf_float+0x1ae>
 800640a:	6121      	str	r1, [r4, #16]
 800640c:	b913      	cbnz	r3, 8006414 <_printf_float+0x1a0>
 800640e:	6822      	ldr	r2, [r4, #0]
 8006410:	07d0      	lsls	r0, r2, #31
 8006412:	d502      	bpl.n	800641a <_printf_float+0x1a6>
 8006414:	3301      	adds	r3, #1
 8006416:	440b      	add	r3, r1
 8006418:	6123      	str	r3, [r4, #16]
 800641a:	65a1      	str	r1, [r4, #88]	; 0x58
 800641c:	f04f 0900 	mov.w	r9, #0
 8006420:	e7de      	b.n	80063e0 <_printf_float+0x16c>
 8006422:	b913      	cbnz	r3, 800642a <_printf_float+0x1b6>
 8006424:	6822      	ldr	r2, [r4, #0]
 8006426:	07d2      	lsls	r2, r2, #31
 8006428:	d501      	bpl.n	800642e <_printf_float+0x1ba>
 800642a:	3302      	adds	r3, #2
 800642c:	e7f4      	b.n	8006418 <_printf_float+0x1a4>
 800642e:	2301      	movs	r3, #1
 8006430:	e7f2      	b.n	8006418 <_printf_float+0x1a4>
 8006432:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006436:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006438:	4299      	cmp	r1, r3
 800643a:	db05      	blt.n	8006448 <_printf_float+0x1d4>
 800643c:	6823      	ldr	r3, [r4, #0]
 800643e:	6121      	str	r1, [r4, #16]
 8006440:	07d8      	lsls	r0, r3, #31
 8006442:	d5ea      	bpl.n	800641a <_printf_float+0x1a6>
 8006444:	1c4b      	adds	r3, r1, #1
 8006446:	e7e7      	b.n	8006418 <_printf_float+0x1a4>
 8006448:	2900      	cmp	r1, #0
 800644a:	bfd4      	ite	le
 800644c:	f1c1 0202 	rsble	r2, r1, #2
 8006450:	2201      	movgt	r2, #1
 8006452:	4413      	add	r3, r2
 8006454:	e7e0      	b.n	8006418 <_printf_float+0x1a4>
 8006456:	6823      	ldr	r3, [r4, #0]
 8006458:	055a      	lsls	r2, r3, #21
 800645a:	d407      	bmi.n	800646c <_printf_float+0x1f8>
 800645c:	6923      	ldr	r3, [r4, #16]
 800645e:	4642      	mov	r2, r8
 8006460:	4631      	mov	r1, r6
 8006462:	4628      	mov	r0, r5
 8006464:	47b8      	blx	r7
 8006466:	3001      	adds	r0, #1
 8006468:	d12c      	bne.n	80064c4 <_printf_float+0x250>
 800646a:	e764      	b.n	8006336 <_printf_float+0xc2>
 800646c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006470:	f240 80e0 	bls.w	8006634 <_printf_float+0x3c0>
 8006474:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006478:	2200      	movs	r2, #0
 800647a:	2300      	movs	r3, #0
 800647c:	f7fa fb4c 	bl	8000b18 <__aeabi_dcmpeq>
 8006480:	2800      	cmp	r0, #0
 8006482:	d034      	beq.n	80064ee <_printf_float+0x27a>
 8006484:	4a37      	ldr	r2, [pc, #220]	; (8006564 <_printf_float+0x2f0>)
 8006486:	2301      	movs	r3, #1
 8006488:	4631      	mov	r1, r6
 800648a:	4628      	mov	r0, r5
 800648c:	47b8      	blx	r7
 800648e:	3001      	adds	r0, #1
 8006490:	f43f af51 	beq.w	8006336 <_printf_float+0xc2>
 8006494:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006498:	429a      	cmp	r2, r3
 800649a:	db02      	blt.n	80064a2 <_printf_float+0x22e>
 800649c:	6823      	ldr	r3, [r4, #0]
 800649e:	07d8      	lsls	r0, r3, #31
 80064a0:	d510      	bpl.n	80064c4 <_printf_float+0x250>
 80064a2:	ee18 3a10 	vmov	r3, s16
 80064a6:	4652      	mov	r2, sl
 80064a8:	4631      	mov	r1, r6
 80064aa:	4628      	mov	r0, r5
 80064ac:	47b8      	blx	r7
 80064ae:	3001      	adds	r0, #1
 80064b0:	f43f af41 	beq.w	8006336 <_printf_float+0xc2>
 80064b4:	f04f 0800 	mov.w	r8, #0
 80064b8:	f104 091a 	add.w	r9, r4, #26
 80064bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064be:	3b01      	subs	r3, #1
 80064c0:	4543      	cmp	r3, r8
 80064c2:	dc09      	bgt.n	80064d8 <_printf_float+0x264>
 80064c4:	6823      	ldr	r3, [r4, #0]
 80064c6:	079b      	lsls	r3, r3, #30
 80064c8:	f100 8105 	bmi.w	80066d6 <_printf_float+0x462>
 80064cc:	68e0      	ldr	r0, [r4, #12]
 80064ce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064d0:	4298      	cmp	r0, r3
 80064d2:	bfb8      	it	lt
 80064d4:	4618      	movlt	r0, r3
 80064d6:	e730      	b.n	800633a <_printf_float+0xc6>
 80064d8:	2301      	movs	r3, #1
 80064da:	464a      	mov	r2, r9
 80064dc:	4631      	mov	r1, r6
 80064de:	4628      	mov	r0, r5
 80064e0:	47b8      	blx	r7
 80064e2:	3001      	adds	r0, #1
 80064e4:	f43f af27 	beq.w	8006336 <_printf_float+0xc2>
 80064e8:	f108 0801 	add.w	r8, r8, #1
 80064ec:	e7e6      	b.n	80064bc <_printf_float+0x248>
 80064ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	dc39      	bgt.n	8006568 <_printf_float+0x2f4>
 80064f4:	4a1b      	ldr	r2, [pc, #108]	; (8006564 <_printf_float+0x2f0>)
 80064f6:	2301      	movs	r3, #1
 80064f8:	4631      	mov	r1, r6
 80064fa:	4628      	mov	r0, r5
 80064fc:	47b8      	blx	r7
 80064fe:	3001      	adds	r0, #1
 8006500:	f43f af19 	beq.w	8006336 <_printf_float+0xc2>
 8006504:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006508:	4313      	orrs	r3, r2
 800650a:	d102      	bne.n	8006512 <_printf_float+0x29e>
 800650c:	6823      	ldr	r3, [r4, #0]
 800650e:	07d9      	lsls	r1, r3, #31
 8006510:	d5d8      	bpl.n	80064c4 <_printf_float+0x250>
 8006512:	ee18 3a10 	vmov	r3, s16
 8006516:	4652      	mov	r2, sl
 8006518:	4631      	mov	r1, r6
 800651a:	4628      	mov	r0, r5
 800651c:	47b8      	blx	r7
 800651e:	3001      	adds	r0, #1
 8006520:	f43f af09 	beq.w	8006336 <_printf_float+0xc2>
 8006524:	f04f 0900 	mov.w	r9, #0
 8006528:	f104 0a1a 	add.w	sl, r4, #26
 800652c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800652e:	425b      	negs	r3, r3
 8006530:	454b      	cmp	r3, r9
 8006532:	dc01      	bgt.n	8006538 <_printf_float+0x2c4>
 8006534:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006536:	e792      	b.n	800645e <_printf_float+0x1ea>
 8006538:	2301      	movs	r3, #1
 800653a:	4652      	mov	r2, sl
 800653c:	4631      	mov	r1, r6
 800653e:	4628      	mov	r0, r5
 8006540:	47b8      	blx	r7
 8006542:	3001      	adds	r0, #1
 8006544:	f43f aef7 	beq.w	8006336 <_printf_float+0xc2>
 8006548:	f109 0901 	add.w	r9, r9, #1
 800654c:	e7ee      	b.n	800652c <_printf_float+0x2b8>
 800654e:	bf00      	nop
 8006550:	7fefffff 	.word	0x7fefffff
 8006554:	08008e28 	.word	0x08008e28
 8006558:	08008e2c 	.word	0x08008e2c
 800655c:	08008e34 	.word	0x08008e34
 8006560:	08008e30 	.word	0x08008e30
 8006564:	08008e38 	.word	0x08008e38
 8006568:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800656a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800656c:	429a      	cmp	r2, r3
 800656e:	bfa8      	it	ge
 8006570:	461a      	movge	r2, r3
 8006572:	2a00      	cmp	r2, #0
 8006574:	4691      	mov	r9, r2
 8006576:	dc37      	bgt.n	80065e8 <_printf_float+0x374>
 8006578:	f04f 0b00 	mov.w	fp, #0
 800657c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006580:	f104 021a 	add.w	r2, r4, #26
 8006584:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006586:	9305      	str	r3, [sp, #20]
 8006588:	eba3 0309 	sub.w	r3, r3, r9
 800658c:	455b      	cmp	r3, fp
 800658e:	dc33      	bgt.n	80065f8 <_printf_float+0x384>
 8006590:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006594:	429a      	cmp	r2, r3
 8006596:	db3b      	blt.n	8006610 <_printf_float+0x39c>
 8006598:	6823      	ldr	r3, [r4, #0]
 800659a:	07da      	lsls	r2, r3, #31
 800659c:	d438      	bmi.n	8006610 <_printf_float+0x39c>
 800659e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80065a0:	9b05      	ldr	r3, [sp, #20]
 80065a2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065a4:	1ad3      	subs	r3, r2, r3
 80065a6:	eba2 0901 	sub.w	r9, r2, r1
 80065aa:	4599      	cmp	r9, r3
 80065ac:	bfa8      	it	ge
 80065ae:	4699      	movge	r9, r3
 80065b0:	f1b9 0f00 	cmp.w	r9, #0
 80065b4:	dc35      	bgt.n	8006622 <_printf_float+0x3ae>
 80065b6:	f04f 0800 	mov.w	r8, #0
 80065ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80065be:	f104 0a1a 	add.w	sl, r4, #26
 80065c2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065c6:	1a9b      	subs	r3, r3, r2
 80065c8:	eba3 0309 	sub.w	r3, r3, r9
 80065cc:	4543      	cmp	r3, r8
 80065ce:	f77f af79 	ble.w	80064c4 <_printf_float+0x250>
 80065d2:	2301      	movs	r3, #1
 80065d4:	4652      	mov	r2, sl
 80065d6:	4631      	mov	r1, r6
 80065d8:	4628      	mov	r0, r5
 80065da:	47b8      	blx	r7
 80065dc:	3001      	adds	r0, #1
 80065de:	f43f aeaa 	beq.w	8006336 <_printf_float+0xc2>
 80065e2:	f108 0801 	add.w	r8, r8, #1
 80065e6:	e7ec      	b.n	80065c2 <_printf_float+0x34e>
 80065e8:	4613      	mov	r3, r2
 80065ea:	4631      	mov	r1, r6
 80065ec:	4642      	mov	r2, r8
 80065ee:	4628      	mov	r0, r5
 80065f0:	47b8      	blx	r7
 80065f2:	3001      	adds	r0, #1
 80065f4:	d1c0      	bne.n	8006578 <_printf_float+0x304>
 80065f6:	e69e      	b.n	8006336 <_printf_float+0xc2>
 80065f8:	2301      	movs	r3, #1
 80065fa:	4631      	mov	r1, r6
 80065fc:	4628      	mov	r0, r5
 80065fe:	9205      	str	r2, [sp, #20]
 8006600:	47b8      	blx	r7
 8006602:	3001      	adds	r0, #1
 8006604:	f43f ae97 	beq.w	8006336 <_printf_float+0xc2>
 8006608:	9a05      	ldr	r2, [sp, #20]
 800660a:	f10b 0b01 	add.w	fp, fp, #1
 800660e:	e7b9      	b.n	8006584 <_printf_float+0x310>
 8006610:	ee18 3a10 	vmov	r3, s16
 8006614:	4652      	mov	r2, sl
 8006616:	4631      	mov	r1, r6
 8006618:	4628      	mov	r0, r5
 800661a:	47b8      	blx	r7
 800661c:	3001      	adds	r0, #1
 800661e:	d1be      	bne.n	800659e <_printf_float+0x32a>
 8006620:	e689      	b.n	8006336 <_printf_float+0xc2>
 8006622:	9a05      	ldr	r2, [sp, #20]
 8006624:	464b      	mov	r3, r9
 8006626:	4442      	add	r2, r8
 8006628:	4631      	mov	r1, r6
 800662a:	4628      	mov	r0, r5
 800662c:	47b8      	blx	r7
 800662e:	3001      	adds	r0, #1
 8006630:	d1c1      	bne.n	80065b6 <_printf_float+0x342>
 8006632:	e680      	b.n	8006336 <_printf_float+0xc2>
 8006634:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006636:	2a01      	cmp	r2, #1
 8006638:	dc01      	bgt.n	800663e <_printf_float+0x3ca>
 800663a:	07db      	lsls	r3, r3, #31
 800663c:	d538      	bpl.n	80066b0 <_printf_float+0x43c>
 800663e:	2301      	movs	r3, #1
 8006640:	4642      	mov	r2, r8
 8006642:	4631      	mov	r1, r6
 8006644:	4628      	mov	r0, r5
 8006646:	47b8      	blx	r7
 8006648:	3001      	adds	r0, #1
 800664a:	f43f ae74 	beq.w	8006336 <_printf_float+0xc2>
 800664e:	ee18 3a10 	vmov	r3, s16
 8006652:	4652      	mov	r2, sl
 8006654:	4631      	mov	r1, r6
 8006656:	4628      	mov	r0, r5
 8006658:	47b8      	blx	r7
 800665a:	3001      	adds	r0, #1
 800665c:	f43f ae6b 	beq.w	8006336 <_printf_float+0xc2>
 8006660:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006664:	2200      	movs	r2, #0
 8006666:	2300      	movs	r3, #0
 8006668:	f7fa fa56 	bl	8000b18 <__aeabi_dcmpeq>
 800666c:	b9d8      	cbnz	r0, 80066a6 <_printf_float+0x432>
 800666e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006670:	f108 0201 	add.w	r2, r8, #1
 8006674:	3b01      	subs	r3, #1
 8006676:	4631      	mov	r1, r6
 8006678:	4628      	mov	r0, r5
 800667a:	47b8      	blx	r7
 800667c:	3001      	adds	r0, #1
 800667e:	d10e      	bne.n	800669e <_printf_float+0x42a>
 8006680:	e659      	b.n	8006336 <_printf_float+0xc2>
 8006682:	2301      	movs	r3, #1
 8006684:	4652      	mov	r2, sl
 8006686:	4631      	mov	r1, r6
 8006688:	4628      	mov	r0, r5
 800668a:	47b8      	blx	r7
 800668c:	3001      	adds	r0, #1
 800668e:	f43f ae52 	beq.w	8006336 <_printf_float+0xc2>
 8006692:	f108 0801 	add.w	r8, r8, #1
 8006696:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006698:	3b01      	subs	r3, #1
 800669a:	4543      	cmp	r3, r8
 800669c:	dcf1      	bgt.n	8006682 <_printf_float+0x40e>
 800669e:	464b      	mov	r3, r9
 80066a0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80066a4:	e6dc      	b.n	8006460 <_printf_float+0x1ec>
 80066a6:	f04f 0800 	mov.w	r8, #0
 80066aa:	f104 0a1a 	add.w	sl, r4, #26
 80066ae:	e7f2      	b.n	8006696 <_printf_float+0x422>
 80066b0:	2301      	movs	r3, #1
 80066b2:	4642      	mov	r2, r8
 80066b4:	e7df      	b.n	8006676 <_printf_float+0x402>
 80066b6:	2301      	movs	r3, #1
 80066b8:	464a      	mov	r2, r9
 80066ba:	4631      	mov	r1, r6
 80066bc:	4628      	mov	r0, r5
 80066be:	47b8      	blx	r7
 80066c0:	3001      	adds	r0, #1
 80066c2:	f43f ae38 	beq.w	8006336 <_printf_float+0xc2>
 80066c6:	f108 0801 	add.w	r8, r8, #1
 80066ca:	68e3      	ldr	r3, [r4, #12]
 80066cc:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80066ce:	1a5b      	subs	r3, r3, r1
 80066d0:	4543      	cmp	r3, r8
 80066d2:	dcf0      	bgt.n	80066b6 <_printf_float+0x442>
 80066d4:	e6fa      	b.n	80064cc <_printf_float+0x258>
 80066d6:	f04f 0800 	mov.w	r8, #0
 80066da:	f104 0919 	add.w	r9, r4, #25
 80066de:	e7f4      	b.n	80066ca <_printf_float+0x456>

080066e0 <_printf_common>:
 80066e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066e4:	4616      	mov	r6, r2
 80066e6:	4699      	mov	r9, r3
 80066e8:	688a      	ldr	r2, [r1, #8]
 80066ea:	690b      	ldr	r3, [r1, #16]
 80066ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80066f0:	4293      	cmp	r3, r2
 80066f2:	bfb8      	it	lt
 80066f4:	4613      	movlt	r3, r2
 80066f6:	6033      	str	r3, [r6, #0]
 80066f8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80066fc:	4607      	mov	r7, r0
 80066fe:	460c      	mov	r4, r1
 8006700:	b10a      	cbz	r2, 8006706 <_printf_common+0x26>
 8006702:	3301      	adds	r3, #1
 8006704:	6033      	str	r3, [r6, #0]
 8006706:	6823      	ldr	r3, [r4, #0]
 8006708:	0699      	lsls	r1, r3, #26
 800670a:	bf42      	ittt	mi
 800670c:	6833      	ldrmi	r3, [r6, #0]
 800670e:	3302      	addmi	r3, #2
 8006710:	6033      	strmi	r3, [r6, #0]
 8006712:	6825      	ldr	r5, [r4, #0]
 8006714:	f015 0506 	ands.w	r5, r5, #6
 8006718:	d106      	bne.n	8006728 <_printf_common+0x48>
 800671a:	f104 0a19 	add.w	sl, r4, #25
 800671e:	68e3      	ldr	r3, [r4, #12]
 8006720:	6832      	ldr	r2, [r6, #0]
 8006722:	1a9b      	subs	r3, r3, r2
 8006724:	42ab      	cmp	r3, r5
 8006726:	dc26      	bgt.n	8006776 <_printf_common+0x96>
 8006728:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800672c:	1e13      	subs	r3, r2, #0
 800672e:	6822      	ldr	r2, [r4, #0]
 8006730:	bf18      	it	ne
 8006732:	2301      	movne	r3, #1
 8006734:	0692      	lsls	r2, r2, #26
 8006736:	d42b      	bmi.n	8006790 <_printf_common+0xb0>
 8006738:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800673c:	4649      	mov	r1, r9
 800673e:	4638      	mov	r0, r7
 8006740:	47c0      	blx	r8
 8006742:	3001      	adds	r0, #1
 8006744:	d01e      	beq.n	8006784 <_printf_common+0xa4>
 8006746:	6823      	ldr	r3, [r4, #0]
 8006748:	68e5      	ldr	r5, [r4, #12]
 800674a:	6832      	ldr	r2, [r6, #0]
 800674c:	f003 0306 	and.w	r3, r3, #6
 8006750:	2b04      	cmp	r3, #4
 8006752:	bf08      	it	eq
 8006754:	1aad      	subeq	r5, r5, r2
 8006756:	68a3      	ldr	r3, [r4, #8]
 8006758:	6922      	ldr	r2, [r4, #16]
 800675a:	bf0c      	ite	eq
 800675c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006760:	2500      	movne	r5, #0
 8006762:	4293      	cmp	r3, r2
 8006764:	bfc4      	itt	gt
 8006766:	1a9b      	subgt	r3, r3, r2
 8006768:	18ed      	addgt	r5, r5, r3
 800676a:	2600      	movs	r6, #0
 800676c:	341a      	adds	r4, #26
 800676e:	42b5      	cmp	r5, r6
 8006770:	d11a      	bne.n	80067a8 <_printf_common+0xc8>
 8006772:	2000      	movs	r0, #0
 8006774:	e008      	b.n	8006788 <_printf_common+0xa8>
 8006776:	2301      	movs	r3, #1
 8006778:	4652      	mov	r2, sl
 800677a:	4649      	mov	r1, r9
 800677c:	4638      	mov	r0, r7
 800677e:	47c0      	blx	r8
 8006780:	3001      	adds	r0, #1
 8006782:	d103      	bne.n	800678c <_printf_common+0xac>
 8006784:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800678c:	3501      	adds	r5, #1
 800678e:	e7c6      	b.n	800671e <_printf_common+0x3e>
 8006790:	18e1      	adds	r1, r4, r3
 8006792:	1c5a      	adds	r2, r3, #1
 8006794:	2030      	movs	r0, #48	; 0x30
 8006796:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800679a:	4422      	add	r2, r4
 800679c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80067a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80067a4:	3302      	adds	r3, #2
 80067a6:	e7c7      	b.n	8006738 <_printf_common+0x58>
 80067a8:	2301      	movs	r3, #1
 80067aa:	4622      	mov	r2, r4
 80067ac:	4649      	mov	r1, r9
 80067ae:	4638      	mov	r0, r7
 80067b0:	47c0      	blx	r8
 80067b2:	3001      	adds	r0, #1
 80067b4:	d0e6      	beq.n	8006784 <_printf_common+0xa4>
 80067b6:	3601      	adds	r6, #1
 80067b8:	e7d9      	b.n	800676e <_printf_common+0x8e>
	...

080067bc <_printf_i>:
 80067bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067c0:	460c      	mov	r4, r1
 80067c2:	4691      	mov	r9, r2
 80067c4:	7e27      	ldrb	r7, [r4, #24]
 80067c6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80067c8:	2f78      	cmp	r7, #120	; 0x78
 80067ca:	4680      	mov	r8, r0
 80067cc:	469a      	mov	sl, r3
 80067ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80067d2:	d807      	bhi.n	80067e4 <_printf_i+0x28>
 80067d4:	2f62      	cmp	r7, #98	; 0x62
 80067d6:	d80a      	bhi.n	80067ee <_printf_i+0x32>
 80067d8:	2f00      	cmp	r7, #0
 80067da:	f000 80d8 	beq.w	800698e <_printf_i+0x1d2>
 80067de:	2f58      	cmp	r7, #88	; 0x58
 80067e0:	f000 80a3 	beq.w	800692a <_printf_i+0x16e>
 80067e4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80067e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80067ec:	e03a      	b.n	8006864 <_printf_i+0xa8>
 80067ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80067f2:	2b15      	cmp	r3, #21
 80067f4:	d8f6      	bhi.n	80067e4 <_printf_i+0x28>
 80067f6:	a001      	add	r0, pc, #4	; (adr r0, 80067fc <_printf_i+0x40>)
 80067f8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80067fc:	08006855 	.word	0x08006855
 8006800:	08006869 	.word	0x08006869
 8006804:	080067e5 	.word	0x080067e5
 8006808:	080067e5 	.word	0x080067e5
 800680c:	080067e5 	.word	0x080067e5
 8006810:	080067e5 	.word	0x080067e5
 8006814:	08006869 	.word	0x08006869
 8006818:	080067e5 	.word	0x080067e5
 800681c:	080067e5 	.word	0x080067e5
 8006820:	080067e5 	.word	0x080067e5
 8006824:	080067e5 	.word	0x080067e5
 8006828:	08006975 	.word	0x08006975
 800682c:	08006899 	.word	0x08006899
 8006830:	08006957 	.word	0x08006957
 8006834:	080067e5 	.word	0x080067e5
 8006838:	080067e5 	.word	0x080067e5
 800683c:	08006997 	.word	0x08006997
 8006840:	080067e5 	.word	0x080067e5
 8006844:	08006899 	.word	0x08006899
 8006848:	080067e5 	.word	0x080067e5
 800684c:	080067e5 	.word	0x080067e5
 8006850:	0800695f 	.word	0x0800695f
 8006854:	680b      	ldr	r3, [r1, #0]
 8006856:	1d1a      	adds	r2, r3, #4
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	600a      	str	r2, [r1, #0]
 800685c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006860:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006864:	2301      	movs	r3, #1
 8006866:	e0a3      	b.n	80069b0 <_printf_i+0x1f4>
 8006868:	6825      	ldr	r5, [r4, #0]
 800686a:	6808      	ldr	r0, [r1, #0]
 800686c:	062e      	lsls	r6, r5, #24
 800686e:	f100 0304 	add.w	r3, r0, #4
 8006872:	d50a      	bpl.n	800688a <_printf_i+0xce>
 8006874:	6805      	ldr	r5, [r0, #0]
 8006876:	600b      	str	r3, [r1, #0]
 8006878:	2d00      	cmp	r5, #0
 800687a:	da03      	bge.n	8006884 <_printf_i+0xc8>
 800687c:	232d      	movs	r3, #45	; 0x2d
 800687e:	426d      	negs	r5, r5
 8006880:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006884:	485e      	ldr	r0, [pc, #376]	; (8006a00 <_printf_i+0x244>)
 8006886:	230a      	movs	r3, #10
 8006888:	e019      	b.n	80068be <_printf_i+0x102>
 800688a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800688e:	6805      	ldr	r5, [r0, #0]
 8006890:	600b      	str	r3, [r1, #0]
 8006892:	bf18      	it	ne
 8006894:	b22d      	sxthne	r5, r5
 8006896:	e7ef      	b.n	8006878 <_printf_i+0xbc>
 8006898:	680b      	ldr	r3, [r1, #0]
 800689a:	6825      	ldr	r5, [r4, #0]
 800689c:	1d18      	adds	r0, r3, #4
 800689e:	6008      	str	r0, [r1, #0]
 80068a0:	0628      	lsls	r0, r5, #24
 80068a2:	d501      	bpl.n	80068a8 <_printf_i+0xec>
 80068a4:	681d      	ldr	r5, [r3, #0]
 80068a6:	e002      	b.n	80068ae <_printf_i+0xf2>
 80068a8:	0669      	lsls	r1, r5, #25
 80068aa:	d5fb      	bpl.n	80068a4 <_printf_i+0xe8>
 80068ac:	881d      	ldrh	r5, [r3, #0]
 80068ae:	4854      	ldr	r0, [pc, #336]	; (8006a00 <_printf_i+0x244>)
 80068b0:	2f6f      	cmp	r7, #111	; 0x6f
 80068b2:	bf0c      	ite	eq
 80068b4:	2308      	moveq	r3, #8
 80068b6:	230a      	movne	r3, #10
 80068b8:	2100      	movs	r1, #0
 80068ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80068be:	6866      	ldr	r6, [r4, #4]
 80068c0:	60a6      	str	r6, [r4, #8]
 80068c2:	2e00      	cmp	r6, #0
 80068c4:	bfa2      	ittt	ge
 80068c6:	6821      	ldrge	r1, [r4, #0]
 80068c8:	f021 0104 	bicge.w	r1, r1, #4
 80068cc:	6021      	strge	r1, [r4, #0]
 80068ce:	b90d      	cbnz	r5, 80068d4 <_printf_i+0x118>
 80068d0:	2e00      	cmp	r6, #0
 80068d2:	d04d      	beq.n	8006970 <_printf_i+0x1b4>
 80068d4:	4616      	mov	r6, r2
 80068d6:	fbb5 f1f3 	udiv	r1, r5, r3
 80068da:	fb03 5711 	mls	r7, r3, r1, r5
 80068de:	5dc7      	ldrb	r7, [r0, r7]
 80068e0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80068e4:	462f      	mov	r7, r5
 80068e6:	42bb      	cmp	r3, r7
 80068e8:	460d      	mov	r5, r1
 80068ea:	d9f4      	bls.n	80068d6 <_printf_i+0x11a>
 80068ec:	2b08      	cmp	r3, #8
 80068ee:	d10b      	bne.n	8006908 <_printf_i+0x14c>
 80068f0:	6823      	ldr	r3, [r4, #0]
 80068f2:	07df      	lsls	r7, r3, #31
 80068f4:	d508      	bpl.n	8006908 <_printf_i+0x14c>
 80068f6:	6923      	ldr	r3, [r4, #16]
 80068f8:	6861      	ldr	r1, [r4, #4]
 80068fa:	4299      	cmp	r1, r3
 80068fc:	bfde      	ittt	le
 80068fe:	2330      	movle	r3, #48	; 0x30
 8006900:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006904:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8006908:	1b92      	subs	r2, r2, r6
 800690a:	6122      	str	r2, [r4, #16]
 800690c:	f8cd a000 	str.w	sl, [sp]
 8006910:	464b      	mov	r3, r9
 8006912:	aa03      	add	r2, sp, #12
 8006914:	4621      	mov	r1, r4
 8006916:	4640      	mov	r0, r8
 8006918:	f7ff fee2 	bl	80066e0 <_printf_common>
 800691c:	3001      	adds	r0, #1
 800691e:	d14c      	bne.n	80069ba <_printf_i+0x1fe>
 8006920:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006924:	b004      	add	sp, #16
 8006926:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800692a:	4835      	ldr	r0, [pc, #212]	; (8006a00 <_printf_i+0x244>)
 800692c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006930:	6823      	ldr	r3, [r4, #0]
 8006932:	680e      	ldr	r6, [r1, #0]
 8006934:	061f      	lsls	r7, r3, #24
 8006936:	f856 5b04 	ldr.w	r5, [r6], #4
 800693a:	600e      	str	r6, [r1, #0]
 800693c:	d514      	bpl.n	8006968 <_printf_i+0x1ac>
 800693e:	07d9      	lsls	r1, r3, #31
 8006940:	bf44      	itt	mi
 8006942:	f043 0320 	orrmi.w	r3, r3, #32
 8006946:	6023      	strmi	r3, [r4, #0]
 8006948:	b91d      	cbnz	r5, 8006952 <_printf_i+0x196>
 800694a:	6823      	ldr	r3, [r4, #0]
 800694c:	f023 0320 	bic.w	r3, r3, #32
 8006950:	6023      	str	r3, [r4, #0]
 8006952:	2310      	movs	r3, #16
 8006954:	e7b0      	b.n	80068b8 <_printf_i+0xfc>
 8006956:	6823      	ldr	r3, [r4, #0]
 8006958:	f043 0320 	orr.w	r3, r3, #32
 800695c:	6023      	str	r3, [r4, #0]
 800695e:	2378      	movs	r3, #120	; 0x78
 8006960:	4828      	ldr	r0, [pc, #160]	; (8006a04 <_printf_i+0x248>)
 8006962:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006966:	e7e3      	b.n	8006930 <_printf_i+0x174>
 8006968:	065e      	lsls	r6, r3, #25
 800696a:	bf48      	it	mi
 800696c:	b2ad      	uxthmi	r5, r5
 800696e:	e7e6      	b.n	800693e <_printf_i+0x182>
 8006970:	4616      	mov	r6, r2
 8006972:	e7bb      	b.n	80068ec <_printf_i+0x130>
 8006974:	680b      	ldr	r3, [r1, #0]
 8006976:	6826      	ldr	r6, [r4, #0]
 8006978:	6960      	ldr	r0, [r4, #20]
 800697a:	1d1d      	adds	r5, r3, #4
 800697c:	600d      	str	r5, [r1, #0]
 800697e:	0635      	lsls	r5, r6, #24
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	d501      	bpl.n	8006988 <_printf_i+0x1cc>
 8006984:	6018      	str	r0, [r3, #0]
 8006986:	e002      	b.n	800698e <_printf_i+0x1d2>
 8006988:	0671      	lsls	r1, r6, #25
 800698a:	d5fb      	bpl.n	8006984 <_printf_i+0x1c8>
 800698c:	8018      	strh	r0, [r3, #0]
 800698e:	2300      	movs	r3, #0
 8006990:	6123      	str	r3, [r4, #16]
 8006992:	4616      	mov	r6, r2
 8006994:	e7ba      	b.n	800690c <_printf_i+0x150>
 8006996:	680b      	ldr	r3, [r1, #0]
 8006998:	1d1a      	adds	r2, r3, #4
 800699a:	600a      	str	r2, [r1, #0]
 800699c:	681e      	ldr	r6, [r3, #0]
 800699e:	6862      	ldr	r2, [r4, #4]
 80069a0:	2100      	movs	r1, #0
 80069a2:	4630      	mov	r0, r6
 80069a4:	f7f9 fc44 	bl	8000230 <memchr>
 80069a8:	b108      	cbz	r0, 80069ae <_printf_i+0x1f2>
 80069aa:	1b80      	subs	r0, r0, r6
 80069ac:	6060      	str	r0, [r4, #4]
 80069ae:	6863      	ldr	r3, [r4, #4]
 80069b0:	6123      	str	r3, [r4, #16]
 80069b2:	2300      	movs	r3, #0
 80069b4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069b8:	e7a8      	b.n	800690c <_printf_i+0x150>
 80069ba:	6923      	ldr	r3, [r4, #16]
 80069bc:	4632      	mov	r2, r6
 80069be:	4649      	mov	r1, r9
 80069c0:	4640      	mov	r0, r8
 80069c2:	47d0      	blx	sl
 80069c4:	3001      	adds	r0, #1
 80069c6:	d0ab      	beq.n	8006920 <_printf_i+0x164>
 80069c8:	6823      	ldr	r3, [r4, #0]
 80069ca:	079b      	lsls	r3, r3, #30
 80069cc:	d413      	bmi.n	80069f6 <_printf_i+0x23a>
 80069ce:	68e0      	ldr	r0, [r4, #12]
 80069d0:	9b03      	ldr	r3, [sp, #12]
 80069d2:	4298      	cmp	r0, r3
 80069d4:	bfb8      	it	lt
 80069d6:	4618      	movlt	r0, r3
 80069d8:	e7a4      	b.n	8006924 <_printf_i+0x168>
 80069da:	2301      	movs	r3, #1
 80069dc:	4632      	mov	r2, r6
 80069de:	4649      	mov	r1, r9
 80069e0:	4640      	mov	r0, r8
 80069e2:	47d0      	blx	sl
 80069e4:	3001      	adds	r0, #1
 80069e6:	d09b      	beq.n	8006920 <_printf_i+0x164>
 80069e8:	3501      	adds	r5, #1
 80069ea:	68e3      	ldr	r3, [r4, #12]
 80069ec:	9903      	ldr	r1, [sp, #12]
 80069ee:	1a5b      	subs	r3, r3, r1
 80069f0:	42ab      	cmp	r3, r5
 80069f2:	dcf2      	bgt.n	80069da <_printf_i+0x21e>
 80069f4:	e7eb      	b.n	80069ce <_printf_i+0x212>
 80069f6:	2500      	movs	r5, #0
 80069f8:	f104 0619 	add.w	r6, r4, #25
 80069fc:	e7f5      	b.n	80069ea <_printf_i+0x22e>
 80069fe:	bf00      	nop
 8006a00:	08008e3a 	.word	0x08008e3a
 8006a04:	08008e4b 	.word	0x08008e4b

08006a08 <iprintf>:
 8006a08:	b40f      	push	{r0, r1, r2, r3}
 8006a0a:	4b0a      	ldr	r3, [pc, #40]	; (8006a34 <iprintf+0x2c>)
 8006a0c:	b513      	push	{r0, r1, r4, lr}
 8006a0e:	681c      	ldr	r4, [r3, #0]
 8006a10:	b124      	cbz	r4, 8006a1c <iprintf+0x14>
 8006a12:	69a3      	ldr	r3, [r4, #24]
 8006a14:	b913      	cbnz	r3, 8006a1c <iprintf+0x14>
 8006a16:	4620      	mov	r0, r4
 8006a18:	f001 f8fc 	bl	8007c14 <__sinit>
 8006a1c:	ab05      	add	r3, sp, #20
 8006a1e:	9a04      	ldr	r2, [sp, #16]
 8006a20:	68a1      	ldr	r1, [r4, #8]
 8006a22:	9301      	str	r3, [sp, #4]
 8006a24:	4620      	mov	r0, r4
 8006a26:	f001 fdcf 	bl	80085c8 <_vfiprintf_r>
 8006a2a:	b002      	add	sp, #8
 8006a2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a30:	b004      	add	sp, #16
 8006a32:	4770      	bx	lr
 8006a34:	2000000c 	.word	0x2000000c

08006a38 <putchar>:
 8006a38:	4b09      	ldr	r3, [pc, #36]	; (8006a60 <putchar+0x28>)
 8006a3a:	b513      	push	{r0, r1, r4, lr}
 8006a3c:	681c      	ldr	r4, [r3, #0]
 8006a3e:	4601      	mov	r1, r0
 8006a40:	b134      	cbz	r4, 8006a50 <putchar+0x18>
 8006a42:	69a3      	ldr	r3, [r4, #24]
 8006a44:	b923      	cbnz	r3, 8006a50 <putchar+0x18>
 8006a46:	9001      	str	r0, [sp, #4]
 8006a48:	4620      	mov	r0, r4
 8006a4a:	f001 f8e3 	bl	8007c14 <__sinit>
 8006a4e:	9901      	ldr	r1, [sp, #4]
 8006a50:	68a2      	ldr	r2, [r4, #8]
 8006a52:	4620      	mov	r0, r4
 8006a54:	b002      	add	sp, #8
 8006a56:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006a5a:	f001 bee5 	b.w	8008828 <_putc_r>
 8006a5e:	bf00      	nop
 8006a60:	2000000c 	.word	0x2000000c

08006a64 <_puts_r>:
 8006a64:	b570      	push	{r4, r5, r6, lr}
 8006a66:	460e      	mov	r6, r1
 8006a68:	4605      	mov	r5, r0
 8006a6a:	b118      	cbz	r0, 8006a74 <_puts_r+0x10>
 8006a6c:	6983      	ldr	r3, [r0, #24]
 8006a6e:	b90b      	cbnz	r3, 8006a74 <_puts_r+0x10>
 8006a70:	f001 f8d0 	bl	8007c14 <__sinit>
 8006a74:	69ab      	ldr	r3, [r5, #24]
 8006a76:	68ac      	ldr	r4, [r5, #8]
 8006a78:	b913      	cbnz	r3, 8006a80 <_puts_r+0x1c>
 8006a7a:	4628      	mov	r0, r5
 8006a7c:	f001 f8ca 	bl	8007c14 <__sinit>
 8006a80:	4b2c      	ldr	r3, [pc, #176]	; (8006b34 <_puts_r+0xd0>)
 8006a82:	429c      	cmp	r4, r3
 8006a84:	d120      	bne.n	8006ac8 <_puts_r+0x64>
 8006a86:	686c      	ldr	r4, [r5, #4]
 8006a88:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006a8a:	07db      	lsls	r3, r3, #31
 8006a8c:	d405      	bmi.n	8006a9a <_puts_r+0x36>
 8006a8e:	89a3      	ldrh	r3, [r4, #12]
 8006a90:	0598      	lsls	r0, r3, #22
 8006a92:	d402      	bmi.n	8006a9a <_puts_r+0x36>
 8006a94:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006a96:	f001 f960 	bl	8007d5a <__retarget_lock_acquire_recursive>
 8006a9a:	89a3      	ldrh	r3, [r4, #12]
 8006a9c:	0719      	lsls	r1, r3, #28
 8006a9e:	d51d      	bpl.n	8006adc <_puts_r+0x78>
 8006aa0:	6923      	ldr	r3, [r4, #16]
 8006aa2:	b1db      	cbz	r3, 8006adc <_puts_r+0x78>
 8006aa4:	3e01      	subs	r6, #1
 8006aa6:	68a3      	ldr	r3, [r4, #8]
 8006aa8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006aac:	3b01      	subs	r3, #1
 8006aae:	60a3      	str	r3, [r4, #8]
 8006ab0:	bb39      	cbnz	r1, 8006b02 <_puts_r+0x9e>
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	da38      	bge.n	8006b28 <_puts_r+0xc4>
 8006ab6:	4622      	mov	r2, r4
 8006ab8:	210a      	movs	r1, #10
 8006aba:	4628      	mov	r0, r5
 8006abc:	f000 f858 	bl	8006b70 <__swbuf_r>
 8006ac0:	3001      	adds	r0, #1
 8006ac2:	d011      	beq.n	8006ae8 <_puts_r+0x84>
 8006ac4:	250a      	movs	r5, #10
 8006ac6:	e011      	b.n	8006aec <_puts_r+0x88>
 8006ac8:	4b1b      	ldr	r3, [pc, #108]	; (8006b38 <_puts_r+0xd4>)
 8006aca:	429c      	cmp	r4, r3
 8006acc:	d101      	bne.n	8006ad2 <_puts_r+0x6e>
 8006ace:	68ac      	ldr	r4, [r5, #8]
 8006ad0:	e7da      	b.n	8006a88 <_puts_r+0x24>
 8006ad2:	4b1a      	ldr	r3, [pc, #104]	; (8006b3c <_puts_r+0xd8>)
 8006ad4:	429c      	cmp	r4, r3
 8006ad6:	bf08      	it	eq
 8006ad8:	68ec      	ldreq	r4, [r5, #12]
 8006ada:	e7d5      	b.n	8006a88 <_puts_r+0x24>
 8006adc:	4621      	mov	r1, r4
 8006ade:	4628      	mov	r0, r5
 8006ae0:	f000 f898 	bl	8006c14 <__swsetup_r>
 8006ae4:	2800      	cmp	r0, #0
 8006ae6:	d0dd      	beq.n	8006aa4 <_puts_r+0x40>
 8006ae8:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8006aec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006aee:	07da      	lsls	r2, r3, #31
 8006af0:	d405      	bmi.n	8006afe <_puts_r+0x9a>
 8006af2:	89a3      	ldrh	r3, [r4, #12]
 8006af4:	059b      	lsls	r3, r3, #22
 8006af6:	d402      	bmi.n	8006afe <_puts_r+0x9a>
 8006af8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006afa:	f001 f92f 	bl	8007d5c <__retarget_lock_release_recursive>
 8006afe:	4628      	mov	r0, r5
 8006b00:	bd70      	pop	{r4, r5, r6, pc}
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	da04      	bge.n	8006b10 <_puts_r+0xac>
 8006b06:	69a2      	ldr	r2, [r4, #24]
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	dc06      	bgt.n	8006b1a <_puts_r+0xb6>
 8006b0c:	290a      	cmp	r1, #10
 8006b0e:	d004      	beq.n	8006b1a <_puts_r+0xb6>
 8006b10:	6823      	ldr	r3, [r4, #0]
 8006b12:	1c5a      	adds	r2, r3, #1
 8006b14:	6022      	str	r2, [r4, #0]
 8006b16:	7019      	strb	r1, [r3, #0]
 8006b18:	e7c5      	b.n	8006aa6 <_puts_r+0x42>
 8006b1a:	4622      	mov	r2, r4
 8006b1c:	4628      	mov	r0, r5
 8006b1e:	f000 f827 	bl	8006b70 <__swbuf_r>
 8006b22:	3001      	adds	r0, #1
 8006b24:	d1bf      	bne.n	8006aa6 <_puts_r+0x42>
 8006b26:	e7df      	b.n	8006ae8 <_puts_r+0x84>
 8006b28:	6823      	ldr	r3, [r4, #0]
 8006b2a:	250a      	movs	r5, #10
 8006b2c:	1c5a      	adds	r2, r3, #1
 8006b2e:	6022      	str	r2, [r4, #0]
 8006b30:	701d      	strb	r5, [r3, #0]
 8006b32:	e7db      	b.n	8006aec <_puts_r+0x88>
 8006b34:	08008f10 	.word	0x08008f10
 8006b38:	08008f30 	.word	0x08008f30
 8006b3c:	08008ef0 	.word	0x08008ef0

08006b40 <puts>:
 8006b40:	4b02      	ldr	r3, [pc, #8]	; (8006b4c <puts+0xc>)
 8006b42:	4601      	mov	r1, r0
 8006b44:	6818      	ldr	r0, [r3, #0]
 8006b46:	f7ff bf8d 	b.w	8006a64 <_puts_r>
 8006b4a:	bf00      	nop
 8006b4c:	2000000c 	.word	0x2000000c

08006b50 <_sbrk_r>:
 8006b50:	b538      	push	{r3, r4, r5, lr}
 8006b52:	4d06      	ldr	r5, [pc, #24]	; (8006b6c <_sbrk_r+0x1c>)
 8006b54:	2300      	movs	r3, #0
 8006b56:	4604      	mov	r4, r0
 8006b58:	4608      	mov	r0, r1
 8006b5a:	602b      	str	r3, [r5, #0]
 8006b5c:	f7fb f828 	bl	8001bb0 <_sbrk>
 8006b60:	1c43      	adds	r3, r0, #1
 8006b62:	d102      	bne.n	8006b6a <_sbrk_r+0x1a>
 8006b64:	682b      	ldr	r3, [r5, #0]
 8006b66:	b103      	cbz	r3, 8006b6a <_sbrk_r+0x1a>
 8006b68:	6023      	str	r3, [r4, #0]
 8006b6a:	bd38      	pop	{r3, r4, r5, pc}
 8006b6c:	20000344 	.word	0x20000344

08006b70 <__swbuf_r>:
 8006b70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006b72:	460e      	mov	r6, r1
 8006b74:	4614      	mov	r4, r2
 8006b76:	4605      	mov	r5, r0
 8006b78:	b118      	cbz	r0, 8006b82 <__swbuf_r+0x12>
 8006b7a:	6983      	ldr	r3, [r0, #24]
 8006b7c:	b90b      	cbnz	r3, 8006b82 <__swbuf_r+0x12>
 8006b7e:	f001 f849 	bl	8007c14 <__sinit>
 8006b82:	4b21      	ldr	r3, [pc, #132]	; (8006c08 <__swbuf_r+0x98>)
 8006b84:	429c      	cmp	r4, r3
 8006b86:	d12b      	bne.n	8006be0 <__swbuf_r+0x70>
 8006b88:	686c      	ldr	r4, [r5, #4]
 8006b8a:	69a3      	ldr	r3, [r4, #24]
 8006b8c:	60a3      	str	r3, [r4, #8]
 8006b8e:	89a3      	ldrh	r3, [r4, #12]
 8006b90:	071a      	lsls	r2, r3, #28
 8006b92:	d52f      	bpl.n	8006bf4 <__swbuf_r+0x84>
 8006b94:	6923      	ldr	r3, [r4, #16]
 8006b96:	b36b      	cbz	r3, 8006bf4 <__swbuf_r+0x84>
 8006b98:	6923      	ldr	r3, [r4, #16]
 8006b9a:	6820      	ldr	r0, [r4, #0]
 8006b9c:	1ac0      	subs	r0, r0, r3
 8006b9e:	6963      	ldr	r3, [r4, #20]
 8006ba0:	b2f6      	uxtb	r6, r6
 8006ba2:	4283      	cmp	r3, r0
 8006ba4:	4637      	mov	r7, r6
 8006ba6:	dc04      	bgt.n	8006bb2 <__swbuf_r+0x42>
 8006ba8:	4621      	mov	r1, r4
 8006baa:	4628      	mov	r0, r5
 8006bac:	f000 ff9e 	bl	8007aec <_fflush_r>
 8006bb0:	bb30      	cbnz	r0, 8006c00 <__swbuf_r+0x90>
 8006bb2:	68a3      	ldr	r3, [r4, #8]
 8006bb4:	3b01      	subs	r3, #1
 8006bb6:	60a3      	str	r3, [r4, #8]
 8006bb8:	6823      	ldr	r3, [r4, #0]
 8006bba:	1c5a      	adds	r2, r3, #1
 8006bbc:	6022      	str	r2, [r4, #0]
 8006bbe:	701e      	strb	r6, [r3, #0]
 8006bc0:	6963      	ldr	r3, [r4, #20]
 8006bc2:	3001      	adds	r0, #1
 8006bc4:	4283      	cmp	r3, r0
 8006bc6:	d004      	beq.n	8006bd2 <__swbuf_r+0x62>
 8006bc8:	89a3      	ldrh	r3, [r4, #12]
 8006bca:	07db      	lsls	r3, r3, #31
 8006bcc:	d506      	bpl.n	8006bdc <__swbuf_r+0x6c>
 8006bce:	2e0a      	cmp	r6, #10
 8006bd0:	d104      	bne.n	8006bdc <__swbuf_r+0x6c>
 8006bd2:	4621      	mov	r1, r4
 8006bd4:	4628      	mov	r0, r5
 8006bd6:	f000 ff89 	bl	8007aec <_fflush_r>
 8006bda:	b988      	cbnz	r0, 8006c00 <__swbuf_r+0x90>
 8006bdc:	4638      	mov	r0, r7
 8006bde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006be0:	4b0a      	ldr	r3, [pc, #40]	; (8006c0c <__swbuf_r+0x9c>)
 8006be2:	429c      	cmp	r4, r3
 8006be4:	d101      	bne.n	8006bea <__swbuf_r+0x7a>
 8006be6:	68ac      	ldr	r4, [r5, #8]
 8006be8:	e7cf      	b.n	8006b8a <__swbuf_r+0x1a>
 8006bea:	4b09      	ldr	r3, [pc, #36]	; (8006c10 <__swbuf_r+0xa0>)
 8006bec:	429c      	cmp	r4, r3
 8006bee:	bf08      	it	eq
 8006bf0:	68ec      	ldreq	r4, [r5, #12]
 8006bf2:	e7ca      	b.n	8006b8a <__swbuf_r+0x1a>
 8006bf4:	4621      	mov	r1, r4
 8006bf6:	4628      	mov	r0, r5
 8006bf8:	f000 f80c 	bl	8006c14 <__swsetup_r>
 8006bfc:	2800      	cmp	r0, #0
 8006bfe:	d0cb      	beq.n	8006b98 <__swbuf_r+0x28>
 8006c00:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006c04:	e7ea      	b.n	8006bdc <__swbuf_r+0x6c>
 8006c06:	bf00      	nop
 8006c08:	08008f10 	.word	0x08008f10
 8006c0c:	08008f30 	.word	0x08008f30
 8006c10:	08008ef0 	.word	0x08008ef0

08006c14 <__swsetup_r>:
 8006c14:	4b32      	ldr	r3, [pc, #200]	; (8006ce0 <__swsetup_r+0xcc>)
 8006c16:	b570      	push	{r4, r5, r6, lr}
 8006c18:	681d      	ldr	r5, [r3, #0]
 8006c1a:	4606      	mov	r6, r0
 8006c1c:	460c      	mov	r4, r1
 8006c1e:	b125      	cbz	r5, 8006c2a <__swsetup_r+0x16>
 8006c20:	69ab      	ldr	r3, [r5, #24]
 8006c22:	b913      	cbnz	r3, 8006c2a <__swsetup_r+0x16>
 8006c24:	4628      	mov	r0, r5
 8006c26:	f000 fff5 	bl	8007c14 <__sinit>
 8006c2a:	4b2e      	ldr	r3, [pc, #184]	; (8006ce4 <__swsetup_r+0xd0>)
 8006c2c:	429c      	cmp	r4, r3
 8006c2e:	d10f      	bne.n	8006c50 <__swsetup_r+0x3c>
 8006c30:	686c      	ldr	r4, [r5, #4]
 8006c32:	89a3      	ldrh	r3, [r4, #12]
 8006c34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006c38:	0719      	lsls	r1, r3, #28
 8006c3a:	d42c      	bmi.n	8006c96 <__swsetup_r+0x82>
 8006c3c:	06dd      	lsls	r5, r3, #27
 8006c3e:	d411      	bmi.n	8006c64 <__swsetup_r+0x50>
 8006c40:	2309      	movs	r3, #9
 8006c42:	6033      	str	r3, [r6, #0]
 8006c44:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006c48:	81a3      	strh	r3, [r4, #12]
 8006c4a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006c4e:	e03e      	b.n	8006cce <__swsetup_r+0xba>
 8006c50:	4b25      	ldr	r3, [pc, #148]	; (8006ce8 <__swsetup_r+0xd4>)
 8006c52:	429c      	cmp	r4, r3
 8006c54:	d101      	bne.n	8006c5a <__swsetup_r+0x46>
 8006c56:	68ac      	ldr	r4, [r5, #8]
 8006c58:	e7eb      	b.n	8006c32 <__swsetup_r+0x1e>
 8006c5a:	4b24      	ldr	r3, [pc, #144]	; (8006cec <__swsetup_r+0xd8>)
 8006c5c:	429c      	cmp	r4, r3
 8006c5e:	bf08      	it	eq
 8006c60:	68ec      	ldreq	r4, [r5, #12]
 8006c62:	e7e6      	b.n	8006c32 <__swsetup_r+0x1e>
 8006c64:	0758      	lsls	r0, r3, #29
 8006c66:	d512      	bpl.n	8006c8e <__swsetup_r+0x7a>
 8006c68:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006c6a:	b141      	cbz	r1, 8006c7e <__swsetup_r+0x6a>
 8006c6c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006c70:	4299      	cmp	r1, r3
 8006c72:	d002      	beq.n	8006c7a <__swsetup_r+0x66>
 8006c74:	4630      	mov	r0, r6
 8006c76:	f7ff f9b3 	bl	8005fe0 <_free_r>
 8006c7a:	2300      	movs	r3, #0
 8006c7c:	6363      	str	r3, [r4, #52]	; 0x34
 8006c7e:	89a3      	ldrh	r3, [r4, #12]
 8006c80:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006c84:	81a3      	strh	r3, [r4, #12]
 8006c86:	2300      	movs	r3, #0
 8006c88:	6063      	str	r3, [r4, #4]
 8006c8a:	6923      	ldr	r3, [r4, #16]
 8006c8c:	6023      	str	r3, [r4, #0]
 8006c8e:	89a3      	ldrh	r3, [r4, #12]
 8006c90:	f043 0308 	orr.w	r3, r3, #8
 8006c94:	81a3      	strh	r3, [r4, #12]
 8006c96:	6923      	ldr	r3, [r4, #16]
 8006c98:	b94b      	cbnz	r3, 8006cae <__swsetup_r+0x9a>
 8006c9a:	89a3      	ldrh	r3, [r4, #12]
 8006c9c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006ca0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ca4:	d003      	beq.n	8006cae <__swsetup_r+0x9a>
 8006ca6:	4621      	mov	r1, r4
 8006ca8:	4630      	mov	r0, r6
 8006caa:	f001 f87d 	bl	8007da8 <__smakebuf_r>
 8006cae:	89a0      	ldrh	r0, [r4, #12]
 8006cb0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006cb4:	f010 0301 	ands.w	r3, r0, #1
 8006cb8:	d00a      	beq.n	8006cd0 <__swsetup_r+0xbc>
 8006cba:	2300      	movs	r3, #0
 8006cbc:	60a3      	str	r3, [r4, #8]
 8006cbe:	6963      	ldr	r3, [r4, #20]
 8006cc0:	425b      	negs	r3, r3
 8006cc2:	61a3      	str	r3, [r4, #24]
 8006cc4:	6923      	ldr	r3, [r4, #16]
 8006cc6:	b943      	cbnz	r3, 8006cda <__swsetup_r+0xc6>
 8006cc8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006ccc:	d1ba      	bne.n	8006c44 <__swsetup_r+0x30>
 8006cce:	bd70      	pop	{r4, r5, r6, pc}
 8006cd0:	0781      	lsls	r1, r0, #30
 8006cd2:	bf58      	it	pl
 8006cd4:	6963      	ldrpl	r3, [r4, #20]
 8006cd6:	60a3      	str	r3, [r4, #8]
 8006cd8:	e7f4      	b.n	8006cc4 <__swsetup_r+0xb0>
 8006cda:	2000      	movs	r0, #0
 8006cdc:	e7f7      	b.n	8006cce <__swsetup_r+0xba>
 8006cde:	bf00      	nop
 8006ce0:	2000000c 	.word	0x2000000c
 8006ce4:	08008f10 	.word	0x08008f10
 8006ce8:	08008f30 	.word	0x08008f30
 8006cec:	08008ef0 	.word	0x08008ef0

08006cf0 <quorem>:
 8006cf0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cf4:	6903      	ldr	r3, [r0, #16]
 8006cf6:	690c      	ldr	r4, [r1, #16]
 8006cf8:	42a3      	cmp	r3, r4
 8006cfa:	4607      	mov	r7, r0
 8006cfc:	f2c0 8081 	blt.w	8006e02 <quorem+0x112>
 8006d00:	3c01      	subs	r4, #1
 8006d02:	f101 0814 	add.w	r8, r1, #20
 8006d06:	f100 0514 	add.w	r5, r0, #20
 8006d0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006d0e:	9301      	str	r3, [sp, #4]
 8006d10:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006d14:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006d18:	3301      	adds	r3, #1
 8006d1a:	429a      	cmp	r2, r3
 8006d1c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006d20:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006d24:	fbb2 f6f3 	udiv	r6, r2, r3
 8006d28:	d331      	bcc.n	8006d8e <quorem+0x9e>
 8006d2a:	f04f 0e00 	mov.w	lr, #0
 8006d2e:	4640      	mov	r0, r8
 8006d30:	46ac      	mov	ip, r5
 8006d32:	46f2      	mov	sl, lr
 8006d34:	f850 2b04 	ldr.w	r2, [r0], #4
 8006d38:	b293      	uxth	r3, r2
 8006d3a:	fb06 e303 	mla	r3, r6, r3, lr
 8006d3e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	ebaa 0303 	sub.w	r3, sl, r3
 8006d48:	0c12      	lsrs	r2, r2, #16
 8006d4a:	f8dc a000 	ldr.w	sl, [ip]
 8006d4e:	fb06 e202 	mla	r2, r6, r2, lr
 8006d52:	fa13 f38a 	uxtah	r3, r3, sl
 8006d56:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006d5a:	fa1f fa82 	uxth.w	sl, r2
 8006d5e:	f8dc 2000 	ldr.w	r2, [ip]
 8006d62:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8006d66:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d6a:	b29b      	uxth	r3, r3
 8006d6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006d70:	4581      	cmp	r9, r0
 8006d72:	f84c 3b04 	str.w	r3, [ip], #4
 8006d76:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006d7a:	d2db      	bcs.n	8006d34 <quorem+0x44>
 8006d7c:	f855 300b 	ldr.w	r3, [r5, fp]
 8006d80:	b92b      	cbnz	r3, 8006d8e <quorem+0x9e>
 8006d82:	9b01      	ldr	r3, [sp, #4]
 8006d84:	3b04      	subs	r3, #4
 8006d86:	429d      	cmp	r5, r3
 8006d88:	461a      	mov	r2, r3
 8006d8a:	d32e      	bcc.n	8006dea <quorem+0xfa>
 8006d8c:	613c      	str	r4, [r7, #16]
 8006d8e:	4638      	mov	r0, r7
 8006d90:	f001 fae2 	bl	8008358 <__mcmp>
 8006d94:	2800      	cmp	r0, #0
 8006d96:	db24      	blt.n	8006de2 <quorem+0xf2>
 8006d98:	3601      	adds	r6, #1
 8006d9a:	4628      	mov	r0, r5
 8006d9c:	f04f 0c00 	mov.w	ip, #0
 8006da0:	f858 2b04 	ldr.w	r2, [r8], #4
 8006da4:	f8d0 e000 	ldr.w	lr, [r0]
 8006da8:	b293      	uxth	r3, r2
 8006daa:	ebac 0303 	sub.w	r3, ip, r3
 8006dae:	0c12      	lsrs	r2, r2, #16
 8006db0:	fa13 f38e 	uxtah	r3, r3, lr
 8006db4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006db8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006dbc:	b29b      	uxth	r3, r3
 8006dbe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006dc2:	45c1      	cmp	r9, r8
 8006dc4:	f840 3b04 	str.w	r3, [r0], #4
 8006dc8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006dcc:	d2e8      	bcs.n	8006da0 <quorem+0xb0>
 8006dce:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006dd2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006dd6:	b922      	cbnz	r2, 8006de2 <quorem+0xf2>
 8006dd8:	3b04      	subs	r3, #4
 8006dda:	429d      	cmp	r5, r3
 8006ddc:	461a      	mov	r2, r3
 8006dde:	d30a      	bcc.n	8006df6 <quorem+0x106>
 8006de0:	613c      	str	r4, [r7, #16]
 8006de2:	4630      	mov	r0, r6
 8006de4:	b003      	add	sp, #12
 8006de6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006dea:	6812      	ldr	r2, [r2, #0]
 8006dec:	3b04      	subs	r3, #4
 8006dee:	2a00      	cmp	r2, #0
 8006df0:	d1cc      	bne.n	8006d8c <quorem+0x9c>
 8006df2:	3c01      	subs	r4, #1
 8006df4:	e7c7      	b.n	8006d86 <quorem+0x96>
 8006df6:	6812      	ldr	r2, [r2, #0]
 8006df8:	3b04      	subs	r3, #4
 8006dfa:	2a00      	cmp	r2, #0
 8006dfc:	d1f0      	bne.n	8006de0 <quorem+0xf0>
 8006dfe:	3c01      	subs	r4, #1
 8006e00:	e7eb      	b.n	8006dda <quorem+0xea>
 8006e02:	2000      	movs	r0, #0
 8006e04:	e7ee      	b.n	8006de4 <quorem+0xf4>
	...

08006e08 <_dtoa_r>:
 8006e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e0c:	ed2d 8b02 	vpush	{d8}
 8006e10:	ec57 6b10 	vmov	r6, r7, d0
 8006e14:	b095      	sub	sp, #84	; 0x54
 8006e16:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006e18:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8006e1c:	9105      	str	r1, [sp, #20]
 8006e1e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8006e22:	4604      	mov	r4, r0
 8006e24:	9209      	str	r2, [sp, #36]	; 0x24
 8006e26:	930f      	str	r3, [sp, #60]	; 0x3c
 8006e28:	b975      	cbnz	r5, 8006e48 <_dtoa_r+0x40>
 8006e2a:	2010      	movs	r0, #16
 8006e2c:	f7ff f8c8 	bl	8005fc0 <malloc>
 8006e30:	4602      	mov	r2, r0
 8006e32:	6260      	str	r0, [r4, #36]	; 0x24
 8006e34:	b920      	cbnz	r0, 8006e40 <_dtoa_r+0x38>
 8006e36:	4bb2      	ldr	r3, [pc, #712]	; (8007100 <_dtoa_r+0x2f8>)
 8006e38:	21ea      	movs	r1, #234	; 0xea
 8006e3a:	48b2      	ldr	r0, [pc, #712]	; (8007104 <_dtoa_r+0x2fc>)
 8006e3c:	f001 fd92 	bl	8008964 <__assert_func>
 8006e40:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8006e44:	6005      	str	r5, [r0, #0]
 8006e46:	60c5      	str	r5, [r0, #12]
 8006e48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e4a:	6819      	ldr	r1, [r3, #0]
 8006e4c:	b151      	cbz	r1, 8006e64 <_dtoa_r+0x5c>
 8006e4e:	685a      	ldr	r2, [r3, #4]
 8006e50:	604a      	str	r2, [r1, #4]
 8006e52:	2301      	movs	r3, #1
 8006e54:	4093      	lsls	r3, r2
 8006e56:	608b      	str	r3, [r1, #8]
 8006e58:	4620      	mov	r0, r4
 8006e5a:	f001 f83f 	bl	8007edc <_Bfree>
 8006e5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e60:	2200      	movs	r2, #0
 8006e62:	601a      	str	r2, [r3, #0]
 8006e64:	1e3b      	subs	r3, r7, #0
 8006e66:	bfb9      	ittee	lt
 8006e68:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006e6c:	9303      	strlt	r3, [sp, #12]
 8006e6e:	2300      	movge	r3, #0
 8006e70:	f8c8 3000 	strge.w	r3, [r8]
 8006e74:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8006e78:	4ba3      	ldr	r3, [pc, #652]	; (8007108 <_dtoa_r+0x300>)
 8006e7a:	bfbc      	itt	lt
 8006e7c:	2201      	movlt	r2, #1
 8006e7e:	f8c8 2000 	strlt.w	r2, [r8]
 8006e82:	ea33 0309 	bics.w	r3, r3, r9
 8006e86:	d11b      	bne.n	8006ec0 <_dtoa_r+0xb8>
 8006e88:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006e8a:	f242 730f 	movw	r3, #9999	; 0x270f
 8006e8e:	6013      	str	r3, [r2, #0]
 8006e90:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006e94:	4333      	orrs	r3, r6
 8006e96:	f000 857a 	beq.w	800798e <_dtoa_r+0xb86>
 8006e9a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006e9c:	b963      	cbnz	r3, 8006eb8 <_dtoa_r+0xb0>
 8006e9e:	4b9b      	ldr	r3, [pc, #620]	; (800710c <_dtoa_r+0x304>)
 8006ea0:	e024      	b.n	8006eec <_dtoa_r+0xe4>
 8006ea2:	4b9b      	ldr	r3, [pc, #620]	; (8007110 <_dtoa_r+0x308>)
 8006ea4:	9300      	str	r3, [sp, #0]
 8006ea6:	3308      	adds	r3, #8
 8006ea8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006eaa:	6013      	str	r3, [r2, #0]
 8006eac:	9800      	ldr	r0, [sp, #0]
 8006eae:	b015      	add	sp, #84	; 0x54
 8006eb0:	ecbd 8b02 	vpop	{d8}
 8006eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eb8:	4b94      	ldr	r3, [pc, #592]	; (800710c <_dtoa_r+0x304>)
 8006eba:	9300      	str	r3, [sp, #0]
 8006ebc:	3303      	adds	r3, #3
 8006ebe:	e7f3      	b.n	8006ea8 <_dtoa_r+0xa0>
 8006ec0:	ed9d 7b02 	vldr	d7, [sp, #8]
 8006ec4:	2200      	movs	r2, #0
 8006ec6:	ec51 0b17 	vmov	r0, r1, d7
 8006eca:	2300      	movs	r3, #0
 8006ecc:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8006ed0:	f7f9 fe22 	bl	8000b18 <__aeabi_dcmpeq>
 8006ed4:	4680      	mov	r8, r0
 8006ed6:	b158      	cbz	r0, 8006ef0 <_dtoa_r+0xe8>
 8006ed8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006eda:	2301      	movs	r3, #1
 8006edc:	6013      	str	r3, [r2, #0]
 8006ede:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	f000 8551 	beq.w	8007988 <_dtoa_r+0xb80>
 8006ee6:	488b      	ldr	r0, [pc, #556]	; (8007114 <_dtoa_r+0x30c>)
 8006ee8:	6018      	str	r0, [r3, #0]
 8006eea:	1e43      	subs	r3, r0, #1
 8006eec:	9300      	str	r3, [sp, #0]
 8006eee:	e7dd      	b.n	8006eac <_dtoa_r+0xa4>
 8006ef0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8006ef4:	aa12      	add	r2, sp, #72	; 0x48
 8006ef6:	a913      	add	r1, sp, #76	; 0x4c
 8006ef8:	4620      	mov	r0, r4
 8006efa:	f001 fad1 	bl	80084a0 <__d2b>
 8006efe:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006f02:	4683      	mov	fp, r0
 8006f04:	2d00      	cmp	r5, #0
 8006f06:	d07c      	beq.n	8007002 <_dtoa_r+0x1fa>
 8006f08:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006f0a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8006f0e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006f12:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8006f16:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8006f1a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8006f1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8006f22:	4b7d      	ldr	r3, [pc, #500]	; (8007118 <_dtoa_r+0x310>)
 8006f24:	2200      	movs	r2, #0
 8006f26:	4630      	mov	r0, r6
 8006f28:	4639      	mov	r1, r7
 8006f2a:	f7f9 f9d5 	bl	80002d8 <__aeabi_dsub>
 8006f2e:	a36e      	add	r3, pc, #440	; (adr r3, 80070e8 <_dtoa_r+0x2e0>)
 8006f30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f34:	f7f9 fb88 	bl	8000648 <__aeabi_dmul>
 8006f38:	a36d      	add	r3, pc, #436	; (adr r3, 80070f0 <_dtoa_r+0x2e8>)
 8006f3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f3e:	f7f9 f9cd 	bl	80002dc <__adddf3>
 8006f42:	4606      	mov	r6, r0
 8006f44:	4628      	mov	r0, r5
 8006f46:	460f      	mov	r7, r1
 8006f48:	f7f9 fb14 	bl	8000574 <__aeabi_i2d>
 8006f4c:	a36a      	add	r3, pc, #424	; (adr r3, 80070f8 <_dtoa_r+0x2f0>)
 8006f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f52:	f7f9 fb79 	bl	8000648 <__aeabi_dmul>
 8006f56:	4602      	mov	r2, r0
 8006f58:	460b      	mov	r3, r1
 8006f5a:	4630      	mov	r0, r6
 8006f5c:	4639      	mov	r1, r7
 8006f5e:	f7f9 f9bd 	bl	80002dc <__adddf3>
 8006f62:	4606      	mov	r6, r0
 8006f64:	460f      	mov	r7, r1
 8006f66:	f7f9 fe1f 	bl	8000ba8 <__aeabi_d2iz>
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	4682      	mov	sl, r0
 8006f6e:	2300      	movs	r3, #0
 8006f70:	4630      	mov	r0, r6
 8006f72:	4639      	mov	r1, r7
 8006f74:	f7f9 fdda 	bl	8000b2c <__aeabi_dcmplt>
 8006f78:	b148      	cbz	r0, 8006f8e <_dtoa_r+0x186>
 8006f7a:	4650      	mov	r0, sl
 8006f7c:	f7f9 fafa 	bl	8000574 <__aeabi_i2d>
 8006f80:	4632      	mov	r2, r6
 8006f82:	463b      	mov	r3, r7
 8006f84:	f7f9 fdc8 	bl	8000b18 <__aeabi_dcmpeq>
 8006f88:	b908      	cbnz	r0, 8006f8e <_dtoa_r+0x186>
 8006f8a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006f8e:	f1ba 0f16 	cmp.w	sl, #22
 8006f92:	d854      	bhi.n	800703e <_dtoa_r+0x236>
 8006f94:	4b61      	ldr	r3, [pc, #388]	; (800711c <_dtoa_r+0x314>)
 8006f96:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8006f9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f9e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8006fa2:	f7f9 fdc3 	bl	8000b2c <__aeabi_dcmplt>
 8006fa6:	2800      	cmp	r0, #0
 8006fa8:	d04b      	beq.n	8007042 <_dtoa_r+0x23a>
 8006faa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006fae:	2300      	movs	r3, #0
 8006fb0:	930e      	str	r3, [sp, #56]	; 0x38
 8006fb2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006fb4:	1b5d      	subs	r5, r3, r5
 8006fb6:	1e6b      	subs	r3, r5, #1
 8006fb8:	9304      	str	r3, [sp, #16]
 8006fba:	bf43      	ittte	mi
 8006fbc:	2300      	movmi	r3, #0
 8006fbe:	f1c5 0801 	rsbmi	r8, r5, #1
 8006fc2:	9304      	strmi	r3, [sp, #16]
 8006fc4:	f04f 0800 	movpl.w	r8, #0
 8006fc8:	f1ba 0f00 	cmp.w	sl, #0
 8006fcc:	db3b      	blt.n	8007046 <_dtoa_r+0x23e>
 8006fce:	9b04      	ldr	r3, [sp, #16]
 8006fd0:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8006fd4:	4453      	add	r3, sl
 8006fd6:	9304      	str	r3, [sp, #16]
 8006fd8:	2300      	movs	r3, #0
 8006fda:	9306      	str	r3, [sp, #24]
 8006fdc:	9b05      	ldr	r3, [sp, #20]
 8006fde:	2b09      	cmp	r3, #9
 8006fe0:	d869      	bhi.n	80070b6 <_dtoa_r+0x2ae>
 8006fe2:	2b05      	cmp	r3, #5
 8006fe4:	bfc4      	itt	gt
 8006fe6:	3b04      	subgt	r3, #4
 8006fe8:	9305      	strgt	r3, [sp, #20]
 8006fea:	9b05      	ldr	r3, [sp, #20]
 8006fec:	f1a3 0302 	sub.w	r3, r3, #2
 8006ff0:	bfcc      	ite	gt
 8006ff2:	2500      	movgt	r5, #0
 8006ff4:	2501      	movle	r5, #1
 8006ff6:	2b03      	cmp	r3, #3
 8006ff8:	d869      	bhi.n	80070ce <_dtoa_r+0x2c6>
 8006ffa:	e8df f003 	tbb	[pc, r3]
 8006ffe:	4e2c      	.short	0x4e2c
 8007000:	5a4c      	.short	0x5a4c
 8007002:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007006:	441d      	add	r5, r3
 8007008:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800700c:	2b20      	cmp	r3, #32
 800700e:	bfc1      	itttt	gt
 8007010:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007014:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007018:	fa09 f303 	lslgt.w	r3, r9, r3
 800701c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007020:	bfda      	itte	le
 8007022:	f1c3 0320 	rsble	r3, r3, #32
 8007026:	fa06 f003 	lslle.w	r0, r6, r3
 800702a:	4318      	orrgt	r0, r3
 800702c:	f7f9 fa92 	bl	8000554 <__aeabi_ui2d>
 8007030:	2301      	movs	r3, #1
 8007032:	4606      	mov	r6, r0
 8007034:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007038:	3d01      	subs	r5, #1
 800703a:	9310      	str	r3, [sp, #64]	; 0x40
 800703c:	e771      	b.n	8006f22 <_dtoa_r+0x11a>
 800703e:	2301      	movs	r3, #1
 8007040:	e7b6      	b.n	8006fb0 <_dtoa_r+0x1a8>
 8007042:	900e      	str	r0, [sp, #56]	; 0x38
 8007044:	e7b5      	b.n	8006fb2 <_dtoa_r+0x1aa>
 8007046:	f1ca 0300 	rsb	r3, sl, #0
 800704a:	9306      	str	r3, [sp, #24]
 800704c:	2300      	movs	r3, #0
 800704e:	eba8 080a 	sub.w	r8, r8, sl
 8007052:	930d      	str	r3, [sp, #52]	; 0x34
 8007054:	e7c2      	b.n	8006fdc <_dtoa_r+0x1d4>
 8007056:	2300      	movs	r3, #0
 8007058:	9308      	str	r3, [sp, #32]
 800705a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800705c:	2b00      	cmp	r3, #0
 800705e:	dc39      	bgt.n	80070d4 <_dtoa_r+0x2cc>
 8007060:	f04f 0901 	mov.w	r9, #1
 8007064:	f8cd 9004 	str.w	r9, [sp, #4]
 8007068:	464b      	mov	r3, r9
 800706a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800706e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007070:	2200      	movs	r2, #0
 8007072:	6042      	str	r2, [r0, #4]
 8007074:	2204      	movs	r2, #4
 8007076:	f102 0614 	add.w	r6, r2, #20
 800707a:	429e      	cmp	r6, r3
 800707c:	6841      	ldr	r1, [r0, #4]
 800707e:	d92f      	bls.n	80070e0 <_dtoa_r+0x2d8>
 8007080:	4620      	mov	r0, r4
 8007082:	f000 feeb 	bl	8007e5c <_Balloc>
 8007086:	9000      	str	r0, [sp, #0]
 8007088:	2800      	cmp	r0, #0
 800708a:	d14b      	bne.n	8007124 <_dtoa_r+0x31c>
 800708c:	4b24      	ldr	r3, [pc, #144]	; (8007120 <_dtoa_r+0x318>)
 800708e:	4602      	mov	r2, r0
 8007090:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007094:	e6d1      	b.n	8006e3a <_dtoa_r+0x32>
 8007096:	2301      	movs	r3, #1
 8007098:	e7de      	b.n	8007058 <_dtoa_r+0x250>
 800709a:	2300      	movs	r3, #0
 800709c:	9308      	str	r3, [sp, #32]
 800709e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070a0:	eb0a 0903 	add.w	r9, sl, r3
 80070a4:	f109 0301 	add.w	r3, r9, #1
 80070a8:	2b01      	cmp	r3, #1
 80070aa:	9301      	str	r3, [sp, #4]
 80070ac:	bfb8      	it	lt
 80070ae:	2301      	movlt	r3, #1
 80070b0:	e7dd      	b.n	800706e <_dtoa_r+0x266>
 80070b2:	2301      	movs	r3, #1
 80070b4:	e7f2      	b.n	800709c <_dtoa_r+0x294>
 80070b6:	2501      	movs	r5, #1
 80070b8:	2300      	movs	r3, #0
 80070ba:	9305      	str	r3, [sp, #20]
 80070bc:	9508      	str	r5, [sp, #32]
 80070be:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 80070c2:	2200      	movs	r2, #0
 80070c4:	f8cd 9004 	str.w	r9, [sp, #4]
 80070c8:	2312      	movs	r3, #18
 80070ca:	9209      	str	r2, [sp, #36]	; 0x24
 80070cc:	e7cf      	b.n	800706e <_dtoa_r+0x266>
 80070ce:	2301      	movs	r3, #1
 80070d0:	9308      	str	r3, [sp, #32]
 80070d2:	e7f4      	b.n	80070be <_dtoa_r+0x2b6>
 80070d4:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80070d8:	f8cd 9004 	str.w	r9, [sp, #4]
 80070dc:	464b      	mov	r3, r9
 80070de:	e7c6      	b.n	800706e <_dtoa_r+0x266>
 80070e0:	3101      	adds	r1, #1
 80070e2:	6041      	str	r1, [r0, #4]
 80070e4:	0052      	lsls	r2, r2, #1
 80070e6:	e7c6      	b.n	8007076 <_dtoa_r+0x26e>
 80070e8:	636f4361 	.word	0x636f4361
 80070ec:	3fd287a7 	.word	0x3fd287a7
 80070f0:	8b60c8b3 	.word	0x8b60c8b3
 80070f4:	3fc68a28 	.word	0x3fc68a28
 80070f8:	509f79fb 	.word	0x509f79fb
 80070fc:	3fd34413 	.word	0x3fd34413
 8007100:	08008e69 	.word	0x08008e69
 8007104:	08008e80 	.word	0x08008e80
 8007108:	7ff00000 	.word	0x7ff00000
 800710c:	08008e65 	.word	0x08008e65
 8007110:	08008e5c 	.word	0x08008e5c
 8007114:	08008e39 	.word	0x08008e39
 8007118:	3ff80000 	.word	0x3ff80000
 800711c:	08008fd8 	.word	0x08008fd8
 8007120:	08008edf 	.word	0x08008edf
 8007124:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007126:	9a00      	ldr	r2, [sp, #0]
 8007128:	601a      	str	r2, [r3, #0]
 800712a:	9b01      	ldr	r3, [sp, #4]
 800712c:	2b0e      	cmp	r3, #14
 800712e:	f200 80ad 	bhi.w	800728c <_dtoa_r+0x484>
 8007132:	2d00      	cmp	r5, #0
 8007134:	f000 80aa 	beq.w	800728c <_dtoa_r+0x484>
 8007138:	f1ba 0f00 	cmp.w	sl, #0
 800713c:	dd36      	ble.n	80071ac <_dtoa_r+0x3a4>
 800713e:	4ac3      	ldr	r2, [pc, #780]	; (800744c <_dtoa_r+0x644>)
 8007140:	f00a 030f 	and.w	r3, sl, #15
 8007144:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007148:	ed93 7b00 	vldr	d7, [r3]
 800714c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007150:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007154:	eeb0 8a47 	vmov.f32	s16, s14
 8007158:	eef0 8a67 	vmov.f32	s17, s15
 800715c:	d016      	beq.n	800718c <_dtoa_r+0x384>
 800715e:	4bbc      	ldr	r3, [pc, #752]	; (8007450 <_dtoa_r+0x648>)
 8007160:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007164:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007168:	f7f9 fb98 	bl	800089c <__aeabi_ddiv>
 800716c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007170:	f007 070f 	and.w	r7, r7, #15
 8007174:	2503      	movs	r5, #3
 8007176:	4eb6      	ldr	r6, [pc, #728]	; (8007450 <_dtoa_r+0x648>)
 8007178:	b957      	cbnz	r7, 8007190 <_dtoa_r+0x388>
 800717a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800717e:	ec53 2b18 	vmov	r2, r3, d8
 8007182:	f7f9 fb8b 	bl	800089c <__aeabi_ddiv>
 8007186:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800718a:	e029      	b.n	80071e0 <_dtoa_r+0x3d8>
 800718c:	2502      	movs	r5, #2
 800718e:	e7f2      	b.n	8007176 <_dtoa_r+0x36e>
 8007190:	07f9      	lsls	r1, r7, #31
 8007192:	d508      	bpl.n	80071a6 <_dtoa_r+0x39e>
 8007194:	ec51 0b18 	vmov	r0, r1, d8
 8007198:	e9d6 2300 	ldrd	r2, r3, [r6]
 800719c:	f7f9 fa54 	bl	8000648 <__aeabi_dmul>
 80071a0:	ec41 0b18 	vmov	d8, r0, r1
 80071a4:	3501      	adds	r5, #1
 80071a6:	107f      	asrs	r7, r7, #1
 80071a8:	3608      	adds	r6, #8
 80071aa:	e7e5      	b.n	8007178 <_dtoa_r+0x370>
 80071ac:	f000 80a6 	beq.w	80072fc <_dtoa_r+0x4f4>
 80071b0:	f1ca 0600 	rsb	r6, sl, #0
 80071b4:	4ba5      	ldr	r3, [pc, #660]	; (800744c <_dtoa_r+0x644>)
 80071b6:	4fa6      	ldr	r7, [pc, #664]	; (8007450 <_dtoa_r+0x648>)
 80071b8:	f006 020f 	and.w	r2, r6, #15
 80071bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80071c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071c4:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80071c8:	f7f9 fa3e 	bl	8000648 <__aeabi_dmul>
 80071cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80071d0:	1136      	asrs	r6, r6, #4
 80071d2:	2300      	movs	r3, #0
 80071d4:	2502      	movs	r5, #2
 80071d6:	2e00      	cmp	r6, #0
 80071d8:	f040 8085 	bne.w	80072e6 <_dtoa_r+0x4de>
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d1d2      	bne.n	8007186 <_dtoa_r+0x37e>
 80071e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	f000 808c 	beq.w	8007300 <_dtoa_r+0x4f8>
 80071e8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80071ec:	4b99      	ldr	r3, [pc, #612]	; (8007454 <_dtoa_r+0x64c>)
 80071ee:	2200      	movs	r2, #0
 80071f0:	4630      	mov	r0, r6
 80071f2:	4639      	mov	r1, r7
 80071f4:	f7f9 fc9a 	bl	8000b2c <__aeabi_dcmplt>
 80071f8:	2800      	cmp	r0, #0
 80071fa:	f000 8081 	beq.w	8007300 <_dtoa_r+0x4f8>
 80071fe:	9b01      	ldr	r3, [sp, #4]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d07d      	beq.n	8007300 <_dtoa_r+0x4f8>
 8007204:	f1b9 0f00 	cmp.w	r9, #0
 8007208:	dd3c      	ble.n	8007284 <_dtoa_r+0x47c>
 800720a:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 800720e:	9307      	str	r3, [sp, #28]
 8007210:	2200      	movs	r2, #0
 8007212:	4b91      	ldr	r3, [pc, #580]	; (8007458 <_dtoa_r+0x650>)
 8007214:	4630      	mov	r0, r6
 8007216:	4639      	mov	r1, r7
 8007218:	f7f9 fa16 	bl	8000648 <__aeabi_dmul>
 800721c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007220:	3501      	adds	r5, #1
 8007222:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007226:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800722a:	4628      	mov	r0, r5
 800722c:	f7f9 f9a2 	bl	8000574 <__aeabi_i2d>
 8007230:	4632      	mov	r2, r6
 8007232:	463b      	mov	r3, r7
 8007234:	f7f9 fa08 	bl	8000648 <__aeabi_dmul>
 8007238:	4b88      	ldr	r3, [pc, #544]	; (800745c <_dtoa_r+0x654>)
 800723a:	2200      	movs	r2, #0
 800723c:	f7f9 f84e 	bl	80002dc <__adddf3>
 8007240:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007244:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007248:	9303      	str	r3, [sp, #12]
 800724a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800724c:	2b00      	cmp	r3, #0
 800724e:	d15c      	bne.n	800730a <_dtoa_r+0x502>
 8007250:	4b83      	ldr	r3, [pc, #524]	; (8007460 <_dtoa_r+0x658>)
 8007252:	2200      	movs	r2, #0
 8007254:	4630      	mov	r0, r6
 8007256:	4639      	mov	r1, r7
 8007258:	f7f9 f83e 	bl	80002d8 <__aeabi_dsub>
 800725c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007260:	4606      	mov	r6, r0
 8007262:	460f      	mov	r7, r1
 8007264:	f7f9 fc80 	bl	8000b68 <__aeabi_dcmpgt>
 8007268:	2800      	cmp	r0, #0
 800726a:	f040 8296 	bne.w	800779a <_dtoa_r+0x992>
 800726e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007272:	4630      	mov	r0, r6
 8007274:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007278:	4639      	mov	r1, r7
 800727a:	f7f9 fc57 	bl	8000b2c <__aeabi_dcmplt>
 800727e:	2800      	cmp	r0, #0
 8007280:	f040 8288 	bne.w	8007794 <_dtoa_r+0x98c>
 8007284:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007288:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800728c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800728e:	2b00      	cmp	r3, #0
 8007290:	f2c0 8158 	blt.w	8007544 <_dtoa_r+0x73c>
 8007294:	f1ba 0f0e 	cmp.w	sl, #14
 8007298:	f300 8154 	bgt.w	8007544 <_dtoa_r+0x73c>
 800729c:	4b6b      	ldr	r3, [pc, #428]	; (800744c <_dtoa_r+0x644>)
 800729e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80072a2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80072a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	f280 80e3 	bge.w	8007474 <_dtoa_r+0x66c>
 80072ae:	9b01      	ldr	r3, [sp, #4]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	f300 80df 	bgt.w	8007474 <_dtoa_r+0x66c>
 80072b6:	f040 826d 	bne.w	8007794 <_dtoa_r+0x98c>
 80072ba:	4b69      	ldr	r3, [pc, #420]	; (8007460 <_dtoa_r+0x658>)
 80072bc:	2200      	movs	r2, #0
 80072be:	4640      	mov	r0, r8
 80072c0:	4649      	mov	r1, r9
 80072c2:	f7f9 f9c1 	bl	8000648 <__aeabi_dmul>
 80072c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80072ca:	f7f9 fc43 	bl	8000b54 <__aeabi_dcmpge>
 80072ce:	9e01      	ldr	r6, [sp, #4]
 80072d0:	4637      	mov	r7, r6
 80072d2:	2800      	cmp	r0, #0
 80072d4:	f040 8243 	bne.w	800775e <_dtoa_r+0x956>
 80072d8:	9d00      	ldr	r5, [sp, #0]
 80072da:	2331      	movs	r3, #49	; 0x31
 80072dc:	f805 3b01 	strb.w	r3, [r5], #1
 80072e0:	f10a 0a01 	add.w	sl, sl, #1
 80072e4:	e23f      	b.n	8007766 <_dtoa_r+0x95e>
 80072e6:	07f2      	lsls	r2, r6, #31
 80072e8:	d505      	bpl.n	80072f6 <_dtoa_r+0x4ee>
 80072ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072ee:	f7f9 f9ab 	bl	8000648 <__aeabi_dmul>
 80072f2:	3501      	adds	r5, #1
 80072f4:	2301      	movs	r3, #1
 80072f6:	1076      	asrs	r6, r6, #1
 80072f8:	3708      	adds	r7, #8
 80072fa:	e76c      	b.n	80071d6 <_dtoa_r+0x3ce>
 80072fc:	2502      	movs	r5, #2
 80072fe:	e76f      	b.n	80071e0 <_dtoa_r+0x3d8>
 8007300:	9b01      	ldr	r3, [sp, #4]
 8007302:	f8cd a01c 	str.w	sl, [sp, #28]
 8007306:	930c      	str	r3, [sp, #48]	; 0x30
 8007308:	e78d      	b.n	8007226 <_dtoa_r+0x41e>
 800730a:	9900      	ldr	r1, [sp, #0]
 800730c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800730e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007310:	4b4e      	ldr	r3, [pc, #312]	; (800744c <_dtoa_r+0x644>)
 8007312:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007316:	4401      	add	r1, r0
 8007318:	9102      	str	r1, [sp, #8]
 800731a:	9908      	ldr	r1, [sp, #32]
 800731c:	eeb0 8a47 	vmov.f32	s16, s14
 8007320:	eef0 8a67 	vmov.f32	s17, s15
 8007324:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007328:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800732c:	2900      	cmp	r1, #0
 800732e:	d045      	beq.n	80073bc <_dtoa_r+0x5b4>
 8007330:	494c      	ldr	r1, [pc, #304]	; (8007464 <_dtoa_r+0x65c>)
 8007332:	2000      	movs	r0, #0
 8007334:	f7f9 fab2 	bl	800089c <__aeabi_ddiv>
 8007338:	ec53 2b18 	vmov	r2, r3, d8
 800733c:	f7f8 ffcc 	bl	80002d8 <__aeabi_dsub>
 8007340:	9d00      	ldr	r5, [sp, #0]
 8007342:	ec41 0b18 	vmov	d8, r0, r1
 8007346:	4639      	mov	r1, r7
 8007348:	4630      	mov	r0, r6
 800734a:	f7f9 fc2d 	bl	8000ba8 <__aeabi_d2iz>
 800734e:	900c      	str	r0, [sp, #48]	; 0x30
 8007350:	f7f9 f910 	bl	8000574 <__aeabi_i2d>
 8007354:	4602      	mov	r2, r0
 8007356:	460b      	mov	r3, r1
 8007358:	4630      	mov	r0, r6
 800735a:	4639      	mov	r1, r7
 800735c:	f7f8 ffbc 	bl	80002d8 <__aeabi_dsub>
 8007360:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007362:	3330      	adds	r3, #48	; 0x30
 8007364:	f805 3b01 	strb.w	r3, [r5], #1
 8007368:	ec53 2b18 	vmov	r2, r3, d8
 800736c:	4606      	mov	r6, r0
 800736e:	460f      	mov	r7, r1
 8007370:	f7f9 fbdc 	bl	8000b2c <__aeabi_dcmplt>
 8007374:	2800      	cmp	r0, #0
 8007376:	d165      	bne.n	8007444 <_dtoa_r+0x63c>
 8007378:	4632      	mov	r2, r6
 800737a:	463b      	mov	r3, r7
 800737c:	4935      	ldr	r1, [pc, #212]	; (8007454 <_dtoa_r+0x64c>)
 800737e:	2000      	movs	r0, #0
 8007380:	f7f8 ffaa 	bl	80002d8 <__aeabi_dsub>
 8007384:	ec53 2b18 	vmov	r2, r3, d8
 8007388:	f7f9 fbd0 	bl	8000b2c <__aeabi_dcmplt>
 800738c:	2800      	cmp	r0, #0
 800738e:	f040 80b9 	bne.w	8007504 <_dtoa_r+0x6fc>
 8007392:	9b02      	ldr	r3, [sp, #8]
 8007394:	429d      	cmp	r5, r3
 8007396:	f43f af75 	beq.w	8007284 <_dtoa_r+0x47c>
 800739a:	4b2f      	ldr	r3, [pc, #188]	; (8007458 <_dtoa_r+0x650>)
 800739c:	ec51 0b18 	vmov	r0, r1, d8
 80073a0:	2200      	movs	r2, #0
 80073a2:	f7f9 f951 	bl	8000648 <__aeabi_dmul>
 80073a6:	4b2c      	ldr	r3, [pc, #176]	; (8007458 <_dtoa_r+0x650>)
 80073a8:	ec41 0b18 	vmov	d8, r0, r1
 80073ac:	2200      	movs	r2, #0
 80073ae:	4630      	mov	r0, r6
 80073b0:	4639      	mov	r1, r7
 80073b2:	f7f9 f949 	bl	8000648 <__aeabi_dmul>
 80073b6:	4606      	mov	r6, r0
 80073b8:	460f      	mov	r7, r1
 80073ba:	e7c4      	b.n	8007346 <_dtoa_r+0x53e>
 80073bc:	ec51 0b17 	vmov	r0, r1, d7
 80073c0:	f7f9 f942 	bl	8000648 <__aeabi_dmul>
 80073c4:	9b02      	ldr	r3, [sp, #8]
 80073c6:	9d00      	ldr	r5, [sp, #0]
 80073c8:	930c      	str	r3, [sp, #48]	; 0x30
 80073ca:	ec41 0b18 	vmov	d8, r0, r1
 80073ce:	4639      	mov	r1, r7
 80073d0:	4630      	mov	r0, r6
 80073d2:	f7f9 fbe9 	bl	8000ba8 <__aeabi_d2iz>
 80073d6:	9011      	str	r0, [sp, #68]	; 0x44
 80073d8:	f7f9 f8cc 	bl	8000574 <__aeabi_i2d>
 80073dc:	4602      	mov	r2, r0
 80073de:	460b      	mov	r3, r1
 80073e0:	4630      	mov	r0, r6
 80073e2:	4639      	mov	r1, r7
 80073e4:	f7f8 ff78 	bl	80002d8 <__aeabi_dsub>
 80073e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80073ea:	3330      	adds	r3, #48	; 0x30
 80073ec:	f805 3b01 	strb.w	r3, [r5], #1
 80073f0:	9b02      	ldr	r3, [sp, #8]
 80073f2:	429d      	cmp	r5, r3
 80073f4:	4606      	mov	r6, r0
 80073f6:	460f      	mov	r7, r1
 80073f8:	f04f 0200 	mov.w	r2, #0
 80073fc:	d134      	bne.n	8007468 <_dtoa_r+0x660>
 80073fe:	4b19      	ldr	r3, [pc, #100]	; (8007464 <_dtoa_r+0x65c>)
 8007400:	ec51 0b18 	vmov	r0, r1, d8
 8007404:	f7f8 ff6a 	bl	80002dc <__adddf3>
 8007408:	4602      	mov	r2, r0
 800740a:	460b      	mov	r3, r1
 800740c:	4630      	mov	r0, r6
 800740e:	4639      	mov	r1, r7
 8007410:	f7f9 fbaa 	bl	8000b68 <__aeabi_dcmpgt>
 8007414:	2800      	cmp	r0, #0
 8007416:	d175      	bne.n	8007504 <_dtoa_r+0x6fc>
 8007418:	ec53 2b18 	vmov	r2, r3, d8
 800741c:	4911      	ldr	r1, [pc, #68]	; (8007464 <_dtoa_r+0x65c>)
 800741e:	2000      	movs	r0, #0
 8007420:	f7f8 ff5a 	bl	80002d8 <__aeabi_dsub>
 8007424:	4602      	mov	r2, r0
 8007426:	460b      	mov	r3, r1
 8007428:	4630      	mov	r0, r6
 800742a:	4639      	mov	r1, r7
 800742c:	f7f9 fb7e 	bl	8000b2c <__aeabi_dcmplt>
 8007430:	2800      	cmp	r0, #0
 8007432:	f43f af27 	beq.w	8007284 <_dtoa_r+0x47c>
 8007436:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007438:	1e6b      	subs	r3, r5, #1
 800743a:	930c      	str	r3, [sp, #48]	; 0x30
 800743c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007440:	2b30      	cmp	r3, #48	; 0x30
 8007442:	d0f8      	beq.n	8007436 <_dtoa_r+0x62e>
 8007444:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007448:	e04a      	b.n	80074e0 <_dtoa_r+0x6d8>
 800744a:	bf00      	nop
 800744c:	08008fd8 	.word	0x08008fd8
 8007450:	08008fb0 	.word	0x08008fb0
 8007454:	3ff00000 	.word	0x3ff00000
 8007458:	40240000 	.word	0x40240000
 800745c:	401c0000 	.word	0x401c0000
 8007460:	40140000 	.word	0x40140000
 8007464:	3fe00000 	.word	0x3fe00000
 8007468:	4baf      	ldr	r3, [pc, #700]	; (8007728 <_dtoa_r+0x920>)
 800746a:	f7f9 f8ed 	bl	8000648 <__aeabi_dmul>
 800746e:	4606      	mov	r6, r0
 8007470:	460f      	mov	r7, r1
 8007472:	e7ac      	b.n	80073ce <_dtoa_r+0x5c6>
 8007474:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007478:	9d00      	ldr	r5, [sp, #0]
 800747a:	4642      	mov	r2, r8
 800747c:	464b      	mov	r3, r9
 800747e:	4630      	mov	r0, r6
 8007480:	4639      	mov	r1, r7
 8007482:	f7f9 fa0b 	bl	800089c <__aeabi_ddiv>
 8007486:	f7f9 fb8f 	bl	8000ba8 <__aeabi_d2iz>
 800748a:	9002      	str	r0, [sp, #8]
 800748c:	f7f9 f872 	bl	8000574 <__aeabi_i2d>
 8007490:	4642      	mov	r2, r8
 8007492:	464b      	mov	r3, r9
 8007494:	f7f9 f8d8 	bl	8000648 <__aeabi_dmul>
 8007498:	4602      	mov	r2, r0
 800749a:	460b      	mov	r3, r1
 800749c:	4630      	mov	r0, r6
 800749e:	4639      	mov	r1, r7
 80074a0:	f7f8 ff1a 	bl	80002d8 <__aeabi_dsub>
 80074a4:	9e02      	ldr	r6, [sp, #8]
 80074a6:	9f01      	ldr	r7, [sp, #4]
 80074a8:	3630      	adds	r6, #48	; 0x30
 80074aa:	f805 6b01 	strb.w	r6, [r5], #1
 80074ae:	9e00      	ldr	r6, [sp, #0]
 80074b0:	1bae      	subs	r6, r5, r6
 80074b2:	42b7      	cmp	r7, r6
 80074b4:	4602      	mov	r2, r0
 80074b6:	460b      	mov	r3, r1
 80074b8:	d137      	bne.n	800752a <_dtoa_r+0x722>
 80074ba:	f7f8 ff0f 	bl	80002dc <__adddf3>
 80074be:	4642      	mov	r2, r8
 80074c0:	464b      	mov	r3, r9
 80074c2:	4606      	mov	r6, r0
 80074c4:	460f      	mov	r7, r1
 80074c6:	f7f9 fb4f 	bl	8000b68 <__aeabi_dcmpgt>
 80074ca:	b9c8      	cbnz	r0, 8007500 <_dtoa_r+0x6f8>
 80074cc:	4642      	mov	r2, r8
 80074ce:	464b      	mov	r3, r9
 80074d0:	4630      	mov	r0, r6
 80074d2:	4639      	mov	r1, r7
 80074d4:	f7f9 fb20 	bl	8000b18 <__aeabi_dcmpeq>
 80074d8:	b110      	cbz	r0, 80074e0 <_dtoa_r+0x6d8>
 80074da:	9b02      	ldr	r3, [sp, #8]
 80074dc:	07d9      	lsls	r1, r3, #31
 80074de:	d40f      	bmi.n	8007500 <_dtoa_r+0x6f8>
 80074e0:	4620      	mov	r0, r4
 80074e2:	4659      	mov	r1, fp
 80074e4:	f000 fcfa 	bl	8007edc <_Bfree>
 80074e8:	2300      	movs	r3, #0
 80074ea:	702b      	strb	r3, [r5, #0]
 80074ec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80074ee:	f10a 0001 	add.w	r0, sl, #1
 80074f2:	6018      	str	r0, [r3, #0]
 80074f4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	f43f acd8 	beq.w	8006eac <_dtoa_r+0xa4>
 80074fc:	601d      	str	r5, [r3, #0]
 80074fe:	e4d5      	b.n	8006eac <_dtoa_r+0xa4>
 8007500:	f8cd a01c 	str.w	sl, [sp, #28]
 8007504:	462b      	mov	r3, r5
 8007506:	461d      	mov	r5, r3
 8007508:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800750c:	2a39      	cmp	r2, #57	; 0x39
 800750e:	d108      	bne.n	8007522 <_dtoa_r+0x71a>
 8007510:	9a00      	ldr	r2, [sp, #0]
 8007512:	429a      	cmp	r2, r3
 8007514:	d1f7      	bne.n	8007506 <_dtoa_r+0x6fe>
 8007516:	9a07      	ldr	r2, [sp, #28]
 8007518:	9900      	ldr	r1, [sp, #0]
 800751a:	3201      	adds	r2, #1
 800751c:	9207      	str	r2, [sp, #28]
 800751e:	2230      	movs	r2, #48	; 0x30
 8007520:	700a      	strb	r2, [r1, #0]
 8007522:	781a      	ldrb	r2, [r3, #0]
 8007524:	3201      	adds	r2, #1
 8007526:	701a      	strb	r2, [r3, #0]
 8007528:	e78c      	b.n	8007444 <_dtoa_r+0x63c>
 800752a:	4b7f      	ldr	r3, [pc, #508]	; (8007728 <_dtoa_r+0x920>)
 800752c:	2200      	movs	r2, #0
 800752e:	f7f9 f88b 	bl	8000648 <__aeabi_dmul>
 8007532:	2200      	movs	r2, #0
 8007534:	2300      	movs	r3, #0
 8007536:	4606      	mov	r6, r0
 8007538:	460f      	mov	r7, r1
 800753a:	f7f9 faed 	bl	8000b18 <__aeabi_dcmpeq>
 800753e:	2800      	cmp	r0, #0
 8007540:	d09b      	beq.n	800747a <_dtoa_r+0x672>
 8007542:	e7cd      	b.n	80074e0 <_dtoa_r+0x6d8>
 8007544:	9a08      	ldr	r2, [sp, #32]
 8007546:	2a00      	cmp	r2, #0
 8007548:	f000 80c4 	beq.w	80076d4 <_dtoa_r+0x8cc>
 800754c:	9a05      	ldr	r2, [sp, #20]
 800754e:	2a01      	cmp	r2, #1
 8007550:	f300 80a8 	bgt.w	80076a4 <_dtoa_r+0x89c>
 8007554:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007556:	2a00      	cmp	r2, #0
 8007558:	f000 80a0 	beq.w	800769c <_dtoa_r+0x894>
 800755c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007560:	9e06      	ldr	r6, [sp, #24]
 8007562:	4645      	mov	r5, r8
 8007564:	9a04      	ldr	r2, [sp, #16]
 8007566:	2101      	movs	r1, #1
 8007568:	441a      	add	r2, r3
 800756a:	4620      	mov	r0, r4
 800756c:	4498      	add	r8, r3
 800756e:	9204      	str	r2, [sp, #16]
 8007570:	f000 fd70 	bl	8008054 <__i2b>
 8007574:	4607      	mov	r7, r0
 8007576:	2d00      	cmp	r5, #0
 8007578:	dd0b      	ble.n	8007592 <_dtoa_r+0x78a>
 800757a:	9b04      	ldr	r3, [sp, #16]
 800757c:	2b00      	cmp	r3, #0
 800757e:	dd08      	ble.n	8007592 <_dtoa_r+0x78a>
 8007580:	42ab      	cmp	r3, r5
 8007582:	9a04      	ldr	r2, [sp, #16]
 8007584:	bfa8      	it	ge
 8007586:	462b      	movge	r3, r5
 8007588:	eba8 0803 	sub.w	r8, r8, r3
 800758c:	1aed      	subs	r5, r5, r3
 800758e:	1ad3      	subs	r3, r2, r3
 8007590:	9304      	str	r3, [sp, #16]
 8007592:	9b06      	ldr	r3, [sp, #24]
 8007594:	b1fb      	cbz	r3, 80075d6 <_dtoa_r+0x7ce>
 8007596:	9b08      	ldr	r3, [sp, #32]
 8007598:	2b00      	cmp	r3, #0
 800759a:	f000 809f 	beq.w	80076dc <_dtoa_r+0x8d4>
 800759e:	2e00      	cmp	r6, #0
 80075a0:	dd11      	ble.n	80075c6 <_dtoa_r+0x7be>
 80075a2:	4639      	mov	r1, r7
 80075a4:	4632      	mov	r2, r6
 80075a6:	4620      	mov	r0, r4
 80075a8:	f000 fe10 	bl	80081cc <__pow5mult>
 80075ac:	465a      	mov	r2, fp
 80075ae:	4601      	mov	r1, r0
 80075b0:	4607      	mov	r7, r0
 80075b2:	4620      	mov	r0, r4
 80075b4:	f000 fd64 	bl	8008080 <__multiply>
 80075b8:	4659      	mov	r1, fp
 80075ba:	9007      	str	r0, [sp, #28]
 80075bc:	4620      	mov	r0, r4
 80075be:	f000 fc8d 	bl	8007edc <_Bfree>
 80075c2:	9b07      	ldr	r3, [sp, #28]
 80075c4:	469b      	mov	fp, r3
 80075c6:	9b06      	ldr	r3, [sp, #24]
 80075c8:	1b9a      	subs	r2, r3, r6
 80075ca:	d004      	beq.n	80075d6 <_dtoa_r+0x7ce>
 80075cc:	4659      	mov	r1, fp
 80075ce:	4620      	mov	r0, r4
 80075d0:	f000 fdfc 	bl	80081cc <__pow5mult>
 80075d4:	4683      	mov	fp, r0
 80075d6:	2101      	movs	r1, #1
 80075d8:	4620      	mov	r0, r4
 80075da:	f000 fd3b 	bl	8008054 <__i2b>
 80075de:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	4606      	mov	r6, r0
 80075e4:	dd7c      	ble.n	80076e0 <_dtoa_r+0x8d8>
 80075e6:	461a      	mov	r2, r3
 80075e8:	4601      	mov	r1, r0
 80075ea:	4620      	mov	r0, r4
 80075ec:	f000 fdee 	bl	80081cc <__pow5mult>
 80075f0:	9b05      	ldr	r3, [sp, #20]
 80075f2:	2b01      	cmp	r3, #1
 80075f4:	4606      	mov	r6, r0
 80075f6:	dd76      	ble.n	80076e6 <_dtoa_r+0x8de>
 80075f8:	2300      	movs	r3, #0
 80075fa:	9306      	str	r3, [sp, #24]
 80075fc:	6933      	ldr	r3, [r6, #16]
 80075fe:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007602:	6918      	ldr	r0, [r3, #16]
 8007604:	f000 fcd6 	bl	8007fb4 <__hi0bits>
 8007608:	f1c0 0020 	rsb	r0, r0, #32
 800760c:	9b04      	ldr	r3, [sp, #16]
 800760e:	4418      	add	r0, r3
 8007610:	f010 001f 	ands.w	r0, r0, #31
 8007614:	f000 8086 	beq.w	8007724 <_dtoa_r+0x91c>
 8007618:	f1c0 0320 	rsb	r3, r0, #32
 800761c:	2b04      	cmp	r3, #4
 800761e:	dd7f      	ble.n	8007720 <_dtoa_r+0x918>
 8007620:	f1c0 001c 	rsb	r0, r0, #28
 8007624:	9b04      	ldr	r3, [sp, #16]
 8007626:	4403      	add	r3, r0
 8007628:	4480      	add	r8, r0
 800762a:	4405      	add	r5, r0
 800762c:	9304      	str	r3, [sp, #16]
 800762e:	f1b8 0f00 	cmp.w	r8, #0
 8007632:	dd05      	ble.n	8007640 <_dtoa_r+0x838>
 8007634:	4659      	mov	r1, fp
 8007636:	4642      	mov	r2, r8
 8007638:	4620      	mov	r0, r4
 800763a:	f000 fe21 	bl	8008280 <__lshift>
 800763e:	4683      	mov	fp, r0
 8007640:	9b04      	ldr	r3, [sp, #16]
 8007642:	2b00      	cmp	r3, #0
 8007644:	dd05      	ble.n	8007652 <_dtoa_r+0x84a>
 8007646:	4631      	mov	r1, r6
 8007648:	461a      	mov	r2, r3
 800764a:	4620      	mov	r0, r4
 800764c:	f000 fe18 	bl	8008280 <__lshift>
 8007650:	4606      	mov	r6, r0
 8007652:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007654:	2b00      	cmp	r3, #0
 8007656:	d069      	beq.n	800772c <_dtoa_r+0x924>
 8007658:	4631      	mov	r1, r6
 800765a:	4658      	mov	r0, fp
 800765c:	f000 fe7c 	bl	8008358 <__mcmp>
 8007660:	2800      	cmp	r0, #0
 8007662:	da63      	bge.n	800772c <_dtoa_r+0x924>
 8007664:	2300      	movs	r3, #0
 8007666:	4659      	mov	r1, fp
 8007668:	220a      	movs	r2, #10
 800766a:	4620      	mov	r0, r4
 800766c:	f000 fc58 	bl	8007f20 <__multadd>
 8007670:	9b08      	ldr	r3, [sp, #32]
 8007672:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007676:	4683      	mov	fp, r0
 8007678:	2b00      	cmp	r3, #0
 800767a:	f000 818f 	beq.w	800799c <_dtoa_r+0xb94>
 800767e:	4639      	mov	r1, r7
 8007680:	2300      	movs	r3, #0
 8007682:	220a      	movs	r2, #10
 8007684:	4620      	mov	r0, r4
 8007686:	f000 fc4b 	bl	8007f20 <__multadd>
 800768a:	f1b9 0f00 	cmp.w	r9, #0
 800768e:	4607      	mov	r7, r0
 8007690:	f300 808e 	bgt.w	80077b0 <_dtoa_r+0x9a8>
 8007694:	9b05      	ldr	r3, [sp, #20]
 8007696:	2b02      	cmp	r3, #2
 8007698:	dc50      	bgt.n	800773c <_dtoa_r+0x934>
 800769a:	e089      	b.n	80077b0 <_dtoa_r+0x9a8>
 800769c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800769e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80076a2:	e75d      	b.n	8007560 <_dtoa_r+0x758>
 80076a4:	9b01      	ldr	r3, [sp, #4]
 80076a6:	1e5e      	subs	r6, r3, #1
 80076a8:	9b06      	ldr	r3, [sp, #24]
 80076aa:	42b3      	cmp	r3, r6
 80076ac:	bfbf      	itttt	lt
 80076ae:	9b06      	ldrlt	r3, [sp, #24]
 80076b0:	9606      	strlt	r6, [sp, #24]
 80076b2:	1af2      	sublt	r2, r6, r3
 80076b4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80076b6:	bfb6      	itet	lt
 80076b8:	189b      	addlt	r3, r3, r2
 80076ba:	1b9e      	subge	r6, r3, r6
 80076bc:	930d      	strlt	r3, [sp, #52]	; 0x34
 80076be:	9b01      	ldr	r3, [sp, #4]
 80076c0:	bfb8      	it	lt
 80076c2:	2600      	movlt	r6, #0
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	bfb5      	itete	lt
 80076c8:	eba8 0503 	sublt.w	r5, r8, r3
 80076cc:	9b01      	ldrge	r3, [sp, #4]
 80076ce:	2300      	movlt	r3, #0
 80076d0:	4645      	movge	r5, r8
 80076d2:	e747      	b.n	8007564 <_dtoa_r+0x75c>
 80076d4:	9e06      	ldr	r6, [sp, #24]
 80076d6:	9f08      	ldr	r7, [sp, #32]
 80076d8:	4645      	mov	r5, r8
 80076da:	e74c      	b.n	8007576 <_dtoa_r+0x76e>
 80076dc:	9a06      	ldr	r2, [sp, #24]
 80076de:	e775      	b.n	80075cc <_dtoa_r+0x7c4>
 80076e0:	9b05      	ldr	r3, [sp, #20]
 80076e2:	2b01      	cmp	r3, #1
 80076e4:	dc18      	bgt.n	8007718 <_dtoa_r+0x910>
 80076e6:	9b02      	ldr	r3, [sp, #8]
 80076e8:	b9b3      	cbnz	r3, 8007718 <_dtoa_r+0x910>
 80076ea:	9b03      	ldr	r3, [sp, #12]
 80076ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80076f0:	b9a3      	cbnz	r3, 800771c <_dtoa_r+0x914>
 80076f2:	9b03      	ldr	r3, [sp, #12]
 80076f4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80076f8:	0d1b      	lsrs	r3, r3, #20
 80076fa:	051b      	lsls	r3, r3, #20
 80076fc:	b12b      	cbz	r3, 800770a <_dtoa_r+0x902>
 80076fe:	9b04      	ldr	r3, [sp, #16]
 8007700:	3301      	adds	r3, #1
 8007702:	9304      	str	r3, [sp, #16]
 8007704:	f108 0801 	add.w	r8, r8, #1
 8007708:	2301      	movs	r3, #1
 800770a:	9306      	str	r3, [sp, #24]
 800770c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800770e:	2b00      	cmp	r3, #0
 8007710:	f47f af74 	bne.w	80075fc <_dtoa_r+0x7f4>
 8007714:	2001      	movs	r0, #1
 8007716:	e779      	b.n	800760c <_dtoa_r+0x804>
 8007718:	2300      	movs	r3, #0
 800771a:	e7f6      	b.n	800770a <_dtoa_r+0x902>
 800771c:	9b02      	ldr	r3, [sp, #8]
 800771e:	e7f4      	b.n	800770a <_dtoa_r+0x902>
 8007720:	d085      	beq.n	800762e <_dtoa_r+0x826>
 8007722:	4618      	mov	r0, r3
 8007724:	301c      	adds	r0, #28
 8007726:	e77d      	b.n	8007624 <_dtoa_r+0x81c>
 8007728:	40240000 	.word	0x40240000
 800772c:	9b01      	ldr	r3, [sp, #4]
 800772e:	2b00      	cmp	r3, #0
 8007730:	dc38      	bgt.n	80077a4 <_dtoa_r+0x99c>
 8007732:	9b05      	ldr	r3, [sp, #20]
 8007734:	2b02      	cmp	r3, #2
 8007736:	dd35      	ble.n	80077a4 <_dtoa_r+0x99c>
 8007738:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800773c:	f1b9 0f00 	cmp.w	r9, #0
 8007740:	d10d      	bne.n	800775e <_dtoa_r+0x956>
 8007742:	4631      	mov	r1, r6
 8007744:	464b      	mov	r3, r9
 8007746:	2205      	movs	r2, #5
 8007748:	4620      	mov	r0, r4
 800774a:	f000 fbe9 	bl	8007f20 <__multadd>
 800774e:	4601      	mov	r1, r0
 8007750:	4606      	mov	r6, r0
 8007752:	4658      	mov	r0, fp
 8007754:	f000 fe00 	bl	8008358 <__mcmp>
 8007758:	2800      	cmp	r0, #0
 800775a:	f73f adbd 	bgt.w	80072d8 <_dtoa_r+0x4d0>
 800775e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007760:	9d00      	ldr	r5, [sp, #0]
 8007762:	ea6f 0a03 	mvn.w	sl, r3
 8007766:	f04f 0800 	mov.w	r8, #0
 800776a:	4631      	mov	r1, r6
 800776c:	4620      	mov	r0, r4
 800776e:	f000 fbb5 	bl	8007edc <_Bfree>
 8007772:	2f00      	cmp	r7, #0
 8007774:	f43f aeb4 	beq.w	80074e0 <_dtoa_r+0x6d8>
 8007778:	f1b8 0f00 	cmp.w	r8, #0
 800777c:	d005      	beq.n	800778a <_dtoa_r+0x982>
 800777e:	45b8      	cmp	r8, r7
 8007780:	d003      	beq.n	800778a <_dtoa_r+0x982>
 8007782:	4641      	mov	r1, r8
 8007784:	4620      	mov	r0, r4
 8007786:	f000 fba9 	bl	8007edc <_Bfree>
 800778a:	4639      	mov	r1, r7
 800778c:	4620      	mov	r0, r4
 800778e:	f000 fba5 	bl	8007edc <_Bfree>
 8007792:	e6a5      	b.n	80074e0 <_dtoa_r+0x6d8>
 8007794:	2600      	movs	r6, #0
 8007796:	4637      	mov	r7, r6
 8007798:	e7e1      	b.n	800775e <_dtoa_r+0x956>
 800779a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800779c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80077a0:	4637      	mov	r7, r6
 80077a2:	e599      	b.n	80072d8 <_dtoa_r+0x4d0>
 80077a4:	9b08      	ldr	r3, [sp, #32]
 80077a6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	f000 80fd 	beq.w	80079aa <_dtoa_r+0xba2>
 80077b0:	2d00      	cmp	r5, #0
 80077b2:	dd05      	ble.n	80077c0 <_dtoa_r+0x9b8>
 80077b4:	4639      	mov	r1, r7
 80077b6:	462a      	mov	r2, r5
 80077b8:	4620      	mov	r0, r4
 80077ba:	f000 fd61 	bl	8008280 <__lshift>
 80077be:	4607      	mov	r7, r0
 80077c0:	9b06      	ldr	r3, [sp, #24]
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d05c      	beq.n	8007880 <_dtoa_r+0xa78>
 80077c6:	6879      	ldr	r1, [r7, #4]
 80077c8:	4620      	mov	r0, r4
 80077ca:	f000 fb47 	bl	8007e5c <_Balloc>
 80077ce:	4605      	mov	r5, r0
 80077d0:	b928      	cbnz	r0, 80077de <_dtoa_r+0x9d6>
 80077d2:	4b80      	ldr	r3, [pc, #512]	; (80079d4 <_dtoa_r+0xbcc>)
 80077d4:	4602      	mov	r2, r0
 80077d6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80077da:	f7ff bb2e 	b.w	8006e3a <_dtoa_r+0x32>
 80077de:	693a      	ldr	r2, [r7, #16]
 80077e0:	3202      	adds	r2, #2
 80077e2:	0092      	lsls	r2, r2, #2
 80077e4:	f107 010c 	add.w	r1, r7, #12
 80077e8:	300c      	adds	r0, #12
 80077ea:	f000 fb1d 	bl	8007e28 <memcpy>
 80077ee:	2201      	movs	r2, #1
 80077f0:	4629      	mov	r1, r5
 80077f2:	4620      	mov	r0, r4
 80077f4:	f000 fd44 	bl	8008280 <__lshift>
 80077f8:	9b00      	ldr	r3, [sp, #0]
 80077fa:	3301      	adds	r3, #1
 80077fc:	9301      	str	r3, [sp, #4]
 80077fe:	9b00      	ldr	r3, [sp, #0]
 8007800:	444b      	add	r3, r9
 8007802:	9307      	str	r3, [sp, #28]
 8007804:	9b02      	ldr	r3, [sp, #8]
 8007806:	f003 0301 	and.w	r3, r3, #1
 800780a:	46b8      	mov	r8, r7
 800780c:	9306      	str	r3, [sp, #24]
 800780e:	4607      	mov	r7, r0
 8007810:	9b01      	ldr	r3, [sp, #4]
 8007812:	4631      	mov	r1, r6
 8007814:	3b01      	subs	r3, #1
 8007816:	4658      	mov	r0, fp
 8007818:	9302      	str	r3, [sp, #8]
 800781a:	f7ff fa69 	bl	8006cf0 <quorem>
 800781e:	4603      	mov	r3, r0
 8007820:	3330      	adds	r3, #48	; 0x30
 8007822:	9004      	str	r0, [sp, #16]
 8007824:	4641      	mov	r1, r8
 8007826:	4658      	mov	r0, fp
 8007828:	9308      	str	r3, [sp, #32]
 800782a:	f000 fd95 	bl	8008358 <__mcmp>
 800782e:	463a      	mov	r2, r7
 8007830:	4681      	mov	r9, r0
 8007832:	4631      	mov	r1, r6
 8007834:	4620      	mov	r0, r4
 8007836:	f000 fdab 	bl	8008390 <__mdiff>
 800783a:	68c2      	ldr	r2, [r0, #12]
 800783c:	9b08      	ldr	r3, [sp, #32]
 800783e:	4605      	mov	r5, r0
 8007840:	bb02      	cbnz	r2, 8007884 <_dtoa_r+0xa7c>
 8007842:	4601      	mov	r1, r0
 8007844:	4658      	mov	r0, fp
 8007846:	f000 fd87 	bl	8008358 <__mcmp>
 800784a:	9b08      	ldr	r3, [sp, #32]
 800784c:	4602      	mov	r2, r0
 800784e:	4629      	mov	r1, r5
 8007850:	4620      	mov	r0, r4
 8007852:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8007856:	f000 fb41 	bl	8007edc <_Bfree>
 800785a:	9b05      	ldr	r3, [sp, #20]
 800785c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800785e:	9d01      	ldr	r5, [sp, #4]
 8007860:	ea43 0102 	orr.w	r1, r3, r2
 8007864:	9b06      	ldr	r3, [sp, #24]
 8007866:	430b      	orrs	r3, r1
 8007868:	9b08      	ldr	r3, [sp, #32]
 800786a:	d10d      	bne.n	8007888 <_dtoa_r+0xa80>
 800786c:	2b39      	cmp	r3, #57	; 0x39
 800786e:	d029      	beq.n	80078c4 <_dtoa_r+0xabc>
 8007870:	f1b9 0f00 	cmp.w	r9, #0
 8007874:	dd01      	ble.n	800787a <_dtoa_r+0xa72>
 8007876:	9b04      	ldr	r3, [sp, #16]
 8007878:	3331      	adds	r3, #49	; 0x31
 800787a:	9a02      	ldr	r2, [sp, #8]
 800787c:	7013      	strb	r3, [r2, #0]
 800787e:	e774      	b.n	800776a <_dtoa_r+0x962>
 8007880:	4638      	mov	r0, r7
 8007882:	e7b9      	b.n	80077f8 <_dtoa_r+0x9f0>
 8007884:	2201      	movs	r2, #1
 8007886:	e7e2      	b.n	800784e <_dtoa_r+0xa46>
 8007888:	f1b9 0f00 	cmp.w	r9, #0
 800788c:	db06      	blt.n	800789c <_dtoa_r+0xa94>
 800788e:	9905      	ldr	r1, [sp, #20]
 8007890:	ea41 0909 	orr.w	r9, r1, r9
 8007894:	9906      	ldr	r1, [sp, #24]
 8007896:	ea59 0101 	orrs.w	r1, r9, r1
 800789a:	d120      	bne.n	80078de <_dtoa_r+0xad6>
 800789c:	2a00      	cmp	r2, #0
 800789e:	ddec      	ble.n	800787a <_dtoa_r+0xa72>
 80078a0:	4659      	mov	r1, fp
 80078a2:	2201      	movs	r2, #1
 80078a4:	4620      	mov	r0, r4
 80078a6:	9301      	str	r3, [sp, #4]
 80078a8:	f000 fcea 	bl	8008280 <__lshift>
 80078ac:	4631      	mov	r1, r6
 80078ae:	4683      	mov	fp, r0
 80078b0:	f000 fd52 	bl	8008358 <__mcmp>
 80078b4:	2800      	cmp	r0, #0
 80078b6:	9b01      	ldr	r3, [sp, #4]
 80078b8:	dc02      	bgt.n	80078c0 <_dtoa_r+0xab8>
 80078ba:	d1de      	bne.n	800787a <_dtoa_r+0xa72>
 80078bc:	07da      	lsls	r2, r3, #31
 80078be:	d5dc      	bpl.n	800787a <_dtoa_r+0xa72>
 80078c0:	2b39      	cmp	r3, #57	; 0x39
 80078c2:	d1d8      	bne.n	8007876 <_dtoa_r+0xa6e>
 80078c4:	9a02      	ldr	r2, [sp, #8]
 80078c6:	2339      	movs	r3, #57	; 0x39
 80078c8:	7013      	strb	r3, [r2, #0]
 80078ca:	462b      	mov	r3, r5
 80078cc:	461d      	mov	r5, r3
 80078ce:	3b01      	subs	r3, #1
 80078d0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80078d4:	2a39      	cmp	r2, #57	; 0x39
 80078d6:	d050      	beq.n	800797a <_dtoa_r+0xb72>
 80078d8:	3201      	adds	r2, #1
 80078da:	701a      	strb	r2, [r3, #0]
 80078dc:	e745      	b.n	800776a <_dtoa_r+0x962>
 80078de:	2a00      	cmp	r2, #0
 80078e0:	dd03      	ble.n	80078ea <_dtoa_r+0xae2>
 80078e2:	2b39      	cmp	r3, #57	; 0x39
 80078e4:	d0ee      	beq.n	80078c4 <_dtoa_r+0xabc>
 80078e6:	3301      	adds	r3, #1
 80078e8:	e7c7      	b.n	800787a <_dtoa_r+0xa72>
 80078ea:	9a01      	ldr	r2, [sp, #4]
 80078ec:	9907      	ldr	r1, [sp, #28]
 80078ee:	f802 3c01 	strb.w	r3, [r2, #-1]
 80078f2:	428a      	cmp	r2, r1
 80078f4:	d02a      	beq.n	800794c <_dtoa_r+0xb44>
 80078f6:	4659      	mov	r1, fp
 80078f8:	2300      	movs	r3, #0
 80078fa:	220a      	movs	r2, #10
 80078fc:	4620      	mov	r0, r4
 80078fe:	f000 fb0f 	bl	8007f20 <__multadd>
 8007902:	45b8      	cmp	r8, r7
 8007904:	4683      	mov	fp, r0
 8007906:	f04f 0300 	mov.w	r3, #0
 800790a:	f04f 020a 	mov.w	r2, #10
 800790e:	4641      	mov	r1, r8
 8007910:	4620      	mov	r0, r4
 8007912:	d107      	bne.n	8007924 <_dtoa_r+0xb1c>
 8007914:	f000 fb04 	bl	8007f20 <__multadd>
 8007918:	4680      	mov	r8, r0
 800791a:	4607      	mov	r7, r0
 800791c:	9b01      	ldr	r3, [sp, #4]
 800791e:	3301      	adds	r3, #1
 8007920:	9301      	str	r3, [sp, #4]
 8007922:	e775      	b.n	8007810 <_dtoa_r+0xa08>
 8007924:	f000 fafc 	bl	8007f20 <__multadd>
 8007928:	4639      	mov	r1, r7
 800792a:	4680      	mov	r8, r0
 800792c:	2300      	movs	r3, #0
 800792e:	220a      	movs	r2, #10
 8007930:	4620      	mov	r0, r4
 8007932:	f000 faf5 	bl	8007f20 <__multadd>
 8007936:	4607      	mov	r7, r0
 8007938:	e7f0      	b.n	800791c <_dtoa_r+0xb14>
 800793a:	f1b9 0f00 	cmp.w	r9, #0
 800793e:	9a00      	ldr	r2, [sp, #0]
 8007940:	bfcc      	ite	gt
 8007942:	464d      	movgt	r5, r9
 8007944:	2501      	movle	r5, #1
 8007946:	4415      	add	r5, r2
 8007948:	f04f 0800 	mov.w	r8, #0
 800794c:	4659      	mov	r1, fp
 800794e:	2201      	movs	r2, #1
 8007950:	4620      	mov	r0, r4
 8007952:	9301      	str	r3, [sp, #4]
 8007954:	f000 fc94 	bl	8008280 <__lshift>
 8007958:	4631      	mov	r1, r6
 800795a:	4683      	mov	fp, r0
 800795c:	f000 fcfc 	bl	8008358 <__mcmp>
 8007960:	2800      	cmp	r0, #0
 8007962:	dcb2      	bgt.n	80078ca <_dtoa_r+0xac2>
 8007964:	d102      	bne.n	800796c <_dtoa_r+0xb64>
 8007966:	9b01      	ldr	r3, [sp, #4]
 8007968:	07db      	lsls	r3, r3, #31
 800796a:	d4ae      	bmi.n	80078ca <_dtoa_r+0xac2>
 800796c:	462b      	mov	r3, r5
 800796e:	461d      	mov	r5, r3
 8007970:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007974:	2a30      	cmp	r2, #48	; 0x30
 8007976:	d0fa      	beq.n	800796e <_dtoa_r+0xb66>
 8007978:	e6f7      	b.n	800776a <_dtoa_r+0x962>
 800797a:	9a00      	ldr	r2, [sp, #0]
 800797c:	429a      	cmp	r2, r3
 800797e:	d1a5      	bne.n	80078cc <_dtoa_r+0xac4>
 8007980:	f10a 0a01 	add.w	sl, sl, #1
 8007984:	2331      	movs	r3, #49	; 0x31
 8007986:	e779      	b.n	800787c <_dtoa_r+0xa74>
 8007988:	4b13      	ldr	r3, [pc, #76]	; (80079d8 <_dtoa_r+0xbd0>)
 800798a:	f7ff baaf 	b.w	8006eec <_dtoa_r+0xe4>
 800798e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007990:	2b00      	cmp	r3, #0
 8007992:	f47f aa86 	bne.w	8006ea2 <_dtoa_r+0x9a>
 8007996:	4b11      	ldr	r3, [pc, #68]	; (80079dc <_dtoa_r+0xbd4>)
 8007998:	f7ff baa8 	b.w	8006eec <_dtoa_r+0xe4>
 800799c:	f1b9 0f00 	cmp.w	r9, #0
 80079a0:	dc03      	bgt.n	80079aa <_dtoa_r+0xba2>
 80079a2:	9b05      	ldr	r3, [sp, #20]
 80079a4:	2b02      	cmp	r3, #2
 80079a6:	f73f aec9 	bgt.w	800773c <_dtoa_r+0x934>
 80079aa:	9d00      	ldr	r5, [sp, #0]
 80079ac:	4631      	mov	r1, r6
 80079ae:	4658      	mov	r0, fp
 80079b0:	f7ff f99e 	bl	8006cf0 <quorem>
 80079b4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80079b8:	f805 3b01 	strb.w	r3, [r5], #1
 80079bc:	9a00      	ldr	r2, [sp, #0]
 80079be:	1aaa      	subs	r2, r5, r2
 80079c0:	4591      	cmp	r9, r2
 80079c2:	ddba      	ble.n	800793a <_dtoa_r+0xb32>
 80079c4:	4659      	mov	r1, fp
 80079c6:	2300      	movs	r3, #0
 80079c8:	220a      	movs	r2, #10
 80079ca:	4620      	mov	r0, r4
 80079cc:	f000 faa8 	bl	8007f20 <__multadd>
 80079d0:	4683      	mov	fp, r0
 80079d2:	e7eb      	b.n	80079ac <_dtoa_r+0xba4>
 80079d4:	08008edf 	.word	0x08008edf
 80079d8:	08008e38 	.word	0x08008e38
 80079dc:	08008e5c 	.word	0x08008e5c

080079e0 <__sflush_r>:
 80079e0:	898a      	ldrh	r2, [r1, #12]
 80079e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079e6:	4605      	mov	r5, r0
 80079e8:	0710      	lsls	r0, r2, #28
 80079ea:	460c      	mov	r4, r1
 80079ec:	d458      	bmi.n	8007aa0 <__sflush_r+0xc0>
 80079ee:	684b      	ldr	r3, [r1, #4]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	dc05      	bgt.n	8007a00 <__sflush_r+0x20>
 80079f4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	dc02      	bgt.n	8007a00 <__sflush_r+0x20>
 80079fa:	2000      	movs	r0, #0
 80079fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a00:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007a02:	2e00      	cmp	r6, #0
 8007a04:	d0f9      	beq.n	80079fa <__sflush_r+0x1a>
 8007a06:	2300      	movs	r3, #0
 8007a08:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007a0c:	682f      	ldr	r7, [r5, #0]
 8007a0e:	602b      	str	r3, [r5, #0]
 8007a10:	d032      	beq.n	8007a78 <__sflush_r+0x98>
 8007a12:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007a14:	89a3      	ldrh	r3, [r4, #12]
 8007a16:	075a      	lsls	r2, r3, #29
 8007a18:	d505      	bpl.n	8007a26 <__sflush_r+0x46>
 8007a1a:	6863      	ldr	r3, [r4, #4]
 8007a1c:	1ac0      	subs	r0, r0, r3
 8007a1e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8007a20:	b10b      	cbz	r3, 8007a26 <__sflush_r+0x46>
 8007a22:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8007a24:	1ac0      	subs	r0, r0, r3
 8007a26:	2300      	movs	r3, #0
 8007a28:	4602      	mov	r2, r0
 8007a2a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007a2c:	6a21      	ldr	r1, [r4, #32]
 8007a2e:	4628      	mov	r0, r5
 8007a30:	47b0      	blx	r6
 8007a32:	1c43      	adds	r3, r0, #1
 8007a34:	89a3      	ldrh	r3, [r4, #12]
 8007a36:	d106      	bne.n	8007a46 <__sflush_r+0x66>
 8007a38:	6829      	ldr	r1, [r5, #0]
 8007a3a:	291d      	cmp	r1, #29
 8007a3c:	d82c      	bhi.n	8007a98 <__sflush_r+0xb8>
 8007a3e:	4a2a      	ldr	r2, [pc, #168]	; (8007ae8 <__sflush_r+0x108>)
 8007a40:	40ca      	lsrs	r2, r1
 8007a42:	07d6      	lsls	r6, r2, #31
 8007a44:	d528      	bpl.n	8007a98 <__sflush_r+0xb8>
 8007a46:	2200      	movs	r2, #0
 8007a48:	6062      	str	r2, [r4, #4]
 8007a4a:	04d9      	lsls	r1, r3, #19
 8007a4c:	6922      	ldr	r2, [r4, #16]
 8007a4e:	6022      	str	r2, [r4, #0]
 8007a50:	d504      	bpl.n	8007a5c <__sflush_r+0x7c>
 8007a52:	1c42      	adds	r2, r0, #1
 8007a54:	d101      	bne.n	8007a5a <__sflush_r+0x7a>
 8007a56:	682b      	ldr	r3, [r5, #0]
 8007a58:	b903      	cbnz	r3, 8007a5c <__sflush_r+0x7c>
 8007a5a:	6560      	str	r0, [r4, #84]	; 0x54
 8007a5c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007a5e:	602f      	str	r7, [r5, #0]
 8007a60:	2900      	cmp	r1, #0
 8007a62:	d0ca      	beq.n	80079fa <__sflush_r+0x1a>
 8007a64:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007a68:	4299      	cmp	r1, r3
 8007a6a:	d002      	beq.n	8007a72 <__sflush_r+0x92>
 8007a6c:	4628      	mov	r0, r5
 8007a6e:	f7fe fab7 	bl	8005fe0 <_free_r>
 8007a72:	2000      	movs	r0, #0
 8007a74:	6360      	str	r0, [r4, #52]	; 0x34
 8007a76:	e7c1      	b.n	80079fc <__sflush_r+0x1c>
 8007a78:	6a21      	ldr	r1, [r4, #32]
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	4628      	mov	r0, r5
 8007a7e:	47b0      	blx	r6
 8007a80:	1c41      	adds	r1, r0, #1
 8007a82:	d1c7      	bne.n	8007a14 <__sflush_r+0x34>
 8007a84:	682b      	ldr	r3, [r5, #0]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d0c4      	beq.n	8007a14 <__sflush_r+0x34>
 8007a8a:	2b1d      	cmp	r3, #29
 8007a8c:	d001      	beq.n	8007a92 <__sflush_r+0xb2>
 8007a8e:	2b16      	cmp	r3, #22
 8007a90:	d101      	bne.n	8007a96 <__sflush_r+0xb6>
 8007a92:	602f      	str	r7, [r5, #0]
 8007a94:	e7b1      	b.n	80079fa <__sflush_r+0x1a>
 8007a96:	89a3      	ldrh	r3, [r4, #12]
 8007a98:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007a9c:	81a3      	strh	r3, [r4, #12]
 8007a9e:	e7ad      	b.n	80079fc <__sflush_r+0x1c>
 8007aa0:	690f      	ldr	r7, [r1, #16]
 8007aa2:	2f00      	cmp	r7, #0
 8007aa4:	d0a9      	beq.n	80079fa <__sflush_r+0x1a>
 8007aa6:	0793      	lsls	r3, r2, #30
 8007aa8:	680e      	ldr	r6, [r1, #0]
 8007aaa:	bf08      	it	eq
 8007aac:	694b      	ldreq	r3, [r1, #20]
 8007aae:	600f      	str	r7, [r1, #0]
 8007ab0:	bf18      	it	ne
 8007ab2:	2300      	movne	r3, #0
 8007ab4:	eba6 0807 	sub.w	r8, r6, r7
 8007ab8:	608b      	str	r3, [r1, #8]
 8007aba:	f1b8 0f00 	cmp.w	r8, #0
 8007abe:	dd9c      	ble.n	80079fa <__sflush_r+0x1a>
 8007ac0:	6a21      	ldr	r1, [r4, #32]
 8007ac2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007ac4:	4643      	mov	r3, r8
 8007ac6:	463a      	mov	r2, r7
 8007ac8:	4628      	mov	r0, r5
 8007aca:	47b0      	blx	r6
 8007acc:	2800      	cmp	r0, #0
 8007ace:	dc06      	bgt.n	8007ade <__sflush_r+0xfe>
 8007ad0:	89a3      	ldrh	r3, [r4, #12]
 8007ad2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007ad6:	81a3      	strh	r3, [r4, #12]
 8007ad8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007adc:	e78e      	b.n	80079fc <__sflush_r+0x1c>
 8007ade:	4407      	add	r7, r0
 8007ae0:	eba8 0800 	sub.w	r8, r8, r0
 8007ae4:	e7e9      	b.n	8007aba <__sflush_r+0xda>
 8007ae6:	bf00      	nop
 8007ae8:	20400001 	.word	0x20400001

08007aec <_fflush_r>:
 8007aec:	b538      	push	{r3, r4, r5, lr}
 8007aee:	690b      	ldr	r3, [r1, #16]
 8007af0:	4605      	mov	r5, r0
 8007af2:	460c      	mov	r4, r1
 8007af4:	b913      	cbnz	r3, 8007afc <_fflush_r+0x10>
 8007af6:	2500      	movs	r5, #0
 8007af8:	4628      	mov	r0, r5
 8007afa:	bd38      	pop	{r3, r4, r5, pc}
 8007afc:	b118      	cbz	r0, 8007b06 <_fflush_r+0x1a>
 8007afe:	6983      	ldr	r3, [r0, #24]
 8007b00:	b90b      	cbnz	r3, 8007b06 <_fflush_r+0x1a>
 8007b02:	f000 f887 	bl	8007c14 <__sinit>
 8007b06:	4b14      	ldr	r3, [pc, #80]	; (8007b58 <_fflush_r+0x6c>)
 8007b08:	429c      	cmp	r4, r3
 8007b0a:	d11b      	bne.n	8007b44 <_fflush_r+0x58>
 8007b0c:	686c      	ldr	r4, [r5, #4]
 8007b0e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d0ef      	beq.n	8007af6 <_fflush_r+0xa>
 8007b16:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8007b18:	07d0      	lsls	r0, r2, #31
 8007b1a:	d404      	bmi.n	8007b26 <_fflush_r+0x3a>
 8007b1c:	0599      	lsls	r1, r3, #22
 8007b1e:	d402      	bmi.n	8007b26 <_fflush_r+0x3a>
 8007b20:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b22:	f000 f91a 	bl	8007d5a <__retarget_lock_acquire_recursive>
 8007b26:	4628      	mov	r0, r5
 8007b28:	4621      	mov	r1, r4
 8007b2a:	f7ff ff59 	bl	80079e0 <__sflush_r>
 8007b2e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007b30:	07da      	lsls	r2, r3, #31
 8007b32:	4605      	mov	r5, r0
 8007b34:	d4e0      	bmi.n	8007af8 <_fflush_r+0xc>
 8007b36:	89a3      	ldrh	r3, [r4, #12]
 8007b38:	059b      	lsls	r3, r3, #22
 8007b3a:	d4dd      	bmi.n	8007af8 <_fflush_r+0xc>
 8007b3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007b3e:	f000 f90d 	bl	8007d5c <__retarget_lock_release_recursive>
 8007b42:	e7d9      	b.n	8007af8 <_fflush_r+0xc>
 8007b44:	4b05      	ldr	r3, [pc, #20]	; (8007b5c <_fflush_r+0x70>)
 8007b46:	429c      	cmp	r4, r3
 8007b48:	d101      	bne.n	8007b4e <_fflush_r+0x62>
 8007b4a:	68ac      	ldr	r4, [r5, #8]
 8007b4c:	e7df      	b.n	8007b0e <_fflush_r+0x22>
 8007b4e:	4b04      	ldr	r3, [pc, #16]	; (8007b60 <_fflush_r+0x74>)
 8007b50:	429c      	cmp	r4, r3
 8007b52:	bf08      	it	eq
 8007b54:	68ec      	ldreq	r4, [r5, #12]
 8007b56:	e7da      	b.n	8007b0e <_fflush_r+0x22>
 8007b58:	08008f10 	.word	0x08008f10
 8007b5c:	08008f30 	.word	0x08008f30
 8007b60:	08008ef0 	.word	0x08008ef0

08007b64 <std>:
 8007b64:	2300      	movs	r3, #0
 8007b66:	b510      	push	{r4, lr}
 8007b68:	4604      	mov	r4, r0
 8007b6a:	e9c0 3300 	strd	r3, r3, [r0]
 8007b6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b72:	6083      	str	r3, [r0, #8]
 8007b74:	8181      	strh	r1, [r0, #12]
 8007b76:	6643      	str	r3, [r0, #100]	; 0x64
 8007b78:	81c2      	strh	r2, [r0, #14]
 8007b7a:	6183      	str	r3, [r0, #24]
 8007b7c:	4619      	mov	r1, r3
 8007b7e:	2208      	movs	r2, #8
 8007b80:	305c      	adds	r0, #92	; 0x5c
 8007b82:	f7fe fa25 	bl	8005fd0 <memset>
 8007b86:	4b05      	ldr	r3, [pc, #20]	; (8007b9c <std+0x38>)
 8007b88:	6263      	str	r3, [r4, #36]	; 0x24
 8007b8a:	4b05      	ldr	r3, [pc, #20]	; (8007ba0 <std+0x3c>)
 8007b8c:	62a3      	str	r3, [r4, #40]	; 0x28
 8007b8e:	4b05      	ldr	r3, [pc, #20]	; (8007ba4 <std+0x40>)
 8007b90:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007b92:	4b05      	ldr	r3, [pc, #20]	; (8007ba8 <std+0x44>)
 8007b94:	6224      	str	r4, [r4, #32]
 8007b96:	6323      	str	r3, [r4, #48]	; 0x30
 8007b98:	bd10      	pop	{r4, pc}
 8007b9a:	bf00      	nop
 8007b9c:	080088b9 	.word	0x080088b9
 8007ba0:	080088db 	.word	0x080088db
 8007ba4:	08008913 	.word	0x08008913
 8007ba8:	08008937 	.word	0x08008937

08007bac <_cleanup_r>:
 8007bac:	4901      	ldr	r1, [pc, #4]	; (8007bb4 <_cleanup_r+0x8>)
 8007bae:	f000 b8af 	b.w	8007d10 <_fwalk_reent>
 8007bb2:	bf00      	nop
 8007bb4:	08007aed 	.word	0x08007aed

08007bb8 <__sfmoreglue>:
 8007bb8:	b570      	push	{r4, r5, r6, lr}
 8007bba:	1e4a      	subs	r2, r1, #1
 8007bbc:	2568      	movs	r5, #104	; 0x68
 8007bbe:	4355      	muls	r5, r2
 8007bc0:	460e      	mov	r6, r1
 8007bc2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007bc6:	f7fe fa5b 	bl	8006080 <_malloc_r>
 8007bca:	4604      	mov	r4, r0
 8007bcc:	b140      	cbz	r0, 8007be0 <__sfmoreglue+0x28>
 8007bce:	2100      	movs	r1, #0
 8007bd0:	e9c0 1600 	strd	r1, r6, [r0]
 8007bd4:	300c      	adds	r0, #12
 8007bd6:	60a0      	str	r0, [r4, #8]
 8007bd8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8007bdc:	f7fe f9f8 	bl	8005fd0 <memset>
 8007be0:	4620      	mov	r0, r4
 8007be2:	bd70      	pop	{r4, r5, r6, pc}

08007be4 <__sfp_lock_acquire>:
 8007be4:	4801      	ldr	r0, [pc, #4]	; (8007bec <__sfp_lock_acquire+0x8>)
 8007be6:	f000 b8b8 	b.w	8007d5a <__retarget_lock_acquire_recursive>
 8007bea:	bf00      	nop
 8007bec:	20000340 	.word	0x20000340

08007bf0 <__sfp_lock_release>:
 8007bf0:	4801      	ldr	r0, [pc, #4]	; (8007bf8 <__sfp_lock_release+0x8>)
 8007bf2:	f000 b8b3 	b.w	8007d5c <__retarget_lock_release_recursive>
 8007bf6:	bf00      	nop
 8007bf8:	20000340 	.word	0x20000340

08007bfc <__sinit_lock_acquire>:
 8007bfc:	4801      	ldr	r0, [pc, #4]	; (8007c04 <__sinit_lock_acquire+0x8>)
 8007bfe:	f000 b8ac 	b.w	8007d5a <__retarget_lock_acquire_recursive>
 8007c02:	bf00      	nop
 8007c04:	2000033b 	.word	0x2000033b

08007c08 <__sinit_lock_release>:
 8007c08:	4801      	ldr	r0, [pc, #4]	; (8007c10 <__sinit_lock_release+0x8>)
 8007c0a:	f000 b8a7 	b.w	8007d5c <__retarget_lock_release_recursive>
 8007c0e:	bf00      	nop
 8007c10:	2000033b 	.word	0x2000033b

08007c14 <__sinit>:
 8007c14:	b510      	push	{r4, lr}
 8007c16:	4604      	mov	r4, r0
 8007c18:	f7ff fff0 	bl	8007bfc <__sinit_lock_acquire>
 8007c1c:	69a3      	ldr	r3, [r4, #24]
 8007c1e:	b11b      	cbz	r3, 8007c28 <__sinit+0x14>
 8007c20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c24:	f7ff bff0 	b.w	8007c08 <__sinit_lock_release>
 8007c28:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8007c2c:	6523      	str	r3, [r4, #80]	; 0x50
 8007c2e:	4b13      	ldr	r3, [pc, #76]	; (8007c7c <__sinit+0x68>)
 8007c30:	4a13      	ldr	r2, [pc, #76]	; (8007c80 <__sinit+0x6c>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	62a2      	str	r2, [r4, #40]	; 0x28
 8007c36:	42a3      	cmp	r3, r4
 8007c38:	bf04      	itt	eq
 8007c3a:	2301      	moveq	r3, #1
 8007c3c:	61a3      	streq	r3, [r4, #24]
 8007c3e:	4620      	mov	r0, r4
 8007c40:	f000 f820 	bl	8007c84 <__sfp>
 8007c44:	6060      	str	r0, [r4, #4]
 8007c46:	4620      	mov	r0, r4
 8007c48:	f000 f81c 	bl	8007c84 <__sfp>
 8007c4c:	60a0      	str	r0, [r4, #8]
 8007c4e:	4620      	mov	r0, r4
 8007c50:	f000 f818 	bl	8007c84 <__sfp>
 8007c54:	2200      	movs	r2, #0
 8007c56:	60e0      	str	r0, [r4, #12]
 8007c58:	2104      	movs	r1, #4
 8007c5a:	6860      	ldr	r0, [r4, #4]
 8007c5c:	f7ff ff82 	bl	8007b64 <std>
 8007c60:	68a0      	ldr	r0, [r4, #8]
 8007c62:	2201      	movs	r2, #1
 8007c64:	2109      	movs	r1, #9
 8007c66:	f7ff ff7d 	bl	8007b64 <std>
 8007c6a:	68e0      	ldr	r0, [r4, #12]
 8007c6c:	2202      	movs	r2, #2
 8007c6e:	2112      	movs	r1, #18
 8007c70:	f7ff ff78 	bl	8007b64 <std>
 8007c74:	2301      	movs	r3, #1
 8007c76:	61a3      	str	r3, [r4, #24]
 8007c78:	e7d2      	b.n	8007c20 <__sinit+0xc>
 8007c7a:	bf00      	nop
 8007c7c:	08008e24 	.word	0x08008e24
 8007c80:	08007bad 	.word	0x08007bad

08007c84 <__sfp>:
 8007c84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c86:	4607      	mov	r7, r0
 8007c88:	f7ff ffac 	bl	8007be4 <__sfp_lock_acquire>
 8007c8c:	4b1e      	ldr	r3, [pc, #120]	; (8007d08 <__sfp+0x84>)
 8007c8e:	681e      	ldr	r6, [r3, #0]
 8007c90:	69b3      	ldr	r3, [r6, #24]
 8007c92:	b913      	cbnz	r3, 8007c9a <__sfp+0x16>
 8007c94:	4630      	mov	r0, r6
 8007c96:	f7ff ffbd 	bl	8007c14 <__sinit>
 8007c9a:	3648      	adds	r6, #72	; 0x48
 8007c9c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007ca0:	3b01      	subs	r3, #1
 8007ca2:	d503      	bpl.n	8007cac <__sfp+0x28>
 8007ca4:	6833      	ldr	r3, [r6, #0]
 8007ca6:	b30b      	cbz	r3, 8007cec <__sfp+0x68>
 8007ca8:	6836      	ldr	r6, [r6, #0]
 8007caa:	e7f7      	b.n	8007c9c <__sfp+0x18>
 8007cac:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007cb0:	b9d5      	cbnz	r5, 8007ce8 <__sfp+0x64>
 8007cb2:	4b16      	ldr	r3, [pc, #88]	; (8007d0c <__sfp+0x88>)
 8007cb4:	60e3      	str	r3, [r4, #12]
 8007cb6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007cba:	6665      	str	r5, [r4, #100]	; 0x64
 8007cbc:	f000 f84c 	bl	8007d58 <__retarget_lock_init_recursive>
 8007cc0:	f7ff ff96 	bl	8007bf0 <__sfp_lock_release>
 8007cc4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007cc8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8007ccc:	6025      	str	r5, [r4, #0]
 8007cce:	61a5      	str	r5, [r4, #24]
 8007cd0:	2208      	movs	r2, #8
 8007cd2:	4629      	mov	r1, r5
 8007cd4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007cd8:	f7fe f97a 	bl	8005fd0 <memset>
 8007cdc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007ce0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007ce4:	4620      	mov	r0, r4
 8007ce6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ce8:	3468      	adds	r4, #104	; 0x68
 8007cea:	e7d9      	b.n	8007ca0 <__sfp+0x1c>
 8007cec:	2104      	movs	r1, #4
 8007cee:	4638      	mov	r0, r7
 8007cf0:	f7ff ff62 	bl	8007bb8 <__sfmoreglue>
 8007cf4:	4604      	mov	r4, r0
 8007cf6:	6030      	str	r0, [r6, #0]
 8007cf8:	2800      	cmp	r0, #0
 8007cfa:	d1d5      	bne.n	8007ca8 <__sfp+0x24>
 8007cfc:	f7ff ff78 	bl	8007bf0 <__sfp_lock_release>
 8007d00:	230c      	movs	r3, #12
 8007d02:	603b      	str	r3, [r7, #0]
 8007d04:	e7ee      	b.n	8007ce4 <__sfp+0x60>
 8007d06:	bf00      	nop
 8007d08:	08008e24 	.word	0x08008e24
 8007d0c:	ffff0001 	.word	0xffff0001

08007d10 <_fwalk_reent>:
 8007d10:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007d14:	4606      	mov	r6, r0
 8007d16:	4688      	mov	r8, r1
 8007d18:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8007d1c:	2700      	movs	r7, #0
 8007d1e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007d22:	f1b9 0901 	subs.w	r9, r9, #1
 8007d26:	d505      	bpl.n	8007d34 <_fwalk_reent+0x24>
 8007d28:	6824      	ldr	r4, [r4, #0]
 8007d2a:	2c00      	cmp	r4, #0
 8007d2c:	d1f7      	bne.n	8007d1e <_fwalk_reent+0xe>
 8007d2e:	4638      	mov	r0, r7
 8007d30:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d34:	89ab      	ldrh	r3, [r5, #12]
 8007d36:	2b01      	cmp	r3, #1
 8007d38:	d907      	bls.n	8007d4a <_fwalk_reent+0x3a>
 8007d3a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007d3e:	3301      	adds	r3, #1
 8007d40:	d003      	beq.n	8007d4a <_fwalk_reent+0x3a>
 8007d42:	4629      	mov	r1, r5
 8007d44:	4630      	mov	r0, r6
 8007d46:	47c0      	blx	r8
 8007d48:	4307      	orrs	r7, r0
 8007d4a:	3568      	adds	r5, #104	; 0x68
 8007d4c:	e7e9      	b.n	8007d22 <_fwalk_reent+0x12>
	...

08007d50 <_localeconv_r>:
 8007d50:	4800      	ldr	r0, [pc, #0]	; (8007d54 <_localeconv_r+0x4>)
 8007d52:	4770      	bx	lr
 8007d54:	20000160 	.word	0x20000160

08007d58 <__retarget_lock_init_recursive>:
 8007d58:	4770      	bx	lr

08007d5a <__retarget_lock_acquire_recursive>:
 8007d5a:	4770      	bx	lr

08007d5c <__retarget_lock_release_recursive>:
 8007d5c:	4770      	bx	lr

08007d5e <__swhatbuf_r>:
 8007d5e:	b570      	push	{r4, r5, r6, lr}
 8007d60:	460e      	mov	r6, r1
 8007d62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007d66:	2900      	cmp	r1, #0
 8007d68:	b096      	sub	sp, #88	; 0x58
 8007d6a:	4614      	mov	r4, r2
 8007d6c:	461d      	mov	r5, r3
 8007d6e:	da07      	bge.n	8007d80 <__swhatbuf_r+0x22>
 8007d70:	2300      	movs	r3, #0
 8007d72:	602b      	str	r3, [r5, #0]
 8007d74:	89b3      	ldrh	r3, [r6, #12]
 8007d76:	061a      	lsls	r2, r3, #24
 8007d78:	d410      	bmi.n	8007d9c <__swhatbuf_r+0x3e>
 8007d7a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d7e:	e00e      	b.n	8007d9e <__swhatbuf_r+0x40>
 8007d80:	466a      	mov	r2, sp
 8007d82:	f000 fe2f 	bl	80089e4 <_fstat_r>
 8007d86:	2800      	cmp	r0, #0
 8007d88:	dbf2      	blt.n	8007d70 <__swhatbuf_r+0x12>
 8007d8a:	9a01      	ldr	r2, [sp, #4]
 8007d8c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007d90:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007d94:	425a      	negs	r2, r3
 8007d96:	415a      	adcs	r2, r3
 8007d98:	602a      	str	r2, [r5, #0]
 8007d9a:	e7ee      	b.n	8007d7a <__swhatbuf_r+0x1c>
 8007d9c:	2340      	movs	r3, #64	; 0x40
 8007d9e:	2000      	movs	r0, #0
 8007da0:	6023      	str	r3, [r4, #0]
 8007da2:	b016      	add	sp, #88	; 0x58
 8007da4:	bd70      	pop	{r4, r5, r6, pc}
	...

08007da8 <__smakebuf_r>:
 8007da8:	898b      	ldrh	r3, [r1, #12]
 8007daa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007dac:	079d      	lsls	r5, r3, #30
 8007dae:	4606      	mov	r6, r0
 8007db0:	460c      	mov	r4, r1
 8007db2:	d507      	bpl.n	8007dc4 <__smakebuf_r+0x1c>
 8007db4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007db8:	6023      	str	r3, [r4, #0]
 8007dba:	6123      	str	r3, [r4, #16]
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	6163      	str	r3, [r4, #20]
 8007dc0:	b002      	add	sp, #8
 8007dc2:	bd70      	pop	{r4, r5, r6, pc}
 8007dc4:	ab01      	add	r3, sp, #4
 8007dc6:	466a      	mov	r2, sp
 8007dc8:	f7ff ffc9 	bl	8007d5e <__swhatbuf_r>
 8007dcc:	9900      	ldr	r1, [sp, #0]
 8007dce:	4605      	mov	r5, r0
 8007dd0:	4630      	mov	r0, r6
 8007dd2:	f7fe f955 	bl	8006080 <_malloc_r>
 8007dd6:	b948      	cbnz	r0, 8007dec <__smakebuf_r+0x44>
 8007dd8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ddc:	059a      	lsls	r2, r3, #22
 8007dde:	d4ef      	bmi.n	8007dc0 <__smakebuf_r+0x18>
 8007de0:	f023 0303 	bic.w	r3, r3, #3
 8007de4:	f043 0302 	orr.w	r3, r3, #2
 8007de8:	81a3      	strh	r3, [r4, #12]
 8007dea:	e7e3      	b.n	8007db4 <__smakebuf_r+0xc>
 8007dec:	4b0d      	ldr	r3, [pc, #52]	; (8007e24 <__smakebuf_r+0x7c>)
 8007dee:	62b3      	str	r3, [r6, #40]	; 0x28
 8007df0:	89a3      	ldrh	r3, [r4, #12]
 8007df2:	6020      	str	r0, [r4, #0]
 8007df4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007df8:	81a3      	strh	r3, [r4, #12]
 8007dfa:	9b00      	ldr	r3, [sp, #0]
 8007dfc:	6163      	str	r3, [r4, #20]
 8007dfe:	9b01      	ldr	r3, [sp, #4]
 8007e00:	6120      	str	r0, [r4, #16]
 8007e02:	b15b      	cbz	r3, 8007e1c <__smakebuf_r+0x74>
 8007e04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007e08:	4630      	mov	r0, r6
 8007e0a:	f000 fdfd 	bl	8008a08 <_isatty_r>
 8007e0e:	b128      	cbz	r0, 8007e1c <__smakebuf_r+0x74>
 8007e10:	89a3      	ldrh	r3, [r4, #12]
 8007e12:	f023 0303 	bic.w	r3, r3, #3
 8007e16:	f043 0301 	orr.w	r3, r3, #1
 8007e1a:	81a3      	strh	r3, [r4, #12]
 8007e1c:	89a0      	ldrh	r0, [r4, #12]
 8007e1e:	4305      	orrs	r5, r0
 8007e20:	81a5      	strh	r5, [r4, #12]
 8007e22:	e7cd      	b.n	8007dc0 <__smakebuf_r+0x18>
 8007e24:	08007bad 	.word	0x08007bad

08007e28 <memcpy>:
 8007e28:	440a      	add	r2, r1
 8007e2a:	4291      	cmp	r1, r2
 8007e2c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8007e30:	d100      	bne.n	8007e34 <memcpy+0xc>
 8007e32:	4770      	bx	lr
 8007e34:	b510      	push	{r4, lr}
 8007e36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007e3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007e3e:	4291      	cmp	r1, r2
 8007e40:	d1f9      	bne.n	8007e36 <memcpy+0xe>
 8007e42:	bd10      	pop	{r4, pc}

08007e44 <__malloc_lock>:
 8007e44:	4801      	ldr	r0, [pc, #4]	; (8007e4c <__malloc_lock+0x8>)
 8007e46:	f7ff bf88 	b.w	8007d5a <__retarget_lock_acquire_recursive>
 8007e4a:	bf00      	nop
 8007e4c:	2000033c 	.word	0x2000033c

08007e50 <__malloc_unlock>:
 8007e50:	4801      	ldr	r0, [pc, #4]	; (8007e58 <__malloc_unlock+0x8>)
 8007e52:	f7ff bf83 	b.w	8007d5c <__retarget_lock_release_recursive>
 8007e56:	bf00      	nop
 8007e58:	2000033c 	.word	0x2000033c

08007e5c <_Balloc>:
 8007e5c:	b570      	push	{r4, r5, r6, lr}
 8007e5e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007e60:	4604      	mov	r4, r0
 8007e62:	460d      	mov	r5, r1
 8007e64:	b976      	cbnz	r6, 8007e84 <_Balloc+0x28>
 8007e66:	2010      	movs	r0, #16
 8007e68:	f7fe f8aa 	bl	8005fc0 <malloc>
 8007e6c:	4602      	mov	r2, r0
 8007e6e:	6260      	str	r0, [r4, #36]	; 0x24
 8007e70:	b920      	cbnz	r0, 8007e7c <_Balloc+0x20>
 8007e72:	4b18      	ldr	r3, [pc, #96]	; (8007ed4 <_Balloc+0x78>)
 8007e74:	4818      	ldr	r0, [pc, #96]	; (8007ed8 <_Balloc+0x7c>)
 8007e76:	2166      	movs	r1, #102	; 0x66
 8007e78:	f000 fd74 	bl	8008964 <__assert_func>
 8007e7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e80:	6006      	str	r6, [r0, #0]
 8007e82:	60c6      	str	r6, [r0, #12]
 8007e84:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007e86:	68f3      	ldr	r3, [r6, #12]
 8007e88:	b183      	cbz	r3, 8007eac <_Balloc+0x50>
 8007e8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e8c:	68db      	ldr	r3, [r3, #12]
 8007e8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e92:	b9b8      	cbnz	r0, 8007ec4 <_Balloc+0x68>
 8007e94:	2101      	movs	r1, #1
 8007e96:	fa01 f605 	lsl.w	r6, r1, r5
 8007e9a:	1d72      	adds	r2, r6, #5
 8007e9c:	0092      	lsls	r2, r2, #2
 8007e9e:	4620      	mov	r0, r4
 8007ea0:	f000 fb5a 	bl	8008558 <_calloc_r>
 8007ea4:	b160      	cbz	r0, 8007ec0 <_Balloc+0x64>
 8007ea6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007eaa:	e00e      	b.n	8007eca <_Balloc+0x6e>
 8007eac:	2221      	movs	r2, #33	; 0x21
 8007eae:	2104      	movs	r1, #4
 8007eb0:	4620      	mov	r0, r4
 8007eb2:	f000 fb51 	bl	8008558 <_calloc_r>
 8007eb6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007eb8:	60f0      	str	r0, [r6, #12]
 8007eba:	68db      	ldr	r3, [r3, #12]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d1e4      	bne.n	8007e8a <_Balloc+0x2e>
 8007ec0:	2000      	movs	r0, #0
 8007ec2:	bd70      	pop	{r4, r5, r6, pc}
 8007ec4:	6802      	ldr	r2, [r0, #0]
 8007ec6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007eca:	2300      	movs	r3, #0
 8007ecc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007ed0:	e7f7      	b.n	8007ec2 <_Balloc+0x66>
 8007ed2:	bf00      	nop
 8007ed4:	08008e69 	.word	0x08008e69
 8007ed8:	08008f50 	.word	0x08008f50

08007edc <_Bfree>:
 8007edc:	b570      	push	{r4, r5, r6, lr}
 8007ede:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007ee0:	4605      	mov	r5, r0
 8007ee2:	460c      	mov	r4, r1
 8007ee4:	b976      	cbnz	r6, 8007f04 <_Bfree+0x28>
 8007ee6:	2010      	movs	r0, #16
 8007ee8:	f7fe f86a 	bl	8005fc0 <malloc>
 8007eec:	4602      	mov	r2, r0
 8007eee:	6268      	str	r0, [r5, #36]	; 0x24
 8007ef0:	b920      	cbnz	r0, 8007efc <_Bfree+0x20>
 8007ef2:	4b09      	ldr	r3, [pc, #36]	; (8007f18 <_Bfree+0x3c>)
 8007ef4:	4809      	ldr	r0, [pc, #36]	; (8007f1c <_Bfree+0x40>)
 8007ef6:	218a      	movs	r1, #138	; 0x8a
 8007ef8:	f000 fd34 	bl	8008964 <__assert_func>
 8007efc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007f00:	6006      	str	r6, [r0, #0]
 8007f02:	60c6      	str	r6, [r0, #12]
 8007f04:	b13c      	cbz	r4, 8007f16 <_Bfree+0x3a>
 8007f06:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007f08:	6862      	ldr	r2, [r4, #4]
 8007f0a:	68db      	ldr	r3, [r3, #12]
 8007f0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007f10:	6021      	str	r1, [r4, #0]
 8007f12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007f16:	bd70      	pop	{r4, r5, r6, pc}
 8007f18:	08008e69 	.word	0x08008e69
 8007f1c:	08008f50 	.word	0x08008f50

08007f20 <__multadd>:
 8007f20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f24:	690e      	ldr	r6, [r1, #16]
 8007f26:	4607      	mov	r7, r0
 8007f28:	4698      	mov	r8, r3
 8007f2a:	460c      	mov	r4, r1
 8007f2c:	f101 0014 	add.w	r0, r1, #20
 8007f30:	2300      	movs	r3, #0
 8007f32:	6805      	ldr	r5, [r0, #0]
 8007f34:	b2a9      	uxth	r1, r5
 8007f36:	fb02 8101 	mla	r1, r2, r1, r8
 8007f3a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007f3e:	0c2d      	lsrs	r5, r5, #16
 8007f40:	fb02 c505 	mla	r5, r2, r5, ip
 8007f44:	b289      	uxth	r1, r1
 8007f46:	3301      	adds	r3, #1
 8007f48:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007f4c:	429e      	cmp	r6, r3
 8007f4e:	f840 1b04 	str.w	r1, [r0], #4
 8007f52:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007f56:	dcec      	bgt.n	8007f32 <__multadd+0x12>
 8007f58:	f1b8 0f00 	cmp.w	r8, #0
 8007f5c:	d022      	beq.n	8007fa4 <__multadd+0x84>
 8007f5e:	68a3      	ldr	r3, [r4, #8]
 8007f60:	42b3      	cmp	r3, r6
 8007f62:	dc19      	bgt.n	8007f98 <__multadd+0x78>
 8007f64:	6861      	ldr	r1, [r4, #4]
 8007f66:	4638      	mov	r0, r7
 8007f68:	3101      	adds	r1, #1
 8007f6a:	f7ff ff77 	bl	8007e5c <_Balloc>
 8007f6e:	4605      	mov	r5, r0
 8007f70:	b928      	cbnz	r0, 8007f7e <__multadd+0x5e>
 8007f72:	4602      	mov	r2, r0
 8007f74:	4b0d      	ldr	r3, [pc, #52]	; (8007fac <__multadd+0x8c>)
 8007f76:	480e      	ldr	r0, [pc, #56]	; (8007fb0 <__multadd+0x90>)
 8007f78:	21b5      	movs	r1, #181	; 0xb5
 8007f7a:	f000 fcf3 	bl	8008964 <__assert_func>
 8007f7e:	6922      	ldr	r2, [r4, #16]
 8007f80:	3202      	adds	r2, #2
 8007f82:	f104 010c 	add.w	r1, r4, #12
 8007f86:	0092      	lsls	r2, r2, #2
 8007f88:	300c      	adds	r0, #12
 8007f8a:	f7ff ff4d 	bl	8007e28 <memcpy>
 8007f8e:	4621      	mov	r1, r4
 8007f90:	4638      	mov	r0, r7
 8007f92:	f7ff ffa3 	bl	8007edc <_Bfree>
 8007f96:	462c      	mov	r4, r5
 8007f98:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007f9c:	3601      	adds	r6, #1
 8007f9e:	f8c3 8014 	str.w	r8, [r3, #20]
 8007fa2:	6126      	str	r6, [r4, #16]
 8007fa4:	4620      	mov	r0, r4
 8007fa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007faa:	bf00      	nop
 8007fac:	08008edf 	.word	0x08008edf
 8007fb0:	08008f50 	.word	0x08008f50

08007fb4 <__hi0bits>:
 8007fb4:	0c03      	lsrs	r3, r0, #16
 8007fb6:	041b      	lsls	r3, r3, #16
 8007fb8:	b9d3      	cbnz	r3, 8007ff0 <__hi0bits+0x3c>
 8007fba:	0400      	lsls	r0, r0, #16
 8007fbc:	2310      	movs	r3, #16
 8007fbe:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007fc2:	bf04      	itt	eq
 8007fc4:	0200      	lsleq	r0, r0, #8
 8007fc6:	3308      	addeq	r3, #8
 8007fc8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007fcc:	bf04      	itt	eq
 8007fce:	0100      	lsleq	r0, r0, #4
 8007fd0:	3304      	addeq	r3, #4
 8007fd2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007fd6:	bf04      	itt	eq
 8007fd8:	0080      	lsleq	r0, r0, #2
 8007fda:	3302      	addeq	r3, #2
 8007fdc:	2800      	cmp	r0, #0
 8007fde:	db05      	blt.n	8007fec <__hi0bits+0x38>
 8007fe0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007fe4:	f103 0301 	add.w	r3, r3, #1
 8007fe8:	bf08      	it	eq
 8007fea:	2320      	moveq	r3, #32
 8007fec:	4618      	mov	r0, r3
 8007fee:	4770      	bx	lr
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	e7e4      	b.n	8007fbe <__hi0bits+0xa>

08007ff4 <__lo0bits>:
 8007ff4:	6803      	ldr	r3, [r0, #0]
 8007ff6:	f013 0207 	ands.w	r2, r3, #7
 8007ffa:	4601      	mov	r1, r0
 8007ffc:	d00b      	beq.n	8008016 <__lo0bits+0x22>
 8007ffe:	07da      	lsls	r2, r3, #31
 8008000:	d424      	bmi.n	800804c <__lo0bits+0x58>
 8008002:	0798      	lsls	r0, r3, #30
 8008004:	bf49      	itett	mi
 8008006:	085b      	lsrmi	r3, r3, #1
 8008008:	089b      	lsrpl	r3, r3, #2
 800800a:	2001      	movmi	r0, #1
 800800c:	600b      	strmi	r3, [r1, #0]
 800800e:	bf5c      	itt	pl
 8008010:	600b      	strpl	r3, [r1, #0]
 8008012:	2002      	movpl	r0, #2
 8008014:	4770      	bx	lr
 8008016:	b298      	uxth	r0, r3
 8008018:	b9b0      	cbnz	r0, 8008048 <__lo0bits+0x54>
 800801a:	0c1b      	lsrs	r3, r3, #16
 800801c:	2010      	movs	r0, #16
 800801e:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008022:	bf04      	itt	eq
 8008024:	0a1b      	lsreq	r3, r3, #8
 8008026:	3008      	addeq	r0, #8
 8008028:	071a      	lsls	r2, r3, #28
 800802a:	bf04      	itt	eq
 800802c:	091b      	lsreq	r3, r3, #4
 800802e:	3004      	addeq	r0, #4
 8008030:	079a      	lsls	r2, r3, #30
 8008032:	bf04      	itt	eq
 8008034:	089b      	lsreq	r3, r3, #2
 8008036:	3002      	addeq	r0, #2
 8008038:	07da      	lsls	r2, r3, #31
 800803a:	d403      	bmi.n	8008044 <__lo0bits+0x50>
 800803c:	085b      	lsrs	r3, r3, #1
 800803e:	f100 0001 	add.w	r0, r0, #1
 8008042:	d005      	beq.n	8008050 <__lo0bits+0x5c>
 8008044:	600b      	str	r3, [r1, #0]
 8008046:	4770      	bx	lr
 8008048:	4610      	mov	r0, r2
 800804a:	e7e8      	b.n	800801e <__lo0bits+0x2a>
 800804c:	2000      	movs	r0, #0
 800804e:	4770      	bx	lr
 8008050:	2020      	movs	r0, #32
 8008052:	4770      	bx	lr

08008054 <__i2b>:
 8008054:	b510      	push	{r4, lr}
 8008056:	460c      	mov	r4, r1
 8008058:	2101      	movs	r1, #1
 800805a:	f7ff feff 	bl	8007e5c <_Balloc>
 800805e:	4602      	mov	r2, r0
 8008060:	b928      	cbnz	r0, 800806e <__i2b+0x1a>
 8008062:	4b05      	ldr	r3, [pc, #20]	; (8008078 <__i2b+0x24>)
 8008064:	4805      	ldr	r0, [pc, #20]	; (800807c <__i2b+0x28>)
 8008066:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800806a:	f000 fc7b 	bl	8008964 <__assert_func>
 800806e:	2301      	movs	r3, #1
 8008070:	6144      	str	r4, [r0, #20]
 8008072:	6103      	str	r3, [r0, #16]
 8008074:	bd10      	pop	{r4, pc}
 8008076:	bf00      	nop
 8008078:	08008edf 	.word	0x08008edf
 800807c:	08008f50 	.word	0x08008f50

08008080 <__multiply>:
 8008080:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008084:	4614      	mov	r4, r2
 8008086:	690a      	ldr	r2, [r1, #16]
 8008088:	6923      	ldr	r3, [r4, #16]
 800808a:	429a      	cmp	r2, r3
 800808c:	bfb8      	it	lt
 800808e:	460b      	movlt	r3, r1
 8008090:	460d      	mov	r5, r1
 8008092:	bfbc      	itt	lt
 8008094:	4625      	movlt	r5, r4
 8008096:	461c      	movlt	r4, r3
 8008098:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800809c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80080a0:	68ab      	ldr	r3, [r5, #8]
 80080a2:	6869      	ldr	r1, [r5, #4]
 80080a4:	eb0a 0709 	add.w	r7, sl, r9
 80080a8:	42bb      	cmp	r3, r7
 80080aa:	b085      	sub	sp, #20
 80080ac:	bfb8      	it	lt
 80080ae:	3101      	addlt	r1, #1
 80080b0:	f7ff fed4 	bl	8007e5c <_Balloc>
 80080b4:	b930      	cbnz	r0, 80080c4 <__multiply+0x44>
 80080b6:	4602      	mov	r2, r0
 80080b8:	4b42      	ldr	r3, [pc, #264]	; (80081c4 <__multiply+0x144>)
 80080ba:	4843      	ldr	r0, [pc, #268]	; (80081c8 <__multiply+0x148>)
 80080bc:	f240 115d 	movw	r1, #349	; 0x15d
 80080c0:	f000 fc50 	bl	8008964 <__assert_func>
 80080c4:	f100 0614 	add.w	r6, r0, #20
 80080c8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80080cc:	4633      	mov	r3, r6
 80080ce:	2200      	movs	r2, #0
 80080d0:	4543      	cmp	r3, r8
 80080d2:	d31e      	bcc.n	8008112 <__multiply+0x92>
 80080d4:	f105 0c14 	add.w	ip, r5, #20
 80080d8:	f104 0314 	add.w	r3, r4, #20
 80080dc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80080e0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80080e4:	9202      	str	r2, [sp, #8]
 80080e6:	ebac 0205 	sub.w	r2, ip, r5
 80080ea:	3a15      	subs	r2, #21
 80080ec:	f022 0203 	bic.w	r2, r2, #3
 80080f0:	3204      	adds	r2, #4
 80080f2:	f105 0115 	add.w	r1, r5, #21
 80080f6:	458c      	cmp	ip, r1
 80080f8:	bf38      	it	cc
 80080fa:	2204      	movcc	r2, #4
 80080fc:	9201      	str	r2, [sp, #4]
 80080fe:	9a02      	ldr	r2, [sp, #8]
 8008100:	9303      	str	r3, [sp, #12]
 8008102:	429a      	cmp	r2, r3
 8008104:	d808      	bhi.n	8008118 <__multiply+0x98>
 8008106:	2f00      	cmp	r7, #0
 8008108:	dc55      	bgt.n	80081b6 <__multiply+0x136>
 800810a:	6107      	str	r7, [r0, #16]
 800810c:	b005      	add	sp, #20
 800810e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008112:	f843 2b04 	str.w	r2, [r3], #4
 8008116:	e7db      	b.n	80080d0 <__multiply+0x50>
 8008118:	f8b3 a000 	ldrh.w	sl, [r3]
 800811c:	f1ba 0f00 	cmp.w	sl, #0
 8008120:	d020      	beq.n	8008164 <__multiply+0xe4>
 8008122:	f105 0e14 	add.w	lr, r5, #20
 8008126:	46b1      	mov	r9, r6
 8008128:	2200      	movs	r2, #0
 800812a:	f85e 4b04 	ldr.w	r4, [lr], #4
 800812e:	f8d9 b000 	ldr.w	fp, [r9]
 8008132:	b2a1      	uxth	r1, r4
 8008134:	fa1f fb8b 	uxth.w	fp, fp
 8008138:	fb0a b101 	mla	r1, sl, r1, fp
 800813c:	4411      	add	r1, r2
 800813e:	f8d9 2000 	ldr.w	r2, [r9]
 8008142:	0c24      	lsrs	r4, r4, #16
 8008144:	0c12      	lsrs	r2, r2, #16
 8008146:	fb0a 2404 	mla	r4, sl, r4, r2
 800814a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800814e:	b289      	uxth	r1, r1
 8008150:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008154:	45f4      	cmp	ip, lr
 8008156:	f849 1b04 	str.w	r1, [r9], #4
 800815a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800815e:	d8e4      	bhi.n	800812a <__multiply+0xaa>
 8008160:	9901      	ldr	r1, [sp, #4]
 8008162:	5072      	str	r2, [r6, r1]
 8008164:	9a03      	ldr	r2, [sp, #12]
 8008166:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800816a:	3304      	adds	r3, #4
 800816c:	f1b9 0f00 	cmp.w	r9, #0
 8008170:	d01f      	beq.n	80081b2 <__multiply+0x132>
 8008172:	6834      	ldr	r4, [r6, #0]
 8008174:	f105 0114 	add.w	r1, r5, #20
 8008178:	46b6      	mov	lr, r6
 800817a:	f04f 0a00 	mov.w	sl, #0
 800817e:	880a      	ldrh	r2, [r1, #0]
 8008180:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008184:	fb09 b202 	mla	r2, r9, r2, fp
 8008188:	4492      	add	sl, r2
 800818a:	b2a4      	uxth	r4, r4
 800818c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008190:	f84e 4b04 	str.w	r4, [lr], #4
 8008194:	f851 4b04 	ldr.w	r4, [r1], #4
 8008198:	f8be 2000 	ldrh.w	r2, [lr]
 800819c:	0c24      	lsrs	r4, r4, #16
 800819e:	fb09 2404 	mla	r4, r9, r4, r2
 80081a2:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 80081a6:	458c      	cmp	ip, r1
 80081a8:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 80081ac:	d8e7      	bhi.n	800817e <__multiply+0xfe>
 80081ae:	9a01      	ldr	r2, [sp, #4]
 80081b0:	50b4      	str	r4, [r6, r2]
 80081b2:	3604      	adds	r6, #4
 80081b4:	e7a3      	b.n	80080fe <__multiply+0x7e>
 80081b6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80081ba:	2b00      	cmp	r3, #0
 80081bc:	d1a5      	bne.n	800810a <__multiply+0x8a>
 80081be:	3f01      	subs	r7, #1
 80081c0:	e7a1      	b.n	8008106 <__multiply+0x86>
 80081c2:	bf00      	nop
 80081c4:	08008edf 	.word	0x08008edf
 80081c8:	08008f50 	.word	0x08008f50

080081cc <__pow5mult>:
 80081cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80081d0:	4615      	mov	r5, r2
 80081d2:	f012 0203 	ands.w	r2, r2, #3
 80081d6:	4606      	mov	r6, r0
 80081d8:	460f      	mov	r7, r1
 80081da:	d007      	beq.n	80081ec <__pow5mult+0x20>
 80081dc:	4c25      	ldr	r4, [pc, #148]	; (8008274 <__pow5mult+0xa8>)
 80081de:	3a01      	subs	r2, #1
 80081e0:	2300      	movs	r3, #0
 80081e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80081e6:	f7ff fe9b 	bl	8007f20 <__multadd>
 80081ea:	4607      	mov	r7, r0
 80081ec:	10ad      	asrs	r5, r5, #2
 80081ee:	d03d      	beq.n	800826c <__pow5mult+0xa0>
 80081f0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80081f2:	b97c      	cbnz	r4, 8008214 <__pow5mult+0x48>
 80081f4:	2010      	movs	r0, #16
 80081f6:	f7fd fee3 	bl	8005fc0 <malloc>
 80081fa:	4602      	mov	r2, r0
 80081fc:	6270      	str	r0, [r6, #36]	; 0x24
 80081fe:	b928      	cbnz	r0, 800820c <__pow5mult+0x40>
 8008200:	4b1d      	ldr	r3, [pc, #116]	; (8008278 <__pow5mult+0xac>)
 8008202:	481e      	ldr	r0, [pc, #120]	; (800827c <__pow5mult+0xb0>)
 8008204:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008208:	f000 fbac 	bl	8008964 <__assert_func>
 800820c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008210:	6004      	str	r4, [r0, #0]
 8008212:	60c4      	str	r4, [r0, #12]
 8008214:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008218:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800821c:	b94c      	cbnz	r4, 8008232 <__pow5mult+0x66>
 800821e:	f240 2171 	movw	r1, #625	; 0x271
 8008222:	4630      	mov	r0, r6
 8008224:	f7ff ff16 	bl	8008054 <__i2b>
 8008228:	2300      	movs	r3, #0
 800822a:	f8c8 0008 	str.w	r0, [r8, #8]
 800822e:	4604      	mov	r4, r0
 8008230:	6003      	str	r3, [r0, #0]
 8008232:	f04f 0900 	mov.w	r9, #0
 8008236:	07eb      	lsls	r3, r5, #31
 8008238:	d50a      	bpl.n	8008250 <__pow5mult+0x84>
 800823a:	4639      	mov	r1, r7
 800823c:	4622      	mov	r2, r4
 800823e:	4630      	mov	r0, r6
 8008240:	f7ff ff1e 	bl	8008080 <__multiply>
 8008244:	4639      	mov	r1, r7
 8008246:	4680      	mov	r8, r0
 8008248:	4630      	mov	r0, r6
 800824a:	f7ff fe47 	bl	8007edc <_Bfree>
 800824e:	4647      	mov	r7, r8
 8008250:	106d      	asrs	r5, r5, #1
 8008252:	d00b      	beq.n	800826c <__pow5mult+0xa0>
 8008254:	6820      	ldr	r0, [r4, #0]
 8008256:	b938      	cbnz	r0, 8008268 <__pow5mult+0x9c>
 8008258:	4622      	mov	r2, r4
 800825a:	4621      	mov	r1, r4
 800825c:	4630      	mov	r0, r6
 800825e:	f7ff ff0f 	bl	8008080 <__multiply>
 8008262:	6020      	str	r0, [r4, #0]
 8008264:	f8c0 9000 	str.w	r9, [r0]
 8008268:	4604      	mov	r4, r0
 800826a:	e7e4      	b.n	8008236 <__pow5mult+0x6a>
 800826c:	4638      	mov	r0, r7
 800826e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008272:	bf00      	nop
 8008274:	080090a0 	.word	0x080090a0
 8008278:	08008e69 	.word	0x08008e69
 800827c:	08008f50 	.word	0x08008f50

08008280 <__lshift>:
 8008280:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008284:	460c      	mov	r4, r1
 8008286:	6849      	ldr	r1, [r1, #4]
 8008288:	6923      	ldr	r3, [r4, #16]
 800828a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800828e:	68a3      	ldr	r3, [r4, #8]
 8008290:	4607      	mov	r7, r0
 8008292:	4691      	mov	r9, r2
 8008294:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008298:	f108 0601 	add.w	r6, r8, #1
 800829c:	42b3      	cmp	r3, r6
 800829e:	db0b      	blt.n	80082b8 <__lshift+0x38>
 80082a0:	4638      	mov	r0, r7
 80082a2:	f7ff fddb 	bl	8007e5c <_Balloc>
 80082a6:	4605      	mov	r5, r0
 80082a8:	b948      	cbnz	r0, 80082be <__lshift+0x3e>
 80082aa:	4602      	mov	r2, r0
 80082ac:	4b28      	ldr	r3, [pc, #160]	; (8008350 <__lshift+0xd0>)
 80082ae:	4829      	ldr	r0, [pc, #164]	; (8008354 <__lshift+0xd4>)
 80082b0:	f240 11d9 	movw	r1, #473	; 0x1d9
 80082b4:	f000 fb56 	bl	8008964 <__assert_func>
 80082b8:	3101      	adds	r1, #1
 80082ba:	005b      	lsls	r3, r3, #1
 80082bc:	e7ee      	b.n	800829c <__lshift+0x1c>
 80082be:	2300      	movs	r3, #0
 80082c0:	f100 0114 	add.w	r1, r0, #20
 80082c4:	f100 0210 	add.w	r2, r0, #16
 80082c8:	4618      	mov	r0, r3
 80082ca:	4553      	cmp	r3, sl
 80082cc:	db33      	blt.n	8008336 <__lshift+0xb6>
 80082ce:	6920      	ldr	r0, [r4, #16]
 80082d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80082d4:	f104 0314 	add.w	r3, r4, #20
 80082d8:	f019 091f 	ands.w	r9, r9, #31
 80082dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80082e0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80082e4:	d02b      	beq.n	800833e <__lshift+0xbe>
 80082e6:	f1c9 0e20 	rsb	lr, r9, #32
 80082ea:	468a      	mov	sl, r1
 80082ec:	2200      	movs	r2, #0
 80082ee:	6818      	ldr	r0, [r3, #0]
 80082f0:	fa00 f009 	lsl.w	r0, r0, r9
 80082f4:	4302      	orrs	r2, r0
 80082f6:	f84a 2b04 	str.w	r2, [sl], #4
 80082fa:	f853 2b04 	ldr.w	r2, [r3], #4
 80082fe:	459c      	cmp	ip, r3
 8008300:	fa22 f20e 	lsr.w	r2, r2, lr
 8008304:	d8f3      	bhi.n	80082ee <__lshift+0x6e>
 8008306:	ebac 0304 	sub.w	r3, ip, r4
 800830a:	3b15      	subs	r3, #21
 800830c:	f023 0303 	bic.w	r3, r3, #3
 8008310:	3304      	adds	r3, #4
 8008312:	f104 0015 	add.w	r0, r4, #21
 8008316:	4584      	cmp	ip, r0
 8008318:	bf38      	it	cc
 800831a:	2304      	movcc	r3, #4
 800831c:	50ca      	str	r2, [r1, r3]
 800831e:	b10a      	cbz	r2, 8008324 <__lshift+0xa4>
 8008320:	f108 0602 	add.w	r6, r8, #2
 8008324:	3e01      	subs	r6, #1
 8008326:	4638      	mov	r0, r7
 8008328:	612e      	str	r6, [r5, #16]
 800832a:	4621      	mov	r1, r4
 800832c:	f7ff fdd6 	bl	8007edc <_Bfree>
 8008330:	4628      	mov	r0, r5
 8008332:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008336:	f842 0f04 	str.w	r0, [r2, #4]!
 800833a:	3301      	adds	r3, #1
 800833c:	e7c5      	b.n	80082ca <__lshift+0x4a>
 800833e:	3904      	subs	r1, #4
 8008340:	f853 2b04 	ldr.w	r2, [r3], #4
 8008344:	f841 2f04 	str.w	r2, [r1, #4]!
 8008348:	459c      	cmp	ip, r3
 800834a:	d8f9      	bhi.n	8008340 <__lshift+0xc0>
 800834c:	e7ea      	b.n	8008324 <__lshift+0xa4>
 800834e:	bf00      	nop
 8008350:	08008edf 	.word	0x08008edf
 8008354:	08008f50 	.word	0x08008f50

08008358 <__mcmp>:
 8008358:	b530      	push	{r4, r5, lr}
 800835a:	6902      	ldr	r2, [r0, #16]
 800835c:	690c      	ldr	r4, [r1, #16]
 800835e:	1b12      	subs	r2, r2, r4
 8008360:	d10e      	bne.n	8008380 <__mcmp+0x28>
 8008362:	f100 0314 	add.w	r3, r0, #20
 8008366:	3114      	adds	r1, #20
 8008368:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800836c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008370:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008374:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008378:	42a5      	cmp	r5, r4
 800837a:	d003      	beq.n	8008384 <__mcmp+0x2c>
 800837c:	d305      	bcc.n	800838a <__mcmp+0x32>
 800837e:	2201      	movs	r2, #1
 8008380:	4610      	mov	r0, r2
 8008382:	bd30      	pop	{r4, r5, pc}
 8008384:	4283      	cmp	r3, r0
 8008386:	d3f3      	bcc.n	8008370 <__mcmp+0x18>
 8008388:	e7fa      	b.n	8008380 <__mcmp+0x28>
 800838a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800838e:	e7f7      	b.n	8008380 <__mcmp+0x28>

08008390 <__mdiff>:
 8008390:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008394:	460c      	mov	r4, r1
 8008396:	4606      	mov	r6, r0
 8008398:	4611      	mov	r1, r2
 800839a:	4620      	mov	r0, r4
 800839c:	4617      	mov	r7, r2
 800839e:	f7ff ffdb 	bl	8008358 <__mcmp>
 80083a2:	1e05      	subs	r5, r0, #0
 80083a4:	d110      	bne.n	80083c8 <__mdiff+0x38>
 80083a6:	4629      	mov	r1, r5
 80083a8:	4630      	mov	r0, r6
 80083aa:	f7ff fd57 	bl	8007e5c <_Balloc>
 80083ae:	b930      	cbnz	r0, 80083be <__mdiff+0x2e>
 80083b0:	4b39      	ldr	r3, [pc, #228]	; (8008498 <__mdiff+0x108>)
 80083b2:	4602      	mov	r2, r0
 80083b4:	f240 2132 	movw	r1, #562	; 0x232
 80083b8:	4838      	ldr	r0, [pc, #224]	; (800849c <__mdiff+0x10c>)
 80083ba:	f000 fad3 	bl	8008964 <__assert_func>
 80083be:	2301      	movs	r3, #1
 80083c0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80083c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80083c8:	bfa4      	itt	ge
 80083ca:	463b      	movge	r3, r7
 80083cc:	4627      	movge	r7, r4
 80083ce:	4630      	mov	r0, r6
 80083d0:	6879      	ldr	r1, [r7, #4]
 80083d2:	bfa6      	itte	ge
 80083d4:	461c      	movge	r4, r3
 80083d6:	2500      	movge	r5, #0
 80083d8:	2501      	movlt	r5, #1
 80083da:	f7ff fd3f 	bl	8007e5c <_Balloc>
 80083de:	b920      	cbnz	r0, 80083ea <__mdiff+0x5a>
 80083e0:	4b2d      	ldr	r3, [pc, #180]	; (8008498 <__mdiff+0x108>)
 80083e2:	4602      	mov	r2, r0
 80083e4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80083e8:	e7e6      	b.n	80083b8 <__mdiff+0x28>
 80083ea:	693e      	ldr	r6, [r7, #16]
 80083ec:	60c5      	str	r5, [r0, #12]
 80083ee:	6925      	ldr	r5, [r4, #16]
 80083f0:	f107 0114 	add.w	r1, r7, #20
 80083f4:	f104 0914 	add.w	r9, r4, #20
 80083f8:	f100 0e14 	add.w	lr, r0, #20
 80083fc:	f107 0210 	add.w	r2, r7, #16
 8008400:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008404:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008408:	46f2      	mov	sl, lr
 800840a:	2700      	movs	r7, #0
 800840c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008410:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008414:	fa1f f883 	uxth.w	r8, r3
 8008418:	fa17 f78b 	uxtah	r7, r7, fp
 800841c:	0c1b      	lsrs	r3, r3, #16
 800841e:	eba7 0808 	sub.w	r8, r7, r8
 8008422:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008426:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800842a:	fa1f f888 	uxth.w	r8, r8
 800842e:	141f      	asrs	r7, r3, #16
 8008430:	454d      	cmp	r5, r9
 8008432:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008436:	f84a 3b04 	str.w	r3, [sl], #4
 800843a:	d8e7      	bhi.n	800840c <__mdiff+0x7c>
 800843c:	1b2b      	subs	r3, r5, r4
 800843e:	3b15      	subs	r3, #21
 8008440:	f023 0303 	bic.w	r3, r3, #3
 8008444:	3304      	adds	r3, #4
 8008446:	3415      	adds	r4, #21
 8008448:	42a5      	cmp	r5, r4
 800844a:	bf38      	it	cc
 800844c:	2304      	movcc	r3, #4
 800844e:	4419      	add	r1, r3
 8008450:	4473      	add	r3, lr
 8008452:	469e      	mov	lr, r3
 8008454:	460d      	mov	r5, r1
 8008456:	4565      	cmp	r5, ip
 8008458:	d30e      	bcc.n	8008478 <__mdiff+0xe8>
 800845a:	f10c 0203 	add.w	r2, ip, #3
 800845e:	1a52      	subs	r2, r2, r1
 8008460:	f022 0203 	bic.w	r2, r2, #3
 8008464:	3903      	subs	r1, #3
 8008466:	458c      	cmp	ip, r1
 8008468:	bf38      	it	cc
 800846a:	2200      	movcc	r2, #0
 800846c:	441a      	add	r2, r3
 800846e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8008472:	b17b      	cbz	r3, 8008494 <__mdiff+0x104>
 8008474:	6106      	str	r6, [r0, #16]
 8008476:	e7a5      	b.n	80083c4 <__mdiff+0x34>
 8008478:	f855 8b04 	ldr.w	r8, [r5], #4
 800847c:	fa17 f488 	uxtah	r4, r7, r8
 8008480:	1422      	asrs	r2, r4, #16
 8008482:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8008486:	b2a4      	uxth	r4, r4
 8008488:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800848c:	f84e 4b04 	str.w	r4, [lr], #4
 8008490:	1417      	asrs	r7, r2, #16
 8008492:	e7e0      	b.n	8008456 <__mdiff+0xc6>
 8008494:	3e01      	subs	r6, #1
 8008496:	e7ea      	b.n	800846e <__mdiff+0xde>
 8008498:	08008edf 	.word	0x08008edf
 800849c:	08008f50 	.word	0x08008f50

080084a0 <__d2b>:
 80084a0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80084a4:	4689      	mov	r9, r1
 80084a6:	2101      	movs	r1, #1
 80084a8:	ec57 6b10 	vmov	r6, r7, d0
 80084ac:	4690      	mov	r8, r2
 80084ae:	f7ff fcd5 	bl	8007e5c <_Balloc>
 80084b2:	4604      	mov	r4, r0
 80084b4:	b930      	cbnz	r0, 80084c4 <__d2b+0x24>
 80084b6:	4602      	mov	r2, r0
 80084b8:	4b25      	ldr	r3, [pc, #148]	; (8008550 <__d2b+0xb0>)
 80084ba:	4826      	ldr	r0, [pc, #152]	; (8008554 <__d2b+0xb4>)
 80084bc:	f240 310a 	movw	r1, #778	; 0x30a
 80084c0:	f000 fa50 	bl	8008964 <__assert_func>
 80084c4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80084c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80084cc:	bb35      	cbnz	r5, 800851c <__d2b+0x7c>
 80084ce:	2e00      	cmp	r6, #0
 80084d0:	9301      	str	r3, [sp, #4]
 80084d2:	d028      	beq.n	8008526 <__d2b+0x86>
 80084d4:	4668      	mov	r0, sp
 80084d6:	9600      	str	r6, [sp, #0]
 80084d8:	f7ff fd8c 	bl	8007ff4 <__lo0bits>
 80084dc:	9900      	ldr	r1, [sp, #0]
 80084de:	b300      	cbz	r0, 8008522 <__d2b+0x82>
 80084e0:	9a01      	ldr	r2, [sp, #4]
 80084e2:	f1c0 0320 	rsb	r3, r0, #32
 80084e6:	fa02 f303 	lsl.w	r3, r2, r3
 80084ea:	430b      	orrs	r3, r1
 80084ec:	40c2      	lsrs	r2, r0
 80084ee:	6163      	str	r3, [r4, #20]
 80084f0:	9201      	str	r2, [sp, #4]
 80084f2:	9b01      	ldr	r3, [sp, #4]
 80084f4:	61a3      	str	r3, [r4, #24]
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	bf14      	ite	ne
 80084fa:	2202      	movne	r2, #2
 80084fc:	2201      	moveq	r2, #1
 80084fe:	6122      	str	r2, [r4, #16]
 8008500:	b1d5      	cbz	r5, 8008538 <__d2b+0x98>
 8008502:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008506:	4405      	add	r5, r0
 8008508:	f8c9 5000 	str.w	r5, [r9]
 800850c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008510:	f8c8 0000 	str.w	r0, [r8]
 8008514:	4620      	mov	r0, r4
 8008516:	b003      	add	sp, #12
 8008518:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800851c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008520:	e7d5      	b.n	80084ce <__d2b+0x2e>
 8008522:	6161      	str	r1, [r4, #20]
 8008524:	e7e5      	b.n	80084f2 <__d2b+0x52>
 8008526:	a801      	add	r0, sp, #4
 8008528:	f7ff fd64 	bl	8007ff4 <__lo0bits>
 800852c:	9b01      	ldr	r3, [sp, #4]
 800852e:	6163      	str	r3, [r4, #20]
 8008530:	2201      	movs	r2, #1
 8008532:	6122      	str	r2, [r4, #16]
 8008534:	3020      	adds	r0, #32
 8008536:	e7e3      	b.n	8008500 <__d2b+0x60>
 8008538:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800853c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008540:	f8c9 0000 	str.w	r0, [r9]
 8008544:	6918      	ldr	r0, [r3, #16]
 8008546:	f7ff fd35 	bl	8007fb4 <__hi0bits>
 800854a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800854e:	e7df      	b.n	8008510 <__d2b+0x70>
 8008550:	08008edf 	.word	0x08008edf
 8008554:	08008f50 	.word	0x08008f50

08008558 <_calloc_r>:
 8008558:	b513      	push	{r0, r1, r4, lr}
 800855a:	434a      	muls	r2, r1
 800855c:	4611      	mov	r1, r2
 800855e:	9201      	str	r2, [sp, #4]
 8008560:	f7fd fd8e 	bl	8006080 <_malloc_r>
 8008564:	4604      	mov	r4, r0
 8008566:	b118      	cbz	r0, 8008570 <_calloc_r+0x18>
 8008568:	9a01      	ldr	r2, [sp, #4]
 800856a:	2100      	movs	r1, #0
 800856c:	f7fd fd30 	bl	8005fd0 <memset>
 8008570:	4620      	mov	r0, r4
 8008572:	b002      	add	sp, #8
 8008574:	bd10      	pop	{r4, pc}

08008576 <__sfputc_r>:
 8008576:	6893      	ldr	r3, [r2, #8]
 8008578:	3b01      	subs	r3, #1
 800857a:	2b00      	cmp	r3, #0
 800857c:	b410      	push	{r4}
 800857e:	6093      	str	r3, [r2, #8]
 8008580:	da08      	bge.n	8008594 <__sfputc_r+0x1e>
 8008582:	6994      	ldr	r4, [r2, #24]
 8008584:	42a3      	cmp	r3, r4
 8008586:	db01      	blt.n	800858c <__sfputc_r+0x16>
 8008588:	290a      	cmp	r1, #10
 800858a:	d103      	bne.n	8008594 <__sfputc_r+0x1e>
 800858c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008590:	f7fe baee 	b.w	8006b70 <__swbuf_r>
 8008594:	6813      	ldr	r3, [r2, #0]
 8008596:	1c58      	adds	r0, r3, #1
 8008598:	6010      	str	r0, [r2, #0]
 800859a:	7019      	strb	r1, [r3, #0]
 800859c:	4608      	mov	r0, r1
 800859e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80085a2:	4770      	bx	lr

080085a4 <__sfputs_r>:
 80085a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80085a6:	4606      	mov	r6, r0
 80085a8:	460f      	mov	r7, r1
 80085aa:	4614      	mov	r4, r2
 80085ac:	18d5      	adds	r5, r2, r3
 80085ae:	42ac      	cmp	r4, r5
 80085b0:	d101      	bne.n	80085b6 <__sfputs_r+0x12>
 80085b2:	2000      	movs	r0, #0
 80085b4:	e007      	b.n	80085c6 <__sfputs_r+0x22>
 80085b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085ba:	463a      	mov	r2, r7
 80085bc:	4630      	mov	r0, r6
 80085be:	f7ff ffda 	bl	8008576 <__sfputc_r>
 80085c2:	1c43      	adds	r3, r0, #1
 80085c4:	d1f3      	bne.n	80085ae <__sfputs_r+0xa>
 80085c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080085c8 <_vfiprintf_r>:
 80085c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085cc:	460d      	mov	r5, r1
 80085ce:	b09d      	sub	sp, #116	; 0x74
 80085d0:	4614      	mov	r4, r2
 80085d2:	4698      	mov	r8, r3
 80085d4:	4606      	mov	r6, r0
 80085d6:	b118      	cbz	r0, 80085e0 <_vfiprintf_r+0x18>
 80085d8:	6983      	ldr	r3, [r0, #24]
 80085da:	b90b      	cbnz	r3, 80085e0 <_vfiprintf_r+0x18>
 80085dc:	f7ff fb1a 	bl	8007c14 <__sinit>
 80085e0:	4b89      	ldr	r3, [pc, #548]	; (8008808 <_vfiprintf_r+0x240>)
 80085e2:	429d      	cmp	r5, r3
 80085e4:	d11b      	bne.n	800861e <_vfiprintf_r+0x56>
 80085e6:	6875      	ldr	r5, [r6, #4]
 80085e8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80085ea:	07d9      	lsls	r1, r3, #31
 80085ec:	d405      	bmi.n	80085fa <_vfiprintf_r+0x32>
 80085ee:	89ab      	ldrh	r3, [r5, #12]
 80085f0:	059a      	lsls	r2, r3, #22
 80085f2:	d402      	bmi.n	80085fa <_vfiprintf_r+0x32>
 80085f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80085f6:	f7ff fbb0 	bl	8007d5a <__retarget_lock_acquire_recursive>
 80085fa:	89ab      	ldrh	r3, [r5, #12]
 80085fc:	071b      	lsls	r3, r3, #28
 80085fe:	d501      	bpl.n	8008604 <_vfiprintf_r+0x3c>
 8008600:	692b      	ldr	r3, [r5, #16]
 8008602:	b9eb      	cbnz	r3, 8008640 <_vfiprintf_r+0x78>
 8008604:	4629      	mov	r1, r5
 8008606:	4630      	mov	r0, r6
 8008608:	f7fe fb04 	bl	8006c14 <__swsetup_r>
 800860c:	b1c0      	cbz	r0, 8008640 <_vfiprintf_r+0x78>
 800860e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008610:	07dc      	lsls	r4, r3, #31
 8008612:	d50e      	bpl.n	8008632 <_vfiprintf_r+0x6a>
 8008614:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008618:	b01d      	add	sp, #116	; 0x74
 800861a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800861e:	4b7b      	ldr	r3, [pc, #492]	; (800880c <_vfiprintf_r+0x244>)
 8008620:	429d      	cmp	r5, r3
 8008622:	d101      	bne.n	8008628 <_vfiprintf_r+0x60>
 8008624:	68b5      	ldr	r5, [r6, #8]
 8008626:	e7df      	b.n	80085e8 <_vfiprintf_r+0x20>
 8008628:	4b79      	ldr	r3, [pc, #484]	; (8008810 <_vfiprintf_r+0x248>)
 800862a:	429d      	cmp	r5, r3
 800862c:	bf08      	it	eq
 800862e:	68f5      	ldreq	r5, [r6, #12]
 8008630:	e7da      	b.n	80085e8 <_vfiprintf_r+0x20>
 8008632:	89ab      	ldrh	r3, [r5, #12]
 8008634:	0598      	lsls	r0, r3, #22
 8008636:	d4ed      	bmi.n	8008614 <_vfiprintf_r+0x4c>
 8008638:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800863a:	f7ff fb8f 	bl	8007d5c <__retarget_lock_release_recursive>
 800863e:	e7e9      	b.n	8008614 <_vfiprintf_r+0x4c>
 8008640:	2300      	movs	r3, #0
 8008642:	9309      	str	r3, [sp, #36]	; 0x24
 8008644:	2320      	movs	r3, #32
 8008646:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800864a:	f8cd 800c 	str.w	r8, [sp, #12]
 800864e:	2330      	movs	r3, #48	; 0x30
 8008650:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8008814 <_vfiprintf_r+0x24c>
 8008654:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008658:	f04f 0901 	mov.w	r9, #1
 800865c:	4623      	mov	r3, r4
 800865e:	469a      	mov	sl, r3
 8008660:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008664:	b10a      	cbz	r2, 800866a <_vfiprintf_r+0xa2>
 8008666:	2a25      	cmp	r2, #37	; 0x25
 8008668:	d1f9      	bne.n	800865e <_vfiprintf_r+0x96>
 800866a:	ebba 0b04 	subs.w	fp, sl, r4
 800866e:	d00b      	beq.n	8008688 <_vfiprintf_r+0xc0>
 8008670:	465b      	mov	r3, fp
 8008672:	4622      	mov	r2, r4
 8008674:	4629      	mov	r1, r5
 8008676:	4630      	mov	r0, r6
 8008678:	f7ff ff94 	bl	80085a4 <__sfputs_r>
 800867c:	3001      	adds	r0, #1
 800867e:	f000 80aa 	beq.w	80087d6 <_vfiprintf_r+0x20e>
 8008682:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008684:	445a      	add	r2, fp
 8008686:	9209      	str	r2, [sp, #36]	; 0x24
 8008688:	f89a 3000 	ldrb.w	r3, [sl]
 800868c:	2b00      	cmp	r3, #0
 800868e:	f000 80a2 	beq.w	80087d6 <_vfiprintf_r+0x20e>
 8008692:	2300      	movs	r3, #0
 8008694:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008698:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800869c:	f10a 0a01 	add.w	sl, sl, #1
 80086a0:	9304      	str	r3, [sp, #16]
 80086a2:	9307      	str	r3, [sp, #28]
 80086a4:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80086a8:	931a      	str	r3, [sp, #104]	; 0x68
 80086aa:	4654      	mov	r4, sl
 80086ac:	2205      	movs	r2, #5
 80086ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80086b2:	4858      	ldr	r0, [pc, #352]	; (8008814 <_vfiprintf_r+0x24c>)
 80086b4:	f7f7 fdbc 	bl	8000230 <memchr>
 80086b8:	9a04      	ldr	r2, [sp, #16]
 80086ba:	b9d8      	cbnz	r0, 80086f4 <_vfiprintf_r+0x12c>
 80086bc:	06d1      	lsls	r1, r2, #27
 80086be:	bf44      	itt	mi
 80086c0:	2320      	movmi	r3, #32
 80086c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80086c6:	0713      	lsls	r3, r2, #28
 80086c8:	bf44      	itt	mi
 80086ca:	232b      	movmi	r3, #43	; 0x2b
 80086cc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80086d0:	f89a 3000 	ldrb.w	r3, [sl]
 80086d4:	2b2a      	cmp	r3, #42	; 0x2a
 80086d6:	d015      	beq.n	8008704 <_vfiprintf_r+0x13c>
 80086d8:	9a07      	ldr	r2, [sp, #28]
 80086da:	4654      	mov	r4, sl
 80086dc:	2000      	movs	r0, #0
 80086de:	f04f 0c0a 	mov.w	ip, #10
 80086e2:	4621      	mov	r1, r4
 80086e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086e8:	3b30      	subs	r3, #48	; 0x30
 80086ea:	2b09      	cmp	r3, #9
 80086ec:	d94e      	bls.n	800878c <_vfiprintf_r+0x1c4>
 80086ee:	b1b0      	cbz	r0, 800871e <_vfiprintf_r+0x156>
 80086f0:	9207      	str	r2, [sp, #28]
 80086f2:	e014      	b.n	800871e <_vfiprintf_r+0x156>
 80086f4:	eba0 0308 	sub.w	r3, r0, r8
 80086f8:	fa09 f303 	lsl.w	r3, r9, r3
 80086fc:	4313      	orrs	r3, r2
 80086fe:	9304      	str	r3, [sp, #16]
 8008700:	46a2      	mov	sl, r4
 8008702:	e7d2      	b.n	80086aa <_vfiprintf_r+0xe2>
 8008704:	9b03      	ldr	r3, [sp, #12]
 8008706:	1d19      	adds	r1, r3, #4
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	9103      	str	r1, [sp, #12]
 800870c:	2b00      	cmp	r3, #0
 800870e:	bfbb      	ittet	lt
 8008710:	425b      	neglt	r3, r3
 8008712:	f042 0202 	orrlt.w	r2, r2, #2
 8008716:	9307      	strge	r3, [sp, #28]
 8008718:	9307      	strlt	r3, [sp, #28]
 800871a:	bfb8      	it	lt
 800871c:	9204      	strlt	r2, [sp, #16]
 800871e:	7823      	ldrb	r3, [r4, #0]
 8008720:	2b2e      	cmp	r3, #46	; 0x2e
 8008722:	d10c      	bne.n	800873e <_vfiprintf_r+0x176>
 8008724:	7863      	ldrb	r3, [r4, #1]
 8008726:	2b2a      	cmp	r3, #42	; 0x2a
 8008728:	d135      	bne.n	8008796 <_vfiprintf_r+0x1ce>
 800872a:	9b03      	ldr	r3, [sp, #12]
 800872c:	1d1a      	adds	r2, r3, #4
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	9203      	str	r2, [sp, #12]
 8008732:	2b00      	cmp	r3, #0
 8008734:	bfb8      	it	lt
 8008736:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800873a:	3402      	adds	r4, #2
 800873c:	9305      	str	r3, [sp, #20]
 800873e:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008824 <_vfiprintf_r+0x25c>
 8008742:	7821      	ldrb	r1, [r4, #0]
 8008744:	2203      	movs	r2, #3
 8008746:	4650      	mov	r0, sl
 8008748:	f7f7 fd72 	bl	8000230 <memchr>
 800874c:	b140      	cbz	r0, 8008760 <_vfiprintf_r+0x198>
 800874e:	2340      	movs	r3, #64	; 0x40
 8008750:	eba0 000a 	sub.w	r0, r0, sl
 8008754:	fa03 f000 	lsl.w	r0, r3, r0
 8008758:	9b04      	ldr	r3, [sp, #16]
 800875a:	4303      	orrs	r3, r0
 800875c:	3401      	adds	r4, #1
 800875e:	9304      	str	r3, [sp, #16]
 8008760:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008764:	482c      	ldr	r0, [pc, #176]	; (8008818 <_vfiprintf_r+0x250>)
 8008766:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800876a:	2206      	movs	r2, #6
 800876c:	f7f7 fd60 	bl	8000230 <memchr>
 8008770:	2800      	cmp	r0, #0
 8008772:	d03f      	beq.n	80087f4 <_vfiprintf_r+0x22c>
 8008774:	4b29      	ldr	r3, [pc, #164]	; (800881c <_vfiprintf_r+0x254>)
 8008776:	bb1b      	cbnz	r3, 80087c0 <_vfiprintf_r+0x1f8>
 8008778:	9b03      	ldr	r3, [sp, #12]
 800877a:	3307      	adds	r3, #7
 800877c:	f023 0307 	bic.w	r3, r3, #7
 8008780:	3308      	adds	r3, #8
 8008782:	9303      	str	r3, [sp, #12]
 8008784:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008786:	443b      	add	r3, r7
 8008788:	9309      	str	r3, [sp, #36]	; 0x24
 800878a:	e767      	b.n	800865c <_vfiprintf_r+0x94>
 800878c:	fb0c 3202 	mla	r2, ip, r2, r3
 8008790:	460c      	mov	r4, r1
 8008792:	2001      	movs	r0, #1
 8008794:	e7a5      	b.n	80086e2 <_vfiprintf_r+0x11a>
 8008796:	2300      	movs	r3, #0
 8008798:	3401      	adds	r4, #1
 800879a:	9305      	str	r3, [sp, #20]
 800879c:	4619      	mov	r1, r3
 800879e:	f04f 0c0a 	mov.w	ip, #10
 80087a2:	4620      	mov	r0, r4
 80087a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80087a8:	3a30      	subs	r2, #48	; 0x30
 80087aa:	2a09      	cmp	r2, #9
 80087ac:	d903      	bls.n	80087b6 <_vfiprintf_r+0x1ee>
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d0c5      	beq.n	800873e <_vfiprintf_r+0x176>
 80087b2:	9105      	str	r1, [sp, #20]
 80087b4:	e7c3      	b.n	800873e <_vfiprintf_r+0x176>
 80087b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80087ba:	4604      	mov	r4, r0
 80087bc:	2301      	movs	r3, #1
 80087be:	e7f0      	b.n	80087a2 <_vfiprintf_r+0x1da>
 80087c0:	ab03      	add	r3, sp, #12
 80087c2:	9300      	str	r3, [sp, #0]
 80087c4:	462a      	mov	r2, r5
 80087c6:	4b16      	ldr	r3, [pc, #88]	; (8008820 <_vfiprintf_r+0x258>)
 80087c8:	a904      	add	r1, sp, #16
 80087ca:	4630      	mov	r0, r6
 80087cc:	f7fd fd52 	bl	8006274 <_printf_float>
 80087d0:	4607      	mov	r7, r0
 80087d2:	1c78      	adds	r0, r7, #1
 80087d4:	d1d6      	bne.n	8008784 <_vfiprintf_r+0x1bc>
 80087d6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80087d8:	07d9      	lsls	r1, r3, #31
 80087da:	d405      	bmi.n	80087e8 <_vfiprintf_r+0x220>
 80087dc:	89ab      	ldrh	r3, [r5, #12]
 80087de:	059a      	lsls	r2, r3, #22
 80087e0:	d402      	bmi.n	80087e8 <_vfiprintf_r+0x220>
 80087e2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087e4:	f7ff faba 	bl	8007d5c <__retarget_lock_release_recursive>
 80087e8:	89ab      	ldrh	r3, [r5, #12]
 80087ea:	065b      	lsls	r3, r3, #25
 80087ec:	f53f af12 	bmi.w	8008614 <_vfiprintf_r+0x4c>
 80087f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80087f2:	e711      	b.n	8008618 <_vfiprintf_r+0x50>
 80087f4:	ab03      	add	r3, sp, #12
 80087f6:	9300      	str	r3, [sp, #0]
 80087f8:	462a      	mov	r2, r5
 80087fa:	4b09      	ldr	r3, [pc, #36]	; (8008820 <_vfiprintf_r+0x258>)
 80087fc:	a904      	add	r1, sp, #16
 80087fe:	4630      	mov	r0, r6
 8008800:	f7fd ffdc 	bl	80067bc <_printf_i>
 8008804:	e7e4      	b.n	80087d0 <_vfiprintf_r+0x208>
 8008806:	bf00      	nop
 8008808:	08008f10 	.word	0x08008f10
 800880c:	08008f30 	.word	0x08008f30
 8008810:	08008ef0 	.word	0x08008ef0
 8008814:	080090ac 	.word	0x080090ac
 8008818:	080090b6 	.word	0x080090b6
 800881c:	08006275 	.word	0x08006275
 8008820:	080085a5 	.word	0x080085a5
 8008824:	080090b2 	.word	0x080090b2

08008828 <_putc_r>:
 8008828:	b570      	push	{r4, r5, r6, lr}
 800882a:	460d      	mov	r5, r1
 800882c:	4614      	mov	r4, r2
 800882e:	4606      	mov	r6, r0
 8008830:	b118      	cbz	r0, 800883a <_putc_r+0x12>
 8008832:	6983      	ldr	r3, [r0, #24]
 8008834:	b90b      	cbnz	r3, 800883a <_putc_r+0x12>
 8008836:	f7ff f9ed 	bl	8007c14 <__sinit>
 800883a:	4b1c      	ldr	r3, [pc, #112]	; (80088ac <_putc_r+0x84>)
 800883c:	429c      	cmp	r4, r3
 800883e:	d124      	bne.n	800888a <_putc_r+0x62>
 8008840:	6874      	ldr	r4, [r6, #4]
 8008842:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008844:	07d8      	lsls	r0, r3, #31
 8008846:	d405      	bmi.n	8008854 <_putc_r+0x2c>
 8008848:	89a3      	ldrh	r3, [r4, #12]
 800884a:	0599      	lsls	r1, r3, #22
 800884c:	d402      	bmi.n	8008854 <_putc_r+0x2c>
 800884e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008850:	f7ff fa83 	bl	8007d5a <__retarget_lock_acquire_recursive>
 8008854:	68a3      	ldr	r3, [r4, #8]
 8008856:	3b01      	subs	r3, #1
 8008858:	2b00      	cmp	r3, #0
 800885a:	60a3      	str	r3, [r4, #8]
 800885c:	da05      	bge.n	800886a <_putc_r+0x42>
 800885e:	69a2      	ldr	r2, [r4, #24]
 8008860:	4293      	cmp	r3, r2
 8008862:	db1c      	blt.n	800889e <_putc_r+0x76>
 8008864:	b2eb      	uxtb	r3, r5
 8008866:	2b0a      	cmp	r3, #10
 8008868:	d019      	beq.n	800889e <_putc_r+0x76>
 800886a:	6823      	ldr	r3, [r4, #0]
 800886c:	1c5a      	adds	r2, r3, #1
 800886e:	6022      	str	r2, [r4, #0]
 8008870:	701d      	strb	r5, [r3, #0]
 8008872:	b2ed      	uxtb	r5, r5
 8008874:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008876:	07da      	lsls	r2, r3, #31
 8008878:	d405      	bmi.n	8008886 <_putc_r+0x5e>
 800887a:	89a3      	ldrh	r3, [r4, #12]
 800887c:	059b      	lsls	r3, r3, #22
 800887e:	d402      	bmi.n	8008886 <_putc_r+0x5e>
 8008880:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008882:	f7ff fa6b 	bl	8007d5c <__retarget_lock_release_recursive>
 8008886:	4628      	mov	r0, r5
 8008888:	bd70      	pop	{r4, r5, r6, pc}
 800888a:	4b09      	ldr	r3, [pc, #36]	; (80088b0 <_putc_r+0x88>)
 800888c:	429c      	cmp	r4, r3
 800888e:	d101      	bne.n	8008894 <_putc_r+0x6c>
 8008890:	68b4      	ldr	r4, [r6, #8]
 8008892:	e7d6      	b.n	8008842 <_putc_r+0x1a>
 8008894:	4b07      	ldr	r3, [pc, #28]	; (80088b4 <_putc_r+0x8c>)
 8008896:	429c      	cmp	r4, r3
 8008898:	bf08      	it	eq
 800889a:	68f4      	ldreq	r4, [r6, #12]
 800889c:	e7d1      	b.n	8008842 <_putc_r+0x1a>
 800889e:	4629      	mov	r1, r5
 80088a0:	4622      	mov	r2, r4
 80088a2:	4630      	mov	r0, r6
 80088a4:	f7fe f964 	bl	8006b70 <__swbuf_r>
 80088a8:	4605      	mov	r5, r0
 80088aa:	e7e3      	b.n	8008874 <_putc_r+0x4c>
 80088ac:	08008f10 	.word	0x08008f10
 80088b0:	08008f30 	.word	0x08008f30
 80088b4:	08008ef0 	.word	0x08008ef0

080088b8 <__sread>:
 80088b8:	b510      	push	{r4, lr}
 80088ba:	460c      	mov	r4, r1
 80088bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088c0:	f000 f8d6 	bl	8008a70 <_read_r>
 80088c4:	2800      	cmp	r0, #0
 80088c6:	bfab      	itete	ge
 80088c8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80088ca:	89a3      	ldrhlt	r3, [r4, #12]
 80088cc:	181b      	addge	r3, r3, r0
 80088ce:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80088d2:	bfac      	ite	ge
 80088d4:	6563      	strge	r3, [r4, #84]	; 0x54
 80088d6:	81a3      	strhlt	r3, [r4, #12]
 80088d8:	bd10      	pop	{r4, pc}

080088da <__swrite>:
 80088da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80088de:	461f      	mov	r7, r3
 80088e0:	898b      	ldrh	r3, [r1, #12]
 80088e2:	05db      	lsls	r3, r3, #23
 80088e4:	4605      	mov	r5, r0
 80088e6:	460c      	mov	r4, r1
 80088e8:	4616      	mov	r6, r2
 80088ea:	d505      	bpl.n	80088f8 <__swrite+0x1e>
 80088ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80088f0:	2302      	movs	r3, #2
 80088f2:	2200      	movs	r2, #0
 80088f4:	f000 f898 	bl	8008a28 <_lseek_r>
 80088f8:	89a3      	ldrh	r3, [r4, #12]
 80088fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80088fe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008902:	81a3      	strh	r3, [r4, #12]
 8008904:	4632      	mov	r2, r6
 8008906:	463b      	mov	r3, r7
 8008908:	4628      	mov	r0, r5
 800890a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800890e:	f000 b817 	b.w	8008940 <_write_r>

08008912 <__sseek>:
 8008912:	b510      	push	{r4, lr}
 8008914:	460c      	mov	r4, r1
 8008916:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800891a:	f000 f885 	bl	8008a28 <_lseek_r>
 800891e:	1c43      	adds	r3, r0, #1
 8008920:	89a3      	ldrh	r3, [r4, #12]
 8008922:	bf15      	itete	ne
 8008924:	6560      	strne	r0, [r4, #84]	; 0x54
 8008926:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800892a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800892e:	81a3      	strheq	r3, [r4, #12]
 8008930:	bf18      	it	ne
 8008932:	81a3      	strhne	r3, [r4, #12]
 8008934:	bd10      	pop	{r4, pc}

08008936 <__sclose>:
 8008936:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800893a:	f000 b831 	b.w	80089a0 <_close_r>
	...

08008940 <_write_r>:
 8008940:	b538      	push	{r3, r4, r5, lr}
 8008942:	4d07      	ldr	r5, [pc, #28]	; (8008960 <_write_r+0x20>)
 8008944:	4604      	mov	r4, r0
 8008946:	4608      	mov	r0, r1
 8008948:	4611      	mov	r1, r2
 800894a:	2200      	movs	r2, #0
 800894c:	602a      	str	r2, [r5, #0]
 800894e:	461a      	mov	r2, r3
 8008950:	f7f8 fbc2 	bl	80010d8 <_write>
 8008954:	1c43      	adds	r3, r0, #1
 8008956:	d102      	bne.n	800895e <_write_r+0x1e>
 8008958:	682b      	ldr	r3, [r5, #0]
 800895a:	b103      	cbz	r3, 800895e <_write_r+0x1e>
 800895c:	6023      	str	r3, [r4, #0]
 800895e:	bd38      	pop	{r3, r4, r5, pc}
 8008960:	20000344 	.word	0x20000344

08008964 <__assert_func>:
 8008964:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008966:	4614      	mov	r4, r2
 8008968:	461a      	mov	r2, r3
 800896a:	4b09      	ldr	r3, [pc, #36]	; (8008990 <__assert_func+0x2c>)
 800896c:	681b      	ldr	r3, [r3, #0]
 800896e:	4605      	mov	r5, r0
 8008970:	68d8      	ldr	r0, [r3, #12]
 8008972:	b14c      	cbz	r4, 8008988 <__assert_func+0x24>
 8008974:	4b07      	ldr	r3, [pc, #28]	; (8008994 <__assert_func+0x30>)
 8008976:	9100      	str	r1, [sp, #0]
 8008978:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800897c:	4906      	ldr	r1, [pc, #24]	; (8008998 <__assert_func+0x34>)
 800897e:	462b      	mov	r3, r5
 8008980:	f000 f81e 	bl	80089c0 <fiprintf>
 8008984:	f000 f893 	bl	8008aae <abort>
 8008988:	4b04      	ldr	r3, [pc, #16]	; (800899c <__assert_func+0x38>)
 800898a:	461c      	mov	r4, r3
 800898c:	e7f3      	b.n	8008976 <__assert_func+0x12>
 800898e:	bf00      	nop
 8008990:	2000000c 	.word	0x2000000c
 8008994:	080090bd 	.word	0x080090bd
 8008998:	080090ca 	.word	0x080090ca
 800899c:	080090f8 	.word	0x080090f8

080089a0 <_close_r>:
 80089a0:	b538      	push	{r3, r4, r5, lr}
 80089a2:	4d06      	ldr	r5, [pc, #24]	; (80089bc <_close_r+0x1c>)
 80089a4:	2300      	movs	r3, #0
 80089a6:	4604      	mov	r4, r0
 80089a8:	4608      	mov	r0, r1
 80089aa:	602b      	str	r3, [r5, #0]
 80089ac:	f7f9 f8cb 	bl	8001b46 <_close>
 80089b0:	1c43      	adds	r3, r0, #1
 80089b2:	d102      	bne.n	80089ba <_close_r+0x1a>
 80089b4:	682b      	ldr	r3, [r5, #0]
 80089b6:	b103      	cbz	r3, 80089ba <_close_r+0x1a>
 80089b8:	6023      	str	r3, [r4, #0]
 80089ba:	bd38      	pop	{r3, r4, r5, pc}
 80089bc:	20000344 	.word	0x20000344

080089c0 <fiprintf>:
 80089c0:	b40e      	push	{r1, r2, r3}
 80089c2:	b503      	push	{r0, r1, lr}
 80089c4:	4601      	mov	r1, r0
 80089c6:	ab03      	add	r3, sp, #12
 80089c8:	4805      	ldr	r0, [pc, #20]	; (80089e0 <fiprintf+0x20>)
 80089ca:	f853 2b04 	ldr.w	r2, [r3], #4
 80089ce:	6800      	ldr	r0, [r0, #0]
 80089d0:	9301      	str	r3, [sp, #4]
 80089d2:	f7ff fdf9 	bl	80085c8 <_vfiprintf_r>
 80089d6:	b002      	add	sp, #8
 80089d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80089dc:	b003      	add	sp, #12
 80089de:	4770      	bx	lr
 80089e0:	2000000c 	.word	0x2000000c

080089e4 <_fstat_r>:
 80089e4:	b538      	push	{r3, r4, r5, lr}
 80089e6:	4d07      	ldr	r5, [pc, #28]	; (8008a04 <_fstat_r+0x20>)
 80089e8:	2300      	movs	r3, #0
 80089ea:	4604      	mov	r4, r0
 80089ec:	4608      	mov	r0, r1
 80089ee:	4611      	mov	r1, r2
 80089f0:	602b      	str	r3, [r5, #0]
 80089f2:	f7f9 f8b4 	bl	8001b5e <_fstat>
 80089f6:	1c43      	adds	r3, r0, #1
 80089f8:	d102      	bne.n	8008a00 <_fstat_r+0x1c>
 80089fa:	682b      	ldr	r3, [r5, #0]
 80089fc:	b103      	cbz	r3, 8008a00 <_fstat_r+0x1c>
 80089fe:	6023      	str	r3, [r4, #0]
 8008a00:	bd38      	pop	{r3, r4, r5, pc}
 8008a02:	bf00      	nop
 8008a04:	20000344 	.word	0x20000344

08008a08 <_isatty_r>:
 8008a08:	b538      	push	{r3, r4, r5, lr}
 8008a0a:	4d06      	ldr	r5, [pc, #24]	; (8008a24 <_isatty_r+0x1c>)
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	4604      	mov	r4, r0
 8008a10:	4608      	mov	r0, r1
 8008a12:	602b      	str	r3, [r5, #0]
 8008a14:	f7f9 f8b3 	bl	8001b7e <_isatty>
 8008a18:	1c43      	adds	r3, r0, #1
 8008a1a:	d102      	bne.n	8008a22 <_isatty_r+0x1a>
 8008a1c:	682b      	ldr	r3, [r5, #0]
 8008a1e:	b103      	cbz	r3, 8008a22 <_isatty_r+0x1a>
 8008a20:	6023      	str	r3, [r4, #0]
 8008a22:	bd38      	pop	{r3, r4, r5, pc}
 8008a24:	20000344 	.word	0x20000344

08008a28 <_lseek_r>:
 8008a28:	b538      	push	{r3, r4, r5, lr}
 8008a2a:	4d07      	ldr	r5, [pc, #28]	; (8008a48 <_lseek_r+0x20>)
 8008a2c:	4604      	mov	r4, r0
 8008a2e:	4608      	mov	r0, r1
 8008a30:	4611      	mov	r1, r2
 8008a32:	2200      	movs	r2, #0
 8008a34:	602a      	str	r2, [r5, #0]
 8008a36:	461a      	mov	r2, r3
 8008a38:	f7f9 f8ac 	bl	8001b94 <_lseek>
 8008a3c:	1c43      	adds	r3, r0, #1
 8008a3e:	d102      	bne.n	8008a46 <_lseek_r+0x1e>
 8008a40:	682b      	ldr	r3, [r5, #0]
 8008a42:	b103      	cbz	r3, 8008a46 <_lseek_r+0x1e>
 8008a44:	6023      	str	r3, [r4, #0]
 8008a46:	bd38      	pop	{r3, r4, r5, pc}
 8008a48:	20000344 	.word	0x20000344

08008a4c <__ascii_mbtowc>:
 8008a4c:	b082      	sub	sp, #8
 8008a4e:	b901      	cbnz	r1, 8008a52 <__ascii_mbtowc+0x6>
 8008a50:	a901      	add	r1, sp, #4
 8008a52:	b142      	cbz	r2, 8008a66 <__ascii_mbtowc+0x1a>
 8008a54:	b14b      	cbz	r3, 8008a6a <__ascii_mbtowc+0x1e>
 8008a56:	7813      	ldrb	r3, [r2, #0]
 8008a58:	600b      	str	r3, [r1, #0]
 8008a5a:	7812      	ldrb	r2, [r2, #0]
 8008a5c:	1e10      	subs	r0, r2, #0
 8008a5e:	bf18      	it	ne
 8008a60:	2001      	movne	r0, #1
 8008a62:	b002      	add	sp, #8
 8008a64:	4770      	bx	lr
 8008a66:	4610      	mov	r0, r2
 8008a68:	e7fb      	b.n	8008a62 <__ascii_mbtowc+0x16>
 8008a6a:	f06f 0001 	mvn.w	r0, #1
 8008a6e:	e7f8      	b.n	8008a62 <__ascii_mbtowc+0x16>

08008a70 <_read_r>:
 8008a70:	b538      	push	{r3, r4, r5, lr}
 8008a72:	4d07      	ldr	r5, [pc, #28]	; (8008a90 <_read_r+0x20>)
 8008a74:	4604      	mov	r4, r0
 8008a76:	4608      	mov	r0, r1
 8008a78:	4611      	mov	r1, r2
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	602a      	str	r2, [r5, #0]
 8008a7e:	461a      	mov	r2, r3
 8008a80:	f7f9 f844 	bl	8001b0c <_read>
 8008a84:	1c43      	adds	r3, r0, #1
 8008a86:	d102      	bne.n	8008a8e <_read_r+0x1e>
 8008a88:	682b      	ldr	r3, [r5, #0]
 8008a8a:	b103      	cbz	r3, 8008a8e <_read_r+0x1e>
 8008a8c:	6023      	str	r3, [r4, #0]
 8008a8e:	bd38      	pop	{r3, r4, r5, pc}
 8008a90:	20000344 	.word	0x20000344

08008a94 <__ascii_wctomb>:
 8008a94:	b149      	cbz	r1, 8008aaa <__ascii_wctomb+0x16>
 8008a96:	2aff      	cmp	r2, #255	; 0xff
 8008a98:	bf85      	ittet	hi
 8008a9a:	238a      	movhi	r3, #138	; 0x8a
 8008a9c:	6003      	strhi	r3, [r0, #0]
 8008a9e:	700a      	strbls	r2, [r1, #0]
 8008aa0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8008aa4:	bf98      	it	ls
 8008aa6:	2001      	movls	r0, #1
 8008aa8:	4770      	bx	lr
 8008aaa:	4608      	mov	r0, r1
 8008aac:	4770      	bx	lr

08008aae <abort>:
 8008aae:	b508      	push	{r3, lr}
 8008ab0:	2006      	movs	r0, #6
 8008ab2:	f000 f82b 	bl	8008b0c <raise>
 8008ab6:	2001      	movs	r0, #1
 8008ab8:	f7f9 f81e 	bl	8001af8 <_exit>

08008abc <_raise_r>:
 8008abc:	291f      	cmp	r1, #31
 8008abe:	b538      	push	{r3, r4, r5, lr}
 8008ac0:	4604      	mov	r4, r0
 8008ac2:	460d      	mov	r5, r1
 8008ac4:	d904      	bls.n	8008ad0 <_raise_r+0x14>
 8008ac6:	2316      	movs	r3, #22
 8008ac8:	6003      	str	r3, [r0, #0]
 8008aca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008ace:	bd38      	pop	{r3, r4, r5, pc}
 8008ad0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008ad2:	b112      	cbz	r2, 8008ada <_raise_r+0x1e>
 8008ad4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008ad8:	b94b      	cbnz	r3, 8008aee <_raise_r+0x32>
 8008ada:	4620      	mov	r0, r4
 8008adc:	f000 f830 	bl	8008b40 <_getpid_r>
 8008ae0:	462a      	mov	r2, r5
 8008ae2:	4601      	mov	r1, r0
 8008ae4:	4620      	mov	r0, r4
 8008ae6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008aea:	f000 b817 	b.w	8008b1c <_kill_r>
 8008aee:	2b01      	cmp	r3, #1
 8008af0:	d00a      	beq.n	8008b08 <_raise_r+0x4c>
 8008af2:	1c59      	adds	r1, r3, #1
 8008af4:	d103      	bne.n	8008afe <_raise_r+0x42>
 8008af6:	2316      	movs	r3, #22
 8008af8:	6003      	str	r3, [r0, #0]
 8008afa:	2001      	movs	r0, #1
 8008afc:	e7e7      	b.n	8008ace <_raise_r+0x12>
 8008afe:	2400      	movs	r4, #0
 8008b00:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008b04:	4628      	mov	r0, r5
 8008b06:	4798      	blx	r3
 8008b08:	2000      	movs	r0, #0
 8008b0a:	e7e0      	b.n	8008ace <_raise_r+0x12>

08008b0c <raise>:
 8008b0c:	4b02      	ldr	r3, [pc, #8]	; (8008b18 <raise+0xc>)
 8008b0e:	4601      	mov	r1, r0
 8008b10:	6818      	ldr	r0, [r3, #0]
 8008b12:	f7ff bfd3 	b.w	8008abc <_raise_r>
 8008b16:	bf00      	nop
 8008b18:	2000000c 	.word	0x2000000c

08008b1c <_kill_r>:
 8008b1c:	b538      	push	{r3, r4, r5, lr}
 8008b1e:	4d07      	ldr	r5, [pc, #28]	; (8008b3c <_kill_r+0x20>)
 8008b20:	2300      	movs	r3, #0
 8008b22:	4604      	mov	r4, r0
 8008b24:	4608      	mov	r0, r1
 8008b26:	4611      	mov	r1, r2
 8008b28:	602b      	str	r3, [r5, #0]
 8008b2a:	f7f8 ffd5 	bl	8001ad8 <_kill>
 8008b2e:	1c43      	adds	r3, r0, #1
 8008b30:	d102      	bne.n	8008b38 <_kill_r+0x1c>
 8008b32:	682b      	ldr	r3, [r5, #0]
 8008b34:	b103      	cbz	r3, 8008b38 <_kill_r+0x1c>
 8008b36:	6023      	str	r3, [r4, #0]
 8008b38:	bd38      	pop	{r3, r4, r5, pc}
 8008b3a:	bf00      	nop
 8008b3c:	20000344 	.word	0x20000344

08008b40 <_getpid_r>:
 8008b40:	f7f8 bfc2 	b.w	8001ac8 <_getpid>

08008b44 <sqrt>:
 8008b44:	b538      	push	{r3, r4, r5, lr}
 8008b46:	ed2d 8b02 	vpush	{d8}
 8008b4a:	ec55 4b10 	vmov	r4, r5, d0
 8008b4e:	f000 f82d 	bl	8008bac <__ieee754_sqrt>
 8008b52:	4b15      	ldr	r3, [pc, #84]	; (8008ba8 <sqrt+0x64>)
 8008b54:	eeb0 8a40 	vmov.f32	s16, s0
 8008b58:	eef0 8a60 	vmov.f32	s17, s1
 8008b5c:	f993 3000 	ldrsb.w	r3, [r3]
 8008b60:	3301      	adds	r3, #1
 8008b62:	d019      	beq.n	8008b98 <sqrt+0x54>
 8008b64:	4622      	mov	r2, r4
 8008b66:	462b      	mov	r3, r5
 8008b68:	4620      	mov	r0, r4
 8008b6a:	4629      	mov	r1, r5
 8008b6c:	f7f8 f806 	bl	8000b7c <__aeabi_dcmpun>
 8008b70:	b990      	cbnz	r0, 8008b98 <sqrt+0x54>
 8008b72:	2200      	movs	r2, #0
 8008b74:	2300      	movs	r3, #0
 8008b76:	4620      	mov	r0, r4
 8008b78:	4629      	mov	r1, r5
 8008b7a:	f7f7 ffd7 	bl	8000b2c <__aeabi_dcmplt>
 8008b7e:	b158      	cbz	r0, 8008b98 <sqrt+0x54>
 8008b80:	f7fd f9f4 	bl	8005f6c <__errno>
 8008b84:	2321      	movs	r3, #33	; 0x21
 8008b86:	6003      	str	r3, [r0, #0]
 8008b88:	2200      	movs	r2, #0
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	4610      	mov	r0, r2
 8008b8e:	4619      	mov	r1, r3
 8008b90:	f7f7 fe84 	bl	800089c <__aeabi_ddiv>
 8008b94:	ec41 0b18 	vmov	d8, r0, r1
 8008b98:	eeb0 0a48 	vmov.f32	s0, s16
 8008b9c:	eef0 0a68 	vmov.f32	s1, s17
 8008ba0:	ecbd 8b02 	vpop	{d8}
 8008ba4:	bd38      	pop	{r3, r4, r5, pc}
 8008ba6:	bf00      	nop
 8008ba8:	200001dc 	.word	0x200001dc

08008bac <__ieee754_sqrt>:
 8008bac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bb0:	ec55 4b10 	vmov	r4, r5, d0
 8008bb4:	4e56      	ldr	r6, [pc, #344]	; (8008d10 <__ieee754_sqrt+0x164>)
 8008bb6:	43ae      	bics	r6, r5
 8008bb8:	ee10 0a10 	vmov	r0, s0
 8008bbc:	ee10 3a10 	vmov	r3, s0
 8008bc0:	4629      	mov	r1, r5
 8008bc2:	462a      	mov	r2, r5
 8008bc4:	d110      	bne.n	8008be8 <__ieee754_sqrt+0x3c>
 8008bc6:	ee10 2a10 	vmov	r2, s0
 8008bca:	462b      	mov	r3, r5
 8008bcc:	f7f7 fd3c 	bl	8000648 <__aeabi_dmul>
 8008bd0:	4602      	mov	r2, r0
 8008bd2:	460b      	mov	r3, r1
 8008bd4:	4620      	mov	r0, r4
 8008bd6:	4629      	mov	r1, r5
 8008bd8:	f7f7 fb80 	bl	80002dc <__adddf3>
 8008bdc:	4604      	mov	r4, r0
 8008bde:	460d      	mov	r5, r1
 8008be0:	ec45 4b10 	vmov	d0, r4, r5
 8008be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008be8:	2d00      	cmp	r5, #0
 8008bea:	dc10      	bgt.n	8008c0e <__ieee754_sqrt+0x62>
 8008bec:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8008bf0:	4330      	orrs	r0, r6
 8008bf2:	d0f5      	beq.n	8008be0 <__ieee754_sqrt+0x34>
 8008bf4:	b15d      	cbz	r5, 8008c0e <__ieee754_sqrt+0x62>
 8008bf6:	ee10 2a10 	vmov	r2, s0
 8008bfa:	462b      	mov	r3, r5
 8008bfc:	ee10 0a10 	vmov	r0, s0
 8008c00:	f7f7 fb6a 	bl	80002d8 <__aeabi_dsub>
 8008c04:	4602      	mov	r2, r0
 8008c06:	460b      	mov	r3, r1
 8008c08:	f7f7 fe48 	bl	800089c <__aeabi_ddiv>
 8008c0c:	e7e6      	b.n	8008bdc <__ieee754_sqrt+0x30>
 8008c0e:	1509      	asrs	r1, r1, #20
 8008c10:	d076      	beq.n	8008d00 <__ieee754_sqrt+0x154>
 8008c12:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8008c16:	07ce      	lsls	r6, r1, #31
 8008c18:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8008c1c:	bf5e      	ittt	pl
 8008c1e:	0fda      	lsrpl	r2, r3, #31
 8008c20:	005b      	lslpl	r3, r3, #1
 8008c22:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8008c26:	0fda      	lsrs	r2, r3, #31
 8008c28:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8008c2c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8008c30:	2000      	movs	r0, #0
 8008c32:	106d      	asrs	r5, r5, #1
 8008c34:	005b      	lsls	r3, r3, #1
 8008c36:	f04f 0e16 	mov.w	lr, #22
 8008c3a:	4684      	mov	ip, r0
 8008c3c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008c40:	eb0c 0401 	add.w	r4, ip, r1
 8008c44:	4294      	cmp	r4, r2
 8008c46:	bfde      	ittt	le
 8008c48:	1b12      	suble	r2, r2, r4
 8008c4a:	eb04 0c01 	addle.w	ip, r4, r1
 8008c4e:	1840      	addle	r0, r0, r1
 8008c50:	0052      	lsls	r2, r2, #1
 8008c52:	f1be 0e01 	subs.w	lr, lr, #1
 8008c56:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8008c5a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8008c5e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008c62:	d1ed      	bne.n	8008c40 <__ieee754_sqrt+0x94>
 8008c64:	4671      	mov	r1, lr
 8008c66:	2720      	movs	r7, #32
 8008c68:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8008c6c:	4562      	cmp	r2, ip
 8008c6e:	eb04 060e 	add.w	r6, r4, lr
 8008c72:	dc02      	bgt.n	8008c7a <__ieee754_sqrt+0xce>
 8008c74:	d113      	bne.n	8008c9e <__ieee754_sqrt+0xf2>
 8008c76:	429e      	cmp	r6, r3
 8008c78:	d811      	bhi.n	8008c9e <__ieee754_sqrt+0xf2>
 8008c7a:	2e00      	cmp	r6, #0
 8008c7c:	eb06 0e04 	add.w	lr, r6, r4
 8008c80:	da43      	bge.n	8008d0a <__ieee754_sqrt+0x15e>
 8008c82:	f1be 0f00 	cmp.w	lr, #0
 8008c86:	db40      	blt.n	8008d0a <__ieee754_sqrt+0x15e>
 8008c88:	f10c 0801 	add.w	r8, ip, #1
 8008c8c:	eba2 020c 	sub.w	r2, r2, ip
 8008c90:	429e      	cmp	r6, r3
 8008c92:	bf88      	it	hi
 8008c94:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8008c98:	1b9b      	subs	r3, r3, r6
 8008c9a:	4421      	add	r1, r4
 8008c9c:	46c4      	mov	ip, r8
 8008c9e:	0052      	lsls	r2, r2, #1
 8008ca0:	3f01      	subs	r7, #1
 8008ca2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8008ca6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8008caa:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8008cae:	d1dd      	bne.n	8008c6c <__ieee754_sqrt+0xc0>
 8008cb0:	4313      	orrs	r3, r2
 8008cb2:	d006      	beq.n	8008cc2 <__ieee754_sqrt+0x116>
 8008cb4:	1c4c      	adds	r4, r1, #1
 8008cb6:	bf13      	iteet	ne
 8008cb8:	3101      	addne	r1, #1
 8008cba:	3001      	addeq	r0, #1
 8008cbc:	4639      	moveq	r1, r7
 8008cbe:	f021 0101 	bicne.w	r1, r1, #1
 8008cc2:	1043      	asrs	r3, r0, #1
 8008cc4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8008cc8:	0849      	lsrs	r1, r1, #1
 8008cca:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8008cce:	07c2      	lsls	r2, r0, #31
 8008cd0:	bf48      	it	mi
 8008cd2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8008cd6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8008cda:	460c      	mov	r4, r1
 8008cdc:	463d      	mov	r5, r7
 8008cde:	e77f      	b.n	8008be0 <__ieee754_sqrt+0x34>
 8008ce0:	0ada      	lsrs	r2, r3, #11
 8008ce2:	3815      	subs	r0, #21
 8008ce4:	055b      	lsls	r3, r3, #21
 8008ce6:	2a00      	cmp	r2, #0
 8008ce8:	d0fa      	beq.n	8008ce0 <__ieee754_sqrt+0x134>
 8008cea:	02d7      	lsls	r7, r2, #11
 8008cec:	d50a      	bpl.n	8008d04 <__ieee754_sqrt+0x158>
 8008cee:	f1c1 0420 	rsb	r4, r1, #32
 8008cf2:	fa23 f404 	lsr.w	r4, r3, r4
 8008cf6:	1e4d      	subs	r5, r1, #1
 8008cf8:	408b      	lsls	r3, r1
 8008cfa:	4322      	orrs	r2, r4
 8008cfc:	1b41      	subs	r1, r0, r5
 8008cfe:	e788      	b.n	8008c12 <__ieee754_sqrt+0x66>
 8008d00:	4608      	mov	r0, r1
 8008d02:	e7f0      	b.n	8008ce6 <__ieee754_sqrt+0x13a>
 8008d04:	0052      	lsls	r2, r2, #1
 8008d06:	3101      	adds	r1, #1
 8008d08:	e7ef      	b.n	8008cea <__ieee754_sqrt+0x13e>
 8008d0a:	46e0      	mov	r8, ip
 8008d0c:	e7be      	b.n	8008c8c <__ieee754_sqrt+0xe0>
 8008d0e:	bf00      	nop
 8008d10:	7ff00000 	.word	0x7ff00000

08008d14 <_init>:
 8008d14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d16:	bf00      	nop
 8008d18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d1a:	bc08      	pop	{r3}
 8008d1c:	469e      	mov	lr, r3
 8008d1e:	4770      	bx	lr

08008d20 <_fini>:
 8008d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d22:	bf00      	nop
 8008d24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008d26:	bc08      	pop	{r3}
 8008d28:	469e      	mov	lr, r3
 8008d2a:	4770      	bx	lr
