package lk.ac.mrt.projectx.buildex.models.memoryinfo;

/**
 * @author Chathura Widanage
 */
public enum MemDirection {
    READ, WRITE, BOTH_READ_WRITE, MEM_INPUT, MEM_OUTPUT, MEM_INTERMEDIATE
}
