timestamp 1384681231
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use PMOS_4T_96318590_X1_Y1_1680779959_1680779960 PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0 -1 0 516 0 1 3024
use PMOS_4T_75629612_X1_Y1_1680779958_1680779960 PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0 1 0 516 0 -1 3024
use NMOS_4T_61184386_X1_Y1_1680779956_1680779960 NMOS_4T_61184386_X1_Y1_1680779956_1680779960_0 1 0 516 0 1 3024
use NMOS_4T_61184386_X1_Y1_1680779956_1680779960 NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1 -1 0 516 0 -1 3024
use PMOS_S_92403763_X1_Y1_1680779960_1680779960 PMOS_S_92403763_X1_Y1_1680779960_1680779960_0 1 0 1032 0 1 2352
use PMOS_S_92403763_X1_Y1_1680779960_1680779960 PMOS_S_92403763_X1_Y1_1680779960_1680779960_1 -1 0 516 0 -1 1512
use NMOS_S_18927041_X1_Y1_1680779957_1680779960 NMOS_S_18927041_X1_Y1_1680779957_1680779960_0 1 0 1032 0 -1 2352
use NMOS_S_18927041_X1_Y1_1680779957_1680779960 NMOS_S_18927041_X1_Y1_1680779957_1680779960_1 1 0 516 0 -1 1512
node "m1_430_560#" 0 88.5014 430 560 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_430_1400#" 0 59.3354 430 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_430_2072#" 0 58.3012 430 2072 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_774_2072#" 3 259.067 774 2072 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 28224 1344 25984 1152 0 0 0 0 0 0 0 0
node "m1_430_3080#" 0 53.3069 430 3080 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "m1_312_2828#" 2 64.9795 312 2828 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 24640 1104 17696 744 0 0 0 0 0 0 0 0
node "m1_656_2912#" 1 156.198 656 2912 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 17696 744 0 0 0 0 0 0 0 0
node "m1_226_2912#" 1 112.947 226 2912 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 17696 744 0 0 0 0 0 0 0 0
node "m1_430_3920#" 0 70.7917 430 3920 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9632 456 0 0 0 0 0 0 0 0 0 0
node "li_1093_1411#" 486 1452.04 1093 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 94100 3864 47712 2040 41216 1584 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_430_3080#" "li_1093_1411#" 0.449284
cap "m1_430_2072#" "m1_312_2828#" 15.136
cap "m1_312_2828#" "m1_430_3080#" 68.2832
cap "m1_430_2072#" "m1_774_2072#" 12.6566
cap "m1_312_2828#" "li_1093_1411#" 1.52559
cap "m1_226_2912#" "m1_430_3080#" 1.04009
cap "li_1093_1411#" "m1_774_2072#" 148.084
cap "m1_226_2912#" "li_1093_1411#" 0.372746
cap "m1_226_2912#" "m1_312_2828#" 98.7022
cap "m1_656_2912#" "m1_430_3080#" 17.0988
cap "m1_430_3920#" "m1_430_3080#" 9.07434
cap "m1_656_2912#" "li_1093_1411#" 4.53465
cap "m1_430_3920#" "li_1093_1411#" 15.9135
cap "m1_430_2072#" "m1_430_1400#" 11.3634
cap "m1_656_2912#" "m1_312_2828#" 51.4649
cap "m1_430_560#" "m1_430_1400#" 9.07434
cap "li_1093_1411#" "m1_430_1400#" 11.3236
cap "m1_226_2912#" "m1_656_2912#" 21.5732
cap "m1_430_2072#" "li_1093_1411#" 0.279393
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/w_0_0#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_241_1232#" 285.089
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/w_0_0#" "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/a_200_252#" 122.914
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/w_0_0#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" 0.789882
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/a_230_441#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_241_1232#" 40.7698
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/a_230_441#" "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/a_200_252#" 3.703
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_241_1232#" "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/a_200_252#" 13.3447
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_241_1232#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" 1.8617
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/a_200_252#" 1.86949
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779960_0/w_0_0#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_241_1232#" 4.35398
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779960_0/w_0_0#" "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/a_200_252#" 4.12015
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_147_441#" "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/w_0_0#" 2.575
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/w_0_0#" "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/a_230_441#" 31.8212
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_230_441#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_241_1232#" 3.05755
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_230_441#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/w_0_0#" 97.5102
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_147_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#" 0.255871
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_230_441#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" 67.0598
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#" "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/w_0_0#" 17.7541
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_241_1232#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/w_0_0#" 140.644
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_241_1232#" 26.1119
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/w_0_0#" 516.252
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_230_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_147_441#" 0.327423
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_230_441#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/w_0_0#" 2.21247
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_230_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#" 42.8033
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_230_441#" 7.3794
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_230_441#" "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/w_0_0#" 3.40836
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_147_441#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/w_0_0#" 0.654925
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_241_1232#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#" 389.128
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_147_441#" -0.972869
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/w_0_0#" 849.463
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#" 48.9471
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_230_441#" 2.02217
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/w_0_0#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" 3.22377
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_241_1232#" "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/w_0_0#" 18.0726
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/a_200_252#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" 1.82645
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/w_0_0#" 6.41163
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_241_1232#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/w_0_0#" 2.63486
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_230_441#" 13.7014
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_230_441#" 91.209
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/w_0_0#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_230_441#" 100.514
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/w_0_0#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_147_441#" 0.0898613
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/w_0_0#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_147_441#" 0.0204003
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/w_0_0#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_147_441#" 3.15165
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/w_0_0#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/w_0_0#" 10.3951
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_241_1232#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_230_441#" 0.0380643
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_230_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/w_0_0#" 78.7217
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_230_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_147_441#" 59.9163
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/w_0_0#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#" 560.511
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/w_0_0#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" 8.18954
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_230_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#" 242.623
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_230_441#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" -0.802812
cap "NMOS_S_18927041_X1_Y1_1680779957_1680779960_1/a_147_504#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_230_441#" 0.0499559
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/w_0_0#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_147_441#" 24.4844
cap "NMOS_S_18927041_X1_Y1_1680779957_1680779960_0/a_147_504#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#" 0.0537637
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_147_441#" 15.537
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/w_0_0#" 216.958
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_147_441#" -1.79111
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" -3.51841
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_241_1232#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_230_441#" 0.0380643
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_241_1232#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_147_441#" 0.245215
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/w_0_0#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_230_441#" 1.00266
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_241_1232#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#" 1.7688
cap "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/w_0_0#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_230_441#" 1.40969
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_230_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_230_441#" 287.258
cap "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/w_0_0#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_230_441#" 109.206
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_230_441#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_147_441#" 357.384
cap "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/w_0_0#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_230_441#" 75.2021
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_0/a_241_1232#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/w_0_0#" 37.4818
cap "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_0/a_241_1232#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#" 0.0187877
merge "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_0/a_241_1232#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/VSUBS" "NMOS_S_18927041_X1_Y1_1680779957_1680779960_1/a_147_504#"
merge "NMOS_S_18927041_X1_Y1_1680779957_1680779960_1/a_147_504#" "NMOS_S_18927041_X1_Y1_1680779957_1680779960_0/a_147_504#"
merge "NMOS_S_18927041_X1_Y1_1680779957_1680779960_0/a_147_504#" "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/VSUBS"
merge "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/VSUBS" "PMOS_S_92403763_X1_Y1_1680779960_1680779960_0/VSUBS"
merge "PMOS_S_92403763_X1_Y1_1680779960_1680779960_0/VSUBS" "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_241_1232#"
merge "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_241_1232#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/VSUBS"
merge "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/VSUBS" "VSUBS"
merge "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_147_441#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_230_504#" -275.401 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_230_504#" "m1_226_2912#"
merge "PMOS_S_92403763_X1_Y1_1680779960_1680779960_0/a_200_252#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_0/a_200_252#" -3519.62 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -20720 -1806 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_0/a_200_252#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#"
merge "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_200_252#" "m1_430_3920#"
merge "m1_430_3920#" "NMOS_S_18927041_X1_Y1_1680779957_1680779960_1/a_230_504#"
merge "NMOS_S_18927041_X1_Y1_1680779957_1680779960_1/a_230_504#" "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/a_230_441#"
merge "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/a_230_441#" "m1_430_1400#"
merge "m1_430_1400#" "NMOS_S_18927041_X1_Y1_1680779957_1680779960_0/a_200_252#"
merge "NMOS_S_18927041_X1_Y1_1680779957_1680779960_0/a_200_252#" "li_1093_1411#"
merge "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_0/a_147_504#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_230_441#" -502.668 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 0 0 0 0 0 0 0 0 0 0
merge "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_230_441#" "m1_656_2912#"
merge "NMOS_S_18927041_X1_Y1_1680779957_1680779960_0/a_230_504#" "PMOS_S_92403763_X1_Y1_1680779960_1680779960_0/a_230_441#" -1217.73 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12992 -1024 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_92403763_X1_Y1_1680779960_1680779960_0/a_230_441#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_200_252#"
merge "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_200_252#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#"
merge "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_200_252#" "m1_430_2072#"
merge "m1_430_2072#" "m1_774_2072#"
merge "NMOS_S_18927041_X1_Y1_1680779957_1680779960_1/a_200_252#" "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/a_200_252#" -363.298 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -360 0 0 0 0 0 0 0 0 0 0
merge "PMOS_S_92403763_X1_Y1_1680779960_1680779960_1/a_200_252#" "m1_430_560#"
merge "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_0/a_230_504#" "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_230_441#" -1278.95 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12992 -1024 0 0 0 0 0 0 0 0 0 0
merge "PMOS_4T_96318590_X1_Y1_1680779959_1680779960_0/a_230_441#" "m1_430_3080#"
merge "m1_430_3080#" "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_147_504#"
merge "NMOS_4T_61184386_X1_Y1_1680779956_1680779960_1/a_147_504#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_147_441#"
merge "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/a_147_441#" "m1_312_2828#"
merge "PMOS_S_92403763_X1_Y1_1680779960_1680779960_0/w_0_0#" "PMOS_4T_75629612_X1_Y1_1680779958_1680779960_0/w_0_0#" -469.236 0 0 0 0 0 -1344 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
