# BASIC_RISCV_MYTH-PROCESSOR
VSD self guided RISCV processor design with TL-Verilog
