(edif testSRAM
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2016 11 28 22 23 20)
      (program "Xilinx ngc2edif" (version "O.76xd"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure testSRAM.ngc testSRAM.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUFT
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port T
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library testSRAM_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell testSRAM
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port ram1we
              (direction OUTPUT)
            )
            (port ram2we
              (direction OUTPUT)
            )
            (port rst
              (direction INPUT)
            )
            (port ram1en
              (direction OUTPUT)
            )
            (port ram2en
              (direction OUTPUT)
            )
            (port ram1oe
              (direction OUTPUT)
            )
            (port ram2oe
              (direction OUTPUT)
            )
            (port (array (rename ram1data "ram1data<15:0>") 16)
              (direction INOUT))
            (port (array (rename ram2addr "ram2addr<17:0>") 18)
              (direction OUTPUT))
            (port (array (rename outinstruction "outinstruction<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename ram1addr "ram1addr<17:0>") 18)
              (direction OUTPUT))
            (port (array (rename ram2data "ram2data<15:0>") 16)
              (direction INOUT))
            (port (array (rename MEM_Ry "MEM_Ry<15:0>") 16)
              (direction INPUT))
            (designator "xc3s1200e-4-fg320")
            (property TYPE (string "testSRAM") (owner "Xilinx"))
            (property BUS_INFO (string "16:INOUT:ram1data<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "18:OUTPUT:ram2addr<17:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:OUTPUT:outinstruction<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "18:OUTPUT:ram1addr<17:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INOUT:ram2data<15:0>") (owner "Xilinx"))
            (property BUS_INFO (string "16:INPUT:MEM_Ry<15:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "testSRAM_testSRAM") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename uut_state_FSM_FFd1_renamed_0 "uut/state_FSM_FFd1")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_state_FSM_FFd2_renamed_1 "uut/state_FSM_FFd2")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_state_FSM_FFd3_renamed_2 "uut/state_FSM_FFd3")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_state_FSM_FFd4_renamed_3 "uut/state_FSM_FFd4")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename uut_ram2addr_0 "uut/ram2addr_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename uut_Reginstruction_15 "uut/Reginstruction_15")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_Reginstruction_14 "uut/Reginstruction_14")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_Reginstruction_13 "uut/Reginstruction_13")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_Reginstruction_12 "uut/Reginstruction_12")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_Reginstruction_11 "uut/Reginstruction_11")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_Reginstruction_10 "uut/Reginstruction_10")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_Reginstruction_9 "uut/Reginstruction_9")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_Reginstruction_8 "uut/Reginstruction_8")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_Reginstruction_7 "uut/Reginstruction_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_Reginstruction_6 "uut/Reginstruction_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_Reginstruction_5 "uut/Reginstruction_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_Reginstruction_4 "uut/Reginstruction_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_Reginstruction_3 "uut/Reginstruction_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_Reginstruction_2 "uut/Reginstruction_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_Reginstruction_1 "uut/Reginstruction_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_Reginstruction_0 "uut/Reginstruction_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename uut_ram2oe_renamed_4 "uut/ram2oe")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename uut_ram2oe_mux00001 "uut/ram2oe_mux00001")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F2") (owner "Xilinx"))
            )
            (instance (rename rst_IBUF_renamed_5 "rst_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram2data_15_IBUF_renamed_6 "ram2data_15_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram2data_14_IBUF_renamed_7 "ram2data_14_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram2data_13_IBUF_renamed_8 "ram2data_13_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram2data_12_IBUF_renamed_9 "ram2data_12_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram2data_11_IBUF_renamed_10 "ram2data_11_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram2data_10_IBUF_renamed_11 "ram2data_10_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram2data_9_IBUF_renamed_12 "ram2data_9_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram2data_8_IBUF_renamed_13 "ram2data_8_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram2data_7_IBUF_renamed_14 "ram2data_7_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram2data_6_IBUF_renamed_15 "ram2data_6_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram2data_5_IBUF_renamed_16 "ram2data_5_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram2data_4_IBUF_renamed_17 "ram2data_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram2data_3_IBUF_renamed_18 "ram2data_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram2data_2_IBUF_renamed_19 "ram2data_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram2data_1_IBUF_renamed_20 "ram2data_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename ram2data_0_IBUF_renamed_21 "ram2data_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1data_15_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1data_14_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1data_13_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1data_12_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1data_11_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1data_10_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1data_9_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1data_8_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1data_7_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1data_6_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1data_5_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1data_4_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1data_3_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1data_2_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1data_1_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1data_0_OBUFT
              (viewRef view_1 (cellRef OBUFT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1we_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2we_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1en_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2en_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1oe_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2oe_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_17_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_16_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_15_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_14_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_13_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_12_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_11_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_10_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_9_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_8_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram2addr_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance outinstruction_15_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance outinstruction_14_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance outinstruction_13_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance outinstruction_12_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance outinstruction_11_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance outinstruction_10_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance outinstruction_9_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance outinstruction_8_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance outinstruction_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance outinstruction_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance outinstruction_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance outinstruction_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance outinstruction_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance outinstruction_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance outinstruction_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance outinstruction_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_17_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_16_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_15_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_14_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_13_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_12_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_11_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_10_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_9_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_8_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance ram1addr_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_22 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename uut_rst_inv1_INV_0 "uut/rst_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef I (instanceRef ram1data_15_OBUFT))
                (portRef I (instanceRef ram1data_14_OBUFT))
                (portRef I (instanceRef ram1data_13_OBUFT))
                (portRef I (instanceRef ram1data_12_OBUFT))
                (portRef I (instanceRef ram1data_11_OBUFT))
                (portRef I (instanceRef ram1data_10_OBUFT))
                (portRef I (instanceRef ram1data_9_OBUFT))
                (portRef I (instanceRef ram1data_8_OBUFT))
                (portRef I (instanceRef ram1data_7_OBUFT))
                (portRef I (instanceRef ram1data_6_OBUFT))
                (portRef I (instanceRef ram1data_5_OBUFT))
                (portRef I (instanceRef ram1data_4_OBUFT))
                (portRef I (instanceRef ram1data_3_OBUFT))
                (portRef I (instanceRef ram1data_2_OBUFT))
                (portRef I (instanceRef ram1data_1_OBUFT))
                (portRef I (instanceRef ram1data_0_OBUFT))
                (portRef I (instanceRef ram1en_OBUF))
                (portRef I (instanceRef ram2en_OBUF))
                (portRef I (instanceRef ram2addr_17_OBUF))
                (portRef I (instanceRef ram2addr_16_OBUF))
                (portRef I (instanceRef ram2addr_15_OBUF))
                (portRef I (instanceRef ram2addr_14_OBUF))
                (portRef I (instanceRef ram2addr_13_OBUF))
                (portRef I (instanceRef ram2addr_12_OBUF))
                (portRef I (instanceRef ram2addr_11_OBUF))
                (portRef I (instanceRef ram2addr_10_OBUF))
                (portRef I (instanceRef ram2addr_9_OBUF))
                (portRef I (instanceRef ram2addr_8_OBUF))
                (portRef I (instanceRef ram2addr_7_OBUF))
                (portRef I (instanceRef ram2addr_6_OBUF))
                (portRef I (instanceRef ram2addr_5_OBUF))
                (portRef I (instanceRef ram2addr_4_OBUF))
                (portRef I (instanceRef ram2addr_3_OBUF))
                (portRef I (instanceRef ram2addr_2_OBUF))
                (portRef I (instanceRef ram1addr_17_OBUF))
                (portRef I (instanceRef ram1addr_16_OBUF))
                (portRef I (instanceRef ram1addr_15_OBUF))
                (portRef I (instanceRef ram1addr_14_OBUF))
                (portRef I (instanceRef ram1addr_13_OBUF))
                (portRef I (instanceRef ram1addr_12_OBUF))
                (portRef I (instanceRef ram1addr_11_OBUF))
                (portRef I (instanceRef ram1addr_10_OBUF))
                (portRef I (instanceRef ram1addr_9_OBUF))
                (portRef I (instanceRef ram1addr_8_OBUF))
                (portRef I (instanceRef ram1addr_7_OBUF))
                (portRef I (instanceRef ram1addr_6_OBUF))
                (portRef I (instanceRef ram1addr_5_OBUF))
                (portRef I (instanceRef ram1addr_4_OBUF))
                (portRef I (instanceRef ram1addr_3_OBUF))
                (portRef I (instanceRef ram1addr_2_OBUF))
                (portRef I (instanceRef ram1addr_1_OBUF))
                (portRef I (instanceRef ram1addr_0_OBUF))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef D (instanceRef uut_ram2addr_0))
                (portRef T (instanceRef ram1data_15_OBUFT))
                (portRef T (instanceRef ram1data_14_OBUFT))
                (portRef T (instanceRef ram1data_13_OBUFT))
                (portRef T (instanceRef ram1data_12_OBUFT))
                (portRef T (instanceRef ram1data_11_OBUFT))
                (portRef T (instanceRef ram1data_10_OBUFT))
                (portRef T (instanceRef ram1data_9_OBUFT))
                (portRef T (instanceRef ram1data_8_OBUFT))
                (portRef T (instanceRef ram1data_7_OBUFT))
                (portRef T (instanceRef ram1data_6_OBUFT))
                (portRef T (instanceRef ram1data_5_OBUFT))
                (portRef T (instanceRef ram1data_4_OBUFT))
                (portRef T (instanceRef ram1data_3_OBUFT))
                (portRef T (instanceRef ram1data_2_OBUFT))
                (portRef T (instanceRef ram1data_1_OBUFT))
                (portRef T (instanceRef ram1data_0_OBUFT))
                (portRef I (instanceRef ram1we_OBUF))
                (portRef I (instanceRef ram2we_OBUF))
                (portRef I (instanceRef ram1oe_OBUF))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_22))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef uut_ram2oe_renamed_4))
                (portRef C (instanceRef uut_Reginstruction_0))
                (portRef C (instanceRef uut_Reginstruction_1))
                (portRef C (instanceRef uut_Reginstruction_2))
                (portRef C (instanceRef uut_Reginstruction_3))
                (portRef C (instanceRef uut_Reginstruction_4))
                (portRef C (instanceRef uut_Reginstruction_5))
                (portRef C (instanceRef uut_Reginstruction_6))
                (portRef C (instanceRef uut_Reginstruction_7))
                (portRef C (instanceRef uut_Reginstruction_8))
                (portRef C (instanceRef uut_Reginstruction_9))
                (portRef C (instanceRef uut_Reginstruction_10))
                (portRef C (instanceRef uut_Reginstruction_11))
                (portRef C (instanceRef uut_Reginstruction_12))
                (portRef C (instanceRef uut_Reginstruction_13))
                (portRef C (instanceRef uut_Reginstruction_14))
                (portRef C (instanceRef uut_Reginstruction_15))
                (portRef C (instanceRef uut_ram2addr_0))
                (portRef C (instanceRef uut_state_FSM_FFd4_renamed_3))
                (portRef C (instanceRef uut_state_FSM_FFd3_renamed_2))
                (portRef C (instanceRef uut_state_FSM_FFd2_renamed_1))
                (portRef C (instanceRef uut_state_FSM_FFd1_renamed_0))
                (portRef O (instanceRef clk_BUFGP_renamed_22))
              )
            )
            (net (rename outinstruction_0_ "outinstruction<0>")
              (joined
                (portRef (member outinstruction 15))
                (portRef O (instanceRef outinstruction_0_OBUF))
              )
            )
            (net (rename outinstruction_10_ "outinstruction<10>")
              (joined
                (portRef (member outinstruction 5))
                (portRef O (instanceRef outinstruction_10_OBUF))
              )
            )
            (net (rename outinstruction_11_ "outinstruction<11>")
              (joined
                (portRef (member outinstruction 4))
                (portRef O (instanceRef outinstruction_11_OBUF))
              )
            )
            (net (rename outinstruction_12_ "outinstruction<12>")
              (joined
                (portRef (member outinstruction 3))
                (portRef O (instanceRef outinstruction_12_OBUF))
              )
            )
            (net (rename outinstruction_13_ "outinstruction<13>")
              (joined
                (portRef (member outinstruction 2))
                (portRef O (instanceRef outinstruction_13_OBUF))
              )
            )
            (net (rename outinstruction_14_ "outinstruction<14>")
              (joined
                (portRef (member outinstruction 1))
                (portRef O (instanceRef outinstruction_14_OBUF))
              )
            )
            (net (rename outinstruction_15_ "outinstruction<15>")
              (joined
                (portRef (member outinstruction 0))
                (portRef O (instanceRef outinstruction_15_OBUF))
              )
            )
            (net (rename outinstruction_1_ "outinstruction<1>")
              (joined
                (portRef (member outinstruction 14))
                (portRef O (instanceRef outinstruction_1_OBUF))
              )
            )
            (net (rename outinstruction_2_ "outinstruction<2>")
              (joined
                (portRef (member outinstruction 13))
                (portRef O (instanceRef outinstruction_2_OBUF))
              )
            )
            (net (rename outinstruction_3_ "outinstruction<3>")
              (joined
                (portRef (member outinstruction 12))
                (portRef O (instanceRef outinstruction_3_OBUF))
              )
            )
            (net (rename outinstruction_4_ "outinstruction<4>")
              (joined
                (portRef (member outinstruction 11))
                (portRef O (instanceRef outinstruction_4_OBUF))
              )
            )
            (net (rename outinstruction_5_ "outinstruction<5>")
              (joined
                (portRef (member outinstruction 10))
                (portRef O (instanceRef outinstruction_5_OBUF))
              )
            )
            (net (rename outinstruction_6_ "outinstruction<6>")
              (joined
                (portRef (member outinstruction 9))
                (portRef O (instanceRef outinstruction_6_OBUF))
              )
            )
            (net (rename outinstruction_7_ "outinstruction<7>")
              (joined
                (portRef (member outinstruction 8))
                (portRef O (instanceRef outinstruction_7_OBUF))
              )
            )
            (net (rename outinstruction_8_ "outinstruction<8>")
              (joined
                (portRef (member outinstruction 7))
                (portRef O (instanceRef outinstruction_8_OBUF))
              )
            )
            (net (rename outinstruction_9_ "outinstruction<9>")
              (joined
                (portRef (member outinstruction 6))
                (portRef O (instanceRef outinstruction_9_OBUF))
              )
            )
            (net (rename ram1addr_0_ "ram1addr<0>")
              (joined
                (portRef (member ram1addr 17))
                (portRef O (instanceRef ram1addr_0_OBUF))
              )
            )
            (net (rename ram1addr_10_ "ram1addr<10>")
              (joined
                (portRef (member ram1addr 7))
                (portRef O (instanceRef ram1addr_10_OBUF))
              )
            )
            (net (rename ram1addr_11_ "ram1addr<11>")
              (joined
                (portRef (member ram1addr 6))
                (portRef O (instanceRef ram1addr_11_OBUF))
              )
            )
            (net (rename ram1addr_12_ "ram1addr<12>")
              (joined
                (portRef (member ram1addr 5))
                (portRef O (instanceRef ram1addr_12_OBUF))
              )
            )
            (net (rename ram1addr_13_ "ram1addr<13>")
              (joined
                (portRef (member ram1addr 4))
                (portRef O (instanceRef ram1addr_13_OBUF))
              )
            )
            (net (rename ram1addr_14_ "ram1addr<14>")
              (joined
                (portRef (member ram1addr 3))
                (portRef O (instanceRef ram1addr_14_OBUF))
              )
            )
            (net (rename ram1addr_15_ "ram1addr<15>")
              (joined
                (portRef (member ram1addr 2))
                (portRef O (instanceRef ram1addr_15_OBUF))
              )
            )
            (net (rename ram1addr_16_ "ram1addr<16>")
              (joined
                (portRef (member ram1addr 1))
                (portRef O (instanceRef ram1addr_16_OBUF))
              )
            )
            (net (rename ram1addr_17_ "ram1addr<17>")
              (joined
                (portRef (member ram1addr 0))
                (portRef O (instanceRef ram1addr_17_OBUF))
              )
            )
            (net (rename ram1addr_1_ "ram1addr<1>")
              (joined
                (portRef (member ram1addr 16))
                (portRef O (instanceRef ram1addr_1_OBUF))
              )
            )
            (net (rename ram1addr_2_ "ram1addr<2>")
              (joined
                (portRef (member ram1addr 15))
                (portRef O (instanceRef ram1addr_2_OBUF))
              )
            )
            (net (rename ram1addr_3_ "ram1addr<3>")
              (joined
                (portRef (member ram1addr 14))
                (portRef O (instanceRef ram1addr_3_OBUF))
              )
            )
            (net (rename ram1addr_4_ "ram1addr<4>")
              (joined
                (portRef (member ram1addr 13))
                (portRef O (instanceRef ram1addr_4_OBUF))
              )
            )
            (net (rename ram1addr_5_ "ram1addr<5>")
              (joined
                (portRef (member ram1addr 12))
                (portRef O (instanceRef ram1addr_5_OBUF))
              )
            )
            (net (rename ram1addr_6_ "ram1addr<6>")
              (joined
                (portRef (member ram1addr 11))
                (portRef O (instanceRef ram1addr_6_OBUF))
              )
            )
            (net (rename ram1addr_7_ "ram1addr<7>")
              (joined
                (portRef (member ram1addr 10))
                (portRef O (instanceRef ram1addr_7_OBUF))
              )
            )
            (net (rename ram1addr_8_ "ram1addr<8>")
              (joined
                (portRef (member ram1addr 9))
                (portRef O (instanceRef ram1addr_8_OBUF))
              )
            )
            (net (rename ram1addr_9_ "ram1addr<9>")
              (joined
                (portRef (member ram1addr 8))
                (portRef O (instanceRef ram1addr_9_OBUF))
              )
            )
            (net (rename ram1data_0_ "ram1data<0>")
              (joined
                (portRef (member ram1data 15))
                (portRef O (instanceRef ram1data_0_OBUFT))
              )
            )
            (net (rename ram1data_10_ "ram1data<10>")
              (joined
                (portRef (member ram1data 5))
                (portRef O (instanceRef ram1data_10_OBUFT))
              )
            )
            (net (rename ram1data_11_ "ram1data<11>")
              (joined
                (portRef (member ram1data 4))
                (portRef O (instanceRef ram1data_11_OBUFT))
              )
            )
            (net (rename ram1data_12_ "ram1data<12>")
              (joined
                (portRef (member ram1data 3))
                (portRef O (instanceRef ram1data_12_OBUFT))
              )
            )
            (net (rename ram1data_13_ "ram1data<13>")
              (joined
                (portRef (member ram1data 2))
                (portRef O (instanceRef ram1data_13_OBUFT))
              )
            )
            (net (rename ram1data_14_ "ram1data<14>")
              (joined
                (portRef (member ram1data 1))
                (portRef O (instanceRef ram1data_14_OBUFT))
              )
            )
            (net (rename ram1data_15_ "ram1data<15>")
              (joined
                (portRef (member ram1data 0))
                (portRef O (instanceRef ram1data_15_OBUFT))
              )
            )
            (net (rename ram1data_1_ "ram1data<1>")
              (joined
                (portRef (member ram1data 14))
                (portRef O (instanceRef ram1data_1_OBUFT))
              )
            )
            (net (rename ram1data_2_ "ram1data<2>")
              (joined
                (portRef (member ram1data 13))
                (portRef O (instanceRef ram1data_2_OBUFT))
              )
            )
            (net (rename ram1data_3_ "ram1data<3>")
              (joined
                (portRef (member ram1data 12))
                (portRef O (instanceRef ram1data_3_OBUFT))
              )
            )
            (net (rename ram1data_4_ "ram1data<4>")
              (joined
                (portRef (member ram1data 11))
                (portRef O (instanceRef ram1data_4_OBUFT))
              )
            )
            (net (rename ram1data_5_ "ram1data<5>")
              (joined
                (portRef (member ram1data 10))
                (portRef O (instanceRef ram1data_5_OBUFT))
              )
            )
            (net (rename ram1data_6_ "ram1data<6>")
              (joined
                (portRef (member ram1data 9))
                (portRef O (instanceRef ram1data_6_OBUFT))
              )
            )
            (net (rename ram1data_7_ "ram1data<7>")
              (joined
                (portRef (member ram1data 8))
                (portRef O (instanceRef ram1data_7_OBUFT))
              )
            )
            (net (rename ram1data_8_ "ram1data<8>")
              (joined
                (portRef (member ram1data 7))
                (portRef O (instanceRef ram1data_8_OBUFT))
              )
            )
            (net (rename ram1data_9_ "ram1data<9>")
              (joined
                (portRef (member ram1data 6))
                (portRef O (instanceRef ram1data_9_OBUFT))
              )
            )
            (net ram1en
              (joined
                (portRef ram1en)
                (portRef O (instanceRef ram1en_OBUF))
              )
            )
            (net ram1oe
              (joined
                (portRef ram1oe)
                (portRef O (instanceRef ram1oe_OBUF))
              )
            )
            (net ram1we
              (joined
                (portRef ram1we)
                (portRef O (instanceRef ram1we_OBUF))
              )
            )
            (net (rename ram2addr_0_ "ram2addr<0>")
              (joined
                (portRef (member ram2addr 17))
                (portRef O (instanceRef ram2addr_0_OBUF))
              )
            )
            (net (rename ram2addr_10_ "ram2addr<10>")
              (joined
                (portRef (member ram2addr 7))
                (portRef O (instanceRef ram2addr_10_OBUF))
              )
            )
            (net (rename ram2addr_11_ "ram2addr<11>")
              (joined
                (portRef (member ram2addr 6))
                (portRef O (instanceRef ram2addr_11_OBUF))
              )
            )
            (net (rename ram2addr_12_ "ram2addr<12>")
              (joined
                (portRef (member ram2addr 5))
                (portRef O (instanceRef ram2addr_12_OBUF))
              )
            )
            (net (rename ram2addr_13_ "ram2addr<13>")
              (joined
                (portRef (member ram2addr 4))
                (portRef O (instanceRef ram2addr_13_OBUF))
              )
            )
            (net (rename ram2addr_14_ "ram2addr<14>")
              (joined
                (portRef (member ram2addr 3))
                (portRef O (instanceRef ram2addr_14_OBUF))
              )
            )
            (net (rename ram2addr_15_ "ram2addr<15>")
              (joined
                (portRef (member ram2addr 2))
                (portRef O (instanceRef ram2addr_15_OBUF))
              )
            )
            (net (rename ram2addr_16_ "ram2addr<16>")
              (joined
                (portRef (member ram2addr 1))
                (portRef O (instanceRef ram2addr_16_OBUF))
              )
            )
            (net (rename ram2addr_17_ "ram2addr<17>")
              (joined
                (portRef (member ram2addr 0))
                (portRef O (instanceRef ram2addr_17_OBUF))
              )
            )
            (net (rename ram2addr_1_ "ram2addr<1>")
              (joined
                (portRef (member ram2addr 16))
                (portRef O (instanceRef ram2addr_1_OBUF))
              )
            )
            (net (rename ram2addr_2_ "ram2addr<2>")
              (joined
                (portRef (member ram2addr 15))
                (portRef O (instanceRef ram2addr_2_OBUF))
              )
            )
            (net (rename ram2addr_3_ "ram2addr<3>")
              (joined
                (portRef (member ram2addr 14))
                (portRef O (instanceRef ram2addr_3_OBUF))
              )
            )
            (net (rename ram2addr_4_ "ram2addr<4>")
              (joined
                (portRef (member ram2addr 13))
                (portRef O (instanceRef ram2addr_4_OBUF))
              )
            )
            (net (rename ram2addr_5_ "ram2addr<5>")
              (joined
                (portRef (member ram2addr 12))
                (portRef O (instanceRef ram2addr_5_OBUF))
              )
            )
            (net (rename ram2addr_6_ "ram2addr<6>")
              (joined
                (portRef (member ram2addr 11))
                (portRef O (instanceRef ram2addr_6_OBUF))
              )
            )
            (net (rename ram2addr_7_ "ram2addr<7>")
              (joined
                (portRef (member ram2addr 10))
                (portRef O (instanceRef ram2addr_7_OBUF))
              )
            )
            (net (rename ram2addr_8_ "ram2addr<8>")
              (joined
                (portRef (member ram2addr 9))
                (portRef O (instanceRef ram2addr_8_OBUF))
              )
            )
            (net (rename ram2addr_9_ "ram2addr<9>")
              (joined
                (portRef (member ram2addr 8))
                (portRef O (instanceRef ram2addr_9_OBUF))
              )
            )
            (net (rename ram2data_0_ "ram2data<0>")
              (joined
                (portRef (member ram2data 15))
                (portRef I (instanceRef ram2data_0_IBUF_renamed_21))
              )
            )
            (net (rename ram2data_10_ "ram2data<10>")
              (joined
                (portRef (member ram2data 5))
                (portRef I (instanceRef ram2data_10_IBUF_renamed_11))
              )
            )
            (net (rename ram2data_11_ "ram2data<11>")
              (joined
                (portRef (member ram2data 4))
                (portRef I (instanceRef ram2data_11_IBUF_renamed_10))
              )
            )
            (net (rename ram2data_12_ "ram2data<12>")
              (joined
                (portRef (member ram2data 3))
                (portRef I (instanceRef ram2data_12_IBUF_renamed_9))
              )
            )
            (net (rename ram2data_13_ "ram2data<13>")
              (joined
                (portRef (member ram2data 2))
                (portRef I (instanceRef ram2data_13_IBUF_renamed_8))
              )
            )
            (net (rename ram2data_14_ "ram2data<14>")
              (joined
                (portRef (member ram2data 1))
                (portRef I (instanceRef ram2data_14_IBUF_renamed_7))
              )
            )
            (net (rename ram2data_15_ "ram2data<15>")
              (joined
                (portRef (member ram2data 0))
                (portRef I (instanceRef ram2data_15_IBUF_renamed_6))
              )
            )
            (net (rename ram2data_1_ "ram2data<1>")
              (joined
                (portRef (member ram2data 14))
                (portRef I (instanceRef ram2data_1_IBUF_renamed_20))
              )
            )
            (net (rename ram2data_2_ "ram2data<2>")
              (joined
                (portRef (member ram2data 13))
                (portRef I (instanceRef ram2data_2_IBUF_renamed_19))
              )
            )
            (net (rename ram2data_3_ "ram2data<3>")
              (joined
                (portRef (member ram2data 12))
                (portRef I (instanceRef ram2data_3_IBUF_renamed_18))
              )
            )
            (net (rename ram2data_4_ "ram2data<4>")
              (joined
                (portRef (member ram2data 11))
                (portRef I (instanceRef ram2data_4_IBUF_renamed_17))
              )
            )
            (net (rename ram2data_5_ "ram2data<5>")
              (joined
                (portRef (member ram2data 10))
                (portRef I (instanceRef ram2data_5_IBUF_renamed_16))
              )
            )
            (net (rename ram2data_6_ "ram2data<6>")
              (joined
                (portRef (member ram2data 9))
                (portRef I (instanceRef ram2data_6_IBUF_renamed_15))
              )
            )
            (net (rename ram2data_7_ "ram2data<7>")
              (joined
                (portRef (member ram2data 8))
                (portRef I (instanceRef ram2data_7_IBUF_renamed_14))
              )
            )
            (net (rename ram2data_8_ "ram2data<8>")
              (joined
                (portRef (member ram2data 7))
                (portRef I (instanceRef ram2data_8_IBUF_renamed_13))
              )
            )
            (net (rename ram2data_9_ "ram2data<9>")
              (joined
                (portRef (member ram2data 6))
                (portRef I (instanceRef ram2data_9_IBUF_renamed_12))
              )
            )
            (net ram2data_0_IBUF
              (joined
                (portRef D (instanceRef uut_Reginstruction_0))
                (portRef O (instanceRef ram2data_0_IBUF_renamed_21))
              )
            )
            (net ram2data_10_IBUF
              (joined
                (portRef D (instanceRef uut_Reginstruction_10))
                (portRef O (instanceRef ram2data_10_IBUF_renamed_11))
              )
            )
            (net ram2data_11_IBUF
              (joined
                (portRef D (instanceRef uut_Reginstruction_11))
                (portRef O (instanceRef ram2data_11_IBUF_renamed_10))
              )
            )
            (net ram2data_12_IBUF
              (joined
                (portRef D (instanceRef uut_Reginstruction_12))
                (portRef O (instanceRef ram2data_12_IBUF_renamed_9))
              )
            )
            (net ram2data_13_IBUF
              (joined
                (portRef D (instanceRef uut_Reginstruction_13))
                (portRef O (instanceRef ram2data_13_IBUF_renamed_8))
              )
            )
            (net ram2data_14_IBUF
              (joined
                (portRef D (instanceRef uut_Reginstruction_14))
                (portRef O (instanceRef ram2data_14_IBUF_renamed_7))
              )
            )
            (net ram2data_15_IBUF
              (joined
                (portRef D (instanceRef uut_Reginstruction_15))
                (portRef O (instanceRef ram2data_15_IBUF_renamed_6))
              )
            )
            (net ram2data_1_IBUF
              (joined
                (portRef D (instanceRef uut_Reginstruction_1))
                (portRef O (instanceRef ram2data_1_IBUF_renamed_20))
              )
            )
            (net ram2data_2_IBUF
              (joined
                (portRef D (instanceRef uut_Reginstruction_2))
                (portRef O (instanceRef ram2data_2_IBUF_renamed_19))
              )
            )
            (net ram2data_3_IBUF
              (joined
                (portRef D (instanceRef uut_Reginstruction_3))
                (portRef O (instanceRef ram2data_3_IBUF_renamed_18))
              )
            )
            (net ram2data_4_IBUF
              (joined
                (portRef D (instanceRef uut_Reginstruction_4))
                (portRef O (instanceRef ram2data_4_IBUF_renamed_17))
              )
            )
            (net ram2data_5_IBUF
              (joined
                (portRef D (instanceRef uut_Reginstruction_5))
                (portRef O (instanceRef ram2data_5_IBUF_renamed_16))
              )
            )
            (net ram2data_6_IBUF
              (joined
                (portRef D (instanceRef uut_Reginstruction_6))
                (portRef O (instanceRef ram2data_6_IBUF_renamed_15))
              )
            )
            (net ram2data_7_IBUF
              (joined
                (portRef D (instanceRef uut_Reginstruction_7))
                (portRef O (instanceRef ram2data_7_IBUF_renamed_14))
              )
            )
            (net ram2data_8_IBUF
              (joined
                (portRef D (instanceRef uut_Reginstruction_8))
                (portRef O (instanceRef ram2data_8_IBUF_renamed_13))
              )
            )
            (net ram2data_9_IBUF
              (joined
                (portRef D (instanceRef uut_Reginstruction_9))
                (portRef O (instanceRef ram2data_9_IBUF_renamed_12))
              )
            )
            (net ram2en
              (joined
                (portRef ram2en)
                (portRef O (instanceRef ram2en_OBUF))
              )
            )
            (net ram2oe
              (joined
                (portRef ram2oe)
                (portRef O (instanceRef ram2oe_OBUF))
              )
            )
            (net ram2we
              (joined
                (portRef ram2we)
                (portRef O (instanceRef ram2we_OBUF))
              )
            )
            (net rst
              (joined
                (portRef rst)
                (portRef I (instanceRef rst_IBUF_renamed_5))
              )
            )
            (net rst_IBUF
              (joined
                (portRef O (instanceRef rst_IBUF_renamed_5))
                (portRef I (instanceRef uut_rst_inv1_INV_0))
              )
            )
            (net (rename uut_Reginstruction_0_ "uut/Reginstruction<0>")
              (joined
                (portRef Q (instanceRef uut_Reginstruction_0))
                (portRef I (instanceRef outinstruction_0_OBUF))
              )
            )
            (net (rename uut_Reginstruction_1_ "uut/Reginstruction<1>")
              (joined
                (portRef Q (instanceRef uut_Reginstruction_1))
                (portRef I (instanceRef outinstruction_1_OBUF))
              )
            )
            (net (rename uut_Reginstruction_10_ "uut/Reginstruction<10>")
              (joined
                (portRef Q (instanceRef uut_Reginstruction_10))
                (portRef I (instanceRef outinstruction_10_OBUF))
              )
            )
            (net (rename uut_Reginstruction_11_ "uut/Reginstruction<11>")
              (joined
                (portRef Q (instanceRef uut_Reginstruction_11))
                (portRef I (instanceRef outinstruction_11_OBUF))
              )
            )
            (net (rename uut_Reginstruction_12_ "uut/Reginstruction<12>")
              (joined
                (portRef Q (instanceRef uut_Reginstruction_12))
                (portRef I (instanceRef outinstruction_12_OBUF))
              )
            )
            (net (rename uut_Reginstruction_13_ "uut/Reginstruction<13>")
              (joined
                (portRef Q (instanceRef uut_Reginstruction_13))
                (portRef I (instanceRef outinstruction_13_OBUF))
              )
            )
            (net (rename uut_Reginstruction_14_ "uut/Reginstruction<14>")
              (joined
                (portRef Q (instanceRef uut_Reginstruction_14))
                (portRef I (instanceRef outinstruction_14_OBUF))
              )
            )
            (net (rename uut_Reginstruction_15_ "uut/Reginstruction<15>")
              (joined
                (portRef Q (instanceRef uut_Reginstruction_15))
                (portRef I (instanceRef outinstruction_15_OBUF))
              )
            )
            (net (rename uut_Reginstruction_2_ "uut/Reginstruction<2>")
              (joined
                (portRef Q (instanceRef uut_Reginstruction_2))
                (portRef I (instanceRef outinstruction_2_OBUF))
              )
            )
            (net (rename uut_Reginstruction_3_ "uut/Reginstruction<3>")
              (joined
                (portRef Q (instanceRef uut_Reginstruction_3))
                (portRef I (instanceRef outinstruction_3_OBUF))
              )
            )
            (net (rename uut_Reginstruction_4_ "uut/Reginstruction<4>")
              (joined
                (portRef Q (instanceRef uut_Reginstruction_4))
                (portRef I (instanceRef outinstruction_4_OBUF))
              )
            )
            (net (rename uut_Reginstruction_5_ "uut/Reginstruction<5>")
              (joined
                (portRef Q (instanceRef uut_Reginstruction_5))
                (portRef I (instanceRef outinstruction_5_OBUF))
              )
            )
            (net (rename uut_Reginstruction_6_ "uut/Reginstruction<6>")
              (joined
                (portRef Q (instanceRef uut_Reginstruction_6))
                (portRef I (instanceRef outinstruction_6_OBUF))
              )
            )
            (net (rename uut_Reginstruction_7_ "uut/Reginstruction<7>")
              (joined
                (portRef Q (instanceRef uut_Reginstruction_7))
                (portRef I (instanceRef outinstruction_7_OBUF))
              )
            )
            (net (rename uut_Reginstruction_8_ "uut/Reginstruction<8>")
              (joined
                (portRef Q (instanceRef uut_Reginstruction_8))
                (portRef I (instanceRef outinstruction_8_OBUF))
              )
            )
            (net (rename uut_Reginstruction_9_ "uut/Reginstruction<9>")
              (joined
                (portRef Q (instanceRef uut_Reginstruction_9))
                (portRef I (instanceRef outinstruction_9_OBUF))
              )
            )
            (net (rename uut_ram2addr_0_ "uut/ram2addr<0>")
              (joined
                (portRef Q (instanceRef uut_ram2addr_0))
                (portRef I (instanceRef ram2addr_1_OBUF))
                (portRef I (instanceRef ram2addr_0_OBUF))
              )
            )
            (net (rename uut_ram2oe "uut/ram2oe")
              (joined
                (portRef Q (instanceRef uut_ram2oe_renamed_4))
                (portRef I0 (instanceRef uut_ram2oe_mux00001))
                (portRef I (instanceRef ram2oe_OBUF))
              )
            )
            (net (rename uut_ram2oe_mux0000 "uut/ram2oe_mux0000")
              (joined
                (portRef D (instanceRef uut_ram2oe_renamed_4))
                (portRef O (instanceRef uut_ram2oe_mux00001))
              )
            )
            (net (rename uut_rst_inv "uut/rst_inv")
              (joined
                (portRef CLR (instanceRef uut_ram2addr_0))
                (portRef CLR (instanceRef uut_Reginstruction_0))
                (portRef CLR (instanceRef uut_Reginstruction_1))
                (portRef CLR (instanceRef uut_Reginstruction_2))
                (portRef CLR (instanceRef uut_Reginstruction_3))
                (portRef CLR (instanceRef uut_Reginstruction_4))
                (portRef CLR (instanceRef uut_Reginstruction_5))
                (portRef CLR (instanceRef uut_Reginstruction_6))
                (portRef CLR (instanceRef uut_Reginstruction_7))
                (portRef CLR (instanceRef uut_Reginstruction_8))
                (portRef CLR (instanceRef uut_Reginstruction_9))
                (portRef CLR (instanceRef uut_Reginstruction_10))
                (portRef CLR (instanceRef uut_Reginstruction_11))
                (portRef CLR (instanceRef uut_Reginstruction_12))
                (portRef CLR (instanceRef uut_Reginstruction_13))
                (portRef CLR (instanceRef uut_Reginstruction_14))
                (portRef CLR (instanceRef uut_Reginstruction_15))
                (portRef PRE (instanceRef uut_ram2oe_renamed_4))
                (portRef PRE (instanceRef uut_state_FSM_FFd4_renamed_3))
                (portRef CLR (instanceRef uut_state_FSM_FFd1_renamed_0))
                (portRef CLR (instanceRef uut_state_FSM_FFd2_renamed_1))
                (portRef CLR (instanceRef uut_state_FSM_FFd3_renamed_2))
                (portRef O (instanceRef uut_rst_inv1_INV_0))
              )
            )
            (net (rename uut_state_FSM_FFd1 "uut/state_FSM_FFd1")
              (joined
                (portRef D (instanceRef uut_state_FSM_FFd4_renamed_3))
                (portRef Q (instanceRef uut_state_FSM_FFd1_renamed_0))
              )
            )
            (net (rename uut_state_FSM_FFd2 "uut/state_FSM_FFd2")
              (joined
                (portRef CE (instanceRef uut_Reginstruction_0))
                (portRef CE (instanceRef uut_Reginstruction_1))
                (portRef CE (instanceRef uut_Reginstruction_2))
                (portRef CE (instanceRef uut_Reginstruction_3))
                (portRef CE (instanceRef uut_Reginstruction_4))
                (portRef CE (instanceRef uut_Reginstruction_5))
                (portRef CE (instanceRef uut_Reginstruction_6))
                (portRef CE (instanceRef uut_Reginstruction_7))
                (portRef CE (instanceRef uut_Reginstruction_8))
                (portRef CE (instanceRef uut_Reginstruction_9))
                (portRef CE (instanceRef uut_Reginstruction_10))
                (portRef CE (instanceRef uut_Reginstruction_11))
                (portRef CE (instanceRef uut_Reginstruction_12))
                (portRef CE (instanceRef uut_Reginstruction_13))
                (portRef CE (instanceRef uut_Reginstruction_14))
                (portRef CE (instanceRef uut_Reginstruction_15))
                (portRef Q (instanceRef uut_state_FSM_FFd2_renamed_1))
                (portRef D (instanceRef uut_state_FSM_FFd1_renamed_0))
                (portRef I2 (instanceRef uut_ram2oe_mux00001))
              )
            )
            (net (rename uut_state_FSM_FFd3 "uut/state_FSM_FFd3")
              (joined
                (portRef CE (instanceRef uut_ram2addr_0))
                (portRef Q (instanceRef uut_state_FSM_FFd3_renamed_2))
                (portRef D (instanceRef uut_state_FSM_FFd2_renamed_1))
                (portRef I1 (instanceRef uut_ram2oe_mux00001))
              )
            )
            (net (rename uut_state_FSM_FFd4 "uut/state_FSM_FFd4")
              (joined
                (portRef Q (instanceRef uut_state_FSM_FFd4_renamed_3))
                (portRef D (instanceRef uut_state_FSM_FFd3_renamed_2))
              )
            )
          )
      )
    )
  )

  (design testSRAM
    (cellRef testSRAM
      (libraryRef testSRAM_lib)
    )
    (property PART (string "xc3s1200e-4-fg320") (owner "Xilinx"))
  )
)

