Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto a0afbf65a9d74b42a9badcda6f121d73 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot draw_rect_ctl_test_behav xil_defaultlib.draw_rect_ctl_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.draw_rect_ctl_tb
Compiling module xil_defaultlib.draw_rect_ctl
Compiling module xil_defaultlib.draw_rect_ctl_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot draw_rect_ctl_test_behav
