# Lab 11_ Sequential System Design Using ASM Charts

This lab introduces the Algorithmic State Machine (ASM) chart technique

The major to take away this lab is able to use the ASM charts to design sequential systems



## 11-part 1: ASM Charts

#### Verilog code

![1558455283962](1558455283962.png)

![1558455306756](1558455306756.png)

#### RTL Schematic Screen Shot

![1558455237995](1558455237995.png)

#### Implementation Device screen shot zoomed in on something interesting

![1558455195220](1558455195220.png)

#### Testing

timing diagram

![1558455474118](1558455474118.png)





## 	11-1-1 Multiplier 3x3

#### Verilog code 

![1558459361497](1558459361497.png)

![1558459393296](1558459393296.png)

![1558459430763](1558459430763.png)

![1558459456385](1558459456385.png)

#### RTL Schematic Screen Shot

![1558459511708](1558459511708.png)

#### Implementation Device screen shot zoomed in on something interesting

![1558458938060](1558458938060.png)

![1558459156130](1558459156130.png)

![1558459198673](1558459198673.png)

![1558459240484](1558459240484.png)

#### Testing

![1558460752416](1558460752416.png)

#### Prompt



## 11-1-2 

#### Verilog code



#### RTL Schematic Screen Shot



#### Implementation Device screen shot zoomed in on something interesting



#### Testing



#### Prompt





## 11-part 2: Sequential System Design Using ASM Chart

## 11-3-1 

#### Verilog code



#### RTL Schematic Screen Shot



#### Implementation Device screen shot zoomed in on something interesting



#### Testing



#### Prompt

