
- title: "Comparing Reinforcement Learning Methods for Sparse vs. Dense Rewards"
  summary: "Benchmarked PPO, DDPG, SAC, and TD3 policies on a 1,000 sample states from the Point Maze environment."
  highlight: ""
  link: "https://github.com/AdrS/cs234-project"
  linkText: "View Code"
  weight: 1

- title: "Link Prediction on MIND Dataset with PyG"
  summary: "Built a graph neural network recommender system on the Microsoft News Dataset (MIND) to learn user-article click behavior. "
  highlight: ""
  link: "https://medium.com/stanford-cs224w/link-prediction-on-mind-dataset-with-pyg-5ade4214f823"
  linkText: "View Report"
  weight: 2

- title: "Price-Pure Prediction of Daily Price Changes in Binary Event Contracts"
  summary: "Forecasted daily price changes in binary event contracts backtesting on 10K+ time-series samples from Kalshi. "
  highlight: ""
  link: "https://github.com/molofsky/forecasting-kalshi"
  linkText: "View Code"
  weight: 3

- title: "Convolutional Neural Network Accelerator"
  summary: "Developed a ResNet-18 hardware accelerator with a systolic array, FIFO buffering, and banked memory hierarchy."
  highlight: ""
  link: ""
  linkText: ""
  weight: 4


- title: "Micropolygon Rasterization Accelerator"
  summary: "Designed a rasterization hardware accelerator with micropolygon bounding, edge traversal, and backface culling."
  highlight: ""
  link: ""
  linkText: ""
  weight: 5

- title: "Five-Stage Pipelined MIPS Processor"
  summary: "Developed a five-stage pipelined processor for the MIPS ISA with hazard detection, forwarding, and stall control."
  highlight: ""
  link: ""
  linkText: ""
  weight: 6

- title: "Register Renaming in a RISC-V Processor"
  summary: "Implemented register renaming logic in a pipelined RISC-V processor to eliminate write after write and write after read hazards."
  highlight: ""
  link: ""
  linkText: ""
  weight: 7

- title: "Performance Tradeoffs of Error-Correcting Codes within Network Routers"
  summary: "Benchmarked parity, checksum, and Hamming error-correcting codes in 8×8 2D Torus routers using BookSim."
  highlight: ""
  link: ""
  linkText: ""
  weight: 8


- title: "Formalizing Intel’s Remote Action Request"
  summary: "Defined Intel’s Remote Action Request for remote TLB shootdowns through memory transiency models."
  link: ""
  linkText: ""
  weight: 9