Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Apr 17 19:21:41 2022
| Host         : Brent_laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   158 |
|    Minimum number of control sets                        |   158 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   312 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   158 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |    16 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    39 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     3 |
| >= 16              |    67 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             559 |          184 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |             181 |           80 |
| Yes          | No                    | No                     |            1104 |          354 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             918 |          282 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                     Clock Signal                     |                                                                                                    Enable Signal                                                                                                   |                                                                                             Set/Reset Signal                                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/E[0]                                                                                                                                                       |                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                    |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/internal_full_n_reg_0                                                                                                                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/select_ln1592_reg_3301                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                           |                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                    | design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/in0                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternDPColorSquare_fu_933/DPtpgBarSelYuv_709_y_U/E[0]                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternDPColorSquare_fu_933/DPtpgBarArray_U/ap_enable_reg_pp0_iter13_reg  |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                    | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                    | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                          |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                      |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                    |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternDPColorSquare_fu_933/grp_tpgPatternDPColorSquare_fu_933_ap_ready             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternDPColorSquare_fu_933/xCount_V_1[9]                                 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                    | design_1_i/rgb2dvi_0/U0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages[1]                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_CS_fsm_reg[3]_0                                                                         |                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_CS_fsm_reg[3]_0                                                                         | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[1]_3                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_139/E[0]                                                                   | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_178/icmp_ln729_reg_847_reg[0]_1[0]                                                             | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                     |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/E[0]                                                                                                                                                                          |                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]                                  | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId_reg[0]_8                                                                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternDPColorSquare_fu_933/grp_tpgPatternDPColorSquare_fu_933_ap_ready             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternDPColorSquare_fu_933/xCount_V_1[5]_i_1_n_3                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternDPColorSquare_fu_933/yCount_V_1                                              | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternDPColorSquare_fu_933/yCount_V_1[5]_i_1_n_3                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ier12_out                                                                                                                                                                 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                        | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/internal_full_n_reg_0                                                                                                                                                         | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/trunc_ln320_reg_3294[7]_i_1_n_3                                                  |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/internal_full_n_reg_0                                                                                                                                                         |                                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                           |                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                           |                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                       |                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                           | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/zonePlateVAddr0                                                                            | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_CS_fsm_reg[3]_9                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                            | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_colorFormat[7]_i_1_n_3                                                                                                                                                    | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/zonePlateVAddr0                                                                            |                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_maskId[7]_i_1_n_3                                                                                                                                                         | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_v_tpgHlsDataFlow_fu_323_ap_start_reg_reg_1[0]                                          |                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/internal_full_n_reg[0]                                                                     |                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_motionSpeed[7]_i_1_n_3                                                                                                                                                    | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ovrlayId[7]_i_1_n_3                                                                                                                                                       | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/waddr                                                                                                                                                                         |                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpYUVCoef[7]_i_1_n_3                                                                                                                                                      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bckgndId[7]_i_1_n_3                                                                                                                                                       | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_dpDynamicRange[7]_i_1_n_3                                                                                                                                                 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/bckgndYUV_U/internal_full_n_reg_1[0]                                                                                                                           | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/select_ln320_reg_3398                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/bckgndYUV_U/internal_full_n_reg_1[0]                                                                                                                           | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/select_ln1266_reg_3312                                                           |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/bckgndYUV_U/internal_full_n_reg_2[0]                                                                                                                           | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/tpgSinTableArray_9bit_U/internal_full_n_reg_0[0]                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/bckgndYUV_U/internal_full_n_reg_2[0]                                                                                                                           | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/tpgSinTableArray_9bit_U/SS[0]                                                    |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/bckgndYUV_U/internal_full_n_reg_2[0]                                                                                                                           | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/tpgSinTableArray_9bit_U/internal_full_n_reg[0]                                   |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_CS_fsm_reg[3]_4[0]                                                                      |                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_CS_fsm_reg[3]_7[0]                                                                      |                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_CS_fsm_reg[3]_1[0]                                                                      |                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_CS_fsm_reg[3]_3[0]                                                                      |                                                                                                                                                                                                          |                5 |              8 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_CS_fsm_reg[3]_5[0]                                                                      |                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/ap_enable_reg_pp0_iter13_reg_2[0]                                                          |                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_v_tpgHlsDataFlow_fu_323_ap_start_reg_reg_0[0]                                          |                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/ap_CS_fsm_state1                                                                                                                              |                                                                                                                                                                                                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/ap_CS_fsm_state1                                                                                                                              | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/select_ln321_reg_1203                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/hdata0                                                                                                                                        |                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/rampVal_20                                                                                                                                    |                                                                                                                                                                                                          |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/rampVal_10                                                                                                                                    |                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                         |                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                     |                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/y_fu_2480                                                                                                                                     |                                                                                                                                                                                                          |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                    | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                            |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                     |                7 |             10 |         1.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_2_n_3                                     | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/xCount_V_2[9]_i_1_n_3                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCheckerBoard_fu_976/yCount_V_3                                               | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCheckerBoard_fu_976/yCount_V_3[9]_i_1_n_3                          |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1258_1_reg_32590                                                                     |                                                                                                                                                                                                          |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternTartanColorBars_fu_1007/yCount_V                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternTartanColorBars_fu_1007/yCount_V[9]_i_1_n_3                        |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/yCount_V_2[9]_i_2_n_3                                     | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCrossHatch_fu_1038/yCount_V_20                                     |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                    | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/pDataOutRaw[9]_i_1__1_n_0                                                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCheckerBoard_fu_976/grp_tpgPatternCheckerBoard_fu_976_ap_ready               | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternCheckerBoard_fu_976/xCount_V_3[9]_i_1_n_3                          |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                    | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]_0[0]                             |                                                                                                                                                                                                          |                7 |             11 |         1.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/grp_v_tpgHlsDataFlow_fu_323_ap_start_reg_reg[0]   |                                                                                                                                                                                                          |                7 |             11 |         1.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                |                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_139/ap_CS_fsm_reg[3]_2[0]                                                  | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/MultiPixStream2AXIvideo_U0/ap_NS_fsm19_out                                                                                                           |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                       | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                  |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                  |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternTartanColorBars_fu_1007/xCount_V[9]_i_2_n_3                                  | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternTartanColorBars_fu_1007/ap_phi_reg_pp0_iter1_hBarSel_loc_1_reg_210 |                5 |             13 |         2.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/ar_hs                                                                                                                                                                         | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/rdata[15]_i_1_n_3                                                                                                                                                   |                6 |             13 |         2.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                 |                                                                                                                                                                                                          |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_139/j_fu_1080                                                              | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_139/ap_NS_fsm112_out                                             |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                        | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                      |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                          |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                  |                                                                                                                                                                                                          |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternTartanColorBars_fu_1007/tpgBarSelYuv_y22_U/E[0]                              |                                                                                                                                                                                                          |                6 |             15 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                              |                                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/and_ln1292_reg_3183_pp0_iter4_reg_reg[0]__0_0[0]                                           |                                                                                                                                                                                                          |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContDelta[15]_i_1_n_3                                                                                                                                            | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContDelta[15]_i_1_n_3                                                                                                                                            | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateVerContStart[15]_i_1_n_3                                                                                                                                            | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/y_fu_2480                                                                                                                                     | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/ap_NS_fsm18_out                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_ZplateHorContStart[15]_i_1_n_3                                                                                                                                            | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairY[15]_i_1_n_3                                                                                                                                                    | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_field_id[15]_i_1_n_3                                                                                                                                                      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_178_ap_start_reg0                                                                              | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgForeground_U0/ap_NS_fsm12_out                                                                                                                     |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgForeground_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                         |                                                                                                                                                                                                          |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorR[15]_i_1_n_3                                                                                                                                                     | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_bck_motion_en[15]_i_1_n_3                                                                                                                                                 | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxSize[15]_i_1_n_3                                                                                                                                                       | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                            |                                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_178/flow_control_loop_pipe_sequential_init_U/E[0]                                              | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_178/flow_control_loop_pipe_sequential_init_U/SR[0]                                   |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorG[15]_i_1_n_3                                                                                                                                                     | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_boxColorB[15]_i_1_n_3                                                                                                                                                     | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_crossHairX[15]_i_1_n_3                                                                                                                                                    | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_height[15]_i_1_n_3                                                                                                                                                        | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/int_width[15]_i_1_n_3                                                                                                                                                         | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/phi_mul_fu_446                                                                             | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1                  |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                    |                                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/add_ln1259_reg_32530                                                                       |                                                                                                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/E[0]                                              | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/SR[0]                                   |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[3]_1[0]                             |                                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/flow_control_loop_pipe_sequential_init_U/grp_v_tpgHlsDataFlow_fu_323_ap_start_reg_reg_0[0] |                                                                                                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                            |                                                                                                                                                                                                          |                8 |             17 |         2.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/bckgndYUV_U/internal_full_n_reg_1[0]                                                                                                                           |                                                                                                                                                                                                          |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/bckgndYUV_U/p_54_in                                                                                                                                            |                                                                                                                                                                                                          |                6 |             17 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                              |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_178/ap_block_pp0_stage0_subdone                                                                |                                                                                                                                                                                                          |                8 |             19 |         2.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/tpgBarSelYuv_y_U/E[0]                                                                      |                                                                                                                                                                                                          |                9 |             19 |         2.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/bckgndYUV_U/E[0]                                                                                                                                               | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |               12 |             19 |         1.58 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                              |                                                                                                                                                                                                          |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                              | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             21 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_178/ap_condition_308                                                                           |                                                                                                                                                                                                          |               10 |             24 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_178/pixIn_val_V_reg_895[7]_i_1_n_3                                                             |                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_178/shiftReg_ce                                                                                |                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/internal_full_n_reg[0]                                                                                                                                                        |                                                                                                                                                                                                          |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_tpgPatternDPColorSquare_fu_933/DPtpgBarSelYuv_709_y_U/E[0]                             |                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                    |                                                                                                                                                                                                          |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                    |                                                                                                                                                                                                          |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                    | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/shiftReg_ce                                                                                |                                                                                                                                                                                                          |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                   | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                        |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_422/grp_reg_int_s_fu_1458/ap_ce_reg                                                            |                                                                                                                                                                                                          |               11 |             26 |         2.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                       |                                                                                                                                                                                                          |                7 |             28 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                           |                                                                                                                                                                                                          |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                       |                                                                                                                                                                                                          |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                       |                                                                                                                                                                                                          |                6 |             28 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                  |                                                                                                                                                                                                          |                6 |             29 |         4.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                         |                                                                                                                                                                                                          |                6 |             29 |         4.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                     | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/E[0]                                                                                                                                                       | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/count_new_0_reg_312                                                                                                                              |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_178/flow_control_loop_pipe_sequential_init_U/start_once_reg_reg[0]                             |                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                  |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/count0                                                                                                                                                                                     |                                                                                                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                    | design_1_i/rgb2dvi_0/U0/DataEncoders[0].DataEncoder/SR[0]                                                                                                                                                |               17 |             32 |         1.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_178/flow_control_loop_pipe_sequential_init_U/ap_CS_fsm_reg[2][0]                               |                                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/count_new_0_reg_312                                                                                                                                        | design_1_i/v_tpg_0/inst/grp_reg_unsigned_short_s_fu_539/s                                                                                                                                                |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/bckgndYUV_U/bSerie_V0                                                                                                                                          |                                                                                                                                                                                                          |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                  |               26 |             60 |         2.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                    | design_1_i/v_tpg_0/inst/CTRL_s_axi_U/SS[0]                                                                                                                                                               |               27 |             62 |         2.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK1_BUFG |                                                                                                                                                                                                                    |                                                                                                                                                                                                          |               68 |            240 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      | design_1_i/v_tpg_0/inst/grp_v_tpgHlsDataFlow_fu_323/bckgndYUV_U/E[0]                                                                                                                                               |                                                                                                                                                                                                          |               43 |            255 |         5.93 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0      |                                                                                                                                                                                                                    |                                                                                                                                                                                                          |              117 |            320 |         2.74 |
+------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


