Analysis & Synthesis report for Interleaver
Sat Sep 24 23:27:43 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |deinterleaver|current_s
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|altsyncram_4qo2:altsyncram1
 17. Parameter Settings for User Entity Instance: Top-level Entity: |deinterleaver
 18. Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "ram:ram_inst"
 21. In-System Memory Content Editor Settings
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Sep 24 23:27:43 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; Interleaver                                 ;
; Top-level Entity Name              ; deinterleaver                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 426                                         ;
;     Total combinational functions  ; 395                                         ;
;     Dedicated logic registers      ; 129                                         ;
; Total registers                    ; 129                                         ;
; Total pins                         ; 47                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 32,768                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE6F17I8L       ;                    ;
; Top-level entity name                                                      ; deinterleaver      ; Interleaver        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; 4                  ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                              ; Library     ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+
; ram.vhd                                                            ; yes             ; User Wizard-Generated File                   ; C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd                                                            ;             ;
; deinterleaver.vhd                                                  ; yes             ; User VHDL File                               ; C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd                                                  ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                        ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                 ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                           ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                        ;             ;
; aglobal160.inc                                                     ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                        ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                         ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc                                                            ;             ;
; altram.inc                                                         ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc                                                            ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                                 ; c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc                                                          ;             ;
; db/altsyncram_hcr3.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_hcr3.tdf                                             ;             ;
; db/altsyncram_4qo2.tdf                                             ; yes             ; Auto-Generated Megafunction                  ; C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_4qo2.tdf                                             ;             ;
; sld_mod_ram_rom.vhd                                                ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd                                                   ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                         ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                     ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                        ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                           ; altera_sld  ;
; db/ip/sldb79c33a9/alt_sld_fab.v                                    ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction                       ; c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                      ;             ;
+--------------------------------------------------------------------+-----------------+----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+-------------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 426                      ;
;                                             ;                          ;
; Total combinational functions               ; 395                      ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 137                      ;
;     -- 3 input functions                    ; 142                      ;
;     -- <=2 input functions                  ; 116                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 328                      ;
;     -- arithmetic mode                      ; 67                       ;
;                                             ;                          ;
; Total registers                             ; 129                      ;
;     -- Dedicated logic registers            ; 129                      ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 47                       ;
; Total memory bits                           ; 32768                    ;
;                                             ;                          ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 151                      ;
; Total fan-out                               ; 1856                     ;
; Average fan-out                             ; 2.94                     ;
+---------------------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |deinterleaver                                                                                                                          ; 395 (217)         ; 129 (6)      ; 32768       ; 0            ; 0       ; 0         ; 47   ; 0            ; |deinterleaver                                                                                                                                                                                                                                                                                                                                            ; deinterleaver                     ; work         ;
;    |ram:ram_inst|                                                                                                                       ; 57 (0)            ; 37 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |deinterleaver|ram:ram_inst                                                                                                                                                                                                                                                                                                                               ; ram                               ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 57 (0)            ; 37 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |deinterleaver|ram:ram_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                               ; altsyncram                        ; work         ;
;          |altsyncram_hcr3:auto_generated|                                                                                               ; 57 (0)            ; 37 (0)       ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |deinterleaver|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated                                                                                                                                                                                                                                                                ; altsyncram_hcr3                   ; work         ;
;             |altsyncram_4qo2:altsyncram1|                                                                                               ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |deinterleaver|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|altsyncram_4qo2:altsyncram1                                                                                                                                                                                                                                    ; altsyncram_4qo2                   ; work         ;
;             |sld_mod_ram_rom:mgl_prim2|                                                                                                 ; 57 (34)           ; 37 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deinterleaver|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                                                                                                                                      ; sld_mod_ram_rom                   ; work         ;
;                |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|                                                                     ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deinterleaver|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                                                                                                                                   ; sld_rom_sr                        ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 121 (1)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deinterleaver|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 120 (0)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 120 (0)           ; 86 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 120 (1)           ; 86 (5)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 119 (0)           ; 81 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 119 (83)          ; 81 (53)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                               ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+--------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+
; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|altsyncram_4qo2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 8192         ; 4            ; 8192         ; 4            ; 32768 ; None ;
+--------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |deinterleaver|current_s                                                                              ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Name         ; current_s.s6 ; current_s.s5 ; current_s.s4 ; current_s.s3 ; current_s.s2 ; current_s.s1 ; current_s.s0 ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; current_s.s0 ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; current_s.s1 ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ; 1            ;
; current_s.s2 ; 0            ; 0            ; 0            ; 0            ; 1            ; 0            ; 1            ;
; current_s.s3 ; 0            ; 0            ; 0            ; 1            ; 0            ; 0            ; 1            ;
; current_s.s4 ; 0            ; 0            ; 1            ; 0            ; 0            ; 0            ; 1            ;
; current_s.s5 ; 0            ; 1            ; 0            ; 0            ; 0            ; 0            ; 1            ;
; current_s.s6 ; 1            ; 0            ; 0            ; 0            ; 0            ; 0            ; 1            ;
+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; q[0]$latch                                          ; Selector72          ; yes                    ;
; q[1]$latch                                          ; Selector72          ; yes                    ;
; q[2]$latch                                          ; Selector72          ; yes                    ;
; q[3]$latch                                          ; Selector72          ; yes                    ;
; flushing$latch                                      ; flushing            ; yes                    ;
; finished$latch                                      ; Selector67          ; yes                    ;
; it[0]                                               ; Selector53          ; yes                    ;
; it[1]                                               ; Selector53          ; yes                    ;
; it[2]                                               ; Selector53          ; yes                    ;
; it[3]                                               ; Selector53          ; yes                    ;
; i[0]                                                ; Selector65          ; yes                    ;
; i[1]                                                ; Selector65          ; yes                    ;
; i[2]                                                ; Selector65          ; yes                    ;
; i[3]                                                ; Selector65          ; yes                    ;
; i[4]                                                ; Selector65          ; yes                    ;
; i[5]                                                ; Selector65          ; yes                    ;
; i[6]                                                ; Selector65          ; yes                    ;
; t[0]                                                ; current_s.s5        ; yes                    ;
; t[1]                                                ; current_s.s5        ; yes                    ;
; t[2]                                                ; current_s.s5        ; yes                    ;
; t[3]                                                ; current_s.s5        ; yes                    ;
; t[4]                                                ; current_s.s5        ; yes                    ;
; t[5]                                                ; current_s.s5        ; yes                    ;
; t[6]                                                ; current_s.s5        ; yes                    ;
; t[7]                                                ; current_s.s5        ; yes                    ;
; t[8]                                                ; current_s.s5        ; yes                    ;
; t[9]                                                ; current_s.s5        ; yes                    ;
; max_t[9]                                            ; Selector52          ; yes                    ;
; max_t[8]                                            ; Selector52          ; yes                    ;
; max_t[7]                                            ; Selector52          ; yes                    ;
; max_t[6]                                            ; Selector52          ; yes                    ;
; max_t[5]                                            ; Selector52          ; yes                    ;
; max_t[4]                                            ; Selector52          ; yes                    ;
; max_t[3]                                            ; Selector52          ; yes                    ;
; max_t[2]                                            ; Selector52          ; yes                    ;
; max_t[1]                                            ; Selector52          ; yes                    ;
; max_t[0]                                            ; Selector52          ; yes                    ;
; wren_a_sig                                          ; Selector5           ; yes                    ;
; data_a_sig[0]                                       ; Selector22          ; yes                    ;
; address_a_sig[0]                                    ; Selector5           ; yes                    ;
; address_a_sig[1]                                    ; Selector5           ; yes                    ;
; address_a_sig[2]                                    ; Selector5           ; yes                    ;
; address_a_sig[3]                                    ; Selector5           ; yes                    ;
; address_a_sig[4]                                    ; Selector5           ; yes                    ;
; address_a_sig[5]                                    ; Selector5           ; yes                    ;
; address_a_sig[6]                                    ; Selector5           ; yes                    ;
; address_a_sig[7]                                    ; Selector5           ; yes                    ;
; address_a_sig[8]                                    ; Selector5           ; yes                    ;
; address_a_sig[9]                                    ; Selector5           ; yes                    ;
; address_a_sig[10]                                   ; Selector5           ; yes                    ;
; data_a_sig[1]                                       ; Selector22          ; yes                    ;
; data_a_sig[2]                                       ; Selector22          ; yes                    ;
; data_a_sig[3]                                       ; Selector22          ; yes                    ;
; Number of user-specified and inferred latches = 53  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                        ; Reason for Removal                     ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; current_s.s6                                                                                                                         ; Stuck at GND due to stuck port data_in ;
; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 2                                                                                                ;                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 129   ;
; Number of registers using Synchronous Clear  ; 17    ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 57    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 91    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 2                                                                                                                                                                                                                                                                                          ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |deinterleaver|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                                                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |deinterleaver|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[3]                                                                                                                                                                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |deinterleaver|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[12]                                                                                                                                                                                                                               ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |deinterleaver|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                                                                                                                                 ;
; 26:1               ; 4 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; Yes        ; |deinterleaver|ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[0]                                                                                                                                                                                      ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |deinterleaver|Selector15                                                                                                                                                                                                                                                                                                                                               ;
; 7:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; No         ; |deinterleaver|Selector51                                                                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; No         ; |deinterleaver|Selector59                                                                                                                                                                                                                                                                                                                                               ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |deinterleaver|Selector56                                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |deinterleaver|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|altsyncram_4qo2:altsyncram1 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |deinterleaver ;
+-----------------+-------+-----------------------------------------------------+
; Parameter Name  ; Value ; Type                                                ;
+-----------------+-------+-----------------------------------------------------+
; SYMBOL_LENGTH   ; 4     ; Signed Integer                                      ;
; CODEWORD_LENGTH ; 15    ; Signed Integer                                      ;
; MAX_DEPTH       ; 69    ; Signed Integer                                      ;
; DEPTH_LENGTH    ; 7     ; Signed Integer                                      ;
; MAX_T_LENGTH    ; 11    ; Signed Integer                                      ;
; MAX_IT_LENGTH   ; 4     ; Signed Integer                                      ;
+-----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ram:ram_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------+
; Parameter Name                     ; Value                ; Type                          ;
+------------------------------------+----------------------+-------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                       ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                       ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                       ;
; WIDTH_A                            ; 4                    ; Signed Integer                ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                       ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                       ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                       ;
; WIDTH_B                            ; 1                    ; Signed Integer                ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                       ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                       ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                       ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                       ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                       ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                       ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                       ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                       ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                       ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                       ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                       ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                       ;
; INIT_FILE                          ; UNUSED               ; Untyped                       ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                       ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                       ;
; ENABLE_ECC                         ; FALSE                ; Untyped                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                       ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                       ;
; CBXI_PARAMETER                     ; altsyncram_hcr3      ; Untyped                       ;
+------------------------------------+----------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                         ;
+-------------------------------------------+----------------------------------------------+
; Name                                      ; Value                                        ;
+-------------------------------------------+----------------------------------------------+
; Number of entity instances                ; 1                                            ;
; Entity Instance                           ; ram:ram_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                  ;
;     -- WIDTH_A                            ; 4                                            ;
;     -- NUMWORDS_A                         ; 8192                                         ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                       ;
;     -- WIDTH_B                            ; 1                                            ;
;     -- NUMWORDS_B                         ; 0                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                       ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                         ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                    ;
+-------------------------------------------+----------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ram:ram_inst"          ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; address[12..11] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                          ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+
; 0              ; INTR        ; 4     ; 8192  ; Read/Write ; ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated ;
+----------------+-------------+-------+-------+------------+-----------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 74                          ;
; cycloneiii_ff         ; 43                          ;
;     CLR               ; 3                           ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 8                           ;
;     ENA CLR           ; 7                           ;
;     ENA CLR SLD       ; 13                          ;
;     ENA SCLR          ; 5                           ;
;     plain             ; 6                           ;
; cycloneiii_lcell_comb ; 274                         ;
;     arith             ; 59                          ;
;         2 data inputs ; 43                          ;
;         3 data inputs ; 16                          ;
;     normal            ; 215                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 94                          ;
;         4 data inputs ; 84                          ;
; cycloneiii_ram_block  ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 4.90                        ;
; Average LUT depth     ; 2.94                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 103                                      ;
; cycloneiii_ff         ; 86                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 27                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 121                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 113                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 32                                       ;
;         4 data inputs ; 53                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.78                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:00     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sat Sep 24 23:27:19 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Interleaver -c Interleaver
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file interleaver.vhd
    Info (12022): Found design unit 1: interleaver-behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd Line: 51
    Info (12023): Found entity 1: interleaver File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/interleaver.vhd Line: 24
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd Line: 55
    Info (12023): Found entity 1: ram File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file deinterleaver.vhd
    Info (12022): Found design unit 1: deinterleaver-behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 52
    Info (12023): Found entity 1: deinterleaver File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 24
Info (12127): Elaborating entity "deinterleaver" for the top level hierarchy
Warning (10492): VHDL Process Statement warning at deinterleaver.vhd(125): signal "d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 125
Warning (10492): VHDL Process Statement warning at deinterleaver.vhd(137): signal "depth" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 137
Warning (10492): VHDL Process Statement warning at deinterleaver.vhd(142): signal "d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 142
Warning (10492): VHDL Process Statement warning at deinterleaver.vhd(158): signal "d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 158
Warning (10492): VHDL Process Statement warning at deinterleaver.vhd(173): signal "q_a_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 173
Warning (10492): VHDL Process Statement warning at deinterleaver.vhd(183): signal "depth" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 183
Warning (10492): VHDL Process Statement warning at deinterleaver.vhd(188): signal "d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 188
Warning (10492): VHDL Process Statement warning at deinterleaver.vhd(204): signal "d" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 204
Warning (10492): VHDL Process Statement warning at deinterleaver.vhd(219): signal "q_a_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 219
Warning (10492): VHDL Process Statement warning at deinterleaver.vhd(236): signal "q_a_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 236
Warning (10492): VHDL Process Statement warning at deinterleaver.vhd(259): signal "q_a_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 259
Warning (10492): VHDL Process Statement warning at deinterleaver.vhd(290): signal "q_a_sig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 290
Warning (10631): VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable "q", which holds its previous value in one or more paths through the process File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Warning (10631): VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable "finished", which holds its previous value in one or more paths through the process File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Warning (10631): VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable "flushing", which holds its previous value in one or more paths through the process File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Warning (10631): VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable "i", which holds its previous value in one or more paths through the process File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Warning (10631): VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable "t", which holds its previous value in one or more paths through the process File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Warning (10631): VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable "it", which holds its previous value in one or more paths through the process File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Warning (10631): VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable "max_t", which holds its previous value in one or more paths through the process File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Warning (10631): VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable "address_a_sig", which holds its previous value in one or more paths through the process File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Warning (10631): VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable "data_a_sig", which holds its previous value in one or more paths through the process File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Warning (10631): VHDL Process Statement warning at deinterleaver.vhd(90): inferring latch(es) for signal or variable "wren_a_sig", which holds its previous value in one or more paths through the process File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "wren_a_sig" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "data_a_sig[0]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "data_a_sig[1]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "data_a_sig[2]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "data_a_sig[3]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "address_a_sig[0]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "address_a_sig[1]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "address_a_sig[2]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "address_a_sig[3]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "address_a_sig[4]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "address_a_sig[5]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "address_a_sig[6]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "address_a_sig[7]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "address_a_sig[8]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "address_a_sig[9]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "address_a_sig[10]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "address_a_sig[11]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "address_a_sig[12]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "max_t[0]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "max_t[1]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "max_t[2]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "max_t[3]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "max_t[4]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "max_t[5]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "max_t[6]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "max_t[7]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "max_t[8]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "max_t[9]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "max_t[10]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "it[0]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "it[1]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "it[2]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "it[3]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "t[0]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "t[1]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "t[2]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "t[3]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "t[4]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "t[5]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "t[6]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "t[7]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "t[8]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "t[9]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "i[0]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "i[1]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "i[2]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "i[3]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "i[4]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "i[5]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "i[6]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "flushing" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "finished" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "q[0]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "q[1]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "q[2]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (10041): Inferred latch for "q[3]" at deinterleaver.vhd(90) File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
Info (12128): Elaborating entity "ram" for hierarchy "ram:ram_inst" File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 74
Info (12128): Elaborating entity "altsyncram" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component" File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd Line: 62
Info (12130): Elaborated megafunction instantiation "ram:ram_inst|altsyncram:altsyncram_component" File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd Line: 62
Info (12133): Instantiated megafunction "ram:ram_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/ram.vhd Line: 62
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "4"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=INTR"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hcr3.tdf
    Info (12023): Found entity 1: altsyncram_hcr3 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_hcr3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hcr3" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4qo2.tdf
    Info (12023): Found entity 1: altsyncram_4qo2 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_4qo2.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_4qo2" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|altsyncram_4qo2:altsyncram1" File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_hcr3.tdf Line: 37
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_hcr3.tdf Line: 38
Info (12130): Elaborated megafunction instantiation "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|sld_mod_ram_rom:mgl_prim2" File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_hcr3.tdf Line: 38
Info (12133): Instantiated megafunction "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter: File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/altsyncram_hcr3.tdf Line: 38
    Info (12134): Parameter "CVALUE" = "0000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1229870162"
    Info (12134): Parameter "NUMWORDS" = "8192"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "3"
    Info (12134): Parameter "WIDTH_WORD" = "4"
    Info (12134): Parameter "WIDTHAD" = "13"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 302
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 228
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_hcr3:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr" File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd Line: 828
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2016.09.24.23:27:34 Progress: Loading sldb79c33a9/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb79c33a9/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 93
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/db/ip/sldb79c33a9/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (13012): Latch it[0] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch it[1] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch it[2] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch it[3] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch i[0] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch i[1] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch i[2] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch i[3] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch i[4] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch i[5] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch i[6] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch max_t[9] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch max_t[8] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch max_t[7] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch max_t[6] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch max_t[5] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch max_t[4] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch max_t[3] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch max_t[2] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch max_t[1] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Warning (13012): Latch max_t[0] has unsafe behavior File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 90
    Warning (13013): Ports D and ENA on the latch are fed by the same signal current_s.s0 File: C:/Users/Vivian/Documents/GitHub/LiCy/VHDL/interleaver/deinterleaver.vhd Line: 54
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high File: c:/altera_lite/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 373
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 486 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 35 output pins
    Info (21061): Implemented 430 logic cells
    Info (21064): Implemented 4 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 64 warnings
    Info: Peak virtual memory: 877 megabytes
    Info: Processing ended: Sat Sep 24 23:27:43 2016
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:50


