
---------- Begin Simulation Statistics ----------
final_tick                               1222049302000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66563                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703256                       # Number of bytes of host memory used
host_op_rate                                    66758                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21583.60                       # Real time elapsed on the host
host_tick_rate                               56619343                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436675596                       # Number of instructions simulated
sim_ops                                    1440879360                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.222049                       # Number of seconds simulated
sim_ticks                                1222049302000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.961858                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              178761156                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           207954039                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13380017                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        277092979                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23723776                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       25056920                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1333144                       # Number of indirect misses.
system.cpu0.branchPred.lookups              352800682                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2188270                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100282                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8728478                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329549946                       # Number of branches committed
system.cpu0.commit.bw_lim_events             47027769                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309771                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       87046220                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316571509                       # Number of instructions committed
system.cpu0.commit.committedOps            1318675090                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2261579022                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.583077                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.427405                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1669067856     73.80%     73.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    341140924     15.08%     88.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     82995101      3.67%     92.55% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     79919788      3.53%     96.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27615856      1.22%     97.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3297750      0.15%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4987572      0.22%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5526406      0.24%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     47027769      2.08%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2261579022                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25144183                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273942840                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405174742                       # Number of loads committed
system.cpu0.commit.membars                    4203738                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203747      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742077215     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831810      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407275012     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151187402     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318675090                       # Class of committed instruction
system.cpu0.commit.refs                     558462449                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316571509                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318675090                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.851244                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.851244                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            419654332                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4703005                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176613839                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1427885113                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               839806292                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1003288746                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8741317                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12549834                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6818684                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  352800682                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                257759066                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1433200905                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4131788                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          169                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1449522409                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 335                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26785714                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.144751                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         831715099                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         202484932                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.594726                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2278309371                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.637151                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.871415                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1232000729     54.08%     54.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               780477772     34.26%     88.33% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               162021062      7.11%     95.44% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                82453570      3.62%     99.06% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11770438      0.52%     99.58% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6969555      0.31%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  505374      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101735      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    9136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2278309371                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      33                       # number of floating regfile writes
system.cpu0.idleCycles                      158985285                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8845955                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               340052973                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.571973                       # Inst execution rate
system.cpu0.iew.exec_refs                   604514900                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 162136862                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              343844230                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            440226446                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106460                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5537589                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           162731648                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1405669428                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            442378038                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10015702                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1394066125                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2210878                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             12054525                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8741317                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             16775244                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       168277                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26008847                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        32319                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        12388                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6749633                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35051704                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9443941                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         12388                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       737515                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8108440                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                616461180                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1382010027                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.859040                       # average fanout of values written-back
system.cpu0.iew.wb_producers                529564529                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.567026                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1382083228                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1711560054                       # number of integer regfile reads
system.cpu0.int_regfile_writes              889648858                       # number of integer regfile writes
system.cpu0.ipc                              0.540177                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.540177                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205628      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            779819435     55.54%     55.84% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834398      0.84%     56.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100443      0.15%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           445968869     31.76%     88.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          160152986     11.41%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             15      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1404081828                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     72                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                141                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           68                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                93                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2824150                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002011                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 441951     15.65%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1935578     68.54%     84.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               446618     15.81%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1402700278                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5089465940                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1382009959                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1492675269                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1399358988                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1404081828                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310440                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       86994334                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           168905                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           669                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17922672                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2278309371                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.616282                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.819494                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1254510900     55.06%     55.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          719975986     31.60%     86.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          251104278     11.02%     97.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38657657      1.70%     99.38% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8815321      0.39%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1640651      0.07%     99.84% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2970388      0.13%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             436072      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             198118      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2278309371                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.576082                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16653157                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4208382                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           440226446                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          162731648                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1908                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2437294656                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     6804160                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              376314258                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845211397                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              13805871                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               851243713                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13339934                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                44596                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1741011021                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1418624692                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          920123602                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                997341966                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              16618871                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8741317                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             44374445                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                74912200                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1741010964                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        293672                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5936                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30444218                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5935                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3620248383                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2828206381                       # The number of ROB writes
system.cpu0.timesIdled                       20807597                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1864                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.542240                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20797797                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            22970270                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2775565                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30695459                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1053876                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1073057                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           19181                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35332268                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        47777                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100002                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1964835                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28126401                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4062650                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300691                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       16355201                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120104087                       # Number of instructions committed
system.cpu1.commit.committedOps             122204270                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    442157779                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.276382                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.059516                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    393313879     88.95%     88.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23938769      5.41%     94.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8367393      1.89%     96.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7185324      1.63%     97.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1902398      0.43%     98.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       822054      0.19%     98.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2203503      0.50%     99.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       361809      0.08%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4062650      0.92%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    442157779                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1799051                       # Number of function calls committed.
system.cpu1.commit.int_insts                116640591                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30181386                       # Number of loads committed
system.cpu1.commit.membars                    4200129                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200129      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76694036     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32281388     26.42%     92.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9028573      7.39%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122204270                       # Class of committed instruction
system.cpu1.commit.refs                      41309973                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120104087                       # Number of Instructions Simulated
system.cpu1.committedOps                    122204270                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.724215                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.724215                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            345808323                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               857442                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19778021                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             145111429                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                25880796                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66762324                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1966672                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2034950                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5082810                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35332268                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 22866008                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    417277632                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               293288                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     150668902                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5554804                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.078991                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25445890                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21851673                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.336846                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         445500925                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.342916                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.777789                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               349002384     78.34%     78.34% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61342607     13.77%     92.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19231182      4.32%     96.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12230852      2.75%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2682626      0.60%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  530169      0.12%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  478878      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     549      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1678      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           445500925                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1792561                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2083755                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30557109                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.298474                       # Inst execution rate
system.cpu1.iew.exec_refs                    45499353                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11478158                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              283835861                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34666279                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100653                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1923364                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11801468                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          138506310                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34021195                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1816014                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            133505654                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2009366                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9071552                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1966672                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13351392                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        75148                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          939670                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        23806                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2406                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        13365                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4484893                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       672881                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2406                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       531154                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1552601                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77461974                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132239170                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.850831                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65907021                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.295643                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132300964                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               169358670                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89173530                       # number of integer regfile writes
system.cpu1.ipc                              0.268513                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.268513                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200237      3.10%      3.10% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85100732     62.89%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36571725     27.03%     93.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9448827      6.98%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             135321668                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2838596                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.020977                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 568847     20.04%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1845873     65.03%     85.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               423873     14.93%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             133960012                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         719175142                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132239158                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        154810196                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 132205414                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                135321668                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300896                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       16302039                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           192312                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           205                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      6523412                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    445500925                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.303752                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.792823                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          363685274     81.64%     81.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50465083     11.33%     92.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           19317188      4.34%     97.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6160560      1.38%     98.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3647235      0.82%     99.50% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             897719      0.20%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             784868      0.18%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             390198      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             152800      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      445500925                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.302534                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13627136                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1355925                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34666279                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11801468                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    108                       # number of misc regfile reads
system.cpu1.numCycles                       447293486                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1996799319                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              313675205                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81714298                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              13884407                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                29401935                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               6981230                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                69380                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            181470196                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             142858541                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96183359                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 67220596                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12077132                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1966672                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             33210149                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14469061                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       181470184                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         26368                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               610                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28688702                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           608                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   576654366                       # The number of ROB reads
system.cpu1.rob.rob_writes                  280471517                       # The number of ROB writes
system.cpu1.timesIdled                          53072                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11056968                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4047382                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            15906372                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              42445                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1091725                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     12417895                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      24702831                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       527931                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       219001                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76599410                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5945836                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    153198424                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6164837                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            9687423                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3778230                       # Transaction distribution
system.membus.trans_dist::CleanEvict          8506593                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              375                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            278                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2729807                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2729800                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       9687424                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           122                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     37120052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               37120052                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1036508992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1036508992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              561                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          12418006                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                12418006    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            12418006                       # Request fanout histogram
system.membus.respLayer1.occupancy        64338611644                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         42911228877                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       680416500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   821952389.812892                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       386000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1965851500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1218647219500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3402082500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    227133218                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       227133218                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    227133218                       # number of overall hits
system.cpu0.icache.overall_hits::total      227133218                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     30625845                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      30625845                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     30625845                       # number of overall misses
system.cpu0.icache.overall_misses::total     30625845                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 419305633495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 419305633495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 419305633495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 419305633495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    257759063                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    257759063                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    257759063                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    257759063                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.118816                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.118816                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.118816                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.118816                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13691.234756                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13691.234756                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13691.234756                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13691.234756                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2484                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          875                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               69                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           36                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets   218.750000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29650846                       # number of writebacks
system.cpu0.icache.writebacks::total         29650846                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       974965                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       974965                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       974965                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       974965                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29650880                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29650880                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29650880                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29650880                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 379817016997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 379817016997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 379817016997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 379817016997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.115033                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.115033                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.115033                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.115033                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12809.637252                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12809.637252                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12809.637252                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12809.637252                       # average overall mshr miss latency
system.cpu0.icache.replacements              29650846                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    227133218                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      227133218                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     30625845                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     30625845                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 419305633495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 419305633495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    257759063                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    257759063                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.118816                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.118816                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13691.234756                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13691.234756                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       974965                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       974965                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29650880                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29650880                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 379817016997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 379817016997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.115033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.115033                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12809.637252                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12809.637252                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999960                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          256783832                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29650846                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.660253                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999960                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        545169004                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       545169004                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    482427530                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       482427530                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    482427530                       # number of overall hits
system.cpu0.dcache.overall_hits::total      482427530                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     77793384                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      77793384                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     77793384                       # number of overall misses
system.cpu0.dcache.overall_misses::total     77793384                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1593425644881                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1593425644881                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1593425644881                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1593425644881                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    560220914                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    560220914                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    560220914                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    560220914                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138862                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138862                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138862                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138862                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 20482.791247                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 20482.791247                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 20482.791247                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 20482.791247                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8387230                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       499546                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           198743                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4799                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.201386                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   104.093770                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43906662                       # number of writebacks
system.cpu0.dcache.writebacks::total         43906662                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     34799976                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     34799976                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     34799976                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     34799976                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42993408                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42993408                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42993408                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42993408                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 707356901305                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 707356901305                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 707356901305                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 707356901305                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076744                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076744                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076744                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076744                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16452.682730                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16452.682730                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16452.682730                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16452.682730                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43906662                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    350568818                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      350568818                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     58468549                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     58468549                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1037508508500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1037508508500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    409037367                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    409037367                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.142942                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.142942                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17744.728170                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17744.728170                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     20823956                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     20823956                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     37644593                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     37644593                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 560045738000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 560045738000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.092032                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.092032                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14877.189348                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14877.189348                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    131858712                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     131858712                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     19324835                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     19324835                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 555917136381                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 555917136381                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151183547                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151183547                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.127824                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.127824                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 28766.979712                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28766.979712                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13976020                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13976020                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5348815                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5348815                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 147311163305                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 147311163305                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035380                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035380                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27540.897059                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27540.897059                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2140                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2140                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1795                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1795                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     82426000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     82426000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3935                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.456163                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.456163                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 45919.777159                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45919.777159                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1779                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1779                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1117000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1117000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004066                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004066                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 69812.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69812.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3728                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3728                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          150                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       601500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       601500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.038680                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.038680                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data         4010                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total         4010                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          148                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       454500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       454500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038164                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038164                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3070.945946                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3070.945946                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1186128                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1186128                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       914154                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       914154                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  90573454000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  90573454000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100282                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100282                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435253                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435253                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 99078.988879                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 99078.988879                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       914154                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       914154                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  89659300000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  89659300000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435253                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435253                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 98078.988879                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 98078.988879                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999371                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          527526058                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43907271                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.014549                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999371                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1168565321                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1168565321                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29377407                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            41287910                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               50475                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1279923                       # number of demand (read+write) hits
system.l2.demand_hits::total                 71995715                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29377407                       # number of overall hits
system.l2.overall_hits::.cpu0.data           41287910                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              50475                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1279923                       # number of overall hits
system.l2.overall_hits::total                71995715                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            273472                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2618222                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11915                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1696693                       # number of demand (read+write) misses
system.l2.demand_misses::total                4600302                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           273472                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2618222                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11915                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1696693                       # number of overall misses
system.l2.overall_misses::total               4600302                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  23457779981                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 267544417978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1109617498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 187346727104                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     479458542561                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  23457779981                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 267544417978                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1109617498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 187346727104                       # number of overall miss cycles
system.l2.overall_miss_latency::total    479458542561                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29650879                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43906132                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           62390                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2976616                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76596017                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29650879                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43906132                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          62390                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2976616                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76596017                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.009223                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.059632                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.190976                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.570007                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.060059                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.009223                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.059632                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.190976                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.570007                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.060059                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85777.629816                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102185.535825                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93127.779941                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 110418.754073                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104223.275463                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85777.629816                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102185.535825                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93127.779941                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 110418.754073                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104223.275463                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             399490                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      9795                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      40.785094                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6386689                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3778230                       # number of writebacks
system.l2.writebacks::total                   3778230                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            135                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         287776                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            117                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         152746                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              440774                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           135                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        287776                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           117                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        152746                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             440774                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       273337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2330446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11798                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1543947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4159528                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       273337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2330446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11798                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1543947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8427747                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         12587275                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  20716716481                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 222187428042                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    986339498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 158236998653                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 402127482674                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  20716716481                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 222187428042                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    986339498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 158236998653                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 793445391079                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1195572873753                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.009219                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.053078                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.189101                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.518692                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.054305                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.009219                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.053078                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.189101                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.518692                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.164333                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 75791.848454                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95341.161324                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83602.262926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 102488.620822                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 96676.229292                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 75791.848454                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95341.161324                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83602.262926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 102488.620822                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94146.797605                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94982.660961                       # average overall mshr miss latency
system.l2.replacements                       18253144                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10490520                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10490520                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10490520                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10490520                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     65582564                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         65582564                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     65582564                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     65582564                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8427747                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8427747                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 793445391079                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 793445391079                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94146.797605                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94146.797605                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   16                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            78                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 79                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1208000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1208000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           93                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               95                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.838710                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.831579                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15487.179487                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 15291.139241                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           78                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1579000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        20000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1599000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.838710                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.831579                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20243.589744                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20240.506329                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               19                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.730769                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.703704                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           19                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       386499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       386499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.730769                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.703704                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20342.052632                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20342.052632                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4515906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           479617                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4995523                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1746088                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1217520                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2963608                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 178994167876                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 131221633937                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  310215801813                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6261994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1697137                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7959131                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.278839                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.717396                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.372353                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 102511.538866                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107777.805652                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104675.045355                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       160098                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        79325                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           239423                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1585990                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1138195                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2724185                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 149343745907                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 112062548954                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 261406294861                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.253272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.670656                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.342272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94164.367939                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98456.370792                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95957.614795                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29377407                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         50475                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29427882                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       273472                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11915                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           285387                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  23457779981                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1109617498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  24567397479                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29650879                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        62390                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29713269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.009223                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.190976                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009605                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85777.629816                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93127.779941                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86084.500972                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          135                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          117                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           252                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       273337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11798                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       285135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  20716716481                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    986339498                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  21703055979                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.009219                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.189101                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009596                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 75791.848454                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83602.262926                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76115.019128                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     36772004                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       800306                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          37572310                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       872134                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       479173                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1351307                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  88550250102                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  56125093167                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 144675343269                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     37644138                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1279479                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38923617                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.023168                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.374506                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.034717                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101532.849427                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 117129.081077                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 107063.267836                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       127678                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        73421                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       201099                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       744456                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       405752                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1150208                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  72843682135                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  46174449699                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 119018131834                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.019776                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.317123                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.029550                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 97848.203433                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113799.684780                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103475.312147                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          127                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           80                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               207                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          164                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           66                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             230                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4600499                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3092999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      7693498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          291                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          146                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           437                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.563574                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.452055                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.526316                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 28051.823171                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 46863.621212                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 33449.991304                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           72                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           36                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          108                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           92                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           30                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          122                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1820500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       603999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2424499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.316151                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.205479                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.279176                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19788.043478                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20133.300000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19872.942623                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999941                       # Cycle average of tags in use
system.l2.tags.total_refs                   160486117                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  18253459                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.792093                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.580226                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.360347                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.114804                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.032702                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.466259                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.445604                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.399691                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.052505                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.173669                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.022910                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.350713                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            26                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.406250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.593750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1239610819                       # Number of tag accesses
system.l2.tags.data_accesses               1239610819                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      17493504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     149440448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        755072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      98972096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    528041152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          794702272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     17493504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       755072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      18248576                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    241806720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       241806720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         273336                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2335007                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11798                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1546439                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8250643                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            12417223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3778230                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3778230                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         14314892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        122286759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           617874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         80988628                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    432094803                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             650302955                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     14314892                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       617874                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14932766                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      197869856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            197869856                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      197869856                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        14314892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       122286759                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          617874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        80988628                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    432094803                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            848172811                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3716677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    273336.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2265064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1537490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8246294.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004120602250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       227459                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       227459                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            21957915                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3503552                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    12417224                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3778230                       # Number of write requests accepted
system.mem_ctrls.readBursts                  12417224                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3778230                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  83242                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 61553                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            699892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            697410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            750314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1110631                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            892133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            895877                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            736897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            693450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            872013                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            692089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           731715                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           698077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           742036                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           697671                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           721320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           702457                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232443                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            231780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            227627                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            228923                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            231974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            231982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            230831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            228751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            241950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231179                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234969                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           233607                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           232559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233086                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 530365595082                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                61669910000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            761627757582                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43000.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                61750.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  9068168                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1719440                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              12417224                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3778230                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2451439                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2256679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1496178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1039577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  606023                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  527169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  466426                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  413341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  364448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  321951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 364477                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 998398                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 427851                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 180495                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 143979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 119202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  95259                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  54906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   5132                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1052                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  77381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 142646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 185603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 209996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 235483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 243852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 251207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 258323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 267803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 258649                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 257803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 253558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 243858                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 241259                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 239609                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  22729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2757                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    545                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      3                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5263017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    195.180314                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   126.268372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   243.564135                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2337108     44.41%     44.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1919234     36.47%     80.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       290985      5.53%     86.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       160279      3.05%     89.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       113075      2.15%     91.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        80691      1.53%     93.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        58160      1.11%     94.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        44803      0.85%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       258682      4.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5263017                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       227459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.224739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.621019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    306.554067                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       227454    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        227459                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       227459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.339899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.314055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.980143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           196348     86.32%     86.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4337      1.91%     88.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16190      7.12%     95.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6090      2.68%     98.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2387      1.05%     99.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1048      0.46%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              490      0.22%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              292      0.13%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              135      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               63      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               33      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               20      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::41                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        227459                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              789374848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 5327488                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               237866048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               794702336                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            241806720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       645.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.65                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    650.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    197.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.57                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1222049290000                       # Total gap between requests
system.mem_ctrls.avgGap                      75456.32                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     17493504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    144964096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       755072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     98399360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    527762816                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    237866048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 14314892.182639615610                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 118623770.548988863826                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 617873.598687264719                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 80519959.251202121377                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 431867040.991117060184                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 194645214.076641231775                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       273336                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2335007                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11798                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1546439                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8250644                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3778230                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   9410549302                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 125671840217                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    489652320                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  93800140736                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 532255575007                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29215841502193                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34428.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53820.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41502.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     60655.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     64510.79                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7732679.46                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18362980440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9760132800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         41821678920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9773646120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     96467133360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     245020424010                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     262933943520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       684139939170                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        559.830064                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 680913343501                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  40806740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 500329218499                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19215060900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10213016715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         46242952560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9627303420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     96467133360.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     370038537120                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     157655532480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       709459536555                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        580.549030                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 405894658119                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  40806740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 775347903881                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                179                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11089591411.111111                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   56875825787.823967                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           86     95.56%     95.56% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.11%     96.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.11%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.11%     98.89% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.11%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 476826637500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             90                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   223986075000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 998063227000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     22793370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22793370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     22793370                       # number of overall hits
system.cpu1.icache.overall_hits::total       22793370                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        72638                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         72638                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        72638                       # number of overall misses
system.cpu1.icache.overall_misses::total        72638                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2039892000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2039892000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2039892000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2039892000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     22866008                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22866008                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     22866008                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22866008                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003177                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003177                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003177                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003177                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28082.986866                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28082.986866                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28082.986866                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28082.986866                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           68                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           68                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        62358                       # number of writebacks
system.cpu1.icache.writebacks::total            62358                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        10248                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        10248                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        10248                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        10248                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        62390                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        62390                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        62390                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        62390                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1768324500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1768324500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1768324500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1768324500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002729                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002729                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002729                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002729                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 28343.075813                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 28343.075813                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 28343.075813                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 28343.075813                       # average overall mshr miss latency
system.cpu1.icache.replacements                 62358                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     22793370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22793370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        72638                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        72638                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2039892000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2039892000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     22866008                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22866008                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003177                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003177                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28082.986866                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28082.986866                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        10248                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        10248                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        62390                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        62390                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1768324500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1768324500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002729                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002729                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 28343.075813                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 28343.075813                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.441363                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           20713467                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            62358                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           332.170163                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        339392000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.441363                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.951293                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.951293                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         45794406                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        45794406                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32609789                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32609789                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32609789                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32609789                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9220472                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9220472                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9220472                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9220472                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 571376721169                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 571376721169                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 571376721169                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 571376721169                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41830261                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41830261                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41830261                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41830261                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220426                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220426                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220426                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220426                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 61968.272467                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 61968.272467                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 61968.272467                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 61968.272467                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4202891                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       494135                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            82316                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4981                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    51.058008                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    99.203975                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2976602                       # number of writebacks
system.cpu1.dcache.writebacks::total          2976602                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7018289                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7018289                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7018289                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7018289                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2202183                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2202183                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2202183                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2202183                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 136101756512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 136101756512                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 136101756512                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 136101756512                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052646                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052646                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052646                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052646                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 61803.109238                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 61803.109238                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 61803.109238                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 61803.109238                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2976602                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27591530                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27591530                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5210598                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5210598                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 310430800500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 310430800500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32802128                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32802128                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.158849                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.158849                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 59576.808746                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 59576.808746                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3930597                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3930597                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1280001                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1280001                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  68008882500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  68008882500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039022                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039022                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 53131.897944                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53131.897944                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5018259                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5018259                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4009874                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4009874                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 260945920669                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 260945920669                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9028133                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9028133                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.444153                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.444153                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65075.840455                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65075.840455                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3087692                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3087692                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       922182                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       922182                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  68092874012                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  68092874012                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.102145                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102145                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 73838.866961                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73838.866961                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          309                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          170                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          170                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5261500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5261500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.354906                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.354906                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data        30950                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total        30950                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          166                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          166                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        12500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.008351                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.008351                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3125                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3125                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          311                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          311                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          139                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1177000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1177000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          450                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.308889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.308889                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  8467.625899                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  8467.625899                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          139                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1038000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1038000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.308889                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.308889                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  7467.625899                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  7467.625899                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1324479                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1324479                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775523                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775523                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  72803144500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  72803144500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369296                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369296                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 93876.190003                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 93876.190003                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775523                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775523                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  72027621500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  72027621500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.369296                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.369296                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 92876.190003                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 92876.190003                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.609000                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36911881                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2977565                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.396667                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        339403500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.609000                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.925281                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925281                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90839980                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90839980                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1222049302000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68637782                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14268750                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     66105948                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        14474914                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         13637978                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             390                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           286                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            676                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7959947                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7959947                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29713269                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38924514                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          437                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          437                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88952603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    131720905                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       187138                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8931241                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             229791887                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3795310336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5620018816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      7983872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    381005952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9804318976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        31893390                       # Total snoops (count)
system.tol2bus.snoopTraffic                 241916416                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        108491800                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063723                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.252389                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              101797444     93.83%     93.83% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6475322      5.97%     99.80% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 219031      0.20%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          108491800                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       153197162528                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65867955808                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44507387223                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4469675384                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          93760139                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4367351803500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  63914                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704972                       # Number of bytes of host memory used
host_op_rate                                    63983                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 77380.84                       # Real time elapsed on the host
host_tick_rate                               40647043                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4945685621                       # Number of instructions simulated
sim_ops                                    4951069589                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.145303                       # Number of seconds simulated
sim_ticks                                3145302501500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.513014                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              406391169                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           408379922                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         51476914                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        494258416                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1004327                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1014272                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9945                       # Number of indirect misses.
system.cpu0.branchPred.lookups              526033025                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7304                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        593109                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         51467254                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 224889210                       # Number of branches committed
system.cpu0.commit.bw_lim_events            102205771                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1783615                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts     1100841210                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1762117499                       # Number of instructions committed
system.cpu0.commit.committedOps            1762710732                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6100835829                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.288929                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.277765                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   5639916043     92.44%     92.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    163646901      2.68%     95.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     59520245      0.98%     96.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34797854      0.57%     96.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     25758250      0.42%     97.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     18540246      0.30%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     32904252      0.54%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     23546267      0.39%     98.32% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    102205771      1.68%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6100835829                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 667606235                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1825011                       # Number of function calls committed.
system.cpu0.commit.int_insts               1404986676                       # Number of committed integer instructions.
system.cpu0.commit.loads                    445566513                       # Number of loads committed
system.cpu0.commit.membars                    1184489                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1185068      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       814471101     46.21%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6957      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     205976996     11.69%     57.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.96% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt     112862201      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     26926250      1.53%     65.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      37484353      2.13%     68.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     37688428      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      278073308     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1367073      0.08%     86.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    168086314      9.54%     95.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     78581131      4.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1762710732                       # Class of committed instruction
system.cpu0.commit.refs                     526107826                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1762117499                       # Number of Instructions Simulated
system.cpu0.committedOps                   1762710732                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.567383                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.567383                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           4760345690                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 9838                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           325871763                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3270777552                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               288277784                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1055033759                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              57308537                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                14831                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            117898609                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  526033025                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                273604097                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   5930117747                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4986670                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          641                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4021115383                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 110                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          420                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              114636512                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.083681                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         291427205                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         407395496                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.639679                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6278864379                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.640590                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.297484                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4152511262     66.13%     66.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1459058975     23.24%     89.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127265751      2.03%     91.40% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               307097194      4.89%     96.29% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                26203083      0.42%     96.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2924740      0.05%     96.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               158772082      2.53%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                45022667      0.72%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8625      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6278864379                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                781965495                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               660150210                       # number of floating regfile writes
system.cpu0.idleCycles                        7283352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            57856166                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               321441988                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.420762                       # Inst execution rate
system.cpu0.iew.exec_refs                  1066378993                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  85102396                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2636720776                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            734104245                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            888040                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         68801034                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           110059496                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2859436890                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            981276597                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         55067271                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2644972475                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              26626233                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            530031769                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              57308537                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            580154199                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     59950380                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1183292                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          125                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      6348029                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    288537732                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29518183                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       6348029                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     25751087                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      32105079                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1737461037                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2185495251                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.766447                       # average fanout of values written-back
system.cpu0.iew.wb_producers               1331672090                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.347668                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2199041565                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2689866127                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1133728011                       # number of integer regfile writes
system.cpu0.ipc                              0.280318                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.280318                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1186744      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1132143995     41.93%     41.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7278      0.00%     41.97% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1167      0.00%     41.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          223922753      8.29%     50.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                584      0.00%     50.27% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          153918610      5.70%     55.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          27253640      1.01%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.98% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           37484353      1.39%     58.37% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          41133844      1.52%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.89% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           678289793     25.12%     85.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1377237      0.05%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      320035354     11.85%     96.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      83284393      3.08%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2700039745                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1102168273                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1993836212                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    742663362                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1511553145                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  276770364                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.102506                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                4706507      1.70%      1.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      1.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      1.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                49987      0.02%      1.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      1.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               319827      0.12%      1.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                3578      0.00%      1.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      1.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            197321111     71.29%     73.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              291239      0.11%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     73.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              56923473     20.57%     93.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5642      0.00%     93.80% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         17125773      6.19%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           23227      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1873455092                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9990367346                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1442831889                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2450956143                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2856787539                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2700039745                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2649351                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined     1096726161                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         28489324                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        865736                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    946611091                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6278864379                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.430020                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.073555                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5016849583     79.90%     79.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          602412143      9.59%     89.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          270643448      4.31%     93.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          151390681      2.41%     96.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          145410816      2.32%     98.53% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           56145353      0.89%     99.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           19799558      0.32%     99.74% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            8701090      0.14%     99.88% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            7511707      0.12%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6278864379                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.429522                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         61551374                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        39905239                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           734104245                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          110059496                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              805727941                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             420938790                       # number of misc regfile writes
system.cpu0.numCycles                      6286147731                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4457414                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4044768000                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1457900545                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             207136366                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               363513718                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             535899286                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             44911679                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           4341835708                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3081813039                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         2573652094                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1049693977                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              22261845                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              57308537                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            763234879                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps              1115751554                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1348610356                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2993225352                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        345268                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6980                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                609266055                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6976                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  8861946713                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5905640593                       # The number of ROB writes
system.cpu0.timesIdled                          90377                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1606                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.514740                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              402097427                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           404058158                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         50877137                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        488983264                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            975545                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         978800                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3255                       # Number of indirect misses.
system.cpu1.branchPred.lookups              520349634                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1613                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        585568                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         50872096                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 222682495                       # Number of branches committed
system.cpu1.commit.bw_lim_events            101419612                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1762466                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts     1089063916                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1746892526                       # Number of instructions committed
system.cpu1.commit.committedOps            1747479497                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6105106187                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.286232                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.272190                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   5648652813     92.52%     92.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    161470776      2.64%     95.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     58949027      0.97%     96.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     34854054      0.57%     96.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     25656606      0.42%     97.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     18386114      0.30%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     32385680      0.53%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     23331505      0.38%     98.34% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    101419612      1.66%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6105106187                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 661960172                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1770098                       # Number of function calls committed.
system.cpu1.commit.int_insts               1393272806                       # Number of committed integer instructions.
system.cpu1.commit.loads                    441711063                       # Number of loads committed
system.cpu1.commit.membars                    1171619                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1171619      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       807471418     46.21%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            538      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     203705084     11.66%     57.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt     112045150      6.41%     64.34% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     26643574      1.52%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      37484128      2.15%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     37280247      2.13%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      275667193     15.78%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1208173      0.07%     85.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    166629438      9.54%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     78172551      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1747479497                       # Class of committed instruction
system.cpu1.commit.refs                     521677355                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1746892526                       # Number of Instructions Simulated
system.cpu1.committedOps                   1747479497                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.596443                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.596443                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           4779996332                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5091                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           322608753                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3239110538                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               283548310                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles               1044247122                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              56641948                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                10941                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            116815416                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  520349634                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                270512140                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   5938103726                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              4911800                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    3979996566                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles              113293978                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.082824                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         286498413                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         403072972                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.633495                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6281249128                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.633798                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.292052                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4176453310     66.49%     66.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              1443884397     22.99%     89.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               126620886      2.02%     91.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               303911423      4.84%     96.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                25876239      0.41%     96.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2884252      0.05%     96.79% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               157073916      2.50%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                44542579      0.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2126      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6281249128                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                775656545                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               654996732                       # number of floating regfile writes
system.cpu1.idleCycles                        1350556                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            57201664                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               318230674                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.416833                       # Inst execution rate
system.cpu1.iew.exec_refs                  1053992968                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  84558727                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2663356230                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            727113643                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            876072                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         68130671                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts           109180293                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         2832466231                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            969434241                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         54475173                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2618795287                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              26927302                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            527618279                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              56641948                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            578118831                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     58913312                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1165111                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      6270652                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    285402580                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     29214001                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       6270652                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     25455685                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      31745979                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1721989339                       # num instructions consuming a value
system.cpu1.iew.wb_count                   2166812939                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.766880                       # average fanout of values written-back
system.cpu1.iew.wb_producers               1320559587                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.344891                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    2180237425                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2662835581                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1123793867                       # number of integer regfile writes
system.cpu1.ipc                              0.278052                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.278052                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1172839      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1121885365     41.97%     42.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 541      0.00%     42.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  386      0.00%     42.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          221719048      8.29%     50.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          152814093      5.72%     56.02% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          26969380      1.01%     57.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     57.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           37484128      1.40%     58.43% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          40815318      1.53%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.96% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           669860954     25.06%     85.02% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1211090      0.05%     85.06% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      316424357     11.84%     96.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      82912961      3.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2673270460                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1094142024                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1977839171                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    737125595                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1497193566                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  275603200                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.103096                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                4668377      1.69%      1.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      1.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      8      0.00%      1.69% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                54568      0.02%      1.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      1.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               322797      0.12%      1.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3529      0.00%      1.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      1.83% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            197415371     71.63%     73.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              301712      0.11%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     73.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              55931816     20.29%     93.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  260      0.00%     93.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         16881391      6.13%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           23371      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1853558797                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        9953524003                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   1429687344                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2426528204                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                2829850489                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2673270460                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2615742                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined     1084986734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         27969926                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        853276                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    935008998                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6281249128                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.425595                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.068770                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5031240133     80.10%     80.10% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          596910027      9.50%     89.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          268232329      4.27%     93.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          150208386      2.39%     96.26% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          143336851      2.28%     98.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           55557581      0.88%     99.43% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           19658216      0.31%     99.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            8658828      0.14%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            7446777      0.12%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6281249128                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.425504                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         60861282                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        39426930                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           727113643                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores          109180293                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              799355649                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             417158183                       # number of misc regfile writes
system.cpu1.numCycles                      6282599684                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     7899315                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4065336275                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1445425630                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             205192296                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               358000272                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             536369816                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             44311142                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           4300228381                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3052374524                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         2549139887                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles               1039090809                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22401205                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              56641948                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            761913243                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps              1103714257                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1335544020                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      2964684361                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        266581                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              6388                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                603945719                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          6385                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  8840003398                       # The number of ROB reads
system.cpu1.rob.rob_writes                 5849737816                       # The number of ROB writes
system.cpu1.timesIdled                          17306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        172766193                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4364686                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           180730465                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                281                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3482743                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    321726437                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     639022882                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8150613                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4510500                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    198666397                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    162532407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    397233874                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      167042907                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          317551812                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12410186                       # Transaction distribution
system.membus.trans_dist::CleanEvict        304887625                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           713007                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2942                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3457309                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3453217                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     317551813                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    960027911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              960027911                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  21338573760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             21338573760                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           599396                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         321725071                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               321725071    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           321725071                       # Request fanout histogram
system.membus.respLayer1.occupancy       1672231824297                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             53.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        771580448949                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              24.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                918                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          459                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4856070.806100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   6072810.702418                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          459    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        13000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     26465500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            459                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3143073565000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2228936500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    273504348                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       273504348                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    273504348                       # number of overall hits
system.cpu0.icache.overall_hits::total      273504348                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        99749                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         99749                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        99749                       # number of overall misses
system.cpu0.icache.overall_misses::total        99749                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   6013864495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   6013864495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   6013864495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   6013864495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    273604097                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    273604097                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    273604097                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    273604097                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000365                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000365                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000365                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000365                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 60289.972782                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 60289.972782                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 60289.972782                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 60289.972782                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        10869                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              163                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.680982                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        89624                       # number of writebacks
system.cpu0.icache.writebacks::total            89624                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10125                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10125                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10125                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10125                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        89624                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        89624                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        89624                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        89624                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5439261997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5439261997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5439261997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5439261997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000328                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000328                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000328                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000328                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 60689.792879                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 60689.792879                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 60689.792879                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 60689.792879                       # average overall mshr miss latency
system.cpu0.icache.replacements                 89624                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    273504348                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      273504348                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        99749                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        99749                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   6013864495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   6013864495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    273604097                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    273604097                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000365                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000365                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 60289.972782                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 60289.972782                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10125                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10125                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        89624                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        89624                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5439261997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5439261997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000328                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 60689.792879                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 60689.792879                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          273594236                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            89656                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3051.599848                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        547297818                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       547297818                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    428543117                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       428543117                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    428543117                       # number of overall hits
system.cpu0.dcache.overall_hits::total      428543117                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    235389365                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     235389365                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    235389365                       # number of overall misses
system.cpu0.dcache.overall_misses::total    235389365                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 18351398747596                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 18351398747596                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 18351398747596                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 18351398747596                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    663932482                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    663932482                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    663932482                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    663932482                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.354538                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.354538                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.354538                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.354538                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77961.885609                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77961.885609                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77961.885609                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77961.885609                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3499930437                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       971229                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         62138618                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          17230                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    56.324562                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    56.368485                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     99040343                       # number of writebacks
system.cpu0.dcache.writebacks::total         99040343                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    135867809                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    135867809                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    135867809                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    135867809                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     99521556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     99521556                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     99521556                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     99521556                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 9815793042900                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 9815793042900                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 9815793042900                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 9815793042900                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.149897                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.149897                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.149897                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.149897                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98629.818880                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98629.818880                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98629.818880                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98629.818880                       # average overall mshr miss latency
system.cpu0.dcache.replacements              99040241                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    371712379                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      371712379                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    212275731                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    212275731                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 16934230137500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 16934230137500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    583988110                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    583988110                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.363493                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.363493                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 79774.687656                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79774.687656                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    116956048                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    116956048                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     95319683                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     95319683                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 9615041769000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 9615041769000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.163222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.163222                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 100871.524814                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 100871.524814                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     56830738                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      56830738                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     23113634                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     23113634                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1417168610096                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1417168610096                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     79944372                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79944372                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.289121                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.289121                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 61313.102479                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 61313.102479                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     18911761                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     18911761                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4201873                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4201873                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 200751273900                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 200751273900                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.052560                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.052560                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 47776.616261                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 47776.616261                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3188                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3188                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1019                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1019                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     40770500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     40770500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.242215                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.242215                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 40010.304220                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 40010.304220                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          940                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          940                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           79                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           79                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      2019000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      2019000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018778                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018778                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 25556.962025                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25556.962025                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2489                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2489                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1327                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1327                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      9493000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      9493000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3816                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3816                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.347746                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.347746                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7153.730219                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7153.730219                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1327                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1327                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8169000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8169000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.347746                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.347746                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6155.990957                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6155.990957                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        17000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        17000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3193                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3193                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       589916                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       589916                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  16614363000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  16614363000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       593109                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       593109                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.994617                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.994617                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 28163.947070                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 28163.947070                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       589916                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       589916                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  16024447000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  16024447000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.994617                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.994617                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 27163.947070                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 27163.947070                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.945223                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          528888774                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         99734039                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.302992                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.945223                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998288                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998288                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1428801235                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1428801235                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               32155                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            15463144                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8416                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            15409644                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30913359                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              32155                       # number of overall hits
system.l2.overall_hits::.cpu0.data           15463144                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8416                       # number of overall hits
system.l2.overall_hits::.cpu1.data           15409644                       # number of overall hits
system.l2.overall_hits::total                30913359                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             57470                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          83580155                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             11507                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          82947358                       # number of demand (read+write) misses
system.l2.demand_misses::total              166596490                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            57470                       # number of overall misses
system.l2.overall_misses::.cpu0.data         83580155                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            11507                       # number of overall misses
system.l2.overall_misses::.cpu1.data         82947358                       # number of overall misses
system.l2.overall_misses::total             166596490                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4948177495                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 9461328770009                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1007033500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 9398826105577                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     18866110086581                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4948177495                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 9461328770009                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1007033500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 9398826105577                       # number of overall miss cycles
system.l2.overall_miss_latency::total    18866110086581                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           89625                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        99043299                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19923                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        98357002                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            197509849                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          89625                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       99043299                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19923                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       98357002                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           197509849                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.641227                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.843875                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.577574                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.843329                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.843484                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.641227                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.843875                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.577574                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.843329                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.843484                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86100.182617                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113200.660731                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87514.860520                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 113310.735052                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113244.343183                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86100.182617                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113200.660731                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87514.860520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 113310.735052                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113244.343183                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             551944                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     11795                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      46.794744                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 138943454                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12410186                       # number of writebacks
system.l2.writebacks::total                  12410186                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            243                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        2071455                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            364                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        2059897                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             4131959                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           243                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       2071455                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           364                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       2059897                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            4131959                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        57227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     81508700                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        11143                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     80887461                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         162464531                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        57227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     81508700                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        11143                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     80887461                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    161107848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        323572379                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4361848496                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 8520564926383                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    877903001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 8464564446955                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 16990369124835                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4361848496                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 8520564926383                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    877903001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 8464564446955                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 14763694207376                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 31754063332211                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.638516                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.822960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.559303                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.822386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.822564                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.638516                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.822960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.559303                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.822386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.638259                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76220.114561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104535.649892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78785.156690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104646.187954                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104578.944218                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76220.114561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104535.649892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78785.156690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104646.187954                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91638.578695                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98135.889813                       # average overall mshr miss latency
system.l2.replacements                      479629758                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14322691                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14322691                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14322691                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14322691                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    176712374                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        176712374                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    176712374                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    176712374                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    161107848                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      161107848                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 14763694207376                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 14763694207376                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91638.578695                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91638.578695                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           80789                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           73332                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total               154121                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         58624                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         60314                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             118938                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    366004500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    414001499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    780005999                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       139413                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       133646                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           273059                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.420506                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.451297                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.435576                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6243.253616                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  6864.102845                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6558.089080                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          496                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          715                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            1211                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        58128                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        59599                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        117727                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   1189984983                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   1228920957                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2418905940                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.416948                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.445947                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.431141                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20471.803313                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20619.825115                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20546.738981                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            18                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            25                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 43                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          140                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          112                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              252                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       730000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       408000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1138000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          158                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          137                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            295                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.886076                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.817518                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.854237                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5214.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3642.857143                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4515.873016                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          140                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          109                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          249                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2782000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2282000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5064000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.886076                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.795620                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.844068                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19871.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20935.779817                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20337.349398                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2048121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          2014129                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4062250                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2078994                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2084635                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4163629                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 179338942734                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 181963434218                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  361302376952                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4127115                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4098764                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8225879                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.503740                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.508601                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.506162                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 86262.366671                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 87287.910938                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86775.833522                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       375018                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       345148                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           720166                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1703976                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1739487                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3443463                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 141177355901                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 144129506898                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 285306862799                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.412873                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.424393                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.418613                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 82851.727901                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 82857.478612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82854.632908                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         32155                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8416                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              40571                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        57470                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        11507                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            68977                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4948177495                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1007033500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5955210995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        89625                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19923                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109548                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.641227                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.577574                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.629651                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86100.182617                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87514.860520                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86336.184453                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          243                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          364                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           607                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        57227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        11143                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        68370                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4361848496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    877903001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5239751497                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.638516                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.559303                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.624110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76220.114561                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78785.156690                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76638.167281                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     13415023                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     13395515                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26810538                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     81501161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     80862723                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       162363884                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 9281989827275                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 9216862671359                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 18498852498634                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     94916184                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     94258238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     189174422                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.858665                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.857885                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.858276                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113887.823356                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113981.601527                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113934.528067                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1696437                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1714749                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      3411186                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     79804724                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     79147974                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    158952698                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 8379387570482                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 8320434940057                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 16699822510539                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.840792                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.839693                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.840244                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 104998.641064                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105125.052728                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105061.585746                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu1.data        44999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total        44999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        44999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total        44999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            1                       # number of InvalidateReq MSHR hits
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                   543133259                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 479629823                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.132401                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.553771                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.022212                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.633600                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.003862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.530015                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.256540                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.321153                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.166150                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.164531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.347758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            42                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.343750                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.656250                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3590192399                       # Number of tag accesses
system.l2.tags.data_accesses               3590192399                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3662592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    5220046272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        713152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    5180671616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  10139228224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        20544321856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3662592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       713152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4375744                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    794251904                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       794251904                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          57228                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       81563223                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          11143                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       80947994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    158425441                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           321005029                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12410186                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12410186                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1164464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1659632506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           226736                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1647113946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3223609881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            6531747533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1164464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       226736                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1391200                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      252520037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            252520037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      252520037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1164464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1659632506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          226736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1647113946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3223609881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6784267570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10318458.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     57229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  80647377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     11143.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  79995149.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 157514433.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000224306750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       635265                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       635265                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           421095549                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9752587                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   321005030                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12410186                       # Number of write requests accepted
system.mem_ctrls.readBursts                 321005030                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12410186                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2779699                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               2091728                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          17865390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          18014982                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          19433654                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          21211179                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          20630452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          20759025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          20354483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          20024106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          26777133                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          19072079                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         19061886                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         19751936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         18686827                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         19184954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         18683087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         18714158                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            613178                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            611181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            588765                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            747610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            632638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            637625                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            613037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            613200                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            794610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            614505                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           784287                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           615080                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           613142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           613162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           613400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           613039                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.92                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 14104816233489                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1591126655000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            20071541189739                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44323.36                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63073.36                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                197198868                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9339675                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 61.97                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.51                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             321005030                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12410186                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6971345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                12236125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                19004037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                26026465                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                34042808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                40912314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                42247173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                37953275                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                32108258                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                25323784                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               17831869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               11639061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                6468669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                3267606                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1381513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 553764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 164094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  81533                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  10002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  30494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 364664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 502223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 576932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 624431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 652323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 668586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 677662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 683852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 689367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 702759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 675894                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 671044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 668652                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 663468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 662561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 657605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  68384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  27984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  13226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   6674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     55                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    122005249                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.343430                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   146.425990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   140.627130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     12096024      9.91%      9.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     86280796     70.72%     80.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     15590543     12.78%     93.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3907646      3.20%     96.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1363493      1.12%     97.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       535500      0.44%     98.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       314399      0.26%     98.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       262070      0.21%     98.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1654778      1.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    122005249                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       635265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     500.933291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    241.068784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    454.942328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        311312     49.01%     49.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         3872      0.61%     49.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         4284      0.67%     50.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511         6156      0.97%     51.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        18318      2.88%     54.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767        44947      7.08%     61.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895        68342     10.76%     71.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023        74003     11.65%     83.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151        57316      9.02%     92.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279        31182      4.91%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407        11498      1.81%     99.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535         2986      0.47%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          610      0.10%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          209      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           79      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           63      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           69      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303           17      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        635265                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       635265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.242763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.218190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.976662                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           584102     91.95%     91.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10137      1.60%     93.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14271      2.25%     95.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10632      1.67%     97.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             7362      1.16%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             4057      0.64%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22             2286      0.36%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23             1148      0.18%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              518      0.08%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              313      0.05%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26              175      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               82      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               68      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               41      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30               20      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31               18      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        635265                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            20366421184                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               177900736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               660381376                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             20544321920                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            794251904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      6475.19                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       209.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   6531.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    252.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        52.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    50.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.64                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3145302490000                       # Total gap between requests
system.mem_ctrls.avgGap                       9433.59                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3662656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   5161432128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       713152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   5119689536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  10080923712                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    660381376                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1164484.496563771972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1640997050.534409523010                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 226735.584148073744                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1627725642.782661437988                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3205072868.886980533600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 209957985.181095629930                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        57229                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     81563223                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        11143                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     80947994                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    158425441                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12410186                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1991847231                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5134678697955                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    414114849                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5104730013111                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 9829726516593                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 78717771638964                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34804.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62953.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     37163.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     63061.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     62046.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   6342996.93                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         437580533460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         232579573050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1141914908400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        27463594500                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     248287515840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1424126351880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       8531864160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3520484341290                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1119.283229                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6438216349                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 105028560000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3033835725151                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         433536930120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         230430346905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        1130213940660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        26398761480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     248287515840.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1424575946790                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       8153257920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3501596699715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1113.278198                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5551147479                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 105028560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3034722794021                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1190                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          596                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    6716370.805369                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   8529728.470370                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          596    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     55902500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            596                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3141299544500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   4002957000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    270490306                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       270490306                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    270490306                       # number of overall hits
system.cpu1.icache.overall_hits::total      270490306                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        21834                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         21834                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        21834                       # number of overall misses
system.cpu1.icache.overall_misses::total        21834                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1253002000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1253002000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1253002000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1253002000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    270512140                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    270512140                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    270512140                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    270512140                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000081                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000081                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000081                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000081                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 57387.652285                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57387.652285                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 57387.652285                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57387.652285                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           36                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19923                       # number of writebacks
system.cpu1.icache.writebacks::total            19923                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1911                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1911                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1911                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1911                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19923                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19923                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19923                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19923                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1131740000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1131740000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1131740000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1131740000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 56805.701953                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56805.701953                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 56805.701953                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56805.701953                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19923                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    270490306                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      270490306                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        21834                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        21834                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1253002000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1253002000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    270512140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    270512140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000081                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000081                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 57387.652285                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57387.652285                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1911                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1911                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19923                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19923                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1131740000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1131740000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 56805.701953                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56805.701953                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          272652522                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19955                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13663.368680                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        541044203                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       541044203                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    423737549                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       423737549                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    423737549                       # number of overall hits
system.cpu1.dcache.overall_hits::total      423737549                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    234637333                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     234637333                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    234637333                       # number of overall misses
system.cpu1.dcache.overall_misses::total    234637333                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 18325040543757                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 18325040543757                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 18325040543757                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 18325040543757                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    658374882                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    658374882                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    658374882                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    658374882                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.356389                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.356389                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.356389                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.356389                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78099.423947                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78099.423947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78099.423947                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78099.423947                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3451964109                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1038892                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         61075250                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          17947                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    56.519852                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    57.886666                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     98325948                       # number of writebacks
system.cpu1.dcache.writebacks::total         98325948                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    135808896                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    135808896                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    135808896                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    135808896                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     98828437                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     98828437                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     98828437                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     98828437                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 9750785442961                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 9750785442961                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 9750785442961                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 9750785442961                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150110                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150110                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150110                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150110                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98663.762566                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98663.762566                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98663.762566                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98663.762566                       # average overall mshr miss latency
system.cpu1.dcache.replacements              98325860                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    367649229                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      367649229                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    211348988                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    211348988                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 16878944330500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 16878944330500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    578998217                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    578998217                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.365025                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.365025                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79862.905852                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79862.905852                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    116682219                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    116682219                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     94666769                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     94666769                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 9548204773000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 9548204773000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.163501                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.163501                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 100861.208995                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 100861.208995                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     56088320                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      56088320                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     23288345                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     23288345                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1446096213257                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1446096213257                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     79376665                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     79376665                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.293390                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.293390                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 62095.276124                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 62095.276124                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     19126677                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     19126677                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4161668                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4161668                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 202580669961                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 202580669961                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.052429                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.052429                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 48677.758524                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 48677.758524                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3771                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3771                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          827                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          827                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     35965500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     35965500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4598                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.179861                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.179861                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 43489.117291                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 43489.117291                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          762                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          762                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           65                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           65                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       255000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       255000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.014137                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.014137                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  3923.076923                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3923.076923                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2345                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2345                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1664                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1664                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     10173500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     10173500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4009                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4009                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.415066                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.415066                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6113.882212                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6113.882212                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1661                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1661                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      8512500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8512500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.414318                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.414318                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5124.924744                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5124.924744                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2048                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2048                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       583520                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       583520                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  16869285000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  16869285000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       585568                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       585568                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.996503                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.996503                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 28909.523238                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 28909.523238                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       583520                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       583520                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  16285765000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  16285765000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.996503                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.996503                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 27909.523238                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 27909.523238                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.933068                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          523382651                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         99041816                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.284461                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.933068                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.997908                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.997908                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1416979899                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1416979899                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3145302501500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         190094001                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     26732877                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    183152301                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       467219572                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        224821564                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             402                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          865673                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2985                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         868658                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8791524                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8791524                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109548                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    189984454                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       268873                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    298394809                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        59769                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    296289334                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             595012785                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11471872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12677336832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2550144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12587696640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25279055488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       706422708                       # Total snoops (count)
system.tol2bus.snoopTraffic                 882321152                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        904208249                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.200026                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.412301                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              727853765     80.50%     80.50% # Request fanout histogram
system.tol2bus.snoop_fanout::1              171843984     19.00%     99.50% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4510500      0.50%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          904208249                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       396117922422                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      150038172686                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         134603664                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      148998729151                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30088092                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           603130                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
