Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Nov 21 21:32:24 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 0 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/RISCV_types.vhd
    Info (12022): Found design unit 1: RISCV_types File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/RISCV_types.vhd Line: 15
    Info (12022): Found design unit 2: RISCV_types-body File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/RISCV_types.vhd Line: 29
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd
    Info (12022): Found design unit 1: RISCV_Processor-structure File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 34
    Info (12023): Found entity 1: RISCV_Processor File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 22
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor.vhd
    Info (12022): Found design unit 1: adder_subtractor-behavior File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor.vhd Line: 19
    Info (12023): Found entity 1: adder_subtractor File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/adder_subtractor.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu.vhd
    Info (12022): Found design unit 1: alu-structural File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu.vhd Line: 22
    Info (12023): Found entity 1: alu File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu_control.vhd
    Info (12022): Found design unit 1: alu_control-behavior File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu_control.vhd Line: 13
    Info (12023): Found entity 1: alu_control File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu_control.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/barrel_shifter.vhd
    Info (12022): Found design unit 1: barrel_shifter-structural File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/barrel_shifter.vhd Line: 18
    Info (12023): Found entity 1: barrel_shifter File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/barrel_shifter.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd
    Info (12022): Found design unit 1: control_unit-behavior File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd Line: 26
    Info (12023): Found entity 1: control_unit File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/control_unit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/dec5to32.vhd
    Info (12022): Found design unit 1: dec5to32-dataflow File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/dec5to32.vhd Line: 11
    Info (12023): Found entity 1: dec5to32 File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/dec5to32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd
    Info (12022): Found design unit 1: dffg-mixed File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd Line: 33
    Info (12023): Found entity 1: dffg File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/dffg.vhd Line: 23
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/fetch_logic.vhd
    Info (12022): Found design unit 1: fetch_logic-behavior File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/fetch_logic.vhd Line: 29
    Info (12023): Found entity 1: fetch_logic File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/fetch_logic.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/imm_gen.vhd
    Info (12022): Found design unit 1: imm_gen-behavior File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/imm_gen.vhd Line: 13
    Info (12023): Found entity 1: imm_gen File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/imm_gen.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/load_extender.vhd
    Info (12022): Found design unit 1: load_extender-behavioral File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/load_extender.vhd Line: 14
    Info (12023): Found entity 1: load_extender File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/load_extender.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd
    Info (12022): Found design unit 1: mem-rtl File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd Line: 27
    Info (12023): Found entity 1: mem File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mux32to1.vhd
    Info (12022): Found design unit 1: mux32to1-dataflow File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mux32to1.vhd Line: 21
    Info (12023): Found entity 1: mux32to1 File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mux32to1.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/pc_reg.vhd
    Info (12022): Found design unit 1: pc_reg-behavior File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/pc_reg.vhd Line: 19
    Info (12023): Found entity 1: pc_reg File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/pc_reg.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/regN.vhd
    Info (12022): Found design unit 1: regN-structural File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/regN.vhd Line: 27
    Info (12023): Found entity 1: regN File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/regN.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/reg_file.vhd
    Info (12022): Found design unit 1: reg_file-structural File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/reg_file.vhd Line: 19
    Info (12023): Found entity 1: reg_file File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/reg_file.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/store_logic.vhd
    Info (12022): Found design unit 1: store_logic-behavior File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/store_logic.vhd Line: 18
    Info (12023): Found entity 1: store_logic File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/store_logic.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/adder_subtractor_tb.vhd
    Info (12022): Found design unit 1: adder_subtractor_tb-behavior File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/adder_subtractor_tb.vhd Line: 17
    Info (12023): Found entity 1: adder_subtractor_tb File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/adder_subtractor_tb.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/alu_control_tb.vhd
    Info (12022): Found design unit 1: alu_control_tb-behavior File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/alu_control_tb.vhd Line: 13
    Info (12023): Found entity 1: alu_control_tb File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/alu_control_tb.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/alu_tb.vhd
    Info (12022): Found design unit 1: alu_tb-behavior File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/alu_tb.vhd Line: 8
    Info (12023): Found entity 1: alu_tb File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/alu_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/barrel_shifter_tb.vhd
    Info (12022): Found design unit 1: barrel_shifter_tb-tb File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/barrel_shifter_tb.vhd Line: 8
    Info (12023): Found entity 1: barrel_shifter_tb File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/barrel_shifter_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/control_unit_tb.vhd
    Info (12022): Found design unit 1: control_unit_tb-tb File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/control_unit_tb.vhd Line: 8
    Info (12023): Found entity 1: control_unit_tb File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/control_unit_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/fetch_logic_tb.vhd
    Info (12022): Found design unit 1: fetch_logic_tb-tb File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/fetch_logic_tb.vhd Line: 8
    Info (12023): Found entity 1: fetch_logic_tb File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/fetch_logic_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/imm_gen_tb.vhd
    Info (12022): Found design unit 1: imm_gen_tb-tb File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/imm_gen_tb.vhd Line: 8
    Info (12023): Found entity 1: imm_gen_tb File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/imm_gen_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/load_extender_tb.vhd
    Info (12022): Found design unit 1: load_extender_tb-tb File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/load_extender_tb.vhd Line: 8
    Info (12023): Found entity 1: load_extender_tb File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/load_extender_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/pc_reg_tb.vhd
    Info (12022): Found design unit 1: pc_reg_tb-behavior File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/pc_reg_tb.vhd Line: 8
    Info (12023): Found entity 1: pc_reg_tb File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/pc_reg_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/reg_file_tb.vhd
    Info (12022): Found design unit 1: reg_file_tb-behavior File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/reg_file_tb.vhd Line: 8
    Info (12023): Found entity 1: reg_file_tb File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/reg_file_tb.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/store_logic_tb.vhd
    Info (12022): Found design unit 1: store_logic_tb-behavior File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/store_logic_tb.vhd Line: 7
    Info (12023): Found entity 1: store_logic_tb File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/testbench/store_logic_tb.vhd Line: 4
Info (12127): Elaborating entity "RISCV_Processor" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(53): object "s_Halt" assigned a value but never read File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 53
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(54): object "s_Ovfl" assigned a value but never read File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at RISCV_Processor.vhd(62): object "s_MemRead" assigned a value but never read File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 62
Info (12128): Elaborating entity "mem" for hierarchy "mem:IMem" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 221
Info (12128): Elaborating entity "control_unit" for hierarchy "control_unit:U_CONTROL" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 260
Info (12128): Elaborating entity "pc_reg" for hierarchy "pc_reg:U_PC" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 278
Info (12128): Elaborating entity "fetch_logic" for hierarchy "fetch_logic:U_FETCH" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 287
Info (12128): Elaborating entity "reg_file" for hierarchy "reg_file:U_REGFILE" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 307
Info (12128): Elaborating entity "dec5to32" for hierarchy "reg_file:U_REGFILE|dec5to32:u_dec" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/reg_file.vhd Line: 28
Info (12128): Elaborating entity "regN" for hierarchy "reg_file:U_REGFILE|regN:\gen_regs:0:u_reg" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/reg_file.vhd Line: 41
Info (12128): Elaborating entity "dffg" for hierarchy "reg_file:U_REGFILE|regN:\gen_regs:0:u_reg|dffg:\gen_bits:0:u_ff" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/regN.vhd Line: 55
Info (12128): Elaborating entity "mux32to1" for hierarchy "reg_file:U_REGFILE|mux32to1:u_mux1" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/reg_file.vhd Line: 53
Info (12128): Elaborating entity "imm_gen" for hierarchy "imm_gen:U_IMM_GEN" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 325
Info (12128): Elaborating entity "alu_control" for hierarchy "alu_control:U_ALUCTRL" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 341
Info (12128): Elaborating entity "alu" for hierarchy "alu:U_ALU" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 349
Info (12128): Elaborating entity "adder_subtractor" for hierarchy "alu:U_ALU|adder_subtractor:U_ADDER" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu.vhd Line: 74
Info (12128): Elaborating entity "barrel_shifter" for hierarchy "alu:U_ALU|barrel_shifter:U_SHIFTER" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/alu.vhd Line: 88
Info (12128): Elaborating entity "load_extender" for hierarchy "load_extender:U_LOADEXT" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 361
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276007): RAM logic "mem:IMem|ram" is uninferred due to asynchronous read logic File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd Line: 35
    Info (276007): RAM logic "mem:DMem|ram" is uninferred due to asynchronous read logic File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/mem.vhd Line: 35
Warning (276002): Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register pc_reg:U_PC|s_PC[22] will power up to High File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/pc_reg.vhd Line: 28
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 22 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "iInstAddr[0]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[1]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[12]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[13]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[14]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[15]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[16]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[17]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[18]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[19]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[20]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[21]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[22]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[23]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[24]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[25]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[26]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[27]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[28]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[29]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[30]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
    Warning (15610): No output dependent on input pin "iInstAddr[31]" File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 28
Info (21057): Implemented 114703 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 67 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 114604 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings
    Info: Peak virtual memory: 1147 megabytes
    Info: Processing ended: Fri Nov 21 21:37:30 2025
    Info: Elapsed time: 00:05:06
    Info: Total CPU time (on all processors): 00:04:58
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Nov 21 21:37:31 2025
Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Info: qfit2_default_script.tcl version: #1
Info: Project  = toolflow
Info: Revision = toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device EP4CE115F29C7 for design "toolflow"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE40F29C7 is compatible
    Info (176445): Device EP4CE40F29I7 is compatible
    Info (176445): Device EP4CE30F29C7 is compatible
    Info (176445): Device EP4CE30F29I7 is compatible
    Info (176445): Device EP4CE55F29C7 is compatible
    Info (176445): Device EP4CE55F29I7 is compatible
    Info (176445): Device EP4CE75F29C7 is compatible
    Info (176445): Device EP4CE75F29I7 is compatible
    Info (176445): Device EP4CE115F29I7 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location P3
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location N7
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location P28
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000         iCLK
Info (176353): Automatically promoted node iCLK~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 25
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176353): Automatically promoted node iRST~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) File: /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/proj/src/TopLevel/RISCV_Processor.vhd Line: 26
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 97 (unused VREF, 2.5V VCCIO, 65 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 2.5 V.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:01:12
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:26
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:04:17
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 35% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 71% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:28:24
Info (11888): Total time spent on timing analysis during the Fitter is 651.99 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:28
Info (144001): Generated suppressed messages file /home/jwk0425/cpre381/testProjectPart1/cpre3810-toolflow/internal/QuartusWork/output_files/toolflow.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 2625 megabytes
    Info: Processing ended: Fri Nov 21 22:13:19 2025
    Info: Elapsed time: 00:35:48
    Info: Total CPU time (on all processors): 01:31:01
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Nov 21 22:13:22 2025
Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off toolflow -c toolflow
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 840 megabytes
    Info: Processing ended: Fri Nov 21 22:13:30 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:07
