
NineAxisController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a9d8  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002220  0801abc0  0801abc0  0002abc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801cde0  0801cde0  000302dc  2**0
                  CONTENTS
  4 .ARM          00000008  0801cde0  0801cde0  0002cde0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801cde8  0801cde8  000302dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801cde8  0801cde8  0002cde8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801cdec  0801cdec  0002cdec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000002dc  20000000  0801cdf0  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001b80  200002e0  0801d0cc  000302e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000800  20001e60  0801d0cc  00031e60  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000302dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002d242  00000000  00000000  00030305  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000075c4  00000000  00000000  0005d547  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d50  00000000  00000000  00064b10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001fb8  00000000  00000000  00066860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000218ab  00000000  00000000  00068818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002478f  00000000  00000000  0008a0c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000aa2c0  00000000  00000000  000ae852  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c3  00000000  00000000  00158b12  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a140  00000000  00000000  00158bd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00005a7e  00000000  00000000  00162d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200002e0 	.word	0x200002e0
 8000204:	00000000 	.word	0x00000000
 8000208:	0801aba8 	.word	0x0801aba8

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200002e4 	.word	0x200002e4
 8000224:	0801aba8 	.word	0x0801aba8

08000228 <inv_start_vector_compass_cal>:
 8000228:	4802      	ldr	r0, [pc, #8]	; (8000234 <inv_start_vector_compass_cal+0xc>)
 800022a:	f44f 71c8 	mov.w	r1, #400	; 0x190
 800022e:	2204      	movs	r2, #4
 8000230:	f00c bb82 	b.w	800c938 <inv_register_data_cb>
 8000234:	0800243d 	.word	0x0800243d

08000238 <inv_check_peaks.constprop.5>:
 8000238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800023c:	4604      	mov	r4, r0
 800023e:	460d      	mov	r5, r1
 8000240:	f8df b214 	ldr.w	fp, [pc, #532]	; 8000458 <inv_check_peaks.constprop.5+0x220>
 8000244:	b087      	sub	sp, #28
 8000246:	f8db 00ac 	ldr.w	r0, [fp, #172]	; 0xac
 800024a:	f005 ff27 	bl	800609c <__aeabi_i2d>
 800024e:	4622      	mov	r2, r4
 8000250:	462b      	mov	r3, r5
 8000252:	f006 f9ff 	bl	8006654 <__aeabi_dcmplt>
 8000256:	2800      	cmp	r0, #0
 8000258:	d14a      	bne.n	80002f0 <inv_check_peaks.constprop.5+0xb8>
 800025a:	f8db 00b0 	ldr.w	r0, [fp, #176]	; 0xb0
 800025e:	f005 ff1d 	bl	800609c <__aeabi_i2d>
 8000262:	4602      	mov	r2, r0
 8000264:	460b      	mov	r3, r1
 8000266:	4620      	mov	r0, r4
 8000268:	4629      	mov	r1, r5
 800026a:	f006 f9f3 	bl	8006654 <__aeabi_dcmplt>
 800026e:	2800      	cmp	r0, #0
 8000270:	d13e      	bne.n	80002f0 <inv_check_peaks.constprop.5+0xb8>
 8000272:	f8bb 30bc 	ldrh.w	r3, [fp, #188]	; 0xbc
 8000276:	461a      	mov	r2, r3
 8000278:	9302      	str	r3, [sp, #8]
 800027a:	f9bb 30c2 	ldrsh.w	r3, [fp, #194]	; 0xc2
 800027e:	b210      	sxth	r0, r2
 8000280:	1ac0      	subs	r0, r0, r3
 8000282:	f005 ff0b 	bl	800609c <__aeabi_i2d>
 8000286:	4680      	mov	r8, r0
 8000288:	4689      	mov	r9, r1
 800028a:	4642      	mov	r2, r8
 800028c:	4629      	mov	r1, r5
 800028e:	464b      	mov	r3, r9
 8000290:	4620      	mov	r0, r4
 8000292:	f006 f9fd 	bl	8006690 <__aeabi_dcmpgt>
 8000296:	f9bb 20ca 	ldrsh.w	r2, [fp, #202]	; 0xca
 800029a:	f9bb 30d0 	ldrsh.w	r3, [fp, #208]	; 0xd0
 800029e:	f110 0a00 	adds.w	sl, r0, #0
 80002a2:	eba2 0003 	sub.w	r0, r2, r3
 80002a6:	bf18      	it	ne
 80002a8:	f04f 0a01 	movne.w	sl, #1
 80002ac:	f005 fef6 	bl	800609c <__aeabi_i2d>
 80002b0:	4606      	mov	r6, r0
 80002b2:	460f      	mov	r7, r1
 80002b4:	4620      	mov	r0, r4
 80002b6:	4629      	mov	r1, r5
 80002b8:	4632      	mov	r2, r6
 80002ba:	463b      	mov	r3, r7
 80002bc:	f006 f9e8 	bl	8006690 <__aeabi_dcmpgt>
 80002c0:	b108      	cbz	r0, 80002c6 <inv_check_peaks.constprop.5+0x8e>
 80002c2:	f10a 0a01 	add.w	sl, sl, #1
 80002c6:	f9bb 30de 	ldrsh.w	r3, [fp, #222]	; 0xde
 80002ca:	f9bb 00d8 	ldrsh.w	r0, [fp, #216]	; 0xd8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	f005 fee4 	bl	800609c <__aeabi_i2d>
 80002d4:	4602      	mov	r2, r0
 80002d6:	460b      	mov	r3, r1
 80002d8:	4620      	mov	r0, r4
 80002da:	4629      	mov	r1, r5
 80002dc:	e9cd 2300 	strd	r2, r3, [sp]
 80002e0:	f006 f9d6 	bl	8006690 <__aeabi_dcmpgt>
 80002e4:	b108      	cbz	r0, 80002ea <inv_check_peaks.constprop.5+0xb2>
 80002e6:	f10a 0a01 	add.w	sl, sl, #1
 80002ea:	f1ba 0f01 	cmp.w	sl, #1
 80002ee:	dd03      	ble.n	80002f8 <inv_check_peaks.constprop.5+0xc0>
 80002f0:	2001      	movs	r0, #1
 80002f2:	b007      	add	sp, #28
 80002f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80002f8:	4620      	mov	r0, r4
 80002fa:	4629      	mov	r1, r5
 80002fc:	2200      	movs	r2, #0
 80002fe:	4b54      	ldr	r3, [pc, #336]	; (8000450 <inv_check_peaks.constprop.5+0x218>)
 8000300:	f005 ff36 	bl	8006170 <__aeabi_dmul>
 8000304:	4604      	mov	r4, r0
 8000306:	460d      	mov	r5, r1
 8000308:	4622      	mov	r2, r4
 800030a:	4649      	mov	r1, r9
 800030c:	462b      	mov	r3, r5
 800030e:	4640      	mov	r0, r8
 8000310:	f006 f9be 	bl	8006690 <__aeabi_dcmpgt>
 8000314:	4622      	mov	r2, r4
 8000316:	f110 0b00 	adds.w	fp, r0, #0
 800031a:	462b      	mov	r3, r5
 800031c:	4630      	mov	r0, r6
 800031e:	4639      	mov	r1, r7
 8000320:	bf18      	it	ne
 8000322:	f04f 0b01 	movne.w	fp, #1
 8000326:	f006 f9b3 	bl	8006690 <__aeabi_dcmpgt>
 800032a:	b108      	cbz	r0, 8000330 <inv_check_peaks.constprop.5+0xf8>
 800032c:	f10b 0b01 	add.w	fp, fp, #1
 8000330:	e9dd 0100 	ldrd	r0, r1, [sp]
 8000334:	4622      	mov	r2, r4
 8000336:	462b      	mov	r3, r5
 8000338:	f006 f9aa 	bl	8006690 <__aeabi_dcmpgt>
 800033c:	b910      	cbnz	r0, 8000344 <inv_check_peaks.constprop.5+0x10c>
 800033e:	f1bb 0f00 	cmp.w	fp, #0
 8000342:	d003      	beq.n	800034c <inv_check_peaks.constprop.5+0x114>
 8000344:	2002      	movs	r0, #2
 8000346:	b007      	add	sp, #28
 8000348:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800034c:	4b41      	ldr	r3, [pc, #260]	; (8000454 <inv_check_peaks.constprop.5+0x21c>)
 800034e:	f8cd b014 	str.w	fp, [sp, #20]
 8000352:	e9d3 6732 	ldrd	r6, r7, [r3, #200]	; 0xc8
 8000356:	46b2      	mov	sl, r6
 8000358:	e9d3 8934 	ldrd	r8, r9, [r3, #208]	; 0xd0
 800035c:	e9d3 2336 	ldrd	r2, r3, [r3, #216]	; 0xd8
 8000360:	46bb      	mov	fp, r7
 8000362:	9802      	ldr	r0, [sp, #8]
 8000364:	4c3c      	ldr	r4, [pc, #240]	; (8000458 <inv_check_peaks.constprop.5+0x220>)
 8000366:	e9cd 8900 	strd	r8, r9, [sp]
 800036a:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800036e:	f104 0524 	add.w	r5, r4, #36	; 0x24
 8000372:	b200      	sxth	r0, r0
 8000374:	f005 fe92 	bl	800609c <__aeabi_i2d>
 8000378:	4652      	mov	r2, sl
 800037a:	465b      	mov	r3, fp
 800037c:	f005 fd40 	bl	8005e00 <__aeabi_dsub>
 8000380:	4606      	mov	r6, r0
 8000382:	f9b4 00c2 	ldrsh.w	r0, [r4, #194]	; 0xc2
 8000386:	460f      	mov	r7, r1
 8000388:	f005 fe88 	bl	800609c <__aeabi_i2d>
 800038c:	4652      	mov	r2, sl
 800038e:	465b      	mov	r3, fp
 8000390:	f005 fd36 	bl	8005e00 <__aeabi_dsub>
 8000394:	4602      	mov	r2, r0
 8000396:	460b      	mov	r3, r1
 8000398:	4630      	mov	r0, r6
 800039a:	4639      	mov	r1, r7
 800039c:	f005 fee8 	bl	8006170 <__aeabi_dmul>
 80003a0:	4680      	mov	r8, r0
 80003a2:	f9b4 00be 	ldrsh.w	r0, [r4, #190]	; 0xbe
 80003a6:	4689      	mov	r9, r1
 80003a8:	f005 fe78 	bl	800609c <__aeabi_i2d>
 80003ac:	e9dd 2300 	ldrd	r2, r3, [sp]
 80003b0:	f005 fd26 	bl	8005e00 <__aeabi_dsub>
 80003b4:	4606      	mov	r6, r0
 80003b6:	f9b4 00c4 	ldrsh.w	r0, [r4, #196]	; 0xc4
 80003ba:	460f      	mov	r7, r1
 80003bc:	f005 fe6e 	bl	800609c <__aeabi_i2d>
 80003c0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80003c4:	f005 fd1c 	bl	8005e00 <__aeabi_dsub>
 80003c8:	4602      	mov	r2, r0
 80003ca:	460b      	mov	r3, r1
 80003cc:	4630      	mov	r0, r6
 80003ce:	4639      	mov	r1, r7
 80003d0:	f005 fece 	bl	8006170 <__aeabi_dmul>
 80003d4:	4602      	mov	r2, r0
 80003d6:	460b      	mov	r3, r1
 80003d8:	4640      	mov	r0, r8
 80003da:	4649      	mov	r1, r9
 80003dc:	f005 fd12 	bl	8005e04 <__adddf3>
 80003e0:	4680      	mov	r8, r0
 80003e2:	f9b4 00c0 	ldrsh.w	r0, [r4, #192]	; 0xc0
 80003e6:	4689      	mov	r9, r1
 80003e8:	f005 fe58 	bl	800609c <__aeabi_i2d>
 80003ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003f0:	f005 fd06 	bl	8005e00 <__aeabi_dsub>
 80003f4:	4606      	mov	r6, r0
 80003f6:	f9b4 00c6 	ldrsh.w	r0, [r4, #198]	; 0xc6
 80003fa:	460f      	mov	r7, r1
 80003fc:	f005 fe4e 	bl	800609c <__aeabi_i2d>
 8000400:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000404:	f005 fcfc 	bl	8005e00 <__aeabi_dsub>
 8000408:	4602      	mov	r2, r0
 800040a:	460b      	mov	r3, r1
 800040c:	4630      	mov	r0, r6
 800040e:	4639      	mov	r1, r7
 8000410:	f005 feae 	bl	8006170 <__aeabi_dmul>
 8000414:	4602      	mov	r2, r0
 8000416:	460b      	mov	r3, r1
 8000418:	4640      	mov	r0, r8
 800041a:	4649      	mov	r1, r9
 800041c:	f005 fcf2 	bl	8005e04 <__adddf3>
 8000420:	2200      	movs	r2, #0
 8000422:	2300      	movs	r3, #0
 8000424:	f006 f916 	bl	8006654 <__aeabi_dcmplt>
 8000428:	340c      	adds	r4, #12
 800042a:	b960      	cbnz	r0, 8000446 <inv_check_peaks.constprop.5+0x20e>
 800042c:	42ac      	cmp	r4, r5
 800042e:	d002      	beq.n	8000436 <inv_check_peaks.constprop.5+0x1fe>
 8000430:	f8b4 00bc 	ldrh.w	r0, [r4, #188]	; 0xbc
 8000434:	e79d      	b.n	8000372 <inv_check_peaks.constprop.5+0x13a>
 8000436:	f8dd b014 	ldr.w	fp, [sp, #20]
 800043a:	f1bb 0f01 	cmp.w	fp, #1
 800043e:	bfcc      	ite	gt
 8000440:	2000      	movgt	r0, #0
 8000442:	2001      	movle	r0, #1
 8000444:	e755      	b.n	80002f2 <inv_check_peaks.constprop.5+0xba>
 8000446:	9b05      	ldr	r3, [sp, #20]
 8000448:	3301      	adds	r3, #1
 800044a:	9305      	str	r3, [sp, #20]
 800044c:	e7ee      	b.n	800042c <inv_check_peaks.constprop.5+0x1f4>
 800044e:	bf00      	nop
 8000450:	40040000 	.word	0x40040000
 8000454:	20001658 	.word	0x20001658
 8000458:	20001828 	.word	0x20001828

0800045c <inv_vector_compass_cal_sensitivity>:
 800045c:	4b01      	ldr	r3, [pc, #4]	; (8000464 <inv_vector_compass_cal_sensitivity+0x8>)
 800045e:	f8c3 00e8 	str.w	r0, [r3, #232]	; 0xe8
 8000462:	4770      	bx	lr
 8000464:	20001828 	.word	0x20001828

08000468 <inv_cheap_rand>:
 8000468:	4a0c      	ldr	r2, [pc, #48]	; (800049c <inv_cheap_rand+0x34>)
 800046a:	b410      	push	{r4}
 800046c:	6813      	ldr	r3, [r2, #0]
 800046e:	6850      	ldr	r0, [r2, #4]
 8000470:	01d9      	lsls	r1, r3, #7
 8000472:	ea81 01d3 	eor.w	r1, r1, r3, lsr #3
 8000476:	6894      	ldr	r4, [r2, #8]
 8000478:	ea81 1100 	eor.w	r1, r1, r0, lsl #4
 800047c:	ea81 04c4 	eor.w	r4, r1, r4, lsl #3
 8000480:	035b      	lsls	r3, r3, #13
 8000482:	ea83 1354 	eor.w	r3, r3, r4, lsr #5
 8000486:	0ac8      	lsrs	r0, r1, #11
 8000488:	ea80 2043 	eor.w	r0, r0, r3, lsl #9
 800048c:	6094      	str	r4, [r2, #8]
 800048e:	6051      	str	r1, [r2, #4]
 8000490:	60d3      	str	r3, [r2, #12]
 8000492:	6010      	str	r0, [r2, #0]
 8000494:	f85d 4b04 	ldr.w	r4, [sp], #4
 8000498:	4770      	bx	lr
 800049a:	bf00      	nop
 800049c:	20000000 	.word	0x20000000

080004a0 <inv_cheap_gaussian>:
 80004a0:	b570      	push	{r4, r5, r6, lr}
 80004a2:	4605      	mov	r5, r0
 80004a4:	f7ff ffe0 	bl	8000468 <inv_cheap_rand>
 80004a8:	f006 fa60 	bl	800696c <__aeabi_ui2f>
 80004ac:	4917      	ldr	r1, [pc, #92]	; (800050c <inv_cheap_gaussian+0x6c>)
 80004ae:	f006 fab5 	bl	8006a1c <__aeabi_fmul>
 80004b2:	f04f 513e 	mov.w	r1, #796917760	; 0x2f800000
 80004b6:	f006 fab1 	bl	8006a1c <__aeabi_fmul>
 80004ba:	f017 fe93 	bl	80181e4 <cosf>
 80004be:	4604      	mov	r4, r0
 80004c0:	f7ff ffd2 	bl	8000468 <inv_cheap_rand>
 80004c4:	f006 fa52 	bl	800696c <__aeabi_ui2f>
 80004c8:	f04f 513e 	mov.w	r1, #796917760	; 0x2f800000
 80004cc:	f006 faa6 	bl	8006a1c <__aeabi_fmul>
 80004d0:	2100      	movs	r1, #0
 80004d2:	4606      	mov	r6, r0
 80004d4:	f006 fc36 	bl	8006d44 <__aeabi_fcmpeq>
 80004d8:	b198      	cbz	r0, 8000502 <inv_cheap_gaussian+0x62>
 80004da:	490d      	ldr	r1, [pc, #52]	; (8000510 <inv_cheap_gaussian+0x70>)
 80004dc:	2000      	movs	r0, #0
 80004de:	f017 ff21 	bl	8018324 <log>
 80004e2:	2200      	movs	r2, #0
 80004e4:	f04f 4340 	mov.w	r3, #3221225472	; 0xc0000000
 80004e8:	f005 fe42 	bl	8006170 <__aeabi_dmul>
 80004ec:	f006 f938 	bl	8006760 <__aeabi_d2f>
 80004f0:	f017 ffa6 	bl	8018440 <sqrtf>
 80004f4:	4629      	mov	r1, r5
 80004f6:	f006 fa91 	bl	8006a1c <__aeabi_fmul>
 80004fa:	4621      	mov	r1, r4
 80004fc:	f006 fa8e 	bl	8006a1c <__aeabi_fmul>
 8000500:	bd70      	pop	{r4, r5, r6, pc}
 8000502:	4630      	mov	r0, r6
 8000504:	f005 fddc 	bl	80060c0 <__aeabi_f2d>
 8000508:	e7e9      	b.n	80004de <inv_cheap_gaussian+0x3e>
 800050a:	bf00      	nop
 800050c:	40c90fdb 	.word	0x40c90fdb
 8000510:	3ff00000 	.word	0x3ff00000

08000514 <inv_combine_compass_data>:
 8000514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000518:	b089      	sub	sp, #36	; 0x24
 800051a:	4606      	mov	r6, r0
 800051c:	9005      	str	r0, [sp, #20]
 800051e:	4610      	mov	r0, r2
 8000520:	461c      	mov	r4, r3
 8000522:	460f      	mov	r7, r1
 8000524:	9106      	str	r1, [sp, #24]
 8000526:	f005 fdcb 	bl	80060c0 <__aeabi_f2d>
 800052a:	4682      	mov	sl, r0
 800052c:	4620      	mov	r0, r4
 800052e:	468b      	mov	fp, r1
 8000530:	f005 fdc6 	bl	80060c0 <__aeabi_f2d>
 8000534:	e9d6 2330 	ldrd	r2, r3, [r6, #192]	; 0xc0
 8000538:	4680      	mov	r8, r0
 800053a:	4689      	mov	r9, r1
 800053c:	4650      	mov	r0, sl
 800053e:	4659      	mov	r1, fp
 8000540:	e9cd 8900 	strd	r8, r9, [sp]
 8000544:	f005 fe14 	bl	8006170 <__aeabi_dmul>
 8000548:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 800054c:	4604      	mov	r4, r0
 800054e:	460d      	mov	r5, r1
 8000550:	4640      	mov	r0, r8
 8000552:	4649      	mov	r1, r9
 8000554:	f005 fe0c 	bl	8006170 <__aeabi_dmul>
 8000558:	4602      	mov	r2, r0
 800055a:	460b      	mov	r3, r1
 800055c:	4620      	mov	r0, r4
 800055e:	4629      	mov	r1, r5
 8000560:	f005 fc50 	bl	8005e04 <__adddf3>
 8000564:	4632      	mov	r2, r6
 8000566:	4633      	mov	r3, r6
 8000568:	3288      	adds	r2, #136	; 0x88
 800056a:	4694      	mov	ip, r2
 800056c:	9207      	str	r2, [sp, #28]
 800056e:	4616      	mov	r6, r2
 8000570:	f1a7 0208 	sub.w	r2, r7, #8
 8000574:	e9c3 0130 	strd	r0, r1, [r3, #192]	; 0xc0
 8000578:	4611      	mov	r1, r2
 800057a:	e9cd ab02 	strd	sl, fp, [sp, #8]
 800057e:	461d      	mov	r5, r3
 8000580:	468b      	mov	fp, r1
 8000582:	46e2      	mov	sl, ip
 8000584:	3788      	adds	r7, #136	; 0x88
 8000586:	2400      	movs	r4, #0
 8000588:	e9d5 2300 	ldrd	r2, r3, [r5]
 800058c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8000590:	f005 fdee 	bl	8006170 <__aeabi_dmul>
 8000594:	e9fb 2302 	ldrd	r2, r3, [fp, #8]!
 8000598:	4680      	mov	r8, r0
 800059a:	4689      	mov	r9, r1
 800059c:	e9dd 0100 	ldrd	r0, r1, [sp]
 80005a0:	f005 fde6 	bl	8006170 <__aeabi_dmul>
 80005a4:	4602      	mov	r2, r0
 80005a6:	460b      	mov	r3, r1
 80005a8:	4640      	mov	r0, r8
 80005aa:	4649      	mov	r1, r9
 80005ac:	f005 fc2a 	bl	8005e04 <__adddf3>
 80005b0:	e8e5 0102 	strd	r0, r1, [r5], #8
 80005b4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80005b8:	e9f6 2302 	ldrd	r2, r3, [r6, #8]!
 80005bc:	f005 fdd8 	bl	8006170 <__aeabi_dmul>
 80005c0:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
 80005c4:	4680      	mov	r8, r0
 80005c6:	4689      	mov	r9, r1
 80005c8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80005cc:	f005 fdd0 	bl	8006170 <__aeabi_dmul>
 80005d0:	4602      	mov	r2, r0
 80005d2:	460b      	mov	r3, r1
 80005d4:	4640      	mov	r0, r8
 80005d6:	4649      	mov	r1, r9
 80005d8:	f005 fc14 	bl	8005e04 <__adddf3>
 80005dc:	3401      	adds	r4, #1
 80005de:	2c06      	cmp	r4, #6
 80005e0:	e9ea 0102 	strd	r0, r1, [sl, #8]!
 80005e4:	d1d0      	bne.n	8000588 <inv_combine_compass_data+0x74>
 80005e6:	e9dd ab02 	ldrd	sl, fp, [sp, #8]
 80005ea:	9b05      	ldr	r3, [sp, #20]
 80005ec:	9f07      	ldr	r7, [sp, #28]
 80005ee:	f103 0940 	add.w	r9, r3, #64	; 0x40
 80005f2:	464e      	mov	r6, r9
 80005f4:	9b06      	ldr	r3, [sp, #24]
 80005f6:	f103 0840 	add.w	r8, r3, #64	; 0x40
 80005fa:	e9f6 2302 	ldrd	r2, r3, [r6, #8]!
 80005fe:	4650      	mov	r0, sl
 8000600:	4659      	mov	r1, fp
 8000602:	f005 fdb5 	bl	8006170 <__aeabi_dmul>
 8000606:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
 800060a:	4604      	mov	r4, r0
 800060c:	460d      	mov	r5, r1
 800060e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8000612:	f005 fdad 	bl	8006170 <__aeabi_dmul>
 8000616:	4602      	mov	r2, r0
 8000618:	460b      	mov	r3, r1
 800061a:	4620      	mov	r0, r4
 800061c:	4629      	mov	r1, r5
 800061e:	f005 fbf1 	bl	8005e04 <__adddf3>
 8000622:	42be      	cmp	r6, r7
 8000624:	e9c6 0100 	strd	r0, r1, [r6]
 8000628:	d1e7      	bne.n	80005fa <inv_combine_compass_data+0xe6>
 800062a:	9f05      	ldr	r7, [sp, #20]
 800062c:	9e06      	ldr	r6, [sp, #24]
 800062e:	3728      	adds	r7, #40	; 0x28
 8000630:	46b8      	mov	r8, r7
 8000632:	464f      	mov	r7, r9
 8000634:	3628      	adds	r6, #40	; 0x28
 8000636:	e9f8 2302 	ldrd	r2, r3, [r8, #8]!
 800063a:	4650      	mov	r0, sl
 800063c:	4659      	mov	r1, fp
 800063e:	f005 fd97 	bl	8006170 <__aeabi_dmul>
 8000642:	e9f6 2302 	ldrd	r2, r3, [r6, #8]!
 8000646:	4604      	mov	r4, r0
 8000648:	460d      	mov	r5, r1
 800064a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800064e:	f005 fd8f 	bl	8006170 <__aeabi_dmul>
 8000652:	4602      	mov	r2, r0
 8000654:	460b      	mov	r3, r1
 8000656:	4620      	mov	r0, r4
 8000658:	4629      	mov	r1, r5
 800065a:	f005 fbd3 	bl	8005e04 <__adddf3>
 800065e:	4547      	cmp	r7, r8
 8000660:	e9c8 0100 	strd	r0, r1, [r8]
 8000664:	d1e7      	bne.n	8000636 <inv_combine_compass_data+0x122>
 8000666:	b009      	add	sp, #36	; 0x24
 8000668:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800066c <inv_set_terms>:
 800066c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000670:	4682      	mov	sl, r0
 8000672:	b08e      	sub	sp, #56	; 0x38
 8000674:	6808      	ldr	r0, [r1, #0]
 8000676:	460c      	mov	r4, r1
 8000678:	f005 fd10 	bl	800609c <__aeabi_i2d>
 800067c:	4680      	mov	r8, r0
 800067e:	6860      	ldr	r0, [r4, #4]
 8000680:	4689      	mov	r9, r1
 8000682:	f005 fd0b 	bl	800609c <__aeabi_i2d>
 8000686:	4606      	mov	r6, r0
 8000688:	68a0      	ldr	r0, [r4, #8]
 800068a:	460f      	mov	r7, r1
 800068c:	f005 fd06 	bl	800609c <__aeabi_i2d>
 8000690:	2200      	movs	r2, #0
 8000692:	4604      	mov	r4, r0
 8000694:	460d      	mov	r5, r1
 8000696:	e9da 0130 	ldrd	r0, r1, [sl, #192]	; 0xc0
 800069a:	4bae      	ldr	r3, [pc, #696]	; (8000954 <inv_set_terms+0x2e8>)
 800069c:	f005 fbb2 	bl	8005e04 <__adddf3>
 80006a0:	4642      	mov	r2, r8
 80006a2:	464b      	mov	r3, r9
 80006a4:	e9ca 0130 	strd	r0, r1, [sl, #192]	; 0xc0
 80006a8:	e9da 010c 	ldrd	r0, r1, [sl, #48]	; 0x30
 80006ac:	f005 fbaa 	bl	8005e04 <__adddf3>
 80006b0:	4632      	mov	r2, r6
 80006b2:	463b      	mov	r3, r7
 80006b4:	e9ca 010c 	strd	r0, r1, [sl, #48]	; 0x30
 80006b8:	e9da 010e 	ldrd	r0, r1, [sl, #56]	; 0x38
 80006bc:	f005 fba2 	bl	8005e04 <__adddf3>
 80006c0:	4622      	mov	r2, r4
 80006c2:	462b      	mov	r3, r5
 80006c4:	e9ca 010e 	strd	r0, r1, [sl, #56]	; 0x38
 80006c8:	e9da 0110 	ldrd	r0, r1, [sl, #64]	; 0x40
 80006cc:	f005 fb9a 	bl	8005e04 <__adddf3>
 80006d0:	4642      	mov	r2, r8
 80006d2:	e9ca 0110 	strd	r0, r1, [sl, #64]	; 0x40
 80006d6:	464b      	mov	r3, r9
 80006d8:	4640      	mov	r0, r8
 80006da:	4649      	mov	r1, r9
 80006dc:	f005 fd48 	bl	8006170 <__aeabi_dmul>
 80006e0:	e9cd 0100 	strd	r0, r1, [sp]
 80006e4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80006e8:	e9da 0100 	ldrd	r0, r1, [sl]
 80006ec:	f005 fb8a 	bl	8005e04 <__adddf3>
 80006f0:	4632      	mov	r2, r6
 80006f2:	e9ca 0100 	strd	r0, r1, [sl]
 80006f6:	463b      	mov	r3, r7
 80006f8:	4640      	mov	r0, r8
 80006fa:	4649      	mov	r1, r9
 80006fc:	f005 fd38 	bl	8006170 <__aeabi_dmul>
 8000700:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8000704:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000708:	e9da 0102 	ldrd	r0, r1, [sl, #8]
 800070c:	f005 fb7a 	bl	8005e04 <__adddf3>
 8000710:	4622      	mov	r2, r4
 8000712:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8000716:	462b      	mov	r3, r5
 8000718:	4640      	mov	r0, r8
 800071a:	4649      	mov	r1, r9
 800071c:	f005 fd28 	bl	8006170 <__aeabi_dmul>
 8000720:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8000724:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8000728:	e9da 0104 	ldrd	r0, r1, [sl, #16]
 800072c:	f005 fb6a 	bl	8005e04 <__adddf3>
 8000730:	4632      	mov	r2, r6
 8000732:	e9ca 0104 	strd	r0, r1, [sl, #16]
 8000736:	463b      	mov	r3, r7
 8000738:	4630      	mov	r0, r6
 800073a:	4639      	mov	r1, r7
 800073c:	f005 fd18 	bl	8006170 <__aeabi_dmul>
 8000740:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8000744:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8000748:	e9da 0106 	ldrd	r0, r1, [sl, #24]
 800074c:	f005 fb5a 	bl	8005e04 <__adddf3>
 8000750:	4622      	mov	r2, r4
 8000752:	e9ca 0106 	strd	r0, r1, [sl, #24]
 8000756:	462b      	mov	r3, r5
 8000758:	4630      	mov	r0, r6
 800075a:	4639      	mov	r1, r7
 800075c:	f005 fd08 	bl	8006170 <__aeabi_dmul>
 8000760:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8000764:	e9da 0108 	ldrd	r0, r1, [sl, #32]
 8000768:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800076c:	f005 fb4a 	bl	8005e04 <__adddf3>
 8000770:	4622      	mov	r2, r4
 8000772:	e9ca 0108 	strd	r0, r1, [sl, #32]
 8000776:	462b      	mov	r3, r5
 8000778:	4620      	mov	r0, r4
 800077a:	4629      	mov	r1, r5
 800077c:	f005 fcf8 	bl	8006170 <__aeabi_dmul>
 8000780:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8000784:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8000788:	e9da 010a 	ldrd	r0, r1, [sl, #40]	; 0x28
 800078c:	f005 fb3a 	bl	8005e04 <__adddf3>
 8000790:	e9dd 2300 	ldrd	r2, r3, [sp]
 8000794:	e9ca 010a 	strd	r0, r1, [sl, #40]	; 0x28
 8000798:	4640      	mov	r0, r8
 800079a:	4649      	mov	r1, r9
 800079c:	f005 fce8 	bl	8006170 <__aeabi_dmul>
 80007a0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80007a4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80007a8:	e9da 0112 	ldrd	r0, r1, [sl, #72]	; 0x48
 80007ac:	f005 fb2a 	bl	8005e04 <__adddf3>
 80007b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007b4:	e9ca 0112 	strd	r0, r1, [sl, #72]	; 0x48
 80007b8:	4630      	mov	r0, r6
 80007ba:	4639      	mov	r1, r7
 80007bc:	f005 fcd8 	bl	8006170 <__aeabi_dmul>
 80007c0:	4602      	mov	r2, r0
 80007c2:	460b      	mov	r3, r1
 80007c4:	e9da 0114 	ldrd	r0, r1, [sl, #80]	; 0x50
 80007c8:	f005 fb1c 	bl	8005e04 <__adddf3>
 80007cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80007d0:	e9ca 0114 	strd	r0, r1, [sl, #80]	; 0x50
 80007d4:	4620      	mov	r0, r4
 80007d6:	4629      	mov	r1, r5
 80007d8:	f005 fcca 	bl	8006170 <__aeabi_dmul>
 80007dc:	4602      	mov	r2, r0
 80007de:	460b      	mov	r3, r1
 80007e0:	e9da 0116 	ldrd	r0, r1, [sl, #88]	; 0x58
 80007e4:	f005 fb0e 	bl	8005e04 <__adddf3>
 80007e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80007ec:	e9ca 0116 	strd	r0, r1, [sl, #88]	; 0x58
 80007f0:	4640      	mov	r0, r8
 80007f2:	4649      	mov	r1, r9
 80007f4:	f005 fcbc 	bl	8006170 <__aeabi_dmul>
 80007f8:	4602      	mov	r2, r0
 80007fa:	460b      	mov	r3, r1
 80007fc:	e9da 0118 	ldrd	r0, r1, [sl, #96]	; 0x60
 8000800:	f005 fb00 	bl	8005e04 <__adddf3>
 8000804:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8000808:	e9ca 0118 	strd	r0, r1, [sl, #96]	; 0x60
 800080c:	4630      	mov	r0, r6
 800080e:	4639      	mov	r1, r7
 8000810:	f005 fcae 	bl	8006170 <__aeabi_dmul>
 8000814:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8000818:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800081c:	e9da 011a 	ldrd	r0, r1, [sl, #104]	; 0x68
 8000820:	f005 faf0 	bl	8005e04 <__adddf3>
 8000824:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8000828:	e9ca 011a 	strd	r0, r1, [sl, #104]	; 0x68
 800082c:	4620      	mov	r0, r4
 800082e:	4629      	mov	r1, r5
 8000830:	f005 fc9e 	bl	8006170 <__aeabi_dmul>
 8000834:	4602      	mov	r2, r0
 8000836:	460b      	mov	r3, r1
 8000838:	e9da 011c 	ldrd	r0, r1, [sl, #112]	; 0x70
 800083c:	f005 fae2 	bl	8005e04 <__adddf3>
 8000840:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8000844:	e9ca 011c 	strd	r0, r1, [sl, #112]	; 0x70
 8000848:	4640      	mov	r0, r8
 800084a:	4649      	mov	r1, r9
 800084c:	f005 fc90 	bl	8006170 <__aeabi_dmul>
 8000850:	4602      	mov	r2, r0
 8000852:	460b      	mov	r3, r1
 8000854:	e9da 011e 	ldrd	r0, r1, [sl, #120]	; 0x78
 8000858:	f005 fad4 	bl	8005e04 <__adddf3>
 800085c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8000860:	e9ca 011e 	strd	r0, r1, [sl, #120]	; 0x78
 8000864:	4630      	mov	r0, r6
 8000866:	4639      	mov	r1, r7
 8000868:	f005 fc82 	bl	8006170 <__aeabi_dmul>
 800086c:	4602      	mov	r2, r0
 800086e:	460b      	mov	r3, r1
 8000870:	e9da 0120 	ldrd	r0, r1, [sl, #128]	; 0x80
 8000874:	f005 fac6 	bl	8005e04 <__adddf3>
 8000878:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800087c:	e9ca 0120 	strd	r0, r1, [sl, #128]	; 0x80
 8000880:	4620      	mov	r0, r4
 8000882:	4629      	mov	r1, r5
 8000884:	f005 fc74 	bl	8006170 <__aeabi_dmul>
 8000888:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800088c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8000890:	e9da 0122 	ldrd	r0, r1, [sl, #136]	; 0x88
 8000894:	f005 fab6 	bl	8005e04 <__adddf3>
 8000898:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800089c:	e9ca 0122 	strd	r0, r1, [sl, #136]	; 0x88
 80008a0:	4640      	mov	r0, r8
 80008a2:	4649      	mov	r1, r9
 80008a4:	f005 fc64 	bl	8006170 <__aeabi_dmul>
 80008a8:	4602      	mov	r2, r0
 80008aa:	460b      	mov	r3, r1
 80008ac:	e9da 0124 	ldrd	r0, r1, [sl, #144]	; 0x90
 80008b0:	f005 faa8 	bl	8005e04 <__adddf3>
 80008b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008b8:	e9ca 0124 	strd	r0, r1, [sl, #144]	; 0x90
 80008bc:	4630      	mov	r0, r6
 80008be:	4639      	mov	r1, r7
 80008c0:	f005 fc56 	bl	8006170 <__aeabi_dmul>
 80008c4:	4602      	mov	r2, r0
 80008c6:	460b      	mov	r3, r1
 80008c8:	e9da 0126 	ldrd	r0, r1, [sl, #152]	; 0x98
 80008cc:	f005 fa9a 	bl	8005e04 <__adddf3>
 80008d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80008d4:	e9ca 0126 	strd	r0, r1, [sl, #152]	; 0x98
 80008d8:	4620      	mov	r0, r4
 80008da:	4629      	mov	r1, r5
 80008dc:	f005 fc48 	bl	8006170 <__aeabi_dmul>
 80008e0:	4602      	mov	r2, r0
 80008e2:	460b      	mov	r3, r1
 80008e4:	e9da 0128 	ldrd	r0, r1, [sl, #160]	; 0xa0
 80008e8:	f005 fa8c 	bl	8005e04 <__adddf3>
 80008ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80008f0:	e9ca 0128 	strd	r0, r1, [sl, #160]	; 0xa0
 80008f4:	4630      	mov	r0, r6
 80008f6:	4639      	mov	r1, r7
 80008f8:	f005 fc3a 	bl	8006170 <__aeabi_dmul>
 80008fc:	4602      	mov	r2, r0
 80008fe:	460b      	mov	r3, r1
 8000900:	4630      	mov	r0, r6
 8000902:	4639      	mov	r1, r7
 8000904:	f005 fc34 	bl	8006170 <__aeabi_dmul>
 8000908:	4602      	mov	r2, r0
 800090a:	460b      	mov	r3, r1
 800090c:	e9da 012a 	ldrd	r0, r1, [sl, #168]	; 0xa8
 8000910:	f005 fa78 	bl	8005e04 <__adddf3>
 8000914:	e9dd 2300 	ldrd	r2, r3, [sp]
 8000918:	e9ca 012a 	strd	r0, r1, [sl, #168]	; 0xa8
 800091c:	4620      	mov	r0, r4
 800091e:	4629      	mov	r1, r5
 8000920:	f005 fc26 	bl	8006170 <__aeabi_dmul>
 8000924:	4602      	mov	r2, r0
 8000926:	460b      	mov	r3, r1
 8000928:	4620      	mov	r0, r4
 800092a:	4629      	mov	r1, r5
 800092c:	f005 fc20 	bl	8006170 <__aeabi_dmul>
 8000930:	4602      	mov	r2, r0
 8000932:	460b      	mov	r3, r1
 8000934:	e9da 012c 	ldrd	r0, r1, [sl, #176]	; 0xb0
 8000938:	f005 fa64 	bl	8005e04 <__adddf3>
 800093c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8000940:	e9ca 012c 	strd	r0, r1, [sl, #176]	; 0xb0
 8000944:	4620      	mov	r0, r4
 8000946:	4629      	mov	r1, r5
 8000948:	f005 fc12 	bl	8006170 <__aeabi_dmul>
 800094c:	4602      	mov	r2, r0
 800094e:	460b      	mov	r3, r1
 8000950:	e002      	b.n	8000958 <inv_set_terms+0x2ec>
 8000952:	bf00      	nop
 8000954:	3ff00000 	.word	0x3ff00000
 8000958:	4620      	mov	r0, r4
 800095a:	4629      	mov	r1, r5
 800095c:	f005 fc08 	bl	8006170 <__aeabi_dmul>
 8000960:	4602      	mov	r2, r0
 8000962:	460b      	mov	r3, r1
 8000964:	e9da 012e 	ldrd	r0, r1, [sl, #184]	; 0xb8
 8000968:	f005 fa4c 	bl	8005e04 <__adddf3>
 800096c:	e9ca 012e 	strd	r0, r1, [sl, #184]	; 0xb8
 8000970:	b00e      	add	sp, #56	; 0x38
 8000972:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000976:	bf00      	nop

08000978 <inv_compute_bias>:
 8000978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800097c:	e9d0 4530 	ldrd	r4, r5, [r0, #192]	; 0xc0
 8000980:	4682      	mov	sl, r0
 8000982:	468b      	mov	fp, r1
 8000984:	c803      	ldmia	r0, {r0, r1}
 8000986:	e9da 890c 	ldrd	r8, r9, [sl, #48]	; 0x30
 800098a:	4606      	mov	r6, r0
 800098c:	460f      	mov	r7, r1
 800098e:	b0b3      	sub	sp, #204	; 0xcc
 8000990:	463b      	mov	r3, r7
 8000992:	9231      	str	r2, [sp, #196]	; 0xc4
 8000994:	4620      	mov	r0, r4
 8000996:	4632      	mov	r2, r6
 8000998:	4629      	mov	r1, r5
 800099a:	e9cd 6718 	strd	r6, r7, [sp, #96]	; 0x60
 800099e:	f005 fbe7 	bl	8006170 <__aeabi_dmul>
 80009a2:	4642      	mov	r2, r8
 80009a4:	4606      	mov	r6, r0
 80009a6:	460f      	mov	r7, r1
 80009a8:	464b      	mov	r3, r9
 80009aa:	4640      	mov	r0, r8
 80009ac:	4649      	mov	r1, r9
 80009ae:	f005 fbdf 	bl	8006170 <__aeabi_dmul>
 80009b2:	4602      	mov	r2, r0
 80009b4:	460b      	mov	r3, r1
 80009b6:	4630      	mov	r0, r6
 80009b8:	4639      	mov	r1, r7
 80009ba:	f005 fa21 	bl	8005e00 <__aeabi_dsub>
 80009be:	e9da 2306 	ldrd	r2, r3, [sl, #24]
 80009c2:	e9da 670e 	ldrd	r6, r7, [sl, #56]	; 0x38
 80009c6:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 80009ca:	4620      	mov	r0, r4
 80009cc:	4629      	mov	r1, r5
 80009ce:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80009d2:	e9cd 231a 	strd	r2, r3, [sp, #104]	; 0x68
 80009d6:	f005 fbcb 	bl	8006170 <__aeabi_dmul>
 80009da:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009de:	4606      	mov	r6, r0
 80009e0:	460f      	mov	r7, r1
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	f005 fbc3 	bl	8006170 <__aeabi_dmul>
 80009ea:	4602      	mov	r2, r0
 80009ec:	460b      	mov	r3, r1
 80009ee:	4630      	mov	r0, r6
 80009f0:	4639      	mov	r1, r7
 80009f2:	f005 fa05 	bl	8005e00 <__aeabi_dsub>
 80009f6:	e9da 670a 	ldrd	r6, r7, [sl, #40]	; 0x28
 80009fa:	4632      	mov	r2, r6
 80009fc:	463b      	mov	r3, r7
 80009fe:	e9da 6710 	ldrd	r6, r7, [sl, #64]	; 0x40
 8000a02:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8000a06:	4620      	mov	r0, r4
 8000a08:	4629      	mov	r1, r5
 8000a0a:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8000a0e:	e9cd 231c 	strd	r2, r3, [sp, #112]	; 0x70
 8000a12:	f005 fbad 	bl	8006170 <__aeabi_dmul>
 8000a16:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8000a1a:	4606      	mov	r6, r0
 8000a1c:	460f      	mov	r7, r1
 8000a1e:	4610      	mov	r0, r2
 8000a20:	4619      	mov	r1, r3
 8000a22:	f005 fba5 	bl	8006170 <__aeabi_dmul>
 8000a26:	4602      	mov	r2, r0
 8000a28:	460b      	mov	r3, r1
 8000a2a:	4630      	mov	r0, r6
 8000a2c:	4639      	mov	r1, r7
 8000a2e:	f005 f9e7 	bl	8005e00 <__aeabi_dsub>
 8000a32:	e9da 2302 	ldrd	r2, r3, [sl, #8]
 8000a36:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8000a3a:	4620      	mov	r0, r4
 8000a3c:	4629      	mov	r1, r5
 8000a3e:	f005 fb97 	bl	8006170 <__aeabi_dmul>
 8000a42:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a46:	4606      	mov	r6, r0
 8000a48:	460f      	mov	r7, r1
 8000a4a:	4640      	mov	r0, r8
 8000a4c:	4649      	mov	r1, r9
 8000a4e:	f005 fb8f 	bl	8006170 <__aeabi_dmul>
 8000a52:	4602      	mov	r2, r0
 8000a54:	460b      	mov	r3, r1
 8000a56:	4630      	mov	r0, r6
 8000a58:	4639      	mov	r1, r7
 8000a5a:	f005 f9d1 	bl	8005e00 <__aeabi_dsub>
 8000a5e:	e9da 2304 	ldrd	r2, r3, [sl, #16]
 8000a62:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8000a66:	4620      	mov	r0, r4
 8000a68:	4629      	mov	r1, r5
 8000a6a:	f005 fb81 	bl	8006170 <__aeabi_dmul>
 8000a6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8000a72:	4606      	mov	r6, r0
 8000a74:	460f      	mov	r7, r1
 8000a76:	4640      	mov	r0, r8
 8000a78:	4649      	mov	r1, r9
 8000a7a:	f005 fb79 	bl	8006170 <__aeabi_dmul>
 8000a7e:	4602      	mov	r2, r0
 8000a80:	460b      	mov	r3, r1
 8000a82:	4630      	mov	r0, r6
 8000a84:	4639      	mov	r1, r7
 8000a86:	f005 f9bb 	bl	8005e00 <__aeabi_dsub>
 8000a8a:	e9da 2308 	ldrd	r2, r3, [sl, #32]
 8000a8e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8000a92:	4620      	mov	r0, r4
 8000a94:	4629      	mov	r1, r5
 8000a96:	f005 fb6b 	bl	8006170 <__aeabi_dmul>
 8000a9a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8000a9e:	4606      	mov	r6, r0
 8000aa0:	460f      	mov	r7, r1
 8000aa2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8000aa6:	f005 fb63 	bl	8006170 <__aeabi_dmul>
 8000aaa:	4602      	mov	r2, r0
 8000aac:	460b      	mov	r3, r1
 8000aae:	4630      	mov	r0, r6
 8000ab0:	4639      	mov	r1, r7
 8000ab2:	f005 f9a5 	bl	8005e00 <__aeabi_dsub>
 8000ab6:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
 8000aba:	e9da 2312 	ldrd	r2, r3, [sl, #72]	; 0x48
 8000abe:	e9cd 0100 	strd	r0, r1, [sp]
 8000ac2:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8000ac6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8000aca:	e9da 2314 	ldrd	r2, r3, [sl, #80]	; 0x50
 8000ace:	e9cd 2320 	strd	r2, r3, [sp, #128]	; 0x80
 8000ad2:	e9da 2316 	ldrd	r2, r3, [sl, #88]	; 0x58
 8000ad6:	e9cd 2322 	strd	r2, r3, [sp, #136]	; 0x88
 8000ada:	e9da 2318 	ldrd	r2, r3, [sl, #96]	; 0x60
 8000ade:	e9cd 2324 	strd	r2, r3, [sp, #144]	; 0x90
 8000ae2:	e9da 231a 	ldrd	r2, r3, [sl, #104]	; 0x68
 8000ae6:	e9cd 2326 	strd	r2, r3, [sp, #152]	; 0x98
 8000aea:	e9da 231c 	ldrd	r2, r3, [sl, #112]	; 0x70
 8000aee:	e9cd 2328 	strd	r2, r3, [sp, #160]	; 0xa0
 8000af2:	e9da 231e 	ldrd	r2, r3, [sl, #120]	; 0x78
 8000af6:	e9cd 232a 	strd	r2, r3, [sp, #168]	; 0xa8
 8000afa:	e9da 2320 	ldrd	r2, r3, [sl, #128]	; 0x80
 8000afe:	e9cd 232c 	strd	r2, r3, [sp, #176]	; 0xb0
 8000b02:	e9da 2322 	ldrd	r2, r3, [sl, #136]	; 0x88
 8000b06:	e9cd 232e 	strd	r2, r3, [sp, #184]	; 0xb8
 8000b0a:	4632      	mov	r2, r6
 8000b0c:	463b      	mov	r3, r7
 8000b0e:	f005 fb2f 	bl	8006170 <__aeabi_dmul>
 8000b12:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8000b16:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8000b1a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8000b1e:	f005 fb27 	bl	8006170 <__aeabi_dmul>
 8000b22:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8000b26:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 8000b2a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8000b2e:	f005 fb1f 	bl	8006170 <__aeabi_dmul>
 8000b32:	4632      	mov	r2, r6
 8000b34:	463b      	mov	r3, r7
 8000b36:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8000b3a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8000b3e:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8000b42:	f005 fb15 	bl	8006170 <__aeabi_dmul>
 8000b46:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8000b4a:	4606      	mov	r6, r0
 8000b4c:	460f      	mov	r7, r1
 8000b4e:	4610      	mov	r0, r2
 8000b50:	4619      	mov	r1, r3
 8000b52:	f005 f957 	bl	8005e04 <__adddf3>
 8000b56:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8000b5a:	f005 fb09 	bl	8006170 <__aeabi_dmul>
 8000b5e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8000b62:	f005 fb05 	bl	8006170 <__aeabi_dmul>
 8000b66:	4602      	mov	r2, r0
 8000b68:	460b      	mov	r3, r1
 8000b6a:	4630      	mov	r0, r6
 8000b6c:	4639      	mov	r1, r7
 8000b6e:	f005 f947 	bl	8005e00 <__aeabi_dsub>
 8000b72:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8000b76:	4606      	mov	r6, r0
 8000b78:	460f      	mov	r7, r1
 8000b7a:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8000b7e:	f005 faf7 	bl	8006170 <__aeabi_dmul>
 8000b82:	4602      	mov	r2, r0
 8000b84:	460b      	mov	r3, r1
 8000b86:	4630      	mov	r0, r6
 8000b88:	4639      	mov	r1, r7
 8000b8a:	f005 f93b 	bl	8005e04 <__adddf3>
 8000b8e:	4606      	mov	r6, r0
 8000b90:	460f      	mov	r7, r1
 8000b92:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8000b96:	e9dd 2300 	ldrd	r2, r3, [sp]
 8000b9a:	f005 fae9 	bl	8006170 <__aeabi_dmul>
 8000b9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8000ba2:	f005 fae5 	bl	8006170 <__aeabi_dmul>
 8000ba6:	4602      	mov	r2, r0
 8000ba8:	460b      	mov	r3, r1
 8000baa:	4630      	mov	r0, r6
 8000bac:	4639      	mov	r1, r7
 8000bae:	f005 f929 	bl	8005e04 <__adddf3>
 8000bb2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8000bb6:	4606      	mov	r6, r0
 8000bb8:	460f      	mov	r7, r1
 8000bba:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8000bbe:	f005 fad7 	bl	8006170 <__aeabi_dmul>
 8000bc2:	4602      	mov	r2, r0
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	4630      	mov	r0, r6
 8000bc8:	4639      	mov	r1, r7
 8000bca:	f005 f919 	bl	8005e00 <__aeabi_dsub>
 8000bce:	2200      	movs	r2, #0
 8000bd0:	2300      	movs	r3, #0
 8000bd2:	e9cd 011e 	strd	r0, r1, [sp, #120]	; 0x78
 8000bd6:	f005 fd33 	bl	8006640 <__aeabi_dcmpeq>
 8000bda:	b120      	cbz	r0, 8000be6 <inv_compute_bias+0x26e>
 8000bdc:	2300      	movs	r3, #0
 8000bde:	4618      	mov	r0, r3
 8000be0:	b033      	add	sp, #204	; 0xcc
 8000be2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000be6:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8000bea:	4620      	mov	r0, r4
 8000bec:	4629      	mov	r1, r5
 8000bee:	f005 fabf 	bl	8006170 <__aeabi_dmul>
 8000bf2:	4642      	mov	r2, r8
 8000bf4:	4606      	mov	r6, r0
 8000bf6:	460f      	mov	r7, r1
 8000bf8:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8000bfc:	464b      	mov	r3, r9
 8000bfe:	f005 fab7 	bl	8006170 <__aeabi_dmul>
 8000c02:	4602      	mov	r2, r0
 8000c04:	460b      	mov	r3, r1
 8000c06:	4630      	mov	r0, r6
 8000c08:	4639      	mov	r1, r7
 8000c0a:	f005 f8f9 	bl	8005e00 <__aeabi_dsub>
 8000c0e:	e9dd 2320 	ldrd	r2, r3, [sp, #128]	; 0x80
 8000c12:	4606      	mov	r6, r0
 8000c14:	460f      	mov	r7, r1
 8000c16:	4620      	mov	r0, r4
 8000c18:	4629      	mov	r1, r5
 8000c1a:	f005 faa9 	bl	8006170 <__aeabi_dmul>
 8000c1e:	4602      	mov	r2, r0
 8000c20:	460b      	mov	r3, r1
 8000c22:	4630      	mov	r0, r6
 8000c24:	4639      	mov	r1, r7
 8000c26:	f005 f8ed 	bl	8005e04 <__adddf3>
 8000c2a:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8000c2e:	4606      	mov	r6, r0
 8000c30:	460f      	mov	r7, r1
 8000c32:	4640      	mov	r0, r8
 8000c34:	4649      	mov	r1, r9
 8000c36:	f005 fa9b 	bl	8006170 <__aeabi_dmul>
 8000c3a:	4602      	mov	r2, r0
 8000c3c:	460b      	mov	r3, r1
 8000c3e:	4630      	mov	r0, r6
 8000c40:	4639      	mov	r1, r7
 8000c42:	f005 f8dd 	bl	8005e00 <__aeabi_dsub>
 8000c46:	e9dd 2322 	ldrd	r2, r3, [sp, #136]	; 0x88
 8000c4a:	4606      	mov	r6, r0
 8000c4c:	460f      	mov	r7, r1
 8000c4e:	4620      	mov	r0, r4
 8000c50:	4629      	mov	r1, r5
 8000c52:	f005 fa8d 	bl	8006170 <__aeabi_dmul>
 8000c56:	4602      	mov	r2, r0
 8000c58:	460b      	mov	r3, r1
 8000c5a:	4630      	mov	r0, r6
 8000c5c:	4639      	mov	r1, r7
 8000c5e:	f005 f8d1 	bl	8005e04 <__adddf3>
 8000c62:	4606      	mov	r6, r0
 8000c64:	460f      	mov	r7, r1
 8000c66:	4640      	mov	r0, r8
 8000c68:	4649      	mov	r1, r9
 8000c6a:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8000c6e:	4642      	mov	r2, r8
 8000c70:	464b      	mov	r3, r9
 8000c72:	f005 fa7d 	bl	8006170 <__aeabi_dmul>
 8000c76:	4602      	mov	r2, r0
 8000c78:	460b      	mov	r3, r1
 8000c7a:	4630      	mov	r0, r6
 8000c7c:	4639      	mov	r1, r7
 8000c7e:	f005 f8bf 	bl	8005e00 <__aeabi_dsub>
 8000c82:	2200      	movs	r2, #0
 8000c84:	4bc7      	ldr	r3, [pc, #796]	; (8000fa4 <inv_compute_bias+0x62c>)
 8000c86:	f005 fa73 	bl	8006170 <__aeabi_dmul>
 8000c8a:	e9dd 2324 	ldrd	r2, r3, [sp, #144]	; 0x90
 8000c8e:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 8000c92:	4620      	mov	r0, r4
 8000c94:	4629      	mov	r1, r5
 8000c96:	f005 fa6b 	bl	8006170 <__aeabi_dmul>
 8000c9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c9e:	4606      	mov	r6, r0
 8000ca0:	460f      	mov	r7, r1
 8000ca2:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8000ca6:	f005 fa63 	bl	8006170 <__aeabi_dmul>
 8000caa:	4602      	mov	r2, r0
 8000cac:	460b      	mov	r3, r1
 8000cae:	4630      	mov	r0, r6
 8000cb0:	4639      	mov	r1, r7
 8000cb2:	f005 f8a5 	bl	8005e00 <__aeabi_dsub>
 8000cb6:	e9dd 2326 	ldrd	r2, r3, [sp, #152]	; 0x98
 8000cba:	4606      	mov	r6, r0
 8000cbc:	460f      	mov	r7, r1
 8000cbe:	4620      	mov	r0, r4
 8000cc0:	4629      	mov	r1, r5
 8000cc2:	f005 fa55 	bl	8006170 <__aeabi_dmul>
 8000cc6:	4602      	mov	r2, r0
 8000cc8:	460b      	mov	r3, r1
 8000cca:	4630      	mov	r0, r6
 8000ccc:	4639      	mov	r1, r7
 8000cce:	f005 f899 	bl	8005e04 <__adddf3>
 8000cd2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd6:	4606      	mov	r6, r0
 8000cd8:	460f      	mov	r7, r1
 8000cda:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
 8000cde:	f005 fa47 	bl	8006170 <__aeabi_dmul>
 8000ce2:	4602      	mov	r2, r0
 8000ce4:	460b      	mov	r3, r1
 8000ce6:	4630      	mov	r0, r6
 8000ce8:	4639      	mov	r1, r7
 8000cea:	f005 f889 	bl	8005e00 <__aeabi_dsub>
 8000cee:	e9dd 2328 	ldrd	r2, r3, [sp, #160]	; 0xa0
 8000cf2:	4606      	mov	r6, r0
 8000cf4:	460f      	mov	r7, r1
 8000cf6:	4620      	mov	r0, r4
 8000cf8:	4629      	mov	r1, r5
 8000cfa:	f005 fa39 	bl	8006170 <__aeabi_dmul>
 8000cfe:	4602      	mov	r2, r0
 8000d00:	460b      	mov	r3, r1
 8000d02:	4630      	mov	r0, r6
 8000d04:	4639      	mov	r1, r7
 8000d06:	f005 f87d 	bl	8005e04 <__adddf3>
 8000d0a:	4642      	mov	r2, r8
 8000d0c:	4606      	mov	r6, r0
 8000d0e:	460f      	mov	r7, r1
 8000d10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8000d14:	464b      	mov	r3, r9
 8000d16:	e9cd 891c 	strd	r8, r9, [sp, #112]	; 0x70
 8000d1a:	f005 fa29 	bl	8006170 <__aeabi_dmul>
 8000d1e:	4602      	mov	r2, r0
 8000d20:	460b      	mov	r3, r1
 8000d22:	4630      	mov	r0, r6
 8000d24:	4639      	mov	r1, r7
 8000d26:	f005 f86b 	bl	8005e00 <__aeabi_dsub>
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	4b9d      	ldr	r3, [pc, #628]	; (8000fa4 <inv_compute_bias+0x62c>)
 8000d2e:	f005 fa1f 	bl	8006170 <__aeabi_dmul>
 8000d32:	e9dd 232a 	ldrd	r2, r3, [sp, #168]	; 0xa8
 8000d36:	4680      	mov	r8, r0
 8000d38:	4689      	mov	r9, r1
 8000d3a:	4620      	mov	r0, r4
 8000d3c:	4629      	mov	r1, r5
 8000d3e:	f005 fa17 	bl	8006170 <__aeabi_dmul>
 8000d42:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8000d46:	4606      	mov	r6, r0
 8000d48:	460f      	mov	r7, r1
 8000d4a:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8000d4e:	f005 fa0f 	bl	8006170 <__aeabi_dmul>
 8000d52:	4602      	mov	r2, r0
 8000d54:	460b      	mov	r3, r1
 8000d56:	4630      	mov	r0, r6
 8000d58:	4639      	mov	r1, r7
 8000d5a:	f005 f851 	bl	8005e00 <__aeabi_dsub>
 8000d5e:	e9dd 232c 	ldrd	r2, r3, [sp, #176]	; 0xb0
 8000d62:	4606      	mov	r6, r0
 8000d64:	460f      	mov	r7, r1
 8000d66:	4620      	mov	r0, r4
 8000d68:	4629      	mov	r1, r5
 8000d6a:	f005 fa01 	bl	8006170 <__aeabi_dmul>
 8000d6e:	4602      	mov	r2, r0
 8000d70:	460b      	mov	r3, r1
 8000d72:	4630      	mov	r0, r6
 8000d74:	4639      	mov	r1, r7
 8000d76:	f005 f845 	bl	8005e04 <__adddf3>
 8000d7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8000d7e:	4606      	mov	r6, r0
 8000d80:	460f      	mov	r7, r1
 8000d82:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
 8000d86:	f005 f9f3 	bl	8006170 <__aeabi_dmul>
 8000d8a:	4602      	mov	r2, r0
 8000d8c:	460b      	mov	r3, r1
 8000d8e:	4630      	mov	r0, r6
 8000d90:	4639      	mov	r1, r7
 8000d92:	f005 f835 	bl	8005e00 <__aeabi_dsub>
 8000d96:	e9dd 232e 	ldrd	r2, r3, [sp, #184]	; 0xb8
 8000d9a:	4606      	mov	r6, r0
 8000d9c:	460f      	mov	r7, r1
 8000d9e:	4620      	mov	r0, r4
 8000da0:	4629      	mov	r1, r5
 8000da2:	f005 f9e5 	bl	8006170 <__aeabi_dmul>
 8000da6:	4602      	mov	r2, r0
 8000da8:	460b      	mov	r3, r1
 8000daa:	4630      	mov	r0, r6
 8000dac:	4639      	mov	r1, r7
 8000dae:	f005 f829 	bl	8005e04 <__adddf3>
 8000db2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8000db6:	4604      	mov	r4, r0
 8000db8:	460d      	mov	r5, r1
 8000dba:	e9dd 011c 	ldrd	r0, r1, [sp, #112]	; 0x70
 8000dbe:	f005 f9d7 	bl	8006170 <__aeabi_dmul>
 8000dc2:	4602      	mov	r2, r0
 8000dc4:	460b      	mov	r3, r1
 8000dc6:	4620      	mov	r0, r4
 8000dc8:	4629      	mov	r1, r5
 8000dca:	f005 f819 	bl	8005e00 <__aeabi_dsub>
 8000dce:	2200      	movs	r2, #0
 8000dd0:	4b74      	ldr	r3, [pc, #464]	; (8000fa4 <inv_compute_bias+0x62c>)
 8000dd2:	f005 f9cd 	bl	8006170 <__aeabi_dmul>
 8000dd6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8000dda:	4606      	mov	r6, r0
 8000ddc:	460f      	mov	r7, r1
 8000dde:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8000de2:	f005 f9c5 	bl	8006170 <__aeabi_dmul>
 8000de6:	4632      	mov	r2, r6
 8000de8:	e9cd 0118 	strd	r0, r1, [sp, #96]	; 0x60
 8000dec:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8000df0:	463b      	mov	r3, r7
 8000df2:	f005 f9bd 	bl	8006170 <__aeabi_dmul>
 8000df6:	4642      	mov	r2, r8
 8000df8:	4604      	mov	r4, r0
 8000dfa:	460d      	mov	r5, r1
 8000dfc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8000e00:	464b      	mov	r3, r9
 8000e02:	f005 f9b5 	bl	8006170 <__aeabi_dmul>
 8000e06:	4602      	mov	r2, r0
 8000e08:	460b      	mov	r3, r1
 8000e0a:	4620      	mov	r0, r4
 8000e0c:	4629      	mov	r1, r5
 8000e0e:	f004 fff7 	bl	8005e00 <__aeabi_dsub>
 8000e12:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8000e16:	f005 f9ab 	bl	8006170 <__aeabi_dmul>
 8000e1a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8000e1e:	4604      	mov	r4, r0
 8000e20:	460d      	mov	r5, r1
 8000e22:	4610      	mov	r0, r2
 8000e24:	4619      	mov	r1, r3
 8000e26:	f005 f9a3 	bl	8006170 <__aeabi_dmul>
 8000e2a:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8000e2e:	f005 f99f 	bl	8006170 <__aeabi_dmul>
 8000e32:	4602      	mov	r2, r0
 8000e34:	460b      	mov	r3, r1
 8000e36:	4620      	mov	r0, r4
 8000e38:	4629      	mov	r1, r5
 8000e3a:	f004 ffe3 	bl	8005e04 <__adddf3>
 8000e3e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8000e42:	4604      	mov	r4, r0
 8000e44:	460d      	mov	r5, r1
 8000e46:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8000e4a:	f005 f991 	bl	8006170 <__aeabi_dmul>
 8000e4e:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8000e52:	f005 f98d 	bl	8006170 <__aeabi_dmul>
 8000e56:	4602      	mov	r2, r0
 8000e58:	460b      	mov	r3, r1
 8000e5a:	4620      	mov	r0, r4
 8000e5c:	4629      	mov	r1, r5
 8000e5e:	f004 ffcf 	bl	8005e00 <__aeabi_dsub>
 8000e62:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8000e66:	4604      	mov	r4, r0
 8000e68:	460d      	mov	r5, r1
 8000e6a:	4640      	mov	r0, r8
 8000e6c:	4649      	mov	r1, r9
 8000e6e:	f005 f97f 	bl	8006170 <__aeabi_dmul>
 8000e72:	4602      	mov	r2, r0
 8000e74:	460b      	mov	r3, r1
 8000e76:	4620      	mov	r0, r4
 8000e78:	4629      	mov	r1, r5
 8000e7a:	f004 ffc3 	bl	8005e04 <__adddf3>
 8000e7e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8000e82:	4604      	mov	r4, r0
 8000e84:	460d      	mov	r5, r1
 8000e86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8000e8a:	f005 f971 	bl	8006170 <__aeabi_dmul>
 8000e8e:	4632      	mov	r2, r6
 8000e90:	463b      	mov	r3, r7
 8000e92:	f005 f96d 	bl	8006170 <__aeabi_dmul>
 8000e96:	4602      	mov	r2, r0
 8000e98:	460b      	mov	r3, r1
 8000e9a:	4620      	mov	r0, r4
 8000e9c:	4629      	mov	r1, r5
 8000e9e:	f004 ffaf 	bl	8005e00 <__aeabi_dsub>
 8000ea2:	e9dd 231e 	ldrd	r2, r3, [sp, #120]	; 0x78
 8000ea6:	f005 fa8d 	bl	80063c4 <__aeabi_ddiv>
 8000eaa:	4604      	mov	r4, r0
 8000eac:	460d      	mov	r5, r1
 8000eae:	4632      	mov	r2, r6
 8000eb0:	e9cb 4500 	strd	r4, r5, [fp]
 8000eb4:	463b      	mov	r3, r7
 8000eb6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8000eba:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8000ebe:	f005 f957 	bl	8006170 <__aeabi_dmul>
 8000ec2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8000ec6:	4604      	mov	r4, r0
 8000ec8:	460d      	mov	r5, r1
 8000eca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8000ece:	f005 f94f 	bl	8006170 <__aeabi_dmul>
 8000ed2:	4602      	mov	r2, r0
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	4620      	mov	r0, r4
 8000ed8:	4629      	mov	r1, r5
 8000eda:	f004 ff91 	bl	8005e00 <__aeabi_dsub>
 8000ede:	e9dd 2300 	ldrd	r2, r3, [sp]
 8000ee2:	f005 f945 	bl	8006170 <__aeabi_dmul>
 8000ee6:	4604      	mov	r4, r0
 8000ee8:	460d      	mov	r5, r1
 8000eea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8000eee:	4602      	mov	r2, r0
 8000ef0:	460b      	mov	r3, r1
 8000ef2:	f005 f93d 	bl	8006170 <__aeabi_dmul>
 8000ef6:	4642      	mov	r2, r8
 8000ef8:	464b      	mov	r3, r9
 8000efa:	f005 f939 	bl	8006170 <__aeabi_dmul>
 8000efe:	4602      	mov	r2, r0
 8000f00:	460b      	mov	r3, r1
 8000f02:	4620      	mov	r0, r4
 8000f04:	4629      	mov	r1, r5
 8000f06:	f004 ff7d 	bl	8005e04 <__adddf3>
 8000f0a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8000f0e:	4604      	mov	r4, r0
 8000f10:	460d      	mov	r5, r1
 8000f12:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8000f16:	f005 f92b 	bl	8006170 <__aeabi_dmul>
 8000f1a:	4642      	mov	r2, r8
 8000f1c:	464b      	mov	r3, r9
 8000f1e:	f005 f927 	bl	8006170 <__aeabi_dmul>
 8000f22:	4602      	mov	r2, r0
 8000f24:	460b      	mov	r3, r1
 8000f26:	4620      	mov	r0, r4
 8000f28:	4629      	mov	r1, r5
 8000f2a:	f004 ff69 	bl	8005e00 <__aeabi_dsub>
 8000f2e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8000f32:	4604      	mov	r4, r0
 8000f34:	460d      	mov	r5, r1
 8000f36:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8000f3a:	f005 f919 	bl	8006170 <__aeabi_dmul>
 8000f3e:	4602      	mov	r2, r0
 8000f40:	460b      	mov	r3, r1
 8000f42:	4620      	mov	r0, r4
 8000f44:	4629      	mov	r1, r5
 8000f46:	f004 ff5d 	bl	8005e04 <__adddf3>
 8000f4a:	4632      	mov	r2, r6
 8000f4c:	4604      	mov	r4, r0
 8000f4e:	460d      	mov	r5, r1
 8000f50:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8000f54:	463b      	mov	r3, r7
 8000f56:	f005 f90b 	bl	8006170 <__aeabi_dmul>
 8000f5a:	4602      	mov	r2, r0
 8000f5c:	460b      	mov	r3, r1
 8000f5e:	4620      	mov	r0, r4
 8000f60:	4629      	mov	r1, r5
 8000f62:	f004 ff4d 	bl	8005e00 <__aeabi_dsub>
 8000f66:	e9dd 231e 	ldrd	r2, r3, [sp, #120]	; 0x78
 8000f6a:	f005 fa2b 	bl	80063c4 <__aeabi_ddiv>
 8000f6e:	4604      	mov	r4, r0
 8000f70:	460d      	mov	r5, r1
 8000f72:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8000f76:	e9cb 4502 	strd	r4, r5, [fp, #8]
 8000f7a:	4642      	mov	r2, r8
 8000f7c:	464b      	mov	r3, r9
 8000f7e:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8000f82:	f005 f8f5 	bl	8006170 <__aeabi_dmul>
 8000f86:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8000f8a:	4604      	mov	r4, r0
 8000f8c:	460d      	mov	r5, r1
 8000f8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8000f92:	f005 f8ed 	bl	8006170 <__aeabi_dmul>
 8000f96:	4602      	mov	r2, r0
 8000f98:	460b      	mov	r3, r1
 8000f9a:	4620      	mov	r0, r4
 8000f9c:	4629      	mov	r1, r5
 8000f9e:	f004 ff2f 	bl	8005e00 <__aeabi_dsub>
 8000fa2:	e001      	b.n	8000fa8 <inv_compute_bias+0x630>
 8000fa4:	3fe00000 	.word	0x3fe00000
 8000fa8:	e9dd 2300 	ldrd	r2, r3, [sp]
 8000fac:	f005 f8e0 	bl	8006170 <__aeabi_dmul>
 8000fb0:	4604      	mov	r4, r0
 8000fb2:	460d      	mov	r5, r1
 8000fb4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8000fb8:	4602      	mov	r2, r0
 8000fba:	460b      	mov	r3, r1
 8000fbc:	f005 f8d8 	bl	8006170 <__aeabi_dmul>
 8000fc0:	4632      	mov	r2, r6
 8000fc2:	463b      	mov	r3, r7
 8000fc4:	f005 f8d4 	bl	8006170 <__aeabi_dmul>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	460b      	mov	r3, r1
 8000fcc:	4620      	mov	r0, r4
 8000fce:	4629      	mov	r1, r5
 8000fd0:	f004 ff18 	bl	8005e04 <__adddf3>
 8000fd4:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8000fd8:	4604      	mov	r4, r0
 8000fda:	460d      	mov	r5, r1
 8000fdc:	4630      	mov	r0, r6
 8000fde:	4639      	mov	r1, r7
 8000fe0:	f005 f8c6 	bl	8006170 <__aeabi_dmul>
 8000fe4:	4602      	mov	r2, r0
 8000fe6:	460b      	mov	r3, r1
 8000fe8:	4620      	mov	r0, r4
 8000fea:	4629      	mov	r1, r5
 8000fec:	f004 ff08 	bl	8005e00 <__aeabi_dsub>
 8000ff0:	4604      	mov	r4, r0
 8000ff2:	460d      	mov	r5, r1
 8000ff4:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 8000ff8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8000ffc:	f005 f8b8 	bl	8006170 <__aeabi_dmul>
 8001000:	4602      	mov	r2, r0
 8001002:	460b      	mov	r3, r1
 8001004:	4620      	mov	r0, r4
 8001006:	4629      	mov	r1, r5
 8001008:	f004 fefc 	bl	8005e04 <__adddf3>
 800100c:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 8001010:	4604      	mov	r4, r0
 8001012:	460d      	mov	r5, r1
 8001014:	4640      	mov	r0, r8
 8001016:	4649      	mov	r1, r9
 8001018:	f005 f8aa 	bl	8006170 <__aeabi_dmul>
 800101c:	4602      	mov	r2, r0
 800101e:	460b      	mov	r3, r1
 8001020:	4620      	mov	r0, r4
 8001022:	4629      	mov	r1, r5
 8001024:	f004 feec 	bl	8005e00 <__aeabi_dsub>
 8001028:	e9dd 231e 	ldrd	r2, r3, [sp, #120]	; 0x78
 800102c:	f005 f9ca 	bl	80063c4 <__aeabi_ddiv>
 8001030:	4604      	mov	r4, r0
 8001032:	460d      	mov	r5, r1
 8001034:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8001038:	e9cb 4504 	strd	r4, r5, [fp, #16]
 800103c:	4602      	mov	r2, r0
 800103e:	460b      	mov	r3, r1
 8001040:	f005 f896 	bl	8006170 <__aeabi_dmul>
 8001044:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8001048:	e9cd 0100 	strd	r0, r1, [sp]
 800104c:	4610      	mov	r0, r2
 800104e:	4619      	mov	r1, r3
 8001050:	f005 f88e 	bl	8006170 <__aeabi_dmul>
 8001054:	4622      	mov	r2, r4
 8001056:	4680      	mov	r8, r0
 8001058:	4689      	mov	r9, r1
 800105a:	462b      	mov	r3, r5
 800105c:	4620      	mov	r0, r4
 800105e:	4629      	mov	r1, r5
 8001060:	f005 f886 	bl	8006170 <__aeabi_dmul>
 8001064:	e9da 2306 	ldrd	r2, r3, [sl, #24]
 8001068:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800106c:	e9da 0100 	ldrd	r0, r1, [sl]
 8001070:	f004 fec8 	bl	8005e04 <__adddf3>
 8001074:	4642      	mov	r2, r8
 8001076:	4606      	mov	r6, r0
 8001078:	460f      	mov	r7, r1
 800107a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800107e:	464b      	mov	r3, r9
 8001080:	f004 fec0 	bl	8005e04 <__adddf3>
 8001084:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001088:	f004 febc 	bl	8005e04 <__adddf3>
 800108c:	e9da 230a 	ldrd	r2, r3, [sl, #40]	; 0x28
 8001090:	e9cd 0100 	strd	r0, r1, [sp]
 8001094:	4630      	mov	r0, r6
 8001096:	4639      	mov	r1, r7
 8001098:	f004 feb4 	bl	8005e04 <__adddf3>
 800109c:	e9da 230c 	ldrd	r2, r3, [sl, #48]	; 0x30
 80010a0:	4606      	mov	r6, r0
 80010a2:	460f      	mov	r7, r1
 80010a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80010a8:	f005 f862 	bl	8006170 <__aeabi_dmul>
 80010ac:	e9da 230e 	ldrd	r2, r3, [sl, #56]	; 0x38
 80010b0:	4680      	mov	r8, r0
 80010b2:	4689      	mov	r9, r1
 80010b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80010b8:	f005 f85a 	bl	8006170 <__aeabi_dmul>
 80010bc:	4602      	mov	r2, r0
 80010be:	460b      	mov	r3, r1
 80010c0:	4640      	mov	r0, r8
 80010c2:	4649      	mov	r1, r9
 80010c4:	f004 fe9e 	bl	8005e04 <__adddf3>
 80010c8:	e9da 2310 	ldrd	r2, r3, [sl, #64]	; 0x40
 80010cc:	4680      	mov	r8, r0
 80010ce:	4689      	mov	r9, r1
 80010d0:	4620      	mov	r0, r4
 80010d2:	4629      	mov	r1, r5
 80010d4:	f005 f84c 	bl	8006170 <__aeabi_dmul>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	4640      	mov	r0, r8
 80010de:	4649      	mov	r1, r9
 80010e0:	f004 fe90 	bl	8005e04 <__adddf3>
 80010e4:	4602      	mov	r2, r0
 80010e6:	460b      	mov	r3, r1
 80010e8:	f004 fe8c 	bl	8005e04 <__adddf3>
 80010ec:	4602      	mov	r2, r0
 80010ee:	460b      	mov	r3, r1
 80010f0:	4630      	mov	r0, r6
 80010f2:	4639      	mov	r1, r7
 80010f4:	f004 fe84 	bl	8005e00 <__aeabi_dsub>
 80010f8:	e9da 2330 	ldrd	r2, r3, [sl, #192]	; 0xc0
 80010fc:	f005 f962 	bl	80063c4 <__aeabi_ddiv>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	e9dd 0100 	ldrd	r0, r1, [sp]
 8001108:	f004 fe7c 	bl	8005e04 <__adddf3>
 800110c:	f017 f944 	bl	8018398 <sqrt>
 8001110:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 8001112:	2301      	movs	r3, #1
 8001114:	e9c2 0100 	strd	r0, r1, [r2]
 8001118:	4618      	mov	r0, r3
 800111a:	b033      	add	sp, #204	; 0xcc
 800111c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001120 <inv_center_sum>:
 8001120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001124:	e9d0 2330 	ldrd	r2, r3, [r0, #192]	; 0xc0
 8001128:	e9d1 8900 	ldrd	r8, r9, [r1]
 800112c:	b099      	sub	sp, #100	; 0x64
 800112e:	4604      	mov	r4, r0
 8001130:	460d      	mov	r5, r1
 8001132:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8001136:	4610      	mov	r0, r2
 8001138:	4619      	mov	r1, r3
 800113a:	4642      	mov	r2, r8
 800113c:	464b      	mov	r3, r9
 800113e:	f005 f817 	bl	8006170 <__aeabi_dmul>
 8001142:	e9d4 6700 	ldrd	r6, r7, [r4]
 8001146:	e9d4 ab0c 	ldrd	sl, fp, [r4, #48]	; 0x30
 800114a:	4602      	mov	r2, r0
 800114c:	460b      	mov	r3, r1
 800114e:	4640      	mov	r0, r8
 8001150:	4649      	mov	r1, r9
 8001152:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8001156:	f005 f80b 	bl	8006170 <__aeabi_dmul>
 800115a:	4632      	mov	r2, r6
 800115c:	463b      	mov	r3, r7
 800115e:	e9cd 670a 	strd	r6, r7, [sp, #40]	; 0x28
 8001162:	f005 f805 	bl	8006170 <__aeabi_dmul>
 8001166:	4642      	mov	r2, r8
 8001168:	4606      	mov	r6, r0
 800116a:	460f      	mov	r7, r1
 800116c:	464b      	mov	r3, r9
 800116e:	4640      	mov	r0, r8
 8001170:	4649      	mov	r1, r9
 8001172:	f004 fffd 	bl	8006170 <__aeabi_dmul>
 8001176:	4652      	mov	r2, sl
 8001178:	465b      	mov	r3, fp
 800117a:	f004 fff9 	bl	8006170 <__aeabi_dmul>
 800117e:	4602      	mov	r2, r0
 8001180:	460b      	mov	r3, r1
 8001182:	4650      	mov	r0, sl
 8001184:	4659      	mov	r1, fp
 8001186:	f004 fff3 	bl	8006170 <__aeabi_dmul>
 800118a:	4602      	mov	r2, r0
 800118c:	460b      	mov	r3, r1
 800118e:	4630      	mov	r0, r6
 8001190:	4639      	mov	r1, r7
 8001192:	f004 fe35 	bl	8005e00 <__aeabi_dsub>
 8001196:	e9d4 2312 	ldrd	r2, r3, [r4, #72]	; 0x48
 800119a:	4606      	mov	r6, r0
 800119c:	460f      	mov	r7, r1
 800119e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80011a2:	f004 ffe5 	bl	8006170 <__aeabi_dmul>
 80011a6:	4602      	mov	r2, r0
 80011a8:	460b      	mov	r3, r1
 80011aa:	4630      	mov	r0, r6
 80011ac:	4639      	mov	r1, r7
 80011ae:	f004 fe27 	bl	8005e00 <__aeabi_dsub>
 80011b2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80011b6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80011ba:	4610      	mov	r0, r2
 80011bc:	4619      	mov	r1, r3
 80011be:	f004 fe21 	bl	8005e04 <__adddf3>
 80011c2:	4606      	mov	r6, r0
 80011c4:	460f      	mov	r7, r1
 80011c6:	4632      	mov	r2, r6
 80011c8:	463b      	mov	r3, r7
 80011ca:	4640      	mov	r0, r8
 80011cc:	4649      	mov	r1, r9
 80011ce:	e9cd 6716 	strd	r6, r7, [sp, #88]	; 0x58
 80011d2:	f004 ffcd 	bl	8006170 <__aeabi_dmul>
 80011d6:	e9d5 2302 	ldrd	r2, r3, [r5, #8]
 80011da:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80011de:	e9cd 2300 	strd	r2, r3, [sp]
 80011e2:	f004 ffc5 	bl	8006170 <__aeabi_dmul>
 80011e6:	e9d4 2302 	ldrd	r2, r3, [r4, #8]
 80011ea:	f004 ffc1 	bl	8006170 <__aeabi_dmul>
 80011ee:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80011f2:	4606      	mov	r6, r0
 80011f4:	460f      	mov	r7, r1
 80011f6:	4640      	mov	r0, r8
 80011f8:	4649      	mov	r1, r9
 80011fa:	f004 ffb9 	bl	8006170 <__aeabi_dmul>
 80011fe:	4602      	mov	r2, r0
 8001200:	460b      	mov	r3, r1
 8001202:	4650      	mov	r0, sl
 8001204:	4659      	mov	r1, fp
 8001206:	f004 ffb3 	bl	8006170 <__aeabi_dmul>
 800120a:	4602      	mov	r2, r0
 800120c:	460b      	mov	r3, r1
 800120e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8001212:	f004 fdf7 	bl	8005e04 <__adddf3>
 8001216:	4602      	mov	r2, r0
 8001218:	460b      	mov	r3, r1
 800121a:	4630      	mov	r0, r6
 800121c:	4639      	mov	r1, r7
 800121e:	f004 fdf1 	bl	8005e04 <__adddf3>
 8001222:	4642      	mov	r2, r8
 8001224:	4606      	mov	r6, r0
 8001226:	460f      	mov	r7, r1
 8001228:	464b      	mov	r3, r9
 800122a:	4640      	mov	r0, r8
 800122c:	4649      	mov	r1, r9
 800122e:	f004 fde9 	bl	8005e04 <__adddf3>
 8001232:	e9d4 230e 	ldrd	r2, r3, [r4, #56]	; 0x38
 8001236:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800123a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800123e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8001242:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8001246:	f004 ff93 	bl	8006170 <__aeabi_dmul>
 800124a:	4602      	mov	r2, r0
 800124c:	460b      	mov	r3, r1
 800124e:	4650      	mov	r0, sl
 8001250:	4659      	mov	r1, fp
 8001252:	f004 ff8d 	bl	8006170 <__aeabi_dmul>
 8001256:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800125a:	f004 ff89 	bl	8006170 <__aeabi_dmul>
 800125e:	4602      	mov	r2, r0
 8001260:	460b      	mov	r3, r1
 8001262:	4630      	mov	r0, r6
 8001264:	4639      	mov	r1, r7
 8001266:	f004 fdcb 	bl	8005e00 <__aeabi_dsub>
 800126a:	e9d4 2314 	ldrd	r2, r3, [r4, #80]	; 0x50
 800126e:	4606      	mov	r6, r0
 8001270:	460f      	mov	r7, r1
 8001272:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8001276:	f004 ff7b 	bl	8006170 <__aeabi_dmul>
 800127a:	4602      	mov	r2, r0
 800127c:	460b      	mov	r3, r1
 800127e:	4630      	mov	r0, r6
 8001280:	4639      	mov	r1, r7
 8001282:	f004 fdbd 	bl	8005e00 <__aeabi_dsub>
 8001286:	4652      	mov	r2, sl
 8001288:	4606      	mov	r6, r0
 800128a:	460f      	mov	r7, r1
 800128c:	465b      	mov	r3, fp
 800128e:	4640      	mov	r0, r8
 8001290:	4649      	mov	r1, r9
 8001292:	f004 ff6d 	bl	8006170 <__aeabi_dmul>
 8001296:	e9d5 8904 	ldrd	r8, r9, [r5, #16]
 800129a:	e9d4 2306 	ldrd	r2, r3, [r4, #24]
 800129e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80012a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80012a6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80012aa:	4642      	mov	r2, r8
 80012ac:	464b      	mov	r3, r9
 80012ae:	e9cd 8904 	strd	r8, r9, [sp, #16]
 80012b2:	f004 ff5d 	bl	8006170 <__aeabi_dmul>
 80012b6:	e9d4 2304 	ldrd	r2, r3, [r4, #16]
 80012ba:	f004 ff59 	bl	8006170 <__aeabi_dmul>
 80012be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80012c2:	4680      	mov	r8, r0
 80012c4:	4689      	mov	r9, r1
 80012c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80012ca:	f004 ff51 	bl	8006170 <__aeabi_dmul>
 80012ce:	4602      	mov	r2, r0
 80012d0:	460b      	mov	r3, r1
 80012d2:	4630      	mov	r0, r6
 80012d4:	4639      	mov	r1, r7
 80012d6:	f004 fd95 	bl	8005e04 <__adddf3>
 80012da:	4602      	mov	r2, r0
 80012dc:	460b      	mov	r3, r1
 80012de:	4640      	mov	r0, r8
 80012e0:	4649      	mov	r1, r9
 80012e2:	f004 fd8f 	bl	8005e04 <__adddf3>
 80012e6:	e9d4 2310 	ldrd	r2, r3, [r4, #64]	; 0x40
 80012ea:	4606      	mov	r6, r0
 80012ec:	4690      	mov	r8, r2
 80012ee:	4699      	mov	r9, r3
 80012f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80012f4:	460f      	mov	r7, r1
 80012f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80012fa:	f004 ff39 	bl	8006170 <__aeabi_dmul>
 80012fe:	4602      	mov	r2, r0
 8001300:	460b      	mov	r3, r1
 8001302:	4650      	mov	r0, sl
 8001304:	4659      	mov	r1, fp
 8001306:	f004 ff33 	bl	8006170 <__aeabi_dmul>
 800130a:	4642      	mov	r2, r8
 800130c:	464b      	mov	r3, r9
 800130e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8001312:	f004 ff2d 	bl	8006170 <__aeabi_dmul>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	4630      	mov	r0, r6
 800131c:	4639      	mov	r1, r7
 800131e:	f004 fd6f 	bl	8005e00 <__aeabi_dsub>
 8001322:	e9d4 2316 	ldrd	r2, r3, [r4, #88]	; 0x58
 8001326:	4606      	mov	r6, r0
 8001328:	460f      	mov	r7, r1
 800132a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800132e:	f004 ff1f 	bl	8006170 <__aeabi_dmul>
 8001332:	4602      	mov	r2, r0
 8001334:	460b      	mov	r3, r1
 8001336:	4630      	mov	r0, r6
 8001338:	4639      	mov	r1, r7
 800133a:	f004 fd61 	bl	8005e00 <__aeabi_dsub>
 800133e:	e9d4 ab0a 	ldrd	sl, fp, [r4, #40]	; 0x28
 8001342:	4680      	mov	r8, r0
 8001344:	4689      	mov	r9, r1
 8001346:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800134a:	2200      	movs	r2, #0
 800134c:	4bc5      	ldr	r3, [pc, #788]	; (8001664 <inv_center_sum+0x544>)
 800134e:	f004 ff0f 	bl	8006170 <__aeabi_dmul>
 8001352:	e9d4 2324 	ldrd	r2, r3, [r4, #144]	; 0x90
 8001356:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
 800135a:	f004 ff09 	bl	8006170 <__aeabi_dmul>
 800135e:	4652      	mov	r2, sl
 8001360:	4606      	mov	r6, r0
 8001362:	460f      	mov	r7, r1
 8001364:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8001368:	465b      	mov	r3, fp
 800136a:	f004 ff01 	bl	8006170 <__aeabi_dmul>
 800136e:	4602      	mov	r2, r0
 8001370:	460b      	mov	r3, r1
 8001372:	4640      	mov	r0, r8
 8001374:	4649      	mov	r1, r9
 8001376:	f004 fd45 	bl	8005e04 <__adddf3>
 800137a:	4602      	mov	r2, r0
 800137c:	460b      	mov	r3, r1
 800137e:	4630      	mov	r0, r6
 8001380:	4639      	mov	r1, r7
 8001382:	f004 fd3f 	bl	8005e04 <__adddf3>
 8001386:	e9dd 2300 	ldrd	r2, r3, [sp]
 800138a:	4606      	mov	r6, r0
 800138c:	460f      	mov	r7, r1
 800138e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8001392:	f004 feed 	bl	8006170 <__aeabi_dmul>
 8001396:	e9dd 890a 	ldrd	r8, r9, [sp, #40]	; 0x28
 800139a:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 800139e:	2200      	movs	r2, #0
 80013a0:	4640      	mov	r0, r8
 80013a2:	4649      	mov	r1, r9
 80013a4:	4baf      	ldr	r3, [pc, #700]	; (8001664 <inv_center_sum+0x544>)
 80013a6:	f004 fee3 	bl	8006170 <__aeabi_dmul>
 80013aa:	4602      	mov	r2, r0
 80013ac:	460b      	mov	r3, r1
 80013ae:	4640      	mov	r0, r8
 80013b0:	4649      	mov	r1, r9
 80013b2:	e9cd 890a 	strd	r8, r9, [sp, #40]	; 0x28
 80013b6:	f004 fedb 	bl	8006170 <__aeabi_dmul>
 80013ba:	4602      	mov	r2, r0
 80013bc:	460b      	mov	r3, r1
 80013be:	4630      	mov	r0, r6
 80013c0:	4639      	mov	r1, r7
 80013c2:	f004 fd1d 	bl	8005e00 <__aeabi_dsub>
 80013c6:	e9d4 2318 	ldrd	r2, r3, [r4, #96]	; 0x60
 80013ca:	4606      	mov	r6, r0
 80013cc:	460f      	mov	r7, r1
 80013ce:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 80013d2:	f004 fecd 	bl	8006170 <__aeabi_dmul>
 80013d6:	4602      	mov	r2, r0
 80013d8:	460b      	mov	r3, r1
 80013da:	4630      	mov	r0, r6
 80013dc:	4639      	mov	r1, r7
 80013de:	f004 fd0f 	bl	8005e00 <__aeabi_dsub>
 80013e2:	2200      	movs	r2, #0
 80013e4:	4680      	mov	r8, r0
 80013e6:	4689      	mov	r9, r1
 80013e8:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80013ec:	4b9e      	ldr	r3, [pc, #632]	; (8001668 <inv_center_sum+0x548>)
 80013ee:	f004 febf 	bl	8006170 <__aeabi_dmul>
 80013f2:	e9d4 232a 	ldrd	r2, r3, [r4, #168]	; 0xa8
 80013f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80013fa:	f004 feb9 	bl	8006170 <__aeabi_dmul>
 80013fe:	e9dd 2300 	ldrd	r2, r3, [sp]
 8001402:	4606      	mov	r6, r0
 8001404:	460f      	mov	r7, r1
 8001406:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800140a:	f004 feb1 	bl	8006170 <__aeabi_dmul>
 800140e:	4602      	mov	r2, r0
 8001410:	460b      	mov	r3, r1
 8001412:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8001416:	f004 feab 	bl	8006170 <__aeabi_dmul>
 800141a:	4602      	mov	r2, r0
 800141c:	460b      	mov	r3, r1
 800141e:	4640      	mov	r0, r8
 8001420:	4649      	mov	r1, r9
 8001422:	f004 fcef 	bl	8005e04 <__adddf3>
 8001426:	4602      	mov	r2, r0
 8001428:	460b      	mov	r3, r1
 800142a:	4630      	mov	r0, r6
 800142c:	4639      	mov	r1, r7
 800142e:	f004 fce9 	bl	8005e04 <__adddf3>
 8001432:	2200      	movs	r2, #0
 8001434:	4606      	mov	r6, r0
 8001436:	460f      	mov	r7, r1
 8001438:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800143c:	4b8a      	ldr	r3, [pc, #552]	; (8001668 <inv_center_sum+0x548>)
 800143e:	f004 fe97 	bl	8006170 <__aeabi_dmul>
 8001442:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 8001446:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800144a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800144e:	f004 fe8f 	bl	8006170 <__aeabi_dmul>
 8001452:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8001456:	4680      	mov	r8, r0
 8001458:	4689      	mov	r9, r1
 800145a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800145e:	f004 fe87 	bl	8006170 <__aeabi_dmul>
 8001462:	4602      	mov	r2, r0
 8001464:	460b      	mov	r3, r1
 8001466:	4630      	mov	r0, r6
 8001468:	4639      	mov	r1, r7
 800146a:	f004 fcc9 	bl	8005e00 <__aeabi_dsub>
 800146e:	e9d4 231e 	ldrd	r2, r3, [r4, #120]	; 0x78
 8001472:	4606      	mov	r6, r0
 8001474:	460f      	mov	r7, r1
 8001476:	4640      	mov	r0, r8
 8001478:	4649      	mov	r1, r9
 800147a:	e9cd 8908 	strd	r8, r9, [sp, #32]
 800147e:	f004 fe77 	bl	8006170 <__aeabi_dmul>
 8001482:	4602      	mov	r2, r0
 8001484:	460b      	mov	r3, r1
 8001486:	4630      	mov	r0, r6
 8001488:	4639      	mov	r1, r7
 800148a:	f004 fcb9 	bl	8005e00 <__aeabi_dsub>
 800148e:	e9d4 232c 	ldrd	r2, r3, [r4, #176]	; 0xb0
 8001492:	4680      	mov	r8, r0
 8001494:	4689      	mov	r9, r1
 8001496:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800149a:	f004 fe69 	bl	8006170 <__aeabi_dmul>
 800149e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80014a2:	4606      	mov	r6, r0
 80014a4:	460f      	mov	r7, r1
 80014a6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80014aa:	f004 fe61 	bl	8006170 <__aeabi_dmul>
 80014ae:	4602      	mov	r2, r0
 80014b0:	460b      	mov	r3, r1
 80014b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80014b6:	f004 fe5b 	bl	8006170 <__aeabi_dmul>
 80014ba:	4602      	mov	r2, r0
 80014bc:	460b      	mov	r3, r1
 80014be:	4640      	mov	r0, r8
 80014c0:	4649      	mov	r1, r9
 80014c2:	f004 fc9f 	bl	8005e04 <__adddf3>
 80014c6:	4602      	mov	r2, r0
 80014c8:	460b      	mov	r3, r1
 80014ca:	4630      	mov	r0, r6
 80014cc:	4639      	mov	r1, r7
 80014ce:	f004 fc99 	bl	8005e04 <__adddf3>
 80014d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80014d6:	4680      	mov	r8, r0
 80014d8:	4689      	mov	r9, r1
 80014da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80014de:	f004 fe47 	bl	8006170 <__aeabi_dmul>
 80014e2:	4602      	mov	r2, r0
 80014e4:	460b      	mov	r3, r1
 80014e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80014ea:	f004 fe41 	bl	8006170 <__aeabi_dmul>
 80014ee:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80014f2:	4606      	mov	r6, r0
 80014f4:	460f      	mov	r7, r1
 80014f6:	4650      	mov	r0, sl
 80014f8:	4659      	mov	r1, fp
 80014fa:	f004 fe39 	bl	8006170 <__aeabi_dmul>
 80014fe:	4602      	mov	r2, r0
 8001500:	460b      	mov	r3, r1
 8001502:	4640      	mov	r0, r8
 8001504:	4649      	mov	r1, r9
 8001506:	f004 fc7b 	bl	8005e00 <__aeabi_dsub>
 800150a:	4602      	mov	r2, r0
 800150c:	460b      	mov	r3, r1
 800150e:	4630      	mov	r0, r6
 8001510:	4639      	mov	r1, r7
 8001512:	f004 fc77 	bl	8005e04 <__adddf3>
 8001516:	e9dd 2300 	ldrd	r2, r3, [sp]
 800151a:	4606      	mov	r6, r0
 800151c:	460f      	mov	r7, r1
 800151e:	4610      	mov	r0, r2
 8001520:	4619      	mov	r1, r3
 8001522:	f004 fe25 	bl	8006170 <__aeabi_dmul>
 8001526:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
 800152a:	4602      	mov	r2, r0
 800152c:	460b      	mov	r3, r1
 800152e:	4640      	mov	r0, r8
 8001530:	4649      	mov	r1, r9
 8001532:	f004 fe1d 	bl	8006170 <__aeabi_dmul>
 8001536:	4602      	mov	r2, r0
 8001538:	460b      	mov	r3, r1
 800153a:	4640      	mov	r0, r8
 800153c:	4649      	mov	r1, r9
 800153e:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8001542:	f004 fe15 	bl	8006170 <__aeabi_dmul>
 8001546:	4602      	mov	r2, r0
 8001548:	460b      	mov	r3, r1
 800154a:	4630      	mov	r0, r6
 800154c:	4639      	mov	r1, r7
 800154e:	f004 fc57 	bl	8005e00 <__aeabi_dsub>
 8001552:	e9d4 231a 	ldrd	r2, r3, [r4, #104]	; 0x68
 8001556:	4606      	mov	r6, r0
 8001558:	460f      	mov	r7, r1
 800155a:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 800155e:	f004 fe07 	bl	8006170 <__aeabi_dmul>
 8001562:	4602      	mov	r2, r0
 8001564:	460b      	mov	r3, r1
 8001566:	4630      	mov	r0, r6
 8001568:	4639      	mov	r1, r7
 800156a:	f004 fc49 	bl	8005e00 <__aeabi_dsub>
 800156e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8001572:	4680      	mov	r8, r0
 8001574:	4689      	mov	r9, r1
 8001576:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 800157a:	f004 fdf9 	bl	8006170 <__aeabi_dmul>
 800157e:	4602      	mov	r2, r0
 8001580:	460b      	mov	r3, r1
 8001582:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001586:	f004 fdf3 	bl	8006170 <__aeabi_dmul>
 800158a:	e9d4 2308 	ldrd	r2, r3, [r4, #32]
 800158e:	f004 fdef 	bl	8006170 <__aeabi_dmul>
 8001592:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001596:	4606      	mov	r6, r0
 8001598:	460f      	mov	r7, r1
 800159a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800159e:	f004 fde7 	bl	8006170 <__aeabi_dmul>
 80015a2:	4602      	mov	r2, r0
 80015a4:	460b      	mov	r3, r1
 80015a6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80015aa:	f004 fde1 	bl	8006170 <__aeabi_dmul>
 80015ae:	4602      	mov	r2, r0
 80015b0:	460b      	mov	r3, r1
 80015b2:	4640      	mov	r0, r8
 80015b4:	4649      	mov	r1, r9
 80015b6:	f004 fc25 	bl	8005e04 <__adddf3>
 80015ba:	4602      	mov	r2, r0
 80015bc:	460b      	mov	r3, r1
 80015be:	4630      	mov	r0, r6
 80015c0:	4639      	mov	r1, r7
 80015c2:	f004 fc1f 	bl	8005e04 <__adddf3>
 80015c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80015ca:	4606      	mov	r6, r0
 80015cc:	460f      	mov	r7, r1
 80015ce:	4610      	mov	r0, r2
 80015d0:	4619      	mov	r1, r3
 80015d2:	f004 fc17 	bl	8005e04 <__adddf3>
 80015d6:	4602      	mov	r2, r0
 80015d8:	460b      	mov	r3, r1
 80015da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80015de:	f004 fdc7 	bl	8006170 <__aeabi_dmul>
 80015e2:	4602      	mov	r2, r0
 80015e4:	460b      	mov	r3, r1
 80015e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80015ea:	f004 fdc1 	bl	8006170 <__aeabi_dmul>
 80015ee:	4602      	mov	r2, r0
 80015f0:	460b      	mov	r3, r1
 80015f2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80015f6:	f004 fdbb 	bl	8006170 <__aeabi_dmul>
 80015fa:	4602      	mov	r2, r0
 80015fc:	460b      	mov	r3, r1
 80015fe:	4630      	mov	r0, r6
 8001600:	4639      	mov	r1, r7
 8001602:	f004 fbfd 	bl	8005e00 <__aeabi_dsub>
 8001606:	e9d4 231c 	ldrd	r2, r3, [r4, #112]	; 0x70
 800160a:	4606      	mov	r6, r0
 800160c:	460f      	mov	r7, r1
 800160e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8001612:	f004 fdad 	bl	8006170 <__aeabi_dmul>
 8001616:	4602      	mov	r2, r0
 8001618:	460b      	mov	r3, r1
 800161a:	4630      	mov	r0, r6
 800161c:	4639      	mov	r1, r7
 800161e:	f004 fbef 	bl	8005e00 <__aeabi_dsub>
 8001622:	4680      	mov	r8, r0
 8001624:	4689      	mov	r9, r1
 8001626:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 800162a:	e9d4 2326 	ldrd	r2, r3, [r4, #152]	; 0x98
 800162e:	f004 fd9f 	bl	8006170 <__aeabi_dmul>
 8001632:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8001636:	4606      	mov	r6, r0
 8001638:	460f      	mov	r7, r1
 800163a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800163e:	f004 fd97 	bl	8006170 <__aeabi_dmul>
 8001642:	4602      	mov	r2, r0
 8001644:	460b      	mov	r3, r1
 8001646:	4650      	mov	r0, sl
 8001648:	4659      	mov	r1, fp
 800164a:	f004 fd91 	bl	8006170 <__aeabi_dmul>
 800164e:	4602      	mov	r2, r0
 8001650:	460b      	mov	r3, r1
 8001652:	4640      	mov	r0, r8
 8001654:	4649      	mov	r1, r9
 8001656:	f004 fbd5 	bl	8005e04 <__adddf3>
 800165a:	4602      	mov	r2, r0
 800165c:	460b      	mov	r3, r1
 800165e:	4630      	mov	r0, r6
 8001660:	e004      	b.n	800166c <inv_center_sum+0x54c>
 8001662:	bf00      	nop
 8001664:	3fd00000 	.word	0x3fd00000
 8001668:	3fe00000 	.word	0x3fe00000
 800166c:	4639      	mov	r1, r7
 800166e:	f004 fbc9 	bl	8005e04 <__adddf3>
 8001672:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8001676:	4606      	mov	r6, r0
 8001678:	460f      	mov	r7, r1
 800167a:	4640      	mov	r0, r8
 800167c:	4649      	mov	r1, r9
 800167e:	2200      	movs	r2, #0
 8001680:	4b65      	ldr	r3, [pc, #404]	; (8001818 <inv_center_sum+0x6f8>)
 8001682:	f004 fd75 	bl	8006170 <__aeabi_dmul>
 8001686:	4602      	mov	r2, r0
 8001688:	460b      	mov	r3, r1
 800168a:	4640      	mov	r0, r8
 800168c:	4649      	mov	r1, r9
 800168e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001692:	f004 fd6d 	bl	8006170 <__aeabi_dmul>
 8001696:	4602      	mov	r2, r0
 8001698:	460b      	mov	r3, r1
 800169a:	4630      	mov	r0, r6
 800169c:	4639      	mov	r1, r7
 800169e:	f004 fbaf 	bl	8005e00 <__aeabi_dsub>
 80016a2:	e9d4 2320 	ldrd	r2, r3, [r4, #128]	; 0x80
 80016a6:	4606      	mov	r6, r0
 80016a8:	460f      	mov	r7, r1
 80016aa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80016ae:	f004 fd5f 	bl	8006170 <__aeabi_dmul>
 80016b2:	4602      	mov	r2, r0
 80016b4:	460b      	mov	r3, r1
 80016b6:	4630      	mov	r0, r6
 80016b8:	4639      	mov	r1, r7
 80016ba:	f004 fba1 	bl	8005e00 <__aeabi_dsub>
 80016be:	e9d4 232e 	ldrd	r2, r3, [r4, #184]	; 0xb8
 80016c2:	4680      	mov	r8, r0
 80016c4:	4689      	mov	r9, r1
 80016c6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80016ca:	f004 fd51 	bl	8006170 <__aeabi_dmul>
 80016ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80016d2:	4606      	mov	r6, r0
 80016d4:	460f      	mov	r7, r1
 80016d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80016da:	f004 fd49 	bl	8006170 <__aeabi_dmul>
 80016de:	4602      	mov	r2, r0
 80016e0:	460b      	mov	r3, r1
 80016e2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80016e6:	f004 fd43 	bl	8006170 <__aeabi_dmul>
 80016ea:	4602      	mov	r2, r0
 80016ec:	460b      	mov	r3, r1
 80016ee:	4640      	mov	r0, r8
 80016f0:	4649      	mov	r1, r9
 80016f2:	f004 fb87 	bl	8005e04 <__adddf3>
 80016f6:	4602      	mov	r2, r0
 80016f8:	460b      	mov	r3, r1
 80016fa:	4630      	mov	r0, r6
 80016fc:	4639      	mov	r1, r7
 80016fe:	f004 fb81 	bl	8005e04 <__adddf3>
 8001702:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8001706:	4680      	mov	r8, r0
 8001708:	4689      	mov	r9, r1
 800170a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800170e:	f004 fd2f 	bl	8006170 <__aeabi_dmul>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4650      	mov	r0, sl
 8001718:	4659      	mov	r1, fp
 800171a:	f004 fd29 	bl	8006170 <__aeabi_dmul>
 800171e:	2200      	movs	r2, #0
 8001720:	4606      	mov	r6, r0
 8001722:	460f      	mov	r7, r1
 8001724:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8001728:	4b3c      	ldr	r3, [pc, #240]	; (800181c <inv_center_sum+0x6fc>)
 800172a:	f004 fd21 	bl	8006170 <__aeabi_dmul>
 800172e:	4602      	mov	r2, r0
 8001730:	460b      	mov	r3, r1
 8001732:	4650      	mov	r0, sl
 8001734:	4659      	mov	r1, fp
 8001736:	f004 fd1b 	bl	8006170 <__aeabi_dmul>
 800173a:	4602      	mov	r2, r0
 800173c:	460b      	mov	r3, r1
 800173e:	4640      	mov	r0, r8
 8001740:	4649      	mov	r1, r9
 8001742:	f004 fb5d 	bl	8005e00 <__aeabi_dsub>
 8001746:	4602      	mov	r2, r0
 8001748:	460b      	mov	r3, r1
 800174a:	4630      	mov	r0, r6
 800174c:	4639      	mov	r1, r7
 800174e:	f004 fb59 	bl	8005e04 <__adddf3>
 8001752:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8001756:	4606      	mov	r6, r0
 8001758:	460f      	mov	r7, r1
 800175a:	4642      	mov	r2, r8
 800175c:	464b      	mov	r3, r9
 800175e:	4640      	mov	r0, r8
 8001760:	4649      	mov	r1, r9
 8001762:	f004 fd05 	bl	8006170 <__aeabi_dmul>
 8001766:	4602      	mov	r2, r0
 8001768:	460b      	mov	r3, r1
 800176a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800176e:	f004 fcff 	bl	8006170 <__aeabi_dmul>
 8001772:	4602      	mov	r2, r0
 8001774:	460b      	mov	r3, r1
 8001776:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800177a:	f004 fcf9 	bl	8006170 <__aeabi_dmul>
 800177e:	4602      	mov	r2, r0
 8001780:	460b      	mov	r3, r1
 8001782:	4630      	mov	r0, r6
 8001784:	4639      	mov	r1, r7
 8001786:	f004 fb3b 	bl	8005e00 <__aeabi_dsub>
 800178a:	e9d4 2322 	ldrd	r2, r3, [r4, #136]	; 0x88
 800178e:	4606      	mov	r6, r0
 8001790:	460f      	mov	r7, r1
 8001792:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8001796:	f004 fceb 	bl	8006170 <__aeabi_dmul>
 800179a:	4602      	mov	r2, r0
 800179c:	460b      	mov	r3, r1
 800179e:	4630      	mov	r0, r6
 80017a0:	4639      	mov	r1, r7
 80017a2:	f004 fb2d 	bl	8005e00 <__aeabi_dsub>
 80017a6:	e9d4 2328 	ldrd	r2, r3, [r4, #160]	; 0xa0
 80017aa:	4606      	mov	r6, r0
 80017ac:	460f      	mov	r7, r1
 80017ae:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
 80017b2:	f004 fcdd 	bl	8006170 <__aeabi_dmul>
 80017b6:	4652      	mov	r2, sl
 80017b8:	4604      	mov	r4, r0
 80017ba:	460d      	mov	r5, r1
 80017bc:	465b      	mov	r3, fp
 80017be:	4640      	mov	r0, r8
 80017c0:	4649      	mov	r1, r9
 80017c2:	f004 fcd5 	bl	8006170 <__aeabi_dmul>
 80017c6:	4602      	mov	r2, r0
 80017c8:	460b      	mov	r3, r1
 80017ca:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80017ce:	f004 fccf 	bl	8006170 <__aeabi_dmul>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	4630      	mov	r0, r6
 80017d8:	4639      	mov	r1, r7
 80017da:	f004 fb13 	bl	8005e04 <__adddf3>
 80017de:	4602      	mov	r2, r0
 80017e0:	460b      	mov	r3, r1
 80017e2:	4620      	mov	r0, r4
 80017e4:	4629      	mov	r1, r5
 80017e6:	f004 fb0d 	bl	8005e04 <__adddf3>
 80017ea:	2200      	movs	r2, #0
 80017ec:	4604      	mov	r4, r0
 80017ee:	460d      	mov	r5, r1
 80017f0:	4650      	mov	r0, sl
 80017f2:	4659      	mov	r1, fp
 80017f4:	4b08      	ldr	r3, [pc, #32]	; (8001818 <inv_center_sum+0x6f8>)
 80017f6:	f004 fcbb 	bl	8006170 <__aeabi_dmul>
 80017fa:	4602      	mov	r2, r0
 80017fc:	460b      	mov	r3, r1
 80017fe:	4650      	mov	r0, sl
 8001800:	4659      	mov	r1, fp
 8001802:	f004 fcb5 	bl	8006170 <__aeabi_dmul>
 8001806:	4602      	mov	r2, r0
 8001808:	460b      	mov	r3, r1
 800180a:	4620      	mov	r0, r4
 800180c:	4629      	mov	r1, r5
 800180e:	f004 faf7 	bl	8005e00 <__aeabi_dsub>
 8001812:	b019      	add	sp, #100	; 0x64
 8001814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001818:	3fd00000 	.word	0x3fd00000
 800181c:	3fe00000 	.word	0x3fe00000

08001820 <inv_get_current_calibrated_compass>:
 8001820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001824:	4604      	mov	r4, r0
 8001826:	4688      	mov	r8, r1
 8001828:	f9b0 308c 	ldrsh.w	r3, [r0, #140]	; 0x8c
 800182c:	f9b0 508e 	ldrsh.w	r5, [r0, #142]	; 0x8e
 8001830:	f9b0 2090 	ldrsh.w	r2, [r0, #144]	; 0x90
 8001834:	b086      	sub	sp, #24
 8001836:	041b      	lsls	r3, r3, #16
 8001838:	0412      	lsls	r2, r2, #16
 800183a:	a803      	add	r0, sp, #12
 800183c:	042d      	lsls	r5, r5, #16
 800183e:	e88d 0028 	stmia.w	sp, {r3, r5}
 8001842:	9202      	str	r2, [sp, #8]
 8001844:	f00a fe32 	bl	800c4ac <inv_get_compass_bias>
 8001848:	9801      	ldr	r0, [sp, #4]
 800184a:	9a02      	ldr	r2, [sp, #8]
 800184c:	9f00      	ldr	r7, [sp, #0]
 800184e:	9903      	ldr	r1, [sp, #12]
 8001850:	9e04      	ldr	r6, [sp, #16]
 8001852:	9d05      	ldr	r5, [sp, #20]
 8001854:	1a7f      	subs	r7, r7, r1
 8001856:	1b86      	subs	r6, r0, r6
 8001858:	1b55      	subs	r5, r2, r5
 800185a:	4643      	mov	r3, r8
 800185c:	f8b4 0088 	ldrh.w	r0, [r4, #136]	; 0x88
 8001860:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 8001864:	466a      	mov	r2, sp
 8001866:	9700      	str	r7, [sp, #0]
 8001868:	9601      	str	r6, [sp, #4]
 800186a:	9502      	str	r5, [sp, #8]
 800186c:	f00c fad7 	bl	800de1e <inv_convert_to_body_with_scale>
 8001870:	b006      	add	sp, #24
 8001872:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001876:	bf00      	nop

08001878 <inv_add_compass_block_data>:
 8001878:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800187c:	b087      	sub	sp, #28
 800187e:	4688      	mov	r8, r1
 8001880:	4669      	mov	r1, sp
 8001882:	f7ff ffcd 	bl	8001820 <inv_get_current_calibrated_compass>
 8001886:	2600      	movs	r6, #0
 8001888:	2700      	movs	r7, #0
 800188a:	2400      	movs	r4, #0
 800188c:	ad03      	add	r5, sp, #12
 800188e:	f85d 0024 	ldr.w	r0, [sp, r4, lsl #2]
 8001892:	f005 f86f 	bl	8006974 <__aeabi_i2f>
 8001896:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
 800189a:	f005 f8bf 	bl	8006a1c <__aeabi_fmul>
 800189e:	4601      	mov	r1, r0
 80018a0:	f845 0024 	str.w	r0, [r5, r4, lsl #2]
 80018a4:	f005 f8ba 	bl	8006a1c <__aeabi_fmul>
 80018a8:	f004 fc0a 	bl	80060c0 <__aeabi_f2d>
 80018ac:	4602      	mov	r2, r0
 80018ae:	460b      	mov	r3, r1
 80018b0:	4630      	mov	r0, r6
 80018b2:	4639      	mov	r1, r7
 80018b4:	f004 faa6 	bl	8005e04 <__adddf3>
 80018b8:	3401      	adds	r4, #1
 80018ba:	2c03      	cmp	r4, #3
 80018bc:	4606      	mov	r6, r0
 80018be:	460f      	mov	r7, r1
 80018c0:	d1e5      	bne.n	800188e <inv_add_compass_block_data+0x16>
 80018c2:	f016 fd69 	bl	8018398 <sqrt>
 80018c6:	4606      	mov	r6, r0
 80018c8:	460f      	mov	r7, r1
 80018ca:	f1a8 0404 	sub.w	r4, r8, #4
 80018ce:	f108 0908 	add.w	r9, r8, #8
 80018d2:	f855 0b04 	ldr.w	r0, [r5], #4
 80018d6:	f004 fbf3 	bl	80060c0 <__aeabi_f2d>
 80018da:	4632      	mov	r2, r6
 80018dc:	463b      	mov	r3, r7
 80018de:	f004 fd71 	bl	80063c4 <__aeabi_ddiv>
 80018e2:	f004 ff3d 	bl	8006760 <__aeabi_d2f>
 80018e6:	4601      	mov	r1, r0
 80018e8:	f854 0f04 	ldr.w	r0, [r4, #4]!
 80018ec:	f004 ff8e 	bl	800680c <__addsf3>
 80018f0:	454c      	cmp	r4, r9
 80018f2:	6020      	str	r0, [r4, #0]
 80018f4:	d1ed      	bne.n	80018d2 <inv_add_compass_block_data+0x5a>
 80018f6:	f8d8 3054 	ldr.w	r3, [r8, #84]	; 0x54
 80018fa:	3301      	adds	r3, #1
 80018fc:	f8c8 3054 	str.w	r3, [r8, #84]	; 0x54
 8001900:	f00c fd72 	bl	800e3e8 <inv_got_compass_bias>
 8001904:	f8c8 007c 	str.w	r0, [r8, #124]	; 0x7c
 8001908:	b007      	add	sp, #28
 800190a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800190e:	bf00      	nop

08001910 <inv_check_sim>:
 8001910:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001914:	b09d      	sub	sp, #116	; 0x74
 8001916:	2355      	movs	r3, #85	; 0x55
 8001918:	2200      	movs	r2, #0
 800191a:	4604      	mov	r4, r0
 800191c:	a806      	add	r0, sp, #24
 800191e:	9304      	str	r3, [sp, #16]
 8001920:	9305      	str	r3, [sp, #20]
 8001922:	9202      	str	r2, [sp, #8]
 8001924:	9203      	str	r2, [sp, #12]
 8001926:	f00c fc87 	bl	800e238 <inv_get_6axis_quaternion>
 800192a:	a806      	add	r0, sp, #24
 800192c:	a90a      	add	r1, sp, #40	; 0x28
 800192e:	f00b fd76 	bl	800d41e <inv_q_invert>
 8001932:	a80a      	add	r0, sp, #40	; 0x28
 8001934:	aa0e      	add	r2, sp, #56	; 0x38
 8001936:	a902      	add	r1, sp, #8
 8001938:	f00b fc78 	bl	800d22c <inv_q_mult>
 800193c:	a80e      	add	r0, sp, #56	; 0x38
 800193e:	a906      	add	r1, sp, #24
 8001940:	aa12      	add	r2, sp, #72	; 0x48
 8001942:	f00b fc73 	bl	800d22c <inv_q_mult>
 8001946:	a913      	add	r1, sp, #76	; 0x4c
 8001948:	c90e      	ldmia	r1, {r1, r2, r3}
 800194a:	4843      	ldr	r0, [pc, #268]	; (8001a58 <inv_check_sim+0x148>)
 800194c:	f502 7296 	add.w	r2, r2, #300	; 0x12c
 8001950:	f501 7196 	add.w	r1, r1, #300	; 0x12c
 8001954:	f503 7396 	add.w	r3, r3, #300	; 0x12c
 8001958:	9214      	str	r2, [sp, #80]	; 0x50
 800195a:	9113      	str	r1, [sp, #76]	; 0x4c
 800195c:	9315      	str	r3, [sp, #84]	; 0x54
 800195e:	f7fe fd9f 	bl	80004a0 <inv_cheap_gaussian>
 8001962:	f005 fa37 	bl	8006dd4 <__aeabi_f2iz>
 8001966:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8001968:	4403      	add	r3, r0
 800196a:	483b      	ldr	r0, [pc, #236]	; (8001a58 <inv_check_sim+0x148>)
 800196c:	9313      	str	r3, [sp, #76]	; 0x4c
 800196e:	f7fe fd97 	bl	80004a0 <inv_cheap_gaussian>
 8001972:	f005 fa2f 	bl	8006dd4 <__aeabi_f2iz>
 8001976:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8001978:	4403      	add	r3, r0
 800197a:	4837      	ldr	r0, [pc, #220]	; (8001a58 <inv_check_sim+0x148>)
 800197c:	9314      	str	r3, [sp, #80]	; 0x50
 800197e:	f7fe fd8f 	bl	80004a0 <inv_cheap_gaussian>
 8001982:	f005 fa27 	bl	8006dd4 <__aeabi_f2iz>
 8001986:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8001988:	a913      	add	r1, sp, #76	; 0x4c
 800198a:	4403      	add	r3, r0
 800198c:	4620      	mov	r0, r4
 800198e:	9315      	str	r3, [sp, #84]	; 0x54
 8001990:	f7fe fe6c 	bl	800066c <inv_set_terms>
 8001994:	e9d4 0130 	ldrd	r0, r1, [r4, #192]	; 0xc0
 8001998:	2200      	movs	r2, #0
 800199a:	4b30      	ldr	r3, [pc, #192]	; (8001a5c <inv_check_sim+0x14c>)
 800199c:	f004 fe78 	bl	8006690 <__aeabi_dcmpgt>
 80019a0:	b928      	cbnz	r0, 80019ae <inv_check_sim+0x9e>
 80019a2:	a129      	add	r1, pc, #164	; (adr r1, 8001a48 <inv_check_sim+0x138>)
 80019a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80019a8:	b01d      	add	sp, #116	; 0x74
 80019aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80019ae:	4620      	mov	r0, r4
 80019b0:	a916      	add	r1, sp, #88	; 0x58
 80019b2:	466a      	mov	r2, sp
 80019b4:	f7fe ffe0 	bl	8000978 <inv_compute_bias>
 80019b8:	2800      	cmp	r0, #0
 80019ba:	d0f2      	beq.n	80019a2 <inv_check_sim+0x92>
 80019bc:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 80019c0:	a323      	add	r3, pc, #140	; (adr r3, 8001a50 <inv_check_sim+0x140>)
 80019c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019c6:	f004 fa1b 	bl	8005e00 <__aeabi_dsub>
 80019ca:	a321      	add	r3, pc, #132	; (adr r3, 8001a50 <inv_check_sim+0x140>)
 80019cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d0:	4604      	mov	r4, r0
 80019d2:	460d      	mov	r5, r1
 80019d4:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 80019d8:	f004 fa12 	bl	8005e00 <__aeabi_dsub>
 80019dc:	a31c      	add	r3, pc, #112	; (adr r3, 8001a50 <inv_check_sim+0x140>)
 80019de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019e2:	4680      	mov	r8, r0
 80019e4:	4689      	mov	r9, r1
 80019e6:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
 80019ea:	f004 fa09 	bl	8005e00 <__aeabi_dsub>
 80019ee:	4622      	mov	r2, r4
 80019f0:	4606      	mov	r6, r0
 80019f2:	460f      	mov	r7, r1
 80019f4:	462b      	mov	r3, r5
 80019f6:	4620      	mov	r0, r4
 80019f8:	4629      	mov	r1, r5
 80019fa:	f004 fbb9 	bl	8006170 <__aeabi_dmul>
 80019fe:	4642      	mov	r2, r8
 8001a00:	4604      	mov	r4, r0
 8001a02:	460d      	mov	r5, r1
 8001a04:	464b      	mov	r3, r9
 8001a06:	4640      	mov	r0, r8
 8001a08:	4649      	mov	r1, r9
 8001a0a:	f004 fbb1 	bl	8006170 <__aeabi_dmul>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	460b      	mov	r3, r1
 8001a12:	4620      	mov	r0, r4
 8001a14:	4629      	mov	r1, r5
 8001a16:	f004 f9f5 	bl	8005e04 <__adddf3>
 8001a1a:	4632      	mov	r2, r6
 8001a1c:	4604      	mov	r4, r0
 8001a1e:	460d      	mov	r5, r1
 8001a20:	463b      	mov	r3, r7
 8001a22:	4630      	mov	r0, r6
 8001a24:	4639      	mov	r1, r7
 8001a26:	f004 fba3 	bl	8006170 <__aeabi_dmul>
 8001a2a:	4602      	mov	r2, r0
 8001a2c:	460b      	mov	r3, r1
 8001a2e:	4620      	mov	r0, r4
 8001a30:	4629      	mov	r1, r5
 8001a32:	f004 f9e7 	bl	8005e04 <__adddf3>
 8001a36:	f016 fcaf 	bl	8018398 <sqrt>
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	4b08      	ldr	r3, [pc, #32]	; (8001a60 <inv_check_sim+0x150>)
 8001a3e:	f004 fcc1 	bl	80063c4 <__aeabi_ddiv>
 8001a42:	b01d      	add	sp, #116	; 0x74
 8001a44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001a48:	55555555 	.word	0x55555555
 8001a4c:	4074d555 	.word	0x4074d555
 8001a50:	00000000 	.word	0x00000000
 8001a54:	4072c000 	.word	0x4072c000
 8001a58:	41280000 	.word	0x41280000
 8001a5c:	40340000 	.word	0x40340000
 8001a60:	40080000 	.word	0x40080000

08001a64 <inv_reset_data_collection>:
 8001a64:	b570      	push	{r4, r5, r6, lr}
 8001a66:	f647 75ff 	movw	r5, #32767	; 0x7fff
 8001a6a:	26e8      	movs	r6, #232	; 0xe8
 8001a6c:	4c0e      	ldr	r4, [pc, #56]	; (8001aa8 <inv_reset_data_collection+0x44>)
 8001a6e:	4632      	mov	r2, r6
 8001a70:	2100      	movs	r1, #0
 8001a72:	480e      	ldr	r0, [pc, #56]	; (8001aac <inv_reset_data_collection+0x48>)
 8001a74:	f013 fb61 	bl	801513a <memset>
 8001a78:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001a7c:	f8a4 30bc 	strh.w	r3, [r4, #188]	; 0xbc
 8001a80:	f8a4 30ca 	strh.w	r3, [r4, #202]	; 0xca
 8001a84:	f8a4 30d8 	strh.w	r3, [r4, #216]	; 0xd8
 8001a88:	4632      	mov	r2, r6
 8001a8a:	4809      	ldr	r0, [pc, #36]	; (8001ab0 <inv_reset_data_collection+0x4c>)
 8001a8c:	2100      	movs	r1, #0
 8001a8e:	f8a4 50c2 	strh.w	r5, [r4, #194]	; 0xc2
 8001a92:	f8a4 50d0 	strh.w	r5, [r4, #208]	; 0xd0
 8001a96:	f8a4 50de 	strh.w	r5, [r4, #222]	; 0xde
 8001a9a:	f013 fb4e 	bl	801513a <memset>
 8001a9e:	2300      	movs	r3, #0
 8001aa0:	f8c4 30b4 	str.w	r3, [r4, #180]	; 0xb4
 8001aa4:	bd70      	pop	{r4, r5, r6, pc}
 8001aa6:	bf00      	nop
 8001aa8:	20001828 	.word	0x20001828
 8001aac:	20001658 	.word	0x20001658
 8001ab0:	200019d0 	.word	0x200019d0

08001ab4 <inv_process_compass_only_cal.part.2>:
 8001ab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001ab8:	f8df b098 	ldr.w	fp, [pc, #152]	; 8001b54 <inv_process_compass_only_cal.part.2+0xa0>
 8001abc:	b0d1      	sub	sp, #324	; 0x144
 8001abe:	f8db 3194 	ldr.w	r3, [fp, #404]	; 0x194
 8001ac2:	4682      	mov	sl, r0
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	f000 82ad 	beq.w	8002024 <inv_process_compass_only_cal.part.2+0x570>
 8001aca:	f8db 3108 	ldr.w	r3, [fp, #264]	; 0x108
 8001ace:	4a21      	ldr	r2, [pc, #132]	; (8001b54 <inv_process_compass_only_cal.part.2+0xa0>)
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	4921      	ldr	r1, [pc, #132]	; (8001b58 <inv_process_compass_only_cal.part.2+0xa4>)
 8001ad4:	bfc4      	itt	gt
 8001ad6:	f103 33ff 	addgt.w	r3, r3, #4294967295
 8001ada:	f8c2 3108 	strgt.w	r3, [r2, #264]	; 0x108
 8001ade:	e9d1 0130 	ldrd	r0, r1, [r1, #192]	; 0xc0
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	f004 fdd3 	bl	8006690 <__aeabi_dcmpgt>
 8001aea:	b1c0      	cbz	r0, 8001b1e <inv_process_compass_only_cal.part.2+0x6a>
 8001aec:	f10d 0958 	add.w	r9, sp, #88	; 0x58
 8001af0:	22e8      	movs	r2, #232	; 0xe8
 8001af2:	4919      	ldr	r1, [pc, #100]	; (8001b58 <inv_process_compass_only_cal.part.2+0xa4>)
 8001af4:	4648      	mov	r0, r9
 8001af6:	f013 faf8 	bl	80150ea <memcpy>
 8001afa:	4817      	ldr	r0, [pc, #92]	; (8001b58 <inv_process_compass_only_cal.part.2+0xa4>)
 8001afc:	a90d      	add	r1, sp, #52	; 0x34
 8001afe:	f7fe fdb5 	bl	800066c <inv_set_terms>
 8001b02:	4815      	ldr	r0, [pc, #84]	; (8001b58 <inv_process_compass_only_cal.part.2+0xa4>)
 8001b04:	aa08      	add	r2, sp, #32
 8001b06:	f100 01c8 	add.w	r1, r0, #200	; 0xc8
 8001b0a:	f7fe ff35 	bl	8000978 <inv_compute_bias>
 8001b0e:	2800      	cmp	r0, #0
 8001b10:	f040 8209 	bne.w	8001f26 <inv_process_compass_only_cal.part.2+0x472>
 8001b14:	4649      	mov	r1, r9
 8001b16:	4810      	ldr	r0, [pc, #64]	; (8001b58 <inv_process_compass_only_cal.part.2+0xa4>)
 8001b18:	22e8      	movs	r2, #232	; 0xe8
 8001b1a:	f013 fae6 	bl	80150ea <memcpy>
 8001b1e:	f8da 3030 	ldr.w	r3, [sl, #48]	; 0x30
 8001b22:	05da      	lsls	r2, r3, #23
 8001b24:	d504      	bpl.n	8001b30 <inv_process_compass_only_cal.part.2+0x7c>
 8001b26:	f8da 3074 	ldr.w	r3, [sl, #116]	; 0x74
 8001b2a:	05db      	lsls	r3, r3, #23
 8001b2c:	f100 826a 	bmi.w	8002004 <inv_process_compass_only_cal.part.2+0x550>
 8001b30:	4b0a      	ldr	r3, [pc, #40]	; (8001b5c <inv_process_compass_only_cal.part.2+0xa8>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	e9cd 2300 	strd	r2, r3, [sp]
 8001b38:	4909      	ldr	r1, [pc, #36]	; (8001b60 <inv_process_compass_only_cal.part.2+0xac>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <inv_process_compass_only_cal.part.2+0xb0>)
 8001b3e:	e9d1 0130 	ldrd	r0, r1, [r1, #192]	; 0xc0
 8001b42:	f004 fd87 	bl	8006654 <__aeabi_dcmplt>
 8001b46:	4604      	mov	r4, r0
 8001b48:	b170      	cbz	r0, 8001b68 <inv_process_compass_only_cal.part.2+0xb4>
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	b051      	add	sp, #324	; 0x144
 8001b4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001b52:	bf00      	nop
 8001b54:	20001828 	.word	0x20001828
 8001b58:	20001740 	.word	0x20001740
 8001b5c:	40080000 	.word	0x40080000
 8001b60:	20001658 	.word	0x20001658
 8001b64:	40340000 	.word	0x40340000
 8001b68:	48bd      	ldr	r0, [pc, #756]	; (8001e60 <inv_process_compass_only_cal.part.2+0x3ac>)
 8001b6a:	aa08      	add	r2, sp, #32
 8001b6c:	f100 01c8 	add.w	r1, r0, #200	; 0xc8
 8001b70:	f7fe ff02 	bl	8000978 <inv_compute_bias>
 8001b74:	2800      	cmp	r0, #0
 8001b76:	d0e8      	beq.n	8001b4a <inv_process_compass_only_cal.part.2+0x96>
 8001b78:	f8da 00ac 	ldr.w	r0, [sl, #172]	; 0xac
 8001b7c:	f004 fa8e 	bl	800609c <__aeabi_i2d>
 8001b80:	4602      	mov	r2, r0
 8001b82:	460b      	mov	r3, r1
 8001b84:	a1b2      	add	r1, pc, #712	; (adr r1, 8001e50 <inv_process_compass_only_cal.part.2+0x39c>)
 8001b86:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001b8a:	f004 fc1b 	bl	80063c4 <__aeabi_ddiv>
 8001b8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001b92:	f8db 10a8 	ldr.w	r1, [fp, #168]	; 0xa8
 8001b96:	4bb2      	ldr	r3, [pc, #712]	; (8001e60 <inv_process_compass_only_cal.part.2+0x3ac>)
 8001b98:	eb0b 05c1 	add.w	r5, fp, r1, lsl #3
 8001b9c:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 8001ba0:	e9c5 2300 	strd	r2, r3, [r5]
 8001ba4:	4bae      	ldr	r3, [pc, #696]	; (8001e60 <inv_process_compass_only_cal.part.2+0x3ac>)
 8001ba6:	48af      	ldr	r0, [pc, #700]	; (8001e64 <inv_process_compass_only_cal.part.2+0x3b0>)
 8001ba8:	e9d3 2334 	ldrd	r2, r3, [r3, #208]	; 0xd0
 8001bac:	e9c5 2302 	strd	r2, r3, [r5, #8]
 8001bb0:	4bab      	ldr	r3, [pc, #684]	; (8001e60 <inv_process_compass_only_cal.part.2+0x3ac>)
 8001bb2:	1ccd      	adds	r5, r1, #3
 8001bb4:	eb0b 01c1 	add.w	r1, fp, r1, lsl #3
 8001bb8:	e9d3 2336 	ldrd	r2, r3, [r3, #216]	; 0xd8
 8001bbc:	2d14      	cmp	r5, #20
 8001bbe:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8001bc2:	f8cb 50a8 	str.w	r5, [fp, #168]	; 0xa8
 8001bc6:	bfc8      	it	gt
 8001bc8:	f8c0 40a8 	strgt.w	r4, [r0, #168]	; 0xa8
 8001bcc:	4ca5      	ldr	r4, [pc, #660]	; (8001e64 <inv_process_compass_only_cal.part.2+0x3b0>)
 8001bce:	f10d 0958 	add.w	r9, sp, #88	; 0x58
 8001bd2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bd4:	f1a4 0b10 	sub.w	fp, r4, #16
 8001bd8:	465f      	mov	r7, fp
 8001bda:	464d      	mov	r5, r9
 8001bdc:	ae10      	add	r6, sp, #64	; 0x40
 8001bde:	c60f      	stmia	r6!, {r0, r1, r2, r3}
 8001be0:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001be4:	e886 0003 	stmia.w	r6, {r0, r1}
 8001be8:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8001bea:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bec:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001bf0:	f104 0308 	add.w	r3, r4, #8
 8001bf4:	f8cd a01c 	str.w	sl, [sp, #28]
 8001bf8:	469a      	mov	sl, r3
 8001bfa:	e885 0003 	stmia.w	r5, {r0, r1}
 8001bfe:	f104 0298 	add.w	r2, r4, #152	; 0x98
 8001c02:	9202      	str	r2, [sp, #8]
 8001c04:	464f      	mov	r7, r9
 8001c06:	46d0      	mov	r8, sl
 8001c08:	ae10      	add	r6, sp, #64	; 0x40
 8001c0a:	e8f8 4502 	ldrd	r4, r5, [r8], #8
 8001c0e:	e8f6 0102 	ldrd	r0, r1, [r6], #8
 8001c12:	4622      	mov	r2, r4
 8001c14:	462b      	mov	r3, r5
 8001c16:	f004 fd3b 	bl	8006690 <__aeabi_dcmpgt>
 8001c1a:	b108      	cbz	r0, 8001c20 <inv_process_compass_only_cal.part.2+0x16c>
 8001c1c:	e946 4502 	strd	r4, r5, [r6, #-8]
 8001c20:	e8f7 2302 	ldrd	r2, r3, [r7], #8
 8001c24:	4620      	mov	r0, r4
 8001c26:	4629      	mov	r1, r5
 8001c28:	f004 fd32 	bl	8006690 <__aeabi_dcmpgt>
 8001c2c:	b108      	cbz	r0, 8001c32 <inv_process_compass_only_cal.part.2+0x17e>
 8001c2e:	e947 4502 	strd	r4, r5, [r7, #-8]
 8001c32:	454e      	cmp	r6, r9
 8001c34:	d1e9      	bne.n	8001c0a <inv_process_compass_only_cal.part.2+0x156>
 8001c36:	9b02      	ldr	r3, [sp, #8]
 8001c38:	f10a 0a18 	add.w	sl, sl, #24
 8001c3c:	459a      	cmp	sl, r3
 8001c3e:	d1e1      	bne.n	8001c04 <inv_process_compass_only_cal.part.2+0x150>
 8001c40:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8001c44:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8001c48:	f004 f8da 	bl	8005e00 <__aeabi_dsub>
 8001c4c:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8001c50:	4606      	mov	r6, r0
 8001c52:	460f      	mov	r7, r1
 8001c54:	e9dd 0118 	ldrd	r0, r1, [sp, #96]	; 0x60
 8001c58:	f004 f8d2 	bl	8005e00 <__aeabi_dsub>
 8001c5c:	4604      	mov	r4, r0
 8001c5e:	460d      	mov	r5, r1
 8001c60:	4630      	mov	r0, r6
 8001c62:	4639      	mov	r1, r7
 8001c64:	4622      	mov	r2, r4
 8001c66:	462b      	mov	r3, r5
 8001c68:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8001c6c:	f004 fd10 	bl	8006690 <__aeabi_dcmpgt>
 8001c70:	b908      	cbnz	r0, 8001c76 <inv_process_compass_only_cal.part.2+0x1c2>
 8001c72:	4626      	mov	r6, r4
 8001c74:	462f      	mov	r7, r5
 8001c76:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8001c7a:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
 8001c7e:	f004 f8bf 	bl	8005e00 <__aeabi_dsub>
 8001c82:	4632      	mov	r2, r6
 8001c84:	463b      	mov	r3, r7
 8001c86:	4604      	mov	r4, r0
 8001c88:	460d      	mov	r5, r1
 8001c8a:	f004 fce3 	bl	8006654 <__aeabi_dcmplt>
 8001c8e:	b908      	cbnz	r0, 8001c94 <inv_process_compass_only_cal.part.2+0x1e0>
 8001c90:	4626      	mov	r6, r4
 8001c92:	462f      	mov	r7, r5
 8001c94:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001c98:	4632      	mov	r2, r6
 8001c9a:	463b      	mov	r3, r7
 8001c9c:	f004 fcda 	bl	8006654 <__aeabi_dcmplt>
 8001ca0:	b140      	cbz	r0, 8001cb4 <inv_process_compass_only_cal.part.2+0x200>
 8001ca2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8001ca6:	2200      	movs	r2, #0
 8001ca8:	4b6f      	ldr	r3, [pc, #444]	; (8001e68 <inv_process_compass_only_cal.part.2+0x3b4>)
 8001caa:	f004 fcd3 	bl	8006654 <__aeabi_dcmplt>
 8001cae:	2800      	cmp	r0, #0
 8001cb0:	f040 8136 	bne.w	8001f20 <inv_process_compass_only_cal.part.2+0x46c>
 8001cb4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001cb8:	463b      	mov	r3, r7
 8001cba:	4632      	mov	r2, r6
 8001cbc:	f004 fce8 	bl	8006690 <__aeabi_dcmpgt>
 8001cc0:	4b67      	ldr	r3, [pc, #412]	; (8001e60 <inv_process_compass_only_cal.part.2+0x3ac>)
 8001cc2:	e9d3 4530 	ldrd	r4, r5, [r3, #192]	; 0xc0
 8001cc6:	2800      	cmp	r0, #0
 8001cc8:	f000 81a2 	beq.w	8002010 <inv_process_compass_only_cal.part.2+0x55c>
 8001ccc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	4b66      	ldr	r3, [pc, #408]	; (8001e6c <inv_process_compass_only_cal.part.2+0x3b8>)
 8001cd4:	f004 fcbe 	bl	8006654 <__aeabi_dcmplt>
 8001cd8:	2800      	cmp	r0, #0
 8001cda:	f000 8199 	beq.w	8002010 <inv_process_compass_only_cal.part.2+0x55c>
 8001cde:	2200      	movs	r2, #0
 8001ce0:	4b63      	ldr	r3, [pc, #396]	; (8001e70 <inv_process_compass_only_cal.part.2+0x3bc>)
 8001ce2:	4620      	mov	r0, r4
 8001ce4:	4629      	mov	r1, r5
 8001ce6:	f004 fcd3 	bl	8006690 <__aeabi_dcmpgt>
 8001cea:	2800      	cmp	r0, #0
 8001cec:	f000 8190 	beq.w	8002010 <inv_process_compass_only_cal.part.2+0x55c>
 8001cf0:	4b60      	ldr	r3, [pc, #384]	; (8001e74 <inv_process_compass_only_cal.part.2+0x3c0>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	e9d3 0130 	ldrd	r0, r1, [r3, #192]	; 0xc0
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	f004 fca1 	bl	8006640 <__aeabi_dcmpeq>
 8001cfe:	2800      	cmp	r0, #0
 8001d00:	f040 8276 	bne.w	80021f0 <inv_process_compass_only_cal.part.2+0x73c>
 8001d04:	f8db 00b4 	ldr.w	r0, [fp, #180]	; 0xb4
 8001d08:	f004 f9c8 	bl	800609c <__aeabi_i2d>
 8001d0c:	4622      	mov	r2, r4
 8001d0e:	462b      	mov	r3, r5
 8001d10:	f004 fb58 	bl	80063c4 <__aeabi_ddiv>
 8001d14:	a350      	add	r3, pc, #320	; (adr r3, 8001e58 <inv_process_compass_only_cal.part.2+0x3a4>)
 8001d16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d1a:	4e52      	ldr	r6, [pc, #328]	; (8001e64 <inv_process_compass_only_cal.part.2+0x3b0>)
 8001d1c:	f004 fcb8 	bl	8006690 <__aeabi_dcmpgt>
 8001d20:	2800      	cmp	r0, #0
 8001d22:	f040 80fd 	bne.w	8001f20 <inv_process_compass_only_cal.part.2+0x46c>
 8001d26:	484e      	ldr	r0, [pc, #312]	; (8001e60 <inv_process_compass_only_cal.part.2+0x3ac>)
 8001d28:	f100 01c8 	add.w	r1, r0, #200	; 0xc8
 8001d2c:	f7ff f9f8 	bl	8001120 <inv_center_sum>
 8001d30:	4602      	mov	r2, r0
 8001d32:	460b      	mov	r3, r1
 8001d34:	e9cd 2300 	strd	r2, r3, [sp]
 8001d38:	f004 f864 	bl	8005e04 <__adddf3>
 8001d3c:	2200      	movs	r2, #0
 8001d3e:	4680      	mov	r8, r0
 8001d40:	4689      	mov	r9, r1
 8001d42:	4620      	mov	r0, r4
 8001d44:	4629      	mov	r1, r5
 8001d46:	4b4c      	ldr	r3, [pc, #304]	; (8001e78 <inv_process_compass_only_cal.part.2+0x3c4>)
 8001d48:	f004 f85a 	bl	8005e00 <__aeabi_dsub>
 8001d4c:	4602      	mov	r2, r0
 8001d4e:	460b      	mov	r3, r1
 8001d50:	4620      	mov	r0, r4
 8001d52:	4629      	mov	r1, r5
 8001d54:	f004 fa0c 	bl	8006170 <__aeabi_dmul>
 8001d58:	4602      	mov	r2, r0
 8001d5a:	460b      	mov	r3, r1
 8001d5c:	4640      	mov	r0, r8
 8001d5e:	4649      	mov	r1, r9
 8001d60:	f004 fb30 	bl	80063c4 <__aeabi_ddiv>
 8001d64:	f016 fb18 	bl	8018398 <sqrt>
 8001d68:	4604      	mov	r4, r0
 8001d6a:	f8d6 00e8 	ldr.w	r0, [r6, #232]	; 0xe8
 8001d6e:	460d      	mov	r5, r1
 8001d70:	f004 f9a6 	bl	80060c0 <__aeabi_f2d>
 8001d74:	e9d6 2338 	ldrd	r2, r3, [r6, #224]	; 0xe0
 8001d78:	f004 f9fa 	bl	8006170 <__aeabi_dmul>
 8001d7c:	4602      	mov	r2, r0
 8001d7e:	460b      	mov	r3, r1
 8001d80:	4620      	mov	r0, r4
 8001d82:	4629      	mov	r1, r5
 8001d84:	f004 fc84 	bl	8006690 <__aeabi_dcmpgt>
 8001d88:	2800      	cmp	r0, #0
 8001d8a:	f040 80c9 	bne.w	8001f20 <inv_process_compass_only_cal.part.2+0x46c>
 8001d8e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8001d92:	f7fe fa51 	bl	8000238 <inv_check_peaks.constprop.5>
 8001d96:	2800      	cmp	r0, #0
 8001d98:	f47f aed7 	bne.w	8001b4a <inv_process_compass_only_cal.part.2+0x96>
 8001d9c:	4b30      	ldr	r3, [pc, #192]	; (8001e60 <inv_process_compass_only_cal.part.2+0x3ac>)
 8001d9e:	e9d3 0132 	ldrd	r0, r1, [r3, #200]	; 0xc8
 8001da2:	4b34      	ldr	r3, [pc, #208]	; (8001e74 <inv_process_compass_only_cal.part.2+0x3c0>)
 8001da4:	e9d3 2332 	ldrd	r2, r3, [r3, #200]	; 0xc8
 8001da8:	f004 f82a 	bl	8005e00 <__aeabi_dsub>
 8001dac:	4b31      	ldr	r3, [pc, #196]	; (8001e74 <inv_process_compass_only_cal.part.2+0x3c0>)
 8001dae:	460d      	mov	r5, r1
 8001db0:	e9d3 2334 	ldrd	r2, r3, [r3, #208]	; 0xd0
 8001db4:	492a      	ldr	r1, [pc, #168]	; (8001e60 <inv_process_compass_only_cal.part.2+0x3ac>)
 8001db6:	4604      	mov	r4, r0
 8001db8:	e9d1 0134 	ldrd	r0, r1, [r1, #208]	; 0xd0
 8001dbc:	f004 f820 	bl	8005e00 <__aeabi_dsub>
 8001dc0:	4b2c      	ldr	r3, [pc, #176]	; (8001e74 <inv_process_compass_only_cal.part.2+0x3c0>)
 8001dc2:	4689      	mov	r9, r1
 8001dc4:	e9d3 2336 	ldrd	r2, r3, [r3, #216]	; 0xd8
 8001dc8:	4925      	ldr	r1, [pc, #148]	; (8001e60 <inv_process_compass_only_cal.part.2+0x3ac>)
 8001dca:	4680      	mov	r8, r0
 8001dcc:	e9d1 0136 	ldrd	r0, r1, [r1, #216]	; 0xd8
 8001dd0:	f004 f816 	bl	8005e00 <__aeabi_dsub>
 8001dd4:	4622      	mov	r2, r4
 8001dd6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001dda:	462b      	mov	r3, r5
 8001ddc:	4620      	mov	r0, r4
 8001dde:	4629      	mov	r1, r5
 8001de0:	f004 f9c6 	bl	8006170 <__aeabi_dmul>
 8001de4:	4642      	mov	r2, r8
 8001de6:	4604      	mov	r4, r0
 8001de8:	460d      	mov	r5, r1
 8001dea:	464b      	mov	r3, r9
 8001dec:	4640      	mov	r0, r8
 8001dee:	4649      	mov	r1, r9
 8001df0:	f004 f9be 	bl	8006170 <__aeabi_dmul>
 8001df4:	4602      	mov	r2, r0
 8001df6:	460b      	mov	r3, r1
 8001df8:	4620      	mov	r0, r4
 8001dfa:	4629      	mov	r1, r5
 8001dfc:	f004 f802 	bl	8005e04 <__adddf3>
 8001e00:	4604      	mov	r4, r0
 8001e02:	460d      	mov	r5, r1
 8001e04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8001e08:	4602      	mov	r2, r0
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	f004 f9b0 	bl	8006170 <__aeabi_dmul>
 8001e10:	4602      	mov	r2, r0
 8001e12:	460b      	mov	r3, r1
 8001e14:	4620      	mov	r0, r4
 8001e16:	4629      	mov	r1, r5
 8001e18:	f003 fff4 	bl	8005e04 <__adddf3>
 8001e1c:	f016 fabc 	bl	8018398 <sqrt>
 8001e20:	4604      	mov	r4, r0
 8001e22:	f8da 00ac 	ldr.w	r0, [sl, #172]	; 0xac
 8001e26:	460d      	mov	r5, r1
 8001e28:	f004 f938 	bl	800609c <__aeabi_i2d>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	460b      	mov	r3, r1
 8001e30:	4620      	mov	r0, r4
 8001e32:	4629      	mov	r1, r5
 8001e34:	f004 f99c 	bl	8006170 <__aeabi_dmul>
 8001e38:	2200      	movs	r2, #0
 8001e3a:	4b10      	ldr	r3, [pc, #64]	; (8001e7c <inv_process_compass_only_cal.part.2+0x3c8>)
 8001e3c:	f004 f998 	bl	8006170 <__aeabi_dmul>
 8001e40:	2200      	movs	r2, #0
 8001e42:	4b0a      	ldr	r3, [pc, #40]	; (8001e6c <inv_process_compass_only_cal.part.2+0x3b8>)
 8001e44:	4604      	mov	r4, r0
 8001e46:	460d      	mov	r5, r1
 8001e48:	e01a      	b.n	8001e80 <inv_process_compass_only_cal.part.2+0x3cc>
 8001e4a:	bf00      	nop
 8001e4c:	f3af 8000 	nop.w
 8001e50:	9999999a 	.word	0x9999999a
 8001e54:	41a99999 	.word	0x41a99999
 8001e58:	70a3d70a 	.word	0x70a3d70a
 8001e5c:	3fe70a3d 	.word	0x3fe70a3d
 8001e60:	20001658 	.word	0x20001658
 8001e64:	20001828 	.word	0x20001828
 8001e68:	3ff80000 	.word	0x3ff80000
 8001e6c:	40100000 	.word	0x40100000
 8001e70:	403e0000 	.word	0x403e0000
 8001e74:	20001740 	.word	0x20001740
 8001e78:	3ff00000 	.word	0x3ff00000
 8001e7c:	3e100000 	.word	0x3e100000
 8001e80:	f004 fc06 	bl	8006690 <__aeabi_dcmpgt>
 8001e84:	b9b8      	cbnz	r0, 8001eb6 <inv_process_compass_only_cal.part.2+0x402>
 8001e86:	4620      	mov	r0, r4
 8001e88:	4629      	mov	r1, r5
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	4bb0      	ldr	r3, [pc, #704]	; (8002150 <inv_process_compass_only_cal.part.2+0x69c>)
 8001e8e:	f004 fbff 	bl	8006690 <__aeabi_dcmpgt>
 8001e92:	2800      	cmp	r0, #0
 8001e94:	d044      	beq.n	8001f20 <inv_process_compass_only_cal.part.2+0x46c>
 8001e96:	f8d6 00b4 	ldr.w	r0, [r6, #180]	; 0xb4
 8001e9a:	f004 f8ff 	bl	800609c <__aeabi_i2d>
 8001e9e:	4bad      	ldr	r3, [pc, #692]	; (8002154 <inv_process_compass_only_cal.part.2+0x6a0>)
 8001ea0:	e9d3 2330 	ldrd	r2, r3, [r3, #192]	; 0xc0
 8001ea4:	f004 fa8e 	bl	80063c4 <__aeabi_ddiv>
 8001ea8:	a3a7      	add	r3, pc, #668	; (adr r3, 8002148 <inv_process_compass_only_cal.part.2+0x694>)
 8001eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001eae:	f004 fbd1 	bl	8006654 <__aeabi_dcmplt>
 8001eb2:	2800      	cmp	r0, #0
 8001eb4:	d034      	beq.n	8001f20 <inv_process_compass_only_cal.part.2+0x46c>
 8001eb6:	f8db 3198 	ldr.w	r3, [fp, #408]	; 0x198
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d130      	bne.n	8001f20 <inv_process_compass_only_cal.part.2+0x46c>
 8001ebe:	2000      	movs	r0, #0
 8001ec0:	f00c faaa 	bl	800e418 <inv_set_compass_state>
 8001ec4:	e9dd 6700 	ldrd	r6, r7, [sp]
 8001ec8:	4ba2      	ldr	r3, [pc, #648]	; (8002154 <inv_process_compass_only_cal.part.2+0x6a0>)
 8001eca:	4ca3      	ldr	r4, [pc, #652]	; (8002158 <inv_process_compass_only_cal.part.2+0x6a4>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	e9d3 0132 	ldrd	r0, r1, [r3, #200]	; 0xc8
 8001ed2:	e9c4 6700 	strd	r6, r7, [r4]
 8001ed6:	4ba1      	ldr	r3, [pc, #644]	; (800215c <inv_process_compass_only_cal.part.2+0x6a8>)
 8001ed8:	f004 f94a 	bl	8006170 <__aeabi_dmul>
 8001edc:	f004 fbf8 	bl	80066d0 <__aeabi_d2iz>
 8001ee0:	499c      	ldr	r1, [pc, #624]	; (8002154 <inv_process_compass_only_cal.part.2+0x6a0>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	4b9d      	ldr	r3, [pc, #628]	; (800215c <inv_process_compass_only_cal.part.2+0x6a8>)
 8001ee6:	900a      	str	r0, [sp, #40]	; 0x28
 8001ee8:	e9d1 0134 	ldrd	r0, r1, [r1, #208]	; 0xd0
 8001eec:	f004 f940 	bl	8006170 <__aeabi_dmul>
 8001ef0:	f004 fbee 	bl	80066d0 <__aeabi_d2iz>
 8001ef4:	4997      	ldr	r1, [pc, #604]	; (8002154 <inv_process_compass_only_cal.part.2+0x6a0>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	4b98      	ldr	r3, [pc, #608]	; (800215c <inv_process_compass_only_cal.part.2+0x6a8>)
 8001efa:	900b      	str	r0, [sp, #44]	; 0x2c
 8001efc:	e9d1 0136 	ldrd	r0, r1, [r1, #216]	; 0xd8
 8001f00:	f004 f936 	bl	8006170 <__aeabi_dmul>
 8001f04:	f004 fbe4 	bl	80066d0 <__aeabi_d2iz>
 8001f08:	2103      	movs	r1, #3
 8001f0a:	900c      	str	r0, [sp, #48]	; 0x30
 8001f0c:	a80a      	add	r0, sp, #40	; 0x28
 8001f0e:	f00a fadf 	bl	800c4d0 <inv_set_compass_bias>
 8001f12:	4893      	ldr	r0, [pc, #588]	; (8002160 <inv_process_compass_only_cal.part.2+0x6ac>)
 8001f14:	498f      	ldr	r1, [pc, #572]	; (8002154 <inv_process_compass_only_cal.part.2+0x6a0>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8001f1c:	f7fe fafa 	bl	8000514 <inv_combine_compass_data>
 8001f20:	f7ff fda0 	bl	8001a64 <inv_reset_data_collection>
 8001f24:	e611      	b.n	8001b4a <inv_process_compass_only_cal.part.2+0x96>
 8001f26:	488e      	ldr	r0, [pc, #568]	; (8002160 <inv_process_compass_only_cal.part.2+0x6ac>)
 8001f28:	4e8b      	ldr	r6, [pc, #556]	; (8002158 <inv_process_compass_only_cal.part.2+0x6a4>)
 8001f2a:	f100 01c8 	add.w	r1, r0, #200	; 0xc8
 8001f2e:	f7ff f8f7 	bl	8001120 <inv_center_sum>
 8001f32:	e9d6 2300 	ldrd	r2, r3, [r6]
 8001f36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001f3a:	f003 ff61 	bl	8005e00 <__aeabi_dsub>
 8001f3e:	4b88      	ldr	r3, [pc, #544]	; (8002160 <inv_process_compass_only_cal.part.2+0x6ac>)
 8001f40:	4604      	mov	r4, r0
 8001f42:	460d      	mov	r5, r1
 8001f44:	e9d3 0130 	ldrd	r0, r1, [r3, #192]	; 0xc0
 8001f48:	2200      	movs	r2, #0
 8001f4a:	4b86      	ldr	r3, [pc, #536]	; (8002164 <inv_process_compass_only_cal.part.2+0x6b0>)
 8001f4c:	f003 ff58 	bl	8005e00 <__aeabi_dsub>
 8001f50:	4602      	mov	r2, r0
 8001f52:	460b      	mov	r3, r1
 8001f54:	4620      	mov	r0, r4
 8001f56:	4629      	mov	r1, r5
 8001f58:	f004 fa34 	bl	80063c4 <__aeabi_ddiv>
 8001f5c:	f016 fa1c 	bl	8018398 <sqrt>
 8001f60:	4b7f      	ldr	r3, [pc, #508]	; (8002160 <inv_process_compass_only_cal.part.2+0x6ac>)
 8001f62:	e9cd 0100 	strd	r0, r1, [sp]
 8001f66:	e9d3 4530 	ldrd	r4, r5, [r3, #192]	; 0xc0
 8001f6a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001f6e:	4610      	mov	r0, r2
 8001f70:	4619      	mov	r1, r3
 8001f72:	f003 ff47 	bl	8005e04 <__adddf3>
 8001f76:	2200      	movs	r2, #0
 8001f78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8001f7c:	4b79      	ldr	r3, [pc, #484]	; (8002164 <inv_process_compass_only_cal.part.2+0x6b0>)
 8001f7e:	4620      	mov	r0, r4
 8001f80:	4629      	mov	r1, r5
 8001f82:	f003 ff3d 	bl	8005e00 <__aeabi_dsub>
 8001f86:	4602      	mov	r2, r0
 8001f88:	460b      	mov	r3, r1
 8001f8a:	4620      	mov	r0, r4
 8001f8c:	4629      	mov	r1, r5
 8001f8e:	f004 f8ef 	bl	8006170 <__aeabi_dmul>
 8001f92:	4602      	mov	r2, r0
 8001f94:	460b      	mov	r3, r1
 8001f96:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8001f9a:	f004 fa13 	bl	80063c4 <__aeabi_ddiv>
 8001f9e:	2200      	movs	r2, #0
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	4604      	mov	r4, r0
 8001fa4:	460d      	mov	r5, r1
 8001fa6:	f004 fb55 	bl	8006654 <__aeabi_dcmplt>
 8001faa:	b118      	cbz	r0, 8001fb4 <inv_process_compass_only_cal.part.2+0x500>
 8001fac:	4620      	mov	r0, r4
 8001fae:	4629      	mov	r1, r5
 8001fb0:	f016 f9f2 	bl	8018398 <sqrt>
 8001fb4:	f8db 00e8 	ldr.w	r0, [fp, #232]	; 0xe8
 8001fb8:	f004 f882 	bl	80060c0 <__aeabi_f2d>
 8001fbc:	e9db 2338 	ldrd	r2, r3, [fp, #224]	; 0xe0
 8001fc0:	f004 f8d6 	bl	8006170 <__aeabi_dmul>
 8001fc4:	4604      	mov	r4, r0
 8001fc6:	460d      	mov	r5, r1
 8001fc8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8001fcc:	4622      	mov	r2, r4
 8001fce:	462b      	mov	r3, r5
 8001fd0:	4f65      	ldr	r7, [pc, #404]	; (8002168 <inv_process_compass_only_cal.part.2+0x6b4>)
 8001fd2:	f004 fb5d 	bl	8006690 <__aeabi_dcmpgt>
 8001fd6:	2800      	cmp	r0, #0
 8001fd8:	f040 80a6 	bne.w	8002128 <inv_process_compass_only_cal.part.2+0x674>
 8001fdc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	f340 80c7 	ble.w	8002174 <inv_process_compass_only_cal.part.2+0x6c0>
 8001fe6:	4649      	mov	r1, r9
 8001fe8:	22e8      	movs	r2, #232	; 0xe8
 8001fea:	485d      	ldr	r0, [pc, #372]	; (8002160 <inv_process_compass_only_cal.part.2+0x6ac>)
 8001fec:	f013 f87d 	bl	80150ea <memcpy>
 8001ff0:	e9dd 0100 	ldrd	r0, r1, [sp]
 8001ff4:	4622      	mov	r2, r4
 8001ff6:	462b      	mov	r3, r5
 8001ff8:	f004 fb4a 	bl	8006690 <__aeabi_dcmpgt>
 8001ffc:	2800      	cmp	r0, #0
 8001ffe:	f43f ad8e 	beq.w	8001b1e <inv_process_compass_only_cal.part.2+0x6a>
 8002002:	e096      	b.n	8002132 <inv_process_compass_only_cal.part.2+0x67e>
 8002004:	4859      	ldr	r0, [pc, #356]	; (800216c <inv_process_compass_only_cal.part.2+0x6b8>)
 8002006:	f7ff fc83 	bl	8001910 <inv_check_sim>
 800200a:	e9cd 0100 	strd	r0, r1, [sp]
 800200e:	e593      	b.n	8001b38 <inv_process_compass_only_cal.part.2+0x84>
 8002010:	4620      	mov	r0, r4
 8002012:	4629      	mov	r1, r5
 8002014:	2200      	movs	r2, #0
 8002016:	4b56      	ldr	r3, [pc, #344]	; (8002170 <inv_process_compass_only_cal.part.2+0x6bc>)
 8002018:	f004 fb3a 	bl	8006690 <__aeabi_dcmpgt>
 800201c:	2800      	cmp	r0, #0
 800201e:	f43f ad94 	beq.w	8001b4a <inv_process_compass_only_cal.part.2+0x96>
 8002022:	e77d      	b.n	8001f20 <inv_process_compass_only_cal.part.2+0x46c>
 8002024:	f9b0 208e 	ldrsh.w	r2, [r0, #142]	; 0x8e
 8002028:	f9b0 3090 	ldrsh.w	r3, [r0, #144]	; 0x90
 800202c:	f9b0 408c 	ldrsh.w	r4, [r0, #140]	; 0x8c
 8002030:	a90d      	add	r1, sp, #52	; 0x34
 8002032:	4848      	ldr	r0, [pc, #288]	; (8002154 <inv_process_compass_only_cal.part.2+0x6a0>)
 8002034:	920e      	str	r2, [sp, #56]	; 0x38
 8002036:	930f      	str	r3, [sp, #60]	; 0x3c
 8002038:	940d      	str	r4, [sp, #52]	; 0x34
 800203a:	f7fe fb17 	bl	800066c <inv_set_terms>
 800203e:	f8ba 308c 	ldrh.w	r3, [sl, #140]	; 0x8c
 8002042:	f9bb 10bc 	ldrsh.w	r1, [fp, #188]	; 0xbc
 8002046:	b21a      	sxth	r2, r3
 8002048:	4291      	cmp	r1, r2
 800204a:	da0b      	bge.n	8002064 <inv_process_compass_only_cal.part.2+0x5b0>
 800204c:	f8ab 30bc 	strh.w	r3, [fp, #188]	; 0xbc
 8002050:	f8ba 308e 	ldrh.w	r3, [sl, #142]	; 0x8e
 8002054:	f8ab 30be 	strh.w	r3, [fp, #190]	; 0xbe
 8002058:	f8ba 3090 	ldrh.w	r3, [sl, #144]	; 0x90
 800205c:	f8ab 30c0 	strh.w	r3, [fp, #192]	; 0xc0
 8002060:	f8ba 308c 	ldrh.w	r3, [sl, #140]	; 0x8c
 8002064:	f9bb 00c2 	ldrsh.w	r0, [fp, #194]	; 0xc2
 8002068:	b21a      	sxth	r2, r3
 800206a:	4290      	cmp	r0, r2
 800206c:	493e      	ldr	r1, [pc, #248]	; (8002168 <inv_process_compass_only_cal.part.2+0x6b4>)
 800206e:	dd09      	ble.n	8002084 <inv_process_compass_only_cal.part.2+0x5d0>
 8002070:	f8a1 30c2 	strh.w	r3, [r1, #194]	; 0xc2
 8002074:	f8ba 308e 	ldrh.w	r3, [sl, #142]	; 0x8e
 8002078:	f8a1 30c4 	strh.w	r3, [r1, #196]	; 0xc4
 800207c:	f8ba 3090 	ldrh.w	r3, [sl, #144]	; 0x90
 8002080:	f8a1 30c6 	strh.w	r3, [r1, #198]	; 0xc6
 8002084:	f8ba 308e 	ldrh.w	r3, [sl, #142]	; 0x8e
 8002088:	f9bb 00ca 	ldrsh.w	r0, [fp, #202]	; 0xca
 800208c:	b219      	sxth	r1, r3
 800208e:	4288      	cmp	r0, r1
 8002090:	4a35      	ldr	r2, [pc, #212]	; (8002168 <inv_process_compass_only_cal.part.2+0x6b4>)
 8002092:	da0d      	bge.n	80020b0 <inv_process_compass_only_cal.part.2+0x5fc>
 8002094:	f8ba 308c 	ldrh.w	r3, [sl, #140]	; 0x8c
 8002098:	f8a2 30c8 	strh.w	r3, [r2, #200]	; 0xc8
 800209c:	f8ba 308e 	ldrh.w	r3, [sl, #142]	; 0x8e
 80020a0:	f8a2 30ca 	strh.w	r3, [r2, #202]	; 0xca
 80020a4:	f8ba 3090 	ldrh.w	r3, [sl, #144]	; 0x90
 80020a8:	f8a2 30cc 	strh.w	r3, [r2, #204]	; 0xcc
 80020ac:	f8ba 308e 	ldrh.w	r3, [sl, #142]	; 0x8e
 80020b0:	f9bb 10d0 	ldrsh.w	r1, [fp, #208]	; 0xd0
 80020b4:	b21b      	sxth	r3, r3
 80020b6:	4299      	cmp	r1, r3
 80020b8:	4a2b      	ldr	r2, [pc, #172]	; (8002168 <inv_process_compass_only_cal.part.2+0x6b4>)
 80020ba:	dd0b      	ble.n	80020d4 <inv_process_compass_only_cal.part.2+0x620>
 80020bc:	f8ba 308c 	ldrh.w	r3, [sl, #140]	; 0x8c
 80020c0:	f8a2 30ce 	strh.w	r3, [r2, #206]	; 0xce
 80020c4:	f8ba 308e 	ldrh.w	r3, [sl, #142]	; 0x8e
 80020c8:	f8a2 30d0 	strh.w	r3, [r2, #208]	; 0xd0
 80020cc:	f8ba 3090 	ldrh.w	r3, [sl, #144]	; 0x90
 80020d0:	f8a2 30d2 	strh.w	r3, [r2, #210]	; 0xd2
 80020d4:	f8ba 3090 	ldrh.w	r3, [sl, #144]	; 0x90
 80020d8:	f9bb 00d8 	ldrsh.w	r0, [fp, #216]	; 0xd8
 80020dc:	b219      	sxth	r1, r3
 80020de:	4288      	cmp	r0, r1
 80020e0:	4a21      	ldr	r2, [pc, #132]	; (8002168 <inv_process_compass_only_cal.part.2+0x6b4>)
 80020e2:	da0d      	bge.n	8002100 <inv_process_compass_only_cal.part.2+0x64c>
 80020e4:	f8ba 308c 	ldrh.w	r3, [sl, #140]	; 0x8c
 80020e8:	f8a2 30d4 	strh.w	r3, [r2, #212]	; 0xd4
 80020ec:	f8ba 308e 	ldrh.w	r3, [sl, #142]	; 0x8e
 80020f0:	f8a2 30d6 	strh.w	r3, [r2, #214]	; 0xd6
 80020f4:	f8ba 3090 	ldrh.w	r3, [sl, #144]	; 0x90
 80020f8:	f8a2 30d8 	strh.w	r3, [r2, #216]	; 0xd8
 80020fc:	f8ba 3090 	ldrh.w	r3, [sl, #144]	; 0x90
 8002100:	f9bb 10de 	ldrsh.w	r1, [fp, #222]	; 0xde
 8002104:	b21b      	sxth	r3, r3
 8002106:	4299      	cmp	r1, r3
 8002108:	4a17      	ldr	r2, [pc, #92]	; (8002168 <inv_process_compass_only_cal.part.2+0x6b4>)
 800210a:	f77f acde 	ble.w	8001aca <inv_process_compass_only_cal.part.2+0x16>
 800210e:	f8ba 308c 	ldrh.w	r3, [sl, #140]	; 0x8c
 8002112:	f8a2 30da 	strh.w	r3, [r2, #218]	; 0xda
 8002116:	f8ba 308e 	ldrh.w	r3, [sl, #142]	; 0x8e
 800211a:	f8a2 30dc 	strh.w	r3, [r2, #220]	; 0xdc
 800211e:	f8ba 3090 	ldrh.w	r3, [sl, #144]	; 0x90
 8002122:	f8a2 30de 	strh.w	r3, [r2, #222]	; 0xde
 8002126:	e4d0      	b.n	8001aca <inv_process_compass_only_cal.part.2+0x16>
 8002128:	4649      	mov	r1, r9
 800212a:	480d      	ldr	r0, [pc, #52]	; (8002160 <inv_process_compass_only_cal.part.2+0x6ac>)
 800212c:	22e8      	movs	r2, #232	; 0xe8
 800212e:	f012 ffdc 	bl	80150ea <memcpy>
 8002132:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002136:	f001 ff25 	bl	8003f84 <inv_set_magnetic_disturbance>
 800213a:	230a      	movs	r3, #10
 800213c:	f8cb 3108 	str.w	r3, [fp, #264]	; 0x108
 8002140:	e4ed      	b.n	8001b1e <inv_process_compass_only_cal.part.2+0x6a>
 8002142:	bf00      	nop
 8002144:	f3af 8000 	nop.w
 8002148:	33333333 	.word	0x33333333
 800214c:	3fc33333 	.word	0x3fc33333
 8002150:	40040000 	.word	0x40040000
 8002154:	20001658 	.word	0x20001658
 8002158:	20001928 	.word	0x20001928
 800215c:	40f00000 	.word	0x40f00000
 8002160:	20001740 	.word	0x20001740
 8002164:	3ff00000 	.word	0x3ff00000
 8002168:	20001828 	.word	0x20001828
 800216c:	200019d0 	.word	0x200019d0
 8002170:	409f4000 	.word	0x409f4000
 8002174:	f8d7 3198 	ldr.w	r3, [r7, #408]	; 0x198
 8002178:	2b01      	cmp	r3, #1
 800217a:	f47f acd0 	bne.w	8001b1e <inv_process_compass_only_cal.part.2+0x6a>
 800217e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002182:	2000      	movs	r0, #0
 8002184:	3301      	adds	r3, #1
 8002186:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800218a:	f00c f945 	bl	800e418 <inv_set_compass_state>
 800218e:	4b5d      	ldr	r3, [pc, #372]	; (8002304 <inv_process_compass_only_cal.part.2+0x850>)
 8002190:	2200      	movs	r2, #0
 8002192:	e9d3 0132 	ldrd	r0, r1, [r3, #200]	; 0xc8
 8002196:	4b5c      	ldr	r3, [pc, #368]	; (8002308 <inv_process_compass_only_cal.part.2+0x854>)
 8002198:	f003 ffea 	bl	8006170 <__aeabi_dmul>
 800219c:	f004 fa98 	bl	80066d0 <__aeabi_d2iz>
 80021a0:	4958      	ldr	r1, [pc, #352]	; (8002304 <inv_process_compass_only_cal.part.2+0x850>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	4b58      	ldr	r3, [pc, #352]	; (8002308 <inv_process_compass_only_cal.part.2+0x854>)
 80021a6:	900a      	str	r0, [sp, #40]	; 0x28
 80021a8:	e9d1 0134 	ldrd	r0, r1, [r1, #208]	; 0xd0
 80021ac:	f003 ffe0 	bl	8006170 <__aeabi_dmul>
 80021b0:	f004 fa8e 	bl	80066d0 <__aeabi_d2iz>
 80021b4:	4953      	ldr	r1, [pc, #332]	; (8002304 <inv_process_compass_only_cal.part.2+0x850>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	4b53      	ldr	r3, [pc, #332]	; (8002308 <inv_process_compass_only_cal.part.2+0x854>)
 80021ba:	900b      	str	r0, [sp, #44]	; 0x2c
 80021bc:	e9d1 0136 	ldrd	r0, r1, [r1, #216]	; 0xd8
 80021c0:	f003 ffd6 	bl	8006170 <__aeabi_dmul>
 80021c4:	f004 fa84 	bl	80066d0 <__aeabi_d2iz>
 80021c8:	2103      	movs	r1, #3
 80021ca:	900c      	str	r0, [sp, #48]	; 0x30
 80021cc:	a80a      	add	r0, sp, #40	; 0x28
 80021ce:	f00a f97f 	bl	800c4d0 <inv_set_compass_bias>
 80021d2:	4b4c      	ldr	r3, [pc, #304]	; (8002304 <inv_process_compass_only_cal.part.2+0x850>)
 80021d4:	2200      	movs	r2, #0
 80021d6:	e9d3 0130 	ldrd	r0, r1, [r3, #192]	; 0xc0
 80021da:	4b4c      	ldr	r3, [pc, #304]	; (800230c <inv_process_compass_only_cal.part.2+0x858>)
 80021dc:	f004 fa58 	bl	8006690 <__aeabi_dcmpgt>
 80021e0:	2800      	cmp	r0, #0
 80021e2:	f040 8081 	bne.w	80022e8 <inv_process_compass_only_cal.part.2+0x834>
 80021e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80021ea:	e9c6 2300 	strd	r2, r3, [r6]
 80021ee:	e496      	b.n	8001b1e <inv_process_compass_only_cal.part.2+0x6a>
 80021f0:	4847      	ldr	r0, [pc, #284]	; (8002310 <inv_process_compass_only_cal.part.2+0x85c>)
 80021f2:	f8df 8128 	ldr.w	r8, [pc, #296]	; 800231c <inv_process_compass_only_cal.part.2+0x868>
 80021f6:	f100 01c8 	add.w	r1, r0, #200	; 0xc8
 80021fa:	f7fe ff91 	bl	8001120 <inv_center_sum>
 80021fe:	4606      	mov	r6, r0
 8002200:	460f      	mov	r7, r1
 8002202:	f508 7e80 	add.w	lr, r8, #256	; 0x100
 8002206:	e9ce 6700 	strd	r6, r7, [lr]
 800220a:	4620      	mov	r0, r4
 800220c:	4629      	mov	r1, r5
 800220e:	2200      	movs	r2, #0
 8002210:	4b40      	ldr	r3, [pc, #256]	; (8002314 <inv_process_compass_only_cal.part.2+0x860>)
 8002212:	f003 fdf5 	bl	8005e00 <__aeabi_dsub>
 8002216:	4632      	mov	r2, r6
 8002218:	e9cd 0100 	strd	r0, r1, [sp]
 800221c:	463b      	mov	r3, r7
 800221e:	4630      	mov	r0, r6
 8002220:	4639      	mov	r1, r7
 8002222:	f003 fdef 	bl	8005e04 <__adddf3>
 8002226:	e9dd 2300 	ldrd	r2, r3, [sp]
 800222a:	4606      	mov	r6, r0
 800222c:	460f      	mov	r7, r1
 800222e:	4620      	mov	r0, r4
 8002230:	4629      	mov	r1, r5
 8002232:	f003 ff9d 	bl	8006170 <__aeabi_dmul>
 8002236:	4602      	mov	r2, r0
 8002238:	460b      	mov	r3, r1
 800223a:	4630      	mov	r0, r6
 800223c:	4639      	mov	r1, r7
 800223e:	f004 f8c1 	bl	80063c4 <__aeabi_ddiv>
 8002242:	f016 f8a9 	bl	8018398 <sqrt>
 8002246:	4604      	mov	r4, r0
 8002248:	f8db 00e8 	ldr.w	r0, [fp, #232]	; 0xe8
 800224c:	460d      	mov	r5, r1
 800224e:	f003 ff37 	bl	80060c0 <__aeabi_f2d>
 8002252:	e9db 2338 	ldrd	r2, r3, [fp, #224]	; 0xe0
 8002256:	f003 ff8b 	bl	8006170 <__aeabi_dmul>
 800225a:	4602      	mov	r2, r0
 800225c:	460b      	mov	r3, r1
 800225e:	4620      	mov	r0, r4
 8002260:	4629      	mov	r1, r5
 8002262:	f004 fa15 	bl	8006690 <__aeabi_dcmpgt>
 8002266:	2800      	cmp	r0, #0
 8002268:	f47f ae5a 	bne.w	8001f20 <inv_process_compass_only_cal.part.2+0x46c>
 800226c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8002270:	f7fd ffe2 	bl	8000238 <inv_check_peaks.constprop.5>
 8002274:	2802      	cmp	r0, #2
 8002276:	f43f ae53 	beq.w	8001f20 <inv_process_compass_only_cal.part.2+0x46c>
 800227a:	2800      	cmp	r0, #0
 800227c:	f47f ac65 	bne.w	8001b4a <inv_process_compass_only_cal.part.2+0x96>
 8002280:	f8d8 4198 	ldr.w	r4, [r8, #408]	; 0x198
 8002284:	2c01      	cmp	r4, #1
 8002286:	f47f ac60 	bne.w	8001b4a <inv_process_compass_only_cal.part.2+0x96>
 800228a:	f00c f8c5 	bl	800e418 <inv_set_compass_state>
 800228e:	4b20      	ldr	r3, [pc, #128]	; (8002310 <inv_process_compass_only_cal.part.2+0x85c>)
 8002290:	2200      	movs	r2, #0
 8002292:	e9d3 0132 	ldrd	r0, r1, [r3, #200]	; 0xc8
 8002296:	4b1c      	ldr	r3, [pc, #112]	; (8002308 <inv_process_compass_only_cal.part.2+0x854>)
 8002298:	f003 ff6a 	bl	8006170 <__aeabi_dmul>
 800229c:	f004 fa18 	bl	80066d0 <__aeabi_d2iz>
 80022a0:	491b      	ldr	r1, [pc, #108]	; (8002310 <inv_process_compass_only_cal.part.2+0x85c>)
 80022a2:	900a      	str	r0, [sp, #40]	; 0x28
 80022a4:	2200      	movs	r2, #0
 80022a6:	4b18      	ldr	r3, [pc, #96]	; (8002308 <inv_process_compass_only_cal.part.2+0x854>)
 80022a8:	e9d1 0134 	ldrd	r0, r1, [r1, #208]	; 0xd0
 80022ac:	f003 ff60 	bl	8006170 <__aeabi_dmul>
 80022b0:	f004 fa0e 	bl	80066d0 <__aeabi_d2iz>
 80022b4:	4916      	ldr	r1, [pc, #88]	; (8002310 <inv_process_compass_only_cal.part.2+0x85c>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	4b13      	ldr	r3, [pc, #76]	; (8002308 <inv_process_compass_only_cal.part.2+0x854>)
 80022ba:	900b      	str	r0, [sp, #44]	; 0x2c
 80022bc:	e9d1 0136 	ldrd	r0, r1, [r1, #216]	; 0xd8
 80022c0:	f003 ff56 	bl	8006170 <__aeabi_dmul>
 80022c4:	f004 fa04 	bl	80066d0 <__aeabi_d2iz>
 80022c8:	2103      	movs	r1, #3
 80022ca:	900c      	str	r0, [sp, #48]	; 0x30
 80022cc:	a80a      	add	r0, sp, #40	; 0x28
 80022ce:	f00a f8ff 	bl	800c4d0 <inv_set_compass_bias>
 80022d2:	4620      	mov	r0, r4
 80022d4:	f00c f892 	bl	800e3fc <inv_set_compass_bias_found>
 80022d8:	2319      	movs	r3, #25
 80022da:	4648      	mov	r0, r9
 80022dc:	9316      	str	r3, [sp, #88]	; 0x58
 80022de:	9317      	str	r3, [sp, #92]	; 0x5c
 80022e0:	9318      	str	r3, [sp, #96]	; 0x60
 80022e2:	f00c f8b1 	bl	800e448 <inv_set_compass_bias_error>
 80022e6:	e614      	b.n	8001f12 <inv_process_compass_only_cal.part.2+0x45e>
 80022e8:	4806      	ldr	r0, [pc, #24]	; (8002304 <inv_process_compass_only_cal.part.2+0x850>)
 80022ea:	4a0b      	ldr	r2, [pc, #44]	; (8002318 <inv_process_compass_only_cal.part.2+0x864>)
 80022ec:	4601      	mov	r1, r0
 80022ee:	4613      	mov	r3, r2
 80022f0:	f7fe f910 	bl	8000514 <inv_combine_compass_data>
 80022f4:	4803      	ldr	r0, [pc, #12]	; (8002304 <inv_process_compass_only_cal.part.2+0x850>)
 80022f6:	f100 01c8 	add.w	r1, r0, #200	; 0xc8
 80022fa:	f7fe ff11 	bl	8001120 <inv_center_sum>
 80022fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002302:	e770      	b.n	80021e6 <inv_process_compass_only_cal.part.2+0x732>
 8002304:	20001740 	.word	0x20001740
 8002308:	40f00000 	.word	0x40f00000
 800230c:	409f4000 	.word	0x409f4000
 8002310:	20001658 	.word	0x20001658
 8002314:	3ff00000 	.word	0x3ff00000
 8002318:	3ee66666 	.word	0x3ee66666
 800231c:	20001828 	.word	0x20001828

08002320 <inv_process_compass_only_cal>:
 8002320:	b570      	push	{r4, r5, r6, lr}
 8002322:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002324:	4d43      	ldr	r5, [pc, #268]	; (8002434 <inv_process_compass_only_cal+0x114>)
 8002326:	4604      	mov	r4, r0
 8002328:	f8c5 31a0 	str.w	r3, [r5, #416]	; 0x1a0
 800232c:	f00b fece 	bl	800e0cc <inv_get_large_mag_field>
 8002330:	4606      	mov	r6, r0
 8002332:	b108      	cbz	r0, 8002338 <inv_process_compass_only_cal+0x18>
 8002334:	2000      	movs	r0, #0
 8002336:	bd70      	pop	{r4, r5, r6, pc}
 8002338:	f00c f87c 	bl	800e434 <inv_get_compass_state>
 800233c:	2804      	cmp	r0, #4
 800233e:	d0f9      	beq.n	8002334 <inv_process_compass_only_cal+0x14>
 8002340:	4620      	mov	r0, r4
 8002342:	f505 7190 	add.w	r1, r5, #288	; 0x120
 8002346:	f7ff fa97 	bl	8001878 <inv_add_compass_block_data>
 800234a:	f8d5 2174 	ldr.w	r2, [r5, #372]	; 0x174
 800234e:	f8d5 3170 	ldr.w	r3, [r5, #368]	; 0x170
 8002352:	429a      	cmp	r2, r3
 8002354:	da4f      	bge.n	80023f6 <inv_process_compass_only_cal+0xd6>
 8002356:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8002358:	05db      	lsls	r3, r3, #23
 800235a:	d43c      	bmi.n	80023d6 <inv_process_compass_only_cal+0xb6>
 800235c:	f8d5 2114 	ldr.w	r2, [r5, #276]	; 0x114
 8002360:	f8d4 30a0 	ldr.w	r3, [r4, #160]	; 0xa0
 8002364:	4d33      	ldr	r5, [pc, #204]	; (8002434 <inv_process_compass_only_cal+0x114>)
 8002366:	1a9b      	subs	r3, r3, r2
 8002368:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 800236c:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 8002370:	f5b2 2fa0 	cmp.w	r2, #327680	; 0x50000
 8002374:	dc46      	bgt.n	8002404 <inv_process_compass_only_cal+0xe4>
 8002376:	f8d5 1118 	ldr.w	r1, [r5, #280]	; 0x118
 800237a:	f8d4 20a4 	ldr.w	r2, [r4, #164]	; 0xa4
 800237e:	1a52      	subs	r2, r2, r1
 8002380:	ea82 71e2 	eor.w	r1, r2, r2, asr #31
 8002384:	eba1 71e2 	sub.w	r1, r1, r2, asr #31
 8002388:	f5b1 2fa0 	cmp.w	r1, #327680	; 0x50000
 800238c:	dc3a      	bgt.n	8002404 <inv_process_compass_only_cal+0xe4>
 800238e:	f8d5 011c 	ldr.w	r0, [r5, #284]	; 0x11c
 8002392:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 8002396:	1a09      	subs	r1, r1, r0
 8002398:	ea81 70e1 	eor.w	r0, r1, r1, asr #31
 800239c:	eba0 70e1 	sub.w	r0, r0, r1, asr #31
 80023a0:	f5b0 2fa0 	cmp.w	r0, #327680	; 0x50000
 80023a4:	dc12      	bgt.n	80023cc <inv_process_compass_only_cal+0xac>
 80023a6:	1212      	asrs	r2, r2, #8
 80023a8:	fb02 f202 	mul.w	r2, r2, r2
 80023ac:	121b      	asrs	r3, r3, #8
 80023ae:	fb03 2303 	mla	r3, r3, r3, r2
 80023b2:	1209      	asrs	r1, r1, #8
 80023b4:	fb01 3101 	mla	r1, r1, r1, r3
 80023b8:	f5b1 3f40 	cmp.w	r1, #196608	; 0x30000
 80023bc:	da2e      	bge.n	800241c <inv_process_compass_only_cal+0xfc>
 80023be:	f8d5 30b8 	ldr.w	r3, [r5, #184]	; 0xb8
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	ddb6      	ble.n	8002334 <inv_process_compass_only_cal+0x14>
 80023c6:	3b01      	subs	r3, #1
 80023c8:	f8c5 30b8 	str.w	r3, [r5, #184]	; 0xb8
 80023cc:	4620      	mov	r0, r4
 80023ce:	f7ff fb71 	bl	8001ab4 <inv_process_compass_only_cal.part.2>
 80023d2:	2000      	movs	r0, #0
 80023d4:	bd70      	pop	{r4, r5, r6, pc}
 80023d6:	f104 0018 	add.w	r0, r4, #24
 80023da:	f00a feac 	bl	800d136 <inv_get_gyro_sum_of_sqr>
 80023de:	f5b0 4fc8 	cmp.w	r0, #25600	; 0x6400
 80023e2:	d217      	bcs.n	8002414 <inv_process_compass_only_cal+0xf4>
 80023e4:	f8d5 30b8 	ldr.w	r3, [r5, #184]	; 0xb8
 80023e8:	4a12      	ldr	r2, [pc, #72]	; (8002434 <inv_process_compass_only_cal+0x114>)
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	dda2      	ble.n	8002334 <inv_process_compass_only_cal+0x14>
 80023ee:	3b01      	subs	r3, #1
 80023f0:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
 80023f4:	e7ea      	b.n	80023cc <inv_process_compass_only_cal+0xac>
 80023f6:	f505 7090 	add.w	r0, r5, #288	; 0x120
 80023fa:	f003 f825 	bl	8005448 <inv_check_sample_balance>
 80023fe:	f8c5 6174 	str.w	r6, [r5, #372]	; 0x174
 8002402:	e7a8      	b.n	8002356 <inv_process_compass_only_cal+0x36>
 8002404:	4622      	mov	r2, r4
 8002406:	f852 0fa0 	ldr.w	r0, [r2, #160]!
 800240a:	4b0b      	ldr	r3, [pc, #44]	; (8002438 <inv_process_compass_only_cal+0x118>)
 800240c:	6851      	ldr	r1, [r2, #4]
 800240e:	6892      	ldr	r2, [r2, #8]
 8002410:	c307      	stmia	r3!, {r0, r1, r2}
 8002412:	e7db      	b.n	80023cc <inv_process_compass_only_cal+0xac>
 8002414:	2304      	movs	r3, #4
 8002416:	f8c5 30b8 	str.w	r3, [r5, #184]	; 0xb8
 800241a:	e7d7      	b.n	80023cc <inv_process_compass_only_cal+0xac>
 800241c:	4623      	mov	r3, r4
 800241e:	2204      	movs	r2, #4
 8002420:	f8c5 20b8 	str.w	r2, [r5, #184]	; 0xb8
 8002424:	f853 0fa0 	ldr.w	r0, [r3, #160]!
 8002428:	f505 758a 	add.w	r5, r5, #276	; 0x114
 800242c:	6859      	ldr	r1, [r3, #4]
 800242e:	689a      	ldr	r2, [r3, #8]
 8002430:	c507      	stmia	r5!, {r0, r1, r2}
 8002432:	e7cb      	b.n	80023cc <inv_process_compass_only_cal+0xac>
 8002434:	20001828 	.word	0x20001828
 8002438:	2000193c 	.word	0x2000193c

0800243c <inv_generate_vector_compass_cal>:
 800243c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800243e:	4c28      	ldr	r4, [pc, #160]	; (80024e0 <inv_generate_vector_compass_cal+0xa4>)
 8002440:	4605      	mov	r5, r0
 8002442:	f8d4 310c 	ldr.w	r3, [r4, #268]	; 0x10c
 8002446:	b1bb      	cbz	r3, 8002478 <inv_generate_vector_compass_cal+0x3c>
 8002448:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800244c:	f8d5 10b0 	ldr.w	r1, [r5, #176]	; 0xb0
 8002450:	4291      	cmp	r1, r2
 8002452:	dc08      	bgt.n	8002466 <inv_generate_vector_compass_cal+0x2a>
 8002454:	f8d4 3110 	ldr.w	r3, [r4, #272]	; 0x110
 8002458:	4821      	ldr	r0, [pc, #132]	; (80024e0 <inv_generate_vector_compass_cal+0xa4>)
 800245a:	440b      	add	r3, r1
 800245c:	4293      	cmp	r3, r2
 800245e:	dd07      	ble.n	8002470 <inv_generate_vector_compass_cal+0x34>
 8002460:	2300      	movs	r3, #0
 8002462:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
 8002466:	4628      	mov	r0, r5
 8002468:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800246c:	f7ff bf58 	b.w	8002320 <inv_process_compass_only_cal>
 8002470:	f8c0 3110 	str.w	r3, [r0, #272]	; 0x110
 8002474:	2000      	movs	r0, #0
 8002476:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002478:	f8d0 60ac 	ldr.w	r6, [r0, #172]	; 0xac
 800247c:	b1f6      	cbz	r6, 80024bc <inv_generate_vector_compass_cal+0x80>
 800247e:	17f7      	asrs	r7, r6, #31
 8002480:	4632      	mov	r2, r6
 8002482:	463b      	mov	r3, r7
 8002484:	2000      	movs	r0, #0
 8002486:	2119      	movs	r1, #25
 8002488:	f004 fcea 	bl	8006e60 <__aeabi_ldivmod>
 800248c:	4632      	mov	r2, r6
 800248e:	463b      	mov	r3, r7
 8002490:	f8c4 00ac 	str.w	r0, [r4, #172]	; 0xac
 8002494:	2105      	movs	r1, #5
 8002496:	2000      	movs	r0, #0
 8002498:	f004 fce2 	bl	8006e60 <__aeabi_ldivmod>
 800249c:	4632      	mov	r2, r6
 800249e:	463b      	mov	r3, r7
 80024a0:	f8c4 00b0 	str.w	r0, [r4, #176]	; 0xb0
 80024a4:	2196      	movs	r1, #150	; 0x96
 80024a6:	2000      	movs	r0, #0
 80024a8:	f004 fcda 	bl	8006e60 <__aeabi_ldivmod>
 80024ac:	f003 fdf6 	bl	800609c <__aeabi_i2d>
 80024b0:	e9c4 0138 	strd	r0, r1, [r4, #224]	; 0xe0
 80024b4:	2301      	movs	r3, #1
 80024b6:	f8c4 310c 	str.w	r3, [r4, #268]	; 0x10c
 80024ba:	e7c5      	b.n	8002448 <inv_generate_vector_compass_cal+0xc>
 80024bc:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 80024c0:	a105      	add	r1, pc, #20	; (adr r1, 80024d8 <inv_generate_vector_compass_cal+0x9c>)
 80024c2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80024c6:	f8c4 30ac 	str.w	r3, [r4, #172]	; 0xac
 80024ca:	f8c4 30b0 	str.w	r3, [r4, #176]	; 0xb0
 80024ce:	e9c4 0138 	strd	r0, r1, [r4, #224]	; 0xe0
 80024d2:	e7ef      	b.n	80024b4 <inv_generate_vector_compass_cal+0x78>
 80024d4:	f3af 8000 	nop.w
 80024d8:	ffc00000 	.word	0xffc00000
 80024dc:	41dfffff 	.word	0x41dfffff
 80024e0:	20001828 	.word	0x20001828

080024e4 <inv_stop_vector_compass_cal>:
 80024e4:	4801      	ldr	r0, [pc, #4]	; (80024ec <inv_stop_vector_compass_cal+0x8>)
 80024e6:	f00a bacd 	b.w	800ca84 <inv_unregister_data_cb>
 80024ea:	bf00      	nop
 80024ec:	0800243d 	.word	0x0800243d

080024f0 <inv_init_vector_compass_cal>:
 80024f0:	b570      	push	{r4, r5, r6, lr}
 80024f2:	4c15      	ldr	r4, [pc, #84]	; (8002548 <inv_init_vector_compass_cal+0x58>)
 80024f4:	2100      	movs	r1, #0
 80024f6:	22e8      	movs	r2, #232	; 0xe8
 80024f8:	4814      	ldr	r0, [pc, #80]	; (800254c <inv_init_vector_compass_cal+0x5c>)
 80024fa:	f012 fe1e 	bl	801513a <memset>
 80024fe:	f7ff fab1 	bl	8001a64 <inv_reset_data_collection>
 8002502:	2100      	movs	r1, #0
 8002504:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
 8002508:	4620      	mov	r0, r4
 800250a:	f012 fe16 	bl	801513a <memset>
 800250e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002512:	f504 7090 	add.w	r0, r4, #288	; 0x120
 8002516:	f8c4 30e8 	str.w	r3, [r4, #232]	; 0xe8
 800251a:	f002 fee1 	bl	80052e0 <inv_init_check_sample_balance_parameter>
 800251e:	490c      	ldr	r1, [pc, #48]	; (8002550 <inv_init_vector_compass_cal+0x60>)
 8002520:	4a0c      	ldr	r2, [pc, #48]	; (8002554 <inv_init_vector_compass_cal+0x64>)
 8002522:	4b0d      	ldr	r3, [pc, #52]	; (8002558 <inv_init_vector_compass_cal+0x68>)
 8002524:	f04f 4582 	mov.w	r5, #1090519040	; 0x41000000
 8002528:	260a      	movs	r6, #10
 800252a:	201e      	movs	r0, #30
 800252c:	f8c4 017c 	str.w	r0, [r4, #380]	; 0x17c
 8002530:	f8c4 6170 	str.w	r6, [r4, #368]	; 0x170
 8002534:	f8c4 515c 	str.w	r5, [r4, #348]	; 0x15c
 8002538:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
 800253c:	f8c4 2184 	str.w	r2, [r4, #388]	; 0x184
 8002540:	f8c4 318c 	str.w	r3, [r4, #396]	; 0x18c
 8002544:	2000      	movs	r0, #0
 8002546:	bd70      	pop	{r4, r5, r6, pc}
 8002548:	20001828 	.word	0x20001828
 800254c:	20001740 	.word	0x20001740
 8002550:	3ecccccd 	.word	0x3ecccccd
 8002554:	3f333333 	.word	0x3f333333
 8002558:	3f19999a 	.word	0x3f19999a

0800255c <inv_enable_vector_compass_cal>:
 800255c:	b508      	push	{r3, lr}
 800255e:	f7ff ffc7 	bl	80024f0 <inv_init_vector_compass_cal>
 8002562:	b100      	cbz	r0, 8002566 <inv_enable_vector_compass_cal+0xa>
 8002564:	bd08      	pop	{r3, pc}
 8002566:	4802      	ldr	r0, [pc, #8]	; (8002570 <inv_enable_vector_compass_cal+0x14>)
 8002568:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800256c:	f00c b82c 	b.w	800e5c8 <inv_register_mpl_start_notification>
 8002570:	08000229 	.word	0x08000229

08002574 <inv_disable_vector_compass_cal>:
 8002574:	b508      	push	{r3, lr}
 8002576:	4804      	ldr	r0, [pc, #16]	; (8002588 <inv_disable_vector_compass_cal+0x14>)
 8002578:	f00a fa84 	bl	800ca84 <inv_unregister_data_cb>
 800257c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8002580:	4802      	ldr	r0, [pc, #8]	; (800258c <inv_disable_vector_compass_cal+0x18>)
 8002582:	f00b bfe1 	b.w	800e548 <inv_unregister_mpl_start_notification>
 8002586:	bf00      	nop
 8002588:	0800243d 	.word	0x0800243d
 800258c:	08000229 	.word	0x08000229

08002590 <inv_fast_nomot_parameter.part.3>:
 8002590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002594:	2200      	movs	r2, #0
 8002596:	b087      	sub	sp, #28
 8002598:	2300      	movs	r3, #0
 800259a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800259e:	f04f 0b03 	mov.w	fp, #3
 80025a2:	f8cd b00c 	str.w	fp, [sp, #12]
 80025a6:	9002      	str	r0, [sp, #8]
 80025a8:	9b02      	ldr	r3, [sp, #8]
 80025aa:	6819      	ldr	r1, [r3, #0]
 80025ac:	6858      	ldr	r0, [r3, #4]
 80025ae:	fba1 2301 	umull	r2, r3, r1, r1
 80025b2:	461d      	mov	r5, r3
 80025b4:	4614      	mov	r4, r2
 80025b6:	9b02      	ldr	r3, [sp, #8]
 80025b8:	e9cd 4500 	strd	r4, r5, [sp]
 80025bc:	e9d3 8906 	ldrd	r8, r9, [r3, #24]
 80025c0:	fb01 f300 	mul.w	r3, r1, r0
 80025c4:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 80025c8:	9301      	str	r3, [sp, #4]
 80025ca:	e9dd ab00 	ldrd	sl, fp, [sp]
 80025ce:	ebb8 040a 	subs.w	r4, r8, sl
 80025d2:	eb69 050b 	sbc.w	r5, r9, fp
 80025d6:	4622      	mov	r2, r4
 80025d8:	462b      	mov	r3, r5
 80025da:	e9cd 2300 	strd	r2, r3, [sp]
 80025de:	fba8 2308 	umull	r2, r3, r8, r8
 80025e2:	1926      	adds	r6, r4, r4
 80025e4:	eb45 0705 	adc.w	r7, r5, r5
 80025e8:	fb08 f509 	mul.w	r5, r8, r9
 80025ec:	4690      	mov	r8, r2
 80025ee:	eb03 0345 	add.w	r3, r3, r5, lsl #1
 80025f2:	f1d8 0400 	rsbs	r4, r8, #0
 80025f6:	eb63 0543 	sbc.w	r5, r3, r3, lsl #1
 80025fa:	4699      	mov	r9, r3
 80025fc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002600:	1992      	adds	r2, r2, r6
 8002602:	417b      	adcs	r3, r7
 8002604:	00ae      	lsls	r6, r5, #2
 8002606:	00a7      	lsls	r7, r4, #2
 8002608:	ea46 7694 	orr.w	r6, r6, r4, lsr #30
 800260c:	463c      	mov	r4, r7
 800260e:	4635      	mov	r5, r6
 8002610:	e9cd ab00 	strd	sl, fp, [sp]
 8002614:	eb1a 0a02 	adds.w	sl, sl, r2
 8002618:	eb4b 0b03 	adc.w	fp, fp, r3
 800261c:	fb01 f60b 	mul.w	r6, r1, fp
 8002620:	fba1 230a 	umull	r2, r3, r1, sl
 8002624:	fb00 660a 	mla	r6, r0, sl, r6
 8002628:	e9dd ab00 	ldrd	sl, fp, [sp]
 800262c:	4433      	add	r3, r6
 800262e:	9e02      	ldr	r6, [sp, #8]
 8002630:	f106 0730 	add.w	r7, r6, #48	; 0x30
 8002634:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002638:	1ab6      	subs	r6, r6, r2
 800263a:	eb67 0703 	sbc.w	r7, r7, r3
 800263e:	eb18 0204 	adds.w	r2, r8, r4
 8002642:	eb49 0305 	adc.w	r3, r9, r5
 8002646:	4614      	mov	r4, r2
 8002648:	461d      	mov	r5, r3
 800264a:	eb1a 080a 	adds.w	r8, sl, sl
 800264e:	eb4b 090b 	adc.w	r9, fp, fp
 8002652:	fb01 fc09 	mul.w	ip, r1, r9
 8002656:	9b02      	ldr	r3, [sp, #8]
 8002658:	ea4f 0e87 	mov.w	lr, r7, lsl #2
 800265c:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8002660:	1912      	adds	r2, r2, r4
 8002662:	416b      	adcs	r3, r5
 8002664:	4614      	mov	r4, r2
 8002666:	461d      	mov	r5, r3
 8002668:	fba1 2308 	umull	r2, r3, r1, r8
 800266c:	fb00 c808 	mla	r8, r0, r8, ip
 8002670:	ea4e 7e96 	orr.w	lr, lr, r6, lsr #30
 8002674:	4443      	add	r3, r8
 8002676:	fb01 f703 	mul.w	r7, r1, r3
 800267a:	4673      	mov	r3, lr
 800267c:	00b6      	lsls	r6, r6, #2
 800267e:	46b2      	mov	sl, r6
 8002680:	fba1 8902 	umull	r8, r9, r1, r2
 8002684:	fb00 7602 	mla	r6, r0, r2, r7
 8002688:	fb01 f303 	mul.w	r3, r1, r3
 800268c:	eb14 0408 	adds.w	r4, r4, r8
 8002690:	44b1      	add	r9, r6
 8002692:	eb45 0509 	adc.w	r5, r5, r9
 8002696:	fb00 320a 	mla	r2, r0, sl, r3
 800269a:	fba1 890a 	umull	r8, r9, r1, sl
 800269e:	eb14 0008 	adds.w	r0, r4, r8
 80026a2:	4491      	add	r9, r2
 80026a4:	eb45 0109 	adc.w	r1, r5, r9
 80026a8:	2800      	cmp	r0, #0
 80026aa:	f171 0300 	sbcs.w	r3, r1, #0
 80026ae:	9b02      	ldr	r3, [sp, #8]
 80026b0:	f103 0308 	add.w	r3, r3, #8
 80026b4:	9302      	str	r3, [sp, #8]
 80026b6:	db2b      	blt.n	8002710 <inv_fast_nomot_parameter.part.3+0x180>
 80026b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80026bc:	4282      	cmp	r2, r0
 80026be:	418b      	sbcs	r3, r1
 80026c0:	da01      	bge.n	80026c6 <inv_fast_nomot_parameter.part.3+0x136>
 80026c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80026c6:	9b03      	ldr	r3, [sp, #12]
 80026c8:	3b01      	subs	r3, #1
 80026ca:	9303      	str	r3, [sp, #12]
 80026cc:	f47f af6c 	bne.w	80025a8 <inv_fast_nomot_parameter.part.3+0x18>
 80026d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80026d4:	f004 f964 	bl	80069a0 <__aeabi_l2f>
 80026d8:	4b0f      	ldr	r3, [pc, #60]	; (8002718 <inv_fast_nomot_parameter.part.3+0x188>)
 80026da:	6b99      	ldr	r1, [r3, #56]	; 0x38
 80026dc:	f004 fa52 	bl	8006b84 <__aeabi_fdiv>
 80026e0:	f004 fc0e 	bl	8006f00 <__aeabi_f2lz>
 80026e4:	4b0d      	ldr	r3, [pc, #52]	; (800271c <inv_fast_nomot_parameter.part.3+0x18c>)
 80026e6:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 80026ea:	009b      	lsls	r3, r3, #2
 80026ec:	f1c3 0220 	rsb	r2, r3, #32
 80026f0:	fa01 f202 	lsl.w	r2, r1, r2
 80026f4:	f1b3 0420 	subs.w	r4, r3, #32
 80026f8:	fa20 f003 	lsr.w	r0, r0, r3
 80026fc:	ea40 0002 	orr.w	r0, r0, r2
 8002700:	bf5c      	itt	pl
 8002702:	fa41 f404 	asrpl.w	r4, r1, r4
 8002706:	4320      	orrpl	r0, r4
 8002708:	4119      	asrs	r1, r3
 800270a:	b007      	add	sp, #28
 800270c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002710:	4240      	negs	r0, r0
 8002712:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8002716:	e7cf      	b.n	80026b8 <inv_fast_nomot_parameter.part.3+0x128>
 8002718:	20000300 	.word	0x20000300
 800271c:	20001ab8 	.word	0x20001ab8

08002720 <inv_init_maxmin>:
 8002720:	07c1      	lsls	r1, r0, #31
 8002722:	d50a      	bpl.n	800273a <inv_init_maxmin+0x1a>
 8002724:	4b18      	ldr	r3, [pc, #96]	; (8002788 <inv_init_maxmin+0x68>)
 8002726:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 800272a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800272e:	6699      	str	r1, [r3, #104]	; 0x68
 8002730:	66d9      	str	r1, [r3, #108]	; 0x6c
 8002732:	6719      	str	r1, [r3, #112]	; 0x70
 8002734:	675a      	str	r2, [r3, #116]	; 0x74
 8002736:	679a      	str	r2, [r3, #120]	; 0x78
 8002738:	67da      	str	r2, [r3, #124]	; 0x7c
 800273a:	0782      	lsls	r2, r0, #30
 800273c:	d510      	bpl.n	8002760 <inv_init_maxmin+0x40>
 800273e:	4b12      	ldr	r3, [pc, #72]	; (8002788 <inv_init_maxmin+0x68>)
 8002740:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 8002744:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002748:	f8c3 1100 	str.w	r1, [r3, #256]	; 0x100
 800274c:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
 8002750:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
 8002754:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
 8002758:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
 800275c:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 8002760:	0743      	lsls	r3, r0, #29
 8002762:	d510      	bpl.n	8002786 <inv_init_maxmin+0x66>
 8002764:	4b08      	ldr	r3, [pc, #32]	; (8002788 <inv_init_maxmin+0x68>)
 8002766:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
 800276a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800276e:	f8c3 1198 	str.w	r1, [r3, #408]	; 0x198
 8002772:	f8c3 119c 	str.w	r1, [r3, #412]	; 0x19c
 8002776:	f8c3 11a0 	str.w	r1, [r3, #416]	; 0x1a0
 800277a:	f8c3 21a4 	str.w	r2, [r3, #420]	; 0x1a4
 800277e:	f8c3 21a8 	str.w	r2, [r3, #424]	; 0x1a8
 8002782:	f8c3 21ac 	str.w	r2, [r3, #428]	; 0x1ac
 8002786:	4770      	bx	lr
 8002788:	20001ab8 	.word	0x20001ab8

0800278c <inv_reset_packet>:
 800278c:	b538      	push	{r3, r4, r5, lr}
 800278e:	4d09      	ldr	r5, [pc, #36]	; (80027b4 <inv_reset_packet+0x28>)
 8002790:	2498      	movs	r4, #152	; 0x98
 8002792:	4622      	mov	r2, r4
 8002794:	4628      	mov	r0, r5
 8002796:	2100      	movs	r1, #0
 8002798:	f012 fccf 	bl	801513a <memset>
 800279c:	f505 7098 	add.w	r0, r5, #304	; 0x130
 80027a0:	4622      	mov	r2, r4
 80027a2:	2100      	movs	r1, #0
 80027a4:	f012 fcc9 	bl	801513a <memset>
 80027a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80027ac:	2005      	movs	r0, #5
 80027ae:	f7ff bfb7 	b.w	8002720 <inv_init_maxmin>
 80027b2:	bf00      	nop
 80027b4:	20001ac0 	.word	0x20001ac0

080027b8 <inv_start_fast_nomot>:
 80027b8:	b510      	push	{r4, lr}
 80027ba:	4c0d      	ldr	r4, [pc, #52]	; (80027f0 <inv_start_fast_nomot+0x38>)
 80027bc:	2100      	movs	r1, #0
 80027be:	f44f 7218 	mov.w	r2, #608	; 0x260
 80027c2:	4620      	mov	r0, r4
 80027c4:	f012 fcb9 	bl	801513a <memset>
 80027c8:	2007      	movs	r0, #7
 80027ca:	f7ff ffa9 	bl	8002720 <inv_init_maxmin>
 80027ce:	2301      	movs	r3, #1
 80027d0:	4618      	mov	r0, r3
 80027d2:	2103      	movs	r1, #3
 80027d4:	2200      	movs	r2, #0
 80027d6:	f8c4 31e4 	str.w	r3, [r4, #484]	; 0x1e4
 80027da:	f884 31e8 	strb.w	r3, [r4, #488]	; 0x1e8
 80027de:	f00a fbf7 	bl	800cfd0 <inv_set_message>
 80027e2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80027e6:	4803      	ldr	r0, [pc, #12]	; (80027f4 <inv_start_fast_nomot+0x3c>)
 80027e8:	2164      	movs	r1, #100	; 0x64
 80027ea:	2207      	movs	r2, #7
 80027ec:	f00a b8a4 	b.w	800c938 <inv_register_data_cb>
 80027f0:	20001ab8 	.word	0x20001ab8
 80027f4:	08002e89 	.word	0x08002e89

080027f8 <inv_fast_nomot_parameter>:
 80027f8:	6f83      	ldr	r3, [r0, #120]	; 0x78
 80027fa:	b103      	cbz	r3, 80027fe <inv_fast_nomot_parameter+0x6>
 80027fc:	e6c8      	b.n	8002590 <inv_fast_nomot_parameter.part.3>
 80027fe:	2000      	movs	r0, #0
 8002800:	2100      	movs	r1, #0
 8002802:	4770      	bx	lr

08002804 <inv_fast_nomot_parameter_3rd>:
 8002804:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002808:	6f83      	ldr	r3, [r0, #120]	; 0x78
 800280a:	2b00      	cmp	r3, #0
 800280c:	d057      	beq.n	80028be <inv_fast_nomot_parameter_3rd+0xba>
 800280e:	f1a0 0e08 	sub.w	lr, r0, #8
 8002812:	2600      	movs	r6, #0
 8002814:	2700      	movs	r7, #0
 8002816:	3010      	adds	r0, #16
 8002818:	f85e 1f08 	ldr.w	r1, [lr, #8]!
 800281c:	f8de c004 	ldr.w	ip, [lr, #4]
 8002820:	fba1 4501 	umull	r4, r5, r1, r1
 8002824:	e9de 2306 	ldrd	r2, r3, [lr, #24]
 8002828:	e9de ab0c 	ldrd	sl, fp, [lr, #48]	; 0x30
 800282c:	fb01 f80c 	mul.w	r8, r1, ip
 8002830:	1b12      	subs	r2, r2, r4
 8002832:	eb05 0548 	add.w	r5, r5, r8, lsl #1
 8002836:	eb63 0305 	sbc.w	r3, r3, r5
 800283a:	eb12 0802 	adds.w	r8, r2, r2
 800283e:	eb43 0903 	adc.w	r9, r3, r3
 8002842:	eb12 0208 	adds.w	r2, r2, r8
 8002846:	eb43 0309 	adc.w	r3, r3, r9
 800284a:	1912      	adds	r2, r2, r4
 800284c:	fb02 fc0c 	mul.w	ip, r2, ip
 8002850:	416b      	adcs	r3, r5
 8002852:	fba2 4501 	umull	r4, r5, r2, r1
 8002856:	fb01 c103 	mla	r1, r1, r3, ip
 800285a:	ebb4 040a 	subs.w	r4, r4, sl
 800285e:	440d      	add	r5, r1
 8002860:	eb65 050b 	sbc.w	r5, r5, fp
 8002864:	2c00      	cmp	r4, #0
 8002866:	f175 0300 	sbcs.w	r3, r5, #0
 800286a:	db2c      	blt.n	80028c6 <inv_fast_nomot_parameter_3rd+0xc2>
 800286c:	42a6      	cmp	r6, r4
 800286e:	eb77 0305 	sbcs.w	r3, r7, r5
 8002872:	bfbc      	itt	lt
 8002874:	4626      	movlt	r6, r4
 8002876:	462f      	movlt	r7, r5
 8002878:	4586      	cmp	lr, r0
 800287a:	d1cd      	bne.n	8002818 <inv_fast_nomot_parameter_3rd+0x14>
 800287c:	4639      	mov	r1, r7
 800287e:	4630      	mov	r0, r6
 8002880:	f004 f88e 	bl	80069a0 <__aeabi_l2f>
 8002884:	4b12      	ldr	r3, [pc, #72]	; (80028d0 <inv_fast_nomot_parameter_3rd+0xcc>)
 8002886:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8002888:	f004 f97c 	bl	8006b84 <__aeabi_fdiv>
 800288c:	f004 fb38 	bl	8006f00 <__aeabi_f2lz>
 8002890:	4b10      	ldr	r3, [pc, #64]	; (80028d4 <inv_fast_nomot_parameter_3rd+0xd0>)
 8002892:	f8d3 320c 	ldr.w	r3, [r3, #524]	; 0x20c
 8002896:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 800289a:	f1c3 0220 	rsb	r2, r3, #32
 800289e:	fa01 f202 	lsl.w	r2, r1, r2
 80028a2:	f1b3 0420 	subs.w	r4, r3, #32
 80028a6:	fa20 f003 	lsr.w	r0, r0, r3
 80028aa:	bf58      	it	pl
 80028ac:	fa41 f404 	asrpl.w	r4, r1, r4
 80028b0:	ea40 0002 	orr.w	r0, r0, r2
 80028b4:	bf58      	it	pl
 80028b6:	4320      	orrpl	r0, r4
 80028b8:	4119      	asrs	r1, r3
 80028ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028be:	4618      	mov	r0, r3
 80028c0:	4619      	mov	r1, r3
 80028c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80028c6:	4264      	negs	r4, r4
 80028c8:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 80028cc:	e7ce      	b.n	800286c <inv_fast_nomot_parameter_3rd+0x68>
 80028ce:	bf00      	nop
 80028d0:	20000300 	.word	0x20000300
 80028d4:	20001ab8 	.word	0x20001ab8

080028d8 <inv_fast_nomot_set_gyro_bias>:
 80028d8:	4b2e      	ldr	r3, [pc, #184]	; (8002994 <inv_fast_nomot_set_gyro_bias+0xbc>)
 80028da:	b5f0      	push	{r4, r5, r6, r7, lr}
 80028dc:	461a      	mov	r2, r3
 80028de:	461c      	mov	r4, r3
 80028e0:	b085      	sub	sp, #20
 80028e2:	f8d3 e210 	ldr.w	lr, [r3, #528]	; 0x210
 80028e6:	4605      	mov	r5, r0
 80028e8:	f103 0180 	add.w	r1, r3, #128	; 0x80
 80028ec:	a801      	add	r0, sp, #4
 80028ee:	f103 0718 	add.w	r7, r3, #24
 80028f2:	f852 3f08 	ldr.w	r3, [r2, #8]!
 80028f6:	f851 6f04 	ldr.w	r6, [r1, #4]!
 80028fa:	fa03 f30e 	lsl.w	r3, r3, lr
 80028fe:	eb03 4306 	add.w	r3, r3, r6, lsl #16
 8002902:	42ba      	cmp	r2, r7
 8002904:	f840 3b04 	str.w	r3, [r0], #4
 8002908:	d1f3      	bne.n	80028f2 <inv_fast_nomot_set_gyro_bias+0x1a>
 800290a:	2298      	movs	r2, #152	; 0x98
 800290c:	2100      	movs	r1, #0
 800290e:	4822      	ldr	r0, [pc, #136]	; (8002998 <inv_fast_nomot_set_gyro_bias+0xc0>)
 8002910:	f012 fc13 	bl	801513a <memset>
 8002914:	2001      	movs	r0, #1
 8002916:	f7ff ff03 	bl	8002720 <inv_init_maxmin>
 800291a:	f894 31e8 	ldrb.w	r3, [r4, #488]	; 0x1e8
 800291e:	4a1d      	ldr	r2, [pc, #116]	; (8002994 <inv_fast_nomot_set_gyro_bias+0xbc>)
 8002920:	2b04      	cmp	r3, #4
 8002922:	d02e      	beq.n	8002982 <inv_fast_nomot_set_gyro_bias+0xaa>
 8002924:	4e1d      	ldr	r6, [pc, #116]	; (800299c <inv_fast_nomot_set_gyro_bias+0xc4>)
 8002926:	9b02      	ldr	r3, [sp, #8]
 8002928:	6a70      	ldr	r0, [r6, #36]	; 0x24
 800292a:	9901      	ldr	r1, [sp, #4]
 800292c:	6ab2      	ldr	r2, [r6, #40]	; 0x28
 800292e:	1a09      	subs	r1, r1, r0
 8002930:	1a9a      	subs	r2, r3, r2
 8002932:	2900      	cmp	r1, #0
 8002934:	ea82 73e2 	eor.w	r3, r2, r2, asr #31
 8002938:	eba3 73e2 	sub.w	r3, r3, r2, asr #31
 800293c:	bfb8      	it	lt
 800293e:	4249      	neglt	r1, r1
 8002940:	428b      	cmp	r3, r1
 8002942:	bfb8      	it	lt
 8002944:	460b      	movlt	r3, r1
 8002946:	6af0      	ldr	r0, [r6, #44]	; 0x2c
 8002948:	9a03      	ldr	r2, [sp, #12]
 800294a:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800294c:	1a10      	subs	r0, r2, r0
 800294e:	2800      	cmp	r0, #0
 8002950:	bfb8      	it	lt
 8002952:	4240      	neglt	r0, r0
 8002954:	4298      	cmp	r0, r3
 8002956:	bfb8      	it	lt
 8002958:	4618      	movlt	r0, r3
 800295a:	f00a fc3b 	bl	800d1d4 <inv_q30_mult>
 800295e:	f8d4 3218 	ldr.w	r3, [r4, #536]	; 0x218
 8002962:	4298      	cmp	r0, r3
 8002964:	da06      	bge.n	8002974 <inv_fast_nomot_set_gyro_bias+0x9c>
 8002966:	a801      	add	r0, sp, #4
 8002968:	2103      	movs	r1, #3
 800296a:	f009 fe4d 	bl	800c608 <inv_set_gyro_bias>
 800296e:	2002      	movs	r0, #2
 8002970:	f00b fbd2 	bl	800e118 <inv_set_motion_state>
 8002974:	a901      	add	r1, sp, #4
 8002976:	c90e      	ldmia	r1, {r1, r2, r3}
 8002978:	6271      	str	r1, [r6, #36]	; 0x24
 800297a:	62b2      	str	r2, [r6, #40]	; 0x28
 800297c:	62f3      	str	r3, [r6, #44]	; 0x2c
 800297e:	b005      	add	sp, #20
 8002980:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002982:	f8d2 3218 	ldr.w	r3, [r2, #536]	; 0x218
 8002986:	f5b3 1f20 	cmp.w	r3, #2621440	; 0x280000
 800298a:	bfc4      	itt	gt
 800298c:	2305      	movgt	r3, #5
 800298e:	f882 31e8 	strbgt.w	r3, [r2, #488]	; 0x1e8
 8002992:	e7c7      	b.n	8002924 <inv_fast_nomot_set_gyro_bias+0x4c>
 8002994:	20001ab8 	.word	0x20001ab8
 8002998:	20001ac0 	.word	0x20001ac0
 800299c:	20000300 	.word	0x20000300

080029a0 <inv_set_fast_nomot_compass_threshold>:
 80029a0:	4b01      	ldr	r3, [pc, #4]	; (80029a8 <inv_set_fast_nomot_compass_threshold+0x8>)
 80029a2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80029a6:	4770      	bx	lr
 80029a8:	20000300 	.word	0x20000300

080029ac <int_set_fast_nomot_gyro_threshold>:
 80029ac:	4b01      	ldr	r3, [pc, #4]	; (80029b4 <int_set_fast_nomot_gyro_threshold+0x8>)
 80029ae:	e9c3 0106 	strd	r0, r1, [r3, #24]
 80029b2:	4770      	bx	lr
 80029b4:	20000300 	.word	0x20000300

080029b8 <inv_set_fast_nomot_accel_threshold>:
 80029b8:	4b01      	ldr	r3, [pc, #4]	; (80029c0 <inv_set_fast_nomot_accel_threshold+0x8>)
 80029ba:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80029be:	4770      	bx	lr
 80029c0:	20000300 	.word	0x20000300

080029c4 <inv_get_fast_nomot_compass_param>:
 80029c4:	4b05      	ldr	r3, [pc, #20]	; (80029dc <inv_get_fast_nomot_compass_param+0x18>)
 80029c6:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 80029ca:	f503 73e8 	add.w	r3, r3, #464	; 0x1d0
 80029ce:	6002      	str	r2, [r0, #0]
 80029d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029d4:	e9c1 2300 	strd	r2, r3, [r1]
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	20001ab8 	.word	0x20001ab8

080029e0 <inv_get_fast_nomot_accel_param>:
 80029e0:	4b05      	ldr	r3, [pc, #20]	; (80029f8 <inv_get_fast_nomot_accel_param+0x18>)
 80029e2:	f8d3 21e0 	ldr.w	r2, [r3, #480]	; 0x1e0
 80029e6:	f503 73ec 	add.w	r3, r3, #472	; 0x1d8
 80029ea:	6002      	str	r2, [r0, #0]
 80029ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f0:	e9c1 2300 	strd	r2, r3, [r1]
 80029f4:	4770      	bx	lr
 80029f6:	bf00      	nop
 80029f8:	20001ab8 	.word	0x20001ab8

080029fc <inv_fast_nomot_store_data>:
 80029fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a00:	460d      	mov	r5, r1
 8002a02:	b083      	sub	sp, #12
 8002a04:	f101 0318 	add.w	r3, r1, #24
 8002a08:	f8d1 b078 	ldr.w	fp, [r1, #120]	; 0x78
 8002a0c:	f101 0c68 	add.w	ip, r1, #104	; 0x68
 8002a10:	f101 0a5c 	add.w	sl, r1, #92	; 0x5c
 8002a14:	9301      	str	r3, [sp, #4]
 8002a16:	f1bb 0f00 	cmp.w	fp, #0
 8002a1a:	d037      	beq.n	8002a8c <inv_fast_nomot_store_data+0x90>
 8002a1c:	f9b0 2000 	ldrsh.w	r2, [r0]
 8002a20:	f8dc 3014 	ldr.w	r3, [ip, #20]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	461e      	mov	r6, r3
 8002a28:	17df      	asrs	r7, r3, #31
 8002a2a:	462c      	mov	r4, r5
 8002a2c:	f85a 2f04 	ldr.w	r2, [sl, #4]!
 8002a30:	f105 0e60 	add.w	lr, r5, #96	; 0x60
 8002a34:	429a      	cmp	r2, r3
 8002a36:	bfb8      	it	lt
 8002a38:	f8ca 3000 	strlt.w	r3, [sl]
 8002a3c:	f85c 2f04 	ldr.w	r2, [ip, #4]!
 8002a40:	429a      	cmp	r2, r3
 8002a42:	bfc8      	it	gt
 8002a44:	f8cc 3000 	strgt.w	r3, [ip]
 8002a48:	2201      	movs	r2, #1
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	fb02 f807 	mul.w	r8, r2, r7
 8002a50:	fb06 8803 	mla	r8, r6, r3, r8
 8002a54:	fba2 2306 	umull	r2, r3, r2, r6
 8002a58:	4443      	add	r3, r8
 8002a5a:	e9d4 8900 	ldrd	r8, r9, [r4]
 8002a5e:	eb18 0802 	adds.w	r8, r8, r2
 8002a62:	eb49 0903 	adc.w	r9, r9, r3
 8002a66:	e8e4 8906 	strd	r8, r9, [r4], #24
 8002a6a:	4574      	cmp	r4, lr
 8002a6c:	d1ee      	bne.n	8002a4c <inv_fast_nomot_store_data+0x50>
 8002a6e:	9b01      	ldr	r3, [sp, #4]
 8002a70:	3508      	adds	r5, #8
 8002a72:	429d      	cmp	r5, r3
 8002a74:	f100 0002 	add.w	r0, r0, #2
 8002a78:	d1cd      	bne.n	8002a16 <inv_fast_nomot_store_data+0x1a>
 8002a7a:	f10b 0301 	add.w	r3, fp, #1
 8002a7e:	2201      	movs	r2, #1
 8002a80:	678b      	str	r3, [r1, #120]	; 0x78
 8002a82:	f8c1 2090 	str.w	r2, [r1, #144]	; 0x90
 8002a86:	b003      	add	sp, #12
 8002a88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002a8c:	f9b0 2000 	ldrsh.w	r2, [r0]
 8002a90:	2600      	movs	r6, #0
 8002a92:	2700      	movs	r7, #0
 8002a94:	465b      	mov	r3, fp
 8002a96:	f8cc 2014 	str.w	r2, [ip, #20]
 8002a9a:	e7c6      	b.n	8002a2a <inv_fast_nomot_store_data+0x2e>

08002a9c <inv_fast_nomot_store_data_compass>:
 8002a9c:	6803      	ldr	r3, [r0, #0]
 8002a9e:	b4f0      	push	{r4, r5, r6, r7}
 8002aa0:	66d3      	str	r3, [r2, #108]	; 0x6c
 8002aa2:	6843      	ldr	r3, [r0, #4]
 8002aa4:	6f94      	ldr	r4, [r2, #120]	; 0x78
 8002aa6:	6713      	str	r3, [r2, #112]	; 0x70
 8002aa8:	6883      	ldr	r3, [r0, #8]
 8002aaa:	f8c2 1088 	str.w	r1, [r2, #136]	; 0x88
 8002aae:	6753      	str	r3, [r2, #116]	; 0x74
 8002ab0:	b194      	cbz	r4, 8002ad8 <inv_fast_nomot_store_data_compass+0x3c>
 8002ab2:	3804      	subs	r0, #4
 8002ab4:	f102 015c 	add.w	r1, r2, #92	; 0x5c
 8002ab8:	f102 0768 	add.w	r7, r2, #104	; 0x68
 8002abc:	f850 3f04 	ldr.w	r3, [r0, #4]!
 8002ac0:	6a0e      	ldr	r6, [r1, #32]
 8002ac2:	f851 5f04 	ldr.w	r5, [r1, #4]!
 8002ac6:	1b9b      	subs	r3, r3, r6
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	bfb8      	it	lt
 8002acc:	425b      	neglt	r3, r3
 8002ace:	42ab      	cmp	r3, r5
 8002ad0:	bfc8      	it	gt
 8002ad2:	600b      	strgt	r3, [r1, #0]
 8002ad4:	42b9      	cmp	r1, r7
 8002ad6:	d1f1      	bne.n	8002abc <inv_fast_nomot_store_data_compass+0x20>
 8002ad8:	3401      	adds	r4, #1
 8002ada:	2301      	movs	r3, #1
 8002adc:	6794      	str	r4, [r2, #120]	; 0x78
 8002ade:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002ae2:	bcf0      	pop	{r4, r5, r6, r7}
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop

08002ae8 <inv_fast_nomot_reset_data_compass>:
 8002ae8:	b430      	push	{r4, r5}
 8002aea:	6f41      	ldr	r1, [r0, #116]	; 0x74
 8002aec:	6ec5      	ldr	r5, [r0, #108]	; 0x6c
 8002aee:	6f04      	ldr	r4, [r0, #112]	; 0x70
 8002af0:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8002af4:	2300      	movs	r3, #0
 8002af6:	67c5      	str	r5, [r0, #124]	; 0x7c
 8002af8:	f8c0 4080 	str.w	r4, [r0, #128]	; 0x80
 8002afc:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
 8002b00:	f8c0 208c 	str.w	r2, [r0, #140]	; 0x8c
 8002b04:	6603      	str	r3, [r0, #96]	; 0x60
 8002b06:	6643      	str	r3, [r0, #100]	; 0x64
 8002b08:	6683      	str	r3, [r0, #104]	; 0x68
 8002b0a:	6783      	str	r3, [r0, #120]	; 0x78
 8002b0c:	f8c0 3090 	str.w	r3, [r0, #144]	; 0x90
 8002b10:	bc30      	pop	{r4, r5}
 8002b12:	4770      	bx	lr

08002b14 <inv_fast_nomot_get_time_elaps>:
 8002b14:	f8d0 2088 	ldr.w	r2, [r0, #136]	; 0x88
 8002b18:	f8d0 008c 	ldr.w	r0, [r0, #140]	; 0x8c
 8002b1c:	1a10      	subs	r0, r2, r0
 8002b1e:	4770      	bx	lr

08002b20 <inv_fast_nomot_parameter_compass>:
 8002b20:	6e01      	ldr	r1, [r0, #96]	; 0x60
 8002b22:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8002b24:	6e82      	ldr	r2, [r0, #104]	; 0x68
 8002b26:	4299      	cmp	r1, r3
 8002b28:	bfb8      	it	lt
 8002b2a:	4619      	movlt	r1, r3
 8002b2c:	4291      	cmp	r1, r2
 8002b2e:	4608      	mov	r0, r1
 8002b30:	bfb8      	it	lt
 8002b32:	4610      	movlt	r0, r2
 8002b34:	4770      	bx	lr
 8002b36:	bf00      	nop

08002b38 <inv_get_right_shift_by_rounding>:
 8002b38:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b3a:	4603      	mov	r3, r0
 8002b3c:	468e      	mov	lr, r1
 8002b3e:	f1c2 0420 	rsb	r4, r2, #32
 8002b42:	f1b2 0720 	subs.w	r7, r2, #32
 8002b46:	fa0e fc04 	lsl.w	ip, lr, r4
 8002b4a:	fa23 f002 	lsr.w	r0, r3, r2
 8002b4e:	f102 35ff 	add.w	r5, r2, #4294967295
 8002b52:	f04f 0601 	mov.w	r6, #1
 8002b56:	bf58      	it	pl
 8002b58:	fa4e f707 	asrpl.w	r7, lr, r7
 8002b5c:	fa06 f605 	lsl.w	r6, r6, r5
 8002b60:	ea4c 0000 	orr.w	r0, ip, r0
 8002b64:	f1a4 0520 	sub.w	r5, r4, #32
 8002b68:	bf58      	it	pl
 8002b6a:	4338      	orrpl	r0, r7
 8002b6c:	fa03 f505 	lsl.w	r5, r3, r5
 8002b70:	f1c4 0720 	rsb	r7, r4, #32
 8002b74:	fa23 f707 	lsr.w	r7, r3, r7
 8002b78:	ea4c 0505 	orr.w	r5, ip, r5
 8002b7c:	433d      	orrs	r5, r7
 8002b7e:	40a3      	lsls	r3, r4
 8002b80:	f1c4 0720 	rsb	r7, r4, #32
 8002b84:	40e3      	lsrs	r3, r4
 8002b86:	fa05 f707 	lsl.w	r7, r5, r7
 8002b8a:	3c20      	subs	r4, #32
 8002b8c:	ea43 0307 	orr.w	r3, r3, r7
 8002b90:	bf5c      	itt	pl
 8002b92:	fa45 f404 	asrpl.w	r4, r5, r4
 8002b96:	4323      	orrpl	r3, r4
 8002b98:	429e      	cmp	r6, r3
 8002b9a:	fa4e f102 	asr.w	r1, lr, r2
 8002b9e:	db07      	blt.n	8002bb0 <inv_get_right_shift_by_rounding+0x78>
 8002ba0:	4276      	negs	r6, r6
 8002ba2:	42b3      	cmp	r3, r6
 8002ba4:	da03      	bge.n	8002bae <inv_get_right_shift_by_rounding+0x76>
 8002ba6:	f110 30ff 	adds.w	r0, r0, #4294967295
 8002baa:	f141 31ff 	adc.w	r1, r1, #4294967295
 8002bae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002bb0:	3001      	adds	r0, #1
 8002bb2:	f141 0100 	adc.w	r1, r1, #0
 8002bb6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002bb8 <inv_reset_min_max_gyro_accel_statistics>:
 8002bb8:	4a0b      	ldr	r2, [pc, #44]	; (8002be8 <inv_reset_min_max_gyro_accel_statistics+0x30>)
 8002bba:	2300      	movs	r3, #0
 8002bbc:	4611      	mov	r1, r2
 8002bbe:	f841 3b04 	str.w	r3, [r1], #4
 8002bc2:	3104      	adds	r1, #4
 8002bc4:	6053      	str	r3, [r2, #4]
 8002bc6:	f841 3b04 	str.w	r3, [r1], #4
 8002bca:	600b      	str	r3, [r1, #0]
 8002bcc:	6213      	str	r3, [r2, #32]
 8002bce:	6253      	str	r3, [r2, #36]	; 0x24
 8002bd0:	6293      	str	r3, [r2, #40]	; 0x28
 8002bd2:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002bd4:	6113      	str	r3, [r2, #16]
 8002bd6:	6153      	str	r3, [r2, #20]
 8002bd8:	6193      	str	r3, [r2, #24]
 8002bda:	61d3      	str	r3, [r2, #28]
 8002bdc:	6313      	str	r3, [r2, #48]	; 0x30
 8002bde:	6353      	str	r3, [r2, #52]	; 0x34
 8002be0:	6393      	str	r3, [r2, #56]	; 0x38
 8002be2:	63d3      	str	r3, [r2, #60]	; 0x3c
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	20001cd8 	.word	0x20001cd8

08002bec <inv_record_max_moment_in_no_motion_gyro>:
 8002bec:	4a0b      	ldr	r2, [pc, #44]	; (8002c1c <inv_record_max_moment_in_no_motion_gyro+0x30>)
 8002bee:	b4f0      	push	{r4, r5, r6, r7}
 8002bf0:	f8d2 3248 	ldr.w	r3, [r2, #584]	; 0x248
 8002bf4:	4604      	mov	r4, r0
 8002bf6:	460d      	mov	r5, r1
 8002bf8:	b16b      	cbz	r3, 8002c16 <inv_record_max_moment_in_no_motion_gyro+0x2a>
 8002bfa:	4611      	mov	r1, r2
 8002bfc:	e9f1 6790 	ldrd	r6, r7, [r1, #576]!	; 0x240
 8002c00:	4286      	cmp	r6, r0
 8002c02:	eb77 0005 	sbcs.w	r0, r7, r5
 8002c06:	da01      	bge.n	8002c0c <inv_record_max_moment_in_no_motion_gyro+0x20>
 8002c08:	e9c1 4500 	strd	r4, r5, [r1]
 8002c0c:	bcf0      	pop	{r4, r5, r6, r7}
 8002c0e:	3301      	adds	r3, #1
 8002c10:	f8c2 3248 	str.w	r3, [r2, #584]	; 0x248
 8002c14:	4770      	bx	lr
 8002c16:	f502 7110 	add.w	r1, r2, #576	; 0x240
 8002c1a:	e7f5      	b.n	8002c08 <inv_record_max_moment_in_no_motion_gyro+0x1c>
 8002c1c:	20001ab8 	.word	0x20001ab8

08002c20 <inv_record_max_moment_in_no_motion_accel>:
 8002c20:	4a0b      	ldr	r2, [pc, #44]	; (8002c50 <inv_record_max_moment_in_no_motion_accel+0x30>)
 8002c22:	b4f0      	push	{r4, r5, r6, r7}
 8002c24:	f8d2 3258 	ldr.w	r3, [r2, #600]	; 0x258
 8002c28:	4604      	mov	r4, r0
 8002c2a:	460d      	mov	r5, r1
 8002c2c:	b16b      	cbz	r3, 8002c4a <inv_record_max_moment_in_no_motion_accel+0x2a>
 8002c2e:	4611      	mov	r1, r2
 8002c30:	e9f1 6794 	ldrd	r6, r7, [r1, #592]!	; 0x250
 8002c34:	4286      	cmp	r6, r0
 8002c36:	eb77 0005 	sbcs.w	r0, r7, r5
 8002c3a:	da01      	bge.n	8002c40 <inv_record_max_moment_in_no_motion_accel+0x20>
 8002c3c:	e9c1 4500 	strd	r4, r5, [r1]
 8002c40:	bcf0      	pop	{r4, r5, r6, r7}
 8002c42:	3301      	adds	r3, #1
 8002c44:	f8c2 3258 	str.w	r3, [r2, #600]	; 0x258
 8002c48:	4770      	bx	lr
 8002c4a:	f502 7114 	add.w	r1, r2, #592	; 0x250
 8002c4e:	e7f5      	b.n	8002c3c <inv_record_max_moment_in_no_motion_accel+0x1c>
 8002c50:	20001ab8 	.word	0x20001ab8

08002c54 <inv_record_min_moment_in_motion_gyro>:
 8002c54:	4a0b      	ldr	r2, [pc, #44]	; (8002c84 <inv_record_min_moment_in_motion_gyro+0x30>)
 8002c56:	b4f0      	push	{r4, r5, r6, r7}
 8002c58:	f8d2 3228 	ldr.w	r3, [r2, #552]	; 0x228
 8002c5c:	4604      	mov	r4, r0
 8002c5e:	460d      	mov	r5, r1
 8002c60:	b16b      	cbz	r3, 8002c7e <inv_record_min_moment_in_motion_gyro+0x2a>
 8002c62:	4611      	mov	r1, r2
 8002c64:	e9f1 6788 	ldrd	r6, r7, [r1, #544]!	; 0x220
 8002c68:	42b0      	cmp	r0, r6
 8002c6a:	eb75 0007 	sbcs.w	r0, r5, r7
 8002c6e:	da01      	bge.n	8002c74 <inv_record_min_moment_in_motion_gyro+0x20>
 8002c70:	e9c1 4500 	strd	r4, r5, [r1]
 8002c74:	bcf0      	pop	{r4, r5, r6, r7}
 8002c76:	3301      	adds	r3, #1
 8002c78:	f8c2 3228 	str.w	r3, [r2, #552]	; 0x228
 8002c7c:	4770      	bx	lr
 8002c7e:	f502 7108 	add.w	r1, r2, #544	; 0x220
 8002c82:	e7f5      	b.n	8002c70 <inv_record_min_moment_in_motion_gyro+0x1c>
 8002c84:	20001ab8 	.word	0x20001ab8

08002c88 <inv_record_min_moment_in_motion_accel>:
 8002c88:	4a0b      	ldr	r2, [pc, #44]	; (8002cb8 <inv_record_min_moment_in_motion_accel+0x30>)
 8002c8a:	b4f0      	push	{r4, r5, r6, r7}
 8002c8c:	f8d2 3238 	ldr.w	r3, [r2, #568]	; 0x238
 8002c90:	4604      	mov	r4, r0
 8002c92:	460d      	mov	r5, r1
 8002c94:	b16b      	cbz	r3, 8002cb2 <inv_record_min_moment_in_motion_accel+0x2a>
 8002c96:	4611      	mov	r1, r2
 8002c98:	e9f1 678c 	ldrd	r6, r7, [r1, #560]!	; 0x230
 8002c9c:	42b0      	cmp	r0, r6
 8002c9e:	eb75 0007 	sbcs.w	r0, r5, r7
 8002ca2:	da01      	bge.n	8002ca8 <inv_record_min_moment_in_motion_accel+0x20>
 8002ca4:	e9c1 4500 	strd	r4, r5, [r1]
 8002ca8:	bcf0      	pop	{r4, r5, r6, r7}
 8002caa:	3301      	adds	r3, #1
 8002cac:	f8c2 3238 	str.w	r3, [r2, #568]	; 0x238
 8002cb0:	4770      	bx	lr
 8002cb2:	f502 710c 	add.w	r1, r2, #560	; 0x230
 8002cb6:	e7f5      	b.n	8002ca4 <inv_record_min_moment_in_motion_accel+0x1c>
 8002cb8:	20001ab8 	.word	0x20001ab8

08002cbc <inv_detect_motion_by_gyro_accel>:
 8002cbc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cc0:	4c4c      	ldr	r4, [pc, #304]	; (8002df4 <inv_detect_motion_by_gyro_accel+0x138>)
 8002cc2:	4e4d      	ldr	r6, [pc, #308]	; (8002df8 <inv_detect_motion_by_gyro_accel+0x13c>)
 8002cc4:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8002cc6:	6ee5      	ldr	r5, [r4, #108]	; 0x6c
 8002cc8:	6ea2      	ldr	r2, [r4, #104]	; 0x68
 8002cca:	6fa3      	ldr	r3, [r4, #120]	; 0x78
 8002ccc:	1a52      	subs	r2, r2, r1
 8002cce:	1aeb      	subs	r3, r5, r3
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	bfb8      	it	lt
 8002cd4:	4613      	movlt	r3, r2
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8002cda:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8002cdc:	6bf5      	ldr	r5, [r6, #60]	; 0x3c
 8002cde:	1a9a      	subs	r2, r3, r2
 8002ce0:	4291      	cmp	r1, r2
 8002ce2:	460b      	mov	r3, r1
 8002ce4:	bfb8      	it	lt
 8002ce6:	4613      	movlt	r3, r2
 8002ce8:	429d      	cmp	r5, r3
 8002cea:	db5a      	blt.n	8002da2 <inv_detect_motion_by_gyro_accel+0xe6>
 8002cec:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002cee:	05dd      	lsls	r5, r3, #23
 8002cf0:	d402      	bmi.n	8002cf8 <inv_detect_motion_by_gyro_accel+0x3c>
 8002cf2:	2002      	movs	r0, #2
 8002cf4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cf8:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8002cfc:	6822      	ldr	r2, [r4, #0]
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	dbf7      	blt.n	8002cf2 <inv_detect_motion_by_gyro_accel+0x36>
 8002d02:	6f41      	ldr	r1, [r0, #116]	; 0x74
 8002d04:	05c9      	lsls	r1, r1, #23
 8002d06:	d551      	bpl.n	8002dac <inv_detect_motion_by_gyro_accel+0xf0>
 8002d08:	f8d4 31b0 	ldr.w	r3, [r4, #432]	; 0x1b0
 8002d0c:	429a      	cmp	r2, r3
 8002d0e:	dcf0      	bgt.n	8002cf2 <inv_detect_motion_by_gyro_accel+0x36>
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d15b      	bne.n	8002dcc <inv_detect_motion_by_gyro_accel+0x110>
 8002d14:	f04f 0800 	mov.w	r8, #0
 8002d18:	f04f 0900 	mov.w	r9, #0
 8002d1c:	4935      	ldr	r1, [pc, #212]	; (8002df4 <inv_detect_motion_by_gyro_accel+0x138>)
 8002d1e:	e9d6 2304 	ldrd	r2, r3, [r6, #16]
 8002d22:	4542      	cmp	r2, r8
 8002d24:	f501 70ec 	add.w	r0, r1, #472	; 0x1d8
 8002d28:	eb73 0309 	sbcs.w	r3, r3, r9
 8002d2c:	e9c0 8900 	strd	r8, r9, [r0]
 8002d30:	da4a      	bge.n	8002dc8 <inv_detect_motion_by_gyro_accel+0x10c>
 8002d32:	f8d1 3238 	ldr.w	r3, [r1, #568]	; 0x238
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d153      	bne.n	8002de2 <inv_detect_motion_by_gyro_accel+0x126>
 8002d3a:	f501 710c 	add.w	r1, r1, #560	; 0x230
 8002d3e:	e9c1 8900 	strd	r8, r9, [r1]
 8002d42:	3301      	adds	r3, #1
 8002d44:	f8c4 3238 	str.w	r3, [r4, #568]	; 0x238
 8002d48:	2500      	movs	r5, #0
 8002d4a:	2100      	movs	r1, #0
 8002d4c:	2298      	movs	r2, #152	; 0x98
 8002d4e:	482b      	ldr	r0, [pc, #172]	; (8002dfc <inv_detect_motion_by_gyro_accel+0x140>)
 8002d50:	f012 f9f3 	bl	801513a <memset>
 8002d54:	2004      	movs	r0, #4
 8002d56:	f7ff fce3 	bl	8002720 <inv_init_maxmin>
 8002d5a:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8002d5e:	b343      	cbz	r3, 8002db2 <inv_detect_motion_by_gyro_accel+0xf6>
 8002d60:	4827      	ldr	r0, [pc, #156]	; (8002e00 <inv_detect_motion_by_gyro_accel+0x144>)
 8002d62:	f7ff fc15 	bl	8002590 <inv_fast_nomot_parameter.part.3>
 8002d66:	f106 0718 	add.w	r7, r6, #24
 8002d6a:	e9d7 6700 	ldrd	r6, r7, [r7]
 8002d6e:	4b21      	ldr	r3, [pc, #132]	; (8002df4 <inv_detect_motion_by_gyro_accel+0x138>)
 8002d70:	4286      	cmp	r6, r0
 8002d72:	f503 72f8 	add.w	r2, r3, #496	; 0x1f0
 8002d76:	e9c2 0100 	strd	r0, r1, [r2]
 8002d7a:	eb77 0201 	sbcs.w	r2, r7, r1
 8002d7e:	da1b      	bge.n	8002db8 <inv_detect_motion_by_gyro_accel+0xfc>
 8002d80:	f8d3 2228 	ldr.w	r2, [r3, #552]	; 0x228
 8002d84:	b1da      	cbz	r2, 8002dbe <inv_detect_motion_by_gyro_accel+0x102>
 8002d86:	e9f3 6788 	ldrd	r6, r7, [r3, #544]!	; 0x220
 8002d8a:	42b0      	cmp	r0, r6
 8002d8c:	eb71 0507 	sbcs.w	r5, r1, r7
 8002d90:	da01      	bge.n	8002d96 <inv_detect_motion_by_gyro_accel+0xda>
 8002d92:	e9c3 0100 	strd	r0, r1, [r3]
 8002d96:	3201      	adds	r2, #1
 8002d98:	f8c4 2228 	str.w	r2, [r4, #552]	; 0x228
 8002d9c:	2000      	movs	r0, #0
 8002d9e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002da2:	f7ff fcf3 	bl	800278c <inv_reset_packet>
 8002da6:	2000      	movs	r0, #0
 8002da8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dac:	2501      	movs	r5, #1
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d1d6      	bne.n	8002d60 <inv_detect_motion_by_gyro_accel+0xa4>
 8002db2:	2000      	movs	r0, #0
 8002db4:	2100      	movs	r1, #0
 8002db6:	e7d6      	b.n	8002d66 <inv_detect_motion_by_gyro_accel+0xaa>
 8002db8:	4628      	mov	r0, r5
 8002dba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002dbe:	f503 7308 	add.w	r3, r3, #544	; 0x220
 8002dc2:	e9c3 0100 	strd	r0, r1, [r3]
 8002dc6:	e7e6      	b.n	8002d96 <inv_detect_motion_by_gyro_accel+0xda>
 8002dc8:	2501      	movs	r5, #1
 8002dca:	e7be      	b.n	8002d4a <inv_detect_motion_by_gyro_accel+0x8e>
 8002dcc:	f504 709c 	add.w	r0, r4, #312	; 0x138
 8002dd0:	f7ff fbde 	bl	8002590 <inv_fast_nomot_parameter.part.3>
 8002dd4:	ea4f 5810 	mov.w	r8, r0, lsr #20
 8002dd8:	ea48 3801 	orr.w	r8, r8, r1, lsl #12
 8002ddc:	ea4f 5921 	mov.w	r9, r1, asr #20
 8002de0:	e79c      	b.n	8002d1c <inv_detect_motion_by_gyro_accel+0x60>
 8002de2:	e9f1 ab8c 	ldrd	sl, fp, [r1, #560]!	; 0x230
 8002de6:	45d0      	cmp	r8, sl
 8002de8:	eb79 020b 	sbcs.w	r2, r9, fp
 8002dec:	daa9      	bge.n	8002d42 <inv_detect_motion_by_gyro_accel+0x86>
 8002dee:	e9c1 8900 	strd	r8, r9, [r1]
 8002df2:	e7a6      	b.n	8002d42 <inv_detect_motion_by_gyro_accel+0x86>
 8002df4:	20001ab8 	.word	0x20001ab8
 8002df8:	20000300 	.word	0x20000300
 8002dfc:	20001bf0 	.word	0x20001bf0
 8002e00:	20001ac0 	.word	0x20001ac0

08002e04 <inv_sensor_data_preprocess>:
 8002e04:	b570      	push	{r4, r5, r6, lr}
 8002e06:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002e08:	b084      	sub	sp, #16
 8002e0a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002e0e:	2bc0      	cmp	r3, #192	; 0xc0
 8002e10:	4604      	mov	r4, r0
 8002e12:	d02e      	beq.n	8002e72 <inv_sensor_data_preprocess+0x6e>
 8002e14:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8002e16:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8002e1a:	2bc0      	cmp	r3, #192	; 0xc0
 8002e1c:	d023      	beq.n	8002e66 <inv_sensor_data_preprocess+0x62>
 8002e1e:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 8002e22:	f003 02c0 	and.w	r2, r3, #192	; 0xc0
 8002e26:	2ac0      	cmp	r2, #192	; 0xc0
 8002e28:	d016      	beq.n	8002e58 <inv_sensor_data_preprocess+0x54>
 8002e2a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8002e2e:	2b60      	cmp	r3, #96	; 0x60
 8002e30:	d001      	beq.n	8002e36 <inv_sensor_data_preprocess+0x32>
 8002e32:	b004      	add	sp, #16
 8002e34:	bd70      	pop	{r4, r5, r6, pc}
 8002e36:	f104 01a0 	add.w	r1, r4, #160	; 0xa0
 8002e3a:	c90e      	ldmia	r1, {r1, r2, r3}
 8002e3c:	138e      	asrs	r6, r1, #14
 8002e3e:	1395      	asrs	r5, r2, #14
 8002e40:	139b      	asrs	r3, r3, #14
 8002e42:	f8d4 10c0 	ldr.w	r1, [r4, #192]	; 0xc0
 8002e46:	a801      	add	r0, sp, #4
 8002e48:	4a0c      	ldr	r2, [pc, #48]	; (8002e7c <inv_sensor_data_preprocess+0x78>)
 8002e4a:	9601      	str	r6, [sp, #4]
 8002e4c:	9502      	str	r5, [sp, #8]
 8002e4e:	9303      	str	r3, [sp, #12]
 8002e50:	f7ff fe24 	bl	8002a9c <inv_fast_nomot_store_data_compass>
 8002e54:	b004      	add	sp, #16
 8002e56:	bd70      	pop	{r4, r5, r6, pc}
 8002e58:	f9b4 608c 	ldrsh.w	r6, [r4, #140]	; 0x8c
 8002e5c:	f9b4 508e 	ldrsh.w	r5, [r4, #142]	; 0x8e
 8002e60:	f9b4 3090 	ldrsh.w	r3, [r4, #144]	; 0x90
 8002e64:	e7ed      	b.n	8002e42 <inv_sensor_data_preprocess+0x3e>
 8002e66:	f104 0048 	add.w	r0, r4, #72	; 0x48
 8002e6a:	4905      	ldr	r1, [pc, #20]	; (8002e80 <inv_sensor_data_preprocess+0x7c>)
 8002e6c:	f7ff fdc6 	bl	80029fc <inv_fast_nomot_store_data>
 8002e70:	e7d5      	b.n	8002e1e <inv_sensor_data_preprocess+0x1a>
 8002e72:	3004      	adds	r0, #4
 8002e74:	4903      	ldr	r1, [pc, #12]	; (8002e84 <inv_sensor_data_preprocess+0x80>)
 8002e76:	f7ff fdc1 	bl	80029fc <inv_fast_nomot_store_data>
 8002e7a:	e7cb      	b.n	8002e14 <inv_sensor_data_preprocess+0x10>
 8002e7c:	20001b58 	.word	0x20001b58
 8002e80:	20001bf0 	.word	0x20001bf0
 8002e84:	20001ac0 	.word	0x20001ac0

08002e88 <inv_generate_fast_nomot>:
 8002e88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002e8c:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002e8e:	05d9      	lsls	r1, r3, #23
 8002e90:	f140 8082 	bpl.w	8002f98 <inv_generate_fast_nomot+0x110>
 8002e94:	6f42      	ldr	r2, [r0, #116]	; 0x74
 8002e96:	4604      	mov	r4, r0
 8002e98:	f002 0250 	and.w	r2, r2, #80	; 0x50
 8002e9c:	2a40      	cmp	r2, #64	; 0x40
 8002e9e:	d07e      	beq.n	8002f9e <inv_generate_fast_nomot+0x116>
 8002ea0:	f8d0 20b8 	ldr.w	r2, [r0, #184]	; 0xb8
 8002ea4:	f002 0250 	and.w	r2, r2, #80	; 0x50
 8002ea8:	2a40      	cmp	r2, #64	; 0x40
 8002eaa:	d078      	beq.n	8002f9e <inv_generate_fast_nomot+0x116>
 8002eac:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002eb0:	2b40      	cmp	r3, #64	; 0x40
 8002eb2:	d074      	beq.n	8002f9e <inv_generate_fast_nomot+0x116>
 8002eb4:	4db8      	ldr	r5, [pc, #736]	; (8003198 <inv_generate_fast_nomot+0x310>)
 8002eb6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002eb8:	f8d5 2208 	ldr.w	r2, [r5, #520]	; 0x208
 8002ebc:	4eb6      	ldr	r6, [pc, #728]	; (8003198 <inv_generate_fast_nomot+0x310>)
 8002ebe:	429a      	cmp	r2, r3
 8002ec0:	d019      	beq.n	8002ef6 <inv_generate_fast_nomot+0x6e>
 8002ec2:	2b09      	cmp	r3, #9
 8002ec4:	f8c6 3208 	str.w	r3, [r6, #520]	; 0x208
 8002ec8:	4fb4      	ldr	r7, [pc, #720]	; (800319c <inv_generate_fast_nomot+0x314>)
 8002eca:	f340 8124 	ble.w	8003116 <inv_generate_fast_nomot+0x28e>
 8002ece:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ed0:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8002ed2:	4619      	mov	r1, r3
 8002ed4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002ed6:	f8c6 320c 	str.w	r3, [r6, #524]	; 0x20c
 8002eda:	6030      	str	r0, [r6, #0]
 8002edc:	f8c6 2214 	str.w	r2, [r6, #532]	; 0x214
 8002ee0:	2219      	movs	r2, #25
 8002ee2:	408a      	lsls	r2, r1
 8002ee4:	f1c3 0310 	rsb	r3, r3, #16
 8002ee8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002eec:	f8c5 3210 	str.w	r3, [r5, #528]	; 0x210
 8002ef0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8002ef2:	f8c5 1218 	str.w	r1, [r5, #536]	; 0x218
 8002ef6:	4620      	mov	r0, r4
 8002ef8:	f7ff ff84 	bl	8002e04 <inv_sensor_data_preprocess>
 8002efc:	f895 31e8 	ldrb.w	r3, [r5, #488]	; 0x1e8
 8002f00:	2b06      	cmp	r3, #6
 8002f02:	d849      	bhi.n	8002f98 <inv_generate_fast_nomot+0x110>
 8002f04:	e8df f013 	tbh	[pc, r3, lsl #1]
 8002f08:	00c800f4 	.word	0x00c800f4
 8002f0c:	000700bf 	.word	0x000700bf
 8002f10:	0077009b 	.word	0x0077009b
 8002f14:	0054      	.short	0x0054
 8002f16:	4620      	mov	r0, r4
 8002f18:	f7ff fed0 	bl	8002cbc <inv_detect_motion_by_gyro_accel>
 8002f1c:	2800      	cmp	r0, #0
 8002f1e:	f000 80f6 	beq.w	800310e <inv_generate_fast_nomot+0x286>
 8002f22:	2801      	cmp	r0, #1
 8002f24:	d138      	bne.n	8002f98 <inv_generate_fast_nomot+0x110>
 8002f26:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 8002f2a:	05da      	lsls	r2, r3, #23
 8002f2c:	f140 812c 	bpl.w	8003188 <inv_generate_fast_nomot+0x300>
 8002f30:	f505 7080 	add.w	r0, r5, #256	; 0x100
 8002f34:	c80d      	ldmia	r0, {r0, r2, r3}
 8002f36:	4290      	cmp	r0, r2
 8002f38:	bfb8      	it	lt
 8002f3a:	4610      	movlt	r0, r2
 8002f3c:	4283      	cmp	r3, r0
 8002f3e:	bfb8      	it	lt
 8002f40:	4603      	movlt	r3, r0
 8002f42:	4618      	mov	r0, r3
 8002f44:	4e94      	ldr	r6, [pc, #592]	; (8003198 <inv_generate_fast_nomot+0x310>)
 8002f46:	4f95      	ldr	r7, [pc, #596]	; (800319c <inv_generate_fast_nomot+0x314>)
 8002f48:	17d9      	asrs	r1, r3, #31
 8002f4a:	f506 73e8 	add.w	r3, r6, #464	; 0x1d0
 8002f4e:	e9c3 0100 	strd	r0, r1, [r3]
 8002f52:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002f56:	4282      	cmp	r2, r0
 8002f58:	418b      	sbcs	r3, r1
 8002f5a:	f280 810c 	bge.w	8003176 <inv_generate_fast_nomot+0x2ee>
 8002f5e:	2305      	movs	r3, #5
 8002f60:	f886 31e8 	strb.w	r3, [r6, #488]	; 0x1e8
 8002f64:	4b8e      	ldr	r3, [pc, #568]	; (80031a0 <inv_generate_fast_nomot+0x318>)
 8002f66:	f8d5 2258 	ldr.w	r2, [r5, #600]	; 0x258
 8002f6a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002f6e:	2a00      	cmp	r2, #0
 8002f70:	f040 80f1 	bne.w	8003156 <inv_generate_fast_nomot+0x2ce>
 8002f74:	e9c3 011e 	strd	r0, r1, [r3, #120]	; 0x78
 8002f78:	498a      	ldr	r1, [pc, #552]	; (80031a4 <inv_generate_fast_nomot+0x31c>)
 8002f7a:	f8d5 3248 	ldr.w	r3, [r5, #584]	; 0x248
 8002f7e:	3201      	adds	r2, #1
 8002f80:	f8c5 2258 	str.w	r2, [r5, #600]	; 0x258
 8002f84:	e9d1 6700 	ldrd	r6, r7, [r1]
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	f040 80da 	bne.w	8003142 <inv_generate_fast_nomot+0x2ba>
 8002f8e:	e9c1 6714 	strd	r6, r7, [r1, #80]	; 0x50
 8002f92:	3301      	adds	r3, #1
 8002f94:	f8c5 3248 	str.w	r3, [r5, #584]	; 0x248
 8002f98:	2000      	movs	r0, #0
 8002f9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002f9e:	4d7e      	ldr	r5, [pc, #504]	; (8003198 <inv_generate_fast_nomot+0x310>)
 8002fa0:	f7ff fbf4 	bl	800278c <inv_reset_packet>
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	f8c5 31e0 	str.w	r3, [r5, #480]	; 0x1e0
 8002faa:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 8002fae:	e782      	b.n	8002eb6 <inv_generate_fast_nomot+0x2e>
 8002fb0:	4620      	mov	r0, r4
 8002fb2:	f7ff fe83 	bl	8002cbc <inv_detect_motion_by_gyro_accel>
 8002fb6:	2801      	cmp	r0, #1
 8002fb8:	4604      	mov	r4, r0
 8002fba:	f000 80be 	beq.w	800313a <inv_generate_fast_nomot+0x2b2>
 8002fbe:	2800      	cmp	r0, #0
 8002fc0:	d1ea      	bne.n	8002f98 <inv_generate_fast_nomot+0x110>
 8002fc2:	f7ff fbe3 	bl	800278c <inv_reset_packet>
 8002fc6:	f8d5 3128 	ldr.w	r3, [r5, #296]	; 0x128
 8002fca:	f505 7086 	add.w	r0, r5, #268	; 0x10c
 8002fce:	c807      	ldmia	r0, {r0, r1, r2}
 8002fd0:	f8c5 4100 	str.w	r4, [r5, #256]	; 0x100
 8002fd4:	f8c5 4104 	str.w	r4, [r5, #260]	; 0x104
 8002fd8:	f8c5 4108 	str.w	r4, [r5, #264]	; 0x108
 8002fdc:	f8c5 4118 	str.w	r4, [r5, #280]	; 0x118
 8002fe0:	f8c5 4130 	str.w	r4, [r5, #304]	; 0x130
 8002fe4:	f8c5 011c 	str.w	r0, [r5, #284]	; 0x11c
 8002fe8:	f8c5 1120 	str.w	r1, [r5, #288]	; 0x120
 8002fec:	f8c5 2124 	str.w	r2, [r5, #292]	; 0x124
 8002ff0:	f8c5 312c 	str.w	r3, [r5, #300]	; 0x12c
 8002ff4:	e7d0      	b.n	8002f98 <inv_generate_fast_nomot+0x110>
 8002ff6:	2306      	movs	r3, #6
 8002ff8:	2001      	movs	r0, #1
 8002ffa:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 8002ffe:	f00b f88b 	bl	800e118 <inv_set_motion_state>
 8003002:	f7ff fbc3 	bl	800278c <inv_reset_packet>
 8003006:	f8d5 410c 	ldr.w	r4, [r5, #268]	; 0x10c
 800300a:	f8d5 0110 	ldr.w	r0, [r5, #272]	; 0x110
 800300e:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
 8003012:	f8d5 2128 	ldr.w	r2, [r5, #296]	; 0x128
 8003016:	2300      	movs	r3, #0
 8003018:	f8c5 411c 	str.w	r4, [r5, #284]	; 0x11c
 800301c:	f8c5 0120 	str.w	r0, [r5, #288]	; 0x120
 8003020:	f8c5 1124 	str.w	r1, [r5, #292]	; 0x124
 8003024:	f8c5 212c 	str.w	r2, [r5, #300]	; 0x12c
 8003028:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
 800302c:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
 8003030:	f8c5 3108 	str.w	r3, [r5, #264]	; 0x108
 8003034:	f8c5 3118 	str.w	r3, [r5, #280]	; 0x118
 8003038:	f8c5 3130 	str.w	r3, [r5, #304]	; 0x130
 800303c:	e7ac      	b.n	8002f98 <inv_generate_fast_nomot+0x110>
 800303e:	f8d4 30b8 	ldr.w	r3, [r4, #184]	; 0xb8
 8003042:	05db      	lsls	r3, r3, #23
 8003044:	d514      	bpl.n	8003070 <inv_generate_fast_nomot+0x1e8>
 8003046:	f505 7180 	add.w	r1, r5, #256	; 0x100
 800304a:	c90e      	ldmia	r1, {r1, r2, r3}
 800304c:	428a      	cmp	r2, r1
 800304e:	bfb8      	it	lt
 8003050:	460a      	movlt	r2, r1
 8003052:	4293      	cmp	r3, r2
 8003054:	bfb8      	it	lt
 8003056:	4613      	movlt	r3, r2
 8003058:	461a      	mov	r2, r3
 800305a:	4853      	ldr	r0, [pc, #332]	; (80031a8 <inv_generate_fast_nomot+0x320>)
 800305c:	494f      	ldr	r1, [pc, #316]	; (800319c <inv_generate_fast_nomot+0x314>)
 800305e:	17db      	asrs	r3, r3, #31
 8003060:	e9c0 2300 	strd	r2, r3, [r0]
 8003064:	e9d1 0102 	ldrd	r0, r1, [r1, #8]
 8003068:	4290      	cmp	r0, r2
 800306a:	eb71 0303 	sbcs.w	r3, r1, r3
 800306e:	db4e      	blt.n	800310e <inv_generate_fast_nomot+0x286>
 8003070:	4620      	mov	r0, r4
 8003072:	f7ff fe23 	bl	8002cbc <inv_detect_motion_by_gyro_accel>
 8003076:	2800      	cmp	r0, #0
 8003078:	d049      	beq.n	800310e <inv_generate_fast_nomot+0x286>
 800307a:	2801      	cmp	r0, #1
 800307c:	d18c      	bne.n	8002f98 <inv_generate_fast_nomot+0x110>
 800307e:	4620      	mov	r0, r4
 8003080:	f7ff fc2a 	bl	80028d8 <inv_fast_nomot_set_gyro_bias>
 8003084:	e76e      	b.n	8002f64 <inv_generate_fast_nomot+0xdc>
 8003086:	2303      	movs	r3, #3
 8003088:	4620      	mov	r0, r4
 800308a:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 800308e:	f7ff fc23 	bl	80028d8 <inv_fast_nomot_set_gyro_bias>
 8003092:	f7ff fb7b 	bl	800278c <inv_reset_packet>
 8003096:	e77f      	b.n	8002f98 <inv_generate_fast_nomot+0x110>
 8003098:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800309c:	4e3e      	ldr	r6, [pc, #248]	; (8003198 <inv_generate_fast_nomot+0x310>)
 800309e:	2b01      	cmp	r3, #1
 80030a0:	f47f af7a 	bne.w	8002f98 <inv_generate_fast_nomot+0x110>
 80030a4:	4620      	mov	r0, r4
 80030a6:	f7ff fe09 	bl	8002cbc <inv_detect_motion_by_gyro_accel>
 80030aa:	2800      	cmp	r0, #0
 80030ac:	d15d      	bne.n	800316a <inv_generate_fast_nomot+0x2e2>
 80030ae:	2305      	movs	r3, #5
 80030b0:	f886 31e8 	strb.w	r3, [r6, #488]	; 0x1e8
 80030b4:	f8d5 410c 	ldr.w	r4, [r5, #268]	; 0x10c
 80030b8:	f8d5 0110 	ldr.w	r0, [r5, #272]	; 0x110
 80030bc:	f8d5 1114 	ldr.w	r1, [r5, #276]	; 0x114
 80030c0:	f8d5 2128 	ldr.w	r2, [r5, #296]	; 0x128
 80030c4:	2300      	movs	r3, #0
 80030c6:	f8c5 411c 	str.w	r4, [r5, #284]	; 0x11c
 80030ca:	f8c5 0120 	str.w	r0, [r5, #288]	; 0x120
 80030ce:	f8c5 1124 	str.w	r1, [r5, #292]	; 0x124
 80030d2:	f8c5 212c 	str.w	r2, [r5, #300]	; 0x12c
 80030d6:	f8c5 3100 	str.w	r3, [r5, #256]	; 0x100
 80030da:	f8c5 3104 	str.w	r3, [r5, #260]	; 0x104
 80030de:	f8c5 3108 	str.w	r3, [r5, #264]	; 0x108
 80030e2:	f8c5 3118 	str.w	r3, [r5, #280]	; 0x118
 80030e6:	f8c5 3130 	str.w	r3, [r5, #304]	; 0x130
 80030ea:	f7ff fd65 	bl	8002bb8 <inv_reset_min_max_gyro_accel_statistics>
 80030ee:	e753      	b.n	8002f98 <inv_generate_fast_nomot+0x110>
 80030f0:	f8d5 31e0 	ldr.w	r3, [r5, #480]	; 0x1e0
 80030f4:	4c28      	ldr	r4, [pc, #160]	; (8003198 <inv_generate_fast_nomot+0x310>)
 80030f6:	1c5a      	adds	r2, r3, #1
 80030f8:	2b09      	cmp	r3, #9
 80030fa:	f8c5 21e0 	str.w	r2, [r5, #480]	; 0x1e0
 80030fe:	f77f af4b 	ble.w	8002f98 <inv_generate_fast_nomot+0x110>
 8003102:	f7ff fb43 	bl	800278c <inv_reset_packet>
 8003106:	2301      	movs	r3, #1
 8003108:	f884 31e8 	strb.w	r3, [r4, #488]	; 0x1e8
 800310c:	e744      	b.n	8002f98 <inv_generate_fast_nomot+0x110>
 800310e:	2305      	movs	r3, #5
 8003110:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 8003114:	e740      	b.n	8002f98 <inv_generate_fast_nomot+0x110>
 8003116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003118:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800311a:	005b      	lsls	r3, r3, #1
 800311c:	3201      	adds	r2, #1
 800311e:	4618      	mov	r0, r3
 8003120:	6033      	str	r3, [r6, #0]
 8003122:	f8c6 220c 	str.w	r2, [r6, #524]	; 0x20c
 8003126:	f003 fc25 	bl	8006974 <__aeabi_i2f>
 800312a:	f015 f989 	bl	8018440 <sqrtf>
 800312e:	f8d6 320c 	ldr.w	r3, [r6, #524]	; 0x20c
 8003132:	f8c6 0214 	str.w	r0, [r6, #532]	; 0x214
 8003136:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8003138:	e6d2      	b.n	8002ee0 <inv_generate_fast_nomot+0x58>
 800313a:	2302      	movs	r3, #2
 800313c:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 8003140:	e72a      	b.n	8002f98 <inv_generate_fast_nomot+0x110>
 8003142:	e9f1 8914 	ldrd	r8, r9, [r1, #80]!	; 0x50
 8003146:	45b0      	cmp	r8, r6
 8003148:	eb79 0207 	sbcs.w	r2, r9, r7
 800314c:	f6bf af21 	bge.w	8002f92 <inv_generate_fast_nomot+0x10a>
 8003150:	e9c1 6700 	strd	r6, r7, [r1]
 8003154:	e71d      	b.n	8002f92 <inv_generate_fast_nomot+0x10a>
 8003156:	e9f3 671e 	ldrd	r6, r7, [r3, #120]!	; 0x78
 800315a:	4286      	cmp	r6, r0
 800315c:	eb77 0401 	sbcs.w	r4, r7, r1
 8003160:	f6bf af0a 	bge.w	8002f78 <inv_generate_fast_nomot+0xf0>
 8003164:	e9c3 0100 	strd	r0, r1, [r3]
 8003168:	e706      	b.n	8002f78 <inv_generate_fast_nomot+0xf0>
 800316a:	2801      	cmp	r0, #1
 800316c:	bf04      	itt	eq
 800316e:	2302      	moveq	r3, #2
 8003170:	f886 31e8 	strbeq.w	r3, [r6, #488]	; 0x1e8
 8003174:	e79e      	b.n	80030b4 <inv_generate_fast_nomot+0x22c>
 8003176:	f8d6 3128 	ldr.w	r3, [r6, #296]	; 0x128
 800317a:	f8d6 112c 	ldr.w	r1, [r6, #300]	; 0x12c
 800317e:	6a3a      	ldr	r2, [r7, #32]
 8003180:	1a5b      	subs	r3, r3, r1
 8003182:	4293      	cmp	r3, r2
 8003184:	f4ff aeee 	bcc.w	8002f64 <inv_generate_fast_nomot+0xdc>
 8003188:	2304      	movs	r3, #4
 800318a:	4620      	mov	r0, r4
 800318c:	f885 31e8 	strb.w	r3, [r5, #488]	; 0x1e8
 8003190:	f7ff fba2 	bl	80028d8 <inv_fast_nomot_set_gyro_bias>
 8003194:	e6e6      	b.n	8002f64 <inv_generate_fast_nomot+0xdc>
 8003196:	bf00      	nop
 8003198:	20001ab8 	.word	0x20001ab8
 800319c:	20000300 	.word	0x20000300
 80031a0:	20001c90 	.word	0x20001c90
 80031a4:	20001ca8 	.word	0x20001ca8
 80031a8:	20001c88 	.word	0x20001c88

080031ac <inv_set_default_number_of_samples>:
 80031ac:	b510      	push	{r4, lr}
 80031ae:	2300      	movs	r3, #0
 80031b0:	1040      	asrs	r0, r0, #1
 80031b2:	2800      	cmp	r0, #0
 80031b4:	d110      	bne.n	80031d8 <inv_set_default_number_of_samples+0x2c>
 80031b6:	3301      	adds	r3, #1
 80031b8:	4c09      	ldr	r4, [pc, #36]	; (80031e0 <inv_set_default_number_of_samples+0x34>)
 80031ba:	2201      	movs	r2, #1
 80031bc:	409a      	lsls	r2, r3
 80031be:	4610      	mov	r0, r2
 80031c0:	6363      	str	r3, [r4, #52]	; 0x34
 80031c2:	6322      	str	r2, [r4, #48]	; 0x30
 80031c4:	f003 fbd6 	bl	8006974 <__aeabi_i2f>
 80031c8:	f015 f93a 	bl	8018440 <sqrtf>
 80031cc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80031ce:	2319      	movs	r3, #25
 80031d0:	4093      	lsls	r3, r2
 80031d2:	63a0      	str	r0, [r4, #56]	; 0x38
 80031d4:	63e3      	str	r3, [r4, #60]	; 0x3c
 80031d6:	bd10      	pop	{r4, pc}
 80031d8:	f103 0301 	add.w	r3, r3, #1
 80031dc:	dce8      	bgt.n	80031b0 <inv_set_default_number_of_samples+0x4>
 80031de:	e7ea      	b.n	80031b6 <inv_set_default_number_of_samples+0xa>
 80031e0:	20000300 	.word	0x20000300

080031e4 <inv_init_fast_nomot>:
 80031e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80031e8:	f240 58dc 	movw	r8, #1500	; 0x5dc
 80031ec:	4d15      	ldr	r5, [pc, #84]	; (8003244 <inv_init_fast_nomot+0x60>)
 80031ee:	4c16      	ldr	r4, [pc, #88]	; (8003248 <inv_init_fast_nomot+0x64>)
 80031f0:	4628      	mov	r0, r5
 80031f2:	2100      	movs	r1, #0
 80031f4:	f44f 7218 	mov.w	r2, #608	; 0x260
 80031f8:	f011 ff9f 	bl	801513a <memset>
 80031fc:	2100      	movs	r1, #0
 80031fe:	2240      	movs	r2, #64	; 0x40
 8003200:	4620      	mov	r0, r4
 8003202:	f011 ff9a 	bl	801513a <memset>
 8003206:	2007      	movs	r0, #7
 8003208:	f7ff fa8a 	bl	8002720 <inv_init_maxmin>
 800320c:	490f      	ldr	r1, [pc, #60]	; (800324c <inv_init_fast_nomot+0x68>)
 800320e:	f44f 7216 	mov.w	r2, #600	; 0x258
 8003212:	2300      	movs	r3, #0
 8003214:	f04f 0e01 	mov.w	lr, #1
 8003218:	f04f 0900 	mov.w	r9, #0
 800321c:	2614      	movs	r6, #20
 800321e:	2700      	movs	r7, #0
 8003220:	2019      	movs	r0, #25
 8003222:	f8c5 e1e4 	str.w	lr, [r5, #484]	; 0x1e4
 8003226:	e9c4 8906 	strd	r8, r9, [r4, #24]
 800322a:	e9c4 6702 	strd	r6, r7, [r4, #8]
 800322e:	e9c4 2304 	strd	r2, r3, [r4, #16]
 8003232:	6221      	str	r1, [r4, #32]
 8003234:	f7ff ffba 	bl	80031ac <inv_set_default_number_of_samples>
 8003238:	2000      	movs	r0, #0
 800323a:	f8c5 0208 	str.w	r0, [r5, #520]	; 0x208
 800323e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003242:	bf00      	nop
 8003244:	20001ab8 	.word	0x20001ab8
 8003248:	20000300 	.word	0x20000300
 800324c:	2faf0800 	.word	0x2faf0800

08003250 <inv_stop_fast_nomot>:
 8003250:	b508      	push	{r3, lr}
 8003252:	2001      	movs	r0, #1
 8003254:	f00a ff60 	bl	800e118 <inv_set_motion_state>
 8003258:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800325c:	4801      	ldr	r0, [pc, #4]	; (8003264 <inv_stop_fast_nomot+0x14>)
 800325e:	f009 bc11 	b.w	800ca84 <inv_unregister_data_cb>
 8003262:	bf00      	nop
 8003264:	08002e89 	.word	0x08002e89

08003268 <inv_enable_fast_nomot>:
 8003268:	b508      	push	{r3, lr}
 800326a:	f7ff ffbb 	bl	80031e4 <inv_init_fast_nomot>
 800326e:	b100      	cbz	r0, 8003272 <inv_enable_fast_nomot+0xa>
 8003270:	bd08      	pop	{r3, pc}
 8003272:	4802      	ldr	r0, [pc, #8]	; (800327c <inv_enable_fast_nomot+0x14>)
 8003274:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8003278:	f00b b9a6 	b.w	800e5c8 <inv_register_mpl_start_notification>
 800327c:	080027b9 	.word	0x080027b9

08003280 <inv_disable_fast_nomot>:
 8003280:	b508      	push	{r3, lr}
 8003282:	f7ff ffe5 	bl	8003250 <inv_stop_fast_nomot>
 8003286:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800328a:	4801      	ldr	r0, [pc, #4]	; (8003290 <inv_disable_fast_nomot+0x10>)
 800328c:	f00b b95c 	b.w	800e548 <inv_unregister_mpl_start_notification>
 8003290:	080027b9 	.word	0x080027b9

08003294 <inv_get_fnm_gyro_no_motion_param>:
 8003294:	4b01      	ldr	r3, [pc, #4]	; (800329c <inv_get_fnm_gyro_no_motion_param+0x8>)
 8003296:	e9d3 0100 	ldrd	r0, r1, [r3]
 800329a:	4770      	bx	lr
 800329c:	20001ca8 	.word	0x20001ca8

080032a0 <inv_fnm_debug_print>:
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	0000      	movs	r0, r0
	...

080032a8 <inv_start_9x_sensor_fusion>:
 80032a8:	4802      	ldr	r0, [pc, #8]	; (80032b4 <inv_start_9x_sensor_fusion+0xc>)
 80032aa:	f44f 7116 	mov.w	r1, #600	; 0x258
 80032ae:	2204      	movs	r2, #4
 80032b0:	f009 bb42 	b.w	800c938 <inv_register_data_cb>
 80032b4:	08003899 	.word	0x08003899

080032b8 <inv_filter_correction_angle>:
 80032b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80032bc:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80032be:	4688      	mov	r8, r1
 80032c0:	2c00      	cmp	r4, #0
 80032c2:	4692      	mov	sl, r2
 80032c4:	461f      	mov	r7, r3
 80032c6:	f2c0 80b9 	blt.w	800343c <inv_filter_correction_angle+0x184>
 80032ca:	f8d0 30bc 	ldr.w	r3, [r0, #188]	; 0xbc
 80032ce:	f1a3 0903 	sub.w	r9, r3, #3
 80032d2:	fab9 f989 	clz	r9, r9
 80032d6:	ea4f 1959 	mov.w	r9, r9, lsr #5
 80032da:	486b      	ldr	r0, [pc, #428]	; (8003488 <inv_filter_correction_angle+0x1d0>)
 80032dc:	2224      	movs	r2, #36	; 0x24
 80032de:	f1a0 06bc 	sub.w	r6, r0, #188	; 0xbc
 80032e2:	1d01      	adds	r1, r0, #4
 80032e4:	f011 ff0f 	bl	8015106 <memmove>
 80032e8:	f106 04b8 	add.w	r4, r6, #184	; 0xb8
 80032ec:	2300      	movs	r3, #0
 80032ee:	f8c6 80e0 	str.w	r8, [r6, #224]	; 0xe0
 80032f2:	f106 05e0 	add.w	r5, r6, #224	; 0xe0
 80032f6:	f854 1f04 	ldr.w	r1, [r4, #4]!
 80032fa:	4618      	mov	r0, r3
 80032fc:	f003 fa86 	bl	800680c <__addsf3>
 8003300:	42ac      	cmp	r4, r5
 8003302:	4603      	mov	r3, r0
 8003304:	d1f7      	bne.n	80032f6 <inv_filter_correction_angle+0x3e>
 8003306:	4961      	ldr	r1, [pc, #388]	; (800348c <inv_filter_correction_angle+0x1d4>)
 8003308:	f003 fc3c 	bl	8006b84 <__aeabi_fdiv>
 800330c:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 8003310:	4604      	mov	r4, r0
 8003312:	4d5f      	ldr	r5, [pc, #380]	; (8003490 <inv_filter_correction_angle+0x1d8>)
 8003314:	f8c6 00e4 	str.w	r0, [r6, #228]	; 0xe4
 8003318:	dd16      	ble.n	8003348 <inv_filter_correction_angle+0x90>
 800331a:	23c8      	movs	r3, #200	; 0xc8
 800331c:	f8c5 311c 	str.w	r3, [r5, #284]	; 0x11c
 8003320:	4638      	mov	r0, r7
 8003322:	f003 fb27 	bl	8006974 <__aeabi_i2f>
 8003326:	f5ba 7f7a 	cmp.w	sl, #1000	; 0x3e8
 800332a:	4605      	mov	r5, r0
 800332c:	4640      	mov	r0, r8
 800332e:	db76      	blt.n	800341e <inv_filter_correction_angle+0x166>
 8003330:	4958      	ldr	r1, [pc, #352]	; (8003494 <inv_filter_correction_angle+0x1dc>)
 8003332:	f003 fc27 	bl	8006b84 <__aeabi_fdiv>
 8003336:	4601      	mov	r1, r0
 8003338:	4628      	mov	r0, r5
 800333a:	f003 fb6f 	bl	8006a1c <__aeabi_fmul>
 800333e:	4956      	ldr	r1, [pc, #344]	; (8003498 <inv_filter_correction_angle+0x1e0>)
 8003340:	f003 fc20 	bl	8006b84 <__aeabi_fdiv>
 8003344:	4605      	mov	r5, r0
 8003346:	e023      	b.n	8003390 <inv_filter_correction_angle+0xd8>
 8003348:	4854      	ldr	r0, [pc, #336]	; (800349c <inv_filter_correction_angle+0x1e4>)
 800334a:	17fb      	asrs	r3, r7, #31
 800334c:	fb80 2007 	smull	r2, r0, r0, r7
 8003350:	f8d5 111c 	ldr.w	r1, [r5, #284]	; 0x11c
 8003354:	eba3 23e0 	sub.w	r3, r3, r0, asr #11
 8003358:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 800335c:	eb03 0a01 	add.w	sl, r3, r1
 8003360:	f1ba 0f00 	cmp.w	sl, #0
 8003364:	f8c5 a11c 	str.w	sl, [r5, #284]	; 0x11c
 8003368:	db6b      	blt.n	8003442 <inv_filter_correction_angle+0x18a>
 800336a:	494d      	ldr	r1, [pc, #308]	; (80034a0 <inv_filter_correction_angle+0x1e8>)
 800336c:	4640      	mov	r0, r8
 800336e:	f003 fc09 	bl	8006b84 <__aeabi_fdiv>
 8003372:	4605      	mov	r5, r0
 8003374:	4638      	mov	r0, r7
 8003376:	f003 fafd 	bl	8006974 <__aeabi_i2f>
 800337a:	4601      	mov	r1, r0
 800337c:	4628      	mov	r0, r5
 800337e:	f003 fb4d 	bl	8006a1c <__aeabi_fmul>
 8003382:	4945      	ldr	r1, [pc, #276]	; (8003498 <inv_filter_correction_angle+0x1e0>)
 8003384:	f003 fbfe 	bl	8006b84 <__aeabi_fdiv>
 8003388:	4605      	mov	r5, r0
 800338a:	f1ba 0f00 	cmp.w	sl, #0
 800338e:	d06b      	beq.n	8003468 <inv_filter_correction_angle+0x1b0>
 8003390:	f8d6 3120 	ldr.w	r3, [r6, #288]	; 0x120
 8003394:	b103      	cbz	r3, 8003398 <inv_filter_correction_angle+0xe0>
 8003396:	4645      	mov	r5, r8
 8003398:	4b42      	ldr	r3, [pc, #264]	; (80034a4 <inv_filter_correction_angle+0x1ec>)
 800339a:	2100      	movs	r1, #0
 800339c:	429f      	cmp	r7, r3
 800339e:	bf08      	it	eq
 80033a0:	4645      	moveq	r5, r8
 80033a2:	4628      	mov	r0, r5
 80033a4:	f003 fcce 	bl	8006d44 <__aeabi_fcmpeq>
 80033a8:	2800      	cmp	r0, #0
 80033aa:	d043      	beq.n	8003434 <inv_filter_correction_angle+0x17c>
 80033ac:	f8d6 00e8 	ldr.w	r0, [r6, #232]	; 0xe8
 80033b0:	4621      	mov	r1, r4
 80033b2:	f003 fa29 	bl	8006808 <__aeabi_fsub>
 80033b6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80033ba:	f002 fe81 	bl	80060c0 <__aeabi_f2d>
 80033be:	a32e      	add	r3, pc, #184	; (adr r3, 8003478 <inv_filter_correction_angle+0x1c0>)
 80033c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033c4:	f003 f964 	bl	8006690 <__aeabi_dcmpgt>
 80033c8:	b330      	cbz	r0, 8003418 <inv_filter_correction_angle+0x160>
 80033ca:	f8d6 00b8 	ldr.w	r0, [r6, #184]	; 0xb8
 80033ce:	2100      	movs	r1, #0
 80033d0:	4c2f      	ldr	r4, [pc, #188]	; (8003490 <inv_filter_correction_angle+0x1d8>)
 80033d2:	f003 fcb7 	bl	8006d44 <__aeabi_fcmpeq>
 80033d6:	b1f8      	cbz	r0, 8003418 <inv_filter_correction_angle+0x160>
 80033d8:	f1b9 0f00 	cmp.w	r9, #0
 80033dc:	d01c      	beq.n	8003418 <inv_filter_correction_angle+0x160>
 80033de:	23c8      	movs	r3, #200	; 0xc8
 80033e0:	f8c4 311c 	str.w	r3, [r4, #284]	; 0x11c
 80033e4:	4640      	mov	r0, r8
 80033e6:	f002 fe6b 	bl	80060c0 <__aeabi_f2d>
 80033ea:	2200      	movs	r2, #0
 80033ec:	4b2e      	ldr	r3, [pc, #184]	; (80034a8 <inv_filter_correction_angle+0x1f0>)
 80033ee:	f002 ffe9 	bl	80063c4 <__aeabi_ddiv>
 80033f2:	4604      	mov	r4, r0
 80033f4:	4638      	mov	r0, r7
 80033f6:	460d      	mov	r5, r1
 80033f8:	f002 fe50 	bl	800609c <__aeabi_i2d>
 80033fc:	4602      	mov	r2, r0
 80033fe:	460b      	mov	r3, r1
 8003400:	4620      	mov	r0, r4
 8003402:	4629      	mov	r1, r5
 8003404:	f002 feb4 	bl	8006170 <__aeabi_dmul>
 8003408:	a31d      	add	r3, pc, #116	; (adr r3, 8003480 <inv_filter_correction_angle+0x1c8>)
 800340a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800340e:	f002 ffd9 	bl	80063c4 <__aeabi_ddiv>
 8003412:	f003 f9a5 	bl	8006760 <__aeabi_d2f>
 8003416:	4605      	mov	r5, r0
 8003418:	4628      	mov	r0, r5
 800341a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800341e:	4923      	ldr	r1, [pc, #140]	; (80034ac <inv_filter_correction_angle+0x1f4>)
 8003420:	f003 fbb0 	bl	8006b84 <__aeabi_fdiv>
 8003424:	4629      	mov	r1, r5
 8003426:	f003 faf9 	bl	8006a1c <__aeabi_fmul>
 800342a:	491b      	ldr	r1, [pc, #108]	; (8003498 <inv_filter_correction_angle+0x1e0>)
 800342c:	f003 fbaa 	bl	8006b84 <__aeabi_fdiv>
 8003430:	4605      	mov	r5, r0
 8003432:	e7ad      	b.n	8003390 <inv_filter_correction_angle+0xd8>
 8003434:	4620      	mov	r0, r4
 8003436:	f8c6 40e8 	str.w	r4, [r6, #232]	; 0xe8
 800343a:	e7b9      	b.n	80033b0 <inv_filter_correction_angle+0xf8>
 800343c:	f04f 0900 	mov.w	r9, #0
 8003440:	e74b      	b.n	80032da <inv_filter_correction_angle+0x22>
 8003442:	2300      	movs	r3, #0
 8003444:	f8c5 311c 	str.w	r3, [r5, #284]	; 0x11c
 8003448:	4915      	ldr	r1, [pc, #84]	; (80034a0 <inv_filter_correction_angle+0x1e8>)
 800344a:	4640      	mov	r0, r8
 800344c:	f003 fb9a 	bl	8006b84 <__aeabi_fdiv>
 8003450:	4605      	mov	r5, r0
 8003452:	4638      	mov	r0, r7
 8003454:	f003 fa8e 	bl	8006974 <__aeabi_i2f>
 8003458:	4601      	mov	r1, r0
 800345a:	4628      	mov	r0, r5
 800345c:	f003 fade 	bl	8006a1c <__aeabi_fmul>
 8003460:	490d      	ldr	r1, [pc, #52]	; (8003498 <inv_filter_correction_angle+0x1e0>)
 8003462:	f003 fb8f 	bl	8006b84 <__aeabi_fdiv>
 8003466:	4605      	mov	r5, r0
 8003468:	f8d6 3128 	ldr.w	r3, [r6, #296]	; 0x128
 800346c:	2b01      	cmp	r3, #1
 800346e:	bf08      	it	eq
 8003470:	2500      	moveq	r5, #0
 8003472:	e78d      	b.n	8003390 <inv_filter_correction_angle+0xd8>
 8003474:	f3af 8000 	nop.w
 8003478:	cac08312 	.word	0xcac08312
 800347c:	3fb645a1 	.word	0x3fb645a1
 8003480:	00000000 	.word	0x00000000
 8003484:	40b38800 	.word	0x40b38800
 8003488:	20001dd4 	.word	0x20001dd4
 800348c:	41200000 	.word	0x41200000
 8003490:	20001d18 	.word	0x20001d18
 8003494:	42480000 	.word	0x42480000
 8003498:	459c4000 	.word	0x459c4000
 800349c:	68db8bad 	.word	0x68db8bad
 80034a0:	43c80000 	.word	0x43c80000
 80034a4:	000f4240 	.word	0x000f4240
 80034a8:	40790000 	.word	0x40790000
 80034ac:	43480000 	.word	0x43480000

080034b0 <inv_perform_9x_fusion>:
 80034b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034b4:	4ed0      	ldr	r6, [pc, #832]	; (80037f8 <inv_perform_9x_fusion+0x348>)
 80034b6:	b0ab      	sub	sp, #172	; 0xac
 80034b8:	f8d6 2120 	ldr.w	r2, [r6, #288]	; 0x120
 80034bc:	2300      	movs	r3, #0
 80034be:	2a03      	cmp	r2, #3
 80034c0:	9303      	str	r3, [sp, #12]
 80034c2:	9304      	str	r3, [sp, #16]
 80034c4:	9305      	str	r3, [sp, #20]
 80034c6:	f000 81a9 	beq.w	800381c <inv_perform_9x_fusion+0x36c>
 80034ca:	f106 03a4 	add.w	r3, r6, #164	; 0xa4
 80034ce:	461c      	mov	r4, r3
 80034d0:	9000      	str	r0, [sp, #0]
 80034d2:	9301      	str	r3, [sp, #4]
 80034d4:	ad09      	add	r5, sp, #36	; 0x24
 80034d6:	f854 0f04 	ldr.w	r0, [r4, #4]!
 80034da:	f003 fa4b 	bl	8006974 <__aeabi_i2f>
 80034de:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 80034e2:	f003 fa9b 	bl	8006a1c <__aeabi_fmul>
 80034e6:	4bc5      	ldr	r3, [pc, #788]	; (80037fc <inv_perform_9x_fusion+0x34c>)
 80034e8:	f845 0b04 	str.w	r0, [r5], #4
 80034ec:	429c      	cmp	r4, r3
 80034ee:	d1f2      	bne.n	80034d6 <inv_perform_9x_fusion+0x26>
 80034f0:	ad06      	add	r5, sp, #24
 80034f2:	a81d      	add	r0, sp, #116	; 0x74
 80034f4:	f1a3 04b4 	sub.w	r4, r3, #180	; 0xb4
 80034f8:	f00a fe9e 	bl	800e238 <inv_get_6axis_quaternion>
 80034fc:	4628      	mov	r0, r5
 80034fe:	f00a fe4d 	bl	800e19c <inv_get_gravity>
 8003502:	f104 010c 	add.w	r1, r4, #12
 8003506:	223c      	movs	r2, #60	; 0x3c
 8003508:	4620      	mov	r0, r4
 800350a:	f011 fdfc 	bl	8015106 <memmove>
 800350e:	f104 0158 	add.w	r1, r4, #88	; 0x58
 8003512:	2250      	movs	r2, #80	; 0x50
 8003514:	f104 0048 	add.w	r0, r4, #72	; 0x48
 8003518:	f011 fdf5 	bl	8015106 <memmove>
 800351c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003520:	f104 033c 	add.w	r3, r4, #60	; 0x3c
 8003524:	f8d6 c124 	ldr.w	ip, [r6, #292]	; 0x124
 8003528:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800352c:	f10c 0e01 	add.w	lr, ip, #1
 8003530:	f104 0598 	add.w	r5, r4, #152	; 0x98
 8003534:	ab1d      	add	r3, sp, #116	; 0x74
 8003536:	f1be 0f06 	cmp.w	lr, #6
 800353a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800353c:	f8c6 e124 	str.w	lr, [r6, #292]	; 0x124
 8003540:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8003544:	f340 8116 	ble.w	8003774 <inv_perform_9x_fusion+0x2c4>
 8003548:	2306      	movs	r3, #6
 800354a:	f8c4 3124 	str.w	r3, [r4, #292]	; 0x124
 800354e:	f04f 0900 	mov.w	r9, #0
 8003552:	9b00      	ldr	r3, [sp, #0]
 8003554:	eb06 1c09 	add.w	ip, r6, r9, lsl #4
 8003558:	eb09 0449 	add.w	r4, r9, r9, lsl #1
 800355c:	f8df a2b4 	ldr.w	sl, [pc, #692]	; 8003814 <inv_perform_9x_fusion+0x364>
 8003560:	f10c 0848 	add.w	r8, ip, #72	; 0x48
 8003564:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 8003568:	f103 0ba0 	add.w	fp, r3, #160	; 0xa0
 800356c:	ad21      	add	r5, sp, #132	; 0x84
 800356e:	4641      	mov	r1, r8
 8003570:	48a3      	ldr	r0, [pc, #652]	; (8003800 <inv_perform_9x_fusion+0x350>)
 8003572:	462a      	mov	r2, r5
 8003574:	f009 fe5a 	bl	800d22c <inv_q_mult>
 8003578:	4621      	mov	r1, r4
 800357a:	462a      	mov	r2, r5
 800357c:	4658      	mov	r0, fp
 800357e:	f009 fd57 	bl	800d030 <inv_compass_angle>
 8003582:	f02a 4100 	bic.w	r1, sl, #2147483648	; 0x80000000
 8003586:	4607      	mov	r7, r0
 8003588:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800358c:	f003 fbe4 	bl	8006d58 <__aeabi_fcmplt>
 8003590:	f109 0901 	add.w	r9, r9, #1
 8003594:	f108 0810 	add.w	r8, r8, #16
 8003598:	340c      	adds	r4, #12
 800359a:	b100      	cbz	r0, 800359e <inv_perform_9x_fusion+0xee>
 800359c:	46ba      	mov	sl, r7
 800359e:	f1b9 0f06 	cmp.w	r9, #6
 80035a2:	d1e4      	bne.n	800356e <inv_perform_9x_fusion+0xbe>
 80035a4:	9f00      	ldr	r7, [sp, #0]
 80035a6:	4c97      	ldr	r4, [pc, #604]	; (8003804 <inv_perform_9x_fusion+0x354>)
 80035a8:	f107 0018 	add.w	r0, r7, #24
 80035ac:	f009 fdc3 	bl	800d136 <inv_get_gyro_sum_of_sqr>
 80035b0:	f8d6 3130 	ldr.w	r3, [r6, #304]	; 0x130
 80035b4:	0982      	lsrs	r2, r0, #6
 80035b6:	42a3      	cmp	r3, r4
 80035b8:	bfa8      	it	ge
 80035ba:	4623      	movge	r3, r4
 80035bc:	4651      	mov	r1, sl
 80035be:	4638      	mov	r0, r7
 80035c0:	f7ff fe7a 	bl	80032b8 <inv_filter_correction_angle>
 80035c4:	f8d6 10ec 	ldr.w	r1, [r6, #236]	; 0xec
 80035c8:	f003 fa28 	bl	8006a1c <__aeabi_fmul>
 80035cc:	f8c6 00b8 	str.w	r0, [r6, #184]	; 0xb8
 80035d0:	a819      	add	r0, sp, #100	; 0x64
 80035d2:	f00a fe31 	bl	800e238 <inv_get_6axis_quaternion>
 80035d6:	a819      	add	r0, sp, #100	; 0x64
 80035d8:	4629      	mov	r1, r5
 80035da:	f00a faa8 	bl	800db2e <inv_quaternion_to_rotation>
 80035de:	a919      	add	r1, sp, #100	; 0x64
 80035e0:	4889      	ldr	r0, [pc, #548]	; (8003808 <inv_perform_9x_fusion+0x358>)
 80035e2:	aa1d      	add	r2, sp, #116	; 0x74
 80035e4:	f009 fe22 	bl	800d22c <inv_q_mult>
 80035e8:	a819      	add	r0, sp, #100	; 0x64
 80035ea:	4987      	ldr	r1, [pc, #540]	; (8003808 <inv_perform_9x_fusion+0x358>)
 80035ec:	f009 ff17 	bl	800d41e <inv_q_invert>
 80035f0:	f10d 0b0c 	add.w	fp, sp, #12
 80035f4:	f04f 0c00 	mov.w	ip, #0
 80035f8:	f10d 0a80 	add.w	sl, sp, #128	; 0x80
 80035fc:	eb05 020c 	add.w	r2, r5, ip
 8003600:	ab1d      	add	r3, sp, #116	; 0x74
 8003602:	2000      	movs	r0, #0
 8003604:	2100      	movs	r1, #0
 8003606:	f853 4f04 	ldr.w	r4, [r3, #4]!
 800360a:	f852 7b04 	ldr.w	r7, [r2], #4
 800360e:	4553      	cmp	r3, sl
 8003610:	fbc4 0107 	smlal	r0, r1, r4, r7
 8003614:	d1f7      	bne.n	8003606 <inv_perform_9x_fusion+0x156>
 8003616:	0f83      	lsrs	r3, r0, #30
 8003618:	f10c 0c0c 	add.w	ip, ip, #12
 800361c:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 8003620:	f1bc 0f24 	cmp.w	ip, #36	; 0x24
 8003624:	f84b 3b04 	str.w	r3, [fp], #4
 8003628:	d1e8      	bne.n	80035fc <inv_perform_9x_fusion+0x14c>
 800362a:	f8d6 3120 	ldr.w	r3, [r6, #288]	; 0x120
 800362e:	2b00      	cmp	r3, #0
 8003630:	f040 80aa 	bne.w	8003788 <inv_perform_9x_fusion+0x2d8>
 8003634:	9c05      	ldr	r4, [sp, #20]
 8003636:	4260      	negs	r0, r4
 8003638:	f003 f99c 	bl	8006974 <__aeabi_i2f>
 800363c:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 8003640:	f003 f9ec 	bl	8006a1c <__aeabi_fmul>
 8003644:	4605      	mov	r5, r0
 8003646:	f014 fdcd 	bl	80181e4 <cosf>
 800364a:	4682      	mov	sl, r0
 800364c:	4628      	mov	r0, r5
 800364e:	f014 fdfd 	bl	801824c <sinf>
 8003652:	4605      	mov	r5, r0
 8003654:	4620      	mov	r0, r4
 8003656:	f003 f98d 	bl	8006974 <__aeabi_i2f>
 800365a:	496c      	ldr	r1, [pc, #432]	; (800380c <inv_perform_9x_fusion+0x35c>)
 800365c:	f003 fa92 	bl	8006b84 <__aeabi_fdiv>
 8003660:	4607      	mov	r7, r0
 8003662:	4a6b      	ldr	r2, [pc, #428]	; (8003810 <inv_perform_9x_fusion+0x360>)
 8003664:	f8d6 3130 	ldr.w	r3, [r6, #304]	; 0x130
 8003668:	2400      	movs	r4, #0
 800366a:	17d8      	asrs	r0, r3, #31
 800366c:	fb82 2303 	smull	r2, r3, r2, r3
 8003670:	ebc0 20e3 	rsb	r0, r0, r3, asr #11
 8003674:	9514      	str	r5, [sp, #80]	; 0x50
 8003676:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
 800367a:	9412      	str	r4, [sp, #72]	; 0x48
 800367c:	9413      	str	r4, [sp, #76]	; 0x4c
 800367e:	f003 f979 	bl	8006974 <__aeabi_i2f>
 8003682:	4605      	mov	r5, r0
 8003684:	4638      	mov	r0, r7
 8003686:	4629      	mov	r1, r5
 8003688:	f003 fa7c 	bl	8006b84 <__aeabi_fdiv>
 800368c:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003690:	f003 f9c4 	bl	8006a1c <__aeabi_fmul>
 8003694:	f003 fb9e 	bl	8006dd4 <__aeabi_f2iz>
 8003698:	0040      	lsls	r0, r0, #1
 800369a:	f003 f96b 	bl	8006974 <__aeabi_i2f>
 800369e:	495b      	ldr	r1, [pc, #364]	; (800380c <inv_perform_9x_fusion+0x35c>)
 80036a0:	f003 f9bc 	bl	8006a1c <__aeabi_fmul>
 80036a4:	4601      	mov	r1, r0
 80036a6:	4628      	mov	r0, r5
 80036a8:	f003 f9b8 	bl	8006a1c <__aeabi_fmul>
 80036ac:	f003 fb92 	bl	8006dd4 <__aeabi_f2iz>
 80036b0:	f003 f960 	bl	8006974 <__aeabi_i2f>
 80036b4:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 80036b8:	f003 f9b0 	bl	8006a1c <__aeabi_fmul>
 80036bc:	4605      	mov	r5, r0
 80036be:	f014 fd91 	bl	80181e4 <cosf>
 80036c2:	9015      	str	r0, [sp, #84]	; 0x54
 80036c4:	4628      	mov	r0, r5
 80036c6:	9416      	str	r4, [sp, #88]	; 0x58
 80036c8:	9417      	str	r4, [sp, #92]	; 0x5c
 80036ca:	f014 fdbf 	bl	801824c <sinf>
 80036ce:	ad11      	add	r5, sp, #68	; 0x44
 80036d0:	9018      	str	r0, [sp, #96]	; 0x60
 80036d2:	4629      	mov	r1, r5
 80036d4:	aa0d      	add	r2, sp, #52	; 0x34
 80036d6:	a809      	add	r0, sp, #36	; 0x24
 80036d8:	f009 fef7 	bl	800d4ca <inv_q_multf>
 80036dc:	a80d      	add	r0, sp, #52	; 0x34
 80036de:	462a      	mov	r2, r5
 80036e0:	a915      	add	r1, sp, #84	; 0x54
 80036e2:	f009 fef2 	bl	800d4ca <inv_q_multf>
 80036e6:	9b00      	ldr	r3, [sp, #0]
 80036e8:	f8d3 70bc 	ldr.w	r7, [r3, #188]	; 0xbc
 80036ec:	2f00      	cmp	r7, #0
 80036ee:	dd16      	ble.n	800371e <inv_perform_9x_fusion+0x26e>
 80036f0:	f8df a124 	ldr.w	sl, [pc, #292]	; 8003818 <inv_perform_9x_fusion+0x368>
 80036f4:	2400      	movs	r4, #0
 80036f6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 80036fa:	aa09      	add	r2, sp, #36	; 0x24
 80036fc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8003700:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8003704:	4618      	mov	r0, r3
 8003706:	f003 f989 	bl	8006a1c <__aeabi_fmul>
 800370a:	f003 fb63 	bl	8006dd4 <__aeabi_f2iz>
 800370e:	3401      	adds	r4, #1
 8003710:	2c04      	cmp	r4, #4
 8003712:	f84a 0f04 	str.w	r0, [sl, #4]!
 8003716:	d1ee      	bne.n	80036f6 <inv_perform_9x_fusion+0x246>
 8003718:	2f03      	cmp	r7, #3
 800371a:	f000 8085 	beq.w	8003828 <inv_perform_9x_fusion+0x378>
 800371e:	f8d6 00a8 	ldr.w	r0, [r6, #168]	; 0xa8
 8003722:	f003 f927 	bl	8006974 <__aeabi_i2f>
 8003726:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 800372a:	f003 f977 	bl	8006a1c <__aeabi_fmul>
 800372e:	900d      	str	r0, [sp, #52]	; 0x34
 8003730:	f8d6 00ac 	ldr.w	r0, [r6, #172]	; 0xac
 8003734:	f003 f91e 	bl	8006974 <__aeabi_i2f>
 8003738:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 800373c:	f003 f96e 	bl	8006a1c <__aeabi_fmul>
 8003740:	900e      	str	r0, [sp, #56]	; 0x38
 8003742:	f8d6 00b0 	ldr.w	r0, [r6, #176]	; 0xb0
 8003746:	f003 f915 	bl	8006974 <__aeabi_i2f>
 800374a:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 800374e:	f003 f965 	bl	8006a1c <__aeabi_fmul>
 8003752:	900f      	str	r0, [sp, #60]	; 0x3c
 8003754:	f8d6 00b4 	ldr.w	r0, [r6, #180]	; 0xb4
 8003758:	f003 f90c 	bl	8006974 <__aeabi_i2f>
 800375c:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 8003760:	f003 f95c 	bl	8006a1c <__aeabi_fmul>
 8003764:	f8d6 3120 	ldr.w	r3, [r6, #288]	; 0x120
 8003768:	9010      	str	r0, [sp, #64]	; 0x40
 800376a:	4c23      	ldr	r4, [pc, #140]	; (80037f8 <inv_perform_9x_fusion+0x348>)
 800376c:	b98b      	cbnz	r3, 8003792 <inv_perform_9x_fusion+0x2e2>
 800376e:	b02b      	add	sp, #172	; 0xac
 8003770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003774:	f1cc 0905 	rsb	r9, ip, #5
 8003778:	f1b9 0f05 	cmp.w	r9, #5
 800377c:	f77f aee9 	ble.w	8003552 <inv_perform_9x_fusion+0xa2>
 8003780:	f8df a090 	ldr.w	sl, [pc, #144]	; 8003814 <inv_perform_9x_fusion+0x364>
 8003784:	ad21      	add	r5, sp, #132	; 0x84
 8003786:	e70d      	b.n	80035a4 <inv_perform_9x_fusion+0xf4>
 8003788:	2700      	movs	r7, #0
 800378a:	f04f 5a7e 	mov.w	sl, #1065353216	; 0x3f800000
 800378e:	463d      	mov	r5, r7
 8003790:	e767      	b.n	8003662 <inv_perform_9x_fusion+0x1b2>
 8003792:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003796:	f8d4 00b8 	ldr.w	r0, [r4, #184]	; 0xb8
 800379a:	f003 f93f 	bl	8006a1c <__aeabi_fmul>
 800379e:	4605      	mov	r5, r0
 80037a0:	f014 fd20 	bl	80181e4 <cosf>
 80037a4:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 80037a8:	f003 f938 	bl	8006a1c <__aeabi_fmul>
 80037ac:	f003 fb12 	bl	8006dd4 <__aeabi_f2iz>
 80037b0:	2300      	movs	r3, #0
 80037b2:	f8c4 00a8 	str.w	r0, [r4, #168]	; 0xa8
 80037b6:	4628      	mov	r0, r5
 80037b8:	f8c4 30ac 	str.w	r3, [r4, #172]	; 0xac
 80037bc:	f8c4 30b0 	str.w	r3, [r4, #176]	; 0xb0
 80037c0:	f014 fd44 	bl	801824c <sinf>
 80037c4:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 80037c8:	f003 f928 	bl	8006a1c <__aeabi_fmul>
 80037cc:	f003 fb02 	bl	8006dd4 <__aeabi_f2iz>
 80037d0:	9b00      	ldr	r3, [sp, #0]
 80037d2:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 80037d6:	f8c4 00b4 	str.w	r0, [r4, #180]	; 0xb4
 80037da:	f104 00a8 	add.w	r0, r4, #168	; 0xa8
 80037de:	f00a fc43 	bl	800e068 <inv_set_compass_correction>
 80037e2:	f8d6 3120 	ldr.w	r3, [r6, #288]	; 0x120
 80037e6:	4a04      	ldr	r2, [pc, #16]	; (80037f8 <inv_perform_9x_fusion+0x348>)
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d0c0      	beq.n	800376e <inv_perform_9x_fusion+0x2be>
 80037ec:	3b01      	subs	r3, #1
 80037ee:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
 80037f2:	b02b      	add	sp, #172	; 0xac
 80037f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80037f8:	20001d18 	.word	0x20001d18
 80037fc:	20001dcc 	.word	0x20001dcc
 8003800:	20001dc0 	.word	0x20001dc0
 8003804:	000f4240 	.word	0x000f4240
 8003808:	20001e14 	.word	0x20001e14
 800380c:	473702e1 	.word	0x473702e1
 8003810:	68db8bad 	.word	0x68db8bad
 8003814:	49742400 	.word	0x49742400
 8003818:	20001dbc 	.word	0x20001dbc
 800381c:	2302      	movs	r3, #2
 800381e:	f8c6 3120 	str.w	r3, [r6, #288]	; 0x120
 8003822:	b02b      	add	sp, #172	; 0xac
 8003824:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003828:	f000 fec6 	bl	80045b8 <inv_get_magnetic_disturbance_state>
 800382c:	2800      	cmp	r0, #0
 800382e:	f47f af76 	bne.w	800371e <inv_perform_9x_fusion+0x26e>
 8003832:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8003836:	f8d6 00b8 	ldr.w	r0, [r6, #184]	; 0xb8
 800383a:	f003 f8ef 	bl	8006a1c <__aeabi_fmul>
 800383e:	4604      	mov	r4, r0
 8003840:	f014 fcd0 	bl	80181e4 <cosf>
 8003844:	2300      	movs	r3, #0
 8003846:	9015      	str	r0, [sp, #84]	; 0x54
 8003848:	4620      	mov	r0, r4
 800384a:	9316      	str	r3, [sp, #88]	; 0x58
 800384c:	9317      	str	r3, [sp, #92]	; 0x5c
 800384e:	f014 fcfd 	bl	801824c <sinf>
 8003852:	a915      	add	r1, sp, #84	; 0x54
 8003854:	9018      	str	r0, [sp, #96]	; 0x60
 8003856:	462a      	mov	r2, r5
 8003858:	a809      	add	r0, sp, #36	; 0x24
 800385a:	f009 fe36 	bl	800d4ca <inv_q_multf>
 800385e:	4628      	mov	r0, r5
 8003860:	f009 ff7d 	bl	800d75e <inv_q_normalizef>
 8003864:	9c01      	ldr	r4, [sp, #4]
 8003866:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 800386a:	f855 0b04 	ldr.w	r0, [r5], #4
 800386e:	f003 f8d5 	bl	8006a1c <__aeabi_fmul>
 8003872:	f003 faaf 	bl	8006dd4 <__aeabi_f2iz>
 8003876:	4b06      	ldr	r3, [pc, #24]	; (8003890 <inv_perform_9x_fusion+0x3e0>)
 8003878:	f844 0f04 	str.w	r0, [r4, #4]!
 800387c:	429c      	cmp	r4, r3
 800387e:	d1f2      	bne.n	8003866 <inv_perform_9x_fusion+0x3b6>
 8003880:	9b00      	ldr	r3, [sp, #0]
 8003882:	4804      	ldr	r0, [pc, #16]	; (8003894 <inv_perform_9x_fusion+0x3e4>)
 8003884:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8003888:	f00a fbee 	bl	800e068 <inv_set_compass_correction>
 800388c:	e7a9      	b.n	80037e2 <inv_perform_9x_fusion+0x332>
 800388e:	bf00      	nop
 8003890:	20001dcc 	.word	0x20001dcc
 8003894:	20001dc0 	.word	0x20001dc0

08003898 <inv_process_9x_sensor_fusion_cb>:
 8003898:	b538      	push	{r3, r4, r5, lr}
 800389a:	f8d0 30b8 	ldr.w	r3, [r0, #184]	; 0xb8
 800389e:	4a22      	ldr	r2, [pc, #136]	; (8003928 <inv_process_9x_sensor_fusion_cb+0x90>)
 80038a0:	f013 0310 	ands.w	r3, r3, #16
 80038a4:	bf08      	it	eq
 80038a6:	f8c2 3124 	streq.w	r3, [r2, #292]	; 0x124
 80038aa:	f8d0 3120 	ldr.w	r3, [r0, #288]	; 0x120
 80038ae:	bf04      	itt	eq
 80038b0:	2103      	moveq	r1, #3
 80038b2:	f8c2 1120 	streq.w	r1, [r2, #288]	; 0x120
 80038b6:	05dc      	lsls	r4, r3, #23
 80038b8:	d405      	bmi.n	80038c6 <inv_process_9x_sensor_fusion_cb+0x2e>
 80038ba:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80038bc:	05d9      	lsls	r1, r3, #23
 80038be:	d527      	bpl.n	8003910 <inv_process_9x_sensor_fusion_cb+0x78>
 80038c0:	6f43      	ldr	r3, [r0, #116]	; 0x74
 80038c2:	05db      	lsls	r3, r3, #23
 80038c4:	d524      	bpl.n	8003910 <inv_process_9x_sensor_fusion_cb+0x78>
 80038c6:	f8d2 3134 	ldr.w	r3, [r2, #308]	; 0x134
 80038ca:	4a17      	ldr	r2, [pc, #92]	; (8003928 <inv_process_9x_sensor_fusion_cb+0x90>)
 80038cc:	b173      	cbz	r3, 80038ec <inv_process_9x_sensor_fusion_cb+0x54>
 80038ce:	f8d0 30c0 	ldr.w	r3, [r0, #192]	; 0xc0
 80038d2:	f8d0 40c4 	ldr.w	r4, [r0, #196]	; 0xc4
 80038d6:	4915      	ldr	r1, [pc, #84]	; (800392c <inv_process_9x_sensor_fusion_cb+0x94>)
 80038d8:	1b1b      	subs	r3, r3, r4
 80038da:	fba1 1303 	umull	r1, r3, r1, r3
 80038de:	099b      	lsrs	r3, r3, #6
 80038e0:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130
 80038e4:	f7ff fde4 	bl	80034b0 <inv_perform_9x_fusion>
 80038e8:	2000      	movs	r0, #0
 80038ea:	bd38      	pop	{r3, r4, r5, pc}
 80038ec:	f644 651f 	movw	r5, #19999	; 0x4e1f
 80038f0:	f8d0 10b0 	ldr.w	r1, [r0, #176]	; 0xb0
 80038f4:	42a9      	cmp	r1, r5
 80038f6:	dc13      	bgt.n	8003920 <inv_process_9x_sensor_fusion_cb+0x88>
 80038f8:	f8d2 412c 	ldr.w	r4, [r2, #300]	; 0x12c
 80038fc:	4421      	add	r1, r4
 80038fe:	42a9      	cmp	r1, r5
 8003900:	f8c2 112c 	str.w	r1, [r2, #300]	; 0x12c
 8003904:	ddf0      	ble.n	80038e8 <inv_process_9x_sensor_fusion_cb+0x50>
 8003906:	f8c2 1130 	str.w	r1, [r2, #304]	; 0x130
 800390a:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
 800390e:	e7e9      	b.n	80038e4 <inv_process_9x_sensor_fusion_cb+0x4c>
 8003910:	2103      	movs	r1, #3
 8003912:	2300      	movs	r3, #0
 8003914:	f8c2 1120 	str.w	r1, [r2, #288]	; 0x120
 8003918:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
 800391c:	2000      	movs	r0, #0
 800391e:	bd38      	pop	{r3, r4, r5, pc}
 8003920:	f8c2 1130 	str.w	r1, [r2, #304]	; 0x130
 8003924:	e7de      	b.n	80038e4 <inv_process_9x_sensor_fusion_cb+0x4c>
 8003926:	bf00      	nop
 8003928:	20001d18 	.word	0x20001d18
 800392c:	10624dd3 	.word	0x10624dd3

08003930 <inv_init_9x_fusion>:
 8003930:	b510      	push	{r4, lr}
 8003932:	4c0d      	ldr	r4, [pc, #52]	; (8003968 <inv_init_9x_fusion+0x38>)
 8003934:	f44f 729c 	mov.w	r2, #312	; 0x138
 8003938:	2100      	movs	r1, #0
 800393a:	4620      	mov	r0, r4
 800393c:	f011 fbfd 	bl	801513a <memset>
 8003940:	4620      	mov	r0, r4
 8003942:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003946:	f840 3fa8 	str.w	r3, [r0, #168]!
 800394a:	2100      	movs	r1, #0
 800394c:	f8c4 30fc 	str.w	r3, [r4, #252]	; 0xfc
 8003950:	f00a fb8a 	bl	800e068 <inv_set_compass_correction>
 8003954:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8003958:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800395c:	f8c4 211c 	str.w	r2, [r4, #284]	; 0x11c
 8003960:	f8c4 30ec 	str.w	r3, [r4, #236]	; 0xec
 8003964:	bd10      	pop	{r4, pc}
 8003966:	bf00      	nop
 8003968:	20001d18 	.word	0x20001d18

0800396c <inv_9x_fusion_set_mag_fb>:
 800396c:	4b02      	ldr	r3, [pc, #8]	; (8003978 <inv_9x_fusion_set_mag_fb+0xc>)
 800396e:	f8c3 00ec 	str.w	r0, [r3, #236]	; 0xec
 8003972:	2000      	movs	r0, #0
 8003974:	4770      	bx	lr
 8003976:	bf00      	nop
 8003978:	20001d18 	.word	0x20001d18

0800397c <inv_9x_fusion_enable_jitter_reduction>:
 800397c:	4b02      	ldr	r3, [pc, #8]	; (8003988 <inv_9x_fusion_enable_jitter_reduction+0xc>)
 800397e:	f8c3 0128 	str.w	r0, [r3, #296]	; 0x128
 8003982:	2000      	movs	r0, #0
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	20001d18 	.word	0x20001d18

0800398c <inv_9x_fusion_use_timestamps>:
 800398c:	4b02      	ldr	r3, [pc, #8]	; (8003998 <inv_9x_fusion_use_timestamps+0xc>)
 800398e:	f8c3 0134 	str.w	r0, [r3, #308]	; 0x134
 8003992:	2000      	movs	r0, #0
 8003994:	4770      	bx	lr
 8003996:	bf00      	nop
 8003998:	20001d18 	.word	0x20001d18

0800399c <inv_stop_9x_sensor_fusion>:
 800399c:	4801      	ldr	r0, [pc, #4]	; (80039a4 <inv_stop_9x_sensor_fusion+0x8>)
 800399e:	f009 b871 	b.w	800ca84 <inv_unregister_data_cb>
 80039a2:	bf00      	nop
 80039a4:	08003899 	.word	0x08003899

080039a8 <inv_enable_9x_sensor_fusion>:
 80039a8:	b508      	push	{r3, lr}
 80039aa:	f7ff ffc1 	bl	8003930 <inv_init_9x_fusion>
 80039ae:	4b05      	ldr	r3, [pc, #20]	; (80039c4 <inv_enable_9x_sensor_fusion+0x1c>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
 80039b6:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
 80039ba:	4803      	ldr	r0, [pc, #12]	; (80039c8 <inv_enable_9x_sensor_fusion+0x20>)
 80039bc:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80039c0:	f00a be02 	b.w	800e5c8 <inv_register_mpl_start_notification>
 80039c4:	20001d18 	.word	0x20001d18
 80039c8:	080032a9 	.word	0x080032a9

080039cc <inv_disable_9x_sensor_fusion>:
 80039cc:	4801      	ldr	r0, [pc, #4]	; (80039d4 <inv_disable_9x_sensor_fusion+0x8>)
 80039ce:	f00a bdbb 	b.w	800e548 <inv_unregister_mpl_start_notification>
 80039d2:	bf00      	nop
 80039d4:	080032a9 	.word	0x080032a9

080039d8 <inv_start_gyro_tc>:
 80039d8:	4802      	ldr	r0, [pc, #8]	; (80039e4 <inv_start_gyro_tc+0xc>)
 80039da:	2196      	movs	r1, #150	; 0x96
 80039dc:	2208      	movs	r2, #8
 80039de:	f008 bfab 	b.w	800c938 <inv_register_data_cb>
 80039e2:	bf00      	nop
 80039e4:	080039e9 	.word	0x080039e9

080039e8 <inv_gtc_data_cb>:
 80039e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80039ec:	b0af      	sub	sp, #188	; 0xbc
 80039ee:	a91d      	add	r1, sp, #116	; 0x74
 80039f0:	4604      	mov	r4, r0
 80039f2:	a81f      	add	r0, sp, #124	; 0x7c
 80039f4:	f008 fe64 	bl	800c6c0 <inv_get_gyro_bias>
 80039f8:	a81e      	add	r0, sp, #120	; 0x78
 80039fa:	f00a fb7b 	bl	800e0f4 <inv_get_motion_state>
 80039fe:	2802      	cmp	r0, #2
 8003a00:	d00d      	beq.n	8003a1e <inv_gtc_data_cb+0x36>
 8003a02:	4996      	ldr	r1, [pc, #600]	; (8003c5c <inv_gtc_data_cb+0x274>)
 8003a04:	f8d4 30e4 	ldr.w	r3, [r4, #228]	; 0xe4
 8003a08:	f891 01b0 	ldrb.w	r0, [r1, #432]	; 0x1b0
 8003a0c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8003a0e:	b110      	cbz	r0, 8003a16 <inv_gtc_data_cb+0x2e>
 8003a10:	1a9b      	subs	r3, r3, r2
 8003a12:	f040 80fa 	bne.w	8003c0a <inv_gtc_data_cb+0x222>
 8003a16:	2000      	movs	r0, #0
 8003a18:	b02f      	add	sp, #188	; 0xbc
 8003a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003a1e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003a20:	2b03      	cmp	r3, #3
 8003a22:	d1f8      	bne.n	8003a16 <inv_gtc_data_cb+0x2e>
 8003a24:	f008 fe34 	bl	800c690 <inv_get_gyro_bias_tc_set>
 8003a28:	2800      	cmp	r0, #0
 8003a2a:	d0f4      	beq.n	8003a16 <inv_gtc_data_cb+0x2e>
 8003a2c:	4f8b      	ldr	r7, [pc, #556]	; (8003c5c <inv_gtc_data_cb+0x274>)
 8003a2e:	4c8c      	ldr	r4, [pc, #560]	; (8003c60 <inv_gtc_data_cb+0x278>)
 8003a30:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8003a34:	f8d7 31b8 	ldr.w	r3, [r7, #440]	; 0x1b8
 8003a38:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8003a3a:	1a9b      	subs	r3, r3, r2
 8003a3c:	fb84 1403 	smull	r1, r4, r4, r3
 8003a40:	17db      	asrs	r3, r3, #31
 8003a42:	ebc3 0364 	rsb	r3, r3, r4, asr #1
 8003a46:	1aaa      	subs	r2, r5, r2
 8003a48:	fb92 f3f3 	sdiv	r3, r2, r3
 8003a4c:	b2dc      	uxtb	r4, r3
 8003a4e:	2c04      	cmp	r4, #4
 8003a50:	d8e1      	bhi.n	8003a16 <inv_gtc_data_cb+0x2e>
 8003a52:	2654      	movs	r6, #84	; 0x54
 8003a54:	fb06 f604 	mul.w	r6, r6, r4
 8003a58:	eb07 0c06 	add.w	ip, r7, r6
 8003a5c:	f89c 3050 	ldrb.w	r3, [ip, #80]	; 0x50
 8003a60:	2b05      	cmp	r3, #5
 8003a62:	f000 819b 	beq.w	8003d9c <inv_gtc_data_cb+0x3b4>
 8003a66:	4619      	mov	r1, r3
 8003a68:	3301      	adds	r3, #1
 8003a6a:	f88c 3050 	strb.w	r3, [ip, #80]	; 0x50
 8003a6e:	eb04 0444 	add.w	r4, r4, r4, lsl #1
 8003a72:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 8003a76:	1862      	adds	r2, r4, r1
 8003a78:	991f      	ldr	r1, [sp, #124]	; 0x7c
 8003a7a:	eb07 0682 	add.w	r6, r7, r2, lsl #2
 8003a7e:	f102 000a 	add.w	r0, r2, #10
 8003a82:	f847 1022 	str.w	r1, [r7, r2, lsl #2]
 8003a86:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8003a88:	f897 e1c0 	ldrb.w	lr, [r7, #448]	; 0x1c0
 8003a8c:	6172      	str	r2, [r6, #20]
 8003a8e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8003a90:	2300      	movs	r3, #0
 8003a92:	f1be 0f01 	cmp.w	lr, #1
 8003a96:	f847 2020 	str.w	r2, [r7, r0, lsl #2]
 8003a9a:	63f5      	str	r5, [r6, #60]	; 0x3c
 8003a9c:	9322      	str	r3, [sp, #136]	; 0x88
 8003a9e:	9323      	str	r3, [sp, #140]	; 0x8c
 8003aa0:	9324      	str	r3, [sp, #144]	; 0x90
 8003aa2:	9325      	str	r3, [sp, #148]	; 0x94
 8003aa4:	9326      	str	r3, [sp, #152]	; 0x98
 8003aa6:	9327      	str	r3, [sp, #156]	; 0x9c
 8003aa8:	9328      	str	r3, [sp, #160]	; 0xa0
 8003aaa:	9329      	str	r3, [sp, #164]	; 0xa4
 8003aac:	932a      	str	r3, [sp, #168]	; 0xa8
 8003aae:	932b      	str	r3, [sp, #172]	; 0xac
 8003ab0:	932c      	str	r3, [sp, #176]	; 0xb0
 8003ab2:	932d      	str	r3, [sp, #180]	; 0xb4
 8003ab4:	4a69      	ldr	r2, [pc, #420]	; (8003c5c <inv_gtc_data_cb+0x274>)
 8003ab6:	d1ae      	bne.n	8003a16 <inv_gtc_data_cb+0x2e>
 8003ab8:	e9dd 0122 	ldrd	r0, r1, [sp, #136]	; 0x88
 8003abc:	4694      	mov	ip, r2
 8003abe:	469e      	mov	lr, r3
 8003ac0:	9317      	str	r3, [sp, #92]	; 0x5c
 8003ac2:	f8d2 31b8 	ldr.w	r3, [r2, #440]	; 0x1b8
 8003ac6:	46e1      	mov	r9, ip
 8003ac8:	469c      	mov	ip, r3
 8003aca:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8003ace:	e9dd 0124 	ldrd	r0, r1, [sp, #144]	; 0x90
 8003ad2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8003ad6:	e9dd 0126 	ldrd	r0, r1, [sp, #152]	; 0x98
 8003ada:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003ade:	e9dd 0128 	ldrd	r0, r1, [sp, #160]	; 0xa0
 8003ae2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003ae6:	e9dd 012a 	ldrd	r0, r1, [sp, #168]	; 0xa8
 8003aea:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003aee:	e9dd 012c 	ldrd	r0, r1, [sp, #176]	; 0xb0
 8003af2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003af6:	2000      	movs	r0, #0
 8003af8:	2100      	movs	r1, #0
 8003afa:	f8d2 21b4 	ldr.w	r2, [r2, #436]	; 0x1b4
 8003afe:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 8003b02:	9216      	str	r2, [sp, #88]	; 0x58
 8003b04:	f8cd e04c 	str.w	lr, [sp, #76]	; 0x4c
 8003b08:	9719      	str	r7, [sp, #100]	; 0x64
 8003b0a:	f899 e050 	ldrb.w	lr, [r9, #80]	; 0x50
 8003b0e:	f1be 0f00 	cmp.w	lr, #0
 8003b12:	f000 80ae 	beq.w	8003c72 <inv_gtc_data_cb+0x28a>
 8003b16:	464a      	mov	r2, r9
 8003b18:	f8cd 9060 	str.w	r9, [sp, #96]	; 0x60
 8003b1c:	f04f 0800 	mov.w	r8, #0
 8003b20:	46f1      	mov	r9, lr
 8003b22:	e00b      	b.n	8003b3c <inv_gtc_data_cb+0x154>
 8003b24:	9916      	ldr	r1, [sp, #88]	; 0x58
 8003b26:	4299      	cmp	r1, r3
 8003b28:	bfb8      	it	lt
 8003b2a:	4619      	movlt	r1, r3
 8003b2c:	9116      	str	r1, [sp, #88]	; 0x58
 8003b2e:	f108 0801 	add.w	r8, r8, #1
 8003b32:	45c8      	cmp	r8, r9
 8003b34:	f102 0204 	add.w	r2, r2, #4
 8003b38:	f000 8094 	beq.w	8003c64 <inv_gtc_data_cb+0x27c>
 8003b3c:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
 8003b3e:	6811      	ldr	r1, [r2, #0]
 8003b40:	f8d2 e028 	ldr.w	lr, [r2, #40]	; 0x28
 8003b44:	fb81 4503 	smull	r4, r5, r1, r3
 8003b48:	6951      	ldr	r1, [r2, #20]
 8003b4a:	0c26      	lsrs	r6, r4, #16
 8003b4c:	fb81 0103 	smull	r0, r1, r1, r3
 8003b50:	ea4f 4a10 	mov.w	sl, r0, lsr #16
 8003b54:	ea4a 4a01 	orr.w	sl, sl, r1, lsl #16
 8003b58:	ea4f 4b21 	mov.w	fp, r1, asr #16
 8003b5c:	fb8e 0103 	smull	r0, r1, lr, r3
 8003b60:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003b64:	0c01      	lsrs	r1, r0, #16
 8003b66:	9100      	str	r1, [sp, #0]
 8003b68:	fb83 0103 	smull	r0, r1, r3, r3
 8003b6c:	0c04      	lsrs	r4, r0, #16
 8003b6e:	9402      	str	r4, [sp, #8]
 8003b70:	ea46 4605 	orr.w	r6, r6, r5, lsl #16
 8003b74:	9c00      	ldr	r4, [sp, #0]
 8003b76:	142f      	asrs	r7, r5, #16
 8003b78:	9d05      	ldr	r5, [sp, #20]
 8003b7a:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8003b7e:	9400      	str	r4, [sp, #0]
 8003b80:	9c02      	ldr	r4, [sp, #8]
 8003b82:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8003b86:	1409      	asrs	r1, r1, #16
 8003b88:	9103      	str	r1, [sp, #12]
 8003b8a:	6811      	ldr	r1, [r2, #0]
 8003b8c:	9402      	str	r4, [sp, #8]
 8003b8e:	142c      	asrs	r4, r5, #16
 8003b90:	9401      	str	r4, [sp, #4]
 8003b92:	e9dd 450e 	ldrd	r4, r5, [sp, #56]	; 0x38
 8003b96:	1864      	adds	r4, r4, r1
 8003b98:	eb45 75e1 	adc.w	r5, r5, r1, asr #31
 8003b9c:	9913      	ldr	r1, [sp, #76]	; 0x4c
 8003b9e:	e9cd 450e 	strd	r4, r5, [sp, #56]	; 0x38
 8003ba2:	e9dd 450c 	ldrd	r4, r5, [sp, #48]	; 0x30
 8003ba6:	4419      	add	r1, r3
 8003ba8:	9113      	str	r1, [sp, #76]	; 0x4c
 8003baa:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003bae:	1980      	adds	r0, r0, r6
 8003bb0:	4179      	adcs	r1, r7
 8003bb2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003bb6:	6951      	ldr	r1, [r2, #20]
 8003bb8:	1864      	adds	r4, r4, r1
 8003bba:	eb45 75e1 	adc.w	r5, r5, r1, asr #31
 8003bbe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003bc2:	eb10 000a 	adds.w	r0, r0, sl
 8003bc6:	eb41 010b 	adc.w	r1, r1, fp
 8003bca:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003bce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003bd2:	eb10 000e 	adds.w	r0, r0, lr
 8003bd6:	eb41 71ee 	adc.w	r1, r1, lr, asr #31
 8003bda:	e9cd 450c 	strd	r4, r5, [sp, #48]	; 0x30
 8003bde:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8003be2:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003be6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003bea:	1900      	adds	r0, r0, r4
 8003bec:	4169      	adcs	r1, r5
 8003bee:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003bf2:	e9dd 4514 	ldrd	r4, r5, [sp, #80]	; 0x50
 8003bf6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003bfa:	1900      	adds	r0, r0, r4
 8003bfc:	4169      	adcs	r1, r5
 8003bfe:	4563      	cmp	r3, ip
 8003c00:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 8003c04:	da8e      	bge.n	8003b24 <inv_gtc_data_cb+0x13c>
 8003c06:	469c      	mov	ip, r3
 8003c08:	e791      	b.n	8003b2e <inv_gtc_data_cb+0x146>
 8003c0a:	f8d1 41a4 	ldr.w	r4, [r1, #420]	; 0x1a4
 8003c0e:	f8d1 21ac 	ldr.w	r2, [r1, #428]	; 0x1ac
 8003c12:	f8d1 01a8 	ldr.w	r0, [r1, #424]	; 0x1a8
 8003c16:	fb83 8904 	smull	r8, r9, r3, r4
 8003c1a:	fb83 0100 	smull	r0, r1, r3, r0
 8003c1e:	fb83 ab02 	smull	sl, fp, r3, r2
 8003c22:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 8003c24:	9e20      	ldr	r6, [sp, #128]	; 0x80
 8003c26:	9f21      	ldr	r7, [sp, #132]	; 0x84
 8003c28:	ea4f 4c18 	mov.w	ip, r8, lsr #16
 8003c2c:	ea4f 4e10 	mov.w	lr, r0, lsr #16
 8003c30:	ea4f 421a 	mov.w	r2, sl, lsr #16
 8003c34:	ea4e 4e01 	orr.w	lr, lr, r1, lsl #16
 8003c38:	ea4c 4c09 	orr.w	ip, ip, r9, lsl #16
 8003c3c:	ea42 420b 	orr.w	r2, r2, fp, lsl #16
 8003c40:	a81f      	add	r0, sp, #124	; 0x7c
 8003c42:	4464      	add	r4, ip
 8003c44:	4476      	add	r6, lr
 8003c46:	443a      	add	r2, r7
 8003c48:	2103      	movs	r1, #3
 8003c4a:	941f      	str	r4, [sp, #124]	; 0x7c
 8003c4c:	9620      	str	r6, [sp, #128]	; 0x80
 8003c4e:	9221      	str	r2, [sp, #132]	; 0x84
 8003c50:	f008 fcda 	bl	800c608 <inv_set_gyro_bias>
 8003c54:	2000      	movs	r0, #0
 8003c56:	b02f      	add	sp, #188	; 0xbc
 8003c58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003c5c:	20000340 	.word	0x20000340
 8003c60:	66666667 	.word	0x66666667
 8003c64:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003c66:	f8dd 9060 	ldr.w	r9, [sp, #96]	; 0x60
 8003c6a:	4498      	add	r8, r3
 8003c6c:	f008 03ff 	and.w	r3, r8, #255	; 0xff
 8003c70:	9317      	str	r3, [sp, #92]	; 0x5c
 8003c72:	4b5c      	ldr	r3, [pc, #368]	; (8003de4 <inv_gtc_data_cb+0x3fc>)
 8003c74:	f109 0954 	add.w	r9, r9, #84	; 0x54
 8003c78:	4599      	cmp	r9, r3
 8003c7a:	f47f af46 	bne.w	8003b0a <inv_gtc_data_cb+0x122>
 8003c7e:	4661      	mov	r1, ip
 8003c80:	9f19      	ldr	r7, [sp, #100]	; 0x64
 8003c82:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8003c84:	f8d7 31bc 	ldr.w	r3, [r7, #444]	; 0x1bc
 8003c88:	1a52      	subs	r2, r2, r1
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8003c90:	f8dd e04c 	ldr.w	lr, [sp, #76]	; 0x4c
 8003c94:	e9cd 0122 	strd	r0, r1, [sp, #136]	; 0x88
 8003c98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8003c9c:	e9cd 0124 	strd	r0, r1, [sp, #144]	; 0x90
 8003ca0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8003ca4:	e9cd 0126 	strd	r0, r1, [sp, #152]	; 0x98
 8003ca8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8003cac:	e9cd 0128 	strd	r0, r1, [sp, #160]	; 0xa0
 8003cb0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8003cb4:	e9cd 012a 	strd	r0, r1, [sp, #168]	; 0xa8
 8003cb8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003cbc:	e9cd 012c 	strd	r0, r1, [sp, #176]	; 0xb0
 8003cc0:	f6ff aea9 	blt.w	8003a16 <inv_gtc_data_cb+0x2e>
 8003cc4:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 8003cc8:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8003cca:	f507 79d2 	add.w	r9, r7, #420	; 0x1a4
 8003cce:	fba0 2306 	umull	r2, r3, r0, r6
 8003cd2:	461d      	mov	r5, r3
 8003cd4:	4614      	mov	r4, r2
 8003cd6:	fb8e 230e 	smull	r2, r3, lr, lr
 8003cda:	fb06 5101 	mla	r1, r6, r1, r5
 8003cde:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8003ce2:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8003ce6:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 8003cea:	9105      	str	r1, [sp, #20]
 8003cec:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003cf0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003cf4:	ebb2 020a 	subs.w	r2, r2, sl
 8003cf8:	eb63 030b 	sbc.w	r3, r3, fp
 8003cfc:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8003d00:	4672      	mov	r2, lr
 8003d02:	17d3      	asrs	r3, r2, #31
 8003d04:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8003d08:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8003d0c:	ac28      	add	r4, sp, #160	; 0xa0
 8003d0e:	ad22      	add	r5, sp, #136	; 0x88
 8003d10:	f8cd 9000 	str.w	r9, [sp]
 8003d14:	6823      	ldr	r3, [r4, #0]
 8003d16:	6861      	ldr	r1, [r4, #4]
 8003d18:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8003d1c:	9302      	str	r3, [sp, #8]
 8003d1e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8003d22:	4599      	cmp	r9, r3
 8003d24:	bf08      	it	eq
 8003d26:	4590      	cmpeq	r8, r2
 8003d28:	9106      	str	r1, [sp, #24]
 8003d2a:	6828      	ldr	r0, [r5, #0]
 8003d2c:	6869      	ldr	r1, [r5, #4]
 8003d2e:	f104 0408 	add.w	r4, r4, #8
 8003d32:	f105 0508 	add.w	r5, r5, #8
 8003d36:	d027      	beq.n	8003d88 <inv_gtc_data_cb+0x3a0>
 8003d38:	e9dd 890a 	ldrd	r8, r9, [sp, #40]	; 0x28
 8003d3c:	9a02      	ldr	r2, [sp, #8]
 8003d3e:	fb00 fc09 	mul.w	ip, r0, r9
 8003d42:	2300      	movs	r3, #0
 8003d44:	fb02 fe03 	mul.w	lr, r2, r3
 8003d48:	fb01 cc08 	mla	ip, r1, r8, ip
 8003d4c:	9a06      	ldr	r2, [sp, #24]
 8003d4e:	fba0 0108 	umull	r0, r1, r0, r8
 8003d52:	9b02      	ldr	r3, [sp, #8]
 8003d54:	fb02 ee06 	mla	lr, r2, r6, lr
 8003d58:	fba3 2306 	umull	r2, r3, r3, r6
 8003d5c:	4461      	add	r1, ip
 8003d5e:	ea4f 4a10 	mov.w	sl, r0, lsr #16
 8003d62:	ea4a 4a01 	orr.w	sl, sl, r1, lsl #16
 8003d66:	ebb2 020a 	subs.w	r2, r2, sl
 8003d6a:	ea4f 4b21 	mov.w	fp, r1, asr #16
 8003d6e:	4473      	add	r3, lr
 8003d70:	eb63 030b 	sbc.w	r3, r3, fp
 8003d74:	0419      	lsls	r1, r3, #16
 8003d76:	ea41 4112 	orr.w	r1, r1, r2, lsr #16
 8003d7a:	0410      	lsls	r0, r2, #16
 8003d7c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8003d80:	f003 f86e 	bl	8006e60 <__aeabi_ldivmod>
 8003d84:	9b00      	ldr	r3, [sp, #0]
 8003d86:	6018      	str	r0, [r3, #0]
 8003d88:	9b00      	ldr	r3, [sp, #0]
 8003d8a:	3304      	adds	r3, #4
 8003d8c:	9300      	str	r3, [sp, #0]
 8003d8e:	ab2e      	add	r3, sp, #184	; 0xb8
 8003d90:	429c      	cmp	r4, r3
 8003d92:	d1bf      	bne.n	8003d14 <inv_gtc_data_cb+0x32c>
 8003d94:	2301      	movs	r3, #1
 8003d96:	f887 31b0 	strb.w	r3, [r7, #432]	; 0x1b0
 8003d9a:	e63c      	b.n	8003a16 <inv_gtc_data_cb+0x2e>
 8003d9c:	19b8      	adds	r0, r7, r6
 8003d9e:	4601      	mov	r1, r0
 8003da0:	2210      	movs	r2, #16
 8003da2:	3140      	adds	r1, #64	; 0x40
 8003da4:	303c      	adds	r0, #60	; 0x3c
 8003da6:	f8cd c010 	str.w	ip, [sp, #16]
 8003daa:	f011 f9ac 	bl	8015106 <memmove>
 8003dae:	f8dd c010 	ldr.w	ip, [sp, #16]
 8003db2:	1d31      	adds	r1, r6, #4
 8003db4:	4660      	mov	r0, ip
 8003db6:	4439      	add	r1, r7
 8003db8:	2210      	movs	r2, #16
 8003dba:	f011 f9a4 	bl	8015106 <memmove>
 8003dbe:	19b8      	adds	r0, r7, r6
 8003dc0:	4601      	mov	r1, r0
 8003dc2:	2210      	movs	r2, #16
 8003dc4:	3118      	adds	r1, #24
 8003dc6:	3014      	adds	r0, #20
 8003dc8:	f011 f99d 	bl	8015106 <memmove>
 8003dcc:	f106 0028 	add.w	r0, r6, #40	; 0x28
 8003dd0:	f106 012c 	add.w	r1, r6, #44	; 0x2c
 8003dd4:	4439      	add	r1, r7
 8003dd6:	4438      	add	r0, r7
 8003dd8:	2210      	movs	r2, #16
 8003dda:	f011 f994 	bl	8015106 <memmove>
 8003dde:	2104      	movs	r1, #4
 8003de0:	e645      	b.n	8003a6e <inv_gtc_data_cb+0x86>
 8003de2:	bf00      	nop
 8003de4:	200004e4 	.word	0x200004e4

08003de8 <inv_gtc_store>:
 8003de8:	b470      	push	{r4, r5, r6}
 8003dea:	b085      	sub	sp, #20
 8003dec:	4605      	mov	r5, r0
 8003dee:	466c      	mov	r4, sp
 8003df0:	4e09      	ldr	r6, [pc, #36]	; (8003e18 <inv_gtc_store+0x30>)
 8003df2:	f506 72d2 	add.w	r2, r6, #420	; 0x1a4
 8003df6:	ca07      	ldmia	r2, {r0, r1, r2}
 8003df8:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8003dfc:	f896 31b0 	ldrb.w	r3, [r6, #432]	; 0x1b0
 8003e00:	f88d 300c 	strb.w	r3, [sp, #12]
 8003e04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e06:	6028      	str	r0, [r5, #0]
 8003e08:	2000      	movs	r0, #0
 8003e0a:	6069      	str	r1, [r5, #4]
 8003e0c:	60aa      	str	r2, [r5, #8]
 8003e0e:	60eb      	str	r3, [r5, #12]
 8003e10:	b005      	add	sp, #20
 8003e12:	bc70      	pop	{r4, r5, r6}
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	20000340 	.word	0x20000340

08003e1c <inv_gtc_load>:
 8003e1c:	b470      	push	{r4, r5, r6}
 8003e1e:	4603      	mov	r3, r0
 8003e20:	b085      	sub	sp, #20
 8003e22:	466c      	mov	r4, sp
 8003e24:	6800      	ldr	r0, [r0, #0]
 8003e26:	6859      	ldr	r1, [r3, #4]
 8003e28:	689a      	ldr	r2, [r3, #8]
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	4e06      	ldr	r6, [pc, #24]	; (8003e48 <inv_gtc_load+0x2c>)
 8003e2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003e30:	f89d 400c 	ldrb.w	r4, [sp, #12]
 8003e34:	f506 73d2 	add.w	r3, r6, #420	; 0x1a4
 8003e38:	f886 41b0 	strb.w	r4, [r6, #432]	; 0x1b0
 8003e3c:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8003e40:	2000      	movs	r0, #0
 8003e42:	b005      	add	sp, #20
 8003e44:	bc70      	pop	{r4, r5, r6}
 8003e46:	4770      	bx	lr
 8003e48:	20000340 	.word	0x20000340

08003e4c <inv_init_gyro_ts>:
 8003e4c:	b510      	push	{r4, lr}
 8003e4e:	4c0b      	ldr	r4, [pc, #44]	; (8003e7c <inv_init_gyro_ts+0x30>)
 8003e50:	2100      	movs	r1, #0
 8003e52:	4620      	mov	r0, r4
 8003e54:	f44f 72e2 	mov.w	r2, #452	; 0x1c4
 8003e58:	f011 f96f 	bl	801513a <memset>
 8003e5c:	4808      	ldr	r0, [pc, #32]	; (8003e80 <inv_init_gyro_ts+0x34>)
 8003e5e:	2301      	movs	r3, #1
 8003e60:	f44f 01aa 	mov.w	r1, #5570560	; 0x550000
 8003e64:	f44f 22a0 	mov.w	r2, #327680	; 0x50000
 8003e68:	f884 31c0 	strb.w	r3, [r4, #448]	; 0x1c0
 8003e6c:	f8c4 01b4 	str.w	r0, [r4, #436]	; 0x1b4
 8003e70:	f8c4 11b8 	str.w	r1, [r4, #440]	; 0x1b8
 8003e74:	f8c4 21bc 	str.w	r2, [r4, #444]	; 0x1bc
 8003e78:	2000      	movs	r0, #0
 8003e7a:	bd10      	pop	{r4, pc}
 8003e7c:	20000340 	.word	0x20000340
 8003e80:	ffd80000 	.word	0xffd80000

08003e84 <inv_set_gtc_max_temp>:
 8003e84:	4b02      	ldr	r3, [pc, #8]	; (8003e90 <inv_set_gtc_max_temp+0xc>)
 8003e86:	f8c3 01b8 	str.w	r0, [r3, #440]	; 0x1b8
 8003e8a:	2000      	movs	r0, #0
 8003e8c:	4770      	bx	lr
 8003e8e:	bf00      	nop
 8003e90:	20000340 	.word	0x20000340

08003e94 <inv_set_gtc_min_temp>:
 8003e94:	4b02      	ldr	r3, [pc, #8]	; (8003ea0 <inv_set_gtc_min_temp+0xc>)
 8003e96:	f8c3 01b4 	str.w	r0, [r3, #436]	; 0x1b4
 8003e9a:	2000      	movs	r0, #0
 8003e9c:	4770      	bx	lr
 8003e9e:	bf00      	nop
 8003ea0:	20000340 	.word	0x20000340

08003ea4 <inv_set_gtc_min_diff>:
 8003ea4:	4b02      	ldr	r3, [pc, #8]	; (8003eb0 <inv_set_gtc_min_diff+0xc>)
 8003ea6:	f8c3 01bc 	str.w	r0, [r3, #444]	; 0x1bc
 8003eaa:	2000      	movs	r0, #0
 8003eac:	4770      	bx	lr
 8003eae:	bf00      	nop
 8003eb0:	20000340 	.word	0x20000340

08003eb4 <inv_get_gyro_ts>:
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	b158      	cbz	r0, 8003ed0 <inv_get_gyro_ts+0x1c>
 8003eb8:	4a06      	ldr	r2, [pc, #24]	; (8003ed4 <inv_get_gyro_ts+0x20>)
 8003eba:	2000      	movs	r0, #0
 8003ebc:	f8d2 11a4 	ldr.w	r1, [r2, #420]	; 0x1a4
 8003ec0:	6019      	str	r1, [r3, #0]
 8003ec2:	f8d2 11a8 	ldr.w	r1, [r2, #424]	; 0x1a8
 8003ec6:	6059      	str	r1, [r3, #4]
 8003ec8:	f8d2 21ac 	ldr.w	r2, [r2, #428]	; 0x1ac
 8003ecc:	609a      	str	r2, [r3, #8]
 8003ece:	4770      	bx	lr
 8003ed0:	2016      	movs	r0, #22
 8003ed2:	4770      	bx	lr
 8003ed4:	20000340 	.word	0x20000340

08003ed8 <inv_set_gyro_ts>:
 8003ed8:	2024      	movs	r0, #36	; 0x24
 8003eda:	4770      	bx	lr

08003edc <inv_set_gtc_order>:
 8003edc:	4603      	mov	r3, r0
 8003ede:	b908      	cbnz	r0, 8003ee4 <inv_set_gtc_order+0x8>
 8003ee0:	2024      	movs	r0, #36	; 0x24
 8003ee2:	4770      	bx	lr
 8003ee4:	4a02      	ldr	r2, [pc, #8]	; (8003ef0 <inv_set_gtc_order+0x14>)
 8003ee6:	2000      	movs	r0, #0
 8003ee8:	f882 31c0 	strb.w	r3, [r2, #448]	; 0x1c0
 8003eec:	4770      	bx	lr
 8003eee:	bf00      	nop
 8003ef0:	20000340 	.word	0x20000340

08003ef4 <inv_print_gtc_data>:
 8003ef4:	2000      	movs	r0, #0
 8003ef6:	4770      	bx	lr

08003ef8 <inv_stop_gyro_tc>:
 8003ef8:	4801      	ldr	r0, [pc, #4]	; (8003f00 <inv_stop_gyro_tc+0x8>)
 8003efa:	f008 bdc3 	b.w	800ca84 <inv_unregister_data_cb>
 8003efe:	bf00      	nop
 8003f00:	080039e9 	.word	0x080039e9

08003f04 <inv_enable_gyro_tc>:
 8003f04:	b508      	push	{r3, lr}
 8003f06:	f7ff ffa1 	bl	8003e4c <inv_init_gyro_ts>
 8003f0a:	480a      	ldr	r0, [pc, #40]	; (8003f34 <inv_enable_gyro_tc+0x30>)
 8003f0c:	490a      	ldr	r1, [pc, #40]	; (8003f38 <inv_enable_gyro_tc+0x34>)
 8003f0e:	2210      	movs	r2, #16
 8003f10:	f44f 739a 	mov.w	r3, #308	; 0x134
 8003f14:	f00a fbac 	bl	800e670 <inv_register_load_store>
 8003f18:	b108      	cbz	r0, 8003f1e <inv_enable_gyro_tc+0x1a>
 8003f1a:	2001      	movs	r0, #1
 8003f1c:	bd08      	pop	{r3, pc}
 8003f1e:	4807      	ldr	r0, [pc, #28]	; (8003f3c <inv_enable_gyro_tc+0x38>)
 8003f20:	f00a fb52 	bl	800e5c8 <inv_register_mpl_start_notification>
 8003f24:	2800      	cmp	r0, #0
 8003f26:	d1f8      	bne.n	8003f1a <inv_enable_gyro_tc+0x16>
 8003f28:	4b05      	ldr	r3, [pc, #20]	; (8003f40 <inv_enable_gyro_tc+0x3c>)
 8003f2a:	2201      	movs	r2, #1
 8003f2c:	f883 21b1 	strb.w	r2, [r3, #433]	; 0x1b1
 8003f30:	bd08      	pop	{r3, pc}
 8003f32:	bf00      	nop
 8003f34:	08003e1d 	.word	0x08003e1d
 8003f38:	08003de9 	.word	0x08003de9
 8003f3c:	080039d9 	.word	0x080039d9
 8003f40:	20000340 	.word	0x20000340

08003f44 <inv_disable_gyro_tc>:
 8003f44:	b510      	push	{r4, lr}
 8003f46:	4c08      	ldr	r4, [pc, #32]	; (8003f68 <inv_disable_gyro_tc+0x24>)
 8003f48:	f894 01b1 	ldrb.w	r0, [r4, #433]	; 0x1b1
 8003f4c:	b900      	cbnz	r0, 8003f50 <inv_disable_gyro_tc+0xc>
 8003f4e:	bd10      	pop	{r4, pc}
 8003f50:	4806      	ldr	r0, [pc, #24]	; (8003f6c <inv_disable_gyro_tc+0x28>)
 8003f52:	f008 fd97 	bl	800ca84 <inv_unregister_data_cb>
 8003f56:	4806      	ldr	r0, [pc, #24]	; (8003f70 <inv_disable_gyro_tc+0x2c>)
 8003f58:	f00a faf6 	bl	800e548 <inv_unregister_mpl_start_notification>
 8003f5c:	b910      	cbnz	r0, 8003f64 <inv_disable_gyro_tc+0x20>
 8003f5e:	f884 01b1 	strb.w	r0, [r4, #433]	; 0x1b1
 8003f62:	bd10      	pop	{r4, pc}
 8003f64:	2001      	movs	r0, #1
 8003f66:	bd10      	pop	{r4, pc}
 8003f68:	20000340 	.word	0x20000340
 8003f6c:	080039e9 	.word	0x080039e9
 8003f70:	080039d9 	.word	0x080039d9

08003f74 <inv_start_magnetic_disturbance>:
 8003f74:	4802      	ldr	r0, [pc, #8]	; (8003f80 <inv_start_magnetic_disturbance+0xc>)
 8003f76:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8003f7a:	2204      	movs	r2, #4
 8003f7c:	f008 bcdc 	b.w	800c938 <inv_register_data_cb>
 8003f80:	08004581 	.word	0x08004581

08003f84 <inv_set_magnetic_disturbance>:
 8003f84:	2800      	cmp	r0, #0
 8003f86:	dd05      	ble.n	8003f94 <inv_set_magnetic_disturbance+0x10>
 8003f88:	4b03      	ldr	r3, [pc, #12]	; (8003f98 <inv_set_magnetic_disturbance+0x14>)
 8003f8a:	2201      	movs	r2, #1
 8003f8c:	f8c3 0080 	str.w	r0, [r3, #128]	; 0x80
 8003f90:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8003f94:	2000      	movs	r0, #0
 8003f96:	4770      	bx	lr
 8003f98:	20000504 	.word	0x20000504

08003f9c <inv_init_magnetic_disturbance>:
 8003f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f9e:	4c0c      	ldr	r4, [pc, #48]	; (8003fd0 <inv_init_magnetic_disturbance+0x34>)
 8003fa0:	2100      	movs	r1, #0
 8003fa2:	4620      	mov	r0, r4
 8003fa4:	22b8      	movs	r2, #184	; 0xb8
 8003fa6:	f011 f8c8 	bl	801513a <memset>
 8003faa:	4f0a      	ldr	r7, [pc, #40]	; (8003fd4 <inv_init_magnetic_disturbance+0x38>)
 8003fac:	4e0a      	ldr	r6, [pc, #40]	; (8003fd8 <inv_init_magnetic_disturbance+0x3c>)
 8003fae:	4d0b      	ldr	r5, [pc, #44]	; (8003fdc <inv_init_magnetic_disturbance+0x40>)
 8003fb0:	480b      	ldr	r0, [pc, #44]	; (8003fe0 <inv_init_magnetic_disturbance+0x44>)
 8003fb2:	4b0c      	ldr	r3, [pc, #48]	; (8003fe4 <inv_init_magnetic_disturbance+0x48>)
 8003fb4:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8003fb8:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8003fbc:	6060      	str	r0, [r4, #4]
 8003fbe:	60e7      	str	r7, [r4, #12]
 8003fc0:	60a6      	str	r6, [r4, #8]
 8003fc2:	6025      	str	r5, [r4, #0]
 8003fc4:	6661      	str	r1, [r4, #100]	; 0x64
 8003fc6:	67e2      	str	r2, [r4, #124]	; 0x7c
 8003fc8:	f8c4 309c 	str.w	r3, [r4, #156]	; 0x9c
 8003fcc:	2000      	movs	r0, #0
 8003fce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003fd0:	20000504 	.word	0x20000504
 8003fd4:	42b40000 	.word	0x42b40000
 8003fd8:	c2b40000 	.word	0xc2b40000
 8003fdc:	42700000 	.word	0x42700000
 8003fe0:	41f00000 	.word	0x41f00000
 8003fe4:	3e2e147b 	.word	0x3e2e147b

08003fe8 <inv_stop_magnetic_disturbance>:
 8003fe8:	4801      	ldr	r0, [pc, #4]	; (8003ff0 <inv_stop_magnetic_disturbance+0x8>)
 8003fea:	f008 bd4b 	b.w	800ca84 <inv_unregister_data_cb>
 8003fee:	bf00      	nop
 8003ff0:	08004581 	.word	0x08004581

08003ff4 <inv_enable_magnetic_disturbance>:
 8003ff4:	b508      	push	{r3, lr}
 8003ff6:	f7ff ffd1 	bl	8003f9c <inv_init_magnetic_disturbance>
 8003ffa:	b100      	cbz	r0, 8003ffe <inv_enable_magnetic_disturbance+0xa>
 8003ffc:	bd08      	pop	{r3, pc}
 8003ffe:	4603      	mov	r3, r0
 8004000:	4a05      	ldr	r2, [pc, #20]	; (8004018 <inv_enable_magnetic_disturbance+0x24>)
 8004002:	2101      	movs	r1, #1
 8004004:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8004008:	4804      	ldr	r0, [pc, #16]	; (800401c <inv_enable_magnetic_disturbance+0x28>)
 800400a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800400e:	f8c2 1088 	str.w	r1, [r2, #136]	; 0x88
 8004012:	f00a bad9 	b.w	800e5c8 <inv_register_mpl_start_notification>
 8004016:	bf00      	nop
 8004018:	20000504 	.word	0x20000504
 800401c:	08003f75 	.word	0x08003f75

08004020 <inv_disable_magnetic_disturbance>:
 8004020:	b510      	push	{r4, lr}
 8004022:	4c04      	ldr	r4, [pc, #16]	; (8004034 <inv_disable_magnetic_disturbance+0x14>)
 8004024:	4620      	mov	r0, r4
 8004026:	f008 fd2d 	bl	800ca84 <inv_unregister_data_cb>
 800402a:	4620      	mov	r0, r4
 800402c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004030:	f008 bd28 	b.w	800ca84 <inv_unregister_data_cb>
 8004034:	08004581 	.word	0x08004581

08004038 <inv_disable_dip_tracking>:
 8004038:	4b02      	ldr	r3, [pc, #8]	; (8004044 <inv_disable_dip_tracking+0xc>)
 800403a:	2000      	movs	r0, #0
 800403c:	f8c3 008c 	str.w	r0, [r3, #140]	; 0x8c
 8004040:	4770      	bx	lr
 8004042:	bf00      	nop
 8004044:	20000504 	.word	0x20000504

08004048 <inv_enable_dip_tracking>:
 8004048:	4b02      	ldr	r3, [pc, #8]	; (8004054 <inv_enable_dip_tracking+0xc>)
 800404a:	2201      	movs	r2, #1
 800404c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8004050:	2000      	movs	r0, #0
 8004052:	4770      	bx	lr
 8004054:	20000504 	.word	0x20000504

08004058 <inv_track_dip_angle>:
 8004058:	b538      	push	{r3, r4, r5, lr}
 800405a:	b158      	cbz	r0, 8004074 <inv_track_dip_angle+0x1c>
 800405c:	2801      	cmp	r0, #1
 800405e:	d019      	beq.n	8004094 <inv_track_dip_angle+0x3c>
 8004060:	4b22      	ldr	r3, [pc, #136]	; (80040ec <inv_track_dip_angle+0x94>)
 8004062:	2200      	movs	r2, #0
 8004064:	2101      	movs	r1, #1
 8004066:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
 800406a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 800406e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8004072:	bd38      	pop	{r3, r4, r5, pc}
 8004074:	4b1d      	ldr	r3, [pc, #116]	; (80040ec <inv_track_dip_angle+0x94>)
 8004076:	2400      	movs	r4, #0
 8004078:	2201      	movs	r2, #1
 800407a:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
 800407e:	f8c3 10a4 	str.w	r1, [r3, #164]	; 0xa4
 8004082:	f8c3 0094 	str.w	r0, [r3, #148]	; 0x94
 8004086:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
 800408a:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
 800408e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
 8004092:	bd38      	pop	{r3, r4, r5, pc}
 8004094:	4d15      	ldr	r5, [pc, #84]	; (80040ec <inv_track_dip_angle+0x94>)
 8004096:	4608      	mov	r0, r1
 8004098:	460c      	mov	r4, r1
 800409a:	f8d5 10a0 	ldr.w	r1, [r5, #160]	; 0xa0
 800409e:	f002 fbb3 	bl	8006808 <__aeabi_fsub>
 80040a2:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
 80040a6:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80040aa:	f002 fe55 	bl	8006d58 <__aeabi_fcmplt>
 80040ae:	b1b0      	cbz	r0, 80040de <inv_track_dip_angle+0x86>
 80040b0:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 80040b4:	4620      	mov	r0, r4
 80040b6:	1c5c      	adds	r4, r3, #1
 80040b8:	f8d5 10a4 	ldr.w	r1, [r5, #164]	; 0xa4
 80040bc:	f8c5 4094 	str.w	r4, [r5, #148]	; 0x94
 80040c0:	f002 fba4 	bl	800680c <__addsf3>
 80040c4:	2c31      	cmp	r4, #49	; 0x31
 80040c6:	f8c5 00a4 	str.w	r0, [r5, #164]	; 0xa4
 80040ca:	dd0d      	ble.n	80040e8 <inv_track_dip_angle+0x90>
 80040cc:	2302      	movs	r3, #2
 80040ce:	4908      	ldr	r1, [pc, #32]	; (80040f0 <inv_track_dip_angle+0x98>)
 80040d0:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
 80040d4:	f002 fd56 	bl	8006b84 <__aeabi_fdiv>
 80040d8:	f8c5 00a8 	str.w	r0, [r5, #168]	; 0xa8
 80040dc:	bd38      	pop	{r3, r4, r5, pc}
 80040de:	f8c5 0090 	str.w	r0, [r5, #144]	; 0x90
 80040e2:	f8c5 0094 	str.w	r0, [r5, #148]	; 0x94
 80040e6:	bd38      	pop	{r3, r4, r5, pc}
 80040e8:	bd38      	pop	{r3, r4, r5, pc}
 80040ea:	bf00      	nop
 80040ec:	20000504 	.word	0x20000504
 80040f0:	42480000 	.word	0x42480000

080040f4 <ComputeAngleVelocity>:
 80040f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80040f6:	4606      	mov	r6, r0
 80040f8:	460d      	mov	r5, r1
 80040fa:	4614      	mov	r4, r2
 80040fc:	b08f      	sub	sp, #60	; 0x3c
 80040fe:	a905      	add	r1, sp, #20
 8004100:	f009 fd15 	bl	800db2e <inv_quaternion_to_rotation>
 8004104:	aa01      	add	r2, sp, #4
 8004106:	4628      	mov	r0, r5
 8004108:	4631      	mov	r1, r6
 800410a:	f009 f88f 	bl	800d22c <inv_q_mult>
 800410e:	4630      	mov	r0, r6
 8004110:	4629      	mov	r1, r5
 8004112:	f009 f984 	bl	800d41e <inv_q_invert>
 8004116:	af05      	add	r7, sp, #20
 8004118:	f1a4 0c04 	sub.w	ip, r4, #4
 800411c:	f104 0208 	add.w	r2, r4, #8
 8004120:	f10d 0e10 	add.w	lr, sp, #16
 8004124:	463c      	mov	r4, r7
 8004126:	ab01      	add	r3, sp, #4
 8004128:	2000      	movs	r0, #0
 800412a:	2100      	movs	r1, #0
 800412c:	f853 5f04 	ldr.w	r5, [r3, #4]!
 8004130:	f854 6b04 	ldr.w	r6, [r4], #4
 8004134:	4573      	cmp	r3, lr
 8004136:	fbc5 0106 	smlal	r0, r1, r5, r6
 800413a:	d1f7      	bne.n	800412c <ComputeAngleVelocity+0x38>
 800413c:	0f83      	lsrs	r3, r0, #30
 800413e:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 8004142:	f84c 3f04 	str.w	r3, [ip, #4]!
 8004146:	4594      	cmp	ip, r2
 8004148:	f107 070c 	add.w	r7, r7, #12
 800414c:	d1ea      	bne.n	8004124 <ComputeAngleVelocity+0x30>
 800414e:	b00f      	add	sp, #60	; 0x3c
 8004150:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004152:	bf00      	nop

08004154 <Mag3ofNormalizedLong>:
 8004154:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004156:	4604      	mov	r4, r0
 8004158:	6800      	ldr	r0, [r0, #0]
 800415a:	f002 fc0b 	bl	8006974 <__aeabi_i2f>
 800415e:	4607      	mov	r7, r0
 8004160:	6860      	ldr	r0, [r4, #4]
 8004162:	f002 fc07 	bl	8006974 <__aeabi_i2f>
 8004166:	4606      	mov	r6, r0
 8004168:	68a0      	ldr	r0, [r4, #8]
 800416a:	f002 fc03 	bl	8006974 <__aeabi_i2f>
 800416e:	4639      	mov	r1, r7
 8004170:	4605      	mov	r5, r0
 8004172:	4638      	mov	r0, r7
 8004174:	f002 fc52 	bl	8006a1c <__aeabi_fmul>
 8004178:	4631      	mov	r1, r6
 800417a:	4604      	mov	r4, r0
 800417c:	4630      	mov	r0, r6
 800417e:	f002 fc4d 	bl	8006a1c <__aeabi_fmul>
 8004182:	4601      	mov	r1, r0
 8004184:	4620      	mov	r0, r4
 8004186:	f002 fb41 	bl	800680c <__addsf3>
 800418a:	4629      	mov	r1, r5
 800418c:	4604      	mov	r4, r0
 800418e:	4628      	mov	r0, r5
 8004190:	f002 fc44 	bl	8006a1c <__aeabi_fmul>
 8004194:	4601      	mov	r1, r0
 8004196:	4620      	mov	r0, r4
 8004198:	f002 fb38 	bl	800680c <__addsf3>
 800419c:	f014 f950 	bl	8018440 <sqrtf>
 80041a0:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
 80041a4:	f002 fc3a 	bl	8006a1c <__aeabi_fmul>
 80041a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80041aa:	bf00      	nop

080041ac <MagDisturbSetDisturbance>:
 80041ac:	b570      	push	{r4, r5, r6, lr}
 80041ae:	4605      	mov	r5, r0
 80041b0:	4c1b      	ldr	r4, [pc, #108]	; (8004220 <MagDisturbSetDisturbance+0x74>)
 80041b2:	460e      	mov	r6, r1
 80041b4:	6820      	ldr	r0, [r4, #0]
 80041b6:	4629      	mov	r1, r5
 80041b8:	f002 fdce 	bl	8006d58 <__aeabi_fcmplt>
 80041bc:	b920      	cbnz	r0, 80041c8 <MagDisturbSetDisturbance+0x1c>
 80041be:	4628      	mov	r0, r5
 80041c0:	6861      	ldr	r1, [r4, #4]
 80041c2:	f002 fdc9 	bl	8006d58 <__aeabi_fcmplt>
 80041c6:	b198      	cbz	r0, 80041f0 <MagDisturbSetDisturbance+0x44>
 80041c8:	6f63      	ldr	r3, [r4, #116]	; 0x74
 80041ca:	4a15      	ldr	r2, [pc, #84]	; (8004220 <MagDisturbSetDisturbance+0x74>)
 80041cc:	b1ab      	cbz	r3, 80041fa <MagDisturbSetDisturbance+0x4e>
 80041ce:	2300      	movs	r3, #0
 80041d0:	461a      	mov	r2, r3
 80041d2:	2101      	movs	r1, #1
 80041d4:	67a3      	str	r3, [r4, #120]	; 0x78
 80041d6:	6761      	str	r1, [r4, #116]	; 0x74
 80041d8:	6fe3      	ldr	r3, [r4, #124]	; 0x7c
 80041da:	4911      	ldr	r1, [pc, #68]	; (8004220 <MagDisturbSetDisturbance+0x74>)
 80041dc:	4293      	cmp	r3, r2
 80041de:	dc06      	bgt.n	80041ee <MagDisturbSetDisturbance+0x42>
 80041e0:	6f4b      	ldr	r3, [r1, #116]	; 0x74
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	bf04      	itt	eq
 80041e6:	2300      	moveq	r3, #0
 80041e8:	65cb      	streq	r3, [r1, #92]	; 0x5c
 80041ea:	2300      	movs	r3, #0
 80041ec:	6763      	str	r3, [r4, #116]	; 0x74
 80041ee:	bd70      	pop	{r4, r5, r6, pc}
 80041f0:	6923      	ldr	r3, [r4, #16]
 80041f2:	2b01      	cmp	r3, #1
 80041f4:	d007      	beq.n	8004206 <MagDisturbSetDisturbance+0x5a>
 80041f6:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 80041f8:	e7ee      	b.n	80041d8 <MagDisturbSetDisturbance+0x2c>
 80041fa:	f102 0018 	add.w	r0, r2, #24
 80041fe:	6d91      	ldr	r1, [r2, #88]	; 0x58
 8004200:	f009 ff32 	bl	800e068 <inv_set_compass_correction>
 8004204:	e7e3      	b.n	80041ce <MagDisturbSetDisturbance+0x22>
 8004206:	68e0      	ldr	r0, [r4, #12]
 8004208:	4631      	mov	r1, r6
 800420a:	f002 fda5 	bl	8006d58 <__aeabi_fcmplt>
 800420e:	2800      	cmp	r0, #0
 8004210:	d1da      	bne.n	80041c8 <MagDisturbSetDisturbance+0x1c>
 8004212:	4630      	mov	r0, r6
 8004214:	68a1      	ldr	r1, [r4, #8]
 8004216:	f002 fd9f 	bl	8006d58 <__aeabi_fcmplt>
 800421a:	2800      	cmp	r0, #0
 800421c:	d0eb      	beq.n	80041f6 <MagDisturbSetDisturbance+0x4a>
 800421e:	e7d3      	b.n	80041c8 <MagDisturbSetDisturbance+0x1c>
 8004220:	20000504 	.word	0x20000504

08004224 <MagDisturbCheckSettling>:
 8004224:	b538      	push	{r3, r4, r5, lr}
 8004226:	4605      	mov	r5, r0
 8004228:	460c      	mov	r4, r1
 800422a:	f009 ff59 	bl	800e0e0 <inv_get_acc_state>
 800422e:	b920      	cbnz	r0, 800423a <MagDisturbCheckSettling+0x16>
 8004230:	4628      	mov	r0, r5
 8004232:	490c      	ldr	r1, [pc, #48]	; (8004264 <MagDisturbCheckSettling+0x40>)
 8004234:	f002 fdae 	bl	8006d94 <__aeabi_fcmpgt>
 8004238:	b178      	cbz	r0, 800425a <MagDisturbCheckSettling+0x36>
 800423a:	4b0b      	ldr	r3, [pc, #44]	; (8004268 <MagDisturbCheckSettling+0x44>)
 800423c:	2200      	movs	r2, #0
 800423e:	611a      	str	r2, [r3, #16]
 8004240:	615a      	str	r2, [r3, #20]
 8004242:	6959      	ldr	r1, [r3, #20]
 8004244:	4a08      	ldr	r2, [pc, #32]	; (8004268 <MagDisturbCheckSettling+0x44>)
 8004246:	4421      	add	r1, r4
 8004248:	f5b1 7ffa 	cmp.w	r1, #500	; 0x1f4
 800424c:	6159      	str	r1, [r3, #20]
 800424e:	dd03      	ble.n	8004258 <MagDisturbCheckSettling+0x34>
 8004250:	2101      	movs	r1, #1
 8004252:	2300      	movs	r3, #0
 8004254:	6111      	str	r1, [r2, #16]
 8004256:	6153      	str	r3, [r2, #20]
 8004258:	bd38      	pop	{r3, r4, r5, pc}
 800425a:	4b03      	ldr	r3, [pc, #12]	; (8004268 <MagDisturbCheckSettling+0x44>)
 800425c:	691a      	ldr	r2, [r3, #16]
 800425e:	2a00      	cmp	r2, #0
 8004260:	d0ef      	beq.n	8004242 <MagDisturbCheckSettling+0x1e>
 8004262:	bd38      	pop	{r3, r4, r5, pc}
 8004264:	461c4000 	.word	0x461c4000
 8004268:	20000504 	.word	0x20000504

0800426c <inv_check_magnetic_disturbance>:
 800426c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004270:	4db0      	ldr	r5, [pc, #704]	; (8004534 <inv_check_magnetic_disturbance+0x2c8>)
 8004272:	b08d      	sub	sp, #52	; 0x34
 8004274:	f8d5 6088 	ldr.w	r6, [r5, #136]	; 0x88
 8004278:	2400      	movs	r4, #0
 800427a:	9406      	str	r4, [sp, #24]
 800427c:	9407      	str	r4, [sp, #28]
 800427e:	9408      	str	r4, [sp, #32]
 8004280:	b926      	cbnz	r6, 800428c <inv_check_magnetic_disturbance+0x20>
 8004282:	2300      	movs	r3, #0
 8004284:	4618      	mov	r0, r3
 8004286:	b00d      	add	sp, #52	; 0x34
 8004288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800428c:	461c      	mov	r4, r3
 800428e:	4617      	mov	r7, r2
 8004290:	9100      	str	r1, [sp, #0]
 8004292:	4680      	mov	r8, r0
 8004294:	f008 f836 	bl	800c304 <inv_get_gyro_on>
 8004298:	2800      	cmp	r0, #0
 800429a:	f040 8129 	bne.w	80044f0 <inv_check_magnetic_disturbance+0x284>
 800429e:	f8d5 3080 	ldr.w	r3, [r5, #128]	; 0x80
 80042a2:	4ea4      	ldr	r6, [pc, #656]	; (8004534 <inv_check_magnetic_disturbance+0x2c8>)
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	dd12      	ble.n	80042ce <inv_check_magnetic_disturbance+0x62>
 80042a8:	2301      	movs	r3, #1
 80042aa:	f8c6 3084 	str.w	r3, [r6, #132]	; 0x84
 80042ae:	f008 f829 	bl	800c304 <inv_get_gyro_on>
 80042b2:	2800      	cmp	r0, #0
 80042b4:	f040 80b0 	bne.w	8004418 <inv_check_magnetic_disturbance+0x1ac>
 80042b8:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 80042bc:	ebc8 0303 	rsb	r3, r8, r3
 80042c0:	f8c6 3080 	str.w	r3, [r6, #128]	; 0x80
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	bfdc      	itt	le
 80042c8:	2300      	movle	r3, #0
 80042ca:	f8c5 3084 	strle.w	r3, [r5, #132]	; 0x84
 80042ce:	f00a f88b 	bl	800e3e8 <inv_got_compass_bias>
 80042d2:	2800      	cmp	r0, #0
 80042d4:	d0d5      	beq.n	8004282 <inv_check_magnetic_disturbance+0x16>
 80042d6:	f04f 0a00 	mov.w	sl, #0
 80042da:	3c04      	subs	r4, #4
 80042dc:	1f3e      	subs	r6, r7, #4
 80042de:	f107 0b08 	add.w	fp, r7, #8
 80042e2:	f856 0f04 	ldr.w	r0, [r6, #4]!
 80042e6:	f002 fb45 	bl	8006974 <__aeabi_i2f>
 80042ea:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
 80042ee:	f002 fb95 	bl	8006a1c <__aeabi_fmul>
 80042f2:	4681      	mov	r9, r0
 80042f4:	f854 0f04 	ldr.w	r0, [r4, #4]!
 80042f8:	f002 fb3c 	bl	8006974 <__aeabi_i2f>
 80042fc:	4601      	mov	r1, r0
 80042fe:	4648      	mov	r0, r9
 8004300:	f002 fb8c 	bl	8006a1c <__aeabi_fmul>
 8004304:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
 8004308:	f002 fb88 	bl	8006a1c <__aeabi_fmul>
 800430c:	4601      	mov	r1, r0
 800430e:	4650      	mov	r0, sl
 8004310:	f002 fa7c 	bl	800680c <__addsf3>
 8004314:	455e      	cmp	r6, fp
 8004316:	4682      	mov	sl, r0
 8004318:	d1e3      	bne.n	80042e2 <inv_check_magnetic_disturbance+0x76>
 800431a:	4638      	mov	r0, r7
 800431c:	f7ff ff1a 	bl	8004154 <Mag3ofNormalizedLong>
 8004320:	4606      	mov	r6, r0
 8004322:	4650      	mov	r0, sl
 8004324:	4631      	mov	r1, r6
 8004326:	f002 fc2d 	bl	8006b84 <__aeabi_fdiv>
 800432a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800432e:	4604      	mov	r4, r0
 8004330:	f002 fd30 	bl	8006d94 <__aeabi_fcmpgt>
 8004334:	2800      	cmp	r0, #0
 8004336:	d067      	beq.n	8004408 <inv_check_magnetic_disturbance+0x19c>
 8004338:	f04f 547e 	mov.w	r4, #1065353216	; 0x3f800000
 800433c:	4620      	mov	r0, r4
 800433e:	f014 f857 	bl	80183f0 <acosf>
 8004342:	f8d5 308c 	ldr.w	r3, [r5, #140]	; 0x8c
 8004346:	4607      	mov	r7, r0
 8004348:	4c7a      	ldr	r4, [pc, #488]	; (8004534 <inv_check_magnetic_disturbance+0x2c8>)
 800434a:	b15b      	cbz	r3, 8004364 <inv_check_magnetic_disturbance+0xf8>
 800434c:	4630      	mov	r0, r6
 800434e:	6821      	ldr	r1, [r4, #0]
 8004350:	f002 fd02 	bl	8006d58 <__aeabi_fcmplt>
 8004354:	b130      	cbz	r0, 8004364 <inv_check_magnetic_disturbance+0xf8>
 8004356:	4630      	mov	r0, r6
 8004358:	6861      	ldr	r1, [r4, #4]
 800435a:	f002 fd1b 	bl	8006d94 <__aeabi_fcmpgt>
 800435e:	2800      	cmp	r0, #0
 8004360:	f040 80ca 	bne.w	80044f8 <inv_check_magnetic_disturbance+0x28c>
 8004364:	ac09      	add	r4, sp, #36	; 0x24
 8004366:	f8df a1cc 	ldr.w	sl, [pc, #460]	; 8004534 <inv_check_magnetic_disturbance+0x2c8>
 800436a:	4620      	mov	r0, r4
 800436c:	f009 ff06 	bl	800e17c <inv_get_local_field>
 8004370:	4620      	mov	r0, r4
 8004372:	f10a 01ac 	add.w	r1, sl, #172	; 0xac
 8004376:	220c      	movs	r2, #12
 8004378:	f010 fea9 	bl	80150ce <memcmp>
 800437c:	2800      	cmp	r0, #0
 800437e:	d155      	bne.n	800442c <inv_check_magnetic_disturbance+0x1c0>
 8004380:	f8da 3098 	ldr.w	r3, [sl, #152]	; 0x98
 8004384:	2b01      	cmp	r3, #1
 8004386:	d051      	beq.n	800442c <inv_check_magnetic_disturbance+0x1c0>
 8004388:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 800438a:	4b6a      	ldr	r3, [pc, #424]	; (8004534 <inv_check_magnetic_disturbance+0x2c8>)
 800438c:	b962      	cbnz	r2, 80043a8 <inv_check_magnetic_disturbance+0x13c>
 800438e:	2201      	movs	r2, #1
 8004390:	65da      	str	r2, [r3, #92]	; 0x5c
 8004392:	f103 0418 	add.w	r4, r3, #24
 8004396:	f103 0a58 	add.w	sl, r3, #88	; 0x58
 800439a:	4620      	mov	r0, r4
 800439c:	4966      	ldr	r1, [pc, #408]	; (8004538 <inv_check_magnetic_disturbance+0x2cc>)
 800439e:	3410      	adds	r4, #16
 80043a0:	f009 fe7e 	bl	800e0a0 <inv_get_compass_correction>
 80043a4:	4554      	cmp	r4, sl
 80043a6:	d1f8      	bne.n	800439a <inv_check_magnetic_disturbance+0x12e>
 80043a8:	f8dd 9000 	ldr.w	r9, [sp]
 80043ac:	4c61      	ldr	r4, [pc, #388]	; (8004534 <inv_check_magnetic_disturbance+0x2c8>)
 80043ae:	aa03      	add	r2, sp, #12
 80043b0:	4648      	mov	r0, r9
 80043b2:	f104 0164 	add.w	r1, r4, #100	; 0x64
 80043b6:	f7ff fe9d 	bl	80040f4 <ComputeAngleVelocity>
 80043ba:	f104 0164 	add.w	r1, r4, #100	; 0x64
 80043be:	4648      	mov	r0, r9
 80043c0:	f009 f82d 	bl	800d41e <inv_q_invert>
 80043c4:	a806      	add	r0, sp, #24
 80043c6:	f008 feb6 	bl	800d136 <inv_get_gyro_sum_of_sqr>
 80043ca:	f002 facf 	bl	800696c <__aeabi_ui2f>
 80043ce:	f04f 5172 	mov.w	r1, #1015021568	; 0x3c800000
 80043d2:	f002 fb23 	bl	8006a1c <__aeabi_fmul>
 80043d6:	4641      	mov	r1, r8
 80043d8:	f7ff ff24 	bl	8004224 <MagDisturbCheckSettling>
 80043dc:	4630      	mov	r0, r6
 80043de:	4639      	mov	r1, r7
 80043e0:	f7ff fee4 	bl	80041ac <MagDisturbSetDisturbance>
 80043e4:	6fab      	ldr	r3, [r5, #120]	; 0x78
 80043e6:	6fea      	ldr	r2, [r5, #124]	; 0x7c
 80043e8:	4293      	cmp	r3, r2
 80043ea:	da01      	bge.n	80043f0 <inv_check_magnetic_disturbance+0x184>
 80043ec:	4443      	add	r3, r8
 80043ee:	67a3      	str	r3, [r4, #120]	; 0x78
 80043f0:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 80043f2:	4c50      	ldr	r4, [pc, #320]	; (8004534 <inv_check_magnetic_disturbance+0x2c8>)
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f47f af45 	bne.w	8004284 <inv_check_magnetic_disturbance+0x18>
 80043fa:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80043fc:	4440      	add	r0, r8
 80043fe:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 8004402:	dc7f      	bgt.n	8004504 <inv_check_magnetic_disturbance+0x298>
 8004404:	6620      	str	r0, [r4, #96]	; 0x60
 8004406:	e73d      	b.n	8004284 <inv_check_magnetic_disturbance+0x18>
 8004408:	4620      	mov	r0, r4
 800440a:	494c      	ldr	r1, [pc, #304]	; (800453c <inv_check_magnetic_disturbance+0x2d0>)
 800440c:	f002 fca4 	bl	8006d58 <__aeabi_fcmplt>
 8004410:	2800      	cmp	r0, #0
 8004412:	d093      	beq.n	800433c <inv_check_magnetic_disturbance+0xd0>
 8004414:	4c49      	ldr	r4, [pc, #292]	; (800453c <inv_check_magnetic_disturbance+0x2d0>)
 8004416:	e791      	b.n	800433c <inv_check_magnetic_disturbance+0xd0>
 8004418:	a806      	add	r0, sp, #24
 800441a:	f008 fe8c 	bl	800d136 <inv_get_gyro_sum_of_sqr>
 800441e:	f5b0 4fc8 	cmp.w	r0, #25600	; 0x6400
 8004422:	f8d6 3080 	ldr.w	r3, [r6, #128]	; 0x80
 8004426:	f4bf af49 	bcs.w	80042bc <inv_check_magnetic_disturbance+0x50>
 800442a:	e74b      	b.n	80042c4 <inv_check_magnetic_disturbance+0x58>
 800442c:	f8df a104 	ldr.w	sl, [pc, #260]	; 8004534 <inv_check_magnetic_disturbance+0x2c8>
 8004430:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004432:	f10a 0eac 	add.w	lr, sl, #172	; 0xac
 8004436:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800443a:	e88e 0007 	stmia.w	lr, {r0, r1, r2}
 800443e:	b9a3      	cbnz	r3, 800446a <inv_check_magnetic_disturbance+0x1fe>
 8004440:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004442:	b993      	cbnz	r3, 800446a <inv_check_magnetic_disturbance+0x1fe>
 8004444:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004446:	b983      	cbnz	r3, 800446a <inv_check_magnetic_disturbance+0x1fe>
 8004448:	f8da 2098 	ldr.w	r2, [sl, #152]	; 0x98
 800444c:	483c      	ldr	r0, [pc, #240]	; (8004540 <inv_check_magnetic_disturbance+0x2d4>)
 800444e:	493d      	ldr	r1, [pc, #244]	; (8004544 <inv_check_magnetic_disturbance+0x2d8>)
 8004450:	2a01      	cmp	r2, #1
 8004452:	f8ca 0000 	str.w	r0, [sl]
 8004456:	f8ca 1004 	str.w	r1, [sl, #4]
 800445a:	d07b      	beq.n	8004554 <inv_check_magnetic_disturbance+0x2e8>
 800445c:	4a3a      	ldr	r2, [pc, #232]	; (8004548 <inv_check_magnetic_disturbance+0x2dc>)
 800445e:	4b3b      	ldr	r3, [pc, #236]	; (800454c <inv_check_magnetic_disturbance+0x2e0>)
 8004460:	f8ca 2008 	str.w	r2, [sl, #8]
 8004464:	f8ca 300c 	str.w	r3, [sl, #12]
 8004468:	e78e      	b.n	8004388 <inv_check_magnetic_disturbance+0x11c>
 800446a:	4620      	mov	r0, r4
 800446c:	f7ff fe72 	bl	8004154 <Mag3ofNormalizedLong>
 8004470:	2100      	movs	r1, #0
 8004472:	4604      	mov	r4, r0
 8004474:	f002 fc66 	bl	8006d44 <__aeabi_fcmpeq>
 8004478:	2800      	cmp	r0, #0
 800447a:	d185      	bne.n	8004388 <inv_check_magnetic_disturbance+0x11c>
 800447c:	4620      	mov	r0, r4
 800447e:	4934      	ldr	r1, [pc, #208]	; (8004550 <inv_check_magnetic_disturbance+0x2e4>)
 8004480:	f002 f9c2 	bl	8006808 <__aeabi_fsub>
 8004484:	4601      	mov	r1, r0
 8004486:	f002 fac9 	bl	8006a1c <__aeabi_fmul>
 800448a:	f013 ffd9 	bl	8018440 <sqrtf>
 800448e:	4930      	ldr	r1, [pc, #192]	; (8004550 <inv_check_magnetic_disturbance+0x2e4>)
 8004490:	6068      	str	r0, [r5, #4]
 8004492:	4620      	mov	r0, r4
 8004494:	f002 f9ba 	bl	800680c <__addsf3>
 8004498:	4601      	mov	r1, r0
 800449a:	f002 fabf 	bl	8006a1c <__aeabi_fmul>
 800449e:	f013 ffcf 	bl	8018440 <sqrtf>
 80044a2:	6028      	str	r0, [r5, #0]
 80044a4:	980b      	ldr	r0, [sp, #44]	; 0x2c
 80044a6:	f002 fa65 	bl	8006974 <__aeabi_i2f>
 80044aa:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
 80044ae:	f002 fab5 	bl	8006a1c <__aeabi_fmul>
 80044b2:	4621      	mov	r1, r4
 80044b4:	f002 fb66 	bl	8006b84 <__aeabi_fdiv>
 80044b8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80044bc:	4604      	mov	r4, r0
 80044be:	f002 fc69 	bl	8006d94 <__aeabi_fcmpgt>
 80044c2:	b378      	cbz	r0, 8004524 <inv_check_magnetic_disturbance+0x2b8>
 80044c4:	f04f 547e 	mov.w	r4, #1065353216	; 0x3f800000
 80044c8:	4620      	mov	r0, r4
 80044ca:	f013 ff91 	bl	80183f0 <acosf>
 80044ce:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
 80044d2:	f002 f999 	bl	8006808 <__aeabi_fsub>
 80044d6:	60a8      	str	r0, [r5, #8]
 80044d8:	4620      	mov	r0, r4
 80044da:	f013 ff89 	bl	80183f0 <acosf>
 80044de:	f8d5 109c 	ldr.w	r1, [r5, #156]	; 0x9c
 80044e2:	f002 f993 	bl	800680c <__addsf3>
 80044e6:	2300      	movs	r3, #0
 80044e8:	60e8      	str	r0, [r5, #12]
 80044ea:	f8c5 308c 	str.w	r3, [r5, #140]	; 0x8c
 80044ee:	e74b      	b.n	8004388 <inv_check_magnetic_disturbance+0x11c>
 80044f0:	a806      	add	r0, sp, #24
 80044f2:	f008 fc43 	bl	800cd7c <inv_get_gyro>
 80044f6:	e6d2      	b.n	800429e <inv_check_magnetic_disturbance+0x32>
 80044f8:	f8d4 0090 	ldr.w	r0, [r4, #144]	; 0x90
 80044fc:	4639      	mov	r1, r7
 80044fe:	f7ff fdab 	bl	8004058 <inv_track_dip_angle>
 8004502:	e72f      	b.n	8004364 <inv_check_magnetic_disturbance+0xf8>
 8004504:	f104 0128 	add.w	r1, r4, #40	; 0x28
 8004508:	2230      	movs	r2, #48	; 0x30
 800450a:	f104 0018 	add.w	r0, r4, #24
 800450e:	6623      	str	r3, [r4, #96]	; 0x60
 8004510:	f010 fdf9 	bl	8015106 <memmove>
 8004514:	f104 0048 	add.w	r0, r4, #72	; 0x48
 8004518:	f104 0158 	add.w	r1, r4, #88	; 0x58
 800451c:	f009 fdc0 	bl	800e0a0 <inv_get_compass_correction>
 8004520:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8004522:	e6af      	b.n	8004284 <inv_check_magnetic_disturbance+0x18>
 8004524:	4620      	mov	r0, r4
 8004526:	4905      	ldr	r1, [pc, #20]	; (800453c <inv_check_magnetic_disturbance+0x2d0>)
 8004528:	f002 fc16 	bl	8006d58 <__aeabi_fcmplt>
 800452c:	2800      	cmp	r0, #0
 800452e:	d0cb      	beq.n	80044c8 <inv_check_magnetic_disturbance+0x25c>
 8004530:	4c02      	ldr	r4, [pc, #8]	; (800453c <inv_check_magnetic_disturbance+0x2d0>)
 8004532:	e7c9      	b.n	80044c8 <inv_check_magnetic_disturbance+0x25c>
 8004534:	20000504 	.word	0x20000504
 8004538:	2000055c 	.word	0x2000055c
 800453c:	bf800000 	.word	0xbf800000
 8004540:	42700000 	.word	0x42700000
 8004544:	41f00000 	.word	0x41f00000
 8004548:	c2b40000 	.word	0xc2b40000
 800454c:	42b40000 	.word	0x42b40000
 8004550:	41200000 	.word	0x41200000
 8004554:	f8da 40a8 	ldr.w	r4, [sl, #168]	; 0xa8
 8004558:	f8da b09c 	ldr.w	fp, [sl, #156]	; 0x9c
 800455c:	4620      	mov	r0, r4
 800455e:	4659      	mov	r1, fp
 8004560:	9301      	str	r3, [sp, #4]
 8004562:	f002 f951 	bl	8006808 <__aeabi_fsub>
 8004566:	4659      	mov	r1, fp
 8004568:	f8ca 0008 	str.w	r0, [sl, #8]
 800456c:	4620      	mov	r0, r4
 800456e:	f002 f94d 	bl	800680c <__addsf3>
 8004572:	9b01      	ldr	r3, [sp, #4]
 8004574:	f8ca 000c 	str.w	r0, [sl, #12]
 8004578:	f8ca 3098 	str.w	r3, [sl, #152]	; 0x98
 800457c:	e704      	b.n	8004388 <inv_check_magnetic_disturbance+0x11c>
 800457e:	bf00      	nop

08004580 <inv_magnetic_disturbance_process>:
 8004580:	b570      	push	{r4, r5, r6, lr}
 8004582:	4604      	mov	r4, r0
 8004584:	b088      	sub	sp, #32
 8004586:	a801      	add	r0, sp, #4
 8004588:	f009 fe08 	bl	800e19c <inv_get_gravity>
 800458c:	f8d4 30c0 	ldr.w	r3, [r4, #192]	; 0xc0
 8004590:	f8d4 50c4 	ldr.w	r5, [r4, #196]	; 0xc4
 8004594:	a804      	add	r0, sp, #16
 8004596:	1b5d      	subs	r5, r3, r5
 8004598:	f009 fe4e 	bl	800e238 <inv_get_6axis_quaternion>
 800459c:	4606      	mov	r6, r0
 800459e:	a904      	add	r1, sp, #16
 80045a0:	f104 02a0 	add.w	r2, r4, #160	; 0xa0
 80045a4:	ab01      	add	r3, sp, #4
 80045a6:	4628      	mov	r0, r5
 80045a8:	f7ff fe60 	bl	800426c <inv_check_magnetic_disturbance>
 80045ac:	f007 ffc0 	bl	800c530 <inv_set_compass_disturbance>
 80045b0:	4630      	mov	r0, r6
 80045b2:	b008      	add	sp, #32
 80045b4:	bd70      	pop	{r4, r5, r6, pc}
 80045b6:	bf00      	nop

080045b8 <inv_get_magnetic_disturbance_state>:
 80045b8:	4b01      	ldr	r3, [pc, #4]	; (80045c0 <inv_get_magnetic_disturbance_state+0x8>)
 80045ba:	6f58      	ldr	r0, [r3, #116]	; 0x74
 80045bc:	4770      	bx	lr
 80045be:	bf00      	nop
 80045c0:	20000504 	.word	0x20000504
 80045c4:	00000000 	.word	0x00000000

080045c8 <inv_normalize_quat>:
 80045c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80045cc:	4604      	mov	r4, r0
 80045ce:	6800      	ldr	r0, [r0, #0]
 80045d0:	460d      	mov	r5, r1
 80045d2:	f002 f9cf 	bl	8006974 <__aeabi_i2f>
 80045d6:	4606      	mov	r6, r0
 80045d8:	6860      	ldr	r0, [r4, #4]
 80045da:	f002 f9cb 	bl	8006974 <__aeabi_i2f>
 80045de:	4681      	mov	r9, r0
 80045e0:	68a0      	ldr	r0, [r4, #8]
 80045e2:	f002 f9c7 	bl	8006974 <__aeabi_i2f>
 80045e6:	4680      	mov	r8, r0
 80045e8:	68e0      	ldr	r0, [r4, #12]
 80045ea:	f002 f9c3 	bl	8006974 <__aeabi_i2f>
 80045ee:	4631      	mov	r1, r6
 80045f0:	4607      	mov	r7, r0
 80045f2:	4630      	mov	r0, r6
 80045f4:	f002 fa12 	bl	8006a1c <__aeabi_fmul>
 80045f8:	4649      	mov	r1, r9
 80045fa:	4606      	mov	r6, r0
 80045fc:	4648      	mov	r0, r9
 80045fe:	f002 fa0d 	bl	8006a1c <__aeabi_fmul>
 8004602:	4601      	mov	r1, r0
 8004604:	4630      	mov	r0, r6
 8004606:	f002 f901 	bl	800680c <__addsf3>
 800460a:	4641      	mov	r1, r8
 800460c:	4606      	mov	r6, r0
 800460e:	4640      	mov	r0, r8
 8004610:	f002 fa04 	bl	8006a1c <__aeabi_fmul>
 8004614:	4601      	mov	r1, r0
 8004616:	4630      	mov	r0, r6
 8004618:	f002 f8f8 	bl	800680c <__addsf3>
 800461c:	4639      	mov	r1, r7
 800461e:	4606      	mov	r6, r0
 8004620:	4638      	mov	r0, r7
 8004622:	f002 f9fb 	bl	8006a1c <__aeabi_fmul>
 8004626:	4601      	mov	r1, r0
 8004628:	4630      	mov	r0, r6
 800462a:	f002 f8ef 	bl	800680c <__addsf3>
 800462e:	2100      	movs	r1, #0
 8004630:	4606      	mov	r6, r0
 8004632:	f002 fb9b 	bl	8006d6c <__aeabi_fcmple>
 8004636:	2800      	cmp	r0, #0
 8004638:	d132      	bne.n	80046a0 <inv_normalize_quat+0xd8>
 800463a:	4630      	mov	r0, r6
 800463c:	f013 ff00 	bl	8018440 <sqrtf>
 8004640:	4601      	mov	r1, r0
 8004642:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8004646:	f002 fa9d 	bl	8006b84 <__aeabi_fdiv>
 800464a:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 800464e:	f002 f9e5 	bl	8006a1c <__aeabi_fmul>
 8004652:	4606      	mov	r6, r0
 8004654:	6820      	ldr	r0, [r4, #0]
 8004656:	f002 f98d 	bl	8006974 <__aeabi_i2f>
 800465a:	4631      	mov	r1, r6
 800465c:	f002 f9de 	bl	8006a1c <__aeabi_fmul>
 8004660:	f002 fbb8 	bl	8006dd4 <__aeabi_f2iz>
 8004664:	6028      	str	r0, [r5, #0]
 8004666:	6860      	ldr	r0, [r4, #4]
 8004668:	f002 f984 	bl	8006974 <__aeabi_i2f>
 800466c:	4631      	mov	r1, r6
 800466e:	f002 f9d5 	bl	8006a1c <__aeabi_fmul>
 8004672:	f002 fbaf 	bl	8006dd4 <__aeabi_f2iz>
 8004676:	6068      	str	r0, [r5, #4]
 8004678:	68a0      	ldr	r0, [r4, #8]
 800467a:	f002 f97b 	bl	8006974 <__aeabi_i2f>
 800467e:	4631      	mov	r1, r6
 8004680:	f002 f9cc 	bl	8006a1c <__aeabi_fmul>
 8004684:	f002 fba6 	bl	8006dd4 <__aeabi_f2iz>
 8004688:	60a8      	str	r0, [r5, #8]
 800468a:	68e0      	ldr	r0, [r4, #12]
 800468c:	f002 f972 	bl	8006974 <__aeabi_i2f>
 8004690:	4631      	mov	r1, r6
 8004692:	f002 f9c3 	bl	8006a1c <__aeabi_fmul>
 8004696:	f002 fb9d 	bl	8006dd4 <__aeabi_f2iz>
 800469a:	60e8      	str	r0, [r5, #12]
 800469c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046a0:	2300      	movs	r3, #0
 80046a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80046a6:	e885 000c 	stmia.w	r5, {r2, r3}
 80046aa:	60ab      	str	r3, [r5, #8]
 80046ac:	60eb      	str	r3, [r5, #12]
 80046ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80046b2:	bf00      	nop

080046b4 <inv_start_quaternion>:
 80046b4:	b508      	push	{r3, lr}
 80046b6:	4b08      	ldr	r3, [pc, #32]	; (80046d8 <inv_start_quaternion+0x24>)
 80046b8:	4908      	ldr	r1, [pc, #32]	; (80046dc <inv_start_quaternion+0x28>)
 80046ba:	6818      	ldr	r0, [r3, #0]
 80046bc:	2208      	movs	r2, #8
 80046be:	f010 fd06 	bl	80150ce <memcmp>
 80046c2:	b108      	cbz	r0, 80046c8 <inv_start_quaternion+0x14>
 80046c4:	2032      	movs	r0, #50	; 0x32
 80046c6:	bd08      	pop	{r3, pc}
 80046c8:	4805      	ldr	r0, [pc, #20]	; (80046e0 <inv_start_quaternion+0x2c>)
 80046ca:	21c8      	movs	r1, #200	; 0xc8
 80046cc:	2213      	movs	r2, #19
 80046ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80046d2:	f008 b931 	b.w	800c938 <inv_register_data_cb>
 80046d6:	bf00      	nop
 80046d8:	20000010 	.word	0x20000010
 80046dc:	0801c400 	.word	0x0801c400
 80046e0:	08004f9d 	.word	0x08004f9d

080046e4 <inv_generate_gyro_quaternion.part.1>:
 80046e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80046e6:	6986      	ldr	r6, [r0, #24]
 80046e8:	b089      	sub	sp, #36	; 0x24
 80046ea:	ea86 73e6 	eor.w	r3, r6, r6, asr #31
 80046ee:	eba3 73e6 	sub.w	r3, r3, r6, asr #31
 80046f2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80046f6:	da5c      	bge.n	80047b2 <inv_generate_gyro_quaternion.part.1+0xce>
 80046f8:	69c3      	ldr	r3, [r0, #28]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	bfb8      	it	lt
 80046fe:	425b      	neglt	r3, r3
 8004700:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004704:	db5d      	blt.n	80047c2 <inv_generate_gyro_quaternion.part.1+0xde>
 8004706:	f5b3 0fc8 	cmp.w	r3, #6553600	; 0x640000
 800470a:	dd71      	ble.n	80047f0 <inv_generate_gyro_quaternion.part.1+0x10c>
 800470c:	4d3c      	ldr	r5, [pc, #240]	; (8004800 <inv_generate_gyro_quaternion.part.1+0x11c>)
 800470e:	2303      	movs	r3, #3
 8004710:	63ab      	str	r3, [r5, #56]	; 0x38
 8004712:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8004714:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 8004716:	4604      	mov	r4, r0
 8004718:	429a      	cmp	r2, r3
 800471a:	4f39      	ldr	r7, [pc, #228]	; (8004800 <inv_generate_gyro_quaternion.part.1+0x11c>)
 800471c:	d06a      	beq.n	80047f4 <inv_generate_gyro_quaternion.part.1+0x110>
 800471e:	4618      	mov	r0, r3
 8004720:	637b      	str	r3, [r7, #52]	; 0x34
 8004722:	f002 f927 	bl	8006974 <__aeabi_i2f>
 8004726:	4937      	ldr	r1, [pc, #220]	; (8004804 <inv_generate_gyro_quaternion.part.1+0x120>)
 8004728:	f002 fa2c 	bl	8006b84 <__aeabi_fdiv>
 800472c:	f04f 419c 	mov.w	r1, #1308622848	; 0x4e000000
 8004730:	f002 f974 	bl	8006a1c <__aeabi_fmul>
 8004734:	f001 fcc4 	bl	80060c0 <__aeabi_f2d>
 8004738:	a32f      	add	r3, pc, #188	; (adr r3, 80047f8 <inv_generate_gyro_quaternion.part.1+0x114>)
 800473a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800473e:	f001 fd17 	bl	8006170 <__aeabi_dmul>
 8004742:	2200      	movs	r2, #0
 8004744:	4b30      	ldr	r3, [pc, #192]	; (8004808 <inv_generate_gyro_quaternion.part.1+0x124>)
 8004746:	f001 fd13 	bl	8006170 <__aeabi_dmul>
 800474a:	2200      	movs	r2, #0
 800474c:	4b2f      	ldr	r3, [pc, #188]	; (800480c <inv_generate_gyro_quaternion.part.1+0x128>)
 800474e:	f001 fe39 	bl	80063c4 <__aeabi_ddiv>
 8004752:	f001 ffbd 	bl	80066d0 <__aeabi_d2iz>
 8004756:	4601      	mov	r1, r0
 8004758:	6338      	str	r0, [r7, #48]	; 0x30
 800475a:	2300      	movs	r3, #0
 800475c:	4630      	mov	r0, r6
 800475e:	9300      	str	r3, [sp, #0]
 8004760:	f008 fd38 	bl	800d1d4 <inv_q30_mult>
 8004764:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8004766:	9001      	str	r0, [sp, #4]
 8004768:	69e0      	ldr	r0, [r4, #28]
 800476a:	f008 fd33 	bl	800d1d4 <inv_q30_mult>
 800476e:	6b29      	ldr	r1, [r5, #48]	; 0x30
 8004770:	9002      	str	r0, [sp, #8]
 8004772:	6a20      	ldr	r0, [r4, #32]
 8004774:	f008 fd2e 	bl	800d1d4 <inv_q30_mult>
 8004778:	aa04      	add	r2, sp, #16
 800477a:	9003      	str	r0, [sp, #12]
 800477c:	4669      	mov	r1, sp
 800477e:	4820      	ldr	r0, [pc, #128]	; (8004800 <inv_generate_gyro_quaternion.part.1+0x11c>)
 8004780:	f008 fd54 	bl	800d22c <inv_q_mult>
 8004784:	9d04      	ldr	r5, [sp, #16]
 8004786:	9c05      	ldr	r4, [sp, #20]
 8004788:	9a06      	ldr	r2, [sp, #24]
 800478a:	9b07      	ldr	r3, [sp, #28]
 800478c:	481c      	ldr	r0, [pc, #112]	; (8004800 <inv_generate_gyro_quaternion.part.1+0x11c>)
 800478e:	019b      	lsls	r3, r3, #6
 8004790:	a904      	add	r1, sp, #16
 8004792:	01ae      	lsls	r6, r5, #6
 8004794:	01a5      	lsls	r5, r4, #6
 8004796:	0194      	lsls	r4, r2, #6
 8004798:	4602      	mov	r2, r0
 800479a:	9307      	str	r3, [sp, #28]
 800479c:	9604      	str	r6, [sp, #16]
 800479e:	9505      	str	r5, [sp, #20]
 80047a0:	9406      	str	r4, [sp, #24]
 80047a2:	f008 fe0c 	bl	800d3be <inv_q_add>
 80047a6:	4816      	ldr	r0, [pc, #88]	; (8004800 <inv_generate_gyro_quaternion.part.1+0x11c>)
 80047a8:	4601      	mov	r1, r0
 80047aa:	f7ff ff0d 	bl	80045c8 <inv_normalize_quat>
 80047ae:	b009      	add	sp, #36	; 0x24
 80047b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047b2:	f5b3 0fc8 	cmp.w	r3, #6553600	; 0x640000
 80047b6:	dca9      	bgt.n	800470c <inv_generate_gyro_quaternion.part.1+0x28>
 80047b8:	69c3      	ldr	r3, [r0, #28]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	bfb8      	it	lt
 80047be:	425b      	neglt	r3, r3
 80047c0:	e7a1      	b.n	8004706 <inv_generate_gyro_quaternion.part.1+0x22>
 80047c2:	6a03      	ldr	r3, [r0, #32]
 80047c4:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80047c8:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80047cc:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 80047d0:	db09      	blt.n	80047e6 <inv_generate_gyro_quaternion.part.1+0x102>
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	bfb8      	it	lt
 80047d6:	425b      	neglt	r3, r3
 80047d8:	f5b3 0fc8 	cmp.w	r3, #6553600	; 0x640000
 80047dc:	dc96      	bgt.n	800470c <inv_generate_gyro_quaternion.part.1+0x28>
 80047de:	4d08      	ldr	r5, [pc, #32]	; (8004800 <inv_generate_gyro_quaternion.part.1+0x11c>)
 80047e0:	2302      	movs	r3, #2
 80047e2:	63ab      	str	r3, [r5, #56]	; 0x38
 80047e4:	e795      	b.n	8004712 <inv_generate_gyro_quaternion.part.1+0x2e>
 80047e6:	4b06      	ldr	r3, [pc, #24]	; (8004800 <inv_generate_gyro_quaternion.part.1+0x11c>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	639a      	str	r2, [r3, #56]	; 0x38
 80047ec:	b009      	add	sp, #36	; 0x24
 80047ee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047f0:	6a03      	ldr	r3, [r0, #32]
 80047f2:	e7ee      	b.n	80047d2 <inv_generate_gyro_quaternion.part.1+0xee>
 80047f4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80047f6:	e7b0      	b.n	800475a <inv_generate_gyro_quaternion.part.1+0x76>
 80047f8:	54442d18 	.word	0x54442d18
 80047fc:	400921fb 	.word	0x400921fb
 8004800:	200005bc 	.word	0x200005bc
 8004804:	49742400 	.word	0x49742400
 8004808:	40700000 	.word	0x40700000
 800480c:	40668000 	.word	0x40668000

08004810 <inv_generate_gyro_quaternion>:
 8004810:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8004812:	065b      	lsls	r3, r3, #25
 8004814:	d500      	bpl.n	8004818 <inv_generate_gyro_quaternion+0x8>
 8004816:	e765      	b.n	80046e4 <inv_generate_gyro_quaternion.part.1>
 8004818:	4770      	bx	lr
 800481a:	bf00      	nop

0800481c <inv_set_quaternion>:
 800481c:	b530      	push	{r4, r5, lr}
 800481e:	4605      	mov	r5, r0
 8004820:	4c09      	ldr	r4, [pc, #36]	; (8004848 <inv_set_quaternion+0x2c>)
 8004822:	b085      	sub	sp, #20
 8004824:	4620      	mov	r0, r4
 8004826:	4669      	mov	r1, sp
 8004828:	f008 fdf9 	bl	800d41e <inv_q_invert>
 800482c:	4628      	mov	r0, r5
 800482e:	4669      	mov	r1, sp
 8004830:	f104 0220 	add.w	r2, r4, #32
 8004834:	f008 fcfa 	bl	800d22c <inv_q_mult>
 8004838:	6828      	ldr	r0, [r5, #0]
 800483a:	6869      	ldr	r1, [r5, #4]
 800483c:	68aa      	ldr	r2, [r5, #8]
 800483e:	68eb      	ldr	r3, [r5, #12]
 8004840:	3410      	adds	r4, #16
 8004842:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8004844:	b005      	add	sp, #20
 8004846:	bd30      	pop	{r4, r5, pc}
 8004848:	200005bc 	.word	0x200005bc

0800484c <inv_generate_accel_gyro_quaternion>:
 800484c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004850:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8004852:	b09d      	sub	sp, #116	; 0x74
 8004854:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004858:	2b40      	cmp	r3, #64	; 0x40
 800485a:	4604      	mov	r4, r0
 800485c:	f000 8220 	beq.w	8004ca0 <inv_generate_accel_gyro_quaternion+0x454>
 8004860:	f8d0 1120 	ldr.w	r1, [r0, #288]	; 0x120
 8004864:	4e87      	ldr	r6, [pc, #540]	; (8004a84 <inv_generate_accel_gyro_quaternion+0x238>)
 8004866:	f001 0350 	and.w	r3, r1, #80	; 0x50
 800486a:	2b40      	cmp	r3, #64	; 0x40
 800486c:	f000 82d3 	beq.w	8004e16 <inv_generate_accel_gyro_quaternion+0x5ca>
 8004870:	05cd      	lsls	r5, r1, #23
 8004872:	f100 8115 	bmi.w	8004aa0 <inv_generate_accel_gyro_quaternion+0x254>
 8004876:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8004878:	0659      	lsls	r1, r3, #25
 800487a:	f100 81e8 	bmi.w	8004c4e <inv_generate_accel_gyro_quaternion+0x402>
 800487e:	4d81      	ldr	r5, [pc, #516]	; (8004a84 <inv_generate_accel_gyro_quaternion+0x238>)
 8004880:	f105 0210 	add.w	r2, r5, #16
 8004884:	f105 0020 	add.w	r0, r5, #32
 8004888:	4629      	mov	r1, r5
 800488a:	f008 fccf 	bl	800d22c <inv_q_mult>
 800488e:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8004890:	065a      	lsls	r2, r3, #25
 8004892:	d556      	bpl.n	8004942 <inv_generate_accel_gyro_quaternion+0xf6>
 8004894:	f8d4 2120 	ldr.w	r2, [r4, #288]	; 0x120
 8004898:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800489a:	4313      	orrs	r3, r2
 800489c:	05db      	lsls	r3, r3, #23
 800489e:	d554      	bpl.n	800494a <inv_generate_accel_gyro_quaternion+0xfe>
 80048a0:	f104 015c 	add.w	r1, r4, #92	; 0x5c
 80048a4:	aa10      	add	r2, sp, #64	; 0x40
 80048a6:	f105 0010 	add.w	r0, r5, #16
 80048aa:	f008 fddb 	bl	800d464 <inv_q_rotate>
 80048ae:	6e22      	ldr	r2, [r4, #96]	; 0x60
 80048b0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80048b2:	fb82 2302 	smull	r2, r3, r2, r2
 80048b6:	fbc1 2301 	smlal	r2, r3, r1, r1
 80048ba:	6e61      	ldr	r1, [r4, #100]	; 0x64
 80048bc:	f06f 4840 	mvn.w	r8, #3221225472	; 0xc0000000
 80048c0:	fbc1 2301 	smlal	r2, r3, r1, r1
 80048c4:	f04f 0902 	mov.w	r9, #2
 80048c8:	4590      	cmp	r8, r2
 80048ca:	eb79 0303 	sbcs.w	r3, r9, r3
 80048ce:	f2c0 82af 	blt.w	8004e30 <inv_generate_accel_gyro_quaternion+0x5e4>
 80048d2:	6bb3      	ldr	r3, [r6, #56]	; 0x38
 80048d4:	2b04      	cmp	r3, #4
 80048d6:	f000 82be 	beq.w	8004e56 <inv_generate_accel_gyro_quaternion+0x60a>
 80048da:	1e9a      	subs	r2, r3, #2
 80048dc:	2a01      	cmp	r2, #1
 80048de:	f240 81ba 	bls.w	8004c56 <inv_generate_accel_gyro_quaternion+0x40a>
 80048e2:	2b01      	cmp	r3, #1
 80048e4:	f000 831e 	beq.w	8004f24 <inv_generate_accel_gyro_quaternion+0x6d8>
 80048e8:	2401      	movs	r4, #1
 80048ea:	4b67      	ldr	r3, [pc, #412]	; (8004a88 <inv_generate_accel_gyro_quaternion+0x23c>)
 80048ec:	00a4      	lsls	r4, r4, #2
 80048ee:	fb03 f404 	mul.w	r4, r3, r4
 80048f2:	9811      	ldr	r0, [sp, #68]	; 0x44
 80048f4:	2500      	movs	r5, #0
 80048f6:	4621      	mov	r1, r4
 80048f8:	0280      	lsls	r0, r0, #10
 80048fa:	9514      	str	r5, [sp, #80]	; 0x50
 80048fc:	f008 fc6a 	bl	800d1d4 <inv_q30_mult>
 8004900:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004902:	9015      	str	r0, [sp, #84]	; 0x54
 8004904:	4258      	negs	r0, r3
 8004906:	4621      	mov	r1, r4
 8004908:	0280      	lsls	r0, r0, #10
 800490a:	f008 fc63 	bl	800d1d4 <inv_q30_mult>
 800490e:	aa18      	add	r2, sp, #96	; 0x60
 8004910:	9016      	str	r0, [sp, #88]	; 0x58
 8004912:	495e      	ldr	r1, [pc, #376]	; (8004a8c <inv_generate_accel_gyro_quaternion+0x240>)
 8004914:	a814      	add	r0, sp, #80	; 0x50
 8004916:	9517      	str	r5, [sp, #92]	; 0x5c
 8004918:	f008 fc88 	bl	800d22c <inv_q_mult>
 800491c:	485b      	ldr	r0, [pc, #364]	; (8004a8c <inv_generate_accel_gyro_quaternion+0x240>)
 800491e:	a918      	add	r1, sp, #96	; 0x60
 8004920:	4602      	mov	r2, r0
 8004922:	f008 fd4c 	bl	800d3be <inv_q_add>
 8004926:	4859      	ldr	r0, [pc, #356]	; (8004a8c <inv_generate_accel_gyro_quaternion+0x240>)
 8004928:	4601      	mov	r1, r0
 800492a:	f7ff fe4d 	bl	80045c8 <inv_normalize_quat>
 800492e:	4669      	mov	r1, sp
 8004930:	4854      	ldr	r0, [pc, #336]	; (8004a84 <inv_generate_accel_gyro_quaternion+0x238>)
 8004932:	f008 fd74 	bl	800d41e <inv_q_invert>
 8004936:	4855      	ldr	r0, [pc, #340]	; (8004a8c <inv_generate_accel_gyro_quaternion+0x240>)
 8004938:	4669      	mov	r1, sp
 800493a:	f100 0210 	add.w	r2, r0, #16
 800493e:	f008 fc75 	bl	800d22c <inv_q_mult>
 8004942:	2000      	movs	r0, #0
 8004944:	b01d      	add	sp, #116	; 0x74
 8004946:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800494a:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 800494c:	f002 f812 	bl	8006974 <__aeabi_i2f>
 8004950:	4607      	mov	r7, r0
 8004952:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8004954:	f002 f80e 	bl	8006974 <__aeabi_i2f>
 8004958:	4681      	mov	r9, r0
 800495a:	6e60      	ldr	r0, [r4, #100]	; 0x64
 800495c:	f002 f80a 	bl	8006974 <__aeabi_i2f>
 8004960:	4639      	mov	r1, r7
 8004962:	4680      	mov	r8, r0
 8004964:	4638      	mov	r0, r7
 8004966:	f002 f859 	bl	8006a1c <__aeabi_fmul>
 800496a:	4649      	mov	r1, r9
 800496c:	4607      	mov	r7, r0
 800496e:	4648      	mov	r0, r9
 8004970:	f002 f854 	bl	8006a1c <__aeabi_fmul>
 8004974:	4601      	mov	r1, r0
 8004976:	4638      	mov	r0, r7
 8004978:	f001 ff48 	bl	800680c <__addsf3>
 800497c:	4641      	mov	r1, r8
 800497e:	4607      	mov	r7, r0
 8004980:	4640      	mov	r0, r8
 8004982:	f002 f84b 	bl	8006a1c <__aeabi_fmul>
 8004986:	4601      	mov	r1, r0
 8004988:	4638      	mov	r0, r7
 800498a:	f001 ff3f 	bl	800680c <__addsf3>
 800498e:	f8d4 806c 	ldr.w	r8, [r4, #108]	; 0x6c
 8004992:	f013 fd55 	bl	8018440 <sqrtf>
 8004996:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 800499a:	4607      	mov	r7, r0
 800499c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 80049a0:	f002 f9f8 	bl	8006d94 <__aeabi_fcmpgt>
 80049a4:	2800      	cmp	r0, #0
 80049a6:	d0c2      	beq.n	800492e <inv_generate_accel_gyro_quaternion+0xe2>
 80049a8:	6928      	ldr	r0, [r5, #16]
 80049aa:	f001 ffe3 	bl	8006974 <__aeabi_i2f>
 80049ae:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 80049b2:	f002 f833 	bl	8006a1c <__aeabi_fmul>
 80049b6:	9018      	str	r0, [sp, #96]	; 0x60
 80049b8:	6968      	ldr	r0, [r5, #20]
 80049ba:	f001 ffdb 	bl	8006974 <__aeabi_i2f>
 80049be:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 80049c2:	f002 f82b 	bl	8006a1c <__aeabi_fmul>
 80049c6:	9019      	str	r0, [sp, #100]	; 0x64
 80049c8:	69a8      	ldr	r0, [r5, #24]
 80049ca:	f001 ffd3 	bl	8006974 <__aeabi_i2f>
 80049ce:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 80049d2:	f002 f823 	bl	8006a1c <__aeabi_fmul>
 80049d6:	901a      	str	r0, [sp, #104]	; 0x68
 80049d8:	69e8      	ldr	r0, [r5, #28]
 80049da:	f001 ffcb 	bl	8006974 <__aeabi_i2f>
 80049de:	f04f 5142 	mov.w	r1, #813694976	; 0x30800000
 80049e2:	f002 f81b 	bl	8006a1c <__aeabi_fmul>
 80049e6:	2300      	movs	r3, #0
 80049e8:	901b      	str	r0, [sp, #108]	; 0x6c
 80049ea:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 80049ec:	9314      	str	r3, [sp, #80]	; 0x50
 80049ee:	f001 ffc1 	bl	8006974 <__aeabi_i2f>
 80049f2:	4639      	mov	r1, r7
 80049f4:	f002 f8c6 	bl	8006b84 <__aeabi_fdiv>
 80049f8:	9015      	str	r0, [sp, #84]	; 0x54
 80049fa:	6e20      	ldr	r0, [r4, #96]	; 0x60
 80049fc:	f001 ffba 	bl	8006974 <__aeabi_i2f>
 8004a00:	4639      	mov	r1, r7
 8004a02:	f002 f8bf 	bl	8006b84 <__aeabi_fdiv>
 8004a06:	9016      	str	r0, [sp, #88]	; 0x58
 8004a08:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8004a0a:	f001 ffb3 	bl	8006974 <__aeabi_i2f>
 8004a0e:	4639      	mov	r1, r7
 8004a10:	f002 f8b8 	bl	8006b84 <__aeabi_fdiv>
 8004a14:	ad18      	add	r5, sp, #96	; 0x60
 8004a16:	aa04      	add	r2, sp, #16
 8004a18:	9017      	str	r0, [sp, #92]	; 0x5c
 8004a1a:	a914      	add	r1, sp, #80	; 0x50
 8004a1c:	4628      	mov	r0, r5
 8004a1e:	f008 fd54 	bl	800d4ca <inv_q_multf>
 8004a22:	4628      	mov	r0, r5
 8004a24:	a90c      	add	r1, sp, #48	; 0x30
 8004a26:	f009 f85c 	bl	800dae2 <inv_q_invertf>
 8004a2a:	aa08      	add	r2, sp, #32
 8004a2c:	a804      	add	r0, sp, #16
 8004a2e:	a90c      	add	r1, sp, #48	; 0x30
 8004a30:	f008 fd4b 	bl	800d4ca <inv_q_multf>
 8004a34:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8004a36:	9c09      	ldr	r4, [sp, #36]	; 0x24
 8004a38:	4639      	mov	r1, r7
 8004a3a:	4638      	mov	r0, r7
 8004a3c:	f001 ffee 	bl	8006a1c <__aeabi_fmul>
 8004a40:	4621      	mov	r1, r4
 8004a42:	4681      	mov	r9, r0
 8004a44:	4620      	mov	r0, r4
 8004a46:	f001 ffe9 	bl	8006a1c <__aeabi_fmul>
 8004a4a:	4601      	mov	r1, r0
 8004a4c:	4648      	mov	r0, r9
 8004a4e:	f001 fedd 	bl	800680c <__addsf3>
 8004a52:	490f      	ldr	r1, [pc, #60]	; (8004a90 <inv_generate_accel_gyro_quaternion+0x244>)
 8004a54:	4681      	mov	r9, r0
 8004a56:	f002 f97f 	bl	8006d58 <__aeabi_fcmplt>
 8004a5a:	2800      	cmp	r0, #0
 8004a5c:	f040 8203 	bne.w	8004e66 <inv_generate_accel_gyro_quaternion+0x61a>
 8004a60:	4648      	mov	r0, r9
 8004a62:	490c      	ldr	r1, [pc, #48]	; (8004a94 <inv_generate_accel_gyro_quaternion+0x248>)
 8004a64:	f002 f978 	bl	8006d58 <__aeabi_fcmplt>
 8004a68:	2800      	cmp	r0, #0
 8004a6a:	f040 826f 	bne.w	8004f4c <inv_generate_accel_gyro_quaternion+0x700>
 8004a6e:	4648      	mov	r0, r9
 8004a70:	4909      	ldr	r1, [pc, #36]	; (8004a98 <inv_generate_accel_gyro_quaternion+0x24c>)
 8004a72:	f002 f971 	bl	8006d58 <__aeabi_fcmplt>
 8004a76:	2800      	cmp	r0, #0
 8004a78:	f040 8248 	bne.w	8004f0c <inv_generate_accel_gyro_quaternion+0x6c0>
 8004a7c:	f8df 901c 	ldr.w	r9, [pc, #28]	; 8004a9c <inv_generate_accel_gyro_quaternion+0x250>
 8004a80:	e1f3      	b.n	8004e6a <inv_generate_accel_gyro_quaternion+0x61e>
 8004a82:	bf00      	nop
 8004a84:	200005bc 	.word	0x200005bc
 8004a88:	00c49ba6 	.word	0x00c49ba6
 8004a8c:	200005cc 	.word	0x200005cc
 8004a90:	3951b717 	.word	0x3951b717
 8004a94:	3c23d70a 	.word	0x3c23d70a
 8004a98:	3e4ccccd 	.word	0x3e4ccccd
 8004a9c:	3ecccccd 	.word	0x3ecccccd
 8004aa0:	0648      	lsls	r0, r1, #25
 8004aa2:	f57f aeec 	bpl.w	800487e <inv_generate_accel_gyro_quaternion+0x32>
 8004aa6:	f8d4 012c 	ldr.w	r0, [r4, #300]	; 0x12c
 8004aaa:	4b73      	ldr	r3, [pc, #460]	; (8004c78 <inv_generate_accel_gyro_quaternion+0x42c>)
 8004aac:	f8d4 2110 	ldr.w	r2, [r4, #272]	; 0x110
 8004ab0:	fb03 f300 	mul.w	r3, r3, r0
 8004ab4:	6835      	ldr	r5, [r6, #0]
 8004ab6:	4871      	ldr	r0, [pc, #452]	; (8004c7c <inv_generate_accel_gyro_quaternion+0x430>)
 8004ab8:	1b52      	subs	r2, r2, r5
 8004aba:	429a      	cmp	r2, r3
 8004abc:	bfcc      	ite	gt
 8004abe:	2303      	movgt	r3, #3
 8004ac0:	2302      	movle	r3, #2
 8004ac2:	f411 7100 	ands.w	r1, r1, #512	; 0x200
 8004ac6:	6383      	str	r3, [r0, #56]	; 0x38
 8004ac8:	f040 81c7 	bne.w	8004e5a <inv_generate_accel_gyro_quaternion+0x60e>
 8004acc:	af10      	add	r7, sp, #64	; 0x40
 8004ace:	4d6b      	ldr	r5, [pc, #428]	; (8004c7c <inv_generate_accel_gyro_quaternion+0x430>)
 8004ad0:	4638      	mov	r0, r7
 8004ad2:	f007 fdf5 	bl	800c6c0 <inv_get_gyro_bias>
 8004ad6:	4638      	mov	r0, r7
 8004ad8:	f105 013c 	add.w	r1, r5, #60	; 0x3c
 8004adc:	220c      	movs	r2, #12
 8004ade:	f010 faf6 	bl	80150ce <memcmp>
 8004ae2:	b928      	cbnz	r0, 8004af0 <inv_generate_accel_gyro_quaternion+0x2a4>
 8004ae4:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8004ae6:	f8d4 2128 	ldr.w	r2, [r4, #296]	; 0x128
 8004aea:	429a      	cmp	r2, r3
 8004aec:	f000 8241 	beq.w	8004f72 <inv_generate_accel_gyro_quaternion+0x726>
 8004af0:	ad18      	add	r5, sp, #96	; 0x60
 8004af2:	462b      	mov	r3, r5
 8004af4:	463a      	mov	r2, r7
 8004af6:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8004af8:	8820      	ldrh	r0, [r4, #0]
 8004afa:	f009 f990 	bl	800de1e <inv_convert_to_body_with_scale>
 8004afe:	9818      	ldr	r0, [sp, #96]	; 0x60
 8004b00:	f001 ff38 	bl	8006974 <__aeabi_i2f>
 8004b04:	4680      	mov	r8, r0
 8004b06:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004b08:	f001 ff34 	bl	8006974 <__aeabi_i2f>
 8004b0c:	4682      	mov	sl, r0
 8004b0e:	981a      	ldr	r0, [sp, #104]	; 0x68
 8004b10:	f001 ff30 	bl	8006974 <__aeabi_i2f>
 8004b14:	4641      	mov	r1, r8
 8004b16:	4681      	mov	r9, r0
 8004b18:	4640      	mov	r0, r8
 8004b1a:	f001 ff7f 	bl	8006a1c <__aeabi_fmul>
 8004b1e:	4651      	mov	r1, sl
 8004b20:	4680      	mov	r8, r0
 8004b22:	4650      	mov	r0, sl
 8004b24:	f001 ff7a 	bl	8006a1c <__aeabi_fmul>
 8004b28:	4601      	mov	r1, r0
 8004b2a:	4640      	mov	r0, r8
 8004b2c:	f001 fe6e 	bl	800680c <__addsf3>
 8004b30:	4649      	mov	r1, r9
 8004b32:	4680      	mov	r8, r0
 8004b34:	4648      	mov	r0, r9
 8004b36:	f001 ff71 	bl	8006a1c <__aeabi_fmul>
 8004b3a:	4601      	mov	r1, r0
 8004b3c:	4640      	mov	r0, r8
 8004b3e:	f001 fe65 	bl	800680c <__addsf3>
 8004b42:	f013 fc7d 	bl	8018440 <sqrtf>
 8004b46:	494e      	ldr	r1, [pc, #312]	; (8004c80 <inv_generate_accel_gyro_quaternion+0x434>)
 8004b48:	4680      	mov	r8, r0
 8004b4a:	f001 ff67 	bl	8006a1c <__aeabi_fmul>
 8004b4e:	494d      	ldr	r1, [pc, #308]	; (8004c84 <inv_generate_accel_gyro_quaternion+0x438>)
 8004b50:	f002 f818 	bl	8006b84 <__aeabi_fdiv>
 8004b54:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
 8004b58:	f001 ff60 	bl	8006a1c <__aeabi_fmul>
 8004b5c:	f8d4 9128 	ldr.w	r9, [r4, #296]	; 0x128
 8004b60:	4682      	mov	sl, r0
 8004b62:	4648      	mov	r0, r9
 8004b64:	f001 ff06 	bl	8006974 <__aeabi_i2f>
 8004b68:	4601      	mov	r1, r0
 8004b6a:	4650      	mov	r0, sl
 8004b6c:	f001 ff56 	bl	8006a1c <__aeabi_fmul>
 8004b70:	4945      	ldr	r1, [pc, #276]	; (8004c88 <inv_generate_accel_gyro_quaternion+0x43c>)
 8004b72:	f002 f807 	bl	8006b84 <__aeabi_fdiv>
 8004b76:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004b7a:	f001 ff4f 	bl	8006a1c <__aeabi_fmul>
 8004b7e:	4682      	mov	sl, r0
 8004b80:	f013 fb30 	bl	80181e4 <cosf>
 8004b84:	4683      	mov	fp, r0
 8004b86:	4650      	mov	r0, sl
 8004b88:	f013 fb60 	bl	801824c <sinf>
 8004b8c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8004b90:	4682      	mov	sl, r0
 8004b92:	4640      	mov	r0, r8
 8004b94:	f002 f8e0 	bl	8006d58 <__aeabi_fcmplt>
 8004b98:	2800      	cmp	r0, #0
 8004b9a:	f040 81af 	bne.w	8004efc <inv_generate_accel_gyro_quaternion+0x6b0>
 8004b9e:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8004ba2:	4658      	mov	r0, fp
 8004ba4:	f001 ff3a 	bl	8006a1c <__aeabi_fmul>
 8004ba8:	f002 f914 	bl	8006dd4 <__aeabi_f2iz>
 8004bac:	f10a 4a00 	add.w	sl, sl, #2147483648	; 0x80000000
 8004bb0:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8004bb4:	64b0      	str	r0, [r6, #72]	; 0x48
 8004bb6:	4650      	mov	r0, sl
 8004bb8:	f001 ff30 	bl	8006a1c <__aeabi_fmul>
 8004bbc:	4682      	mov	sl, r0
 8004bbe:	9818      	ldr	r0, [sp, #96]	; 0x60
 8004bc0:	f001 fed8 	bl	8006974 <__aeabi_i2f>
 8004bc4:	4601      	mov	r1, r0
 8004bc6:	4650      	mov	r0, sl
 8004bc8:	f001 ff28 	bl	8006a1c <__aeabi_fmul>
 8004bcc:	4641      	mov	r1, r8
 8004bce:	f001 ffd9 	bl	8006b84 <__aeabi_fdiv>
 8004bd2:	f002 f8ff 	bl	8006dd4 <__aeabi_f2iz>
 8004bd6:	64f0      	str	r0, [r6, #76]	; 0x4c
 8004bd8:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004bda:	f001 fecb 	bl	8006974 <__aeabi_i2f>
 8004bde:	4601      	mov	r1, r0
 8004be0:	4650      	mov	r0, sl
 8004be2:	f001 ff1b 	bl	8006a1c <__aeabi_fmul>
 8004be6:	4641      	mov	r1, r8
 8004be8:	f001 ffcc 	bl	8006b84 <__aeabi_fdiv>
 8004bec:	f002 f8f2 	bl	8006dd4 <__aeabi_f2iz>
 8004bf0:	6530      	str	r0, [r6, #80]	; 0x50
 8004bf2:	981a      	ldr	r0, [sp, #104]	; 0x68
 8004bf4:	f001 febe 	bl	8006974 <__aeabi_i2f>
 8004bf8:	4601      	mov	r1, r0
 8004bfa:	4650      	mov	r0, sl
 8004bfc:	f001 ff0e 	bl	8006a1c <__aeabi_fmul>
 8004c00:	4641      	mov	r1, r8
 8004c02:	f001 ffbf 	bl	8006b84 <__aeabi_fdiv>
 8004c06:	f002 f8e5 	bl	8006dd4 <__aeabi_f2iz>
 8004c0a:	6570      	str	r0, [r6, #84]	; 0x54
 8004c0c:	4b1f      	ldr	r3, [pc, #124]	; (8004c8c <inv_generate_accel_gyro_quaternion+0x440>)
 8004c0e:	e897 0007 	ldmia.w	r7, {r0, r1, r2}
 8004c12:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8004c16:	f8c6 9058 	str.w	r9, [r6, #88]	; 0x58
 8004c1a:	f504 7788 	add.w	r7, r4, #272	; 0x110
 8004c1e:	4638      	mov	r0, r7
 8004c20:	462a      	mov	r2, r5
 8004c22:	491b      	ldr	r1, [pc, #108]	; (8004c90 <inv_generate_accel_gyro_quaternion+0x444>)
 8004c24:	f008 fb02 	bl	800d22c <inv_q_mult>
 8004c28:	aa14      	add	r2, sp, #80	; 0x50
 8004c2a:	4629      	mov	r1, r5
 8004c2c:	4819      	ldr	r0, [pc, #100]	; (8004c94 <inv_generate_accel_gyro_quaternion+0x448>)
 8004c2e:	f008 fafd 	bl	800d22c <inv_q_mult>
 8004c32:	4638      	mov	r0, r7
 8004c34:	4917      	ldr	r1, [pc, #92]	; (8004c94 <inv_generate_accel_gyro_quaternion+0x448>)
 8004c36:	f008 fbf2 	bl	800d41e <inv_q_invert>
 8004c3a:	a914      	add	r1, sp, #80	; 0x50
 8004c3c:	480f      	ldr	r0, [pc, #60]	; (8004c7c <inv_generate_accel_gyro_quaternion+0x430>)
 8004c3e:	462a      	mov	r2, r5
 8004c40:	f008 faf4 	bl	800d22c <inv_q_mult>
 8004c44:	4628      	mov	r0, r5
 8004c46:	490d      	ldr	r1, [pc, #52]	; (8004c7c <inv_generate_accel_gyro_quaternion+0x430>)
 8004c48:	f7ff fcbe 	bl	80045c8 <inv_normalize_quat>
 8004c4c:	e617      	b.n	800487e <inv_generate_accel_gyro_quaternion+0x32>
 8004c4e:	4620      	mov	r0, r4
 8004c50:	f7ff fd48 	bl	80046e4 <inv_generate_gyro_quaternion.part.1>
 8004c54:	e613      	b.n	800487e <inv_generate_accel_gyro_quaternion+0x32>
 8004c56:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8004c58:	4c0f      	ldr	r4, [pc, #60]	; (8004c98 <inv_generate_accel_gyro_quaternion+0x44c>)
 8004c5a:	17ca      	asrs	r2, r1, #31
 8004c5c:	fb84 1401 	smull	r1, r4, r4, r1
 8004c60:	ebc2 24e4 	rsb	r4, r2, r4, asr #11
 8004c64:	2c01      	cmp	r4, #1
 8004c66:	bfb8      	it	lt
 8004c68:	2401      	movlt	r4, #1
 8004c6a:	2b03      	cmp	r3, #3
 8004c6c:	f47f ae3d 	bne.w	80048ea <inv_generate_accel_gyro_quaternion+0x9e>
 8004c70:	4b0a      	ldr	r3, [pc, #40]	; (8004c9c <inv_generate_accel_gyro_quaternion+0x450>)
 8004c72:	fb03 f404 	mul.w	r4, r3, r4
 8004c76:	e63c      	b.n	80048f2 <inv_generate_accel_gyro_quaternion+0xa6>
 8004c78:	001c9871 	.word	0x001c9871
 8004c7c:	200005bc 	.word	0x200005bc
 8004c80:	40490fdb 	.word	0x40490fdb
 8004c84:	43340000 	.word	0x43340000
 8004c88:	49742400 	.word	0x49742400
 8004c8c:	200005f8 	.word	0x200005f8
 8004c90:	20000604 	.word	0x20000604
 8004c94:	20000618 	.word	0x20000618
 8004c98:	68db8bad 	.word	0x68db8bad
 8004c9c:	00c49ba6 	.word	0x00c49ba6
 8004ca0:	6dc0      	ldr	r0, [r0, #92]	; 0x5c
 8004ca2:	f001 fe67 	bl	8006974 <__aeabi_i2f>
 8004ca6:	4605      	mov	r5, r0
 8004ca8:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8004caa:	f001 fe63 	bl	8006974 <__aeabi_i2f>
 8004cae:	4607      	mov	r7, r0
 8004cb0:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8004cb2:	f001 fe5f 	bl	8006974 <__aeabi_i2f>
 8004cb6:	4629      	mov	r1, r5
 8004cb8:	4606      	mov	r6, r0
 8004cba:	4628      	mov	r0, r5
 8004cbc:	f001 feae 	bl	8006a1c <__aeabi_fmul>
 8004cc0:	4639      	mov	r1, r7
 8004cc2:	4605      	mov	r5, r0
 8004cc4:	4638      	mov	r0, r7
 8004cc6:	f001 fea9 	bl	8006a1c <__aeabi_fmul>
 8004cca:	4601      	mov	r1, r0
 8004ccc:	4628      	mov	r0, r5
 8004cce:	f001 fd9d 	bl	800680c <__addsf3>
 8004cd2:	4631      	mov	r1, r6
 8004cd4:	4605      	mov	r5, r0
 8004cd6:	4630      	mov	r0, r6
 8004cd8:	f001 fea0 	bl	8006a1c <__aeabi_fmul>
 8004cdc:	4601      	mov	r1, r0
 8004cde:	4628      	mov	r0, r5
 8004ce0:	f001 fd94 	bl	800680c <__addsf3>
 8004ce4:	f013 fbac 	bl	8018440 <sqrtf>
 8004ce8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8004cec:	4605      	mov	r5, r0
 8004cee:	f002 f83d 	bl	8006d6c <__aeabi_fcmple>
 8004cf2:	2800      	cmp	r0, #0
 8004cf4:	f040 810d 	bne.w	8004f12 <inv_generate_accel_gyro_quaternion+0x6c6>
 8004cf8:	6e60      	ldr	r0, [r4, #100]	; 0x64
 8004cfa:	f001 fe3b 	bl	8006974 <__aeabi_i2f>
 8004cfe:	4629      	mov	r1, r5
 8004d00:	f001 ff40 	bl	8006b84 <__aeabi_fdiv>
 8004d04:	4605      	mov	r5, r0
 8004d06:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8004d0a:	4629      	mov	r1, r5
 8004d0c:	f001 fd7c 	bl	8006808 <__aeabi_fsub>
 8004d10:	2100      	movs	r1, #0
 8004d12:	4606      	mov	r6, r0
 8004d14:	f002 f83e 	bl	8006d94 <__aeabi_fcmpgt>
 8004d18:	2800      	cmp	r0, #0
 8004d1a:	f000 8128 	beq.w	8004f6e <inv_generate_accel_gyro_quaternion+0x722>
 8004d1e:	4630      	mov	r0, r6
 8004d20:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004d24:	f001 fe7a 	bl	8006a1c <__aeabi_fmul>
 8004d28:	f013 fb8a 	bl	8018440 <sqrtf>
 8004d2c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8004d30:	4680      	mov	r8, r0
 8004d32:	4628      	mov	r0, r5
 8004d34:	f001 fd6a 	bl	800680c <__addsf3>
 8004d38:	2100      	movs	r1, #0
 8004d3a:	4605      	mov	r5, r0
 8004d3c:	f002 f82a 	bl	8006d94 <__aeabi_fcmpgt>
 8004d40:	2800      	cmp	r0, #0
 8004d42:	f000 8112 	beq.w	8004f6a <inv_generate_accel_gyro_quaternion+0x71e>
 8004d46:	4628      	mov	r0, r5
 8004d48:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8004d4c:	f001 fe66 	bl	8006a1c <__aeabi_fmul>
 8004d50:	f013 fb76 	bl	8018440 <sqrtf>
 8004d54:	4681      	mov	r9, r0
 8004d56:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8004d58:	f001 fe0c 	bl	8006974 <__aeabi_i2f>
 8004d5c:	4605      	mov	r5, r0
 8004d5e:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8004d60:	f001 fe08 	bl	8006974 <__aeabi_i2f>
 8004d64:	4629      	mov	r1, r5
 8004d66:	4606      	mov	r6, r0
 8004d68:	4628      	mov	r0, r5
 8004d6a:	f001 fe57 	bl	8006a1c <__aeabi_fmul>
 8004d6e:	4631      	mov	r1, r6
 8004d70:	4605      	mov	r5, r0
 8004d72:	4630      	mov	r0, r6
 8004d74:	f001 fe52 	bl	8006a1c <__aeabi_fmul>
 8004d78:	4601      	mov	r1, r0
 8004d7a:	4628      	mov	r0, r5
 8004d7c:	f001 fd46 	bl	800680c <__addsf3>
 8004d80:	f013 fb5e 	bl	8018440 <sqrtf>
 8004d84:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8004d88:	4607      	mov	r7, r0
 8004d8a:	f001 ffef 	bl	8006d6c <__aeabi_fcmple>
 8004d8e:	4605      	mov	r5, r0
 8004d90:	2800      	cmp	r0, #0
 8004d92:	f040 80be 	bne.w	8004f12 <inv_generate_accel_gyro_quaternion+0x6c6>
 8004d96:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8004d9a:	4648      	mov	r0, r9
 8004d9c:	f001 fe3e 	bl	8006a1c <__aeabi_fmul>
 8004da0:	f002 f818 	bl	8006dd4 <__aeabi_f2iz>
 8004da4:	4e74      	ldr	r6, [pc, #464]	; (8004f78 <inv_generate_accel_gyro_quaternion+0x72c>)
 8004da6:	f108 4900 	add.w	r9, r8, #2147483648	; 0x80000000
 8004daa:	6130      	str	r0, [r6, #16]
 8004dac:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8004dae:	f001 fde1 	bl	8006974 <__aeabi_i2f>
 8004db2:	4639      	mov	r1, r7
 8004db4:	f001 fee6 	bl	8006b84 <__aeabi_fdiv>
 8004db8:	4601      	mov	r1, r0
 8004dba:	4640      	mov	r0, r8
 8004dbc:	f001 fe2e 	bl	8006a1c <__aeabi_fmul>
 8004dc0:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8004dc4:	f001 fe2a 	bl	8006a1c <__aeabi_fmul>
 8004dc8:	f002 f804 	bl	8006dd4 <__aeabi_f2iz>
 8004dcc:	6170      	str	r0, [r6, #20]
 8004dce:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8004dd0:	f001 fdd0 	bl	8006974 <__aeabi_i2f>
 8004dd4:	4639      	mov	r1, r7
 8004dd6:	f001 fed5 	bl	8006b84 <__aeabi_fdiv>
 8004dda:	4601      	mov	r1, r0
 8004ddc:	4648      	mov	r0, r9
 8004dde:	f001 fe1d 	bl	8006a1c <__aeabi_fmul>
 8004de2:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8004de6:	f001 fe19 	bl	8006a1c <__aeabi_fmul>
 8004dea:	f001 fff3 	bl	8006dd4 <__aeabi_f2iz>
 8004dee:	61f5      	str	r5, [r6, #28]
 8004df0:	61b0      	str	r0, [r6, #24]
 8004df2:	f8d4 3120 	ldr.w	r3, [r4, #288]	; 0x120
 8004df6:	05db      	lsls	r3, r3, #23
 8004df8:	f100 80a2 	bmi.w	8004f40 <inv_generate_accel_gyro_quaternion+0x6f4>
 8004dfc:	4669      	mov	r1, sp
 8004dfe:	485e      	ldr	r0, [pc, #376]	; (8004f78 <inv_generate_accel_gyro_quaternion+0x72c>)
 8004e00:	f008 fb0d 	bl	800d41e <inv_q_invert>
 8004e04:	485d      	ldr	r0, [pc, #372]	; (8004f7c <inv_generate_accel_gyro_quaternion+0x730>)
 8004e06:	4669      	mov	r1, sp
 8004e08:	f100 0210 	add.w	r2, r0, #16
 8004e0c:	f008 fa0e 	bl	800d22c <inv_q_mult>
 8004e10:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
 8004e14:	e52c      	b.n	8004870 <inv_generate_accel_gyro_quaternion+0x24>
 8004e16:	f500 7088 	add.w	r0, r0, #272	; 0x110
 8004e1a:	f106 015c 	add.w	r1, r6, #92	; 0x5c
 8004e1e:	f008 fafe 	bl	800d41e <inv_q_invert>
 8004e22:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8004e24:	05df      	lsls	r7, r3, #23
 8004e26:	f100 8094 	bmi.w	8004f52 <inv_generate_accel_gyro_quaternion+0x706>
 8004e2a:	f8d4 1120 	ldr.w	r1, [r4, #288]	; 0x120
 8004e2e:	e51f      	b.n	8004870 <inv_generate_accel_gyro_quaternion+0x24>
 8004e30:	a80c      	add	r0, sp, #48	; 0x30
 8004e32:	f009 fb19 	bl	800e468 <inv_get_linear_accel>
 8004e36:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004e38:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004e3a:	fb82 2302 	smull	r2, r3, r2, r2
 8004e3e:	fbc1 2301 	smlal	r2, r3, r1, r1
 8004e42:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004e44:	fbc1 2301 	smlal	r2, r3, r1, r1
 8004e48:	4590      	cmp	r8, r2
 8004e4a:	eb79 0303 	sbcs.w	r3, r9, r3
 8004e4e:	f6bf ad40 	bge.w	80048d2 <inv_generate_accel_gyro_quaternion+0x86>
 8004e52:	2304      	movs	r3, #4
 8004e54:	63ab      	str	r3, [r5, #56]	; 0x38
 8004e56:	2400      	movs	r4, #0
 8004e58:	e54b      	b.n	80048f2 <inv_generate_accel_gyro_quaternion+0xa6>
 8004e5a:	f504 7088 	add.w	r0, r4, #272	; 0x110
 8004e5e:	4946      	ldr	r1, [pc, #280]	; (8004f78 <inv_generate_accel_gyro_quaternion+0x72c>)
 8004e60:	f7ff fbb2 	bl	80045c8 <inv_normalize_quat>
 8004e64:	e50b      	b.n	800487e <inv_generate_accel_gyro_quaternion+0x32>
 8004e66:	f8df 912c 	ldr.w	r9, [pc, #300]	; 8004f94 <inv_generate_accel_gyro_quaternion+0x748>
 8004e6a:	4640      	mov	r0, r8
 8004e6c:	f001 fd82 	bl	8006974 <__aeabi_i2f>
 8004e70:	4943      	ldr	r1, [pc, #268]	; (8004f80 <inv_generate_accel_gyro_quaternion+0x734>)
 8004e72:	f001 fe87 	bl	8006b84 <__aeabi_fdiv>
 8004e76:	4649      	mov	r1, r9
 8004e78:	f001 fdd0 	bl	8006a1c <__aeabi_fmul>
 8004e7c:	4681      	mov	r9, r0
 8004e7e:	f04f 0800 	mov.w	r8, #0
 8004e82:	4649      	mov	r1, r9
 8004e84:	4638      	mov	r0, r7
 8004e86:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8004e8a:	f001 fdc7 	bl	8006a1c <__aeabi_fmul>
 8004e8e:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 8004e92:	9011      	str	r0, [sp, #68]	; 0x44
 8004e94:	4648      	mov	r0, r9
 8004e96:	f001 fdc1 	bl	8006a1c <__aeabi_fmul>
 8004e9a:	4629      	mov	r1, r5
 8004e9c:	9012      	str	r0, [sp, #72]	; 0x48
 8004e9e:	aa08      	add	r2, sp, #32
 8004ea0:	a810      	add	r0, sp, #64	; 0x40
 8004ea2:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8004ea6:	f008 fb10 	bl	800d4ca <inv_q_multf>
 8004eaa:	a808      	add	r0, sp, #32
 8004eac:	4602      	mov	r2, r0
 8004eae:	4629      	mov	r1, r5
 8004eb0:	f008 fc16 	bl	800d6e0 <inv_q_addf>
 8004eb4:	a808      	add	r0, sp, #32
 8004eb6:	f008 fd83 	bl	800d9c0 <inv_q_norm4>
 8004eba:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8004ebe:	9808      	ldr	r0, [sp, #32]
 8004ec0:	f001 fdac 	bl	8006a1c <__aeabi_fmul>
 8004ec4:	f001 ff86 	bl	8006dd4 <__aeabi_f2iz>
 8004ec8:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8004ecc:	6130      	str	r0, [r6, #16]
 8004ece:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004ed0:	f001 fda4 	bl	8006a1c <__aeabi_fmul>
 8004ed4:	f001 ff7e 	bl	8006dd4 <__aeabi_f2iz>
 8004ed8:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8004edc:	6170      	str	r0, [r6, #20]
 8004ede:	980a      	ldr	r0, [sp, #40]	; 0x28
 8004ee0:	f001 fd9c 	bl	8006a1c <__aeabi_fmul>
 8004ee4:	f001 ff76 	bl	8006dd4 <__aeabi_f2iz>
 8004ee8:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 8004eec:	61b0      	str	r0, [r6, #24]
 8004eee:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8004ef0:	f001 fd94 	bl	8006a1c <__aeabi_fmul>
 8004ef4:	f001 ff6e 	bl	8006dd4 <__aeabi_f2iz>
 8004ef8:	61f0      	str	r0, [r6, #28]
 8004efa:	e518      	b.n	800492e <inv_generate_accel_gyro_quaternion+0xe2>
 8004efc:	2300      	movs	r3, #0
 8004efe:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004f02:	64b2      	str	r2, [r6, #72]	; 0x48
 8004f04:	64f3      	str	r3, [r6, #76]	; 0x4c
 8004f06:	6533      	str	r3, [r6, #80]	; 0x50
 8004f08:	6573      	str	r3, [r6, #84]	; 0x54
 8004f0a:	e67f      	b.n	8004c0c <inv_generate_accel_gyro_quaternion+0x3c0>
 8004f0c:	f04f 597a 	mov.w	r9, #1048576000	; 0x3e800000
 8004f10:	e7ab      	b.n	8004e6a <inv_generate_accel_gyro_quaternion+0x61e>
 8004f12:	4e19      	ldr	r6, [pc, #100]	; (8004f78 <inv_generate_accel_gyro_quaternion+0x72c>)
 8004f14:	2300      	movs	r3, #0
 8004f16:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004f1a:	6132      	str	r2, [r6, #16]
 8004f1c:	6173      	str	r3, [r6, #20]
 8004f1e:	61b3      	str	r3, [r6, #24]
 8004f20:	61f3      	str	r3, [r6, #28]
 8004f22:	e766      	b.n	8004df2 <inv_generate_accel_gyro_quaternion+0x5a6>
 8004f24:	6ee2      	ldr	r2, [r4, #108]	; 0x6c
 8004f26:	4c17      	ldr	r4, [pc, #92]	; (8004f84 <inv_generate_accel_gyro_quaternion+0x738>)
 8004f28:	17d3      	asrs	r3, r2, #31
 8004f2a:	fb84 2402 	smull	r2, r4, r4, r2
 8004f2e:	ebc3 24e4 	rsb	r4, r3, r4, asr #11
 8004f32:	2c00      	cmp	r4, #0
 8004f34:	bfc3      	ittte	gt
 8004f36:	4b14      	ldrgt	r3, [pc, #80]	; (8004f88 <inv_generate_accel_gyro_quaternion+0x73c>)
 8004f38:	00e4      	lslgt	r4, r4, #3
 8004f3a:	435c      	mulgt	r4, r3
 8004f3c:	4c13      	ldrle	r4, [pc, #76]	; (8004f8c <inv_generate_accel_gyro_quaternion+0x740>)
 8004f3e:	e4d8      	b.n	80048f2 <inv_generate_accel_gyro_quaternion+0xa6>
 8004f40:	f504 7088 	add.w	r0, r4, #272	; 0x110
 8004f44:	4912      	ldr	r1, [pc, #72]	; (8004f90 <inv_generate_accel_gyro_quaternion+0x744>)
 8004f46:	f008 fa6a 	bl	800d41e <inv_q_invert>
 8004f4a:	e757      	b.n	8004dfc <inv_generate_accel_gyro_quaternion+0x5b0>
 8004f4c:	f8df 9048 	ldr.w	r9, [pc, #72]	; 8004f98 <inv_generate_accel_gyro_quaternion+0x74c>
 8004f50:	e78b      	b.n	8004e6a <inv_generate_accel_gyro_quaternion+0x61e>
 8004f52:	4669      	mov	r1, sp
 8004f54:	4630      	mov	r0, r6
 8004f56:	f008 fa62 	bl	800d41e <inv_q_invert>
 8004f5a:	4669      	mov	r1, sp
 8004f5c:	f106 0010 	add.w	r0, r6, #16
 8004f60:	f106 0220 	add.w	r2, r6, #32
 8004f64:	f008 f962 	bl	800d22c <inv_q_mult>
 8004f68:	e75f      	b.n	8004e2a <inv_generate_accel_gyro_quaternion+0x5de>
 8004f6a:	2000      	movs	r0, #0
 8004f6c:	e6f0      	b.n	8004d50 <inv_generate_accel_gyro_quaternion+0x504>
 8004f6e:	2000      	movs	r0, #0
 8004f70:	e6da      	b.n	8004d28 <inv_generate_accel_gyro_quaternion+0x4dc>
 8004f72:	ad18      	add	r5, sp, #96	; 0x60
 8004f74:	e651      	b.n	8004c1a <inv_generate_accel_gyro_quaternion+0x3ce>
 8004f76:	bf00      	nop
 8004f78:	200005bc 	.word	0x200005bc
 8004f7c:	200005cc 	.word	0x200005cc
 8004f80:	47cd1400 	.word	0x47cd1400
 8004f84:	68db8bad 	.word	0x68db8bad
 8004f88:	00c49ba6 	.word	0x00c49ba6
 8004f8c:	0624dd30 	.word	0x0624dd30
 8004f90:	20000618 	.word	0x20000618
 8004f94:	3bc49ba6 	.word	0x3bc49ba6
 8004f98:	3d75c28f 	.word	0x3d75c28f

08004f9c <inv_generate_quaternion>:
 8004f9c:	b538      	push	{r3, r4, r5, lr}
 8004f9e:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8004fa0:	05dc      	lsls	r4, r3, #23
 8004fa2:	d402      	bmi.n	8004faa <inv_generate_quaternion+0xe>
 8004fa4:	6f43      	ldr	r3, [r0, #116]	; 0x74
 8004fa6:	05d9      	lsls	r1, r3, #23
 8004fa8:	d50f      	bpl.n	8004fca <inv_generate_quaternion+0x2e>
 8004faa:	f8d0 3120 	ldr.w	r3, [r0, #288]	; 0x120
 8004fae:	4604      	mov	r4, r0
 8004fb0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fb4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004fb8:	d011      	beq.n	8004fde <inv_generate_quaternion+0x42>
 8004fba:	f7ff fc47 	bl	800484c <inv_generate_accel_gyro_quaternion>
 8004fbe:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8004fc0:	480c      	ldr	r0, [pc, #48]	; (8004ff4 <inv_generate_quaternion+0x58>)
 8004fc2:	f009 f835 	bl	800e030 <inv_store_gaming_quaternion>
 8004fc6:	2000      	movs	r0, #0
 8004fc8:	bd38      	pop	{r3, r4, r5, pc}
 8004fca:	f8d0 3120 	ldr.w	r3, [r0, #288]	; 0x120
 8004fce:	05da      	lsls	r2, r3, #23
 8004fd0:	d5f9      	bpl.n	8004fc6 <inv_generate_quaternion+0x2a>
 8004fd2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fd6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004fda:	4604      	mov	r4, r0
 8004fdc:	d1ed      	bne.n	8004fba <inv_generate_quaternion+0x1e>
 8004fde:	f8d0 0110 	ldr.w	r0, [r0, #272]	; 0x110
 8004fe2:	f8d4 1114 	ldr.w	r1, [r4, #276]	; 0x114
 8004fe6:	f8d4 2118 	ldr.w	r2, [r4, #280]	; 0x118
 8004fea:	f8d4 311c 	ldr.w	r3, [r4, #284]	; 0x11c
 8004fee:	4d01      	ldr	r5, [pc, #4]	; (8004ff4 <inv_generate_quaternion+0x58>)
 8004ff0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004ff2:	e7e4      	b.n	8004fbe <inv_generate_quaternion+0x22>
 8004ff4:	200005cc 	.word	0x200005cc

08004ff8 <inv_stop_quaternion>:
 8004ff8:	4801      	ldr	r0, [pc, #4]	; (8005000 <inv_stop_quaternion+0x8>)
 8004ffa:	f007 bd43 	b.w	800ca84 <inv_unregister_data_cb>
 8004ffe:	bf00      	nop
 8005000:	08004f9d 	.word	0x08004f9d

08005004 <inv_init_quaternion>:
 8005004:	b510      	push	{r4, lr}
 8005006:	4c07      	ldr	r4, [pc, #28]	; (8005024 <inv_init_quaternion+0x20>)
 8005008:	2100      	movs	r1, #0
 800500a:	4620      	mov	r0, r4
 800500c:	226c      	movs	r2, #108	; 0x6c
 800500e:	f010 f894 	bl	801513a <memset>
 8005012:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005016:	6123      	str	r3, [r4, #16]
 8005018:	6023      	str	r3, [r4, #0]
 800501a:	6223      	str	r3, [r4, #32]
 800501c:	63e3      	str	r3, [r4, #60]	; 0x3c
 800501e:	65e3      	str	r3, [r4, #92]	; 0x5c
 8005020:	2000      	movs	r0, #0
 8005022:	bd10      	pop	{r4, pc}
 8005024:	200005bc 	.word	0x200005bc

08005028 <inv_enable_quaternion>:
 8005028:	b508      	push	{r3, lr}
 800502a:	f7ff ffeb 	bl	8005004 <inv_init_quaternion>
 800502e:	b100      	cbz	r0, 8005032 <inv_enable_quaternion+0xa>
 8005030:	bd08      	pop	{r3, pc}
 8005032:	4802      	ldr	r0, [pc, #8]	; (800503c <inv_enable_quaternion+0x14>)
 8005034:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005038:	f009 bac6 	b.w	800e5c8 <inv_register_mpl_start_notification>
 800503c:	080046b5 	.word	0x080046b5

08005040 <inv_disable_quaternion>:
 8005040:	b508      	push	{r3, lr}
 8005042:	4804      	ldr	r0, [pc, #16]	; (8005054 <inv_disable_quaternion+0x14>)
 8005044:	f007 fd1e 	bl	800ca84 <inv_unregister_data_cb>
 8005048:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800504c:	4802      	ldr	r0, [pc, #8]	; (8005058 <inv_disable_quaternion+0x18>)
 800504e:	f009 ba7b 	b.w	800e548 <inv_unregister_mpl_start_notification>
 8005052:	bf00      	nop
 8005054:	08004f9d 	.word	0x08004f9d
 8005058:	080046b5 	.word	0x080046b5
 800505c:	f3af 8000 	nop.w

08005060 <set_sample_rate>:
 8005060:	b510      	push	{r4, lr}
 8005062:	4604      	mov	r4, r0
 8005064:	f001 fc86 	bl	8006974 <__aeabi_i2f>
 8005068:	490c      	ldr	r1, [pc, #48]	; (800509c <set_sample_rate+0x3c>)
 800506a:	f001 fcd7 	bl	8006a1c <__aeabi_fmul>
 800506e:	490c      	ldr	r1, [pc, #48]	; (80050a0 <set_sample_rate+0x40>)
 8005070:	f001 fd88 	bl	8006b84 <__aeabi_fdiv>
 8005074:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8005078:	f001 fcd0 	bl	8006a1c <__aeabi_fmul>
 800507c:	f001 f820 	bl	80060c0 <__aeabi_f2d>
 8005080:	f012 ffa4 	bl	8017fcc <cos>
 8005084:	4b07      	ldr	r3, [pc, #28]	; (80050a4 <set_sample_rate+0x44>)
 8005086:	2200      	movs	r2, #0
 8005088:	f001 f872 	bl	8006170 <__aeabi_dmul>
 800508c:	f001 fb20 	bl	80066d0 <__aeabi_d2iz>
 8005090:	4b05      	ldr	r3, [pc, #20]	; (80050a8 <set_sample_rate+0x48>)
 8005092:	f8c3 4080 	str.w	r4, [r3, #128]	; 0x80
 8005096:	f8c3 0084 	str.w	r0, [r3, #132]	; 0x84
 800509a:	bd10      	pop	{r4, pc}
 800509c:	40278d36 	.word	0x40278d36
 80050a0:	49742400 	.word	0x49742400
 80050a4:	41d00000 	.word	0x41d00000
 80050a8:	20000628 	.word	0x20000628

080050ac <inv_start_in_use_auto_calibration>:
 80050ac:	4802      	ldr	r0, [pc, #8]	; (80050b8 <inv_start_in_use_auto_calibration+0xc>)
 80050ae:	f240 3152 	movw	r1, #850	; 0x352
 80050b2:	2201      	movs	r2, #1
 80050b4:	f007 bc40 	b.w	800c938 <inv_register_data_cb>
 80050b8:	080055e9 	.word	0x080055e9

080050bc <inv_combine_data_calculate_bias.isra.1.part.2>:
 80050bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80050be:	4c2c      	ldr	r4, [pc, #176]	; (8005170 <inv_combine_data_calculate_bias.isra.1.part.2+0xb4>)
 80050c0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80050c4:	4613      	mov	r3, r2
 80050c6:	f504 71e4 	add.w	r1, r4, #456	; 0x1c8
 80050ca:	4607      	mov	r7, r0
 80050cc:	f504 75d4 	add.w	r5, r4, #424	; 0x1a8
 80050d0:	f104 00e0 	add.w	r0, r4, #224	; 0xe0
 80050d4:	f7fb fa1e 	bl	8000514 <inv_combine_compass_data>
 80050d8:	f104 00e0 	add.w	r0, r4, #224	; 0xe0
 80050dc:	4629      	mov	r1, r5
 80050de:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80050e2:	f7fb fc49 	bl	8000978 <inv_compute_bias>
 80050e6:	4606      	mov	r6, r0
 80050e8:	b908      	cbnz	r0, 80050ee <inv_combine_data_calculate_bias.isra.1.part.2+0x32>
 80050ea:	4630      	mov	r0, r6
 80050ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80050ee:	6863      	ldr	r3, [r4, #4]
 80050f0:	e9d4 0114 	ldrd	r0, r1, [r4, #80]	; 0x50
 80050f4:	3301      	adds	r3, #1
 80050f6:	6063      	str	r3, [r4, #4]
 80050f8:	f001 faea 	bl	80066d0 <__aeabi_d2iz>
 80050fc:	6839      	ldr	r1, [r7, #0]
 80050fe:	f008 f869 	bl	800d1d4 <inv_q30_mult>
 8005102:	f001 fc37 	bl	8006974 <__aeabi_i2f>
 8005106:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
 800510a:	f001 fc87 	bl	8006a1c <__aeabi_fmul>
 800510e:	f000 ffd7 	bl	80060c0 <__aeabi_f2d>
 8005112:	e9c4 0114 	strd	r0, r1, [r4, #80]	; 0x50
 8005116:	e9d5 0100 	ldrd	r0, r1, [r5]
 800511a:	f001 fad9 	bl	80066d0 <__aeabi_d2iz>
 800511e:	f504 73d8 	add.w	r3, r4, #432	; 0x1b0
 8005122:	65a0      	str	r0, [r4, #88]	; 0x58
 8005124:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005128:	f001 fad2 	bl	80066d0 <__aeabi_d2iz>
 800512c:	f504 73dc 	add.w	r3, r4, #440	; 0x1b8
 8005130:	65e0      	str	r0, [r4, #92]	; 0x5c
 8005132:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005136:	f001 facb 	bl	80066d0 <__aeabi_d2iz>
 800513a:	a30b      	add	r3, pc, #44	; (adr r3, 8005168 <inv_combine_data_calculate_bias.isra.1.part.2+0xac>)
 800513c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005140:	f504 71d0 	add.w	r1, r4, #416	; 0x1a0
 8005144:	6620      	str	r0, [r4, #96]	; 0x60
 8005146:	e9d1 0100 	ldrd	r0, r1, [r1]
 800514a:	f001 faa1 	bl	8006690 <__aeabi_dcmpgt>
 800514e:	2800      	cmp	r0, #0
 8005150:	d0cb      	beq.n	80050ea <inv_combine_data_calculate_bias.isra.1.part.2+0x2e>
 8005152:	4a08      	ldr	r2, [pc, #32]	; (8005174 <inv_combine_data_calculate_bias.isra.1.part.2+0xb8>)
 8005154:	f104 00e0 	add.w	r0, r4, #224	; 0xe0
 8005158:	4601      	mov	r1, r0
 800515a:	4613      	mov	r3, r2
 800515c:	f7fb f9da 	bl	8000514 <inv_combine_compass_data>
 8005160:	4630      	mov	r0, r6
 8005162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005164:	f3af 8000 	nop.w
 8005168:	00000000 	.word	0x00000000
 800516c:	40a77000 	.word	0x40a77000
 8005170:	20000628 	.word	0x20000628
 8005174:	3ecccccd 	.word	0x3ecccccd

08005178 <inv_init_accel_maxmin>:
 8005178:	4b04      	ldr	r3, [pc, #16]	; (800518c <inv_init_accel_maxmin+0x14>)
 800517a:	4905      	ldr	r1, [pc, #20]	; (8005190 <inv_init_accel_maxmin+0x18>)
 800517c:	4a05      	ldr	r2, [pc, #20]	; (8005194 <inv_init_accel_maxmin+0x1c>)
 800517e:	6219      	str	r1, [r3, #32]
 8005180:	6259      	str	r1, [r3, #36]	; 0x24
 8005182:	6299      	str	r1, [r3, #40]	; 0x28
 8005184:	62da      	str	r2, [r3, #44]	; 0x2c
 8005186:	631a      	str	r2, [r3, #48]	; 0x30
 8005188:	635a      	str	r2, [r3, #52]	; 0x34
 800518a:	4770      	bx	lr
 800518c:	20000628 	.word	0x20000628
 8005190:	c61c4000 	.word	0xc61c4000
 8005194:	461c4000 	.word	0x461c4000

08005198 <inv_record_good_accel_maxmin>:
 8005198:	b570      	push	{r4, r5, r6, lr}
 800519a:	4c0b      	ldr	r4, [pc, #44]	; (80051c8 <inv_record_good_accel_maxmin+0x30>)
 800519c:	2600      	movs	r6, #0
 800519e:	f8d4 50b4 	ldr.w	r5, [r4, #180]	; 0xb4
 80051a2:	6a20      	ldr	r0, [r4, #32]
 80051a4:	4629      	mov	r1, r5
 80051a6:	f001 fdd7 	bl	8006d58 <__aeabi_fcmplt>
 80051aa:	3604      	adds	r6, #4
 80051ac:	b100      	cbz	r0, 80051b0 <inv_record_good_accel_maxmin+0x18>
 80051ae:	6225      	str	r5, [r4, #32]
 80051b0:	4628      	mov	r0, r5
 80051b2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80051b4:	f001 fdd0 	bl	8006d58 <__aeabi_fcmplt>
 80051b8:	b100      	cbz	r0, 80051bc <inv_record_good_accel_maxmin+0x24>
 80051ba:	62e5      	str	r5, [r4, #44]	; 0x2c
 80051bc:	2e0c      	cmp	r6, #12
 80051be:	f104 0404 	add.w	r4, r4, #4
 80051c2:	d1ec      	bne.n	800519e <inv_record_good_accel_maxmin+0x6>
 80051c4:	bd70      	pop	{r4, r5, r6, pc}
 80051c6:	bf00      	nop
 80051c8:	20000628 	.word	0x20000628

080051cc <inv_get_current_calibrated_accel>:
 80051cc:	4602      	mov	r2, r0
 80051ce:	b5f0      	push	{r4, r5, r6, r7, lr}
 80051d0:	480e      	ldr	r0, [pc, #56]	; (800520c <inv_get_current_calibrated_accel+0x40>)
 80051d2:	f9b2 e04a 	ldrsh.w	lr, [r2, #74]	; 0x4a
 80051d6:	f9b2 704c 	ldrsh.w	r7, [r2, #76]	; 0x4c
 80051da:	6e86      	ldr	r6, [r0, #104]	; 0x68
 80051dc:	6ec5      	ldr	r5, [r0, #108]	; 0x6c
 80051de:	f9b2 4048 	ldrsh.w	r4, [r2, #72]	; 0x48
 80051e2:	6e40      	ldr	r0, [r0, #100]	; 0x64
 80051e4:	b085      	sub	sp, #20
 80051e6:	460b      	mov	r3, r1
 80051e8:	ebc6 460e 	rsb	r6, r6, lr, lsl #16
 80051ec:	ebc0 4404 	rsb	r4, r0, r4, lsl #16
 80051f0:	6e91      	ldr	r1, [r2, #104]	; 0x68
 80051f2:	f8b2 0044 	ldrh.w	r0, [r2, #68]	; 0x44
 80051f6:	ebc5 4507 	rsb	r5, r5, r7, lsl #16
 80051fa:	aa01      	add	r2, sp, #4
 80051fc:	9602      	str	r6, [sp, #8]
 80051fe:	9503      	str	r5, [sp, #12]
 8005200:	9401      	str	r4, [sp, #4]
 8005202:	f008 fe0c 	bl	800de1e <inv_convert_to_body_with_scale>
 8005206:	b005      	add	sp, #20
 8005208:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800520a:	bf00      	nop
 800520c:	20000628 	.word	0x20000628

08005210 <inv_sort_order_4_T>:
 8005210:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005212:	6905      	ldr	r5, [r0, #16]
 8005214:	68c6      	ldr	r6, [r0, #12]
 8005216:	4604      	mov	r4, r0
 8005218:	4629      	mov	r1, r5
 800521a:	4630      	mov	r0, r6
 800521c:	f001 fdba 	bl	8006d94 <__aeabi_fcmpgt>
 8005220:	b198      	cbz	r0, 800524a <inv_sort_order_4_T+0x3a>
 8005222:	6967      	ldr	r7, [r4, #20]
 8005224:	4630      	mov	r0, r6
 8005226:	4639      	mov	r1, r7
 8005228:	f001 fdb4 	bl	8006d94 <__aeabi_fcmpgt>
 800522c:	2800      	cmp	r0, #0
 800522e:	d02e      	beq.n	800528e <inv_sort_order_4_T+0x7e>
 8005230:	2300      	movs	r3, #0
 8005232:	4628      	mov	r0, r5
 8005234:	4639      	mov	r1, r7
 8005236:	6423      	str	r3, [r4, #64]	; 0x40
 8005238:	f001 fda2 	bl	8006d80 <__aeabi_fcmpge>
 800523c:	2800      	cmp	r0, #0
 800523e:	d038      	beq.n	80052b2 <inv_sort_order_4_T+0xa2>
 8005240:	2201      	movs	r2, #1
 8005242:	2302      	movs	r3, #2
 8005244:	6462      	str	r2, [r4, #68]	; 0x44
 8005246:	64a3      	str	r3, [r4, #72]	; 0x48
 8005248:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800524a:	4630      	mov	r0, r6
 800524c:	4629      	mov	r1, r5
 800524e:	f001 fd83 	bl	8006d58 <__aeabi_fcmplt>
 8005252:	b188      	cbz	r0, 8005278 <inv_sort_order_4_T+0x68>
 8005254:	6967      	ldr	r7, [r4, #20]
 8005256:	4628      	mov	r0, r5
 8005258:	4639      	mov	r1, r7
 800525a:	f001 fd9b 	bl	8006d94 <__aeabi_fcmpgt>
 800525e:	b158      	cbz	r0, 8005278 <inv_sort_order_4_T+0x68>
 8005260:	2301      	movs	r3, #1
 8005262:	4630      	mov	r0, r6
 8005264:	4639      	mov	r1, r7
 8005266:	6423      	str	r3, [r4, #64]	; 0x40
 8005268:	f001 fd8a 	bl	8006d80 <__aeabi_fcmpge>
 800526c:	b330      	cbz	r0, 80052bc <inv_sort_order_4_T+0xac>
 800526e:	2200      	movs	r2, #0
 8005270:	2302      	movs	r3, #2
 8005272:	6462      	str	r2, [r4, #68]	; 0x44
 8005274:	64a3      	str	r3, [r4, #72]	; 0x48
 8005276:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005278:	2302      	movs	r3, #2
 800527a:	4630      	mov	r0, r6
 800527c:	4629      	mov	r1, r5
 800527e:	6423      	str	r3, [r4, #64]	; 0x40
 8005280:	f001 fd7e 	bl	8006d80 <__aeabi_fcmpge>
 8005284:	b980      	cbnz	r0, 80052a8 <inv_sort_order_4_T+0x98>
 8005286:	2301      	movs	r3, #1
 8005288:	64a0      	str	r0, [r4, #72]	; 0x48
 800528a:	6463      	str	r3, [r4, #68]	; 0x44
 800528c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800528e:	4630      	mov	r0, r6
 8005290:	4629      	mov	r1, r5
 8005292:	f001 fd61 	bl	8006d58 <__aeabi_fcmplt>
 8005296:	b128      	cbz	r0, 80052a4 <inv_sort_order_4_T+0x94>
 8005298:	4628      	mov	r0, r5
 800529a:	4639      	mov	r1, r7
 800529c:	f001 fd7a 	bl	8006d94 <__aeabi_fcmpgt>
 80052a0:	2800      	cmp	r0, #0
 80052a2:	d1dd      	bne.n	8005260 <inv_sort_order_4_T+0x50>
 80052a4:	2302      	movs	r3, #2
 80052a6:	6423      	str	r3, [r4, #64]	; 0x40
 80052a8:	2200      	movs	r2, #0
 80052aa:	2301      	movs	r3, #1
 80052ac:	6462      	str	r2, [r4, #68]	; 0x44
 80052ae:	64a3      	str	r3, [r4, #72]	; 0x48
 80052b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052b2:	2202      	movs	r2, #2
 80052b4:	2301      	movs	r3, #1
 80052b6:	6462      	str	r2, [r4, #68]	; 0x44
 80052b8:	64a3      	str	r3, [r4, #72]	; 0x48
 80052ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80052bc:	2302      	movs	r3, #2
 80052be:	64a0      	str	r0, [r4, #72]	; 0x48
 80052c0:	6463      	str	r3, [r4, #68]	; 0x44
 80052c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080052c4 <inv_init_check_sample_balance>:
 80052c4:	2300      	movs	r3, #0
 80052c6:	2200      	movs	r2, #0
 80052c8:	2101      	movs	r1, #1
 80052ca:	6741      	str	r1, [r0, #116]	; 0x74
 80052cc:	64c2      	str	r2, [r0, #76]	; 0x4c
 80052ce:	6782      	str	r2, [r0, #120]	; 0x78
 80052d0:	6003      	str	r3, [r0, #0]
 80052d2:	6243      	str	r3, [r0, #36]	; 0x24
 80052d4:	6043      	str	r3, [r0, #4]
 80052d6:	6283      	str	r3, [r0, #40]	; 0x28
 80052d8:	6083      	str	r3, [r0, #8]
 80052da:	62c3      	str	r3, [r0, #44]	; 0x2c
 80052dc:	4770      	bx	lr
 80052de:	bf00      	nop

080052e0 <inv_init_check_sample_balance_parameter>:
 80052e0:	b430      	push	{r4, r5}
 80052e2:	2300      	movs	r3, #0
 80052e4:	2200      	movs	r2, #0
 80052e6:	2514      	movs	r5, #20
 80052e8:	240a      	movs	r4, #10
 80052ea:	2101      	movs	r1, #1
 80052ec:	6585      	str	r5, [r0, #88]	; 0x58
 80052ee:	6604      	str	r4, [r0, #96]	; 0x60
 80052f0:	6741      	str	r1, [r0, #116]	; 0x74
 80052f2:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
 80052f6:	64c2      	str	r2, [r0, #76]	; 0x4c
 80052f8:	6782      	str	r2, [r0, #120]	; 0x78
 80052fa:	6542      	str	r2, [r0, #84]	; 0x54
 80052fc:	6003      	str	r3, [r0, #0]
 80052fe:	6243      	str	r3, [r0, #36]	; 0x24
 8005300:	6043      	str	r3, [r0, #4]
 8005302:	6283      	str	r3, [r0, #40]	; 0x28
 8005304:	6083      	str	r3, [r0, #8]
 8005306:	62c3      	str	r3, [r0, #44]	; 0x2c
 8005308:	bc30      	pop	{r4, r5}
 800530a:	4770      	bx	lr

0800530c <inv_add_accel_block_data>:
 800530c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005310:	b086      	sub	sp, #24
 8005312:	4669      	mov	r1, sp
 8005314:	f7ff ff5a 	bl	80051cc <inv_get_current_calibrated_accel>
 8005318:	2600      	movs	r6, #0
 800531a:	2700      	movs	r7, #0
 800531c:	2400      	movs	r4, #0
 800531e:	ad03      	add	r5, sp, #12
 8005320:	f85d 0024 	ldr.w	r0, [sp, r4, lsl #2]
 8005324:	f001 fb26 	bl	8006974 <__aeabi_i2f>
 8005328:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
 800532c:	f001 fb76 	bl	8006a1c <__aeabi_fmul>
 8005330:	4601      	mov	r1, r0
 8005332:	f845 0024 	str.w	r0, [r5, r4, lsl #2]
 8005336:	f001 fb71 	bl	8006a1c <__aeabi_fmul>
 800533a:	f000 fec1 	bl	80060c0 <__aeabi_f2d>
 800533e:	4602      	mov	r2, r0
 8005340:	460b      	mov	r3, r1
 8005342:	4630      	mov	r0, r6
 8005344:	4639      	mov	r1, r7
 8005346:	f000 fd5d 	bl	8005e04 <__adddf3>
 800534a:	3401      	adds	r4, #1
 800534c:	2c03      	cmp	r4, #3
 800534e:	4606      	mov	r6, r0
 8005350:	460f      	mov	r7, r1
 8005352:	d1e5      	bne.n	8005320 <inv_add_accel_block_data+0x14>
 8005354:	f013 f820 	bl	8018398 <sqrt>
 8005358:	4606      	mov	r6, r0
 800535a:	460f      	mov	r7, r1
 800535c:	4c10      	ldr	r4, [pc, #64]	; (80053a0 <inv_add_accel_block_data+0x94>)
 800535e:	f104 080c 	add.w	r8, r4, #12
 8005362:	f855 0b04 	ldr.w	r0, [r5], #4
 8005366:	f000 feab 	bl	80060c0 <__aeabi_f2d>
 800536a:	4632      	mov	r2, r6
 800536c:	463b      	mov	r3, r7
 800536e:	f001 f829 	bl	80063c4 <__aeabi_ddiv>
 8005372:	f001 f9f5 	bl	8006760 <__aeabi_d2f>
 8005376:	4601      	mov	r1, r0
 8005378:	f854 0f04 	ldr.w	r0, [r4, #4]!
 800537c:	f001 fa46 	bl	800680c <__addsf3>
 8005380:	4544      	cmp	r4, r8
 8005382:	6020      	str	r0, [r4, #0]
 8005384:	d1ed      	bne.n	8005362 <inv_add_accel_block_data+0x56>
 8005386:	4b07      	ldr	r3, [pc, #28]	; (80053a4 <inv_add_accel_block_data+0x98>)
 8005388:	2101      	movs	r1, #1
 800538a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800538e:	f8c3 14ac 	str.w	r1, [r3, #1196]	; 0x4ac
 8005392:	440a      	add	r2, r1
 8005394:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484
 8005398:	b006      	add	sp, #24
 800539a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800539e:	bf00      	nop
 80053a0:	20000a54 	.word	0x20000a54
 80053a4:	20000628 	.word	0x20000628

080053a8 <inv_add_vector_block_data>:
 80053a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80053ac:	b087      	sub	sp, #28
 80053ae:	aa02      	add	r2, sp, #8
 80053b0:	4606      	mov	r6, r0
 80053b2:	f10d 0107 	add.w	r1, sp, #7
 80053b6:	a803      	add	r0, sp, #12
 80053b8:	f007 fdc2 	bl	800cf40 <inv_get_sensor_type_gravity>
 80053bc:	9803      	ldr	r0, [sp, #12]
 80053be:	ad03      	add	r5, sp, #12
 80053c0:	4601      	mov	r1, r0
 80053c2:	f001 fb2b 	bl	8006a1c <__aeabi_fmul>
 80053c6:	f000 fe7b 	bl	80060c0 <__aeabi_f2d>
 80053ca:	2200      	movs	r2, #0
 80053cc:	2300      	movs	r3, #0
 80053ce:	f000 fd19 	bl	8005e04 <__adddf3>
 80053d2:	4680      	mov	r8, r0
 80053d4:	9804      	ldr	r0, [sp, #16]
 80053d6:	4689      	mov	r9, r1
 80053d8:	4601      	mov	r1, r0
 80053da:	f001 fb1f 	bl	8006a1c <__aeabi_fmul>
 80053de:	f000 fe6f 	bl	80060c0 <__aeabi_f2d>
 80053e2:	4602      	mov	r2, r0
 80053e4:	460b      	mov	r3, r1
 80053e6:	4640      	mov	r0, r8
 80053e8:	4649      	mov	r1, r9
 80053ea:	f000 fd0b 	bl	8005e04 <__adddf3>
 80053ee:	4680      	mov	r8, r0
 80053f0:	4689      	mov	r9, r1
 80053f2:	9805      	ldr	r0, [sp, #20]
 80053f4:	1f34      	subs	r4, r6, #4
 80053f6:	4601      	mov	r1, r0
 80053f8:	f001 fb10 	bl	8006a1c <__aeabi_fmul>
 80053fc:	f000 fe60 	bl	80060c0 <__aeabi_f2d>
 8005400:	4642      	mov	r2, r8
 8005402:	464b      	mov	r3, r9
 8005404:	f000 fcfe 	bl	8005e04 <__adddf3>
 8005408:	f012 ffc6 	bl	8018398 <sqrt>
 800540c:	4680      	mov	r8, r0
 800540e:	4689      	mov	r9, r1
 8005410:	f106 0708 	add.w	r7, r6, #8
 8005414:	f855 0b04 	ldr.w	r0, [r5], #4
 8005418:	f000 fe52 	bl	80060c0 <__aeabi_f2d>
 800541c:	4642      	mov	r2, r8
 800541e:	464b      	mov	r3, r9
 8005420:	f000 ffd0 	bl	80063c4 <__aeabi_ddiv>
 8005424:	f001 f99c 	bl	8006760 <__aeabi_d2f>
 8005428:	4601      	mov	r1, r0
 800542a:	f854 0f04 	ldr.w	r0, [r4, #4]!
 800542e:	f001 f9ed 	bl	800680c <__addsf3>
 8005432:	42bc      	cmp	r4, r7
 8005434:	6020      	str	r0, [r4, #0]
 8005436:	d1ed      	bne.n	8005414 <inv_add_vector_block_data+0x6c>
 8005438:	6d73      	ldr	r3, [r6, #84]	; 0x54
 800543a:	2201      	movs	r2, #1
 800543c:	4413      	add	r3, r2
 800543e:	6573      	str	r3, [r6, #84]	; 0x54
 8005440:	67f2      	str	r2, [r6, #124]	; 0x7c
 8005442:	b007      	add	sp, #28
 8005444:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08005448 <inv_check_sample_balance>:
 8005448:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800544c:	4606      	mov	r6, r0
 800544e:	b083      	sub	sp, #12
 8005450:	6d00      	ldr	r0, [r0, #80]	; 0x50
 8005452:	f001 fa8f 	bl	8006974 <__aeabi_i2f>
 8005456:	f8d6 903c 	ldr.w	r9, [r6, #60]	; 0x3c
 800545a:	4683      	mov	fp, r0
 800545c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8005460:	4648      	mov	r0, r9
 8005462:	f001 f9d1 	bl	8006808 <__aeabi_fsub>
 8005466:	4634      	mov	r4, r6
 8005468:	9001      	str	r0, [sp, #4]
 800546a:	2700      	movs	r7, #0
 800546c:	4659      	mov	r1, fp
 800546e:	6820      	ldr	r0, [r4, #0]
 8005470:	f001 fb88 	bl	8006b84 <__aeabi_fdiv>
 8005474:	2100      	movs	r1, #0
 8005476:	4605      	mov	r5, r0
 8005478:	f001 fc82 	bl	8006d80 <__aeabi_fcmpge>
 800547c:	2800      	cmp	r0, #0
 800547e:	d050      	beq.n	8005522 <inv_check_sample_balance+0xda>
 8005480:	46a8      	mov	r8, r5
 8005482:	f8d4 a018 	ldr.w	sl, [r4, #24]
 8005486:	2100      	movs	r1, #0
 8005488:	4650      	mov	r0, sl
 800548a:	f001 fc79 	bl	8006d80 <__aeabi_fcmpge>
 800548e:	3701      	adds	r7, #1
 8005490:	2800      	cmp	r0, #0
 8005492:	d042      	beq.n	800551a <inv_check_sample_balance+0xd2>
 8005494:	4651      	mov	r1, sl
 8005496:	4640      	mov	r0, r8
 8005498:	f001 f9b6 	bl	8006808 <__aeabi_fsub>
 800549c:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800549e:	61a5      	str	r5, [r4, #24]
 80054a0:	6320      	str	r0, [r4, #48]	; 0x30
 80054a2:	9801      	ldr	r0, [sp, #4]
 80054a4:	f001 faba 	bl	8006a1c <__aeabi_fmul>
 80054a8:	4601      	mov	r1, r0
 80054aa:	4628      	mov	r0, r5
 80054ac:	f001 f9ae 	bl	800680c <__addsf3>
 80054b0:	4649      	mov	r1, r9
 80054b2:	f001 fb67 	bl	8006b84 <__aeabi_fdiv>
 80054b6:	2100      	movs	r1, #0
 80054b8:	6260      	str	r0, [r4, #36]	; 0x24
 80054ba:	4605      	mov	r5, r0
 80054bc:	f001 fc60 	bl	8006d80 <__aeabi_fcmpge>
 80054c0:	b340      	cbz	r0, 8005514 <inv_check_sample_balance+0xcc>
 80054c2:	2300      	movs	r3, #0
 80054c4:	2f03      	cmp	r7, #3
 80054c6:	60e5      	str	r5, [r4, #12]
 80054c8:	f844 3b04 	str.w	r3, [r4], #4
 80054cc:	d1ce      	bne.n	800546c <inv_check_sample_balance+0x24>
 80054ce:	4630      	mov	r0, r6
 80054d0:	f7ff fe9e 	bl	8005210 <inv_sort_order_4_T>
 80054d4:	6cf3      	ldr	r3, [r6, #76]	; 0x4c
 80054d6:	6c32      	ldr	r2, [r6, #64]	; 0x40
 80054d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80054dc:	bfbc      	itt	lt
 80054de:	3301      	addlt	r3, #1
 80054e0:	64f3      	strlt	r3, [r6, #76]	; 0x4c
 80054e2:	f896 3070 	ldrb.w	r3, [r6, #112]	; 0x70
 80054e6:	2b05      	cmp	r3, #5
 80054e8:	d811      	bhi.n	800550e <inv_check_sample_balance+0xc6>
 80054ea:	e8df f003 	tbb	[pc, r3]
 80054ee:	453b      	.short	0x453b
 80054f0:	1d5d034e 	.word	0x1d5d034e
 80054f4:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80054f8:	68d0      	ldr	r0, [r2, #12]
 80054fa:	6e71      	ldr	r1, [r6, #100]	; 0x64
 80054fc:	f001 fc40 	bl	8006d80 <__aeabi_fcmpge>
 8005500:	b128      	cbz	r0, 800550e <inv_check_sample_balance+0xc6>
 8005502:	2300      	movs	r3, #0
 8005504:	2204      	movs	r2, #4
 8005506:	f886 2070 	strb.w	r2, [r6, #112]	; 0x70
 800550a:	6773      	str	r3, [r6, #116]	; 0x74
 800550c:	67b3      	str	r3, [r6, #120]	; 0x78
 800550e:	b003      	add	sp, #12
 8005510:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005514:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 8005518:	e7d3      	b.n	80054c2 <inv_check_sample_balance+0x7a>
 800551a:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 800551e:	469a      	mov	sl, r3
 8005520:	e7b8      	b.n	8005494 <inv_check_sample_balance+0x4c>
 8005522:	f105 4800 	add.w	r8, r5, #2147483648	; 0x80000000
 8005526:	e7ac      	b.n	8005482 <inv_check_sample_balance+0x3a>
 8005528:	eb06 0482 	add.w	r4, r6, r2, lsl #2
 800552c:	68e0      	ldr	r0, [r4, #12]
 800552e:	6eb1      	ldr	r1, [r6, #104]	; 0x68
 8005530:	f001 fc1c 	bl	8006d6c <__aeabi_fcmple>
 8005534:	b968      	cbnz	r0, 8005552 <inv_check_sample_balance+0x10a>
 8005536:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8005538:	f000 fdc2 	bl	80060c0 <__aeabi_f2d>
 800553c:	a328      	add	r3, pc, #160	; (adr r3, 80055e0 <inv_check_sample_balance+0x198>)
 800553e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005542:	f001 f891 	bl	8006668 <__aeabi_dcmple>
 8005546:	2800      	cmp	r0, #0
 8005548:	d041      	beq.n	80055ce <inv_check_sample_balance+0x186>
 800554a:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 800554c:	6e33      	ldr	r3, [r6, #96]	; 0x60
 800554e:	429a      	cmp	r2, r3
 8005550:	dbdd      	blt.n	800550e <inv_check_sample_balance+0xc6>
 8005552:	2301      	movs	r3, #1
 8005554:	2203      	movs	r2, #3
 8005556:	f886 2070 	strb.w	r2, [r6, #112]	; 0x70
 800555a:	6773      	str	r3, [r6, #116]	; 0x74
 800555c:	67b3      	str	r3, [r6, #120]	; 0x78
 800555e:	b003      	add	sp, #12
 8005560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005564:	2301      	movs	r3, #1
 8005566:	2200      	movs	r2, #0
 8005568:	6773      	str	r3, [r6, #116]	; 0x74
 800556a:	67b3      	str	r3, [r6, #120]	; 0x78
 800556c:	f886 3070 	strb.w	r3, [r6, #112]	; 0x70
 8005570:	64f2      	str	r2, [r6, #76]	; 0x4c
 8005572:	b003      	add	sp, #12
 8005574:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005578:	6ff3      	ldr	r3, [r6, #124]	; 0x7c
 800557a:	2b01      	cmp	r3, #1
 800557c:	d1c7      	bne.n	800550e <inv_check_sample_balance+0xc6>
 800557e:	2202      	movs	r2, #2
 8005580:	2300      	movs	r3, #0
 8005582:	f886 2070 	strb.w	r2, [r6, #112]	; 0x70
 8005586:	67b3      	str	r3, [r6, #120]	; 0x78
 8005588:	e7c1      	b.n	800550e <inv_check_sample_balance+0xc6>
 800558a:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 800558e:	68d4      	ldr	r4, [r2, #12]
 8005590:	6e71      	ldr	r1, [r6, #100]	; 0x64
 8005592:	4620      	mov	r0, r4
 8005594:	f001 fbf4 	bl	8006d80 <__aeabi_fcmpge>
 8005598:	2800      	cmp	r0, #0
 800559a:	d1b2      	bne.n	8005502 <inv_check_sample_balance+0xba>
 800559c:	4620      	mov	r0, r4
 800559e:	6eb1      	ldr	r1, [r6, #104]	; 0x68
 80055a0:	f001 fbe4 	bl	8006d6c <__aeabi_fcmple>
 80055a4:	b140      	cbz	r0, 80055b8 <inv_check_sample_balance+0x170>
 80055a6:	e7d4      	b.n	8005552 <inv_check_sample_balance+0x10a>
 80055a8:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 80055ac:	68d0      	ldr	r0, [r2, #12]
 80055ae:	6ef1      	ldr	r1, [r6, #108]	; 0x6c
 80055b0:	f001 fbdc 	bl	8006d6c <__aeabi_fcmple>
 80055b4:	2800      	cmp	r0, #0
 80055b6:	d0aa      	beq.n	800550e <inv_check_sample_balance+0xc6>
 80055b8:	2301      	movs	r3, #1
 80055ba:	2105      	movs	r1, #5
 80055bc:	2200      	movs	r2, #0
 80055be:	f886 1070 	strb.w	r1, [r6, #112]	; 0x70
 80055c2:	64f2      	str	r2, [r6, #76]	; 0x4c
 80055c4:	6773      	str	r3, [r6, #116]	; 0x74
 80055c6:	67b3      	str	r3, [r6, #120]	; 0x78
 80055c8:	b003      	add	sp, #12
 80055ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80055ce:	2304      	movs	r3, #4
 80055d0:	64f0      	str	r0, [r6, #76]	; 0x4c
 80055d2:	6770      	str	r0, [r6, #116]	; 0x74
 80055d4:	67b0      	str	r0, [r6, #120]	; 0x78
 80055d6:	f886 3070 	strb.w	r3, [r6, #112]	; 0x70
 80055da:	e798      	b.n	800550e <inv_check_sample_balance+0xc6>
 80055dc:	f3af 8000 	nop.w
 80055e0:	9999999a 	.word	0x9999999a
 80055e4:	bfa99999 	.word	0xbfa99999

080055e8 <inv_auto_calibrate>:
 80055e8:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80055ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055f0:	4680      	mov	r8, r0
 80055f2:	6ec0      	ldr	r0, [r0, #108]	; 0x6c
 80055f4:	b097      	sub	sp, #92	; 0x5c
 80055f6:	2500      	movs	r5, #0
 80055f8:	4290      	cmp	r0, r2
 80055fa:	9509      	str	r5, [sp, #36]	; 0x24
 80055fc:	950a      	str	r5, [sp, #40]	; 0x28
 80055fe:	950b      	str	r5, [sp, #44]	; 0x2c
 8005600:	4c81      	ldr	r4, [pc, #516]	; (8005808 <inv_auto_calibrate+0x220>)
 8005602:	dd22      	ble.n	800564a <inv_auto_calibrate+0x62>
 8005604:	f8d4 3080 	ldr.w	r3, [r4, #128]	; 0x80
 8005608:	4298      	cmp	r0, r3
 800560a:	d001      	beq.n	8005610 <inv_auto_calibrate+0x28>
 800560c:	f7ff fd28 	bl	8005060 <set_sample_rate>
 8005610:	f8d8 3030 	ldr.w	r3, [r8, #48]	; 0x30
 8005614:	4640      	mov	r0, r8
 8005616:	f8c4 34b0 	str.w	r3, [r4, #1200]	; 0x4b0
 800561a:	f7ff fe77 	bl	800530c <inv_add_accel_block_data>
 800561e:	f8d4 2484 	ldr.w	r2, [r4, #1156]	; 0x484
 8005622:	f8d4 3480 	ldr.w	r3, [r4, #1152]	; 0x480
 8005626:	4d78      	ldr	r5, [pc, #480]	; (8005808 <inv_auto_calibrate+0x220>)
 8005628:	429a      	cmp	r2, r3
 800562a:	da1a      	bge.n	8005662 <inv_auto_calibrate+0x7a>
 800562c:	f8d4 34a8 	ldr.w	r3, [r4, #1192]	; 0x4a8
 8005630:	4a75      	ldr	r2, [pc, #468]	; (8005808 <inv_auto_calibrate+0x220>)
 8005632:	2b01      	cmp	r3, #1
 8005634:	d021      	beq.n	800567a <inv_auto_calibrate+0x92>
 8005636:	f8d4 34a4 	ldr.w	r3, [r4, #1188]	; 0x4a4
 800563a:	4d73      	ldr	r5, [pc, #460]	; (8005808 <inv_auto_calibrate+0x220>)
 800563c:	2b01      	cmp	r3, #1
 800563e:	f000 80eb 	beq.w	8005818 <inv_auto_calibrate+0x230>
 8005642:	2000      	movs	r0, #0
 8005644:	b017      	add	sp, #92	; 0x5c
 8005646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800564a:	f8d4 3348 	ldr.w	r3, [r4, #840]	; 0x348
 800564e:	4418      	add	r0, r3
 8005650:	4290      	cmp	r0, r2
 8005652:	f8c4 0348 	str.w	r0, [r4, #840]	; 0x348
 8005656:	ddf4      	ble.n	8005642 <inv_auto_calibrate+0x5a>
 8005658:	f7ff fd02 	bl	8005060 <set_sample_rate>
 800565c:	f8c4 5348 	str.w	r5, [r4, #840]	; 0x348
 8005660:	e7d6      	b.n	8005610 <inv_auto_calibrate+0x28>
 8005662:	f505 6086 	add.w	r0, r5, #1072	; 0x430
 8005666:	f7ff feef 	bl	8005448 <inv_check_sample_balance>
 800566a:	2300      	movs	r3, #0
 800566c:	f8c5 3484 	str.w	r3, [r5, #1156]	; 0x484
 8005670:	f8d4 34a8 	ldr.w	r3, [r4, #1192]	; 0x4a8
 8005674:	4a64      	ldr	r2, [pc, #400]	; (8005808 <inv_auto_calibrate+0x220>)
 8005676:	2b01      	cmp	r3, #1
 8005678:	d1dd      	bne.n	8005636 <inv_auto_calibrate+0x4e>
 800567a:	f8d2 3094 	ldr.w	r3, [r2, #148]	; 0x94
 800567e:	f10d 0a30 	add.w	sl, sp, #48	; 0x30
 8005682:	2b01      	cmp	r3, #1
 8005684:	bf08      	it	eq
 8005686:	2300      	moveq	r3, #0
 8005688:	4651      	mov	r1, sl
 800568a:	4640      	mov	r0, r8
 800568c:	bf08      	it	eq
 800568e:	f8c2 3094 	streq.w	r3, [r2, #148]	; 0x94
 8005692:	f7ff fd9b 	bl	80051cc <inv_get_current_calibrated_accel>
 8005696:	a80f      	add	r0, sp, #60	; 0x3c
 8005698:	f008 fd80 	bl	800e19c <inv_get_gravity>
 800569c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800569e:	9e10      	ldr	r6, [sp, #64]	; 0x40
 80056a0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80056a2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 80056a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80056a6:	4859      	ldr	r0, [pc, #356]	; (800580c <inv_auto_calibrate+0x224>)
 80056a8:	eba2 36a6 	sub.w	r6, r2, r6, asr #14
 80056ac:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80056ae:	f100 0518 	add.w	r5, r0, #24
 80056b2:	eba3 33a2 	sub.w	r3, r3, r2, asr #14
 80056b6:	eba7 37a1 	sub.w	r7, r7, r1, asr #14
 80056ba:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
 80056be:	1d01      	adds	r1, r0, #4
 80056c0:	2260      	movs	r2, #96	; 0x60
 80056c2:	930e      	str	r3, [sp, #56]	; 0x38
 80056c4:	970c      	str	r7, [sp, #48]	; 0x30
 80056c6:	960d      	str	r6, [sp, #52]	; 0x34
 80056c8:	f00f fd1d 	bl	8015106 <memmove>
 80056cc:	e89a 0007 	ldmia.w	sl, {r0, r1, r2}
 80056d0:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 80056d4:	4658      	mov	r0, fp
 80056d6:	f008 fec7 	bl	800e468 <inv_get_linear_accel>
 80056da:	f105 096c 	add.w	r9, r5, #108	; 0x6c
 80056de:	f105 0158 	add.w	r1, r5, #88	; 0x58
 80056e2:	2260      	movs	r2, #96	; 0x60
 80056e4:	f105 0054 	add.w	r0, r5, #84	; 0x54
 80056e8:	f00f fd0d 	bl	8015106 <memmove>
 80056ec:	e89b 0007 	ldmia.w	fp, {r0, r1, r2}
 80056f0:	e889 0007 	stmia.w	r9, {r0, r1, r2}
 80056f4:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80056f6:	f8d4 342c 	ldr.w	r3, [r4, #1068]	; 0x42c
 80056fa:	9201      	str	r2, [sp, #4]
 80056fc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80056fe:	f04f 0e00 	mov.w	lr, #0
 8005702:	f5a5 7459 	sub.w	r4, r5, #868	; 0x364
 8005706:	9302      	str	r3, [sp, #8]
 8005708:	f8cd 800c 	str.w	r8, [sp, #12]
 800570c:	4623      	mov	r3, r4
 800570e:	46f4      	mov	ip, lr
 8005710:	4677      	mov	r7, lr
 8005712:	4690      	mov	r8, r2
 8005714:	f8dd b048 	ldr.w	fp, [sp, #72]	; 0x48
 8005718:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 8005814 <inv_auto_calibrate+0x22c>
 800571c:	9404      	str	r4, [sp, #16]
 800571e:	f8d3 634c 	ldr.w	r6, [r3, #844]	; 0x34c
 8005722:	f8d3 5350 	ldr.w	r5, [r3, #848]	; 0x350
 8005726:	fb89 2a06 	smull	r2, sl, r9, r6
 800572a:	17f6      	asrs	r6, r6, #31
 800572c:	ebc6 066a 	rsb	r6, r6, sl, asr #1
 8005730:	4437      	add	r7, r6
 8005732:	fb89 a605 	smull	sl, r6, r9, r5
 8005736:	f8d3 4354 	ldr.w	r4, [r3, #852]	; 0x354
 800573a:	17ed      	asrs	r5, r5, #31
 800573c:	ebc5 0566 	rsb	r5, r5, r6, asr #1
 8005740:	fb89 a604 	smull	sl, r6, r9, r4
 8005744:	f503 706e 	add.w	r0, r3, #952	; 0x3b8
 8005748:	17e4      	asrs	r4, r4, #31
 800574a:	c807      	ldmia	r0, {r0, r1, r2}
 800574c:	ebc4 0466 	rsb	r4, r4, r6, asr #1
 8005750:	fb89 a600 	smull	sl, r6, r9, r0
 8005754:	17c0      	asrs	r0, r0, #31
 8005756:	ebc0 0066 	rsb	r0, r0, r6, asr #1
 800575a:	fb89 a601 	smull	sl, r6, r9, r1
 800575e:	17c9      	asrs	r1, r1, #31
 8005760:	ebc1 0166 	rsb	r1, r1, r6, asr #1
 8005764:	fb89 a602 	smull	sl, r6, r9, r2
 8005768:	17d2      	asrs	r2, r2, #31
 800576a:	ebc2 0266 	rsb	r2, r2, r6, asr #1
 800576e:	4483      	add	fp, r0
 8005770:	4490      	add	r8, r2
 8005772:	9801      	ldr	r0, [sp, #4]
 8005774:	4a26      	ldr	r2, [pc, #152]	; (8005810 <inv_auto_calibrate+0x228>)
 8005776:	330c      	adds	r3, #12
 8005778:	4408      	add	r0, r1
 800577a:	4293      	cmp	r3, r2
 800577c:	44ac      	add	ip, r5
 800577e:	44a6      	add	lr, r4
 8005780:	9001      	str	r0, [sp, #4]
 8005782:	d1cc      	bne.n	800571e <inv_auto_calibrate+0x136>
 8005784:	4642      	mov	r2, r8
 8005786:	4605      	mov	r5, r0
 8005788:	ea8b 71eb 	eor.w	r1, fp, fp, asr #31
 800578c:	2800      	cmp	r0, #0
 800578e:	ea87 73e7 	eor.w	r3, r7, r7, asr #31
 8005792:	eba1 71eb 	sub.w	r1, r1, fp, asr #31
 8005796:	bfb8      	it	lt
 8005798:	4245      	neglt	r5, r0
 800579a:	eba3 73e7 	sub.w	r3, r3, r7, asr #31
 800579e:	2a00      	cmp	r2, #0
 80057a0:	bfb8      	it	lt
 80057a2:	4252      	neglt	r2, r2
 80057a4:	ea8c 70ec 	eor.w	r0, ip, ip, asr #31
 80057a8:	428b      	cmp	r3, r1
 80057aa:	bfb8      	it	lt
 80057ac:	f04f 0b01 	movlt.w	fp, #1
 80057b0:	eba0 70ec 	sub.w	r0, r0, ip, asr #31
 80057b4:	9e02      	ldr	r6, [sp, #8]
 80057b6:	bfa8      	it	ge
 80057b8:	f04f 0b00 	movge.w	fp, #0
 80057bc:	f1be 0f00 	cmp.w	lr, #0
 80057c0:	bfb8      	it	lt
 80057c2:	f1ce 0e00 	rsblt	lr, lr, #0
 80057c6:	9c04      	ldr	r4, [sp, #16]
 80057c8:	42a8      	cmp	r0, r5
 80057ca:	f106 0609 	add.w	r6, r6, #9
 80057ce:	bfb8      	it	lt
 80057d0:	f10b 0b01 	addlt.w	fp, fp, #1
 80057d4:	4596      	cmp	lr, r2
 80057d6:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80057da:	9112      	str	r1, [sp, #72]	; 0x48
 80057dc:	9513      	str	r5, [sp, #76]	; 0x4c
 80057de:	9214      	str	r2, [sp, #80]	; 0x50
 80057e0:	f8c4 642c 	str.w	r6, [r4, #1068]	; 0x42c
 80057e4:	f6bf af27 	bge.w	8005636 <inv_auto_calibrate+0x4e>
 80057e8:	2e08      	cmp	r6, #8
 80057ea:	f77f af24 	ble.w	8005636 <inv_auto_calibrate+0x4e>
 80057ee:	f1bb 0f02 	cmp.w	fp, #2
 80057f2:	f47f af20 	bne.w	8005636 <inv_auto_calibrate+0x4e>
 80057f6:	f894 0424 	ldrb.w	r0, [r4, #1060]	; 0x424
 80057fa:	4b03      	ldr	r3, [pc, #12]	; (8005808 <inv_auto_calibrate+0x220>)
 80057fc:	2802      	cmp	r0, #2
 80057fe:	f200 8161 	bhi.w	8005ac4 <inv_auto_calibrate+0x4dc>
 8005802:	f006 fea5 	bl	800c550 <inv_set_accel_accuracy>
 8005806:	e716      	b.n	8005636 <inv_auto_calibrate+0x4e>
 8005808:	20000628 	.word	0x20000628
 800580c:	20000974 	.word	0x20000974
 8005810:	20000694 	.word	0x20000694
 8005814:	38e38e39 	.word	0x38e38e39
 8005818:	a809      	add	r0, sp, #36	; 0x24
 800581a:	f008 fe56 	bl	800e4ca <inv_get_linear_accel_float>
 800581e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005820:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8005822:	4601      	mov	r1, r0
 8005824:	f001 f8fa 	bl	8006a1c <__aeabi_fmul>
 8005828:	4639      	mov	r1, r7
 800582a:	4606      	mov	r6, r0
 800582c:	4638      	mov	r0, r7
 800582e:	f001 f8f5 	bl	8006a1c <__aeabi_fmul>
 8005832:	4601      	mov	r1, r0
 8005834:	4630      	mov	r0, r6
 8005836:	f000 ffe9 	bl	800680c <__addsf3>
 800583a:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 800583c:	4606      	mov	r6, r0
 800583e:	4639      	mov	r1, r7
 8005840:	4638      	mov	r0, r7
 8005842:	f001 f8eb 	bl	8006a1c <__aeabi_fmul>
 8005846:	4601      	mov	r1, r0
 8005848:	4630      	mov	r0, r6
 800584a:	f000 ffdf 	bl	800680c <__addsf3>
 800584e:	f012 fdf7 	bl	8018440 <sqrtf>
 8005852:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 8005856:	60e8      	str	r0, [r5, #12]
 8005858:	f001 f8e0 	bl	8006a1c <__aeabi_fmul>
 800585c:	f001 faba 	bl	8006dd4 <__aeabi_f2iz>
 8005860:	ae12      	add	r6, sp, #72	; 0x48
 8005862:	2300      	movs	r3, #0
 8005864:	f505 712c 	add.w	r1, r5, #688	; 0x2b0
 8005868:	f8ad 0030 	strh.w	r0, [sp, #48]	; 0x30
 800586c:	a80c      	add	r0, sp, #48	; 0x30
 800586e:	4699      	mov	r9, r3
 8005870:	f8ad 3032 	strh.w	r3, [sp, #50]	; 0x32
 8005874:	f8ad 3034 	strh.w	r3, [sp, #52]	; 0x34
 8005878:	f7fd f8c0 	bl	80029fc <inv_fast_nomot_store_data>
 800587c:	4630      	mov	r0, r6
 800587e:	f008 fceb 	bl	800e258 <inv_get_quaternion>
 8005882:	6f29      	ldr	r1, [r5, #112]	; 0x70
 8005884:	9812      	ldr	r0, [sp, #72]	; 0x48
 8005886:	f007 fca5 	bl	800d1d4 <inv_q30_mult>
 800588a:	6f69      	ldr	r1, [r5, #116]	; 0x74
 800588c:	4683      	mov	fp, r0
 800588e:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8005890:	f007 fca0 	bl	800d1d4 <inv_q30_mult>
 8005894:	6fa9      	ldr	r1, [r5, #120]	; 0x78
 8005896:	4682      	mov	sl, r0
 8005898:	9814      	ldr	r0, [sp, #80]	; 0x50
 800589a:	f007 fc9b 	bl	800d1d4 <inv_q30_mult>
 800589e:	6fe9      	ldr	r1, [r5, #124]	; 0x7c
 80058a0:	9001      	str	r0, [sp, #4]
 80058a2:	9815      	ldr	r0, [sp, #84]	; 0x54
 80058a4:	f007 fc96 	bl	800d1d4 <inv_q30_mult>
 80058a8:	9002      	str	r0, [sp, #8]
 80058aa:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 80058ae:	f105 0670 	add.w	r6, r5, #112	; 0x70
 80058b2:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
 80058b6:	f105 0710 	add.w	r7, r5, #16
 80058ba:	ae0f      	add	r6, sp, #60	; 0x3c
 80058bc:	f108 0548 	add.w	r5, r8, #72	; 0x48
 80058c0:	f9b5 0000 	ldrsh.w	r0, [r5]
 80058c4:	f8d8 1068 	ldr.w	r1, [r8, #104]	; 0x68
 80058c8:	0400      	lsls	r0, r0, #16
 80058ca:	f007 fc83 	bl	800d1d4 <inv_q30_mult>
 80058ce:	f001 f851 	bl	8006974 <__aeabi_i2f>
 80058d2:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
 80058d6:	f001 f8a1 	bl	8006a1c <__aeabi_fmul>
 80058da:	f935 3b02 	ldrsh.w	r3, [r5], #2
 80058de:	f847 0f04 	str.w	r0, [r7, #4]!
 80058e2:	041b      	lsls	r3, r3, #16
 80058e4:	f846 3019 	str.w	r3, [r6, r9, lsl #1]
 80058e8:	f109 0902 	add.w	r9, r9, #2
 80058ec:	f1b9 0f06 	cmp.w	r9, #6
 80058f0:	d1e6      	bne.n	80058c0 <inv_auto_calibrate+0x2d8>
 80058f2:	4d7a      	ldr	r5, [pc, #488]	; (8005adc <inv_auto_calibrate+0x4f4>)
 80058f4:	4631      	mov	r1, r6
 80058f6:	f505 70e4 	add.w	r0, r5, #456	; 0x1c8
 80058fa:	f7fa feb7 	bl	800066c <inv_set_terms>
 80058fe:	f8d4 2328 	ldr.w	r2, [r4, #808]	; 0x328
 8005902:	6823      	ldr	r3, [r4, #0]
 8005904:	429a      	cmp	r2, r3
 8005906:	f6ff ae9c 	blt.w	8005642 <inv_auto_calibrate+0x5a>
 800590a:	f8d8 00e4 	ldr.w	r0, [r8, #228]	; 0xe4
 800590e:	f001 f831 	bl	8006974 <__aeabi_i2f>
 8005912:	f04f 515e 	mov.w	r1, #931135488	; 0x37800000
 8005916:	f001 f881 	bl	8006a1c <__aeabi_fmul>
 800591a:	f8d5 30d8 	ldr.w	r3, [r5, #216]	; 0xd8
 800591e:	4606      	mov	r6, r0
 8005920:	2100      	movs	r1, #0
 8005922:	4618      	mov	r0, r3
 8005924:	9303      	str	r3, [sp, #12]
 8005926:	f001 fa0d 	bl	8006d44 <__aeabi_fcmpeq>
 800592a:	9b03      	ldr	r3, [sp, #12]
 800592c:	b938      	cbnz	r0, 800593e <inv_auto_calibrate+0x356>
 800592e:	4619      	mov	r1, r3
 8005930:	4630      	mov	r0, r6
 8005932:	f000 ff69 	bl	8006808 <__aeabi_fsub>
 8005936:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800593a:	f8c5 00dc 	str.w	r0, [r5, #220]	; 0xdc
 800593e:	68a3      	ldr	r3, [r4, #8]
 8005940:	f8c4 60d8 	str.w	r6, [r4, #216]	; 0xd8
 8005944:	2b05      	cmp	r3, #5
 8005946:	d80b      	bhi.n	8005960 <inv_auto_calibrate+0x378>
 8005948:	e8df f003 	tbb	[pc, r3]
 800594c:	03030303 	.word	0x03030303
 8005950:	7c83      	.short	0x7c83
 8005952:	4963      	ldr	r1, [pc, #396]	; (8005ae0 <inv_auto_calibrate+0x4f8>)
 8005954:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8005958:	23c8      	movs	r3, #200	; 0xc8
 800595a:	63a1      	str	r1, [r4, #56]	; 0x38
 800595c:	63e2      	str	r2, [r4, #60]	; 0x3c
 800595e:	6423      	str	r3, [r4, #64]	; 0x40
 8005960:	f8d8 3030 	ldr.w	r3, [r8, #48]	; 0x30
 8005964:	485f      	ldr	r0, [pc, #380]	; (8005ae4 <inv_auto_calibrate+0x4fc>)
 8005966:	05db      	lsls	r3, r3, #23
 8005968:	d563      	bpl.n	8005a32 <inv_auto_calibrate+0x44a>
 800596a:	f7fc ff45 	bl	80027f8 <inv_fast_nomot_parameter>
 800596e:	f001 f817 	bl	80069a0 <__aeabi_l2f>
 8005972:	495d      	ldr	r1, [pc, #372]	; (8005ae8 <inv_auto_calibrate+0x500>)
 8005974:	f001 f906 	bl	8006b84 <__aeabi_fdiv>
 8005978:	6120      	str	r0, [r4, #16]
 800597a:	4d58      	ldr	r5, [pc, #352]	; (8005adc <inv_auto_calibrate+0x4f4>)
 800597c:	2298      	movs	r2, #152	; 0x98
 800597e:	2100      	movs	r1, #0
 8005980:	f505 702c 	add.w	r0, r5, #688	; 0x2b0
 8005984:	f00f fbd9 	bl	801513a <memset>
 8005988:	9b01      	ldr	r3, [sp, #4]
 800598a:	44da      	add	sl, fp
 800598c:	4453      	add	r3, sl
 800598e:	4699      	mov	r9, r3
 8005990:	9a02      	ldr	r2, [sp, #8]
 8005992:	f8d4 3084 	ldr.w	r3, [r4, #132]	; 0x84
 8005996:	444a      	add	r2, r9
 8005998:	429a      	cmp	r2, r3
 800599a:	dd61      	ble.n	8005a60 <inv_auto_calibrate+0x478>
 800599c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80059a0:	2100      	movs	r1, #0
 80059a2:	4650      	mov	r0, sl
 80059a4:	f001 f9f6 	bl	8006d94 <__aeabi_fcmpgt>
 80059a8:	2800      	cmp	r0, #0
 80059aa:	d059      	beq.n	8005a60 <inv_auto_calibrate+0x478>
 80059ac:	4650      	mov	r0, sl
 80059ae:	6ba9      	ldr	r1, [r5, #56]	; 0x38
 80059b0:	f001 f9d2 	bl	8006d58 <__aeabi_fcmplt>
 80059b4:	2800      	cmp	r0, #0
 80059b6:	d053      	beq.n	8005a60 <inv_auto_calibrate+0x478>
 80059b8:	686a      	ldr	r2, [r5, #4]
 80059ba:	6c2b      	ldr	r3, [r5, #64]	; 0x40
 80059bc:	429a      	cmp	r2, r3
 80059be:	f280 816e 	bge.w	8005c9e <inv_auto_calibrate+0x6b6>
 80059c2:	f8d5 34a4 	ldr.w	r3, [r5, #1188]	; 0x4a4
 80059c6:	2b01      	cmp	r3, #1
 80059c8:	f47f ae3b 	bne.w	8005642 <inv_auto_calibrate+0x5a>
 80059cc:	f108 0068 	add.w	r0, r8, #104	; 0x68
 80059d0:	f7ff fb74 	bl	80050bc <inv_combine_data_calculate_bias.isra.1.part.2>
 80059d4:	2800      	cmp	r0, #0
 80059d6:	f43f ae34 	beq.w	8005642 <inv_auto_calibrate+0x5a>
 80059da:	f8d5 a010 	ldr.w	sl, [r5, #16]
 80059de:	6965      	ldr	r5, [r4, #20]
 80059e0:	69a7      	ldr	r7, [r4, #24]
 80059e2:	69e6      	ldr	r6, [r4, #28]
 80059e4:	f8c4 50b4 	str.w	r5, [r4, #180]	; 0xb4
 80059e8:	f8c4 70b8 	str.w	r7, [r4, #184]	; 0xb8
 80059ec:	f8c4 60bc 	str.w	r6, [r4, #188]	; 0xbc
 80059f0:	4c3a      	ldr	r4, [pc, #232]	; (8005adc <inv_auto_calibrate+0x4f4>)
 80059f2:	2300      	movs	r3, #0
 80059f4:	46a0      	mov	r8, r4
 80059f6:	46a3      	mov	fp, r4
 80059f8:	9401      	str	r4, [sp, #4]
 80059fa:	4699      	mov	r9, r3
 80059fc:	462c      	mov	r4, r5
 80059fe:	4621      	mov	r1, r4
 8005a00:	f8db 0020 	ldr.w	r0, [fp, #32]
 8005a04:	f001 f9a8 	bl	8006d58 <__aeabi_fcmplt>
 8005a08:	f109 0904 	add.w	r9, r9, #4
 8005a0c:	4621      	mov	r1, r4
 8005a0e:	b108      	cbz	r0, 8005a14 <inv_auto_calibrate+0x42c>
 8005a10:	f8cb 4020 	str.w	r4, [fp, #32]
 8005a14:	f8db 002c 	ldr.w	r0, [fp, #44]	; 0x2c
 8005a18:	f001 f9bc 	bl	8006d94 <__aeabi_fcmpgt>
 8005a1c:	b108      	cbz	r0, 8005a22 <inv_auto_calibrate+0x43a>
 8005a1e:	f8cb 402c 	str.w	r4, [fp, #44]	; 0x2c
 8005a22:	f1b9 0f0c 	cmp.w	r9, #12
 8005a26:	f10b 0b04 	add.w	fp, fp, #4
 8005a2a:	d06b      	beq.n	8005b04 <inv_auto_calibrate+0x51c>
 8005a2c:	f8db 40b4 	ldr.w	r4, [fp, #180]	; 0xb4
 8005a30:	e7e5      	b.n	80059fe <inv_auto_calibrate+0x416>
 8005a32:	f7fc fee7 	bl	8002804 <inv_fast_nomot_parameter_3rd>
 8005a36:	f000 ffb3 	bl	80069a0 <__aeabi_l2f>
 8005a3a:	492c      	ldr	r1, [pc, #176]	; (8005aec <inv_auto_calibrate+0x504>)
 8005a3c:	f001 f8a2 	bl	8006b84 <__aeabi_fdiv>
 8005a40:	6120      	str	r0, [r4, #16]
 8005a42:	e79a      	b.n	800597a <inv_auto_calibrate+0x392>
 8005a44:	492a      	ldr	r1, [pc, #168]	; (8005af0 <inv_auto_calibrate+0x508>)
 8005a46:	4a2b      	ldr	r2, [pc, #172]	; (8005af4 <inv_auto_calibrate+0x50c>)
 8005a48:	2332      	movs	r3, #50	; 0x32
 8005a4a:	63a1      	str	r1, [r4, #56]	; 0x38
 8005a4c:	63e2      	str	r2, [r4, #60]	; 0x3c
 8005a4e:	6423      	str	r3, [r4, #64]	; 0x40
 8005a50:	e786      	b.n	8005960 <inv_auto_calibrate+0x378>
 8005a52:	4929      	ldr	r1, [pc, #164]	; (8005af8 <inv_auto_calibrate+0x510>)
 8005a54:	4a29      	ldr	r2, [pc, #164]	; (8005afc <inv_auto_calibrate+0x514>)
 8005a56:	2364      	movs	r3, #100	; 0x64
 8005a58:	63a1      	str	r1, [r4, #56]	; 0x38
 8005a5a:	63e2      	str	r2, [r4, #60]	; 0x3c
 8005a5c:	6423      	str	r3, [r4, #64]	; 0x40
 8005a5e:	e77f      	b.n	8005960 <inv_auto_calibrate+0x378>
 8005a60:	6965      	ldr	r5, [r4, #20]
 8005a62:	69a7      	ldr	r7, [r4, #24]
 8005a64:	69e6      	ldr	r6, [r4, #28]
 8005a66:	4629      	mov	r1, r5
 8005a68:	f8df 8070 	ldr.w	r8, [pc, #112]	; 8005adc <inv_auto_calibrate+0x4f4>
 8005a6c:	f04f 0900 	mov.w	r9, #0
 8005a70:	f8d8 0098 	ldr.w	r0, [r8, #152]	; 0x98
 8005a74:	f000 fec8 	bl	8006808 <__aeabi_fsub>
 8005a78:	f109 0904 	add.w	r9, r9, #4
 8005a7c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8005a80:	f1b9 0f0c 	cmp.w	r9, #12
 8005a84:	f8c8 00a4 	str.w	r0, [r8, #164]	; 0xa4
 8005a88:	f108 0804 	add.w	r8, r8, #4
 8005a8c:	d002      	beq.n	8005a94 <inv_auto_calibrate+0x4ac>
 8005a8e:	f8d8 1014 	ldr.w	r1, [r8, #20]
 8005a92:	e7ed      	b.n	8005a70 <inv_auto_calibrate+0x488>
 8005a94:	f8d4 10a8 	ldr.w	r1, [r4, #168]	; 0xa8
 8005a98:	f8d4 00a4 	ldr.w	r0, [r4, #164]	; 0xa4
 8005a9c:	f000 feb6 	bl	800680c <__addsf3>
 8005aa0:	f8d4 10ac 	ldr.w	r1, [r4, #172]	; 0xac
 8005aa4:	f000 feb2 	bl	800680c <__addsf3>
 8005aa8:	2100      	movs	r1, #0
 8005aaa:	f8c4 00b0 	str.w	r0, [r4, #176]	; 0xb0
 8005aae:	22e8      	movs	r2, #232	; 0xe8
 8005ab0:	4813      	ldr	r0, [pc, #76]	; (8005b00 <inv_auto_calibrate+0x518>)
 8005ab2:	f8c4 5098 	str.w	r5, [r4, #152]	; 0x98
 8005ab6:	f8c4 709c 	str.w	r7, [r4, #156]	; 0x9c
 8005aba:	f8c4 60a0 	str.w	r6, [r4, #160]	; 0xa0
 8005abe:	f00f fb3c 	bl	801513a <memset>
 8005ac2:	e5be      	b.n	8005642 <inv_auto_calibrate+0x5a>
 8005ac4:	4601      	mov	r1, r0
 8005ac6:	f8d3 2428 	ldr.w	r2, [r3, #1064]	; 0x428
 8005aca:	f103 0064 	add.w	r0, r3, #100	; 0x64
 8005ace:	f006 fd57 	bl	800c580 <inv_set_accel_bias_mask>
 8005ad2:	2001      	movs	r0, #1
 8005ad4:	f008 fc7a 	bl	800e3cc <inv_set_accel_bias_found>
 8005ad8:	e5ad      	b.n	8005636 <inv_auto_calibrate+0x4e>
 8005ada:	bf00      	nop
 8005adc:	20000628 	.word	0x20000628
 8005ae0:	44bb8000 	.word	0x44bb8000
 8005ae4:	200008d8 	.word	0x200008d8
 8005ae8:	47c35000 	.word	0x47c35000
 8005aec:	49742400 	.word	0x49742400
 8005af0:	42700000 	.word	0x42700000
 8005af4:	3fb33333 	.word	0x3fb33333
 8005af8:	43960000 	.word	0x43960000
 8005afc:	3f99999a 	.word	0x3f99999a
 8005b00:	200007f0 	.word	0x200007f0
 8005b04:	9c01      	ldr	r4, [sp, #4]
 8005b06:	f04f 0900 	mov.w	r9, #0
 8005b0a:	f8d8 0020 	ldr.w	r0, [r8, #32]
 8005b0e:	f8d8 102c 	ldr.w	r1, [r8, #44]	; 0x2c
 8005b12:	f000 fe79 	bl	8006808 <__aeabi_fsub>
 8005b16:	f109 0904 	add.w	r9, r9, #4
 8005b1a:	f1b9 0f0c 	cmp.w	r9, #12
 8005b1e:	f8c8 00cc 	str.w	r0, [r8, #204]	; 0xcc
 8005b22:	f108 0804 	add.w	r8, r8, #4
 8005b26:	d1f0      	bne.n	8005b0a <inv_auto_calibrate+0x522>
 8005b28:	e9d4 2314 	ldrd	r2, r3, [r4, #80]	; 0x50
 8005b2c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005b30:	2300      	movs	r3, #0
 8005b32:	4698      	mov	r8, r3
 8005b34:	f8cd a018 	str.w	sl, [sp, #24]
 8005b38:	9607      	str	r6, [sp, #28]
 8005b3a:	46aa      	mov	sl, r5
 8005b3c:	4646      	mov	r6, r8
 8005b3e:	46a1      	mov	r9, r4
 8005b40:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8005b42:	f8df b1c4 	ldr.w	fp, [pc, #452]	; 8005d08 <inv_auto_calibrate+0x720>
 8005b46:	9303      	str	r3, [sp, #12]
 8005b48:	9301      	str	r3, [sp, #4]
 8005b4a:	9202      	str	r2, [sp, #8]
 8005b4c:	f884 3424 	strb.w	r3, [r4, #1060]	; 0x424
 8005b50:	f85b 0f04 	ldr.w	r0, [fp, #4]!
 8005b54:	9902      	ldr	r1, [sp, #8]
 8005b56:	f001 f913 	bl	8006d80 <__aeabi_fcmpge>
 8005b5a:	b1c8      	cbz	r0, 8005b90 <inv_auto_calibrate+0x5a8>
 8005b5c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005b60:	2200      	movs	r2, #0
 8005b62:	4b67      	ldr	r3, [pc, #412]	; (8005d00 <inv_auto_calibrate+0x718>)
 8005b64:	f000 f94c 	bl	8005e00 <__aeabi_dsub>
 8005b68:	a35b      	add	r3, pc, #364	; (adr r3, 8005cd8 <inv_auto_calibrate+0x6f0>)
 8005b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b6e:	f021 4500 	bic.w	r5, r1, #2147483648	; 0x80000000
 8005b72:	4629      	mov	r1, r5
 8005b74:	f000 fd6e 	bl	8006654 <__aeabi_dcmplt>
 8005b78:	9b01      	ldr	r3, [sp, #4]
 8005b7a:	3301      	adds	r3, #1
 8005b7c:	b140      	cbz	r0, 8005b90 <inv_auto_calibrate+0x5a8>
 8005b7e:	fa5f f883 	uxtb.w	r8, r3
 8005b82:	9a03      	ldr	r2, [sp, #12]
 8005b84:	2301      	movs	r3, #1
 8005b86:	40b3      	lsls	r3, r6
 8005b88:	431a      	orrs	r2, r3
 8005b8a:	f8cd 8004 	str.w	r8, [sp, #4]
 8005b8e:	9203      	str	r2, [sp, #12]
 8005b90:	3601      	adds	r6, #1
 8005b92:	2e03      	cmp	r6, #3
 8005b94:	d1dc      	bne.n	8005b50 <inv_auto_calibrate+0x568>
 8005b96:	9b03      	ldr	r3, [sp, #12]
 8005b98:	4655      	mov	r5, sl
 8005b9a:	f8c9 3428 	str.w	r3, [r9, #1064]	; 0x428
 8005b9e:	9b01      	ldr	r3, [sp, #4]
 8005ba0:	f889 8424 	strb.w	r8, [r9, #1060]	; 0x424
 8005ba4:	f8dd a018 	ldr.w	sl, [sp, #24]
 8005ba8:	9e07      	ldr	r6, [sp, #28]
 8005baa:	464c      	mov	r4, r9
 8005bac:	f8df 815c 	ldr.w	r8, [pc, #348]	; 8005d0c <inv_auto_calibrate+0x724>
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d047      	beq.n	8005c44 <inv_auto_calibrate+0x65c>
 8005bb4:	f508 73d4 	add.w	r3, r8, #424	; 0x1a8
 8005bb8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005bbc:	f000 fd88 	bl	80066d0 <__aeabi_d2iz>
 8005bc0:	f508 73d8 	add.w	r3, r8, #432	; 0x1b0
 8005bc4:	f8c8 0064 	str.w	r0, [r8, #100]	; 0x64
 8005bc8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005bcc:	f000 fd80 	bl	80066d0 <__aeabi_d2iz>
 8005bd0:	f508 73dc 	add.w	r3, r8, #440	; 0x1b8
 8005bd4:	f8c8 0068 	str.w	r0, [r8, #104]	; 0x68
 8005bd8:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005bdc:	f000 fd78 	bl	80066d0 <__aeabi_d2iz>
 8005be0:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8005be4:	2200      	movs	r2, #0
 8005be6:	2b03      	cmp	r3, #3
 8005be8:	bfd8      	it	le
 8005bea:	9b01      	ldrle	r3, [sp, #4]
 8005bec:	f8c8 006c 	str.w	r0, [r8, #108]	; 0x6c
 8005bf0:	bfd8      	it	le
 8005bf2:	f8c8 3008 	strle.w	r3, [r8, #8]
 8005bf6:	9b01      	ldr	r3, [sp, #4]
 8005bf8:	f8c8 242c 	str.w	r2, [r8, #1068]	; 0x42c
 8005bfc:	2b03      	cmp	r3, #3
 8005bfe:	d121      	bne.n	8005c44 <inv_auto_calibrate+0x65c>
 8005c00:	f8d9 000c 	ldr.w	r0, [r9, #12]
 8005c04:	f000 fa5c 	bl	80060c0 <__aeabi_f2d>
 8005c08:	a335      	add	r3, pc, #212	; (adr r3, 8005ce0 <inv_auto_calibrate+0x6f8>)
 8005c0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c0e:	f8df b0fc 	ldr.w	fp, [pc, #252]	; 8005d0c <inv_auto_calibrate+0x724>
 8005c12:	f000 fd1f 	bl	8006654 <__aeabi_dcmplt>
 8005c16:	b1a8      	cbz	r0, 8005c44 <inv_auto_calibrate+0x65c>
 8005c18:	e9db 0114 	ldrd	r0, r1, [fp, #80]	; 0x50
 8005c1c:	2200      	movs	r2, #0
 8005c1e:	4b38      	ldr	r3, [pc, #224]	; (8005d00 <inv_auto_calibrate+0x718>)
 8005c20:	f000 f8ee 	bl	8005e00 <__aeabi_dsub>
 8005c24:	a32c      	add	r3, pc, #176	; (adr r3, 8005cd8 <inv_auto_calibrate+0x6f0>)
 8005c26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c2a:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
 8005c2e:	4649      	mov	r1, r9
 8005c30:	f000 fd10 	bl	8006654 <__aeabi_dcmplt>
 8005c34:	b130      	cbz	r0, 8005c44 <inv_auto_calibrate+0x65c>
 8005c36:	f8db 3008 	ldr.w	r3, [fp, #8]
 8005c3a:	2b03      	cmp	r3, #3
 8005c3c:	bf04      	itt	eq
 8005c3e:	2304      	moveq	r3, #4
 8005c40:	f8cb 3008 	streq.w	r3, [fp, #8]
 8005c44:	4650      	mov	r0, sl
 8005c46:	492f      	ldr	r1, [pc, #188]	; (8005d04 <inv_auto_calibrate+0x71c>)
 8005c48:	f001 f886 	bl	8006d58 <__aeabi_fcmplt>
 8005c4c:	2800      	cmp	r0, #0
 8005c4e:	f43f af0a 	beq.w	8005a66 <inv_auto_calibrate+0x47e>
 8005c52:	68e0      	ldr	r0, [r4, #12]
 8005c54:	f000 fa34 	bl	80060c0 <__aeabi_f2d>
 8005c58:	a323      	add	r3, pc, #140	; (adr r3, 8005ce8 <inv_auto_calibrate+0x700>)
 8005c5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c5e:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 8005d0c <inv_auto_calibrate+0x724>
 8005c62:	f000 fcf7 	bl	8006654 <__aeabi_dcmplt>
 8005c66:	2800      	cmp	r0, #0
 8005c68:	f43f aefd 	beq.w	8005a66 <inv_auto_calibrate+0x47e>
 8005c6c:	e9da 0114 	ldrd	r0, r1, [sl, #80]	; 0x50
 8005c70:	2200      	movs	r2, #0
 8005c72:	4b23      	ldr	r3, [pc, #140]	; (8005d00 <inv_auto_calibrate+0x718>)
 8005c74:	f000 f8c4 	bl	8005e00 <__aeabi_dsub>
 8005c78:	a31d      	add	r3, pc, #116	; (adr r3, 8005cf0 <inv_auto_calibrate+0x708>)
 8005c7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c7e:	f021 4900 	bic.w	r9, r1, #2147483648	; 0x80000000
 8005c82:	4649      	mov	r1, r9
 8005c84:	f000 fce6 	bl	8006654 <__aeabi_dcmplt>
 8005c88:	2800      	cmp	r0, #0
 8005c8a:	f43f aeec 	beq.w	8005a66 <inv_auto_calibrate+0x47e>
 8005c8e:	f8da 3008 	ldr.w	r3, [sl, #8]
 8005c92:	2b04      	cmp	r3, #4
 8005c94:	bf04      	itt	eq
 8005c96:	2305      	moveq	r3, #5
 8005c98:	f8ca 3008 	streq.w	r3, [sl, #8]
 8005c9c:	e6e3      	b.n	8005a66 <inv_auto_calibrate+0x47e>
 8005c9e:	f8d5 00b0 	ldr.w	r0, [r5, #176]	; 0xb0
 8005ca2:	f000 fa0d 	bl	80060c0 <__aeabi_f2d>
 8005ca6:	a314      	add	r3, pc, #80	; (adr r3, 8005cf8 <inv_auto_calibrate+0x710>)
 8005ca8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cac:	f000 fcf0 	bl	8006690 <__aeabi_dcmpgt>
 8005cb0:	2800      	cmp	r0, #0
 8005cb2:	f43f ae94 	beq.w	80059de <inv_auto_calibrate+0x3f6>
 8005cb6:	f8d5 34a4 	ldr.w	r3, [r5, #1188]	; 0x4a4
 8005cba:	2b01      	cmp	r3, #1
 8005cbc:	f47f acc1 	bne.w	8005642 <inv_auto_calibrate+0x5a>
 8005cc0:	f108 0068 	add.w	r0, r8, #104	; 0x68
 8005cc4:	f7ff f9fa 	bl	80050bc <inv_combine_data_calculate_bias.isra.1.part.2>
 8005cc8:	2800      	cmp	r0, #0
 8005cca:	f43f acba 	beq.w	8005642 <inv_auto_calibrate+0x5a>
 8005cce:	2300      	movs	r3, #0
 8005cd0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8005cd4:	606b      	str	r3, [r5, #4]
 8005cd6:	e682      	b.n	80059de <inv_auto_calibrate+0x3f6>
 8005cd8:	9999999a 	.word	0x9999999a
 8005cdc:	3fb99999 	.word	0x3fb99999
 8005ce0:	c28f5c29 	.word	0xc28f5c29
 8005ce4:	3fbc28f5 	.word	0x3fbc28f5
 8005ce8:	8d4fdf3b 	.word	0x8d4fdf3b
 8005cec:	3f926e97 	.word	0x3f926e97
 8005cf0:	b020c49c 	.word	0xb020c49c
 8005cf4:	3f916872 	.word	0x3f916872
 8005cf8:	9999999a 	.word	0x9999999a
 8005cfc:	3fa99999 	.word	0x3fa99999
 8005d00:	3ff00000 	.word	0x3ff00000
 8005d04:	437a0000 	.word	0x437a0000
 8005d08:	200006f0 	.word	0x200006f0
 8005d0c:	20000628 	.word	0x20000628

08005d10 <inv_init_in_use_auto_calibration>:
 8005d10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d14:	4c1b      	ldr	r4, [pc, #108]	; (8005d84 <inv_init_in_use_auto_calibration+0x74>)
 8005d16:	2100      	movs	r1, #0
 8005d18:	4620      	mov	r0, r4
 8005d1a:	f44f 6297 	mov.w	r2, #1208	; 0x4b8
 8005d1e:	f00f fa0c 	bl	801513a <memset>
 8005d22:	4f19      	ldr	r7, [pc, #100]	; (8005d88 <inv_init_in_use_auto_calibration+0x78>)
 8005d24:	4a19      	ldr	r2, [pc, #100]	; (8005d8c <inv_init_in_use_auto_calibration+0x7c>)
 8005d26:	4b1a      	ldr	r3, [pc, #104]	; (8005d90 <inv_init_in_use_auto_calibration+0x80>)
 8005d28:	210a      	movs	r1, #10
 8005d2a:	4e1a      	ldr	r6, [pc, #104]	; (8005d94 <inv_init_in_use_auto_calibration+0x84>)
 8005d2c:	4d1a      	ldr	r5, [pc, #104]	; (8005d98 <inv_init_in_use_auto_calibration+0x88>)
 8005d2e:	f04f 0914 	mov.w	r9, #20
 8005d32:	f04f 0801 	mov.w	r8, #1
 8005d36:	f04f 4c84 	mov.w	ip, #1107296256	; 0x42000000
 8005d3a:	f04f 0e1e 	mov.w	lr, #30
 8005d3e:	f04f 4a80 	mov.w	sl, #1073741824	; 0x40000000
 8005d42:	2019      	movs	r0, #25
 8005d44:	f8c4 9488 	str.w	r9, [r4, #1160]	; 0x488
 8005d48:	f8c4 84a4 	str.w	r8, [r4, #1188]	; 0x4a4
 8005d4c:	f8c4 1490 	str.w	r1, [r4, #1168]	; 0x490
 8005d50:	f8c4 a070 	str.w	sl, [r4, #112]	; 0x70
 8005d54:	f8c4 c46c 	str.w	ip, [r4, #1132]	; 0x46c
 8005d58:	f8c4 e48c 	str.w	lr, [r4, #1164]	; 0x48c
 8005d5c:	f8c4 7498 	str.w	r7, [r4, #1176]	; 0x498
 8005d60:	f8c4 6494 	str.w	r6, [r4, #1172]	; 0x494
 8005d64:	f8c4 549c 	str.w	r5, [r4, #1180]	; 0x49c
 8005d68:	6021      	str	r1, [r4, #0]
 8005d6a:	f8c4 1480 	str.w	r1, [r4, #1152]	; 0x480
 8005d6e:	6222      	str	r2, [r4, #32]
 8005d70:	6262      	str	r2, [r4, #36]	; 0x24
 8005d72:	62a2      	str	r2, [r4, #40]	; 0x28
 8005d74:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005d76:	6323      	str	r3, [r4, #48]	; 0x30
 8005d78:	6363      	str	r3, [r4, #52]	; 0x34
 8005d7a:	f7fd fa17 	bl	80031ac <inv_set_default_number_of_samples>
 8005d7e:	2000      	movs	r0, #0
 8005d80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d84:	20000628 	.word	0x20000628
 8005d88:	3ecccccd 	.word	0x3ecccccd
 8005d8c:	c61c4000 	.word	0xc61c4000
 8005d90:	461c4000 	.word	0x461c4000
 8005d94:	3f4ccccd 	.word	0x3f4ccccd
 8005d98:	3f333333 	.word	0x3f333333

08005d9c <inv_stop_in_use_auto_calibration>:
 8005d9c:	4801      	ldr	r0, [pc, #4]	; (8005da4 <inv_stop_in_use_auto_calibration+0x8>)
 8005d9e:	f006 be71 	b.w	800ca84 <inv_unregister_data_cb>
 8005da2:	bf00      	nop
 8005da4:	080055e9 	.word	0x080055e9

08005da8 <inv_enable_in_use_auto_calibration>:
 8005da8:	b508      	push	{r3, lr}
 8005daa:	f7ff ffb1 	bl	8005d10 <inv_init_in_use_auto_calibration>
 8005dae:	b100      	cbz	r0, 8005db2 <inv_enable_in_use_auto_calibration+0xa>
 8005db0:	bd08      	pop	{r3, pc}
 8005db2:	4802      	ldr	r0, [pc, #8]	; (8005dbc <inv_enable_in_use_auto_calibration+0x14>)
 8005db4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005db8:	f008 bc06 	b.w	800e5c8 <inv_register_mpl_start_notification>
 8005dbc:	080050ad 	.word	0x080050ad

08005dc0 <inv_disable_in_use_auto_calibration>:
 8005dc0:	b508      	push	{r3, lr}
 8005dc2:	4804      	ldr	r0, [pc, #16]	; (8005dd4 <inv_disable_in_use_auto_calibration+0x14>)
 8005dc4:	f006 fe5e 	bl	800ca84 <inv_unregister_data_cb>
 8005dc8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005dcc:	4802      	ldr	r0, [pc, #8]	; (8005dd8 <inv_disable_in_use_auto_calibration+0x18>)
 8005dce:	f008 bbbb 	b.w	800e548 <inv_unregister_mpl_start_notification>
 8005dd2:	bf00      	nop
 8005dd4:	080055e9 	.word	0x080055e9
 8005dd8:	080050ad 	.word	0x080050ad

08005ddc <inv_get_accel_bias_stage>:
 8005ddc:	4b01      	ldr	r3, [pc, #4]	; (8005de4 <inv_get_accel_bias_stage+0x8>)
 8005dde:	6898      	ldr	r0, [r3, #8]
 8005de0:	4770      	bx	lr
 8005de2:	bf00      	nop
 8005de4:	20000628 	.word	0x20000628

08005de8 <strlen>:
 8005de8:	4603      	mov	r3, r0
 8005dea:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005dee:	2a00      	cmp	r2, #0
 8005df0:	d1fb      	bne.n	8005dea <strlen+0x2>
 8005df2:	1a18      	subs	r0, r3, r0
 8005df4:	3801      	subs	r0, #1
 8005df6:	4770      	bx	lr

08005df8 <__aeabi_drsub>:
 8005df8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8005dfc:	e002      	b.n	8005e04 <__adddf3>
 8005dfe:	bf00      	nop

08005e00 <__aeabi_dsub>:
 8005e00:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08005e04 <__adddf3>:
 8005e04:	b530      	push	{r4, r5, lr}
 8005e06:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8005e0a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8005e0e:	ea94 0f05 	teq	r4, r5
 8005e12:	bf08      	it	eq
 8005e14:	ea90 0f02 	teqeq	r0, r2
 8005e18:	bf1f      	itttt	ne
 8005e1a:	ea54 0c00 	orrsne.w	ip, r4, r0
 8005e1e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8005e22:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8005e26:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8005e2a:	f000 80e2 	beq.w	8005ff2 <__adddf3+0x1ee>
 8005e2e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8005e32:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8005e36:	bfb8      	it	lt
 8005e38:	426d      	neglt	r5, r5
 8005e3a:	dd0c      	ble.n	8005e56 <__adddf3+0x52>
 8005e3c:	442c      	add	r4, r5
 8005e3e:	ea80 0202 	eor.w	r2, r0, r2
 8005e42:	ea81 0303 	eor.w	r3, r1, r3
 8005e46:	ea82 0000 	eor.w	r0, r2, r0
 8005e4a:	ea83 0101 	eor.w	r1, r3, r1
 8005e4e:	ea80 0202 	eor.w	r2, r0, r2
 8005e52:	ea81 0303 	eor.w	r3, r1, r3
 8005e56:	2d36      	cmp	r5, #54	; 0x36
 8005e58:	bf88      	it	hi
 8005e5a:	bd30      	pophi	{r4, r5, pc}
 8005e5c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8005e60:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8005e64:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8005e68:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8005e6c:	d002      	beq.n	8005e74 <__adddf3+0x70>
 8005e6e:	4240      	negs	r0, r0
 8005e70:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8005e74:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8005e78:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8005e7c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8005e80:	d002      	beq.n	8005e88 <__adddf3+0x84>
 8005e82:	4252      	negs	r2, r2
 8005e84:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8005e88:	ea94 0f05 	teq	r4, r5
 8005e8c:	f000 80a7 	beq.w	8005fde <__adddf3+0x1da>
 8005e90:	f1a4 0401 	sub.w	r4, r4, #1
 8005e94:	f1d5 0e20 	rsbs	lr, r5, #32
 8005e98:	db0d      	blt.n	8005eb6 <__adddf3+0xb2>
 8005e9a:	fa02 fc0e 	lsl.w	ip, r2, lr
 8005e9e:	fa22 f205 	lsr.w	r2, r2, r5
 8005ea2:	1880      	adds	r0, r0, r2
 8005ea4:	f141 0100 	adc.w	r1, r1, #0
 8005ea8:	fa03 f20e 	lsl.w	r2, r3, lr
 8005eac:	1880      	adds	r0, r0, r2
 8005eae:	fa43 f305 	asr.w	r3, r3, r5
 8005eb2:	4159      	adcs	r1, r3
 8005eb4:	e00e      	b.n	8005ed4 <__adddf3+0xd0>
 8005eb6:	f1a5 0520 	sub.w	r5, r5, #32
 8005eba:	f10e 0e20 	add.w	lr, lr, #32
 8005ebe:	2a01      	cmp	r2, #1
 8005ec0:	fa03 fc0e 	lsl.w	ip, r3, lr
 8005ec4:	bf28      	it	cs
 8005ec6:	f04c 0c02 	orrcs.w	ip, ip, #2
 8005eca:	fa43 f305 	asr.w	r3, r3, r5
 8005ece:	18c0      	adds	r0, r0, r3
 8005ed0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8005ed4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8005ed8:	d507      	bpl.n	8005eea <__adddf3+0xe6>
 8005eda:	f04f 0e00 	mov.w	lr, #0
 8005ede:	f1dc 0c00 	rsbs	ip, ip, #0
 8005ee2:	eb7e 0000 	sbcs.w	r0, lr, r0
 8005ee6:	eb6e 0101 	sbc.w	r1, lr, r1
 8005eea:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8005eee:	d31b      	bcc.n	8005f28 <__adddf3+0x124>
 8005ef0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8005ef4:	d30c      	bcc.n	8005f10 <__adddf3+0x10c>
 8005ef6:	0849      	lsrs	r1, r1, #1
 8005ef8:	ea5f 0030 	movs.w	r0, r0, rrx
 8005efc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8005f00:	f104 0401 	add.w	r4, r4, #1
 8005f04:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8005f08:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8005f0c:	f080 809a 	bcs.w	8006044 <__adddf3+0x240>
 8005f10:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8005f14:	bf08      	it	eq
 8005f16:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8005f1a:	f150 0000 	adcs.w	r0, r0, #0
 8005f1e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8005f22:	ea41 0105 	orr.w	r1, r1, r5
 8005f26:	bd30      	pop	{r4, r5, pc}
 8005f28:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8005f2c:	4140      	adcs	r0, r0
 8005f2e:	eb41 0101 	adc.w	r1, r1, r1
 8005f32:	3c01      	subs	r4, #1
 8005f34:	bf28      	it	cs
 8005f36:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8005f3a:	d2e9      	bcs.n	8005f10 <__adddf3+0x10c>
 8005f3c:	f091 0f00 	teq	r1, #0
 8005f40:	bf04      	itt	eq
 8005f42:	4601      	moveq	r1, r0
 8005f44:	2000      	moveq	r0, #0
 8005f46:	fab1 f381 	clz	r3, r1
 8005f4a:	bf08      	it	eq
 8005f4c:	3320      	addeq	r3, #32
 8005f4e:	f1a3 030b 	sub.w	r3, r3, #11
 8005f52:	f1b3 0220 	subs.w	r2, r3, #32
 8005f56:	da0c      	bge.n	8005f72 <__adddf3+0x16e>
 8005f58:	320c      	adds	r2, #12
 8005f5a:	dd08      	ble.n	8005f6e <__adddf3+0x16a>
 8005f5c:	f102 0c14 	add.w	ip, r2, #20
 8005f60:	f1c2 020c 	rsb	r2, r2, #12
 8005f64:	fa01 f00c 	lsl.w	r0, r1, ip
 8005f68:	fa21 f102 	lsr.w	r1, r1, r2
 8005f6c:	e00c      	b.n	8005f88 <__adddf3+0x184>
 8005f6e:	f102 0214 	add.w	r2, r2, #20
 8005f72:	bfd8      	it	le
 8005f74:	f1c2 0c20 	rsble	ip, r2, #32
 8005f78:	fa01 f102 	lsl.w	r1, r1, r2
 8005f7c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8005f80:	bfdc      	itt	le
 8005f82:	ea41 010c 	orrle.w	r1, r1, ip
 8005f86:	4090      	lslle	r0, r2
 8005f88:	1ae4      	subs	r4, r4, r3
 8005f8a:	bfa2      	ittt	ge
 8005f8c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8005f90:	4329      	orrge	r1, r5
 8005f92:	bd30      	popge	{r4, r5, pc}
 8005f94:	ea6f 0404 	mvn.w	r4, r4
 8005f98:	3c1f      	subs	r4, #31
 8005f9a:	da1c      	bge.n	8005fd6 <__adddf3+0x1d2>
 8005f9c:	340c      	adds	r4, #12
 8005f9e:	dc0e      	bgt.n	8005fbe <__adddf3+0x1ba>
 8005fa0:	f104 0414 	add.w	r4, r4, #20
 8005fa4:	f1c4 0220 	rsb	r2, r4, #32
 8005fa8:	fa20 f004 	lsr.w	r0, r0, r4
 8005fac:	fa01 f302 	lsl.w	r3, r1, r2
 8005fb0:	ea40 0003 	orr.w	r0, r0, r3
 8005fb4:	fa21 f304 	lsr.w	r3, r1, r4
 8005fb8:	ea45 0103 	orr.w	r1, r5, r3
 8005fbc:	bd30      	pop	{r4, r5, pc}
 8005fbe:	f1c4 040c 	rsb	r4, r4, #12
 8005fc2:	f1c4 0220 	rsb	r2, r4, #32
 8005fc6:	fa20 f002 	lsr.w	r0, r0, r2
 8005fca:	fa01 f304 	lsl.w	r3, r1, r4
 8005fce:	ea40 0003 	orr.w	r0, r0, r3
 8005fd2:	4629      	mov	r1, r5
 8005fd4:	bd30      	pop	{r4, r5, pc}
 8005fd6:	fa21 f004 	lsr.w	r0, r1, r4
 8005fda:	4629      	mov	r1, r5
 8005fdc:	bd30      	pop	{r4, r5, pc}
 8005fde:	f094 0f00 	teq	r4, #0
 8005fe2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8005fe6:	bf06      	itte	eq
 8005fe8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8005fec:	3401      	addeq	r4, #1
 8005fee:	3d01      	subne	r5, #1
 8005ff0:	e74e      	b.n	8005e90 <__adddf3+0x8c>
 8005ff2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8005ff6:	bf18      	it	ne
 8005ff8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8005ffc:	d029      	beq.n	8006052 <__adddf3+0x24e>
 8005ffe:	ea94 0f05 	teq	r4, r5
 8006002:	bf08      	it	eq
 8006004:	ea90 0f02 	teqeq	r0, r2
 8006008:	d005      	beq.n	8006016 <__adddf3+0x212>
 800600a:	ea54 0c00 	orrs.w	ip, r4, r0
 800600e:	bf04      	itt	eq
 8006010:	4619      	moveq	r1, r3
 8006012:	4610      	moveq	r0, r2
 8006014:	bd30      	pop	{r4, r5, pc}
 8006016:	ea91 0f03 	teq	r1, r3
 800601a:	bf1e      	ittt	ne
 800601c:	2100      	movne	r1, #0
 800601e:	2000      	movne	r0, #0
 8006020:	bd30      	popne	{r4, r5, pc}
 8006022:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8006026:	d105      	bne.n	8006034 <__adddf3+0x230>
 8006028:	0040      	lsls	r0, r0, #1
 800602a:	4149      	adcs	r1, r1
 800602c:	bf28      	it	cs
 800602e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8006032:	bd30      	pop	{r4, r5, pc}
 8006034:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8006038:	bf3c      	itt	cc
 800603a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800603e:	bd30      	popcc	{r4, r5, pc}
 8006040:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8006044:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8006048:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800604c:	f04f 0000 	mov.w	r0, #0
 8006050:	bd30      	pop	{r4, r5, pc}
 8006052:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8006056:	bf1a      	itte	ne
 8006058:	4619      	movne	r1, r3
 800605a:	4610      	movne	r0, r2
 800605c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8006060:	bf1c      	itt	ne
 8006062:	460b      	movne	r3, r1
 8006064:	4602      	movne	r2, r0
 8006066:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800606a:	bf06      	itte	eq
 800606c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8006070:	ea91 0f03 	teqeq	r1, r3
 8006074:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8006078:	bd30      	pop	{r4, r5, pc}
 800607a:	bf00      	nop

0800607c <__aeabi_ui2d>:
 800607c:	f090 0f00 	teq	r0, #0
 8006080:	bf04      	itt	eq
 8006082:	2100      	moveq	r1, #0
 8006084:	4770      	bxeq	lr
 8006086:	b530      	push	{r4, r5, lr}
 8006088:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800608c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8006090:	f04f 0500 	mov.w	r5, #0
 8006094:	f04f 0100 	mov.w	r1, #0
 8006098:	e750      	b.n	8005f3c <__adddf3+0x138>
 800609a:	bf00      	nop

0800609c <__aeabi_i2d>:
 800609c:	f090 0f00 	teq	r0, #0
 80060a0:	bf04      	itt	eq
 80060a2:	2100      	moveq	r1, #0
 80060a4:	4770      	bxeq	lr
 80060a6:	b530      	push	{r4, r5, lr}
 80060a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80060ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80060b0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80060b4:	bf48      	it	mi
 80060b6:	4240      	negmi	r0, r0
 80060b8:	f04f 0100 	mov.w	r1, #0
 80060bc:	e73e      	b.n	8005f3c <__adddf3+0x138>
 80060be:	bf00      	nop

080060c0 <__aeabi_f2d>:
 80060c0:	0042      	lsls	r2, r0, #1
 80060c2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80060c6:	ea4f 0131 	mov.w	r1, r1, rrx
 80060ca:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80060ce:	bf1f      	itttt	ne
 80060d0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80060d4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80060d8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80060dc:	4770      	bxne	lr
 80060de:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80060e2:	bf08      	it	eq
 80060e4:	4770      	bxeq	lr
 80060e6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80060ea:	bf04      	itt	eq
 80060ec:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80060f0:	4770      	bxeq	lr
 80060f2:	b530      	push	{r4, r5, lr}
 80060f4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80060f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80060fc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006100:	e71c      	b.n	8005f3c <__adddf3+0x138>
 8006102:	bf00      	nop

08006104 <__aeabi_ul2d>:
 8006104:	ea50 0201 	orrs.w	r2, r0, r1
 8006108:	bf08      	it	eq
 800610a:	4770      	bxeq	lr
 800610c:	b530      	push	{r4, r5, lr}
 800610e:	f04f 0500 	mov.w	r5, #0
 8006112:	e00a      	b.n	800612a <__aeabi_l2d+0x16>

08006114 <__aeabi_l2d>:
 8006114:	ea50 0201 	orrs.w	r2, r0, r1
 8006118:	bf08      	it	eq
 800611a:	4770      	bxeq	lr
 800611c:	b530      	push	{r4, r5, lr}
 800611e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8006122:	d502      	bpl.n	800612a <__aeabi_l2d+0x16>
 8006124:	4240      	negs	r0, r0
 8006126:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800612a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800612e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8006132:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8006136:	f43f aed8 	beq.w	8005eea <__adddf3+0xe6>
 800613a:	f04f 0203 	mov.w	r2, #3
 800613e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8006142:	bf18      	it	ne
 8006144:	3203      	addne	r2, #3
 8006146:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800614a:	bf18      	it	ne
 800614c:	3203      	addne	r2, #3
 800614e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8006152:	f1c2 0320 	rsb	r3, r2, #32
 8006156:	fa00 fc03 	lsl.w	ip, r0, r3
 800615a:	fa20 f002 	lsr.w	r0, r0, r2
 800615e:	fa01 fe03 	lsl.w	lr, r1, r3
 8006162:	ea40 000e 	orr.w	r0, r0, lr
 8006166:	fa21 f102 	lsr.w	r1, r1, r2
 800616a:	4414      	add	r4, r2
 800616c:	e6bd      	b.n	8005eea <__adddf3+0xe6>
 800616e:	bf00      	nop

08006170 <__aeabi_dmul>:
 8006170:	b570      	push	{r4, r5, r6, lr}
 8006172:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8006176:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800617a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800617e:	bf1d      	ittte	ne
 8006180:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8006184:	ea94 0f0c 	teqne	r4, ip
 8006188:	ea95 0f0c 	teqne	r5, ip
 800618c:	f000 f8de 	bleq	800634c <__aeabi_dmul+0x1dc>
 8006190:	442c      	add	r4, r5
 8006192:	ea81 0603 	eor.w	r6, r1, r3
 8006196:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800619a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800619e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80061a2:	bf18      	it	ne
 80061a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80061a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80061ac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80061b0:	d038      	beq.n	8006224 <__aeabi_dmul+0xb4>
 80061b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80061b6:	f04f 0500 	mov.w	r5, #0
 80061ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80061be:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80061c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80061c6:	f04f 0600 	mov.w	r6, #0
 80061ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80061ce:	f09c 0f00 	teq	ip, #0
 80061d2:	bf18      	it	ne
 80061d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80061d8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80061dc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80061e0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80061e4:	d204      	bcs.n	80061f0 <__aeabi_dmul+0x80>
 80061e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80061ea:	416d      	adcs	r5, r5
 80061ec:	eb46 0606 	adc.w	r6, r6, r6
 80061f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80061f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80061f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80061fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8006200:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8006204:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8006208:	bf88      	it	hi
 800620a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800620e:	d81e      	bhi.n	800624e <__aeabi_dmul+0xde>
 8006210:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8006214:	bf08      	it	eq
 8006216:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800621a:	f150 0000 	adcs.w	r0, r0, #0
 800621e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8006222:	bd70      	pop	{r4, r5, r6, pc}
 8006224:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8006228:	ea46 0101 	orr.w	r1, r6, r1
 800622c:	ea40 0002 	orr.w	r0, r0, r2
 8006230:	ea81 0103 	eor.w	r1, r1, r3
 8006234:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8006238:	bfc2      	ittt	gt
 800623a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800623e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8006242:	bd70      	popgt	{r4, r5, r6, pc}
 8006244:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8006248:	f04f 0e00 	mov.w	lr, #0
 800624c:	3c01      	subs	r4, #1
 800624e:	f300 80ab 	bgt.w	80063a8 <__aeabi_dmul+0x238>
 8006252:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8006256:	bfde      	ittt	le
 8006258:	2000      	movle	r0, #0
 800625a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800625e:	bd70      	pople	{r4, r5, r6, pc}
 8006260:	f1c4 0400 	rsb	r4, r4, #0
 8006264:	3c20      	subs	r4, #32
 8006266:	da35      	bge.n	80062d4 <__aeabi_dmul+0x164>
 8006268:	340c      	adds	r4, #12
 800626a:	dc1b      	bgt.n	80062a4 <__aeabi_dmul+0x134>
 800626c:	f104 0414 	add.w	r4, r4, #20
 8006270:	f1c4 0520 	rsb	r5, r4, #32
 8006274:	fa00 f305 	lsl.w	r3, r0, r5
 8006278:	fa20 f004 	lsr.w	r0, r0, r4
 800627c:	fa01 f205 	lsl.w	r2, r1, r5
 8006280:	ea40 0002 	orr.w	r0, r0, r2
 8006284:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8006288:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800628c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8006290:	fa21 f604 	lsr.w	r6, r1, r4
 8006294:	eb42 0106 	adc.w	r1, r2, r6
 8006298:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800629c:	bf08      	it	eq
 800629e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80062a2:	bd70      	pop	{r4, r5, r6, pc}
 80062a4:	f1c4 040c 	rsb	r4, r4, #12
 80062a8:	f1c4 0520 	rsb	r5, r4, #32
 80062ac:	fa00 f304 	lsl.w	r3, r0, r4
 80062b0:	fa20 f005 	lsr.w	r0, r0, r5
 80062b4:	fa01 f204 	lsl.w	r2, r1, r4
 80062b8:	ea40 0002 	orr.w	r0, r0, r2
 80062bc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80062c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80062c4:	f141 0100 	adc.w	r1, r1, #0
 80062c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80062cc:	bf08      	it	eq
 80062ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80062d2:	bd70      	pop	{r4, r5, r6, pc}
 80062d4:	f1c4 0520 	rsb	r5, r4, #32
 80062d8:	fa00 f205 	lsl.w	r2, r0, r5
 80062dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80062e0:	fa20 f304 	lsr.w	r3, r0, r4
 80062e4:	fa01 f205 	lsl.w	r2, r1, r5
 80062e8:	ea43 0302 	orr.w	r3, r3, r2
 80062ec:	fa21 f004 	lsr.w	r0, r1, r4
 80062f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80062f4:	fa21 f204 	lsr.w	r2, r1, r4
 80062f8:	ea20 0002 	bic.w	r0, r0, r2
 80062fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8006300:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8006304:	bf08      	it	eq
 8006306:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800630a:	bd70      	pop	{r4, r5, r6, pc}
 800630c:	f094 0f00 	teq	r4, #0
 8006310:	d10f      	bne.n	8006332 <__aeabi_dmul+0x1c2>
 8006312:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8006316:	0040      	lsls	r0, r0, #1
 8006318:	eb41 0101 	adc.w	r1, r1, r1
 800631c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8006320:	bf08      	it	eq
 8006322:	3c01      	subeq	r4, #1
 8006324:	d0f7      	beq.n	8006316 <__aeabi_dmul+0x1a6>
 8006326:	ea41 0106 	orr.w	r1, r1, r6
 800632a:	f095 0f00 	teq	r5, #0
 800632e:	bf18      	it	ne
 8006330:	4770      	bxne	lr
 8006332:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8006336:	0052      	lsls	r2, r2, #1
 8006338:	eb43 0303 	adc.w	r3, r3, r3
 800633c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8006340:	bf08      	it	eq
 8006342:	3d01      	subeq	r5, #1
 8006344:	d0f7      	beq.n	8006336 <__aeabi_dmul+0x1c6>
 8006346:	ea43 0306 	orr.w	r3, r3, r6
 800634a:	4770      	bx	lr
 800634c:	ea94 0f0c 	teq	r4, ip
 8006350:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8006354:	bf18      	it	ne
 8006356:	ea95 0f0c 	teqne	r5, ip
 800635a:	d00c      	beq.n	8006376 <__aeabi_dmul+0x206>
 800635c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8006360:	bf18      	it	ne
 8006362:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8006366:	d1d1      	bne.n	800630c <__aeabi_dmul+0x19c>
 8006368:	ea81 0103 	eor.w	r1, r1, r3
 800636c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8006370:	f04f 0000 	mov.w	r0, #0
 8006374:	bd70      	pop	{r4, r5, r6, pc}
 8006376:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800637a:	bf06      	itte	eq
 800637c:	4610      	moveq	r0, r2
 800637e:	4619      	moveq	r1, r3
 8006380:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8006384:	d019      	beq.n	80063ba <__aeabi_dmul+0x24a>
 8006386:	ea94 0f0c 	teq	r4, ip
 800638a:	d102      	bne.n	8006392 <__aeabi_dmul+0x222>
 800638c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8006390:	d113      	bne.n	80063ba <__aeabi_dmul+0x24a>
 8006392:	ea95 0f0c 	teq	r5, ip
 8006396:	d105      	bne.n	80063a4 <__aeabi_dmul+0x234>
 8006398:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800639c:	bf1c      	itt	ne
 800639e:	4610      	movne	r0, r2
 80063a0:	4619      	movne	r1, r3
 80063a2:	d10a      	bne.n	80063ba <__aeabi_dmul+0x24a>
 80063a4:	ea81 0103 	eor.w	r1, r1, r3
 80063a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80063ac:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80063b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80063b4:	f04f 0000 	mov.w	r0, #0
 80063b8:	bd70      	pop	{r4, r5, r6, pc}
 80063ba:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80063be:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80063c2:	bd70      	pop	{r4, r5, r6, pc}

080063c4 <__aeabi_ddiv>:
 80063c4:	b570      	push	{r4, r5, r6, lr}
 80063c6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80063ca:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80063ce:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80063d2:	bf1d      	ittte	ne
 80063d4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80063d8:	ea94 0f0c 	teqne	r4, ip
 80063dc:	ea95 0f0c 	teqne	r5, ip
 80063e0:	f000 f8a7 	bleq	8006532 <__aeabi_ddiv+0x16e>
 80063e4:	eba4 0405 	sub.w	r4, r4, r5
 80063e8:	ea81 0e03 	eor.w	lr, r1, r3
 80063ec:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80063f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80063f4:	f000 8088 	beq.w	8006508 <__aeabi_ddiv+0x144>
 80063f8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80063fc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8006400:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8006404:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8006408:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800640c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8006410:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8006414:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8006418:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800641c:	429d      	cmp	r5, r3
 800641e:	bf08      	it	eq
 8006420:	4296      	cmpeq	r6, r2
 8006422:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8006426:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800642a:	d202      	bcs.n	8006432 <__aeabi_ddiv+0x6e>
 800642c:	085b      	lsrs	r3, r3, #1
 800642e:	ea4f 0232 	mov.w	r2, r2, rrx
 8006432:	1ab6      	subs	r6, r6, r2
 8006434:	eb65 0503 	sbc.w	r5, r5, r3
 8006438:	085b      	lsrs	r3, r3, #1
 800643a:	ea4f 0232 	mov.w	r2, r2, rrx
 800643e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006442:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8006446:	ebb6 0e02 	subs.w	lr, r6, r2
 800644a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800644e:	bf22      	ittt	cs
 8006450:	1ab6      	subcs	r6, r6, r2
 8006452:	4675      	movcs	r5, lr
 8006454:	ea40 000c 	orrcs.w	r0, r0, ip
 8006458:	085b      	lsrs	r3, r3, #1
 800645a:	ea4f 0232 	mov.w	r2, r2, rrx
 800645e:	ebb6 0e02 	subs.w	lr, r6, r2
 8006462:	eb75 0e03 	sbcs.w	lr, r5, r3
 8006466:	bf22      	ittt	cs
 8006468:	1ab6      	subcs	r6, r6, r2
 800646a:	4675      	movcs	r5, lr
 800646c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8006470:	085b      	lsrs	r3, r3, #1
 8006472:	ea4f 0232 	mov.w	r2, r2, rrx
 8006476:	ebb6 0e02 	subs.w	lr, r6, r2
 800647a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800647e:	bf22      	ittt	cs
 8006480:	1ab6      	subcs	r6, r6, r2
 8006482:	4675      	movcs	r5, lr
 8006484:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8006488:	085b      	lsrs	r3, r3, #1
 800648a:	ea4f 0232 	mov.w	r2, r2, rrx
 800648e:	ebb6 0e02 	subs.w	lr, r6, r2
 8006492:	eb75 0e03 	sbcs.w	lr, r5, r3
 8006496:	bf22      	ittt	cs
 8006498:	1ab6      	subcs	r6, r6, r2
 800649a:	4675      	movcs	r5, lr
 800649c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80064a0:	ea55 0e06 	orrs.w	lr, r5, r6
 80064a4:	d018      	beq.n	80064d8 <__aeabi_ddiv+0x114>
 80064a6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80064aa:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80064ae:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80064b2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80064b6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80064ba:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80064be:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80064c2:	d1c0      	bne.n	8006446 <__aeabi_ddiv+0x82>
 80064c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80064c8:	d10b      	bne.n	80064e2 <__aeabi_ddiv+0x11e>
 80064ca:	ea41 0100 	orr.w	r1, r1, r0
 80064ce:	f04f 0000 	mov.w	r0, #0
 80064d2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80064d6:	e7b6      	b.n	8006446 <__aeabi_ddiv+0x82>
 80064d8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80064dc:	bf04      	itt	eq
 80064de:	4301      	orreq	r1, r0
 80064e0:	2000      	moveq	r0, #0
 80064e2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80064e6:	bf88      	it	hi
 80064e8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80064ec:	f63f aeaf 	bhi.w	800624e <__aeabi_dmul+0xde>
 80064f0:	ebb5 0c03 	subs.w	ip, r5, r3
 80064f4:	bf04      	itt	eq
 80064f6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80064fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80064fe:	f150 0000 	adcs.w	r0, r0, #0
 8006502:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8006506:	bd70      	pop	{r4, r5, r6, pc}
 8006508:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800650c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8006510:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8006514:	bfc2      	ittt	gt
 8006516:	ebd4 050c 	rsbsgt	r5, r4, ip
 800651a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800651e:	bd70      	popgt	{r4, r5, r6, pc}
 8006520:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8006524:	f04f 0e00 	mov.w	lr, #0
 8006528:	3c01      	subs	r4, #1
 800652a:	e690      	b.n	800624e <__aeabi_dmul+0xde>
 800652c:	ea45 0e06 	orr.w	lr, r5, r6
 8006530:	e68d      	b.n	800624e <__aeabi_dmul+0xde>
 8006532:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8006536:	ea94 0f0c 	teq	r4, ip
 800653a:	bf08      	it	eq
 800653c:	ea95 0f0c 	teqeq	r5, ip
 8006540:	f43f af3b 	beq.w	80063ba <__aeabi_dmul+0x24a>
 8006544:	ea94 0f0c 	teq	r4, ip
 8006548:	d10a      	bne.n	8006560 <__aeabi_ddiv+0x19c>
 800654a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800654e:	f47f af34 	bne.w	80063ba <__aeabi_dmul+0x24a>
 8006552:	ea95 0f0c 	teq	r5, ip
 8006556:	f47f af25 	bne.w	80063a4 <__aeabi_dmul+0x234>
 800655a:	4610      	mov	r0, r2
 800655c:	4619      	mov	r1, r3
 800655e:	e72c      	b.n	80063ba <__aeabi_dmul+0x24a>
 8006560:	ea95 0f0c 	teq	r5, ip
 8006564:	d106      	bne.n	8006574 <__aeabi_ddiv+0x1b0>
 8006566:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800656a:	f43f aefd 	beq.w	8006368 <__aeabi_dmul+0x1f8>
 800656e:	4610      	mov	r0, r2
 8006570:	4619      	mov	r1, r3
 8006572:	e722      	b.n	80063ba <__aeabi_dmul+0x24a>
 8006574:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8006578:	bf18      	it	ne
 800657a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800657e:	f47f aec5 	bne.w	800630c <__aeabi_dmul+0x19c>
 8006582:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8006586:	f47f af0d 	bne.w	80063a4 <__aeabi_dmul+0x234>
 800658a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800658e:	f47f aeeb 	bne.w	8006368 <__aeabi_dmul+0x1f8>
 8006592:	e712      	b.n	80063ba <__aeabi_dmul+0x24a>

08006594 <__gedf2>:
 8006594:	f04f 3cff 	mov.w	ip, #4294967295
 8006598:	e006      	b.n	80065a8 <__cmpdf2+0x4>
 800659a:	bf00      	nop

0800659c <__ledf2>:
 800659c:	f04f 0c01 	mov.w	ip, #1
 80065a0:	e002      	b.n	80065a8 <__cmpdf2+0x4>
 80065a2:	bf00      	nop

080065a4 <__cmpdf2>:
 80065a4:	f04f 0c01 	mov.w	ip, #1
 80065a8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80065ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80065b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80065b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80065b8:	bf18      	it	ne
 80065ba:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80065be:	d01b      	beq.n	80065f8 <__cmpdf2+0x54>
 80065c0:	b001      	add	sp, #4
 80065c2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80065c6:	bf0c      	ite	eq
 80065c8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80065cc:	ea91 0f03 	teqne	r1, r3
 80065d0:	bf02      	ittt	eq
 80065d2:	ea90 0f02 	teqeq	r0, r2
 80065d6:	2000      	moveq	r0, #0
 80065d8:	4770      	bxeq	lr
 80065da:	f110 0f00 	cmn.w	r0, #0
 80065de:	ea91 0f03 	teq	r1, r3
 80065e2:	bf58      	it	pl
 80065e4:	4299      	cmppl	r1, r3
 80065e6:	bf08      	it	eq
 80065e8:	4290      	cmpeq	r0, r2
 80065ea:	bf2c      	ite	cs
 80065ec:	17d8      	asrcs	r0, r3, #31
 80065ee:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80065f2:	f040 0001 	orr.w	r0, r0, #1
 80065f6:	4770      	bx	lr
 80065f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80065fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006600:	d102      	bne.n	8006608 <__cmpdf2+0x64>
 8006602:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8006606:	d107      	bne.n	8006618 <__cmpdf2+0x74>
 8006608:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800660c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006610:	d1d6      	bne.n	80065c0 <__cmpdf2+0x1c>
 8006612:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8006616:	d0d3      	beq.n	80065c0 <__cmpdf2+0x1c>
 8006618:	f85d 0b04 	ldr.w	r0, [sp], #4
 800661c:	4770      	bx	lr
 800661e:	bf00      	nop

08006620 <__aeabi_cdrcmple>:
 8006620:	4684      	mov	ip, r0
 8006622:	4610      	mov	r0, r2
 8006624:	4662      	mov	r2, ip
 8006626:	468c      	mov	ip, r1
 8006628:	4619      	mov	r1, r3
 800662a:	4663      	mov	r3, ip
 800662c:	e000      	b.n	8006630 <__aeabi_cdcmpeq>
 800662e:	bf00      	nop

08006630 <__aeabi_cdcmpeq>:
 8006630:	b501      	push	{r0, lr}
 8006632:	f7ff ffb7 	bl	80065a4 <__cmpdf2>
 8006636:	2800      	cmp	r0, #0
 8006638:	bf48      	it	mi
 800663a:	f110 0f00 	cmnmi.w	r0, #0
 800663e:	bd01      	pop	{r0, pc}

08006640 <__aeabi_dcmpeq>:
 8006640:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006644:	f7ff fff4 	bl	8006630 <__aeabi_cdcmpeq>
 8006648:	bf0c      	ite	eq
 800664a:	2001      	moveq	r0, #1
 800664c:	2000      	movne	r0, #0
 800664e:	f85d fb08 	ldr.w	pc, [sp], #8
 8006652:	bf00      	nop

08006654 <__aeabi_dcmplt>:
 8006654:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006658:	f7ff ffea 	bl	8006630 <__aeabi_cdcmpeq>
 800665c:	bf34      	ite	cc
 800665e:	2001      	movcc	r0, #1
 8006660:	2000      	movcs	r0, #0
 8006662:	f85d fb08 	ldr.w	pc, [sp], #8
 8006666:	bf00      	nop

08006668 <__aeabi_dcmple>:
 8006668:	f84d ed08 	str.w	lr, [sp, #-8]!
 800666c:	f7ff ffe0 	bl	8006630 <__aeabi_cdcmpeq>
 8006670:	bf94      	ite	ls
 8006672:	2001      	movls	r0, #1
 8006674:	2000      	movhi	r0, #0
 8006676:	f85d fb08 	ldr.w	pc, [sp], #8
 800667a:	bf00      	nop

0800667c <__aeabi_dcmpge>:
 800667c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006680:	f7ff ffce 	bl	8006620 <__aeabi_cdrcmple>
 8006684:	bf94      	ite	ls
 8006686:	2001      	movls	r0, #1
 8006688:	2000      	movhi	r0, #0
 800668a:	f85d fb08 	ldr.w	pc, [sp], #8
 800668e:	bf00      	nop

08006690 <__aeabi_dcmpgt>:
 8006690:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006694:	f7ff ffc4 	bl	8006620 <__aeabi_cdrcmple>
 8006698:	bf34      	ite	cc
 800669a:	2001      	movcc	r0, #1
 800669c:	2000      	movcs	r0, #0
 800669e:	f85d fb08 	ldr.w	pc, [sp], #8
 80066a2:	bf00      	nop

080066a4 <__aeabi_dcmpun>:
 80066a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80066a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80066ac:	d102      	bne.n	80066b4 <__aeabi_dcmpun+0x10>
 80066ae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80066b2:	d10a      	bne.n	80066ca <__aeabi_dcmpun+0x26>
 80066b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80066b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80066bc:	d102      	bne.n	80066c4 <__aeabi_dcmpun+0x20>
 80066be:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80066c2:	d102      	bne.n	80066ca <__aeabi_dcmpun+0x26>
 80066c4:	f04f 0000 	mov.w	r0, #0
 80066c8:	4770      	bx	lr
 80066ca:	f04f 0001 	mov.w	r0, #1
 80066ce:	4770      	bx	lr

080066d0 <__aeabi_d2iz>:
 80066d0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80066d4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80066d8:	d215      	bcs.n	8006706 <__aeabi_d2iz+0x36>
 80066da:	d511      	bpl.n	8006700 <__aeabi_d2iz+0x30>
 80066dc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80066e0:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80066e4:	d912      	bls.n	800670c <__aeabi_d2iz+0x3c>
 80066e6:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80066ea:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80066ee:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80066f2:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80066f6:	fa23 f002 	lsr.w	r0, r3, r2
 80066fa:	bf18      	it	ne
 80066fc:	4240      	negne	r0, r0
 80066fe:	4770      	bx	lr
 8006700:	f04f 0000 	mov.w	r0, #0
 8006704:	4770      	bx	lr
 8006706:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800670a:	d105      	bne.n	8006718 <__aeabi_d2iz+0x48>
 800670c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8006710:	bf08      	it	eq
 8006712:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8006716:	4770      	bx	lr
 8006718:	f04f 0000 	mov.w	r0, #0
 800671c:	4770      	bx	lr
 800671e:	bf00      	nop

08006720 <__aeabi_d2uiz>:
 8006720:	004a      	lsls	r2, r1, #1
 8006722:	d211      	bcs.n	8006748 <__aeabi_d2uiz+0x28>
 8006724:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8006728:	d211      	bcs.n	800674e <__aeabi_d2uiz+0x2e>
 800672a:	d50d      	bpl.n	8006748 <__aeabi_d2uiz+0x28>
 800672c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8006730:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8006734:	d40e      	bmi.n	8006754 <__aeabi_d2uiz+0x34>
 8006736:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800673a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800673e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8006742:	fa23 f002 	lsr.w	r0, r3, r2
 8006746:	4770      	bx	lr
 8006748:	f04f 0000 	mov.w	r0, #0
 800674c:	4770      	bx	lr
 800674e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8006752:	d102      	bne.n	800675a <__aeabi_d2uiz+0x3a>
 8006754:	f04f 30ff 	mov.w	r0, #4294967295
 8006758:	4770      	bx	lr
 800675a:	f04f 0000 	mov.w	r0, #0
 800675e:	4770      	bx	lr

08006760 <__aeabi_d2f>:
 8006760:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8006764:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8006768:	bf24      	itt	cs
 800676a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 800676e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8006772:	d90d      	bls.n	8006790 <__aeabi_d2f+0x30>
 8006774:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8006778:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 800677c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8006780:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8006784:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8006788:	bf08      	it	eq
 800678a:	f020 0001 	biceq.w	r0, r0, #1
 800678e:	4770      	bx	lr
 8006790:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8006794:	d121      	bne.n	80067da <__aeabi_d2f+0x7a>
 8006796:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 800679a:	bfbc      	itt	lt
 800679c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 80067a0:	4770      	bxlt	lr
 80067a2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80067a6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80067aa:	f1c2 0218 	rsb	r2, r2, #24
 80067ae:	f1c2 0c20 	rsb	ip, r2, #32
 80067b2:	fa10 f30c 	lsls.w	r3, r0, ip
 80067b6:	fa20 f002 	lsr.w	r0, r0, r2
 80067ba:	bf18      	it	ne
 80067bc:	f040 0001 	orrne.w	r0, r0, #1
 80067c0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80067c4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80067c8:	fa03 fc0c 	lsl.w	ip, r3, ip
 80067cc:	ea40 000c 	orr.w	r0, r0, ip
 80067d0:	fa23 f302 	lsr.w	r3, r3, r2
 80067d4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80067d8:	e7cc      	b.n	8006774 <__aeabi_d2f+0x14>
 80067da:	ea7f 5362 	mvns.w	r3, r2, asr #21
 80067de:	d107      	bne.n	80067f0 <__aeabi_d2f+0x90>
 80067e0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 80067e4:	bf1e      	ittt	ne
 80067e6:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 80067ea:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 80067ee:	4770      	bxne	lr
 80067f0:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 80067f4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80067f8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80067fc:	4770      	bx	lr
 80067fe:	bf00      	nop

08006800 <__aeabi_frsub>:
 8006800:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8006804:	e002      	b.n	800680c <__addsf3>
 8006806:	bf00      	nop

08006808 <__aeabi_fsub>:
 8006808:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800680c <__addsf3>:
 800680c:	0042      	lsls	r2, r0, #1
 800680e:	bf1f      	itttt	ne
 8006810:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8006814:	ea92 0f03 	teqne	r2, r3
 8006818:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800681c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8006820:	d06a      	beq.n	80068f8 <__addsf3+0xec>
 8006822:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8006826:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800682a:	bfc1      	itttt	gt
 800682c:	18d2      	addgt	r2, r2, r3
 800682e:	4041      	eorgt	r1, r0
 8006830:	4048      	eorgt	r0, r1
 8006832:	4041      	eorgt	r1, r0
 8006834:	bfb8      	it	lt
 8006836:	425b      	neglt	r3, r3
 8006838:	2b19      	cmp	r3, #25
 800683a:	bf88      	it	hi
 800683c:	4770      	bxhi	lr
 800683e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8006842:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8006846:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800684a:	bf18      	it	ne
 800684c:	4240      	negne	r0, r0
 800684e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8006852:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8006856:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800685a:	bf18      	it	ne
 800685c:	4249      	negne	r1, r1
 800685e:	ea92 0f03 	teq	r2, r3
 8006862:	d03f      	beq.n	80068e4 <__addsf3+0xd8>
 8006864:	f1a2 0201 	sub.w	r2, r2, #1
 8006868:	fa41 fc03 	asr.w	ip, r1, r3
 800686c:	eb10 000c 	adds.w	r0, r0, ip
 8006870:	f1c3 0320 	rsb	r3, r3, #32
 8006874:	fa01 f103 	lsl.w	r1, r1, r3
 8006878:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800687c:	d502      	bpl.n	8006884 <__addsf3+0x78>
 800687e:	4249      	negs	r1, r1
 8006880:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8006884:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8006888:	d313      	bcc.n	80068b2 <__addsf3+0xa6>
 800688a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800688e:	d306      	bcc.n	800689e <__addsf3+0x92>
 8006890:	0840      	lsrs	r0, r0, #1
 8006892:	ea4f 0131 	mov.w	r1, r1, rrx
 8006896:	f102 0201 	add.w	r2, r2, #1
 800689a:	2afe      	cmp	r2, #254	; 0xfe
 800689c:	d251      	bcs.n	8006942 <__addsf3+0x136>
 800689e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80068a2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80068a6:	bf08      	it	eq
 80068a8:	f020 0001 	biceq.w	r0, r0, #1
 80068ac:	ea40 0003 	orr.w	r0, r0, r3
 80068b0:	4770      	bx	lr
 80068b2:	0049      	lsls	r1, r1, #1
 80068b4:	eb40 0000 	adc.w	r0, r0, r0
 80068b8:	3a01      	subs	r2, #1
 80068ba:	bf28      	it	cs
 80068bc:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80068c0:	d2ed      	bcs.n	800689e <__addsf3+0x92>
 80068c2:	fab0 fc80 	clz	ip, r0
 80068c6:	f1ac 0c08 	sub.w	ip, ip, #8
 80068ca:	ebb2 020c 	subs.w	r2, r2, ip
 80068ce:	fa00 f00c 	lsl.w	r0, r0, ip
 80068d2:	bfaa      	itet	ge
 80068d4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 80068d8:	4252      	neglt	r2, r2
 80068da:	4318      	orrge	r0, r3
 80068dc:	bfbc      	itt	lt
 80068de:	40d0      	lsrlt	r0, r2
 80068e0:	4318      	orrlt	r0, r3
 80068e2:	4770      	bx	lr
 80068e4:	f092 0f00 	teq	r2, #0
 80068e8:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 80068ec:	bf06      	itte	eq
 80068ee:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 80068f2:	3201      	addeq	r2, #1
 80068f4:	3b01      	subne	r3, #1
 80068f6:	e7b5      	b.n	8006864 <__addsf3+0x58>
 80068f8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 80068fc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8006900:	bf18      	it	ne
 8006902:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8006906:	d021      	beq.n	800694c <__addsf3+0x140>
 8006908:	ea92 0f03 	teq	r2, r3
 800690c:	d004      	beq.n	8006918 <__addsf3+0x10c>
 800690e:	f092 0f00 	teq	r2, #0
 8006912:	bf08      	it	eq
 8006914:	4608      	moveq	r0, r1
 8006916:	4770      	bx	lr
 8006918:	ea90 0f01 	teq	r0, r1
 800691c:	bf1c      	itt	ne
 800691e:	2000      	movne	r0, #0
 8006920:	4770      	bxne	lr
 8006922:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8006926:	d104      	bne.n	8006932 <__addsf3+0x126>
 8006928:	0040      	lsls	r0, r0, #1
 800692a:	bf28      	it	cs
 800692c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8006930:	4770      	bx	lr
 8006932:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8006936:	bf3c      	itt	cc
 8006938:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800693c:	4770      	bxcc	lr
 800693e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8006942:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8006946:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800694a:	4770      	bx	lr
 800694c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8006950:	bf16      	itet	ne
 8006952:	4608      	movne	r0, r1
 8006954:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8006958:	4601      	movne	r1, r0
 800695a:	0242      	lsls	r2, r0, #9
 800695c:	bf06      	itte	eq
 800695e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8006962:	ea90 0f01 	teqeq	r0, r1
 8006966:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800696a:	4770      	bx	lr

0800696c <__aeabi_ui2f>:
 800696c:	f04f 0300 	mov.w	r3, #0
 8006970:	e004      	b.n	800697c <__aeabi_i2f+0x8>
 8006972:	bf00      	nop

08006974 <__aeabi_i2f>:
 8006974:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8006978:	bf48      	it	mi
 800697a:	4240      	negmi	r0, r0
 800697c:	ea5f 0c00 	movs.w	ip, r0
 8006980:	bf08      	it	eq
 8006982:	4770      	bxeq	lr
 8006984:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8006988:	4601      	mov	r1, r0
 800698a:	f04f 0000 	mov.w	r0, #0
 800698e:	e01c      	b.n	80069ca <__aeabi_l2f+0x2a>

08006990 <__aeabi_ul2f>:
 8006990:	ea50 0201 	orrs.w	r2, r0, r1
 8006994:	bf08      	it	eq
 8006996:	4770      	bxeq	lr
 8006998:	f04f 0300 	mov.w	r3, #0
 800699c:	e00a      	b.n	80069b4 <__aeabi_l2f+0x14>
 800699e:	bf00      	nop

080069a0 <__aeabi_l2f>:
 80069a0:	ea50 0201 	orrs.w	r2, r0, r1
 80069a4:	bf08      	it	eq
 80069a6:	4770      	bxeq	lr
 80069a8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80069ac:	d502      	bpl.n	80069b4 <__aeabi_l2f+0x14>
 80069ae:	4240      	negs	r0, r0
 80069b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80069b4:	ea5f 0c01 	movs.w	ip, r1
 80069b8:	bf02      	ittt	eq
 80069ba:	4684      	moveq	ip, r0
 80069bc:	4601      	moveq	r1, r0
 80069be:	2000      	moveq	r0, #0
 80069c0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80069c4:	bf08      	it	eq
 80069c6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80069ca:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80069ce:	fabc f28c 	clz	r2, ip
 80069d2:	3a08      	subs	r2, #8
 80069d4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 80069d8:	db10      	blt.n	80069fc <__aeabi_l2f+0x5c>
 80069da:	fa01 fc02 	lsl.w	ip, r1, r2
 80069de:	4463      	add	r3, ip
 80069e0:	fa00 fc02 	lsl.w	ip, r0, r2
 80069e4:	f1c2 0220 	rsb	r2, r2, #32
 80069e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80069ec:	fa20 f202 	lsr.w	r2, r0, r2
 80069f0:	eb43 0002 	adc.w	r0, r3, r2
 80069f4:	bf08      	it	eq
 80069f6:	f020 0001 	biceq.w	r0, r0, #1
 80069fa:	4770      	bx	lr
 80069fc:	f102 0220 	add.w	r2, r2, #32
 8006a00:	fa01 fc02 	lsl.w	ip, r1, r2
 8006a04:	f1c2 0220 	rsb	r2, r2, #32
 8006a08:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8006a0c:	fa21 f202 	lsr.w	r2, r1, r2
 8006a10:	eb43 0002 	adc.w	r0, r3, r2
 8006a14:	bf08      	it	eq
 8006a16:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8006a1a:	4770      	bx	lr

08006a1c <__aeabi_fmul>:
 8006a1c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8006a20:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8006a24:	bf1e      	ittt	ne
 8006a26:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8006a2a:	ea92 0f0c 	teqne	r2, ip
 8006a2e:	ea93 0f0c 	teqne	r3, ip
 8006a32:	d06f      	beq.n	8006b14 <__aeabi_fmul+0xf8>
 8006a34:	441a      	add	r2, r3
 8006a36:	ea80 0c01 	eor.w	ip, r0, r1
 8006a3a:	0240      	lsls	r0, r0, #9
 8006a3c:	bf18      	it	ne
 8006a3e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8006a42:	d01e      	beq.n	8006a82 <__aeabi_fmul+0x66>
 8006a44:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8006a48:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8006a4c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8006a50:	fba0 3101 	umull	r3, r1, r0, r1
 8006a54:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8006a58:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8006a5c:	bf3e      	ittt	cc
 8006a5e:	0049      	lslcc	r1, r1, #1
 8006a60:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8006a64:	005b      	lslcc	r3, r3, #1
 8006a66:	ea40 0001 	orr.w	r0, r0, r1
 8006a6a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8006a6e:	2afd      	cmp	r2, #253	; 0xfd
 8006a70:	d81d      	bhi.n	8006aae <__aeabi_fmul+0x92>
 8006a72:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006a76:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8006a7a:	bf08      	it	eq
 8006a7c:	f020 0001 	biceq.w	r0, r0, #1
 8006a80:	4770      	bx	lr
 8006a82:	f090 0f00 	teq	r0, #0
 8006a86:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8006a8a:	bf08      	it	eq
 8006a8c:	0249      	lsleq	r1, r1, #9
 8006a8e:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8006a92:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8006a96:	3a7f      	subs	r2, #127	; 0x7f
 8006a98:	bfc2      	ittt	gt
 8006a9a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8006a9e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8006aa2:	4770      	bxgt	lr
 8006aa4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8006aa8:	f04f 0300 	mov.w	r3, #0
 8006aac:	3a01      	subs	r2, #1
 8006aae:	dc5d      	bgt.n	8006b6c <__aeabi_fmul+0x150>
 8006ab0:	f112 0f19 	cmn.w	r2, #25
 8006ab4:	bfdc      	itt	le
 8006ab6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8006aba:	4770      	bxle	lr
 8006abc:	f1c2 0200 	rsb	r2, r2, #0
 8006ac0:	0041      	lsls	r1, r0, #1
 8006ac2:	fa21 f102 	lsr.w	r1, r1, r2
 8006ac6:	f1c2 0220 	rsb	r2, r2, #32
 8006aca:	fa00 fc02 	lsl.w	ip, r0, r2
 8006ace:	ea5f 0031 	movs.w	r0, r1, rrx
 8006ad2:	f140 0000 	adc.w	r0, r0, #0
 8006ad6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8006ada:	bf08      	it	eq
 8006adc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8006ae0:	4770      	bx	lr
 8006ae2:	f092 0f00 	teq	r2, #0
 8006ae6:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8006aea:	bf02      	ittt	eq
 8006aec:	0040      	lsleq	r0, r0, #1
 8006aee:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8006af2:	3a01      	subeq	r2, #1
 8006af4:	d0f9      	beq.n	8006aea <__aeabi_fmul+0xce>
 8006af6:	ea40 000c 	orr.w	r0, r0, ip
 8006afa:	f093 0f00 	teq	r3, #0
 8006afe:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8006b02:	bf02      	ittt	eq
 8006b04:	0049      	lsleq	r1, r1, #1
 8006b06:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8006b0a:	3b01      	subeq	r3, #1
 8006b0c:	d0f9      	beq.n	8006b02 <__aeabi_fmul+0xe6>
 8006b0e:	ea41 010c 	orr.w	r1, r1, ip
 8006b12:	e78f      	b.n	8006a34 <__aeabi_fmul+0x18>
 8006b14:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8006b18:	ea92 0f0c 	teq	r2, ip
 8006b1c:	bf18      	it	ne
 8006b1e:	ea93 0f0c 	teqne	r3, ip
 8006b22:	d00a      	beq.n	8006b3a <__aeabi_fmul+0x11e>
 8006b24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8006b28:	bf18      	it	ne
 8006b2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8006b2e:	d1d8      	bne.n	8006ae2 <__aeabi_fmul+0xc6>
 8006b30:	ea80 0001 	eor.w	r0, r0, r1
 8006b34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8006b38:	4770      	bx	lr
 8006b3a:	f090 0f00 	teq	r0, #0
 8006b3e:	bf17      	itett	ne
 8006b40:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8006b44:	4608      	moveq	r0, r1
 8006b46:	f091 0f00 	teqne	r1, #0
 8006b4a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8006b4e:	d014      	beq.n	8006b7a <__aeabi_fmul+0x15e>
 8006b50:	ea92 0f0c 	teq	r2, ip
 8006b54:	d101      	bne.n	8006b5a <__aeabi_fmul+0x13e>
 8006b56:	0242      	lsls	r2, r0, #9
 8006b58:	d10f      	bne.n	8006b7a <__aeabi_fmul+0x15e>
 8006b5a:	ea93 0f0c 	teq	r3, ip
 8006b5e:	d103      	bne.n	8006b68 <__aeabi_fmul+0x14c>
 8006b60:	024b      	lsls	r3, r1, #9
 8006b62:	bf18      	it	ne
 8006b64:	4608      	movne	r0, r1
 8006b66:	d108      	bne.n	8006b7a <__aeabi_fmul+0x15e>
 8006b68:	ea80 0001 	eor.w	r0, r0, r1
 8006b6c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8006b70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8006b74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8006b78:	4770      	bx	lr
 8006b7a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8006b7e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8006b82:	4770      	bx	lr

08006b84 <__aeabi_fdiv>:
 8006b84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8006b88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8006b8c:	bf1e      	ittt	ne
 8006b8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8006b92:	ea92 0f0c 	teqne	r2, ip
 8006b96:	ea93 0f0c 	teqne	r3, ip
 8006b9a:	d069      	beq.n	8006c70 <__aeabi_fdiv+0xec>
 8006b9c:	eba2 0203 	sub.w	r2, r2, r3
 8006ba0:	ea80 0c01 	eor.w	ip, r0, r1
 8006ba4:	0249      	lsls	r1, r1, #9
 8006ba6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8006baa:	d037      	beq.n	8006c1c <__aeabi_fdiv+0x98>
 8006bac:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8006bb0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8006bb4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8006bb8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8006bbc:	428b      	cmp	r3, r1
 8006bbe:	bf38      	it	cc
 8006bc0:	005b      	lslcc	r3, r3, #1
 8006bc2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8006bc6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8006bca:	428b      	cmp	r3, r1
 8006bcc:	bf24      	itt	cs
 8006bce:	1a5b      	subcs	r3, r3, r1
 8006bd0:	ea40 000c 	orrcs.w	r0, r0, ip
 8006bd4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8006bd8:	bf24      	itt	cs
 8006bda:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8006bde:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8006be2:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8006be6:	bf24      	itt	cs
 8006be8:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8006bec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8006bf0:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8006bf4:	bf24      	itt	cs
 8006bf6:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8006bfa:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8006bfe:	011b      	lsls	r3, r3, #4
 8006c00:	bf18      	it	ne
 8006c02:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8006c06:	d1e0      	bne.n	8006bca <__aeabi_fdiv+0x46>
 8006c08:	2afd      	cmp	r2, #253	; 0xfd
 8006c0a:	f63f af50 	bhi.w	8006aae <__aeabi_fmul+0x92>
 8006c0e:	428b      	cmp	r3, r1
 8006c10:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8006c14:	bf08      	it	eq
 8006c16:	f020 0001 	biceq.w	r0, r0, #1
 8006c1a:	4770      	bx	lr
 8006c1c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8006c20:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8006c24:	327f      	adds	r2, #127	; 0x7f
 8006c26:	bfc2      	ittt	gt
 8006c28:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8006c2c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8006c30:	4770      	bxgt	lr
 8006c32:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8006c36:	f04f 0300 	mov.w	r3, #0
 8006c3a:	3a01      	subs	r2, #1
 8006c3c:	e737      	b.n	8006aae <__aeabi_fmul+0x92>
 8006c3e:	f092 0f00 	teq	r2, #0
 8006c42:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8006c46:	bf02      	ittt	eq
 8006c48:	0040      	lsleq	r0, r0, #1
 8006c4a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8006c4e:	3a01      	subeq	r2, #1
 8006c50:	d0f9      	beq.n	8006c46 <__aeabi_fdiv+0xc2>
 8006c52:	ea40 000c 	orr.w	r0, r0, ip
 8006c56:	f093 0f00 	teq	r3, #0
 8006c5a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8006c5e:	bf02      	ittt	eq
 8006c60:	0049      	lsleq	r1, r1, #1
 8006c62:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8006c66:	3b01      	subeq	r3, #1
 8006c68:	d0f9      	beq.n	8006c5e <__aeabi_fdiv+0xda>
 8006c6a:	ea41 010c 	orr.w	r1, r1, ip
 8006c6e:	e795      	b.n	8006b9c <__aeabi_fdiv+0x18>
 8006c70:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8006c74:	ea92 0f0c 	teq	r2, ip
 8006c78:	d108      	bne.n	8006c8c <__aeabi_fdiv+0x108>
 8006c7a:	0242      	lsls	r2, r0, #9
 8006c7c:	f47f af7d 	bne.w	8006b7a <__aeabi_fmul+0x15e>
 8006c80:	ea93 0f0c 	teq	r3, ip
 8006c84:	f47f af70 	bne.w	8006b68 <__aeabi_fmul+0x14c>
 8006c88:	4608      	mov	r0, r1
 8006c8a:	e776      	b.n	8006b7a <__aeabi_fmul+0x15e>
 8006c8c:	ea93 0f0c 	teq	r3, ip
 8006c90:	d104      	bne.n	8006c9c <__aeabi_fdiv+0x118>
 8006c92:	024b      	lsls	r3, r1, #9
 8006c94:	f43f af4c 	beq.w	8006b30 <__aeabi_fmul+0x114>
 8006c98:	4608      	mov	r0, r1
 8006c9a:	e76e      	b.n	8006b7a <__aeabi_fmul+0x15e>
 8006c9c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8006ca0:	bf18      	it	ne
 8006ca2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8006ca6:	d1ca      	bne.n	8006c3e <__aeabi_fdiv+0xba>
 8006ca8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8006cac:	f47f af5c 	bne.w	8006b68 <__aeabi_fmul+0x14c>
 8006cb0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8006cb4:	f47f af3c 	bne.w	8006b30 <__aeabi_fmul+0x114>
 8006cb8:	e75f      	b.n	8006b7a <__aeabi_fmul+0x15e>
 8006cba:	bf00      	nop

08006cbc <__gesf2>:
 8006cbc:	f04f 3cff 	mov.w	ip, #4294967295
 8006cc0:	e006      	b.n	8006cd0 <__cmpsf2+0x4>
 8006cc2:	bf00      	nop

08006cc4 <__lesf2>:
 8006cc4:	f04f 0c01 	mov.w	ip, #1
 8006cc8:	e002      	b.n	8006cd0 <__cmpsf2+0x4>
 8006cca:	bf00      	nop

08006ccc <__cmpsf2>:
 8006ccc:	f04f 0c01 	mov.w	ip, #1
 8006cd0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8006cd4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8006cd8:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8006cdc:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8006ce0:	bf18      	it	ne
 8006ce2:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8006ce6:	d011      	beq.n	8006d0c <__cmpsf2+0x40>
 8006ce8:	b001      	add	sp, #4
 8006cea:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8006cee:	bf18      	it	ne
 8006cf0:	ea90 0f01 	teqne	r0, r1
 8006cf4:	bf58      	it	pl
 8006cf6:	ebb2 0003 	subspl.w	r0, r2, r3
 8006cfa:	bf88      	it	hi
 8006cfc:	17c8      	asrhi	r0, r1, #31
 8006cfe:	bf38      	it	cc
 8006d00:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8006d04:	bf18      	it	ne
 8006d06:	f040 0001 	orrne.w	r0, r0, #1
 8006d0a:	4770      	bx	lr
 8006d0c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8006d10:	d102      	bne.n	8006d18 <__cmpsf2+0x4c>
 8006d12:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8006d16:	d105      	bne.n	8006d24 <__cmpsf2+0x58>
 8006d18:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8006d1c:	d1e4      	bne.n	8006ce8 <__cmpsf2+0x1c>
 8006d1e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8006d22:	d0e1      	beq.n	8006ce8 <__cmpsf2+0x1c>
 8006d24:	f85d 0b04 	ldr.w	r0, [sp], #4
 8006d28:	4770      	bx	lr
 8006d2a:	bf00      	nop

08006d2c <__aeabi_cfrcmple>:
 8006d2c:	4684      	mov	ip, r0
 8006d2e:	4608      	mov	r0, r1
 8006d30:	4661      	mov	r1, ip
 8006d32:	e7ff      	b.n	8006d34 <__aeabi_cfcmpeq>

08006d34 <__aeabi_cfcmpeq>:
 8006d34:	b50f      	push	{r0, r1, r2, r3, lr}
 8006d36:	f7ff ffc9 	bl	8006ccc <__cmpsf2>
 8006d3a:	2800      	cmp	r0, #0
 8006d3c:	bf48      	it	mi
 8006d3e:	f110 0f00 	cmnmi.w	r0, #0
 8006d42:	bd0f      	pop	{r0, r1, r2, r3, pc}

08006d44 <__aeabi_fcmpeq>:
 8006d44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006d48:	f7ff fff4 	bl	8006d34 <__aeabi_cfcmpeq>
 8006d4c:	bf0c      	ite	eq
 8006d4e:	2001      	moveq	r0, #1
 8006d50:	2000      	movne	r0, #0
 8006d52:	f85d fb08 	ldr.w	pc, [sp], #8
 8006d56:	bf00      	nop

08006d58 <__aeabi_fcmplt>:
 8006d58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006d5c:	f7ff ffea 	bl	8006d34 <__aeabi_cfcmpeq>
 8006d60:	bf34      	ite	cc
 8006d62:	2001      	movcc	r0, #1
 8006d64:	2000      	movcs	r0, #0
 8006d66:	f85d fb08 	ldr.w	pc, [sp], #8
 8006d6a:	bf00      	nop

08006d6c <__aeabi_fcmple>:
 8006d6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006d70:	f7ff ffe0 	bl	8006d34 <__aeabi_cfcmpeq>
 8006d74:	bf94      	ite	ls
 8006d76:	2001      	movls	r0, #1
 8006d78:	2000      	movhi	r0, #0
 8006d7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8006d7e:	bf00      	nop

08006d80 <__aeabi_fcmpge>:
 8006d80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006d84:	f7ff ffd2 	bl	8006d2c <__aeabi_cfrcmple>
 8006d88:	bf94      	ite	ls
 8006d8a:	2001      	movls	r0, #1
 8006d8c:	2000      	movhi	r0, #0
 8006d8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8006d92:	bf00      	nop

08006d94 <__aeabi_fcmpgt>:
 8006d94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006d98:	f7ff ffc8 	bl	8006d2c <__aeabi_cfrcmple>
 8006d9c:	bf34      	ite	cc
 8006d9e:	2001      	movcc	r0, #1
 8006da0:	2000      	movcs	r0, #0
 8006da2:	f85d fb08 	ldr.w	pc, [sp], #8
 8006da6:	bf00      	nop

08006da8 <__aeabi_fcmpun>:
 8006da8:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8006dac:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8006db0:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8006db4:	d102      	bne.n	8006dbc <__aeabi_fcmpun+0x14>
 8006db6:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8006dba:	d108      	bne.n	8006dce <__aeabi_fcmpun+0x26>
 8006dbc:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8006dc0:	d102      	bne.n	8006dc8 <__aeabi_fcmpun+0x20>
 8006dc2:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8006dc6:	d102      	bne.n	8006dce <__aeabi_fcmpun+0x26>
 8006dc8:	f04f 0000 	mov.w	r0, #0
 8006dcc:	4770      	bx	lr
 8006dce:	f04f 0001 	mov.w	r0, #1
 8006dd2:	4770      	bx	lr

08006dd4 <__aeabi_f2iz>:
 8006dd4:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8006dd8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8006ddc:	d30f      	bcc.n	8006dfe <__aeabi_f2iz+0x2a>
 8006dde:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8006de2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8006de6:	d90d      	bls.n	8006e04 <__aeabi_f2iz+0x30>
 8006de8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8006dec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006df0:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8006df4:	fa23 f002 	lsr.w	r0, r3, r2
 8006df8:	bf18      	it	ne
 8006dfa:	4240      	negne	r0, r0
 8006dfc:	4770      	bx	lr
 8006dfe:	f04f 0000 	mov.w	r0, #0
 8006e02:	4770      	bx	lr
 8006e04:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8006e08:	d101      	bne.n	8006e0e <__aeabi_f2iz+0x3a>
 8006e0a:	0242      	lsls	r2, r0, #9
 8006e0c:	d105      	bne.n	8006e1a <__aeabi_f2iz+0x46>
 8006e0e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8006e12:	bf08      	it	eq
 8006e14:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8006e18:	4770      	bx	lr
 8006e1a:	f04f 0000 	mov.w	r0, #0
 8006e1e:	4770      	bx	lr

08006e20 <__aeabi_f2uiz>:
 8006e20:	0042      	lsls	r2, r0, #1
 8006e22:	d20e      	bcs.n	8006e42 <__aeabi_f2uiz+0x22>
 8006e24:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8006e28:	d30b      	bcc.n	8006e42 <__aeabi_f2uiz+0x22>
 8006e2a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8006e2e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8006e32:	d409      	bmi.n	8006e48 <__aeabi_f2uiz+0x28>
 8006e34:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8006e38:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006e3c:	fa23 f002 	lsr.w	r0, r3, r2
 8006e40:	4770      	bx	lr
 8006e42:	f04f 0000 	mov.w	r0, #0
 8006e46:	4770      	bx	lr
 8006e48:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8006e4c:	d101      	bne.n	8006e52 <__aeabi_f2uiz+0x32>
 8006e4e:	0242      	lsls	r2, r0, #9
 8006e50:	d102      	bne.n	8006e58 <__aeabi_f2uiz+0x38>
 8006e52:	f04f 30ff 	mov.w	r0, #4294967295
 8006e56:	4770      	bx	lr
 8006e58:	f04f 0000 	mov.w	r0, #0
 8006e5c:	4770      	bx	lr
 8006e5e:	bf00      	nop

08006e60 <__aeabi_ldivmod>:
 8006e60:	b97b      	cbnz	r3, 8006e82 <__aeabi_ldivmod+0x22>
 8006e62:	b972      	cbnz	r2, 8006e82 <__aeabi_ldivmod+0x22>
 8006e64:	2900      	cmp	r1, #0
 8006e66:	bfbe      	ittt	lt
 8006e68:	2000      	movlt	r0, #0
 8006e6a:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8006e6e:	e006      	blt.n	8006e7e <__aeabi_ldivmod+0x1e>
 8006e70:	bf08      	it	eq
 8006e72:	2800      	cmpeq	r0, #0
 8006e74:	bf1c      	itt	ne
 8006e76:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8006e7a:	f04f 30ff 	movne.w	r0, #4294967295
 8006e7e:	f000 b9d5 	b.w	800722c <__aeabi_idiv0>
 8006e82:	f1ad 0c08 	sub.w	ip, sp, #8
 8006e86:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8006e8a:	2900      	cmp	r1, #0
 8006e8c:	db09      	blt.n	8006ea2 <__aeabi_ldivmod+0x42>
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	db1a      	blt.n	8006ec8 <__aeabi_ldivmod+0x68>
 8006e92:	f000 f869 	bl	8006f68 <__udivmoddi4>
 8006e96:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006e9a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006e9e:	b004      	add	sp, #16
 8006ea0:	4770      	bx	lr
 8006ea2:	4240      	negs	r0, r0
 8006ea4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	db1b      	blt.n	8006ee4 <__aeabi_ldivmod+0x84>
 8006eac:	f000 f85c 	bl	8006f68 <__udivmoddi4>
 8006eb0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006eb4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006eb8:	b004      	add	sp, #16
 8006eba:	4240      	negs	r0, r0
 8006ebc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8006ec0:	4252      	negs	r2, r2
 8006ec2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8006ec6:	4770      	bx	lr
 8006ec8:	4252      	negs	r2, r2
 8006eca:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8006ece:	f000 f84b 	bl	8006f68 <__udivmoddi4>
 8006ed2:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006ed6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006eda:	b004      	add	sp, #16
 8006edc:	4240      	negs	r0, r0
 8006ede:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8006ee2:	4770      	bx	lr
 8006ee4:	4252      	negs	r2, r2
 8006ee6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8006eea:	f000 f83d 	bl	8006f68 <__udivmoddi4>
 8006eee:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006ef2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ef6:	b004      	add	sp, #16
 8006ef8:	4252      	negs	r2, r2
 8006efa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8006efe:	4770      	bx	lr

08006f00 <__aeabi_f2lz>:
 8006f00:	b510      	push	{r4, lr}
 8006f02:	2100      	movs	r1, #0
 8006f04:	4604      	mov	r4, r0
 8006f06:	f7ff ff27 	bl	8006d58 <__aeabi_fcmplt>
 8006f0a:	b920      	cbnz	r0, 8006f16 <__aeabi_f2lz+0x16>
 8006f0c:	4620      	mov	r0, r4
 8006f0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f12:	f000 b809 	b.w	8006f28 <__aeabi_f2ulz>
 8006f16:	f104 4000 	add.w	r0, r4, #2147483648	; 0x80000000
 8006f1a:	f000 f805 	bl	8006f28 <__aeabi_f2ulz>
 8006f1e:	4240      	negs	r0, r0
 8006f20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8006f24:	bd10      	pop	{r4, pc}
 8006f26:	bf00      	nop

08006f28 <__aeabi_f2ulz>:
 8006f28:	b5d0      	push	{r4, r6, r7, lr}
 8006f2a:	f7ff f8c9 	bl	80060c0 <__aeabi_f2d>
 8006f2e:	2200      	movs	r2, #0
 8006f30:	4b0b      	ldr	r3, [pc, #44]	; (8006f60 <__aeabi_f2ulz+0x38>)
 8006f32:	4606      	mov	r6, r0
 8006f34:	460f      	mov	r7, r1
 8006f36:	f7ff f91b 	bl	8006170 <__aeabi_dmul>
 8006f3a:	f7ff fbf1 	bl	8006720 <__aeabi_d2uiz>
 8006f3e:	4604      	mov	r4, r0
 8006f40:	f7ff f89c 	bl	800607c <__aeabi_ui2d>
 8006f44:	2200      	movs	r2, #0
 8006f46:	4b07      	ldr	r3, [pc, #28]	; (8006f64 <__aeabi_f2ulz+0x3c>)
 8006f48:	f7ff f912 	bl	8006170 <__aeabi_dmul>
 8006f4c:	4602      	mov	r2, r0
 8006f4e:	460b      	mov	r3, r1
 8006f50:	4630      	mov	r0, r6
 8006f52:	4639      	mov	r1, r7
 8006f54:	f7fe ff54 	bl	8005e00 <__aeabi_dsub>
 8006f58:	f7ff fbe2 	bl	8006720 <__aeabi_d2uiz>
 8006f5c:	4621      	mov	r1, r4
 8006f5e:	bdd0      	pop	{r4, r6, r7, pc}
 8006f60:	3df00000 	.word	0x3df00000
 8006f64:	41f00000 	.word	0x41f00000

08006f68 <__udivmoddi4>:
 8006f68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f6c:	9e08      	ldr	r6, [sp, #32]
 8006f6e:	460d      	mov	r5, r1
 8006f70:	4604      	mov	r4, r0
 8006f72:	468e      	mov	lr, r1
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	f040 8083 	bne.w	8007080 <__udivmoddi4+0x118>
 8006f7a:	428a      	cmp	r2, r1
 8006f7c:	4617      	mov	r7, r2
 8006f7e:	d947      	bls.n	8007010 <__udivmoddi4+0xa8>
 8006f80:	fab2 f382 	clz	r3, r2
 8006f84:	b14b      	cbz	r3, 8006f9a <__udivmoddi4+0x32>
 8006f86:	f1c3 0120 	rsb	r1, r3, #32
 8006f8a:	fa05 fe03 	lsl.w	lr, r5, r3
 8006f8e:	fa20 f101 	lsr.w	r1, r0, r1
 8006f92:	409f      	lsls	r7, r3
 8006f94:	ea41 0e0e 	orr.w	lr, r1, lr
 8006f98:	409c      	lsls	r4, r3
 8006f9a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8006f9e:	fbbe fcf8 	udiv	ip, lr, r8
 8006fa2:	fa1f f987 	uxth.w	r9, r7
 8006fa6:	fb08 e21c 	mls	r2, r8, ip, lr
 8006faa:	fb0c f009 	mul.w	r0, ip, r9
 8006fae:	0c21      	lsrs	r1, r4, #16
 8006fb0:	ea41 4202 	orr.w	r2, r1, r2, lsl #16
 8006fb4:	4290      	cmp	r0, r2
 8006fb6:	d90a      	bls.n	8006fce <__udivmoddi4+0x66>
 8006fb8:	18ba      	adds	r2, r7, r2
 8006fba:	f10c 31ff 	add.w	r1, ip, #4294967295
 8006fbe:	f080 8118 	bcs.w	80071f2 <__udivmoddi4+0x28a>
 8006fc2:	4290      	cmp	r0, r2
 8006fc4:	f240 8115 	bls.w	80071f2 <__udivmoddi4+0x28a>
 8006fc8:	f1ac 0c02 	sub.w	ip, ip, #2
 8006fcc:	443a      	add	r2, r7
 8006fce:	1a12      	subs	r2, r2, r0
 8006fd0:	fbb2 f0f8 	udiv	r0, r2, r8
 8006fd4:	fb08 2210 	mls	r2, r8, r0, r2
 8006fd8:	fb00 f109 	mul.w	r1, r0, r9
 8006fdc:	b2a4      	uxth	r4, r4
 8006fde:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8006fe2:	42a1      	cmp	r1, r4
 8006fe4:	d909      	bls.n	8006ffa <__udivmoddi4+0x92>
 8006fe6:	193c      	adds	r4, r7, r4
 8006fe8:	f100 32ff 	add.w	r2, r0, #4294967295
 8006fec:	f080 8103 	bcs.w	80071f6 <__udivmoddi4+0x28e>
 8006ff0:	42a1      	cmp	r1, r4
 8006ff2:	f240 8100 	bls.w	80071f6 <__udivmoddi4+0x28e>
 8006ff6:	3802      	subs	r0, #2
 8006ff8:	443c      	add	r4, r7
 8006ffa:	1a64      	subs	r4, r4, r1
 8006ffc:	2100      	movs	r1, #0
 8006ffe:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8007002:	b11e      	cbz	r6, 800700c <__udivmoddi4+0xa4>
 8007004:	2200      	movs	r2, #0
 8007006:	40dc      	lsrs	r4, r3
 8007008:	e9c6 4200 	strd	r4, r2, [r6]
 800700c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007010:	b902      	cbnz	r2, 8007014 <__udivmoddi4+0xac>
 8007012:	deff      	udf	#255	; 0xff
 8007014:	fab2 f382 	clz	r3, r2
 8007018:	2b00      	cmp	r3, #0
 800701a:	d14f      	bne.n	80070bc <__udivmoddi4+0x154>
 800701c:	1a8d      	subs	r5, r1, r2
 800701e:	2101      	movs	r1, #1
 8007020:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007024:	fa1f f882 	uxth.w	r8, r2
 8007028:	fbb5 fcfe 	udiv	ip, r5, lr
 800702c:	fb0e 551c 	mls	r5, lr, ip, r5
 8007030:	fb08 f00c 	mul.w	r0, r8, ip
 8007034:	0c22      	lsrs	r2, r4, #16
 8007036:	ea42 4505 	orr.w	r5, r2, r5, lsl #16
 800703a:	42a8      	cmp	r0, r5
 800703c:	d907      	bls.n	800704e <__udivmoddi4+0xe6>
 800703e:	197d      	adds	r5, r7, r5
 8007040:	f10c 32ff 	add.w	r2, ip, #4294967295
 8007044:	d202      	bcs.n	800704c <__udivmoddi4+0xe4>
 8007046:	42a8      	cmp	r0, r5
 8007048:	f200 80e9 	bhi.w	800721e <__udivmoddi4+0x2b6>
 800704c:	4694      	mov	ip, r2
 800704e:	1a2d      	subs	r5, r5, r0
 8007050:	fbb5 f0fe 	udiv	r0, r5, lr
 8007054:	fb0e 5510 	mls	r5, lr, r0, r5
 8007058:	fb08 f800 	mul.w	r8, r8, r0
 800705c:	b2a4      	uxth	r4, r4
 800705e:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8007062:	45a0      	cmp	r8, r4
 8007064:	d907      	bls.n	8007076 <__udivmoddi4+0x10e>
 8007066:	193c      	adds	r4, r7, r4
 8007068:	f100 32ff 	add.w	r2, r0, #4294967295
 800706c:	d202      	bcs.n	8007074 <__udivmoddi4+0x10c>
 800706e:	45a0      	cmp	r8, r4
 8007070:	f200 80d9 	bhi.w	8007226 <__udivmoddi4+0x2be>
 8007074:	4610      	mov	r0, r2
 8007076:	eba4 0408 	sub.w	r4, r4, r8
 800707a:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800707e:	e7c0      	b.n	8007002 <__udivmoddi4+0x9a>
 8007080:	428b      	cmp	r3, r1
 8007082:	d908      	bls.n	8007096 <__udivmoddi4+0x12e>
 8007084:	2e00      	cmp	r6, #0
 8007086:	f000 80b1 	beq.w	80071ec <__udivmoddi4+0x284>
 800708a:	2100      	movs	r1, #0
 800708c:	e9c6 0500 	strd	r0, r5, [r6]
 8007090:	4608      	mov	r0, r1
 8007092:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007096:	fab3 f183 	clz	r1, r3
 800709a:	2900      	cmp	r1, #0
 800709c:	d14b      	bne.n	8007136 <__udivmoddi4+0x1ce>
 800709e:	42ab      	cmp	r3, r5
 80070a0:	d302      	bcc.n	80070a8 <__udivmoddi4+0x140>
 80070a2:	4282      	cmp	r2, r0
 80070a4:	f200 80b9 	bhi.w	800721a <__udivmoddi4+0x2b2>
 80070a8:	1a84      	subs	r4, r0, r2
 80070aa:	eb65 0303 	sbc.w	r3, r5, r3
 80070ae:	2001      	movs	r0, #1
 80070b0:	469e      	mov	lr, r3
 80070b2:	2e00      	cmp	r6, #0
 80070b4:	d0aa      	beq.n	800700c <__udivmoddi4+0xa4>
 80070b6:	e9c6 4e00 	strd	r4, lr, [r6]
 80070ba:	e7a7      	b.n	800700c <__udivmoddi4+0xa4>
 80070bc:	409f      	lsls	r7, r3
 80070be:	f1c3 0220 	rsb	r2, r3, #32
 80070c2:	40d1      	lsrs	r1, r2
 80070c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80070c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80070cc:	fa1f f887 	uxth.w	r8, r7
 80070d0:	fb0e 1110 	mls	r1, lr, r0, r1
 80070d4:	fa24 f202 	lsr.w	r2, r4, r2
 80070d8:	409d      	lsls	r5, r3
 80070da:	fb00 fc08 	mul.w	ip, r0, r8
 80070de:	432a      	orrs	r2, r5
 80070e0:	0c15      	lsrs	r5, r2, #16
 80070e2:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
 80070e6:	45ac      	cmp	ip, r5
 80070e8:	fa04 f403 	lsl.w	r4, r4, r3
 80070ec:	d909      	bls.n	8007102 <__udivmoddi4+0x19a>
 80070ee:	197d      	adds	r5, r7, r5
 80070f0:	f100 31ff 	add.w	r1, r0, #4294967295
 80070f4:	f080 808f 	bcs.w	8007216 <__udivmoddi4+0x2ae>
 80070f8:	45ac      	cmp	ip, r5
 80070fa:	f240 808c 	bls.w	8007216 <__udivmoddi4+0x2ae>
 80070fe:	3802      	subs	r0, #2
 8007100:	443d      	add	r5, r7
 8007102:	eba5 050c 	sub.w	r5, r5, ip
 8007106:	fbb5 f1fe 	udiv	r1, r5, lr
 800710a:	fb0e 5c11 	mls	ip, lr, r1, r5
 800710e:	fb01 f908 	mul.w	r9, r1, r8
 8007112:	b295      	uxth	r5, r2
 8007114:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8007118:	45a9      	cmp	r9, r5
 800711a:	d907      	bls.n	800712c <__udivmoddi4+0x1c4>
 800711c:	197d      	adds	r5, r7, r5
 800711e:	f101 32ff 	add.w	r2, r1, #4294967295
 8007122:	d274      	bcs.n	800720e <__udivmoddi4+0x2a6>
 8007124:	45a9      	cmp	r9, r5
 8007126:	d972      	bls.n	800720e <__udivmoddi4+0x2a6>
 8007128:	3902      	subs	r1, #2
 800712a:	443d      	add	r5, r7
 800712c:	eba5 0509 	sub.w	r5, r5, r9
 8007130:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007134:	e778      	b.n	8007028 <__udivmoddi4+0xc0>
 8007136:	f1c1 0720 	rsb	r7, r1, #32
 800713a:	408b      	lsls	r3, r1
 800713c:	fa22 fc07 	lsr.w	ip, r2, r7
 8007140:	ea4c 0c03 	orr.w	ip, ip, r3
 8007144:	fa25 f407 	lsr.w	r4, r5, r7
 8007148:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800714c:	fbb4 f9fe 	udiv	r9, r4, lr
 8007150:	fa1f f88c 	uxth.w	r8, ip
 8007154:	fb0e 4419 	mls	r4, lr, r9, r4
 8007158:	fa20 f307 	lsr.w	r3, r0, r7
 800715c:	fb09 fa08 	mul.w	sl, r9, r8
 8007160:	408d      	lsls	r5, r1
 8007162:	431d      	orrs	r5, r3
 8007164:	0c2b      	lsrs	r3, r5, #16
 8007166:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800716a:	45a2      	cmp	sl, r4
 800716c:	fa02 f201 	lsl.w	r2, r2, r1
 8007170:	fa00 f301 	lsl.w	r3, r0, r1
 8007174:	d909      	bls.n	800718a <__udivmoddi4+0x222>
 8007176:	eb1c 0404 	adds.w	r4, ip, r4
 800717a:	f109 30ff 	add.w	r0, r9, #4294967295
 800717e:	d248      	bcs.n	8007212 <__udivmoddi4+0x2aa>
 8007180:	45a2      	cmp	sl, r4
 8007182:	d946      	bls.n	8007212 <__udivmoddi4+0x2aa>
 8007184:	f1a9 0902 	sub.w	r9, r9, #2
 8007188:	4464      	add	r4, ip
 800718a:	eba4 040a 	sub.w	r4, r4, sl
 800718e:	fbb4 f0fe 	udiv	r0, r4, lr
 8007192:	fb0e 4410 	mls	r4, lr, r0, r4
 8007196:	fb00 fa08 	mul.w	sl, r0, r8
 800719a:	b2ad      	uxth	r5, r5
 800719c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80071a0:	45a2      	cmp	sl, r4
 80071a2:	d908      	bls.n	80071b6 <__udivmoddi4+0x24e>
 80071a4:	eb1c 0404 	adds.w	r4, ip, r4
 80071a8:	f100 35ff 	add.w	r5, r0, #4294967295
 80071ac:	d22d      	bcs.n	800720a <__udivmoddi4+0x2a2>
 80071ae:	45a2      	cmp	sl, r4
 80071b0:	d92b      	bls.n	800720a <__udivmoddi4+0x2a2>
 80071b2:	3802      	subs	r0, #2
 80071b4:	4464      	add	r4, ip
 80071b6:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80071ba:	fba0 8902 	umull	r8, r9, r0, r2
 80071be:	eba4 040a 	sub.w	r4, r4, sl
 80071c2:	454c      	cmp	r4, r9
 80071c4:	46c6      	mov	lr, r8
 80071c6:	464d      	mov	r5, r9
 80071c8:	d319      	bcc.n	80071fe <__udivmoddi4+0x296>
 80071ca:	d016      	beq.n	80071fa <__udivmoddi4+0x292>
 80071cc:	b15e      	cbz	r6, 80071e6 <__udivmoddi4+0x27e>
 80071ce:	ebb3 020e 	subs.w	r2, r3, lr
 80071d2:	eb64 0405 	sbc.w	r4, r4, r5
 80071d6:	fa04 f707 	lsl.w	r7, r4, r7
 80071da:	fa22 f301 	lsr.w	r3, r2, r1
 80071de:	431f      	orrs	r7, r3
 80071e0:	40cc      	lsrs	r4, r1
 80071e2:	e9c6 7400 	strd	r7, r4, [r6]
 80071e6:	2100      	movs	r1, #0
 80071e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071ec:	4631      	mov	r1, r6
 80071ee:	4630      	mov	r0, r6
 80071f0:	e70c      	b.n	800700c <__udivmoddi4+0xa4>
 80071f2:	468c      	mov	ip, r1
 80071f4:	e6eb      	b.n	8006fce <__udivmoddi4+0x66>
 80071f6:	4610      	mov	r0, r2
 80071f8:	e6ff      	b.n	8006ffa <__udivmoddi4+0x92>
 80071fa:	4543      	cmp	r3, r8
 80071fc:	d2e6      	bcs.n	80071cc <__udivmoddi4+0x264>
 80071fe:	ebb8 0e02 	subs.w	lr, r8, r2
 8007202:	eb69 050c 	sbc.w	r5, r9, ip
 8007206:	3801      	subs	r0, #1
 8007208:	e7e0      	b.n	80071cc <__udivmoddi4+0x264>
 800720a:	4628      	mov	r0, r5
 800720c:	e7d3      	b.n	80071b6 <__udivmoddi4+0x24e>
 800720e:	4611      	mov	r1, r2
 8007210:	e78c      	b.n	800712c <__udivmoddi4+0x1c4>
 8007212:	4681      	mov	r9, r0
 8007214:	e7b9      	b.n	800718a <__udivmoddi4+0x222>
 8007216:	4608      	mov	r0, r1
 8007218:	e773      	b.n	8007102 <__udivmoddi4+0x19a>
 800721a:	4608      	mov	r0, r1
 800721c:	e749      	b.n	80070b2 <__udivmoddi4+0x14a>
 800721e:	f1ac 0c02 	sub.w	ip, ip, #2
 8007222:	443d      	add	r5, r7
 8007224:	e713      	b.n	800704e <__udivmoddi4+0xe6>
 8007226:	3802      	subs	r0, #2
 8007228:	443c      	add	r4, r7
 800722a:	e724      	b.n	8007076 <__udivmoddi4+0x10e>

0800722c <__aeabi_idiv0>:
 800722c:	4770      	bx	lr
 800722e:	bf00      	nop

08007230 <IIC_Start>:
/**********************************************************************
*:		void IIC_Start(void)
*:		IIC
*******************************************************************************/
int IIC_Start(void)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	af00      	add	r7, sp, #0
	SDA_OUT();     //sda
 8007234:	4b16      	ldr	r3, [pc, #88]	; (8007290 <IIC_Start+0x60>)
 8007236:	685b      	ldr	r3, [r3, #4]
 8007238:	4a15      	ldr	r2, [pc, #84]	; (8007290 <IIC_Start+0x60>)
 800723a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800723e:	6053      	str	r3, [r2, #4]
 8007240:	4b13      	ldr	r3, [pc, #76]	; (8007290 <IIC_Start+0x60>)
 8007242:	685b      	ldr	r3, [r3, #4]
 8007244:	4a12      	ldr	r2, [pc, #72]	; (8007290 <IIC_Start+0x60>)
 8007246:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 800724a:	6053      	str	r3, [r2, #4]
	IIC_SDA=1;
 800724c:	4b11      	ldr	r3, [pc, #68]	; (8007294 <IIC_Start+0x64>)
 800724e:	2201      	movs	r2, #1
 8007250:	601a      	str	r2, [r3, #0]
	if(!READ_SDA)return 0;
 8007252:	4b11      	ldr	r3, [pc, #68]	; (8007298 <IIC_Start+0x68>)
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	2b00      	cmp	r3, #0
 8007258:	d101      	bne.n	800725e <IIC_Start+0x2e>
 800725a:	2300      	movs	r3, #0
 800725c:	e015      	b.n	800728a <IIC_Start+0x5a>
	IIC_SCL=1;
 800725e:	4b0f      	ldr	r3, [pc, #60]	; (800729c <IIC_Start+0x6c>)
 8007260:	2201      	movs	r2, #1
 8007262:	601a      	str	r2, [r3, #0]
	delay_us(4);//1
 8007264:	2004      	movs	r0, #4
 8007266:	f00a f9cb 	bl	8011600 <delay_us>
 	IIC_SDA=0;//START:when CLK is high,DATA change form high to low 
 800726a:	4b0a      	ldr	r3, [pc, #40]	; (8007294 <IIC_Start+0x64>)
 800726c:	2200      	movs	r2, #0
 800726e:	601a      	str	r2, [r3, #0]
	if(READ_SDA)return 0;
 8007270:	4b09      	ldr	r3, [pc, #36]	; (8007298 <IIC_Start+0x68>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	2b00      	cmp	r3, #0
 8007276:	d001      	beq.n	800727c <IIC_Start+0x4c>
 8007278:	2300      	movs	r3, #0
 800727a:	e006      	b.n	800728a <IIC_Start+0x5a>
	delay_us(4);
 800727c:	2004      	movs	r0, #4
 800727e:	f00a f9bf 	bl	8011600 <delay_us>
	IIC_SCL=0;//I2C 
 8007282:	4b06      	ldr	r3, [pc, #24]	; (800729c <IIC_Start+0x6c>)
 8007284:	2200      	movs	r2, #0
 8007286:	601a      	str	r2, [r3, #0]
//	delay_us(4);
	return 1;
 8007288:	2301      	movs	r3, #1
}
 800728a:	4618      	mov	r0, r3
 800728c:	bd80      	pop	{r7, pc}
 800728e:	bf00      	nop
 8007290:	40010c00 	.word	0x40010c00
 8007294:	422181ac 	.word	0x422181ac
 8007298:	4221812c 	.word	0x4221812c
 800729c:	422181a8 	.word	0x422181a8

080072a0 <IIC_Stop>:
/**********************************************************************
*:		void IIC_Stop(void)
*:	    //IIC
*******************************************************************************/	  
void IIC_Stop(void)
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	af00      	add	r7, sp, #0
	SDA_OUT();//sda
 80072a4:	4b0f      	ldr	r3, [pc, #60]	; (80072e4 <IIC_Stop+0x44>)
 80072a6:	685b      	ldr	r3, [r3, #4]
 80072a8:	4a0e      	ldr	r2, [pc, #56]	; (80072e4 <IIC_Stop+0x44>)
 80072aa:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80072ae:	6053      	str	r3, [r2, #4]
 80072b0:	4b0c      	ldr	r3, [pc, #48]	; (80072e4 <IIC_Stop+0x44>)
 80072b2:	685b      	ldr	r3, [r3, #4]
 80072b4:	4a0b      	ldr	r2, [pc, #44]	; (80072e4 <IIC_Stop+0x44>)
 80072b6:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80072ba:	6053      	str	r3, [r2, #4]
	IIC_SCL=0;
 80072bc:	4b0a      	ldr	r3, [pc, #40]	; (80072e8 <IIC_Stop+0x48>)
 80072be:	2200      	movs	r2, #0
 80072c0:	601a      	str	r2, [r3, #0]
	IIC_SDA=0;//STOP:when CLK is high DATA change form low to high
 80072c2:	4b0a      	ldr	r3, [pc, #40]	; (80072ec <IIC_Stop+0x4c>)
 80072c4:	2200      	movs	r2, #0
 80072c6:	601a      	str	r2, [r3, #0]
 	delay_us(4);
 80072c8:	2004      	movs	r0, #4
 80072ca:	f00a f999 	bl	8011600 <delay_us>
	IIC_SCL=1; 
 80072ce:	4b06      	ldr	r3, [pc, #24]	; (80072e8 <IIC_Stop+0x48>)
 80072d0:	2201      	movs	r2, #1
 80072d2:	601a      	str	r2, [r3, #0]
	IIC_SDA=1;//I2C
 80072d4:	4b05      	ldr	r3, [pc, #20]	; (80072ec <IIC_Stop+0x4c>)
 80072d6:	2201      	movs	r2, #1
 80072d8:	601a      	str	r2, [r3, #0]
	delay_us(4);
 80072da:	2004      	movs	r0, #4
 80072dc:	f00a f990 	bl	8011600 <delay_us>
}
 80072e0:	bf00      	nop
 80072e2:	bd80      	pop	{r7, pc}
 80072e4:	40010c00 	.word	0x40010c00
 80072e8:	422181a8 	.word	0x422181a8
 80072ec:	422181ac 	.word	0x422181ac

080072f0 <IIC_Wait_Ack>:
*:	     
//1
//        0
*******************************************************************************/
int IIC_Wait_Ack(void)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b082      	sub	sp, #8
 80072f4:	af00      	add	r7, sp, #0
	uint8_t ucErrTime=0;
 80072f6:	2300      	movs	r3, #0
 80072f8:	71fb      	strb	r3, [r7, #7]
	SDA_IN();      //SDA  
 80072fa:	4b19      	ldr	r3, [pc, #100]	; (8007360 <IIC_Wait_Ack+0x70>)
 80072fc:	685b      	ldr	r3, [r3, #4]
 80072fe:	4a18      	ldr	r2, [pc, #96]	; (8007360 <IIC_Wait_Ack+0x70>)
 8007300:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007304:	6053      	str	r3, [r2, #4]
 8007306:	4b16      	ldr	r3, [pc, #88]	; (8007360 <IIC_Wait_Ack+0x70>)
 8007308:	685b      	ldr	r3, [r3, #4]
 800730a:	4a15      	ldr	r2, [pc, #84]	; (8007360 <IIC_Wait_Ack+0x70>)
 800730c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007310:	6053      	str	r3, [r2, #4]
	IIC_SDA=1;
 8007312:	4b14      	ldr	r3, [pc, #80]	; (8007364 <IIC_Wait_Ack+0x74>)
 8007314:	2201      	movs	r2, #1
 8007316:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8007318:	2001      	movs	r0, #1
 800731a:	f00a f971 	bl	8011600 <delay_us>
	IIC_SCL=1;
 800731e:	4b12      	ldr	r3, [pc, #72]	; (8007368 <IIC_Wait_Ack+0x78>)
 8007320:	2201      	movs	r2, #1
 8007322:	601a      	str	r2, [r3, #0]
	delay_us(1);
 8007324:	2001      	movs	r0, #1
 8007326:	f00a f96b 	bl	8011600 <delay_us>
	while(READ_SDA)
 800732a:	e00c      	b.n	8007346 <IIC_Wait_Ack+0x56>
	{
		ucErrTime++;
 800732c:	79fb      	ldrb	r3, [r7, #7]
 800732e:	3301      	adds	r3, #1
 8007330:	71fb      	strb	r3, [r7, #7]
		if(ucErrTime>250)//50
 8007332:	79fb      	ldrb	r3, [r7, #7]
 8007334:	2bfa      	cmp	r3, #250	; 0xfa
 8007336:	d903      	bls.n	8007340 <IIC_Wait_Ack+0x50>
		{
			IIC_Stop();
 8007338:	f7ff ffb2 	bl	80072a0 <IIC_Stop>
			return 0;
 800733c:	2300      	movs	r3, #0
 800733e:	e00a      	b.n	8007356 <IIC_Wait_Ack+0x66>
		}
	  delay_us(1);
 8007340:	2001      	movs	r0, #1
 8007342:	f00a f95d 	bl	8011600 <delay_us>
	while(READ_SDA)
 8007346:	4b09      	ldr	r3, [pc, #36]	; (800736c <IIC_Wait_Ack+0x7c>)
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d1ee      	bne.n	800732c <IIC_Wait_Ack+0x3c>
	}
	IIC_SCL=0;//0 	   
 800734e:	4b06      	ldr	r3, [pc, #24]	; (8007368 <IIC_Wait_Ack+0x78>)
 8007350:	2200      	movs	r2, #0
 8007352:	601a      	str	r2, [r3, #0]
	return 1;  
 8007354:	2301      	movs	r3, #1
} 
 8007356:	4618      	mov	r0, r3
 8007358:	3708      	adds	r7, #8
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}
 800735e:	bf00      	nop
 8007360:	40010c00 	.word	0x40010c00
 8007364:	422181ac 	.word	0x422181ac
 8007368:	422181a8 	.word	0x422181a8
 800736c:	4221812c 	.word	0x4221812c

08007370 <IIC_Ack>:
/**********************************************************************
*:		void IIC_Ack(void)
*:	    ACK
*******************************************************************************/
void IIC_Ack(void)
{
 8007370:	b580      	push	{r7, lr}
 8007372:	af00      	add	r7, sp, #0
	IIC_SCL=0;
 8007374:	4b0f      	ldr	r3, [pc, #60]	; (80073b4 <IIC_Ack+0x44>)
 8007376:	2200      	movs	r2, #0
 8007378:	601a      	str	r2, [r3, #0]
	SDA_OUT();
 800737a:	4b0f      	ldr	r3, [pc, #60]	; (80073b8 <IIC_Ack+0x48>)
 800737c:	685b      	ldr	r3, [r3, #4]
 800737e:	4a0e      	ldr	r2, [pc, #56]	; (80073b8 <IIC_Ack+0x48>)
 8007380:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007384:	6053      	str	r3, [r2, #4]
 8007386:	4b0c      	ldr	r3, [pc, #48]	; (80073b8 <IIC_Ack+0x48>)
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	4a0b      	ldr	r2, [pc, #44]	; (80073b8 <IIC_Ack+0x48>)
 800738c:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8007390:	6053      	str	r3, [r2, #4]
	IIC_SDA=0;
 8007392:	4b0a      	ldr	r3, [pc, #40]	; (80073bc <IIC_Ack+0x4c>)
 8007394:	2200      	movs	r2, #0
 8007396:	601a      	str	r2, [r3, #0]
	delay_us(2);//1
 8007398:	2002      	movs	r0, #2
 800739a:	f00a f931 	bl	8011600 <delay_us>
	IIC_SCL=1;
 800739e:	4b05      	ldr	r3, [pc, #20]	; (80073b4 <IIC_Ack+0x44>)
 80073a0:	2201      	movs	r2, #1
 80073a2:	601a      	str	r2, [r3, #0]
	delay_us(2);//1
 80073a4:	2002      	movs	r0, #2
 80073a6:	f00a f92b 	bl	8011600 <delay_us>
	IIC_SCL=0;
 80073aa:	4b02      	ldr	r3, [pc, #8]	; (80073b4 <IIC_Ack+0x44>)
 80073ac:	2200      	movs	r2, #0
 80073ae:	601a      	str	r2, [r3, #0]
}
 80073b0:	bf00      	nop
 80073b2:	bd80      	pop	{r7, pc}
 80073b4:	422181a8 	.word	0x422181a8
 80073b8:	40010c00 	.word	0x40010c00
 80073bc:	422181ac 	.word	0x422181ac

080073c0 <IIC_NAck>:
/**********************************************************************
*:		void IIC_NAck(void)
*:	    NACK
*******************************************************************************/	    
void IIC_NAck(void)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	af00      	add	r7, sp, #0
	IIC_SCL=0;
 80073c4:	4b0f      	ldr	r3, [pc, #60]	; (8007404 <IIC_NAck+0x44>)
 80073c6:	2200      	movs	r2, #0
 80073c8:	601a      	str	r2, [r3, #0]
	SDA_OUT();
 80073ca:	4b0f      	ldr	r3, [pc, #60]	; (8007408 <IIC_NAck+0x48>)
 80073cc:	685b      	ldr	r3, [r3, #4]
 80073ce:	4a0e      	ldr	r2, [pc, #56]	; (8007408 <IIC_NAck+0x48>)
 80073d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80073d4:	6053      	str	r3, [r2, #4]
 80073d6:	4b0c      	ldr	r3, [pc, #48]	; (8007408 <IIC_NAck+0x48>)
 80073d8:	685b      	ldr	r3, [r3, #4]
 80073da:	4a0b      	ldr	r2, [pc, #44]	; (8007408 <IIC_NAck+0x48>)
 80073dc:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80073e0:	6053      	str	r3, [r2, #4]
	IIC_SDA=1;
 80073e2:	4b0a      	ldr	r3, [pc, #40]	; (800740c <IIC_NAck+0x4c>)
 80073e4:	2201      	movs	r2, #1
 80073e6:	601a      	str	r2, [r3, #0]
	delay_us(2);//1
 80073e8:	2002      	movs	r0, #2
 80073ea:	f00a f909 	bl	8011600 <delay_us>
	IIC_SCL=1;
 80073ee:	4b05      	ldr	r3, [pc, #20]	; (8007404 <IIC_NAck+0x44>)
 80073f0:	2201      	movs	r2, #1
 80073f2:	601a      	str	r2, [r3, #0]
	delay_us(2);//1
 80073f4:	2002      	movs	r0, #2
 80073f6:	f00a f903 	bl	8011600 <delay_us>
	IIC_SCL=0;
 80073fa:	4b02      	ldr	r3, [pc, #8]	; (8007404 <IIC_NAck+0x44>)
 80073fc:	2200      	movs	r2, #0
 80073fe:	601a      	str	r2, [r3, #0]
}
 8007400:	bf00      	nop
 8007402:	bd80      	pop	{r7, pc}
 8007404:	422181a8 	.word	0x422181a8
 8007408:	40010c00 	.word	0x40010c00
 800740c:	422181ac 	.word	0x422181ac

08007410 <IIC_Send_Byte>:
/**********************************************************************
*:		void IIC_Send_Byte(uint8_t txd)
*:	    IIC
*******************************************************************************/		  
void IIC_Send_Byte(uint8_t txd)
{                        
 8007410:	b580      	push	{r7, lr}
 8007412:	b084      	sub	sp, #16
 8007414:	af00      	add	r7, sp, #0
 8007416:	4603      	mov	r3, r0
 8007418:	71fb      	strb	r3, [r7, #7]
    uint8_t t;
	SDA_OUT(); 	    
 800741a:	4b1a      	ldr	r3, [pc, #104]	; (8007484 <IIC_Send_Byte+0x74>)
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	4a19      	ldr	r2, [pc, #100]	; (8007484 <IIC_Send_Byte+0x74>)
 8007420:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007424:	6053      	str	r3, [r2, #4]
 8007426:	4b17      	ldr	r3, [pc, #92]	; (8007484 <IIC_Send_Byte+0x74>)
 8007428:	685b      	ldr	r3, [r3, #4]
 800742a:	4a16      	ldr	r2, [pc, #88]	; (8007484 <IIC_Send_Byte+0x74>)
 800742c:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8007430:	6053      	str	r3, [r2, #4]
    IIC_SCL=0;//
 8007432:	4b15      	ldr	r3, [pc, #84]	; (8007488 <IIC_Send_Byte+0x78>)
 8007434:	2200      	movs	r2, #0
 8007436:	601a      	str	r2, [r3, #0]
    for(t=0;t<8;t++)
 8007438:	2300      	movs	r3, #0
 800743a:	73fb      	strb	r3, [r7, #15]
 800743c:	e019      	b.n	8007472 <IIC_Send_Byte+0x62>
    {              
        IIC_SDA=(txd&0x80)>>7;
 800743e:	79fb      	ldrb	r3, [r7, #7]
 8007440:	09db      	lsrs	r3, r3, #7
 8007442:	b2da      	uxtb	r2, r3
 8007444:	4b11      	ldr	r3, [pc, #68]	; (800748c <IIC_Send_Byte+0x7c>)
 8007446:	601a      	str	r2, [r3, #0]
        txd<<=1; 	  
 8007448:	79fb      	ldrb	r3, [r7, #7]
 800744a:	005b      	lsls	r3, r3, #1
 800744c:	71fb      	strb	r3, [r7, #7]
		delay_us(2);   //1
 800744e:	2002      	movs	r0, #2
 8007450:	f00a f8d6 	bl	8011600 <delay_us>
		IIC_SCL=1;
 8007454:	4b0c      	ldr	r3, [pc, #48]	; (8007488 <IIC_Send_Byte+0x78>)
 8007456:	2201      	movs	r2, #1
 8007458:	601a      	str	r2, [r3, #0]
		delay_us(2); //1
 800745a:	2002      	movs	r0, #2
 800745c:	f00a f8d0 	bl	8011600 <delay_us>
		IIC_SCL=0;	
 8007460:	4b09      	ldr	r3, [pc, #36]	; (8007488 <IIC_Send_Byte+0x78>)
 8007462:	2200      	movs	r2, #0
 8007464:	601a      	str	r2, [r3, #0]
		delay_us(2); //1
 8007466:	2002      	movs	r0, #2
 8007468:	f00a f8ca 	bl	8011600 <delay_us>
    for(t=0;t<8;t++)
 800746c:	7bfb      	ldrb	r3, [r7, #15]
 800746e:	3301      	adds	r3, #1
 8007470:	73fb      	strb	r3, [r7, #15]
 8007472:	7bfb      	ldrb	r3, [r7, #15]
 8007474:	2b07      	cmp	r3, #7
 8007476:	d9e2      	bls.n	800743e <IIC_Send_Byte+0x2e>
    }	 
} 	 
 8007478:	bf00      	nop
 800747a:	bf00      	nop
 800747c:	3710      	adds	r7, #16
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
 8007482:	bf00      	nop
 8007484:	40010c00 	.word	0x40010c00
 8007488:	422181a8 	.word	0x422181a8
 800748c:	422181ac 	.word	0x422181ac

08007490 <IIC_Read_Byte>:
/**********************************************************************
*:		uint8_t IIC_Read_Byte(unsigned char ack)
*:	    //1ack=1ACKack=0nACK 
*******************************************************************************/  
uint8_t IIC_Read_Byte(unsigned char ack)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	b084      	sub	sp, #16
 8007494:	af00      	add	r7, sp, #0
 8007496:	4603      	mov	r3, r0
 8007498:	71fb      	strb	r3, [r7, #7]
	unsigned char i,receive=0;
 800749a:	2300      	movs	r3, #0
 800749c:	73bb      	strb	r3, [r7, #14]
	SDA_IN();//SDA
 800749e:	4b1c      	ldr	r3, [pc, #112]	; (8007510 <IIC_Read_Byte+0x80>)
 80074a0:	685b      	ldr	r3, [r3, #4]
 80074a2:	4a1b      	ldr	r2, [pc, #108]	; (8007510 <IIC_Read_Byte+0x80>)
 80074a4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80074a8:	6053      	str	r3, [r2, #4]
 80074aa:	4b19      	ldr	r3, [pc, #100]	; (8007510 <IIC_Read_Byte+0x80>)
 80074ac:	685b      	ldr	r3, [r3, #4]
 80074ae:	4a18      	ldr	r2, [pc, #96]	; (8007510 <IIC_Read_Byte+0x80>)
 80074b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80074b4:	6053      	str	r3, [r2, #4]
    for(i=0;i<8;i++ )
 80074b6:	2300      	movs	r3, #0
 80074b8:	73fb      	strb	r3, [r7, #15]
 80074ba:	e018      	b.n	80074ee <IIC_Read_Byte+0x5e>
	{
        IIC_SCL=0; 
 80074bc:	4b15      	ldr	r3, [pc, #84]	; (8007514 <IIC_Read_Byte+0x84>)
 80074be:	2200      	movs	r2, #0
 80074c0:	601a      	str	r2, [r3, #0]
        delay_us(2);
 80074c2:	2002      	movs	r0, #2
 80074c4:	f00a f89c 	bl	8011600 <delay_us>
		IIC_SCL=1;
 80074c8:	4b12      	ldr	r3, [pc, #72]	; (8007514 <IIC_Read_Byte+0x84>)
 80074ca:	2201      	movs	r2, #1
 80074cc:	601a      	str	r2, [r3, #0]
        receive<<=1;
 80074ce:	7bbb      	ldrb	r3, [r7, #14]
 80074d0:	005b      	lsls	r3, r3, #1
 80074d2:	73bb      	strb	r3, [r7, #14]
        if(READ_SDA)receive++;   
 80074d4:	4b10      	ldr	r3, [pc, #64]	; (8007518 <IIC_Read_Byte+0x88>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d002      	beq.n	80074e2 <IIC_Read_Byte+0x52>
 80074dc:	7bbb      	ldrb	r3, [r7, #14]
 80074de:	3301      	adds	r3, #1
 80074e0:	73bb      	strb	r3, [r7, #14]
		delay_us(2); 
 80074e2:	2002      	movs	r0, #2
 80074e4:	f00a f88c 	bl	8011600 <delay_us>
    for(i=0;i<8;i++ )
 80074e8:	7bfb      	ldrb	r3, [r7, #15]
 80074ea:	3301      	adds	r3, #1
 80074ec:	73fb      	strb	r3, [r7, #15]
 80074ee:	7bfb      	ldrb	r3, [r7, #15]
 80074f0:	2b07      	cmp	r3, #7
 80074f2:	d9e3      	bls.n	80074bc <IIC_Read_Byte+0x2c>
    }					 
    if (ack)
 80074f4:	79fb      	ldrb	r3, [r7, #7]
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d002      	beq.n	8007500 <IIC_Read_Byte+0x70>
        IIC_Ack(); //ACK 
 80074fa:	f7ff ff39 	bl	8007370 <IIC_Ack>
 80074fe:	e001      	b.n	8007504 <IIC_Read_Byte+0x74>
    else
        IIC_NAck();//nACK  
 8007500:	f7ff ff5e 	bl	80073c0 <IIC_NAck>
    return receive;
 8007504:	7bbb      	ldrb	r3, [r7, #14]
}
 8007506:	4618      	mov	r0, r3
 8007508:	3710      	adds	r7, #16
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}
 800750e:	bf00      	nop
 8007510:	40010c00 	.word	0x40010c00
 8007514:	422181a8 	.word	0x422181a8
 8007518:	4221812c 	.word	0x4221812c

0800751c <set_int_enable>:
 *  interrupt is used.
 *  @param[in]  enable      1 to enable interrupt.
 *  @return     0 if successful.
 */
static int set_int_enable(unsigned char enable)
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b084      	sub	sp, #16
 8007520:	af00      	add	r7, sp, #0
 8007522:	4603      	mov	r3, r0
 8007524:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.dmp_on) {
 8007526:	4b29      	ldr	r3, [pc, #164]	; (80075cc <set_int_enable+0xb0>)
 8007528:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800752c:	2b00      	cmp	r3, #0
 800752e:	d01c      	beq.n	800756a <set_int_enable+0x4e>
        if (enable)
 8007530:	79fb      	ldrb	r3, [r7, #7]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d002      	beq.n	800753c <set_int_enable+0x20>
            tmp = BIT_DMP_INT_EN;
 8007536:	2302      	movs	r3, #2
 8007538:	73fb      	strb	r3, [r7, #15]
 800753a:	e001      	b.n	8007540 <set_int_enable+0x24>
        else
            tmp = 0x00;
 800753c:	2300      	movs	r3, #0
 800753e:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 8007540:	4b22      	ldr	r3, [pc, #136]	; (80075cc <set_int_enable+0xb0>)
 8007542:	685b      	ldr	r3, [r3, #4]
 8007544:	7818      	ldrb	r0, [r3, #0]
 8007546:	4b21      	ldr	r3, [pc, #132]	; (80075cc <set_int_enable+0xb0>)
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	7c59      	ldrb	r1, [r3, #17]
 800754c:	f107 030f 	add.w	r3, r7, #15
 8007550:	2201      	movs	r2, #1
 8007552:	f007 fb56 	bl	800ec02 <MPU9250_Write_Len>
 8007556:	4603      	mov	r3, r0
 8007558:	2b00      	cmp	r3, #0
 800755a:	d002      	beq.n	8007562 <set_int_enable+0x46>
            return -1;
 800755c:	f04f 33ff 	mov.w	r3, #4294967295
 8007560:	e030      	b.n	80075c4 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 8007562:	7bfa      	ldrb	r2, [r7, #15]
 8007564:	4b19      	ldr	r3, [pc, #100]	; (80075cc <set_int_enable+0xb0>)
 8007566:	745a      	strb	r2, [r3, #17]
 8007568:	e02b      	b.n	80075c2 <set_int_enable+0xa6>
    } else {
        if (!st.chip_cfg.sensors)
 800756a:	4b18      	ldr	r3, [pc, #96]	; (80075cc <set_int_enable+0xb0>)
 800756c:	7a9b      	ldrb	r3, [r3, #10]
 800756e:	2b00      	cmp	r3, #0
 8007570:	d102      	bne.n	8007578 <set_int_enable+0x5c>
            return -1;
 8007572:	f04f 33ff 	mov.w	r3, #4294967295
 8007576:	e025      	b.n	80075c4 <set_int_enable+0xa8>
        if (enable && st.chip_cfg.int_enable)
 8007578:	79fb      	ldrb	r3, [r7, #7]
 800757a:	2b00      	cmp	r3, #0
 800757c:	d005      	beq.n	800758a <set_int_enable+0x6e>
 800757e:	4b13      	ldr	r3, [pc, #76]	; (80075cc <set_int_enable+0xb0>)
 8007580:	7c5b      	ldrb	r3, [r3, #17]
 8007582:	2b00      	cmp	r3, #0
 8007584:	d001      	beq.n	800758a <set_int_enable+0x6e>
            return 0;
 8007586:	2300      	movs	r3, #0
 8007588:	e01c      	b.n	80075c4 <set_int_enable+0xa8>
        if (enable)
 800758a:	79fb      	ldrb	r3, [r7, #7]
 800758c:	2b00      	cmp	r3, #0
 800758e:	d002      	beq.n	8007596 <set_int_enable+0x7a>
            tmp = BIT_DATA_RDY_EN;
 8007590:	2301      	movs	r3, #1
 8007592:	73fb      	strb	r3, [r7, #15]
 8007594:	e001      	b.n	800759a <set_int_enable+0x7e>
        else
            tmp = 0x00;
 8007596:	2300      	movs	r3, #0
 8007598:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &tmp))
 800759a:	4b0c      	ldr	r3, [pc, #48]	; (80075cc <set_int_enable+0xb0>)
 800759c:	685b      	ldr	r3, [r3, #4]
 800759e:	7818      	ldrb	r0, [r3, #0]
 80075a0:	4b0a      	ldr	r3, [pc, #40]	; (80075cc <set_int_enable+0xb0>)
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	7c59      	ldrb	r1, [r3, #17]
 80075a6:	f107 030f 	add.w	r3, r7, #15
 80075aa:	2201      	movs	r2, #1
 80075ac:	f007 fb29 	bl	800ec02 <MPU9250_Write_Len>
 80075b0:	4603      	mov	r3, r0
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d002      	beq.n	80075bc <set_int_enable+0xa0>
            return -1;
 80075b6:	f04f 33ff 	mov.w	r3, #4294967295
 80075ba:	e003      	b.n	80075c4 <set_int_enable+0xa8>
        st.chip_cfg.int_enable = tmp;
 80075bc:	7bfa      	ldrb	r2, [r7, #15]
 80075be:	4b03      	ldr	r3, [pc, #12]	; (80075cc <set_int_enable+0xb0>)
 80075c0:	745a      	strb	r2, [r3, #17]
    }
    return 0;
 80075c2:	2300      	movs	r3, #0
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	3710      	adds	r7, #16
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bd80      	pop	{r7, pc}
 80075cc:	20000014 	.word	0x20000014

080075d0 <mpu_init>:
 *  Data ready interrupt: Disabled, active low, unlatched.
 *  @param[in]  int_param   Platform-specific parameters to interrupt API.
 *  @return     0 if successful.
 */
int mpu_init(struct int_param_s *int_param)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b084      	sub	sp, #16
 80075d4:	af00      	add	r7, sp, #0
 80075d6:	6078      	str	r0, [r7, #4]
    unsigned char data[6];

    /* Reset device. */
    data[0] = BIT_RESET;
 80075d8:	2380      	movs	r3, #128	; 0x80
 80075da:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 80075dc:	4b5c      	ldr	r3, [pc, #368]	; (8007750 <mpu_init+0x180>)
 80075de:	685b      	ldr	r3, [r3, #4]
 80075e0:	7818      	ldrb	r0, [r3, #0]
 80075e2:	4b5b      	ldr	r3, [pc, #364]	; (8007750 <mpu_init+0x180>)
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	7d59      	ldrb	r1, [r3, #21]
 80075e8:	f107 0308 	add.w	r3, r7, #8
 80075ec:	2201      	movs	r2, #1
 80075ee:	f007 fb08 	bl	800ec02 <MPU9250_Write_Len>
 80075f2:	4603      	mov	r3, r0
 80075f4:	2b00      	cmp	r3, #0
 80075f6:	d002      	beq.n	80075fe <mpu_init+0x2e>
        return -1;
 80075f8:	f04f 33ff 	mov.w	r3, #4294967295
 80075fc:	e0a3      	b.n	8007746 <mpu_init+0x176>
    delay_ms(100);
 80075fe:	2064      	movs	r0, #100	; 0x64
 8007600:	f00a f832 	bl	8011668 <delay_ms>

    /* Wake up chip. */
    data[0] = 0x00;
 8007604:	2300      	movs	r3, #0
 8007606:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8007608:	4b51      	ldr	r3, [pc, #324]	; (8007750 <mpu_init+0x180>)
 800760a:	685b      	ldr	r3, [r3, #4]
 800760c:	7818      	ldrb	r0, [r3, #0]
 800760e:	4b50      	ldr	r3, [pc, #320]	; (8007750 <mpu_init+0x180>)
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	7d59      	ldrb	r1, [r3, #21]
 8007614:	f107 0308 	add.w	r3, r7, #8
 8007618:	2201      	movs	r2, #1
 800761a:	f007 faf2 	bl	800ec02 <MPU9250_Write_Len>
 800761e:	4603      	mov	r3, r0
 8007620:	2b00      	cmp	r3, #0
 8007622:	d002      	beq.n	800762a <mpu_init+0x5a>
        return -1;
 8007624:	f04f 33ff 	mov.w	r3, #4294967295
 8007628:	e08d      	b.n	8007746 <mpu_init+0x176>

   st.chip_cfg.accel_half = 0;
 800762a:	4b49      	ldr	r3, [pc, #292]	; (8007750 <mpu_init+0x180>)
 800762c:	2200      	movs	r2, #0
 800762e:	74da      	strb	r2, [r3, #19]

#ifdef MPU6500
    /* MPU6500 shares 4kB of memory between the DMP and the FIFO. Since the
     * first 3kB are needed by the DMP, we'll use the last 1kB for the FIFO.
     */
    data[0] = BIT_FIFO_SIZE_1024 | 0x8;
 8007630:	2348      	movs	r3, #72	; 0x48
 8007632:	723b      	strb	r3, [r7, #8]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg2, 1, data))
 8007634:	4b46      	ldr	r3, [pc, #280]	; (8007750 <mpu_init+0x180>)
 8007636:	685b      	ldr	r3, [r3, #4]
 8007638:	7818      	ldrb	r0, [r3, #0]
 800763a:	4b45      	ldr	r3, [pc, #276]	; (8007750 <mpu_init+0x180>)
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	7a19      	ldrb	r1, [r3, #8]
 8007640:	f107 0308 	add.w	r3, r7, #8
 8007644:	2201      	movs	r2, #1
 8007646:	f007 fadc 	bl	800ec02 <MPU9250_Write_Len>
 800764a:	4603      	mov	r3, r0
 800764c:	2b00      	cmp	r3, #0
 800764e:	d002      	beq.n	8007656 <mpu_init+0x86>
        return -1;
 8007650:	f04f 33ff 	mov.w	r3, #4294967295
 8007654:	e077      	b.n	8007746 <mpu_init+0x176>
#endif

    /* Set to invalid values to ensure no I2C writes are skipped. */
    st.chip_cfg.sensors = 0xFF;
 8007656:	4b3e      	ldr	r3, [pc, #248]	; (8007750 <mpu_init+0x180>)
 8007658:	22ff      	movs	r2, #255	; 0xff
 800765a:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.gyro_fsr = 0xFF;
 800765c:	4b3c      	ldr	r3, [pc, #240]	; (8007750 <mpu_init+0x180>)
 800765e:	22ff      	movs	r2, #255	; 0xff
 8007660:	721a      	strb	r2, [r3, #8]
    st.chip_cfg.accel_fsr = 0xFF;
 8007662:	4b3b      	ldr	r3, [pc, #236]	; (8007750 <mpu_init+0x180>)
 8007664:	22ff      	movs	r2, #255	; 0xff
 8007666:	725a      	strb	r2, [r3, #9]
    st.chip_cfg.lpf = 0xFF;
 8007668:	4b39      	ldr	r3, [pc, #228]	; (8007750 <mpu_init+0x180>)
 800766a:	22ff      	movs	r2, #255	; 0xff
 800766c:	72da      	strb	r2, [r3, #11]
    st.chip_cfg.sample_rate = 0xFFFF;
 800766e:	4b38      	ldr	r3, [pc, #224]	; (8007750 <mpu_init+0x180>)
 8007670:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007674:	81da      	strh	r2, [r3, #14]
    st.chip_cfg.fifo_enable = 0xFF;
 8007676:	4b36      	ldr	r3, [pc, #216]	; (8007750 <mpu_init+0x180>)
 8007678:	22ff      	movs	r2, #255	; 0xff
 800767a:	741a      	strb	r2, [r3, #16]
    st.chip_cfg.bypass_mode = 0xFF;
 800767c:	4b34      	ldr	r3, [pc, #208]	; (8007750 <mpu_init+0x180>)
 800767e:	22ff      	movs	r2, #255	; 0xff
 8007680:	749a      	strb	r2, [r3, #18]
#ifdef AK89xx_SECONDARY
    st.chip_cfg.compass_sample_rate = 0xFFFF;
 8007682:	4b33      	ldr	r3, [pc, #204]	; (8007750 <mpu_init+0x180>)
 8007684:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007688:	851a      	strh	r2, [r3, #40]	; 0x28
#endif
    /* mpu_set_sensors always preserves this setting. */
    st.chip_cfg.clk_src = INV_CLK_PLL;
 800768a:	4b31      	ldr	r3, [pc, #196]	; (8007750 <mpu_init+0x180>)
 800768c:	2201      	movs	r2, #1
 800768e:	731a      	strb	r2, [r3, #12]
    /* Handled in next call to mpu_set_bypass. */
    st.chip_cfg.active_low_int = 1;
 8007690:	4b2f      	ldr	r3, [pc, #188]	; (8007750 <mpu_init+0x180>)
 8007692:	2201      	movs	r2, #1
 8007694:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
    st.chip_cfg.latched_int = 0;
 8007698:	4b2d      	ldr	r3, [pc, #180]	; (8007750 <mpu_init+0x180>)
 800769a:	2200      	movs	r2, #0
 800769c:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
    st.chip_cfg.int_motion_only = 0;
 80076a0:	4b2b      	ldr	r3, [pc, #172]	; (8007750 <mpu_init+0x180>)
 80076a2:	2200      	movs	r2, #0
 80076a4:	755a      	strb	r2, [r3, #21]
    st.chip_cfg.lp_accel_mode = 0;
 80076a6:	4b2a      	ldr	r3, [pc, #168]	; (8007750 <mpu_init+0x180>)
 80076a8:	2200      	movs	r2, #0
 80076aa:	751a      	strb	r2, [r3, #20]
    memset(&st.chip_cfg.cache, 0, sizeof(st.chip_cfg.cache));
 80076ac:	220c      	movs	r2, #12
 80076ae:	2100      	movs	r1, #0
 80076b0:	4828      	ldr	r0, [pc, #160]	; (8007754 <mpu_init+0x184>)
 80076b2:	f00d fd42 	bl	801513a <memset>
    st.chip_cfg.dmp_on = 0;
 80076b6:	4b26      	ldr	r3, [pc, #152]	; (8007750 <mpu_init+0x180>)
 80076b8:	2200      	movs	r2, #0
 80076ba:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    st.chip_cfg.dmp_loaded = 0;
 80076be:	4b24      	ldr	r3, [pc, #144]	; (8007750 <mpu_init+0x180>)
 80076c0:	2200      	movs	r2, #0
 80076c2:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = 0;
 80076c6:	4b22      	ldr	r3, [pc, #136]	; (8007750 <mpu_init+0x180>)
 80076c8:	2200      	movs	r2, #0
 80076ca:	84da      	strh	r2, [r3, #38]	; 0x26

    if (mpu_set_gyro_fsr(2000))
 80076cc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80076d0:	f000 fa7c 	bl	8007bcc <mpu_set_gyro_fsr>
 80076d4:	4603      	mov	r3, r0
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d002      	beq.n	80076e0 <mpu_init+0x110>
        return -1;
 80076da:	f04f 33ff 	mov.w	r3, #4294967295
 80076de:	e032      	b.n	8007746 <mpu_init+0x176>
    if (mpu_set_accel_fsr(2))
 80076e0:	2002      	movs	r0, #2
 80076e2:	f000 fb01 	bl	8007ce8 <mpu_set_accel_fsr>
 80076e6:	4603      	mov	r3, r0
 80076e8:	2b00      	cmp	r3, #0
 80076ea:	d002      	beq.n	80076f2 <mpu_init+0x122>
        return -1;
 80076ec:	f04f 33ff 	mov.w	r3, #4294967295
 80076f0:	e029      	b.n	8007746 <mpu_init+0x176>
    if (mpu_set_lpf(42))
 80076f2:	202a      	movs	r0, #42	; 0x2a
 80076f4:	f000 fb9c 	bl	8007e30 <mpu_set_lpf>
 80076f8:	4603      	mov	r3, r0
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d002      	beq.n	8007704 <mpu_init+0x134>
        return -1;
 80076fe:	f04f 33ff 	mov.w	r3, #4294967295
 8007702:	e020      	b.n	8007746 <mpu_init+0x176>
    if (mpu_set_sample_rate(50))
 8007704:	2032      	movs	r0, #50	; 0x32
 8007706:	f000 fbf9 	bl	8007efc <mpu_set_sample_rate>
 800770a:	4603      	mov	r3, r0
 800770c:	2b00      	cmp	r3, #0
 800770e:	d002      	beq.n	8007716 <mpu_init+0x146>
        return -1;
 8007710:	f04f 33ff 	mov.w	r3, #4294967295
 8007714:	e017      	b.n	8007746 <mpu_init+0x176>
    if (mpu_configure_fifo(0))
 8007716:	2000      	movs	r0, #0
 8007718:	f000 fd24 	bl	8008164 <mpu_configure_fifo>
 800771c:	4603      	mov	r3, r0
 800771e:	2b00      	cmp	r3, #0
 8007720:	d002      	beq.n	8007728 <mpu_init+0x158>
        return -1;
 8007722:	f04f 33ff 	mov.w	r3, #4294967295
 8007726:	e00e      	b.n	8007746 <mpu_init+0x176>
    if (int_param)
        reg_int_cb(int_param);
#endif

#ifdef AK89xx_SECONDARY
    setup_compass();
 8007728:	f002 fcae 	bl	800a088 <setup_compass>
    if (mpu_set_compass_sample_rate(10))
 800772c:	200a      	movs	r0, #10
 800772e:	f000 fc53 	bl	8007fd8 <mpu_set_compass_sample_rate>
 8007732:	4603      	mov	r3, r0
 8007734:	2b00      	cmp	r3, #0
 8007736:	d002      	beq.n	800773e <mpu_init+0x16e>
        return -1;
 8007738:	f04f 33ff 	mov.w	r3, #4294967295
 800773c:	e003      	b.n	8007746 <mpu_init+0x176>
    /* Already disabled by setup_compass. */
    if (mpu_set_bypass(0))
        return -1;
#endif

    mpu_set_sensors(0);
 800773e:	2000      	movs	r0, #0
 8007740:	f000 fd62 	bl	8008208 <mpu_set_sensors>
    return 0;
 8007744:	2300      	movs	r3, #0
}
 8007746:	4618      	mov	r0, r3
 8007748:	3710      	adds	r7, #16
 800774a:	46bd      	mov	sp, r7
 800774c:	bd80      	pop	{r7, pc}
 800774e:	bf00      	nop
 8007750:	20000014 	.word	0x20000014
 8007754:	2000002a 	.word	0x2000002a

08007758 <mpu_lp_accel_mode>:
 *  @param[in]  rate        Minimum sampling rate, or zero to disable LP
 *                          accel mode.
 *  @return     0 if successful.
 */
int mpu_lp_accel_mode(unsigned short rate)
{
 8007758:	b580      	push	{r7, lr}
 800775a:	b084      	sub	sp, #16
 800775c:	af00      	add	r7, sp, #0
 800775e:	4603      	mov	r3, r0
 8007760:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    if (rate > 40)
 8007762:	88fb      	ldrh	r3, [r7, #6]
 8007764:	2b28      	cmp	r3, #40	; 0x28
 8007766:	d902      	bls.n	800776e <mpu_lp_accel_mode+0x16>
        return -1;
 8007768:	f04f 33ff 	mov.w	r3, #4294967295
 800776c:	e08c      	b.n	8007888 <mpu_lp_accel_mode+0x130>

    if (!rate) {
 800776e:	88fb      	ldrh	r3, [r7, #6]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d11c      	bne.n	80077ae <mpu_lp_accel_mode+0x56>
        mpu_set_int_latched(0);
 8007774:	2000      	movs	r0, #0
 8007776:	f000 ff69 	bl	800864c <mpu_set_int_latched>
        tmp[0] = 0;
 800777a:	2300      	movs	r3, #0
 800777c:	733b      	strb	r3, [r7, #12]
        tmp[1] = BIT_STBY_XYZG;
 800777e:	2307      	movs	r3, #7
 8007780:	737b      	strb	r3, [r7, #13]
        if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
 8007782:	4b43      	ldr	r3, [pc, #268]	; (8007890 <mpu_lp_accel_mode+0x138>)
 8007784:	685b      	ldr	r3, [r3, #4]
 8007786:	7818      	ldrb	r0, [r3, #0]
 8007788:	4b41      	ldr	r3, [pc, #260]	; (8007890 <mpu_lp_accel_mode+0x138>)
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	7d59      	ldrb	r1, [r3, #21]
 800778e:	f107 030c 	add.w	r3, r7, #12
 8007792:	2202      	movs	r2, #2
 8007794:	f007 fa35 	bl	800ec02 <MPU9250_Write_Len>
 8007798:	4603      	mov	r3, r0
 800779a:	2b00      	cmp	r3, #0
 800779c:	d002      	beq.n	80077a4 <mpu_lp_accel_mode+0x4c>
            return -1;
 800779e:	f04f 33ff 	mov.w	r3, #4294967295
 80077a2:	e071      	b.n	8007888 <mpu_lp_accel_mode+0x130>
        st.chip_cfg.lp_accel_mode = 0;
 80077a4:	4b3a      	ldr	r3, [pc, #232]	; (8007890 <mpu_lp_accel_mode+0x138>)
 80077a6:	2200      	movs	r2, #0
 80077a8:	751a      	strb	r2, [r3, #20]
        return 0;
 80077aa:	2300      	movs	r3, #0
 80077ac:	e06c      	b.n	8007888 <mpu_lp_accel_mode+0x130>
     * it gets a chance to deassert the interrupt pin; therefore, we shift this
     * responsibility over to the MCU.
     *
     * Any register read will clear the interrupt.
     */
    mpu_set_int_latched(1);
 80077ae:	2001      	movs	r0, #1
 80077b0:	f000 ff4c 	bl	800864c <mpu_set_int_latched>
    tmp[1] = (tmp[1] << 6) | BIT_STBY_XYZG;
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, tmp))
        return -1;
#elif defined MPU6500
    /* Set wake frequency. */
    if (rate == 1)
 80077b4:	88fb      	ldrh	r3, [r7, #6]
 80077b6:	2b01      	cmp	r3, #1
 80077b8:	d102      	bne.n	80077c0 <mpu_lp_accel_mode+0x68>
        tmp[0] = INV_LPA_1_25HZ;
 80077ba:	2302      	movs	r3, #2
 80077bc:	733b      	strb	r3, [r7, #12]
 80077be:	e032      	b.n	8007826 <mpu_lp_accel_mode+0xce>
    else if (rate == 2)
 80077c0:	88fb      	ldrh	r3, [r7, #6]
 80077c2:	2b02      	cmp	r3, #2
 80077c4:	d102      	bne.n	80077cc <mpu_lp_accel_mode+0x74>
        tmp[0] = INV_LPA_2_5HZ;
 80077c6:	2303      	movs	r3, #3
 80077c8:	733b      	strb	r3, [r7, #12]
 80077ca:	e02c      	b.n	8007826 <mpu_lp_accel_mode+0xce>
    else if (rate <= 5)
 80077cc:	88fb      	ldrh	r3, [r7, #6]
 80077ce:	2b05      	cmp	r3, #5
 80077d0:	d802      	bhi.n	80077d8 <mpu_lp_accel_mode+0x80>
        tmp[0] = INV_LPA_5HZ;
 80077d2:	2304      	movs	r3, #4
 80077d4:	733b      	strb	r3, [r7, #12]
 80077d6:	e026      	b.n	8007826 <mpu_lp_accel_mode+0xce>
    else if (rate <= 10)
 80077d8:	88fb      	ldrh	r3, [r7, #6]
 80077da:	2b0a      	cmp	r3, #10
 80077dc:	d802      	bhi.n	80077e4 <mpu_lp_accel_mode+0x8c>
        tmp[0] = INV_LPA_10HZ;
 80077de:	2305      	movs	r3, #5
 80077e0:	733b      	strb	r3, [r7, #12]
 80077e2:	e020      	b.n	8007826 <mpu_lp_accel_mode+0xce>
    else if (rate <= 20)
 80077e4:	88fb      	ldrh	r3, [r7, #6]
 80077e6:	2b14      	cmp	r3, #20
 80077e8:	d802      	bhi.n	80077f0 <mpu_lp_accel_mode+0x98>
        tmp[0] = INV_LPA_20HZ;
 80077ea:	2306      	movs	r3, #6
 80077ec:	733b      	strb	r3, [r7, #12]
 80077ee:	e01a      	b.n	8007826 <mpu_lp_accel_mode+0xce>
    else if (rate <= 40)
 80077f0:	88fb      	ldrh	r3, [r7, #6]
 80077f2:	2b28      	cmp	r3, #40	; 0x28
 80077f4:	d802      	bhi.n	80077fc <mpu_lp_accel_mode+0xa4>
        tmp[0] = INV_LPA_40HZ;
 80077f6:	2307      	movs	r3, #7
 80077f8:	733b      	strb	r3, [r7, #12]
 80077fa:	e014      	b.n	8007826 <mpu_lp_accel_mode+0xce>
    else if (rate <= 80)
 80077fc:	88fb      	ldrh	r3, [r7, #6]
 80077fe:	2b50      	cmp	r3, #80	; 0x50
 8007800:	d802      	bhi.n	8007808 <mpu_lp_accel_mode+0xb0>
        tmp[0] = INV_LPA_80HZ;
 8007802:	2308      	movs	r3, #8
 8007804:	733b      	strb	r3, [r7, #12]
 8007806:	e00e      	b.n	8007826 <mpu_lp_accel_mode+0xce>
    else if (rate <= 160)
 8007808:	88fb      	ldrh	r3, [r7, #6]
 800780a:	2ba0      	cmp	r3, #160	; 0xa0
 800780c:	d802      	bhi.n	8007814 <mpu_lp_accel_mode+0xbc>
        tmp[0] = INV_LPA_160HZ;
 800780e:	2309      	movs	r3, #9
 8007810:	733b      	strb	r3, [r7, #12]
 8007812:	e008      	b.n	8007826 <mpu_lp_accel_mode+0xce>
    else if (rate <= 320)
 8007814:	88fb      	ldrh	r3, [r7, #6]
 8007816:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 800781a:	d802      	bhi.n	8007822 <mpu_lp_accel_mode+0xca>
        tmp[0] = INV_LPA_320HZ;
 800781c:	230a      	movs	r3, #10
 800781e:	733b      	strb	r3, [r7, #12]
 8007820:	e001      	b.n	8007826 <mpu_lp_accel_mode+0xce>
    else
        tmp[0] = INV_LPA_640HZ;
 8007822:	230b      	movs	r3, #11
 8007824:	733b      	strb	r3, [r7, #12]
    if (i2c_write(st.hw->addr, st.reg->lp_accel_odr, 1, tmp))
 8007826:	4b1a      	ldr	r3, [pc, #104]	; (8007890 <mpu_lp_accel_mode+0x138>)
 8007828:	685b      	ldr	r3, [r3, #4]
 800782a:	7818      	ldrb	r0, [r3, #0]
 800782c:	4b18      	ldr	r3, [pc, #96]	; (8007890 <mpu_lp_accel_mode+0x138>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	7a59      	ldrb	r1, [r3, #9]
 8007832:	f107 030c 	add.w	r3, r7, #12
 8007836:	2201      	movs	r2, #1
 8007838:	f007 f9e3 	bl	800ec02 <MPU9250_Write_Len>
 800783c:	4603      	mov	r3, r0
 800783e:	2b00      	cmp	r3, #0
 8007840:	d002      	beq.n	8007848 <mpu_lp_accel_mode+0xf0>
        return -1;
 8007842:	f04f 33ff 	mov.w	r3, #4294967295
 8007846:	e01f      	b.n	8007888 <mpu_lp_accel_mode+0x130>
    tmp[0] = BIT_LPA_CYCLE;
 8007848:	2320      	movs	r3, #32
 800784a:	733b      	strb	r3, [r7, #12]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, tmp))
 800784c:	4b10      	ldr	r3, [pc, #64]	; (8007890 <mpu_lp_accel_mode+0x138>)
 800784e:	685b      	ldr	r3, [r3, #4]
 8007850:	7818      	ldrb	r0, [r3, #0]
 8007852:	4b0f      	ldr	r3, [pc, #60]	; (8007890 <mpu_lp_accel_mode+0x138>)
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	7d59      	ldrb	r1, [r3, #21]
 8007858:	f107 030c 	add.w	r3, r7, #12
 800785c:	2201      	movs	r2, #1
 800785e:	f007 f9d0 	bl	800ec02 <MPU9250_Write_Len>
 8007862:	4603      	mov	r3, r0
 8007864:	2b00      	cmp	r3, #0
 8007866:	d002      	beq.n	800786e <mpu_lp_accel_mode+0x116>
        return -1;
 8007868:	f04f 33ff 	mov.w	r3, #4294967295
 800786c:	e00c      	b.n	8007888 <mpu_lp_accel_mode+0x130>
#endif
    st.chip_cfg.sensors = INV_XYZ_ACCEL;
 800786e:	4b08      	ldr	r3, [pc, #32]	; (8007890 <mpu_lp_accel_mode+0x138>)
 8007870:	2208      	movs	r2, #8
 8007872:	729a      	strb	r2, [r3, #10]
    st.chip_cfg.clk_src = 0;
 8007874:	4b06      	ldr	r3, [pc, #24]	; (8007890 <mpu_lp_accel_mode+0x138>)
 8007876:	2200      	movs	r2, #0
 8007878:	731a      	strb	r2, [r3, #12]
    st.chip_cfg.lp_accel_mode = 1;
 800787a:	4b05      	ldr	r3, [pc, #20]	; (8007890 <mpu_lp_accel_mode+0x138>)
 800787c:	2201      	movs	r2, #1
 800787e:	751a      	strb	r2, [r3, #20]
    mpu_configure_fifo(0);
 8007880:	2000      	movs	r0, #0
 8007882:	f000 fc6f 	bl	8008164 <mpu_configure_fifo>

    return 0;
 8007886:	2300      	movs	r3, #0
}
 8007888:	4618      	mov	r0, r3
 800788a:	3710      	adds	r7, #16
 800788c:	46bd      	mov	sp, r7
 800788e:	bd80      	pop	{r7, pc}
 8007890:	20000014 	.word	0x20000014

08007894 <mpu_get_temperature>:
 *  @param[out] data        Data in q16 format.
 *  @param[out] timestamp   Timestamp in milliseconds. Null if not needed.
 *  @return     0 if successful.
 */
int mpu_get_temperature(long *data, unsigned long *timestamp)
{
 8007894:	b590      	push	{r4, r7, lr}
 8007896:	b085      	sub	sp, #20
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
 800789c:	6039      	str	r1, [r7, #0]
    unsigned char tmp[2];
    short raw;

    if (!(st.chip_cfg.sensors))
 800789e:	4b2d      	ldr	r3, [pc, #180]	; (8007954 <mpu_get_temperature+0xc0>)
 80078a0:	7a9b      	ldrb	r3, [r3, #10]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	d102      	bne.n	80078ac <mpu_get_temperature+0x18>
        return -1;
 80078a6:	f04f 33ff 	mov.w	r3, #4294967295
 80078aa:	e04f      	b.n	800794c <mpu_get_temperature+0xb8>

    if (i2c_read(st.hw->addr, st.reg->temp, 2, tmp))
 80078ac:	4b29      	ldr	r3, [pc, #164]	; (8007954 <mpu_get_temperature+0xc0>)
 80078ae:	685b      	ldr	r3, [r3, #4]
 80078b0:	7818      	ldrb	r0, [r3, #0]
 80078b2:	4b28      	ldr	r3, [pc, #160]	; (8007954 <mpu_get_temperature+0xc0>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	7c19      	ldrb	r1, [r3, #16]
 80078b8:	f107 030c 	add.w	r3, r7, #12
 80078bc:	2202      	movs	r2, #2
 80078be:	f007 f94e 	bl	800eb5e <MPU9250_Read_Len>
 80078c2:	4603      	mov	r3, r0
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d002      	beq.n	80078ce <mpu_get_temperature+0x3a>
        return -1;
 80078c8:	f04f 33ff 	mov.w	r3, #4294967295
 80078cc:	e03e      	b.n	800794c <mpu_get_temperature+0xb8>
    raw = (tmp[0] << 8) | tmp[1];
 80078ce:	7b3b      	ldrb	r3, [r7, #12]
 80078d0:	021b      	lsls	r3, r3, #8
 80078d2:	b21a      	sxth	r2, r3
 80078d4:	7b7b      	ldrb	r3, [r7, #13]
 80078d6:	b21b      	sxth	r3, r3
 80078d8:	4313      	orrs	r3, r2
 80078da:	81fb      	strh	r3, [r7, #14]
    if (timestamp)
 80078dc:	683b      	ldr	r3, [r7, #0]
 80078de:	2b00      	cmp	r3, #0
 80078e0:	d002      	beq.n	80078e8 <mpu_get_temperature+0x54>
        get_ms(timestamp);
 80078e2:	6838      	ldr	r0, [r7, #0]
 80078e4:	f002 fe18 	bl	800a518 <mget_ms>

    data[0] = (long)((35 + ((raw - (float)st.hw->temp_offset) / st.hw->temp_sens)) * 65536L);
 80078e8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80078ec:	4618      	mov	r0, r3
 80078ee:	f7ff f841 	bl	8006974 <__aeabi_i2f>
 80078f2:	4604      	mov	r4, r0
 80078f4:	4b17      	ldr	r3, [pc, #92]	; (8007954 <mpu_get_temperature+0xc0>)
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80078fc:	4618      	mov	r0, r3
 80078fe:	f7ff f839 	bl	8006974 <__aeabi_i2f>
 8007902:	4603      	mov	r3, r0
 8007904:	4619      	mov	r1, r3
 8007906:	4620      	mov	r0, r4
 8007908:	f7fe ff7e 	bl	8006808 <__aeabi_fsub>
 800790c:	4603      	mov	r3, r0
 800790e:	461c      	mov	r4, r3
 8007910:	4b10      	ldr	r3, [pc, #64]	; (8007954 <mpu_get_temperature+0xc0>)
 8007912:	685b      	ldr	r3, [r3, #4]
 8007914:	88db      	ldrh	r3, [r3, #6]
 8007916:	4618      	mov	r0, r3
 8007918:	f7ff f82c 	bl	8006974 <__aeabi_i2f>
 800791c:	4603      	mov	r3, r0
 800791e:	4619      	mov	r1, r3
 8007920:	4620      	mov	r0, r4
 8007922:	f7ff f92f 	bl	8006b84 <__aeabi_fdiv>
 8007926:	4603      	mov	r3, r0
 8007928:	490b      	ldr	r1, [pc, #44]	; (8007958 <mpu_get_temperature+0xc4>)
 800792a:	4618      	mov	r0, r3
 800792c:	f7fe ff6e 	bl	800680c <__addsf3>
 8007930:	4603      	mov	r3, r0
 8007932:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 8007936:	4618      	mov	r0, r3
 8007938:	f7ff f870 	bl	8006a1c <__aeabi_fmul>
 800793c:	4603      	mov	r3, r0
 800793e:	4618      	mov	r0, r3
 8007940:	f7ff fa48 	bl	8006dd4 <__aeabi_f2iz>
 8007944:	4602      	mov	r2, r0
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	601a      	str	r2, [r3, #0]
    return 0;
 800794a:	2300      	movs	r3, #0
}
 800794c:	4618      	mov	r0, r3
 800794e:	3714      	adds	r7, #20
 8007950:	46bd      	mov	sp, r7
 8007952:	bd90      	pop	{r4, r7, pc}
 8007954:	20000014 	.word	0x20000014
 8007958:	420c0000 	.word	0x420c0000

0800795c <mpu_reset_fifo>:
/**
 *  @brief  Reset FIFO read/write pointers.
 *  @return 0 if successful.
 */
int mpu_reset_fifo(void)
{
 800795c:	b580      	push	{r7, lr}
 800795e:	b082      	sub	sp, #8
 8007960:	af00      	add	r7, sp, #0
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8007962:	4b7e      	ldr	r3, [pc, #504]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007964:	7a9b      	ldrb	r3, [r3, #10]
 8007966:	2b00      	cmp	r3, #0
 8007968:	d102      	bne.n	8007970 <mpu_reset_fifo+0x14>
        return -1;
 800796a:	f04f 33ff 	mov.w	r3, #4294967295
 800796e:	e0f1      	b.n	8007b54 <mpu_reset_fifo+0x1f8>

    data = 0;
 8007970:	2300      	movs	r3, #0
 8007972:	71fb      	strb	r3, [r7, #7]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8007974:	4b79      	ldr	r3, [pc, #484]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	7818      	ldrb	r0, [r3, #0]
 800797a:	4b78      	ldr	r3, [pc, #480]	; (8007b5c <mpu_reset_fifo+0x200>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	7c59      	ldrb	r1, [r3, #17]
 8007980:	1dfb      	adds	r3, r7, #7
 8007982:	2201      	movs	r2, #1
 8007984:	f007 f93d 	bl	800ec02 <MPU9250_Write_Len>
 8007988:	4603      	mov	r3, r0
 800798a:	2b00      	cmp	r3, #0
 800798c:	d002      	beq.n	8007994 <mpu_reset_fifo+0x38>
        return -1;
 800798e:	f04f 33ff 	mov.w	r3, #4294967295
 8007992:	e0df      	b.n	8007b54 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8007994:	4b71      	ldr	r3, [pc, #452]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007996:	685b      	ldr	r3, [r3, #4]
 8007998:	7818      	ldrb	r0, [r3, #0]
 800799a:	4b70      	ldr	r3, [pc, #448]	; (8007b5c <mpu_reset_fifo+0x200>)
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	7959      	ldrb	r1, [r3, #5]
 80079a0:	1dfb      	adds	r3, r7, #7
 80079a2:	2201      	movs	r2, #1
 80079a4:	f007 f92d 	bl	800ec02 <MPU9250_Write_Len>
 80079a8:	4603      	mov	r3, r0
 80079aa:	2b00      	cmp	r3, #0
 80079ac:	d002      	beq.n	80079b4 <mpu_reset_fifo+0x58>
        return -1;
 80079ae:	f04f 33ff 	mov.w	r3, #4294967295
 80079b2:	e0cf      	b.n	8007b54 <mpu_reset_fifo+0x1f8>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80079b4:	4b69      	ldr	r3, [pc, #420]	; (8007b5c <mpu_reset_fifo+0x200>)
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	7818      	ldrb	r0, [r3, #0]
 80079ba:	4b68      	ldr	r3, [pc, #416]	; (8007b5c <mpu_reset_fifo+0x200>)
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	7919      	ldrb	r1, [r3, #4]
 80079c0:	1dfb      	adds	r3, r7, #7
 80079c2:	2201      	movs	r2, #1
 80079c4:	f007 f91d 	bl	800ec02 <MPU9250_Write_Len>
 80079c8:	4603      	mov	r3, r0
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d002      	beq.n	80079d4 <mpu_reset_fifo+0x78>
        return -1;
 80079ce:	f04f 33ff 	mov.w	r3, #4294967295
 80079d2:	e0bf      	b.n	8007b54 <mpu_reset_fifo+0x1f8>

    if (st.chip_cfg.dmp_on) {
 80079d4:	4b61      	ldr	r3, [pc, #388]	; (8007b5c <mpu_reset_fifo+0x200>)
 80079d6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d05c      	beq.n	8007a98 <mpu_reset_fifo+0x13c>
        data = BIT_FIFO_RST | BIT_DMP_RST;
 80079de:	230c      	movs	r3, #12
 80079e0:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 80079e2:	4b5e      	ldr	r3, [pc, #376]	; (8007b5c <mpu_reset_fifo+0x200>)
 80079e4:	685b      	ldr	r3, [r3, #4]
 80079e6:	7818      	ldrb	r0, [r3, #0]
 80079e8:	4b5c      	ldr	r3, [pc, #368]	; (8007b5c <mpu_reset_fifo+0x200>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	7919      	ldrb	r1, [r3, #4]
 80079ee:	1dfb      	adds	r3, r7, #7
 80079f0:	2201      	movs	r2, #1
 80079f2:	f007 f906 	bl	800ec02 <MPU9250_Write_Len>
 80079f6:	4603      	mov	r3, r0
 80079f8:	2b00      	cmp	r3, #0
 80079fa:	d002      	beq.n	8007a02 <mpu_reset_fifo+0xa6>
            return -1;
 80079fc:	f04f 33ff 	mov.w	r3, #4294967295
 8007a00:	e0a8      	b.n	8007b54 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 8007a02:	2032      	movs	r0, #50	; 0x32
 8007a04:	f009 fe30 	bl	8011668 <delay_ms>
        data = BIT_DMP_EN | BIT_FIFO_EN;
 8007a08:	23c0      	movs	r3, #192	; 0xc0
 8007a0a:	71fb      	strb	r3, [r7, #7]
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 8007a0c:	4b53      	ldr	r3, [pc, #332]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007a0e:	7a9b      	ldrb	r3, [r3, #10]
 8007a10:	f003 0301 	and.w	r3, r3, #1
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d004      	beq.n	8007a22 <mpu_reset_fifo+0xc6>
            data |= BIT_AUX_IF_EN;
 8007a18:	79fb      	ldrb	r3, [r7, #7]
 8007a1a:	f043 0320 	orr.w	r3, r3, #32
 8007a1e:	b2db      	uxtb	r3, r3
 8007a20:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8007a22:	4b4e      	ldr	r3, [pc, #312]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	7818      	ldrb	r0, [r3, #0]
 8007a28:	4b4c      	ldr	r3, [pc, #304]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	7919      	ldrb	r1, [r3, #4]
 8007a2e:	1dfb      	adds	r3, r7, #7
 8007a30:	2201      	movs	r2, #1
 8007a32:	f007 f8e6 	bl	800ec02 <MPU9250_Write_Len>
 8007a36:	4603      	mov	r3, r0
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d002      	beq.n	8007a42 <mpu_reset_fifo+0xe6>
            return -1;
 8007a3c:	f04f 33ff 	mov.w	r3, #4294967295
 8007a40:	e088      	b.n	8007b54 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.int_enable)
 8007a42:	4b46      	ldr	r3, [pc, #280]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007a44:	7c5b      	ldrb	r3, [r3, #17]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d002      	beq.n	8007a50 <mpu_reset_fifo+0xf4>
            data = BIT_DMP_INT_EN;
 8007a4a:	2302      	movs	r3, #2
 8007a4c:	71fb      	strb	r3, [r7, #7]
 8007a4e:	e001      	b.n	8007a54 <mpu_reset_fifo+0xf8>
        else
            data = 0;
 8007a50:	2300      	movs	r3, #0
 8007a52:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8007a54:	4b41      	ldr	r3, [pc, #260]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007a56:	685b      	ldr	r3, [r3, #4]
 8007a58:	7818      	ldrb	r0, [r3, #0]
 8007a5a:	4b40      	ldr	r3, [pc, #256]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	7c59      	ldrb	r1, [r3, #17]
 8007a60:	1dfb      	adds	r3, r7, #7
 8007a62:	2201      	movs	r2, #1
 8007a64:	f007 f8cd 	bl	800ec02 <MPU9250_Write_Len>
 8007a68:	4603      	mov	r3, r0
 8007a6a:	2b00      	cmp	r3, #0
 8007a6c:	d002      	beq.n	8007a74 <mpu_reset_fifo+0x118>
            return -1;
 8007a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8007a72:	e06f      	b.n	8007b54 <mpu_reset_fifo+0x1f8>
        data = 0;
 8007a74:	2300      	movs	r3, #0
 8007a76:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &data))
 8007a78:	4b38      	ldr	r3, [pc, #224]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007a7a:	685b      	ldr	r3, [r3, #4]
 8007a7c:	7818      	ldrb	r0, [r3, #0]
 8007a7e:	4b37      	ldr	r3, [pc, #220]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	7959      	ldrb	r1, [r3, #5]
 8007a84:	1dfb      	adds	r3, r7, #7
 8007a86:	2201      	movs	r2, #1
 8007a88:	f007 f8bb 	bl	800ec02 <MPU9250_Write_Len>
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	2b00      	cmp	r3, #0
 8007a90:	d05f      	beq.n	8007b52 <mpu_reset_fifo+0x1f6>
            return -1;
 8007a92:	f04f 33ff 	mov.w	r3, #4294967295
 8007a96:	e05d      	b.n	8007b54 <mpu_reset_fifo+0x1f8>
    } else {
        data = BIT_FIFO_RST;
 8007a98:	2304      	movs	r3, #4
 8007a9a:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8007a9c:	4b2f      	ldr	r3, [pc, #188]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007a9e:	685b      	ldr	r3, [r3, #4]
 8007aa0:	7818      	ldrb	r0, [r3, #0]
 8007aa2:	4b2e      	ldr	r3, [pc, #184]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	7919      	ldrb	r1, [r3, #4]
 8007aa8:	1dfb      	adds	r3, r7, #7
 8007aaa:	2201      	movs	r2, #1
 8007aac:	f007 f8a9 	bl	800ec02 <MPU9250_Write_Len>
 8007ab0:	4603      	mov	r3, r0
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	d002      	beq.n	8007abc <mpu_reset_fifo+0x160>
            return -1;
 8007ab6:	f04f 33ff 	mov.w	r3, #4294967295
 8007aba:	e04b      	b.n	8007b54 <mpu_reset_fifo+0x1f8>
        if (st.chip_cfg.bypass_mode || !(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 8007abc:	4b27      	ldr	r3, [pc, #156]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007abe:	7c9b      	ldrb	r3, [r3, #18]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d105      	bne.n	8007ad0 <mpu_reset_fifo+0x174>
 8007ac4:	4b25      	ldr	r3, [pc, #148]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007ac6:	7a9b      	ldrb	r3, [r3, #10]
 8007ac8:	f003 0301 	and.w	r3, r3, #1
 8007acc:	2b00      	cmp	r3, #0
 8007ace:	d102      	bne.n	8007ad6 <mpu_reset_fifo+0x17a>
            data = BIT_FIFO_EN;
 8007ad0:	2340      	movs	r3, #64	; 0x40
 8007ad2:	71fb      	strb	r3, [r7, #7]
 8007ad4:	e001      	b.n	8007ada <mpu_reset_fifo+0x17e>
        else
            data = BIT_FIFO_EN | BIT_AUX_IF_EN;
 8007ad6:	2360      	movs	r3, #96	; 0x60
 8007ad8:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &data))
 8007ada:	4b20      	ldr	r3, [pc, #128]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007adc:	685b      	ldr	r3, [r3, #4]
 8007ade:	7818      	ldrb	r0, [r3, #0]
 8007ae0:	4b1e      	ldr	r3, [pc, #120]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	7919      	ldrb	r1, [r3, #4]
 8007ae6:	1dfb      	adds	r3, r7, #7
 8007ae8:	2201      	movs	r2, #1
 8007aea:	f007 f88a 	bl	800ec02 <MPU9250_Write_Len>
 8007aee:	4603      	mov	r3, r0
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d002      	beq.n	8007afa <mpu_reset_fifo+0x19e>
            return -1;
 8007af4:	f04f 33ff 	mov.w	r3, #4294967295
 8007af8:	e02c      	b.n	8007b54 <mpu_reset_fifo+0x1f8>
        delay_ms(50);
 8007afa:	2032      	movs	r0, #50	; 0x32
 8007afc:	f009 fdb4 	bl	8011668 <delay_ms>
        if (st.chip_cfg.int_enable)
 8007b00:	4b16      	ldr	r3, [pc, #88]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007b02:	7c5b      	ldrb	r3, [r3, #17]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d002      	beq.n	8007b0e <mpu_reset_fifo+0x1b2>
            data = BIT_DATA_RDY_EN;
 8007b08:	2301      	movs	r3, #1
 8007b0a:	71fb      	strb	r3, [r7, #7]
 8007b0c:	e001      	b.n	8007b12 <mpu_reset_fifo+0x1b6>
        else
            data = 0;
 8007b0e:	2300      	movs	r3, #0
 8007b10:	71fb      	strb	r3, [r7, #7]
        if (i2c_write(st.hw->addr, st.reg->int_enable, 1, &data))
 8007b12:	4b12      	ldr	r3, [pc, #72]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007b14:	685b      	ldr	r3, [r3, #4]
 8007b16:	7818      	ldrb	r0, [r3, #0]
 8007b18:	4b10      	ldr	r3, [pc, #64]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	7c59      	ldrb	r1, [r3, #17]
 8007b1e:	1dfb      	adds	r3, r7, #7
 8007b20:	2201      	movs	r2, #1
 8007b22:	f007 f86e 	bl	800ec02 <MPU9250_Write_Len>
 8007b26:	4603      	mov	r3, r0
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	d002      	beq.n	8007b32 <mpu_reset_fifo+0x1d6>
            return -1;
 8007b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8007b30:	e010      	b.n	8007b54 <mpu_reset_fifo+0x1f8>
        if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, &st.chip_cfg.fifo_enable))
 8007b32:	4b0a      	ldr	r3, [pc, #40]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007b34:	685b      	ldr	r3, [r3, #4]
 8007b36:	7818      	ldrb	r0, [r3, #0]
 8007b38:	4b08      	ldr	r3, [pc, #32]	; (8007b5c <mpu_reset_fifo+0x200>)
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	7959      	ldrb	r1, [r3, #5]
 8007b3e:	4b08      	ldr	r3, [pc, #32]	; (8007b60 <mpu_reset_fifo+0x204>)
 8007b40:	2201      	movs	r2, #1
 8007b42:	f007 f85e 	bl	800ec02 <MPU9250_Write_Len>
 8007b46:	4603      	mov	r3, r0
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d002      	beq.n	8007b52 <mpu_reset_fifo+0x1f6>
            return -1;
 8007b4c:	f04f 33ff 	mov.w	r3, #4294967295
 8007b50:	e000      	b.n	8007b54 <mpu_reset_fifo+0x1f8>
    }
    return 0;
 8007b52:	2300      	movs	r3, #0
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	3708      	adds	r7, #8
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bd80      	pop	{r7, pc}
 8007b5c:	20000014 	.word	0x20000014
 8007b60:	20000024 	.word	0x20000024

08007b64 <mpu_get_gyro_fsr>:
 *  @brief      Get the gyro full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_gyro_fsr(unsigned short *fsr)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b083      	sub	sp, #12
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8007b6c:	4b16      	ldr	r3, [pc, #88]	; (8007bc8 <mpu_get_gyro_fsr+0x64>)
 8007b6e:	7a1b      	ldrb	r3, [r3, #8]
 8007b70:	2b03      	cmp	r3, #3
 8007b72:	d81e      	bhi.n	8007bb2 <mpu_get_gyro_fsr+0x4e>
 8007b74:	a201      	add	r2, pc, #4	; (adr r2, 8007b7c <mpu_get_gyro_fsr+0x18>)
 8007b76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007b7a:	bf00      	nop
 8007b7c:	08007b8d 	.word	0x08007b8d
 8007b80:	08007b95 	.word	0x08007b95
 8007b84:	08007b9f 	.word	0x08007b9f
 8007b88:	08007ba9 	.word	0x08007ba9
    case INV_FSR_250DPS:
        fsr[0] = 250;
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	22fa      	movs	r2, #250	; 0xfa
 8007b90:	801a      	strh	r2, [r3, #0]
        break;
 8007b92:	e012      	b.n	8007bba <mpu_get_gyro_fsr+0x56>
    case INV_FSR_500DPS:
        fsr[0] = 500;
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8007b9a:	801a      	strh	r2, [r3, #0]
        break;
 8007b9c:	e00d      	b.n	8007bba <mpu_get_gyro_fsr+0x56>
    case INV_FSR_1000DPS:
        fsr[0] = 1000;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007ba4:	801a      	strh	r2, [r3, #0]
        break;
 8007ba6:	e008      	b.n	8007bba <mpu_get_gyro_fsr+0x56>
    case INV_FSR_2000DPS:
        fsr[0] = 2000;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8007bae:	801a      	strh	r2, [r3, #0]
        break;
 8007bb0:	e003      	b.n	8007bba <mpu_get_gyro_fsr+0x56>
    default:
        fsr[0] = 0;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	2200      	movs	r2, #0
 8007bb6:	801a      	strh	r2, [r3, #0]
        break;
 8007bb8:	bf00      	nop
    }
    return 0;
 8007bba:	2300      	movs	r3, #0
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	370c      	adds	r7, #12
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	bc80      	pop	{r7}
 8007bc4:	4770      	bx	lr
 8007bc6:	bf00      	nop
 8007bc8:	20000014 	.word	0x20000014

08007bcc <mpu_set_gyro_fsr>:
 *  @brief      Set the gyro full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_gyro_fsr(unsigned short fsr)
{
 8007bcc:	b580      	push	{r7, lr}
 8007bce:	b084      	sub	sp, #16
 8007bd0:	af00      	add	r7, sp, #0
 8007bd2:	4603      	mov	r3, r0
 8007bd4:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8007bd6:	4b26      	ldr	r3, [pc, #152]	; (8007c70 <mpu_set_gyro_fsr+0xa4>)
 8007bd8:	7a9b      	ldrb	r3, [r3, #10]
 8007bda:	2b00      	cmp	r3, #0
 8007bdc:	d102      	bne.n	8007be4 <mpu_set_gyro_fsr+0x18>
        return -1;
 8007bde:	f04f 33ff 	mov.w	r3, #4294967295
 8007be2:	e041      	b.n	8007c68 <mpu_set_gyro_fsr+0x9c>

    switch (fsr) {
 8007be4:	88fb      	ldrh	r3, [r7, #6]
 8007be6:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007bea:	d017      	beq.n	8007c1c <mpu_set_gyro_fsr+0x50>
 8007bec:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8007bf0:	dc17      	bgt.n	8007c22 <mpu_set_gyro_fsr+0x56>
 8007bf2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007bf6:	d00e      	beq.n	8007c16 <mpu_set_gyro_fsr+0x4a>
 8007bf8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007bfc:	dc11      	bgt.n	8007c22 <mpu_set_gyro_fsr+0x56>
 8007bfe:	2bfa      	cmp	r3, #250	; 0xfa
 8007c00:	d003      	beq.n	8007c0a <mpu_set_gyro_fsr+0x3e>
 8007c02:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8007c06:	d003      	beq.n	8007c10 <mpu_set_gyro_fsr+0x44>
 8007c08:	e00b      	b.n	8007c22 <mpu_set_gyro_fsr+0x56>
    case 250:
        data = INV_FSR_250DPS << 3;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	73fb      	strb	r3, [r7, #15]
        break;
 8007c0e:	e00b      	b.n	8007c28 <mpu_set_gyro_fsr+0x5c>
    case 500:
        data = INV_FSR_500DPS << 3;
 8007c10:	2308      	movs	r3, #8
 8007c12:	73fb      	strb	r3, [r7, #15]
        break;
 8007c14:	e008      	b.n	8007c28 <mpu_set_gyro_fsr+0x5c>
    case 1000:
        data = INV_FSR_1000DPS << 3;
 8007c16:	2310      	movs	r3, #16
 8007c18:	73fb      	strb	r3, [r7, #15]
        break;
 8007c1a:	e005      	b.n	8007c28 <mpu_set_gyro_fsr+0x5c>
    case 2000:
        data = INV_FSR_2000DPS << 3;
 8007c1c:	2318      	movs	r3, #24
 8007c1e:	73fb      	strb	r3, [r7, #15]
        break;
 8007c20:	e002      	b.n	8007c28 <mpu_set_gyro_fsr+0x5c>
    default:
        return -1;
 8007c22:	f04f 33ff 	mov.w	r3, #4294967295
 8007c26:	e01f      	b.n	8007c68 <mpu_set_gyro_fsr+0x9c>
    }

    if (st.chip_cfg.gyro_fsr == (data >> 3))
 8007c28:	4b11      	ldr	r3, [pc, #68]	; (8007c70 <mpu_set_gyro_fsr+0xa4>)
 8007c2a:	7a1a      	ldrb	r2, [r3, #8]
 8007c2c:	7bfb      	ldrb	r3, [r7, #15]
 8007c2e:	08db      	lsrs	r3, r3, #3
 8007c30:	b2db      	uxtb	r3, r3
 8007c32:	429a      	cmp	r2, r3
 8007c34:	d101      	bne.n	8007c3a <mpu_set_gyro_fsr+0x6e>
        return 0;
 8007c36:	2300      	movs	r3, #0
 8007c38:	e016      	b.n	8007c68 <mpu_set_gyro_fsr+0x9c>
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, &data))
 8007c3a:	4b0d      	ldr	r3, [pc, #52]	; (8007c70 <mpu_set_gyro_fsr+0xa4>)
 8007c3c:	685b      	ldr	r3, [r3, #4]
 8007c3e:	7818      	ldrb	r0, [r3, #0]
 8007c40:	4b0b      	ldr	r3, [pc, #44]	; (8007c70 <mpu_set_gyro_fsr+0xa4>)
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	7999      	ldrb	r1, [r3, #6]
 8007c46:	f107 030f 	add.w	r3, r7, #15
 8007c4a:	2201      	movs	r2, #1
 8007c4c:	f006 ffd9 	bl	800ec02 <MPU9250_Write_Len>
 8007c50:	4603      	mov	r3, r0
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d002      	beq.n	8007c5c <mpu_set_gyro_fsr+0x90>
        return -1;
 8007c56:	f04f 33ff 	mov.w	r3, #4294967295
 8007c5a:	e005      	b.n	8007c68 <mpu_set_gyro_fsr+0x9c>
    st.chip_cfg.gyro_fsr = data >> 3;
 8007c5c:	7bfb      	ldrb	r3, [r7, #15]
 8007c5e:	08db      	lsrs	r3, r3, #3
 8007c60:	b2da      	uxtb	r2, r3
 8007c62:	4b03      	ldr	r3, [pc, #12]	; (8007c70 <mpu_set_gyro_fsr+0xa4>)
 8007c64:	721a      	strb	r2, [r3, #8]
    return 0;
 8007c66:	2300      	movs	r3, #0
}
 8007c68:	4618      	mov	r0, r3
 8007c6a:	3710      	adds	r7, #16
 8007c6c:	46bd      	mov	sp, r7
 8007c6e:	bd80      	pop	{r7, pc}
 8007c70:	20000014 	.word	0x20000014

08007c74 <mpu_get_accel_fsr>:
 *  @brief      Get the accel full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_accel_fsr(unsigned char *fsr)
{
 8007c74:	b480      	push	{r7}
 8007c76:	b083      	sub	sp, #12
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 8007c7c:	4b19      	ldr	r3, [pc, #100]	; (8007ce4 <mpu_get_accel_fsr+0x70>)
 8007c7e:	7a5b      	ldrb	r3, [r3, #9]
 8007c80:	2b03      	cmp	r3, #3
 8007c82:	d81b      	bhi.n	8007cbc <mpu_get_accel_fsr+0x48>
 8007c84:	a201      	add	r2, pc, #4	; (adr r2, 8007c8c <mpu_get_accel_fsr+0x18>)
 8007c86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c8a:	bf00      	nop
 8007c8c:	08007c9d 	.word	0x08007c9d
 8007c90:	08007ca5 	.word	0x08007ca5
 8007c94:	08007cad 	.word	0x08007cad
 8007c98:	08007cb5 	.word	0x08007cb5
    case INV_FSR_2G:
        fsr[0] = 2;
 8007c9c:	687b      	ldr	r3, [r7, #4]
 8007c9e:	2202      	movs	r2, #2
 8007ca0:	701a      	strb	r2, [r3, #0]
        break;
 8007ca2:	e00e      	b.n	8007cc2 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_4G:
        fsr[0] = 4;
 8007ca4:	687b      	ldr	r3, [r7, #4]
 8007ca6:	2204      	movs	r2, #4
 8007ca8:	701a      	strb	r2, [r3, #0]
        break;
 8007caa:	e00a      	b.n	8007cc2 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_8G:
        fsr[0] = 8;
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	2208      	movs	r2, #8
 8007cb0:	701a      	strb	r2, [r3, #0]
        break;
 8007cb2:	e006      	b.n	8007cc2 <mpu_get_accel_fsr+0x4e>
    case INV_FSR_16G:
        fsr[0] = 16;
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2210      	movs	r2, #16
 8007cb8:	701a      	strb	r2, [r3, #0]
        break;
 8007cba:	e002      	b.n	8007cc2 <mpu_get_accel_fsr+0x4e>
    default:
        return -1;
 8007cbc:	f04f 33ff 	mov.w	r3, #4294967295
 8007cc0:	e00a      	b.n	8007cd8 <mpu_get_accel_fsr+0x64>
    }
    if (st.chip_cfg.accel_half)
 8007cc2:	4b08      	ldr	r3, [pc, #32]	; (8007ce4 <mpu_get_accel_fsr+0x70>)
 8007cc4:	7cdb      	ldrb	r3, [r3, #19]
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d005      	beq.n	8007cd6 <mpu_get_accel_fsr+0x62>
        fsr[0] <<= 1;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	781b      	ldrb	r3, [r3, #0]
 8007cce:	005b      	lsls	r3, r3, #1
 8007cd0:	b2da      	uxtb	r2, r3
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	701a      	strb	r2, [r3, #0]
    return 0;
 8007cd6:	2300      	movs	r3, #0
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	370c      	adds	r7, #12
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	bc80      	pop	{r7}
 8007ce0:	4770      	bx	lr
 8007ce2:	bf00      	nop
 8007ce4:	20000014 	.word	0x20000014

08007ce8 <mpu_set_accel_fsr>:
 *  @brief      Set the accel full-scale range.
 *  @param[in]  fsr Desired full-scale range.
 *  @return     0 if successful.
 */
int mpu_set_accel_fsr(unsigned char fsr)
{
 8007ce8:	b580      	push	{r7, lr}
 8007cea:	b084      	sub	sp, #16
 8007cec:	af00      	add	r7, sp, #0
 8007cee:	4603      	mov	r3, r0
 8007cf0:	71fb      	strb	r3, [r7, #7]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8007cf2:	4b30      	ldr	r3, [pc, #192]	; (8007db4 <mpu_set_accel_fsr+0xcc>)
 8007cf4:	7a9b      	ldrb	r3, [r3, #10]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d102      	bne.n	8007d00 <mpu_set_accel_fsr+0x18>
        return -1;
 8007cfa:	f04f 33ff 	mov.w	r3, #4294967295
 8007cfe:	e054      	b.n	8007daa <mpu_set_accel_fsr+0xc2>

    switch (fsr) {
 8007d00:	79fb      	ldrb	r3, [r7, #7]
 8007d02:	3b02      	subs	r3, #2
 8007d04:	2b0e      	cmp	r3, #14
 8007d06:	d82d      	bhi.n	8007d64 <mpu_set_accel_fsr+0x7c>
 8007d08:	a201      	add	r2, pc, #4	; (adr r2, 8007d10 <mpu_set_accel_fsr+0x28>)
 8007d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d0e:	bf00      	nop
 8007d10:	08007d4d 	.word	0x08007d4d
 8007d14:	08007d65 	.word	0x08007d65
 8007d18:	08007d53 	.word	0x08007d53
 8007d1c:	08007d65 	.word	0x08007d65
 8007d20:	08007d65 	.word	0x08007d65
 8007d24:	08007d65 	.word	0x08007d65
 8007d28:	08007d59 	.word	0x08007d59
 8007d2c:	08007d65 	.word	0x08007d65
 8007d30:	08007d65 	.word	0x08007d65
 8007d34:	08007d65 	.word	0x08007d65
 8007d38:	08007d65 	.word	0x08007d65
 8007d3c:	08007d65 	.word	0x08007d65
 8007d40:	08007d65 	.word	0x08007d65
 8007d44:	08007d65 	.word	0x08007d65
 8007d48:	08007d5f 	.word	0x08007d5f
    case 2:
        data = INV_FSR_2G << 3;
 8007d4c:	2300      	movs	r3, #0
 8007d4e:	73fb      	strb	r3, [r7, #15]
        break;
 8007d50:	e00b      	b.n	8007d6a <mpu_set_accel_fsr+0x82>
    case 4:
        data = INV_FSR_4G << 3;
 8007d52:	2308      	movs	r3, #8
 8007d54:	73fb      	strb	r3, [r7, #15]
        break;
 8007d56:	e008      	b.n	8007d6a <mpu_set_accel_fsr+0x82>
    case 8:
        data = INV_FSR_8G << 3;
 8007d58:	2310      	movs	r3, #16
 8007d5a:	73fb      	strb	r3, [r7, #15]
        break;
 8007d5c:	e005      	b.n	8007d6a <mpu_set_accel_fsr+0x82>
    case 16:
        data = INV_FSR_16G << 3;
 8007d5e:	2318      	movs	r3, #24
 8007d60:	73fb      	strb	r3, [r7, #15]
        break;
 8007d62:	e002      	b.n	8007d6a <mpu_set_accel_fsr+0x82>
    default:
        return -1;
 8007d64:	f04f 33ff 	mov.w	r3, #4294967295
 8007d68:	e01f      	b.n	8007daa <mpu_set_accel_fsr+0xc2>
    }

    if (st.chip_cfg.accel_fsr == (data >> 3))
 8007d6a:	4b12      	ldr	r3, [pc, #72]	; (8007db4 <mpu_set_accel_fsr+0xcc>)
 8007d6c:	7a5a      	ldrb	r2, [r3, #9]
 8007d6e:	7bfb      	ldrb	r3, [r7, #15]
 8007d70:	08db      	lsrs	r3, r3, #3
 8007d72:	b2db      	uxtb	r3, r3
 8007d74:	429a      	cmp	r2, r3
 8007d76:	d101      	bne.n	8007d7c <mpu_set_accel_fsr+0x94>
        return 0;
 8007d78:	2300      	movs	r3, #0
 8007d7a:	e016      	b.n	8007daa <mpu_set_accel_fsr+0xc2>
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, &data))
 8007d7c:	4b0d      	ldr	r3, [pc, #52]	; (8007db4 <mpu_set_accel_fsr+0xcc>)
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	7818      	ldrb	r0, [r3, #0]
 8007d82:	4b0c      	ldr	r3, [pc, #48]	; (8007db4 <mpu_set_accel_fsr+0xcc>)
 8007d84:	681b      	ldr	r3, [r3, #0]
 8007d86:	79d9      	ldrb	r1, [r3, #7]
 8007d88:	f107 030f 	add.w	r3, r7, #15
 8007d8c:	2201      	movs	r2, #1
 8007d8e:	f006 ff38 	bl	800ec02 <MPU9250_Write_Len>
 8007d92:	4603      	mov	r3, r0
 8007d94:	2b00      	cmp	r3, #0
 8007d96:	d002      	beq.n	8007d9e <mpu_set_accel_fsr+0xb6>
        return -1;
 8007d98:	f04f 33ff 	mov.w	r3, #4294967295
 8007d9c:	e005      	b.n	8007daa <mpu_set_accel_fsr+0xc2>
    st.chip_cfg.accel_fsr = data >> 3;
 8007d9e:	7bfb      	ldrb	r3, [r7, #15]
 8007da0:	08db      	lsrs	r3, r3, #3
 8007da2:	b2da      	uxtb	r2, r3
 8007da4:	4b03      	ldr	r3, [pc, #12]	; (8007db4 <mpu_set_accel_fsr+0xcc>)
 8007da6:	725a      	strb	r2, [r3, #9]
    return 0;
 8007da8:	2300      	movs	r3, #0
}
 8007daa:	4618      	mov	r0, r3
 8007dac:	3710      	adds	r7, #16
 8007dae:	46bd      	mov	sp, r7
 8007db0:	bd80      	pop	{r7, pc}
 8007db2:	bf00      	nop
 8007db4:	20000014 	.word	0x20000014

08007db8 <mpu_get_lpf>:
 *  @brief      Get the current DLPF setting.
 *  @param[out] lpf Current LPF setting.
 *  0 if successful.
 */
int mpu_get_lpf(unsigned short *lpf)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b083      	sub	sp, #12
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.lpf) {
 8007dc0:	4b1a      	ldr	r3, [pc, #104]	; (8007e2c <mpu_get_lpf+0x74>)
 8007dc2:	7adb      	ldrb	r3, [r3, #11]
 8007dc4:	3b01      	subs	r3, #1
 8007dc6:	2b05      	cmp	r3, #5
 8007dc8:	d826      	bhi.n	8007e18 <mpu_get_lpf+0x60>
 8007dca:	a201      	add	r2, pc, #4	; (adr r2, 8007dd0 <mpu_get_lpf+0x18>)
 8007dcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dd0:	08007de9 	.word	0x08007de9
 8007dd4:	08007df1 	.word	0x08007df1
 8007dd8:	08007df9 	.word	0x08007df9
 8007ddc:	08007e01 	.word	0x08007e01
 8007de0:	08007e09 	.word	0x08007e09
 8007de4:	08007e11 	.word	0x08007e11
    case INV_FILTER_188HZ:
        lpf[0] = 188;
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	22bc      	movs	r2, #188	; 0xbc
 8007dec:	801a      	strh	r2, [r3, #0]
        break;
 8007dee:	e017      	b.n	8007e20 <mpu_get_lpf+0x68>
    case INV_FILTER_98HZ:
        lpf[0] = 98;
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	2262      	movs	r2, #98	; 0x62
 8007df4:	801a      	strh	r2, [r3, #0]
        break;
 8007df6:	e013      	b.n	8007e20 <mpu_get_lpf+0x68>
    case INV_FILTER_42HZ:
        lpf[0] = 42;
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	222a      	movs	r2, #42	; 0x2a
 8007dfc:	801a      	strh	r2, [r3, #0]
        break;
 8007dfe:	e00f      	b.n	8007e20 <mpu_get_lpf+0x68>
    case INV_FILTER_20HZ:
        lpf[0] = 20;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	2214      	movs	r2, #20
 8007e04:	801a      	strh	r2, [r3, #0]
        break;
 8007e06:	e00b      	b.n	8007e20 <mpu_get_lpf+0x68>
    case INV_FILTER_10HZ:
        lpf[0] = 10;
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	220a      	movs	r2, #10
 8007e0c:	801a      	strh	r2, [r3, #0]
        break;
 8007e0e:	e007      	b.n	8007e20 <mpu_get_lpf+0x68>
    case INV_FILTER_5HZ:
        lpf[0] = 5;
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2205      	movs	r2, #5
 8007e14:	801a      	strh	r2, [r3, #0]
        break;
 8007e16:	e003      	b.n	8007e20 <mpu_get_lpf+0x68>
    case INV_FILTER_256HZ_NOLPF2:
    case INV_FILTER_2100HZ_NOLPF:
    default:
        lpf[0] = 0;
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	2200      	movs	r2, #0
 8007e1c:	801a      	strh	r2, [r3, #0]
        break;
 8007e1e:	bf00      	nop
    }
    return 0;
 8007e20:	2300      	movs	r3, #0
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	370c      	adds	r7, #12
 8007e26:	46bd      	mov	sp, r7
 8007e28:	bc80      	pop	{r7}
 8007e2a:	4770      	bx	lr
 8007e2c:	20000014 	.word	0x20000014

08007e30 <mpu_set_lpf>:
 *  The following LPF settings are supported: 188, 98, 42, 20, 10, 5.
 *  @param[in]  lpf Desired LPF setting.
 *  @return     0 if successful.
 */
int mpu_set_lpf(unsigned short lpf)
{
 8007e30:	b580      	push	{r7, lr}
 8007e32:	b084      	sub	sp, #16
 8007e34:	af00      	add	r7, sp, #0
 8007e36:	4603      	mov	r3, r0
 8007e38:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8007e3a:	4b23      	ldr	r3, [pc, #140]	; (8007ec8 <mpu_set_lpf+0x98>)
 8007e3c:	7a9b      	ldrb	r3, [r3, #10]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d102      	bne.n	8007e48 <mpu_set_lpf+0x18>
        return -1;
 8007e42:	f04f 33ff 	mov.w	r3, #4294967295
 8007e46:	e03b      	b.n	8007ec0 <mpu_set_lpf+0x90>

    if (lpf >= 188)
 8007e48:	88fb      	ldrh	r3, [r7, #6]
 8007e4a:	2bbb      	cmp	r3, #187	; 0xbb
 8007e4c:	d902      	bls.n	8007e54 <mpu_set_lpf+0x24>
        data = INV_FILTER_188HZ;
 8007e4e:	2301      	movs	r3, #1
 8007e50:	73fb      	strb	r3, [r7, #15]
 8007e52:	e019      	b.n	8007e88 <mpu_set_lpf+0x58>
    else if (lpf >= 98)
 8007e54:	88fb      	ldrh	r3, [r7, #6]
 8007e56:	2b61      	cmp	r3, #97	; 0x61
 8007e58:	d902      	bls.n	8007e60 <mpu_set_lpf+0x30>
        data = INV_FILTER_98HZ;
 8007e5a:	2302      	movs	r3, #2
 8007e5c:	73fb      	strb	r3, [r7, #15]
 8007e5e:	e013      	b.n	8007e88 <mpu_set_lpf+0x58>
    else if (lpf >= 42)
 8007e60:	88fb      	ldrh	r3, [r7, #6]
 8007e62:	2b29      	cmp	r3, #41	; 0x29
 8007e64:	d902      	bls.n	8007e6c <mpu_set_lpf+0x3c>
        data = INV_FILTER_42HZ;
 8007e66:	2303      	movs	r3, #3
 8007e68:	73fb      	strb	r3, [r7, #15]
 8007e6a:	e00d      	b.n	8007e88 <mpu_set_lpf+0x58>
    else if (lpf >= 20)
 8007e6c:	88fb      	ldrh	r3, [r7, #6]
 8007e6e:	2b13      	cmp	r3, #19
 8007e70:	d902      	bls.n	8007e78 <mpu_set_lpf+0x48>
        data = INV_FILTER_20HZ;
 8007e72:	2304      	movs	r3, #4
 8007e74:	73fb      	strb	r3, [r7, #15]
 8007e76:	e007      	b.n	8007e88 <mpu_set_lpf+0x58>
    else if (lpf >= 10)
 8007e78:	88fb      	ldrh	r3, [r7, #6]
 8007e7a:	2b09      	cmp	r3, #9
 8007e7c:	d902      	bls.n	8007e84 <mpu_set_lpf+0x54>
        data = INV_FILTER_10HZ;
 8007e7e:	2305      	movs	r3, #5
 8007e80:	73fb      	strb	r3, [r7, #15]
 8007e82:	e001      	b.n	8007e88 <mpu_set_lpf+0x58>
    else
        data = INV_FILTER_5HZ;
 8007e84:	2306      	movs	r3, #6
 8007e86:	73fb      	strb	r3, [r7, #15]

    if (st.chip_cfg.lpf == data)
 8007e88:	4b0f      	ldr	r3, [pc, #60]	; (8007ec8 <mpu_set_lpf+0x98>)
 8007e8a:	7ada      	ldrb	r2, [r3, #11]
 8007e8c:	7bfb      	ldrb	r3, [r7, #15]
 8007e8e:	429a      	cmp	r2, r3
 8007e90:	d101      	bne.n	8007e96 <mpu_set_lpf+0x66>
        return 0;
 8007e92:	2300      	movs	r3, #0
 8007e94:	e014      	b.n	8007ec0 <mpu_set_lpf+0x90>
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, &data))
 8007e96:	4b0c      	ldr	r3, [pc, #48]	; (8007ec8 <mpu_set_lpf+0x98>)
 8007e98:	685b      	ldr	r3, [r3, #4]
 8007e9a:	7818      	ldrb	r0, [r3, #0]
 8007e9c:	4b0a      	ldr	r3, [pc, #40]	; (8007ec8 <mpu_set_lpf+0x98>)
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	7899      	ldrb	r1, [r3, #2]
 8007ea2:	f107 030f 	add.w	r3, r7, #15
 8007ea6:	2201      	movs	r2, #1
 8007ea8:	f006 feab 	bl	800ec02 <MPU9250_Write_Len>
 8007eac:	4603      	mov	r3, r0
 8007eae:	2b00      	cmp	r3, #0
 8007eb0:	d002      	beq.n	8007eb8 <mpu_set_lpf+0x88>
        return -1;
 8007eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8007eb6:	e003      	b.n	8007ec0 <mpu_set_lpf+0x90>
    st.chip_cfg.lpf = data;
 8007eb8:	7bfa      	ldrb	r2, [r7, #15]
 8007eba:	4b03      	ldr	r3, [pc, #12]	; (8007ec8 <mpu_set_lpf+0x98>)
 8007ebc:	72da      	strb	r2, [r3, #11]
    return 0;
 8007ebe:	2300      	movs	r3, #0
}
 8007ec0:	4618      	mov	r0, r3
 8007ec2:	3710      	adds	r7, #16
 8007ec4:	46bd      	mov	sp, r7
 8007ec6:	bd80      	pop	{r7, pc}
 8007ec8:	20000014 	.word	0x20000014

08007ecc <mpu_get_sample_rate>:
 *  @brief      Get sampling rate.
 *  @param[out] rate    Current sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_get_sample_rate(unsigned short *rate)
{
 8007ecc:	b480      	push	{r7}
 8007ece:	b083      	sub	sp, #12
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
    if (st.chip_cfg.dmp_on)
 8007ed4:	4b08      	ldr	r3, [pc, #32]	; (8007ef8 <mpu_get_sample_rate+0x2c>)
 8007ed6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007eda:	2b00      	cmp	r3, #0
 8007edc:	d002      	beq.n	8007ee4 <mpu_get_sample_rate+0x18>
        return -1;
 8007ede:	f04f 33ff 	mov.w	r3, #4294967295
 8007ee2:	e004      	b.n	8007eee <mpu_get_sample_rate+0x22>
    else
        rate[0] = st.chip_cfg.sample_rate;
 8007ee4:	4b04      	ldr	r3, [pc, #16]	; (8007ef8 <mpu_get_sample_rate+0x2c>)
 8007ee6:	89da      	ldrh	r2, [r3, #14]
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	801a      	strh	r2, [r3, #0]
    return 0;
 8007eec:	2300      	movs	r3, #0
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	370c      	adds	r7, #12
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	bc80      	pop	{r7}
 8007ef6:	4770      	bx	lr
 8007ef8:	20000014 	.word	0x20000014

08007efc <mpu_set_sample_rate>:
 *  Sampling rate must be between 4Hz and 1kHz.
 *  @param[in]  rate    Desired sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_sample_rate(unsigned short rate)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b084      	sub	sp, #16
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	4603      	mov	r3, r0
 8007f04:	80fb      	strh	r3, [r7, #6]
    unsigned char data;

    if (!(st.chip_cfg.sensors))
 8007f06:	4b33      	ldr	r3, [pc, #204]	; (8007fd4 <mpu_set_sample_rate+0xd8>)
 8007f08:	7a9b      	ldrb	r3, [r3, #10]
 8007f0a:	2b00      	cmp	r3, #0
 8007f0c:	d102      	bne.n	8007f14 <mpu_set_sample_rate+0x18>
        return -1;
 8007f0e:	f04f 33ff 	mov.w	r3, #4294967295
 8007f12:	e05b      	b.n	8007fcc <mpu_set_sample_rate+0xd0>

    if (st.chip_cfg.dmp_on)
 8007f14:	4b2f      	ldr	r3, [pc, #188]	; (8007fd4 <mpu_set_sample_rate+0xd8>)
 8007f16:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	d002      	beq.n	8007f24 <mpu_set_sample_rate+0x28>
        return -1;
 8007f1e:	f04f 33ff 	mov.w	r3, #4294967295
 8007f22:	e053      	b.n	8007fcc <mpu_set_sample_rate+0xd0>
    else {
        if (st.chip_cfg.lp_accel_mode) {
 8007f24:	4b2b      	ldr	r3, [pc, #172]	; (8007fd4 <mpu_set_sample_rate+0xd8>)
 8007f26:	7d1b      	ldrb	r3, [r3, #20]
 8007f28:	2b00      	cmp	r3, #0
 8007f2a:	d00e      	beq.n	8007f4a <mpu_set_sample_rate+0x4e>
            if (rate && (rate <= 40)) {
 8007f2c:	88fb      	ldrh	r3, [r7, #6]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d008      	beq.n	8007f44 <mpu_set_sample_rate+0x48>
 8007f32:	88fb      	ldrh	r3, [r7, #6]
 8007f34:	2b28      	cmp	r3, #40	; 0x28
 8007f36:	d805      	bhi.n	8007f44 <mpu_set_sample_rate+0x48>
                /* Just stay in low-power accel mode. */
                mpu_lp_accel_mode(rate);
 8007f38:	88fb      	ldrh	r3, [r7, #6]
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	f7ff fc0c 	bl	8007758 <mpu_lp_accel_mode>
                return 0;
 8007f40:	2300      	movs	r3, #0
 8007f42:	e043      	b.n	8007fcc <mpu_set_sample_rate+0xd0>
            }
            /* Requested rate exceeds the allowed frequencies in LP accel mode,
             * switch back to full-power mode.
             */
            mpu_lp_accel_mode(0);
 8007f44:	2000      	movs	r0, #0
 8007f46:	f7ff fc07 	bl	8007758 <mpu_lp_accel_mode>
        }
        if (rate < 4)
 8007f4a:	88fb      	ldrh	r3, [r7, #6]
 8007f4c:	2b03      	cmp	r3, #3
 8007f4e:	d802      	bhi.n	8007f56 <mpu_set_sample_rate+0x5a>
            rate = 4;
 8007f50:	2304      	movs	r3, #4
 8007f52:	80fb      	strh	r3, [r7, #6]
 8007f54:	e006      	b.n	8007f64 <mpu_set_sample_rate+0x68>
        else if (rate > 1000)
 8007f56:	88fb      	ldrh	r3, [r7, #6]
 8007f58:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007f5c:	d902      	bls.n	8007f64 <mpu_set_sample_rate+0x68>
            rate = 1000;
 8007f5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007f62:	80fb      	strh	r3, [r7, #6]

        data = 1000 / rate - 1;
 8007f64:	88fb      	ldrh	r3, [r7, #6]
 8007f66:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007f6a:	fb92 f3f3 	sdiv	r3, r2, r3
 8007f6e:	b2db      	uxtb	r3, r3
 8007f70:	3b01      	subs	r3, #1
 8007f72:	b2db      	uxtb	r3, r3
 8007f74:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->rate_div, 1, &data))
 8007f76:	4b17      	ldr	r3, [pc, #92]	; (8007fd4 <mpu_set_sample_rate+0xd8>)
 8007f78:	685b      	ldr	r3, [r3, #4]
 8007f7a:	7818      	ldrb	r0, [r3, #0]
 8007f7c:	4b15      	ldr	r3, [pc, #84]	; (8007fd4 <mpu_set_sample_rate+0xd8>)
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	7859      	ldrb	r1, [r3, #1]
 8007f82:	f107 030f 	add.w	r3, r7, #15
 8007f86:	2201      	movs	r2, #1
 8007f88:	f006 fe3b 	bl	800ec02 <MPU9250_Write_Len>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d002      	beq.n	8007f98 <mpu_set_sample_rate+0x9c>
            return -1;
 8007f92:	f04f 33ff 	mov.w	r3, #4294967295
 8007f96:	e019      	b.n	8007fcc <mpu_set_sample_rate+0xd0>

        st.chip_cfg.sample_rate = 1000 / (1 + data);
 8007f98:	7bfb      	ldrb	r3, [r7, #15]
 8007f9a:	3301      	adds	r3, #1
 8007f9c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007fa0:	fb92 f3f3 	sdiv	r3, r2, r3
 8007fa4:	b29a      	uxth	r2, r3
 8007fa6:	4b0b      	ldr	r3, [pc, #44]	; (8007fd4 <mpu_set_sample_rate+0xd8>)
 8007fa8:	81da      	strh	r2, [r3, #14]

#ifdef AK89xx_SECONDARY
        mpu_set_compass_sample_rate(min(st.chip_cfg.compass_sample_rate, MAX_COMPASS_SAMPLE_RATE));
 8007faa:	4b0a      	ldr	r3, [pc, #40]	; (8007fd4 <mpu_set_sample_rate+0xd8>)
 8007fac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007fae:	2b64      	cmp	r3, #100	; 0x64
 8007fb0:	bf28      	it	cs
 8007fb2:	2364      	movcs	r3, #100	; 0x64
 8007fb4:	b29b      	uxth	r3, r3
 8007fb6:	4618      	mov	r0, r3
 8007fb8:	f000 f80e 	bl	8007fd8 <mpu_set_compass_sample_rate>
#endif

        /* Automatically set LPF to 1/2 sampling rate. */
        mpu_set_lpf(st.chip_cfg.sample_rate >> 1);
 8007fbc:	4b05      	ldr	r3, [pc, #20]	; (8007fd4 <mpu_set_sample_rate+0xd8>)
 8007fbe:	89db      	ldrh	r3, [r3, #14]
 8007fc0:	085b      	lsrs	r3, r3, #1
 8007fc2:	b29b      	uxth	r3, r3
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	f7ff ff33 	bl	8007e30 <mpu_set_lpf>
        return 0;
 8007fca:	2300      	movs	r3, #0
    }
}
 8007fcc:	4618      	mov	r0, r3
 8007fce:	3710      	adds	r7, #16
 8007fd0:	46bd      	mov	sp, r7
 8007fd2:	bd80      	pop	{r7, pc}
 8007fd4:	20000014 	.word	0x20000014

08007fd8 <mpu_set_compass_sample_rate>:
 *  mpu_get_compass_sample_rate to check the actual setting.
 *  @param[in]  rate    Desired compass sampling rate (Hz).
 *  @return     0 if successful.
 */
int mpu_set_compass_sample_rate(unsigned short rate)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b084      	sub	sp, #16
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	4603      	mov	r3, r0
 8007fe0:	80fb      	strh	r3, [r7, #6]
#ifdef AK89xx_SECONDARY
    unsigned char div;
    if (!rate || rate > st.chip_cfg.sample_rate || rate > MAX_COMPASS_SAMPLE_RATE)
 8007fe2:	88fb      	ldrh	r3, [r7, #6]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d007      	beq.n	8007ff8 <mpu_set_compass_sample_rate+0x20>
 8007fe8:	4b1a      	ldr	r3, [pc, #104]	; (8008054 <mpu_set_compass_sample_rate+0x7c>)
 8007fea:	89db      	ldrh	r3, [r3, #14]
 8007fec:	88fa      	ldrh	r2, [r7, #6]
 8007fee:	429a      	cmp	r2, r3
 8007ff0:	d802      	bhi.n	8007ff8 <mpu_set_compass_sample_rate+0x20>
 8007ff2:	88fb      	ldrh	r3, [r7, #6]
 8007ff4:	2b64      	cmp	r3, #100	; 0x64
 8007ff6:	d902      	bls.n	8007ffe <mpu_set_compass_sample_rate+0x26>
        return -1;
 8007ff8:	f04f 33ff 	mov.w	r3, #4294967295
 8007ffc:	e026      	b.n	800804c <mpu_set_compass_sample_rate+0x74>

    div = st.chip_cfg.sample_rate / rate - 1;
 8007ffe:	4b15      	ldr	r3, [pc, #84]	; (8008054 <mpu_set_compass_sample_rate+0x7c>)
 8008000:	89da      	ldrh	r2, [r3, #14]
 8008002:	88fb      	ldrh	r3, [r7, #6]
 8008004:	fbb2 f3f3 	udiv	r3, r2, r3
 8008008:	b29b      	uxth	r3, r3
 800800a:	b2db      	uxtb	r3, r3
 800800c:	3b01      	subs	r3, #1
 800800e:	b2db      	uxtb	r3, r3
 8008010:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->s4_ctrl, 1, &div))
 8008012:	4b10      	ldr	r3, [pc, #64]	; (8008054 <mpu_set_compass_sample_rate+0x7c>)
 8008014:	685b      	ldr	r3, [r3, #4]
 8008016:	7818      	ldrb	r0, [r3, #0]
 8008018:	4b0e      	ldr	r3, [pc, #56]	; (8008054 <mpu_set_compass_sample_rate+0x7c>)
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 8008020:	f107 030f 	add.w	r3, r7, #15
 8008024:	2201      	movs	r2, #1
 8008026:	f006 fdec 	bl	800ec02 <MPU9250_Write_Len>
 800802a:	4603      	mov	r3, r0
 800802c:	2b00      	cmp	r3, #0
 800802e:	d002      	beq.n	8008036 <mpu_set_compass_sample_rate+0x5e>
        return -1;
 8008030:	f04f 33ff 	mov.w	r3, #4294967295
 8008034:	e00a      	b.n	800804c <mpu_set_compass_sample_rate+0x74>
    st.chip_cfg.compass_sample_rate = st.chip_cfg.sample_rate / (div + 1);
 8008036:	4b07      	ldr	r3, [pc, #28]	; (8008054 <mpu_set_compass_sample_rate+0x7c>)
 8008038:	89db      	ldrh	r3, [r3, #14]
 800803a:	461a      	mov	r2, r3
 800803c:	7bfb      	ldrb	r3, [r7, #15]
 800803e:	3301      	adds	r3, #1
 8008040:	fb92 f3f3 	sdiv	r3, r2, r3
 8008044:	b29a      	uxth	r2, r3
 8008046:	4b03      	ldr	r3, [pc, #12]	; (8008054 <mpu_set_compass_sample_rate+0x7c>)
 8008048:	851a      	strh	r2, [r3, #40]	; 0x28
    return 0;
 800804a:	2300      	movs	r3, #0
#else
    return -1;
#endif
}
 800804c:	4618      	mov	r0, r3
 800804e:	3710      	adds	r7, #16
 8008050:	46bd      	mov	sp, r7
 8008052:	bd80      	pop	{r7, pc}
 8008054:	20000014 	.word	0x20000014

08008058 <mpu_get_gyro_sens>:
 *  @brief      Get gyro sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to dps.
 *  @return     0 if successful.
 */
int mpu_get_gyro_sens(float *sens)
{
 8008058:	b480      	push	{r7}
 800805a:	b083      	sub	sp, #12
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.gyro_fsr) {
 8008060:	4b14      	ldr	r3, [pc, #80]	; (80080b4 <mpu_get_gyro_sens+0x5c>)
 8008062:	7a1b      	ldrb	r3, [r3, #8]
 8008064:	2b03      	cmp	r3, #3
 8008066:	d81b      	bhi.n	80080a0 <mpu_get_gyro_sens+0x48>
 8008068:	a201      	add	r2, pc, #4	; (adr r2, 8008070 <mpu_get_gyro_sens+0x18>)
 800806a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800806e:	bf00      	nop
 8008070:	08008081 	.word	0x08008081
 8008074:	08008089 	.word	0x08008089
 8008078:	08008091 	.word	0x08008091
 800807c:	08008099 	.word	0x08008099
    case INV_FSR_250DPS:
        sens[0] = 131.f;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	4a0d      	ldr	r2, [pc, #52]	; (80080b8 <mpu_get_gyro_sens+0x60>)
 8008084:	601a      	str	r2, [r3, #0]
        break;
 8008086:	e00e      	b.n	80080a6 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_500DPS:
        sens[0] = 65.5f;
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	4a0c      	ldr	r2, [pc, #48]	; (80080bc <mpu_get_gyro_sens+0x64>)
 800808c:	601a      	str	r2, [r3, #0]
        break;
 800808e:	e00a      	b.n	80080a6 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_1000DPS:
        sens[0] = 32.8f;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	4a0b      	ldr	r2, [pc, #44]	; (80080c0 <mpu_get_gyro_sens+0x68>)
 8008094:	601a      	str	r2, [r3, #0]
        break;
 8008096:	e006      	b.n	80080a6 <mpu_get_gyro_sens+0x4e>
    case INV_FSR_2000DPS:
        sens[0] = 16.4f;
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	4a0a      	ldr	r2, [pc, #40]	; (80080c4 <mpu_get_gyro_sens+0x6c>)
 800809c:	601a      	str	r2, [r3, #0]
        break;
 800809e:	e002      	b.n	80080a6 <mpu_get_gyro_sens+0x4e>
    default:
        return -1;
 80080a0:	f04f 33ff 	mov.w	r3, #4294967295
 80080a4:	e000      	b.n	80080a8 <mpu_get_gyro_sens+0x50>
    }
    return 0;
 80080a6:	2300      	movs	r3, #0
}
 80080a8:	4618      	mov	r0, r3
 80080aa:	370c      	adds	r7, #12
 80080ac:	46bd      	mov	sp, r7
 80080ae:	bc80      	pop	{r7}
 80080b0:	4770      	bx	lr
 80080b2:	bf00      	nop
 80080b4:	20000014 	.word	0x20000014
 80080b8:	43030000 	.word	0x43030000
 80080bc:	42830000 	.word	0x42830000
 80080c0:	42033333 	.word	0x42033333
 80080c4:	41833333 	.word	0x41833333

080080c8 <mpu_get_accel_sens>:
 *  @brief      Get accel sensitivity scale factor.
 *  @param[out] sens    Conversion from hardware units to g's.
 *  @return     0 if successful.
 */
int mpu_get_accel_sens(unsigned short *sens)
{
 80080c8:	b480      	push	{r7}
 80080ca:	b083      	sub	sp, #12
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
    switch (st.chip_cfg.accel_fsr) {
 80080d0:	4b1b      	ldr	r3, [pc, #108]	; (8008140 <mpu_get_accel_sens+0x78>)
 80080d2:	7a5b      	ldrb	r3, [r3, #9]
 80080d4:	2b03      	cmp	r3, #3
 80080d6:	d81f      	bhi.n	8008118 <mpu_get_accel_sens+0x50>
 80080d8:	a201      	add	r2, pc, #4	; (adr r2, 80080e0 <mpu_get_accel_sens+0x18>)
 80080da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080de:	bf00      	nop
 80080e0:	080080f1 	.word	0x080080f1
 80080e4:	080080fb 	.word	0x080080fb
 80080e8:	08008105 	.word	0x08008105
 80080ec:	0800810f 	.word	0x0800810f
    case INV_FSR_2G:
        sens[0] = 16384;
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80080f6:	801a      	strh	r2, [r3, #0]
        break;
 80080f8:	e011      	b.n	800811e <mpu_get_accel_sens+0x56>
    case INV_FSR_4G:
        sens[0] = 8192;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008100:	801a      	strh	r2, [r3, #0]
        break;
 8008102:	e00c      	b.n	800811e <mpu_get_accel_sens+0x56>
    case INV_FSR_8G:
        sens[0] = 4096;
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800810a:	801a      	strh	r2, [r3, #0]
        break;
 800810c:	e007      	b.n	800811e <mpu_get_accel_sens+0x56>
    case INV_FSR_16G:
        sens[0] = 2048;
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008114:	801a      	strh	r2, [r3, #0]
        break;
 8008116:	e002      	b.n	800811e <mpu_get_accel_sens+0x56>
    default:
        return -1;
 8008118:	f04f 33ff 	mov.w	r3, #4294967295
 800811c:	e00a      	b.n	8008134 <mpu_get_accel_sens+0x6c>
    }
    if (st.chip_cfg.accel_half)
 800811e:	4b08      	ldr	r3, [pc, #32]	; (8008140 <mpu_get_accel_sens+0x78>)
 8008120:	7cdb      	ldrb	r3, [r3, #19]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d005      	beq.n	8008132 <mpu_get_accel_sens+0x6a>
        sens[0] >>= 1;
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	881b      	ldrh	r3, [r3, #0]
 800812a:	085b      	lsrs	r3, r3, #1
 800812c:	b29a      	uxth	r2, r3
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	801a      	strh	r2, [r3, #0]
    return 0;
 8008132:	2300      	movs	r3, #0
}
 8008134:	4618      	mov	r0, r3
 8008136:	370c      	adds	r7, #12
 8008138:	46bd      	mov	sp, r7
 800813a:	bc80      	pop	{r7}
 800813c:	4770      	bx	lr
 800813e:	bf00      	nop
 8008140:	20000014 	.word	0x20000014

08008144 <mpu_get_fifo_config>:
 *  \n INV_XYZ_ACCEL
 *  @param[out] sensors Mask of sensors in FIFO.
 *  @return     0 if successful.
 */
int mpu_get_fifo_config(unsigned char *sensors)
{
 8008144:	b480      	push	{r7}
 8008146:	b083      	sub	sp, #12
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
    sensors[0] = st.chip_cfg.fifo_enable;
 800814c:	4b04      	ldr	r3, [pc, #16]	; (8008160 <mpu_get_fifo_config+0x1c>)
 800814e:	7c1a      	ldrb	r2, [r3, #16]
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	701a      	strb	r2, [r3, #0]
    return 0;
 8008154:	2300      	movs	r3, #0
}
 8008156:	4618      	mov	r0, r3
 8008158:	370c      	adds	r7, #12
 800815a:	46bd      	mov	sp, r7
 800815c:	bc80      	pop	{r7}
 800815e:	4770      	bx	lr
 8008160:	20000014 	.word	0x20000014

08008164 <mpu_configure_fifo>:
 *  \n INV_XYZ_ACCEL
 *  @param[in]  sensors Mask of sensors to push to FIFO.
 *  @return     0 if successful.
 */
int mpu_configure_fifo(unsigned char sensors)
{
 8008164:	b580      	push	{r7, lr}
 8008166:	b084      	sub	sp, #16
 8008168:	af00      	add	r7, sp, #0
 800816a:	4603      	mov	r3, r0
 800816c:	71fb      	strb	r3, [r7, #7]
    unsigned char prev;
    int result = 0;
 800816e:	2300      	movs	r3, #0
 8008170:	60fb      	str	r3, [r7, #12]

    /* Compass data isn't going into the FIFO. Stop trying. */
    sensors &= ~INV_XYZ_COMPASS;
 8008172:	79fb      	ldrb	r3, [r7, #7]
 8008174:	f023 0301 	bic.w	r3, r3, #1
 8008178:	71fb      	strb	r3, [r7, #7]

    if (st.chip_cfg.dmp_on)
 800817a:	4b22      	ldr	r3, [pc, #136]	; (8008204 <mpu_configure_fifo+0xa0>)
 800817c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008180:	2b00      	cmp	r3, #0
 8008182:	d001      	beq.n	8008188 <mpu_configure_fifo+0x24>
        return 0;
 8008184:	2300      	movs	r3, #0
 8008186:	e038      	b.n	80081fa <mpu_configure_fifo+0x96>
    else {
        if (!(st.chip_cfg.sensors))
 8008188:	4b1e      	ldr	r3, [pc, #120]	; (8008204 <mpu_configure_fifo+0xa0>)
 800818a:	7a9b      	ldrb	r3, [r3, #10]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d102      	bne.n	8008196 <mpu_configure_fifo+0x32>
            return -1;
 8008190:	f04f 33ff 	mov.w	r3, #4294967295
 8008194:	e031      	b.n	80081fa <mpu_configure_fifo+0x96>
        prev = st.chip_cfg.fifo_enable;
 8008196:	4b1b      	ldr	r3, [pc, #108]	; (8008204 <mpu_configure_fifo+0xa0>)
 8008198:	7c1b      	ldrb	r3, [r3, #16]
 800819a:	72fb      	strb	r3, [r7, #11]
        st.chip_cfg.fifo_enable = sensors & st.chip_cfg.sensors;
 800819c:	4b19      	ldr	r3, [pc, #100]	; (8008204 <mpu_configure_fifo+0xa0>)
 800819e:	7a9a      	ldrb	r2, [r3, #10]
 80081a0:	79fb      	ldrb	r3, [r7, #7]
 80081a2:	4013      	ands	r3, r2
 80081a4:	b2da      	uxtb	r2, r3
 80081a6:	4b17      	ldr	r3, [pc, #92]	; (8008204 <mpu_configure_fifo+0xa0>)
 80081a8:	741a      	strb	r2, [r3, #16]
        if (st.chip_cfg.fifo_enable != sensors)
 80081aa:	4b16      	ldr	r3, [pc, #88]	; (8008204 <mpu_configure_fifo+0xa0>)
 80081ac:	7c1b      	ldrb	r3, [r3, #16]
 80081ae:	79fa      	ldrb	r2, [r7, #7]
 80081b0:	429a      	cmp	r2, r3
 80081b2:	d003      	beq.n	80081bc <mpu_configure_fifo+0x58>
            /* You're not getting what you asked for. Some sensors are
             * asleep.
             */
            result = -1;
 80081b4:	f04f 33ff 	mov.w	r3, #4294967295
 80081b8:	60fb      	str	r3, [r7, #12]
 80081ba:	e001      	b.n	80081c0 <mpu_configure_fifo+0x5c>
        else
            result = 0;
 80081bc:	2300      	movs	r3, #0
 80081be:	60fb      	str	r3, [r7, #12]
        if (sensors || st.chip_cfg.lp_accel_mode)
 80081c0:	79fb      	ldrb	r3, [r7, #7]
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d103      	bne.n	80081ce <mpu_configure_fifo+0x6a>
 80081c6:	4b0f      	ldr	r3, [pc, #60]	; (8008204 <mpu_configure_fifo+0xa0>)
 80081c8:	7d1b      	ldrb	r3, [r3, #20]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d003      	beq.n	80081d6 <mpu_configure_fifo+0x72>
            set_int_enable(1);
 80081ce:	2001      	movs	r0, #1
 80081d0:	f7ff f9a4 	bl	800751c <set_int_enable>
 80081d4:	e002      	b.n	80081dc <mpu_configure_fifo+0x78>
        else
            set_int_enable(0);
 80081d6:	2000      	movs	r0, #0
 80081d8:	f7ff f9a0 	bl	800751c <set_int_enable>
        if (sensors) {
 80081dc:	79fb      	ldrb	r3, [r7, #7]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d00a      	beq.n	80081f8 <mpu_configure_fifo+0x94>
            if (mpu_reset_fifo()) {
 80081e2:	f7ff fbbb 	bl	800795c <mpu_reset_fifo>
 80081e6:	4603      	mov	r3, r0
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d005      	beq.n	80081f8 <mpu_configure_fifo+0x94>
                st.chip_cfg.fifo_enable = prev;
 80081ec:	4a05      	ldr	r2, [pc, #20]	; (8008204 <mpu_configure_fifo+0xa0>)
 80081ee:	7afb      	ldrb	r3, [r7, #11]
 80081f0:	7413      	strb	r3, [r2, #16]
                return -1;
 80081f2:	f04f 33ff 	mov.w	r3, #4294967295
 80081f6:	e000      	b.n	80081fa <mpu_configure_fifo+0x96>
            }
        }
    }

    return result;
 80081f8:	68fb      	ldr	r3, [r7, #12]
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	3710      	adds	r7, #16
 80081fe:	46bd      	mov	sp, r7
 8008200:	bd80      	pop	{r7, pc}
 8008202:	bf00      	nop
 8008204:	20000014 	.word	0x20000014

08008208 <mpu_set_sensors>:
 *  \n INV_XYZ_COMPASS
 *  @param[in]  sensors    Mask of sensors to wake.
 *  @return     0 if successful.
 */
int mpu_set_sensors(unsigned char sensors)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	b084      	sub	sp, #16
 800820c:	af00      	add	r7, sp, #0
 800820e:	4603      	mov	r3, r0
 8008210:	71fb      	strb	r3, [r7, #7]
    unsigned char data;
#ifdef AK89xx_SECONDARY
    unsigned char user_ctrl;
#endif

    if (sensors & INV_XYZ_GYRO)
 8008212:	79fb      	ldrb	r3, [r7, #7]
 8008214:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8008218:	2b00      	cmp	r3, #0
 800821a:	d002      	beq.n	8008222 <mpu_set_sensors+0x1a>
        data = INV_CLK_PLL;
 800821c:	2301      	movs	r3, #1
 800821e:	73fb      	strb	r3, [r7, #15]
 8008220:	e007      	b.n	8008232 <mpu_set_sensors+0x2a>
    else if (sensors)
 8008222:	79fb      	ldrb	r3, [r7, #7]
 8008224:	2b00      	cmp	r3, #0
 8008226:	d002      	beq.n	800822e <mpu_set_sensors+0x26>
        data = 0;
 8008228:	2300      	movs	r3, #0
 800822a:	73fb      	strb	r3, [r7, #15]
 800822c:	e001      	b.n	8008232 <mpu_set_sensors+0x2a>
    else
        data = BIT_SLEEP;
 800822e:	2340      	movs	r3, #64	; 0x40
 8008230:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, &data)) {
 8008232:	4b63      	ldr	r3, [pc, #396]	; (80083c0 <mpu_set_sensors+0x1b8>)
 8008234:	685b      	ldr	r3, [r3, #4]
 8008236:	7818      	ldrb	r0, [r3, #0]
 8008238:	4b61      	ldr	r3, [pc, #388]	; (80083c0 <mpu_set_sensors+0x1b8>)
 800823a:	681b      	ldr	r3, [r3, #0]
 800823c:	7d59      	ldrb	r1, [r3, #21]
 800823e:	f107 030f 	add.w	r3, r7, #15
 8008242:	2201      	movs	r2, #1
 8008244:	f006 fcdd 	bl	800ec02 <MPU9250_Write_Len>
 8008248:	4603      	mov	r3, r0
 800824a:	2b00      	cmp	r3, #0
 800824c:	d005      	beq.n	800825a <mpu_set_sensors+0x52>
        st.chip_cfg.sensors = 0;
 800824e:	4b5c      	ldr	r3, [pc, #368]	; (80083c0 <mpu_set_sensors+0x1b8>)
 8008250:	2200      	movs	r2, #0
 8008252:	729a      	strb	r2, [r3, #10]
        return -1;
 8008254:	f04f 33ff 	mov.w	r3, #4294967295
 8008258:	e0ae      	b.n	80083b8 <mpu_set_sensors+0x1b0>
    }
    st.chip_cfg.clk_src = data & ~BIT_SLEEP;
 800825a:	7bfb      	ldrb	r3, [r7, #15]
 800825c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008260:	b2da      	uxtb	r2, r3
 8008262:	4b57      	ldr	r3, [pc, #348]	; (80083c0 <mpu_set_sensors+0x1b8>)
 8008264:	731a      	strb	r2, [r3, #12]

    data = 0;
 8008266:	2300      	movs	r3, #0
 8008268:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_X_GYRO))
 800826a:	79fb      	ldrb	r3, [r7, #7]
 800826c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008270:	2b00      	cmp	r3, #0
 8008272:	d104      	bne.n	800827e <mpu_set_sensors+0x76>
        data |= BIT_STBY_XG;
 8008274:	7bfb      	ldrb	r3, [r7, #15]
 8008276:	f043 0304 	orr.w	r3, r3, #4
 800827a:	b2db      	uxtb	r3, r3
 800827c:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Y_GYRO))
 800827e:	79fb      	ldrb	r3, [r7, #7]
 8008280:	f003 0320 	and.w	r3, r3, #32
 8008284:	2b00      	cmp	r3, #0
 8008286:	d104      	bne.n	8008292 <mpu_set_sensors+0x8a>
        data |= BIT_STBY_YG;
 8008288:	7bfb      	ldrb	r3, [r7, #15]
 800828a:	f043 0302 	orr.w	r3, r3, #2
 800828e:	b2db      	uxtb	r3, r3
 8008290:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_Z_GYRO))
 8008292:	79fb      	ldrb	r3, [r7, #7]
 8008294:	f003 0310 	and.w	r3, r3, #16
 8008298:	2b00      	cmp	r3, #0
 800829a:	d104      	bne.n	80082a6 <mpu_set_sensors+0x9e>
        data |= BIT_STBY_ZG;
 800829c:	7bfb      	ldrb	r3, [r7, #15]
 800829e:	f043 0301 	orr.w	r3, r3, #1
 80082a2:	b2db      	uxtb	r3, r3
 80082a4:	73fb      	strb	r3, [r7, #15]
    if (!(sensors & INV_XYZ_ACCEL))
 80082a6:	79fb      	ldrb	r3, [r7, #7]
 80082a8:	f003 0308 	and.w	r3, r3, #8
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d104      	bne.n	80082ba <mpu_set_sensors+0xb2>
        data |= BIT_STBY_XYZA;
 80082b0:	7bfb      	ldrb	r3, [r7, #15]
 80082b2:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 80082b6:	b2db      	uxtb	r3, r3
 80082b8:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_2, 1, &data)) {
 80082ba:	4b41      	ldr	r3, [pc, #260]	; (80083c0 <mpu_set_sensors+0x1b8>)
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	7818      	ldrb	r0, [r3, #0]
 80082c0:	4b3f      	ldr	r3, [pc, #252]	; (80083c0 <mpu_set_sensors+0x1b8>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	7d99      	ldrb	r1, [r3, #22]
 80082c6:	f107 030f 	add.w	r3, r7, #15
 80082ca:	2201      	movs	r2, #1
 80082cc:	f006 fc99 	bl	800ec02 <MPU9250_Write_Len>
 80082d0:	4603      	mov	r3, r0
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d005      	beq.n	80082e2 <mpu_set_sensors+0xda>
        st.chip_cfg.sensors = 0;
 80082d6:	4b3a      	ldr	r3, [pc, #232]	; (80083c0 <mpu_set_sensors+0x1b8>)
 80082d8:	2200      	movs	r2, #0
 80082da:	729a      	strb	r2, [r3, #10]
        return -1;
 80082dc:	f04f 33ff 	mov.w	r3, #4294967295
 80082e0:	e06a      	b.n	80083b8 <mpu_set_sensors+0x1b0>
    }

    if (sensors && (sensors != INV_XYZ_ACCEL))
 80082e2:	79fb      	ldrb	r3, [r7, #7]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d005      	beq.n	80082f4 <mpu_set_sensors+0xec>
 80082e8:	79fb      	ldrb	r3, [r7, #7]
 80082ea:	2b08      	cmp	r3, #8
 80082ec:	d002      	beq.n	80082f4 <mpu_set_sensors+0xec>
        /* Latched interrupts only used in LP accel mode. */
        mpu_set_int_latched(0);
 80082ee:	2000      	movs	r0, #0
 80082f0:	f000 f9ac 	bl	800864c <mpu_set_int_latched>
    if (sensors & INV_XYZ_COMPASS)
        mpu_set_bypass(1);
    else
        mpu_set_bypass(0);
#else
    if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
 80082f4:	4b32      	ldr	r3, [pc, #200]	; (80083c0 <mpu_set_sensors+0x1b8>)
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	7818      	ldrb	r0, [r3, #0]
 80082fa:	4b31      	ldr	r3, [pc, #196]	; (80083c0 <mpu_set_sensors+0x1b8>)
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	7919      	ldrb	r1, [r3, #4]
 8008300:	f107 030e 	add.w	r3, r7, #14
 8008304:	2201      	movs	r2, #1
 8008306:	f006 fc2a 	bl	800eb5e <MPU9250_Read_Len>
 800830a:	4603      	mov	r3, r0
 800830c:	2b00      	cmp	r3, #0
 800830e:	d002      	beq.n	8008316 <mpu_set_sensors+0x10e>
        return -1;
 8008310:	f04f 33ff 	mov.w	r3, #4294967295
 8008314:	e050      	b.n	80083b8 <mpu_set_sensors+0x1b0>
    /* Handle AKM power management. */
    if (sensors & INV_XYZ_COMPASS) {
 8008316:	79fb      	ldrb	r3, [r7, #7]
 8008318:	f003 0301 	and.w	r3, r3, #1
 800831c:	2b00      	cmp	r3, #0
 800831e:	d007      	beq.n	8008330 <mpu_set_sensors+0x128>
        data = AKM_SINGLE_MEASUREMENT;
 8008320:	2311      	movs	r3, #17
 8008322:	73fb      	strb	r3, [r7, #15]
        user_ctrl |= BIT_AUX_IF_EN;
 8008324:	7bbb      	ldrb	r3, [r7, #14]
 8008326:	f043 0320 	orr.w	r3, r3, #32
 800832a:	b2db      	uxtb	r3, r3
 800832c:	73bb      	strb	r3, [r7, #14]
 800832e:	e006      	b.n	800833e <mpu_set_sensors+0x136>
    } else {
        data = AKM_POWER_DOWN;
 8008330:	2310      	movs	r3, #16
 8008332:	73fb      	strb	r3, [r7, #15]
        user_ctrl &= ~BIT_AUX_IF_EN;
 8008334:	7bbb      	ldrb	r3, [r7, #14]
 8008336:	f023 0320 	bic.w	r3, r3, #32
 800833a:	b2db      	uxtb	r3, r3
 800833c:	73bb      	strb	r3, [r7, #14]
    }
    if (st.chip_cfg.dmp_on)
 800833e:	4b20      	ldr	r3, [pc, #128]	; (80083c0 <mpu_set_sensors+0x1b8>)
 8008340:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008344:	2b00      	cmp	r3, #0
 8008346:	d005      	beq.n	8008354 <mpu_set_sensors+0x14c>
        user_ctrl |= BIT_DMP_EN;
 8008348:	7bbb      	ldrb	r3, [r7, #14]
 800834a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800834e:	b2db      	uxtb	r3, r3
 8008350:	73bb      	strb	r3, [r7, #14]
 8008352:	e004      	b.n	800835e <mpu_set_sensors+0x156>
    else
        user_ctrl &= ~BIT_DMP_EN;
 8008354:	7bbb      	ldrb	r3, [r7, #14]
 8008356:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800835a:	b2db      	uxtb	r3, r3
 800835c:	73bb      	strb	r3, [r7, #14]
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, &data))
 800835e:	4b18      	ldr	r3, [pc, #96]	; (80083c0 <mpu_set_sensors+0x1b8>)
 8008360:	685b      	ldr	r3, [r3, #4]
 8008362:	7818      	ldrb	r0, [r3, #0]
 8008364:	4b16      	ldr	r3, [pc, #88]	; (80083c0 <mpu_set_sensors+0x1b8>)
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f893 1026 	ldrb.w	r1, [r3, #38]	; 0x26
 800836c:	f107 030f 	add.w	r3, r7, #15
 8008370:	2201      	movs	r2, #1
 8008372:	f006 fc46 	bl	800ec02 <MPU9250_Write_Len>
 8008376:	4603      	mov	r3, r0
 8008378:	2b00      	cmp	r3, #0
 800837a:	d002      	beq.n	8008382 <mpu_set_sensors+0x17a>
        return -1;
 800837c:	f04f 33ff 	mov.w	r3, #4294967295
 8008380:	e01a      	b.n	80083b8 <mpu_set_sensors+0x1b0>
    /* Enable/disable I2C master mode. */
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &user_ctrl))
 8008382:	4b0f      	ldr	r3, [pc, #60]	; (80083c0 <mpu_set_sensors+0x1b8>)
 8008384:	685b      	ldr	r3, [r3, #4]
 8008386:	7818      	ldrb	r0, [r3, #0]
 8008388:	4b0d      	ldr	r3, [pc, #52]	; (80083c0 <mpu_set_sensors+0x1b8>)
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	7919      	ldrb	r1, [r3, #4]
 800838e:	f107 030e 	add.w	r3, r7, #14
 8008392:	2201      	movs	r2, #1
 8008394:	f006 fc35 	bl	800ec02 <MPU9250_Write_Len>
 8008398:	4603      	mov	r3, r0
 800839a:	2b00      	cmp	r3, #0
 800839c:	d002      	beq.n	80083a4 <mpu_set_sensors+0x19c>
        return -1;
 800839e:	f04f 33ff 	mov.w	r3, #4294967295
 80083a2:	e009      	b.n	80083b8 <mpu_set_sensors+0x1b0>
#endif
#endif

    st.chip_cfg.sensors = sensors;
 80083a4:	4a06      	ldr	r2, [pc, #24]	; (80083c0 <mpu_set_sensors+0x1b8>)
 80083a6:	79fb      	ldrb	r3, [r7, #7]
 80083a8:	7293      	strb	r3, [r2, #10]
    st.chip_cfg.lp_accel_mode = 0;
 80083aa:	4b05      	ldr	r3, [pc, #20]	; (80083c0 <mpu_set_sensors+0x1b8>)
 80083ac:	2200      	movs	r2, #0
 80083ae:	751a      	strb	r2, [r3, #20]
    delay_ms(50);
 80083b0:	2032      	movs	r0, #50	; 0x32
 80083b2:	f009 f959 	bl	8011668 <delay_ms>
    return 0;
 80083b6:	2300      	movs	r3, #0
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3710      	adds	r7, #16
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}
 80083c0:	20000014 	.word	0x20000014

080083c4 <mpu_read_fifo_stream>:
 *  @param[in]  data    FIFO packet.
 *  @param[in]  more    Number of remaining packets.
 */
int mpu_read_fifo_stream(unsigned short length, unsigned char *data,
    unsigned char *more)
{
 80083c4:	b580      	push	{r7, lr}
 80083c6:	b086      	sub	sp, #24
 80083c8:	af00      	add	r7, sp, #0
 80083ca:	4603      	mov	r3, r0
 80083cc:	60b9      	str	r1, [r7, #8]
 80083ce:	607a      	str	r2, [r7, #4]
 80083d0:	81fb      	strh	r3, [r7, #14]
    unsigned char tmp[2];
    unsigned short fifo_count;
    if (!st.chip_cfg.dmp_on)
 80083d2:	4b3a      	ldr	r3, [pc, #232]	; (80084bc <mpu_read_fifo_stream+0xf8>)
 80083d4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80083d8:	2b00      	cmp	r3, #0
 80083da:	d102      	bne.n	80083e2 <mpu_read_fifo_stream+0x1e>
        return -1;
 80083dc:	f04f 33ff 	mov.w	r3, #4294967295
 80083e0:	e068      	b.n	80084b4 <mpu_read_fifo_stream+0xf0>
    if (!st.chip_cfg.sensors)
 80083e2:	4b36      	ldr	r3, [pc, #216]	; (80084bc <mpu_read_fifo_stream+0xf8>)
 80083e4:	7a9b      	ldrb	r3, [r3, #10]
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d102      	bne.n	80083f0 <mpu_read_fifo_stream+0x2c>
        return -1;
 80083ea:	f04f 33ff 	mov.w	r3, #4294967295
 80083ee:	e061      	b.n	80084b4 <mpu_read_fifo_stream+0xf0>

    if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, tmp))
 80083f0:	4b32      	ldr	r3, [pc, #200]	; (80084bc <mpu_read_fifo_stream+0xf8>)
 80083f2:	685b      	ldr	r3, [r3, #4]
 80083f4:	7818      	ldrb	r0, [r3, #0]
 80083f6:	4b31      	ldr	r3, [pc, #196]	; (80084bc <mpu_read_fifo_stream+0xf8>)
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	7b19      	ldrb	r1, [r3, #12]
 80083fc:	f107 0314 	add.w	r3, r7, #20
 8008400:	2202      	movs	r2, #2
 8008402:	f006 fbac 	bl	800eb5e <MPU9250_Read_Len>
 8008406:	4603      	mov	r3, r0
 8008408:	2b00      	cmp	r3, #0
 800840a:	d002      	beq.n	8008412 <mpu_read_fifo_stream+0x4e>
        return -1;
 800840c:	f04f 33ff 	mov.w	r3, #4294967295
 8008410:	e050      	b.n	80084b4 <mpu_read_fifo_stream+0xf0>
    fifo_count = (tmp[0] << 8) | tmp[1];
 8008412:	7d3b      	ldrb	r3, [r7, #20]
 8008414:	021b      	lsls	r3, r3, #8
 8008416:	b21a      	sxth	r2, r3
 8008418:	7d7b      	ldrb	r3, [r7, #21]
 800841a:	b21b      	sxth	r3, r3
 800841c:	4313      	orrs	r3, r2
 800841e:	b21b      	sxth	r3, r3
 8008420:	82fb      	strh	r3, [r7, #22]
    if (fifo_count < length) {
 8008422:	8afa      	ldrh	r2, [r7, #22]
 8008424:	89fb      	ldrh	r3, [r7, #14]
 8008426:	429a      	cmp	r2, r3
 8008428:	d205      	bcs.n	8008436 <mpu_read_fifo_stream+0x72>
        more[0] = 0;
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	2200      	movs	r2, #0
 800842e:	701a      	strb	r2, [r3, #0]
        return -1;
 8008430:	f04f 33ff 	mov.w	r3, #4294967295
 8008434:	e03e      	b.n	80084b4 <mpu_read_fifo_stream+0xf0>
    }
    if (fifo_count > (st.hw->max_fifo >> 1)) {
 8008436:	4b21      	ldr	r3, [pc, #132]	; (80084bc <mpu_read_fifo_stream+0xf8>)
 8008438:	685b      	ldr	r3, [r3, #4]
 800843a:	885b      	ldrh	r3, [r3, #2]
 800843c:	085b      	lsrs	r3, r3, #1
 800843e:	b29b      	uxth	r3, r3
 8008440:	8afa      	ldrh	r2, [r7, #22]
 8008442:	429a      	cmp	r2, r3
 8008444:	d91a      	bls.n	800847c <mpu_read_fifo_stream+0xb8>
        /* FIFO is 50% full, better check overflow bit. */
        if (i2c_read(st.hw->addr, st.reg->int_status, 1, tmp))
 8008446:	4b1d      	ldr	r3, [pc, #116]	; (80084bc <mpu_read_fifo_stream+0xf8>)
 8008448:	685b      	ldr	r3, [r3, #4]
 800844a:	7818      	ldrb	r0, [r3, #0]
 800844c:	4b1b      	ldr	r3, [pc, #108]	; (80084bc <mpu_read_fifo_stream+0xf8>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	7cd9      	ldrb	r1, [r3, #19]
 8008452:	f107 0314 	add.w	r3, r7, #20
 8008456:	2201      	movs	r2, #1
 8008458:	f006 fb81 	bl	800eb5e <MPU9250_Read_Len>
 800845c:	4603      	mov	r3, r0
 800845e:	2b00      	cmp	r3, #0
 8008460:	d002      	beq.n	8008468 <mpu_read_fifo_stream+0xa4>
            return -1;
 8008462:	f04f 33ff 	mov.w	r3, #4294967295
 8008466:	e025      	b.n	80084b4 <mpu_read_fifo_stream+0xf0>
        if (tmp[0] & BIT_FIFO_OVERFLOW) {
 8008468:	7d3b      	ldrb	r3, [r7, #20]
 800846a:	f003 0310 	and.w	r3, r3, #16
 800846e:	2b00      	cmp	r3, #0
 8008470:	d004      	beq.n	800847c <mpu_read_fifo_stream+0xb8>
            mpu_reset_fifo();
 8008472:	f7ff fa73 	bl	800795c <mpu_reset_fifo>
            return -2;
 8008476:	f06f 0301 	mvn.w	r3, #1
 800847a:	e01b      	b.n	80084b4 <mpu_read_fifo_stream+0xf0>
        }
    }

    if (i2c_read(st.hw->addr, st.reg->fifo_r_w, length, data))
 800847c:	4b0f      	ldr	r3, [pc, #60]	; (80084bc <mpu_read_fifo_stream+0xf8>)
 800847e:	685b      	ldr	r3, [r3, #4]
 8008480:	7818      	ldrb	r0, [r3, #0]
 8008482:	4b0e      	ldr	r3, [pc, #56]	; (80084bc <mpu_read_fifo_stream+0xf8>)
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	7b59      	ldrb	r1, [r3, #13]
 8008488:	89fb      	ldrh	r3, [r7, #14]
 800848a:	b2da      	uxtb	r2, r3
 800848c:	68bb      	ldr	r3, [r7, #8]
 800848e:	f006 fb66 	bl	800eb5e <MPU9250_Read_Len>
 8008492:	4603      	mov	r3, r0
 8008494:	2b00      	cmp	r3, #0
 8008496:	d002      	beq.n	800849e <mpu_read_fifo_stream+0xda>
        return -1;
 8008498:	f04f 33ff 	mov.w	r3, #4294967295
 800849c:	e00a      	b.n	80084b4 <mpu_read_fifo_stream+0xf0>
    more[0] = fifo_count / length - 1;
 800849e:	8afa      	ldrh	r2, [r7, #22]
 80084a0:	89fb      	ldrh	r3, [r7, #14]
 80084a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80084a6:	b29b      	uxth	r3, r3
 80084a8:	b2db      	uxtb	r3, r3
 80084aa:	3b01      	subs	r3, #1
 80084ac:	b2da      	uxtb	r2, r3
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	701a      	strb	r2, [r3, #0]
    return 0;
 80084b2:	2300      	movs	r3, #0
}
 80084b4:	4618      	mov	r0, r3
 80084b6:	3718      	adds	r7, #24
 80084b8:	46bd      	mov	sp, r7
 80084ba:	bd80      	pop	{r7, pc}
 80084bc:	20000014 	.word	0x20000014

080084c0 <mpu_set_bypass>:
 *  @brief      Set device to bypass mode.
 *  @param[in]  bypass_on   1 to enable bypass mode.
 *  @return     0 if successful.
 */
int mpu_set_bypass(unsigned char bypass_on)
{
 80084c0:	b580      	push	{r7, lr}
 80084c2:	b084      	sub	sp, #16
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	4603      	mov	r3, r0
 80084c8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (st.chip_cfg.bypass_mode == bypass_on)
 80084ca:	4b5f      	ldr	r3, [pc, #380]	; (8008648 <mpu_set_bypass+0x188>)
 80084cc:	7c9b      	ldrb	r3, [r3, #18]
 80084ce:	79fa      	ldrb	r2, [r7, #7]
 80084d0:	429a      	cmp	r2, r3
 80084d2:	d101      	bne.n	80084d8 <mpu_set_bypass+0x18>
        return 0;
 80084d4:	2300      	movs	r3, #0
 80084d6:	e0b2      	b.n	800863e <mpu_set_bypass+0x17e>

    if (bypass_on) {
 80084d8:	79fb      	ldrb	r3, [r7, #7]
 80084da:	2b00      	cmp	r3, #0
 80084dc:	d050      	beq.n	8008580 <mpu_set_bypass+0xc0>
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80084de:	4b5a      	ldr	r3, [pc, #360]	; (8008648 <mpu_set_bypass+0x188>)
 80084e0:	685b      	ldr	r3, [r3, #4]
 80084e2:	7818      	ldrb	r0, [r3, #0]
 80084e4:	4b58      	ldr	r3, [pc, #352]	; (8008648 <mpu_set_bypass+0x188>)
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	7919      	ldrb	r1, [r3, #4]
 80084ea:	f107 030f 	add.w	r3, r7, #15
 80084ee:	2201      	movs	r2, #1
 80084f0:	f006 fb35 	bl	800eb5e <MPU9250_Read_Len>
 80084f4:	4603      	mov	r3, r0
 80084f6:	2b00      	cmp	r3, #0
 80084f8:	d002      	beq.n	8008500 <mpu_set_bypass+0x40>
            return -1;
 80084fa:	f04f 33ff 	mov.w	r3, #4294967295
 80084fe:	e09e      	b.n	800863e <mpu_set_bypass+0x17e>
        tmp &= ~BIT_AUX_IF_EN;
 8008500:	7bfb      	ldrb	r3, [r7, #15]
 8008502:	f023 0320 	bic.w	r3, r3, #32
 8008506:	b2db      	uxtb	r3, r3
 8008508:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 800850a:	4b4f      	ldr	r3, [pc, #316]	; (8008648 <mpu_set_bypass+0x188>)
 800850c:	685b      	ldr	r3, [r3, #4]
 800850e:	7818      	ldrb	r0, [r3, #0]
 8008510:	4b4d      	ldr	r3, [pc, #308]	; (8008648 <mpu_set_bypass+0x188>)
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	7919      	ldrb	r1, [r3, #4]
 8008516:	f107 030f 	add.w	r3, r7, #15
 800851a:	2201      	movs	r2, #1
 800851c:	f006 fb71 	bl	800ec02 <MPU9250_Write_Len>
 8008520:	4603      	mov	r3, r0
 8008522:	2b00      	cmp	r3, #0
 8008524:	d002      	beq.n	800852c <mpu_set_bypass+0x6c>
            return -1;
 8008526:	f04f 33ff 	mov.w	r3, #4294967295
 800852a:	e088      	b.n	800863e <mpu_set_bypass+0x17e>
        delay_ms(3);
 800852c:	2003      	movs	r0, #3
 800852e:	f009 f89b 	bl	8011668 <delay_ms>
        tmp = BIT_BYPASS_EN;
 8008532:	2302      	movs	r3, #2
 8008534:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.active_low_int)
 8008536:	4b44      	ldr	r3, [pc, #272]	; (8008648 <mpu_set_bypass+0x188>)
 8008538:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800853c:	2b00      	cmp	r3, #0
 800853e:	d004      	beq.n	800854a <mpu_set_bypass+0x8a>
            tmp |= BIT_ACTL;
 8008540:	7bfb      	ldrb	r3, [r7, #15]
 8008542:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008546:	b2db      	uxtb	r3, r3
 8008548:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 800854a:	4b3f      	ldr	r3, [pc, #252]	; (8008648 <mpu_set_bypass+0x188>)
 800854c:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8008550:	2b00      	cmp	r3, #0
 8008552:	d004      	beq.n	800855e <mpu_set_bypass+0x9e>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 8008554:	7bfb      	ldrb	r3, [r7, #15]
 8008556:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800855a:	b2db      	uxtb	r3, r3
 800855c:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800855e:	4b3a      	ldr	r3, [pc, #232]	; (8008648 <mpu_set_bypass+0x188>)
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	7818      	ldrb	r0, [r3, #0]
 8008564:	4b38      	ldr	r3, [pc, #224]	; (8008648 <mpu_set_bypass+0x188>)
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	7dd9      	ldrb	r1, [r3, #23]
 800856a:	f107 030f 	add.w	r3, r7, #15
 800856e:	2201      	movs	r2, #1
 8008570:	f006 fb47 	bl	800ec02 <MPU9250_Write_Len>
 8008574:	4603      	mov	r3, r0
 8008576:	2b00      	cmp	r3, #0
 8008578:	d05d      	beq.n	8008636 <mpu_set_bypass+0x176>
            return -1;
 800857a:	f04f 33ff 	mov.w	r3, #4294967295
 800857e:	e05e      	b.n	800863e <mpu_set_bypass+0x17e>
    } else {
        /* Enable I2C master mode if compass is being used. */
        if (i2c_read(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 8008580:	4b31      	ldr	r3, [pc, #196]	; (8008648 <mpu_set_bypass+0x188>)
 8008582:	685b      	ldr	r3, [r3, #4]
 8008584:	7818      	ldrb	r0, [r3, #0]
 8008586:	4b30      	ldr	r3, [pc, #192]	; (8008648 <mpu_set_bypass+0x188>)
 8008588:	681b      	ldr	r3, [r3, #0]
 800858a:	7919      	ldrb	r1, [r3, #4]
 800858c:	f107 030f 	add.w	r3, r7, #15
 8008590:	2201      	movs	r2, #1
 8008592:	f006 fae4 	bl	800eb5e <MPU9250_Read_Len>
 8008596:	4603      	mov	r3, r0
 8008598:	2b00      	cmp	r3, #0
 800859a:	d002      	beq.n	80085a2 <mpu_set_bypass+0xe2>
            return -1;
 800859c:	f04f 33ff 	mov.w	r3, #4294967295
 80085a0:	e04d      	b.n	800863e <mpu_set_bypass+0x17e>
        if (st.chip_cfg.sensors & INV_XYZ_COMPASS)
 80085a2:	4b29      	ldr	r3, [pc, #164]	; (8008648 <mpu_set_bypass+0x188>)
 80085a4:	7a9b      	ldrb	r3, [r3, #10]
 80085a6:	f003 0301 	and.w	r3, r3, #1
 80085aa:	2b00      	cmp	r3, #0
 80085ac:	d005      	beq.n	80085ba <mpu_set_bypass+0xfa>
            tmp |= BIT_AUX_IF_EN;
 80085ae:	7bfb      	ldrb	r3, [r7, #15]
 80085b0:	f043 0320 	orr.w	r3, r3, #32
 80085b4:	b2db      	uxtb	r3, r3
 80085b6:	73fb      	strb	r3, [r7, #15]
 80085b8:	e004      	b.n	80085c4 <mpu_set_bypass+0x104>
        else
            tmp &= ~BIT_AUX_IF_EN;
 80085ba:	7bfb      	ldrb	r3, [r7, #15]
 80085bc:	f023 0320 	bic.w	r3, r3, #32
 80085c0:	b2db      	uxtb	r3, r3
 80085c2:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, &tmp))
 80085c4:	4b20      	ldr	r3, [pc, #128]	; (8008648 <mpu_set_bypass+0x188>)
 80085c6:	685b      	ldr	r3, [r3, #4]
 80085c8:	7818      	ldrb	r0, [r3, #0]
 80085ca:	4b1f      	ldr	r3, [pc, #124]	; (8008648 <mpu_set_bypass+0x188>)
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	7919      	ldrb	r1, [r3, #4]
 80085d0:	f107 030f 	add.w	r3, r7, #15
 80085d4:	2201      	movs	r2, #1
 80085d6:	f006 fb14 	bl	800ec02 <MPU9250_Write_Len>
 80085da:	4603      	mov	r3, r0
 80085dc:	2b00      	cmp	r3, #0
 80085de:	d002      	beq.n	80085e6 <mpu_set_bypass+0x126>
            return -1;
 80085e0:	f04f 33ff 	mov.w	r3, #4294967295
 80085e4:	e02b      	b.n	800863e <mpu_set_bypass+0x17e>
        delay_ms(3);
 80085e6:	2003      	movs	r0, #3
 80085e8:	f009 f83e 	bl	8011668 <delay_ms>
        if (st.chip_cfg.active_low_int)
 80085ec:	4b16      	ldr	r3, [pc, #88]	; (8008648 <mpu_set_bypass+0x188>)
 80085ee:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d002      	beq.n	80085fc <mpu_set_bypass+0x13c>
            tmp = BIT_ACTL;
 80085f6:	2380      	movs	r3, #128	; 0x80
 80085f8:	73fb      	strb	r3, [r7, #15]
 80085fa:	e001      	b.n	8008600 <mpu_set_bypass+0x140>
        else
            tmp = 0;
 80085fc:	2300      	movs	r3, #0
 80085fe:	73fb      	strb	r3, [r7, #15]
        if (st.chip_cfg.latched_int)
 8008600:	4b11      	ldr	r3, [pc, #68]	; (8008648 <mpu_set_bypass+0x188>)
 8008602:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 8008606:	2b00      	cmp	r3, #0
 8008608:	d004      	beq.n	8008614 <mpu_set_bypass+0x154>
            tmp |= BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800860a:	7bfb      	ldrb	r3, [r7, #15]
 800860c:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8008610:	b2db      	uxtb	r3, r3
 8008612:	73fb      	strb	r3, [r7, #15]
        if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 8008614:	4b0c      	ldr	r3, [pc, #48]	; (8008648 <mpu_set_bypass+0x188>)
 8008616:	685b      	ldr	r3, [r3, #4]
 8008618:	7818      	ldrb	r0, [r3, #0]
 800861a:	4b0b      	ldr	r3, [pc, #44]	; (8008648 <mpu_set_bypass+0x188>)
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	7dd9      	ldrb	r1, [r3, #23]
 8008620:	f107 030f 	add.w	r3, r7, #15
 8008624:	2201      	movs	r2, #1
 8008626:	f006 faec 	bl	800ec02 <MPU9250_Write_Len>
 800862a:	4603      	mov	r3, r0
 800862c:	2b00      	cmp	r3, #0
 800862e:	d002      	beq.n	8008636 <mpu_set_bypass+0x176>
            return -1;
 8008630:	f04f 33ff 	mov.w	r3, #4294967295
 8008634:	e003      	b.n	800863e <mpu_set_bypass+0x17e>
    }
    st.chip_cfg.bypass_mode = bypass_on;
 8008636:	4a04      	ldr	r2, [pc, #16]	; (8008648 <mpu_set_bypass+0x188>)
 8008638:	79fb      	ldrb	r3, [r7, #7]
 800863a:	7493      	strb	r3, [r2, #18]
    return 0;
 800863c:	2300      	movs	r3, #0
}
 800863e:	4618      	mov	r0, r3
 8008640:	3710      	adds	r7, #16
 8008642:	46bd      	mov	sp, r7
 8008644:	bd80      	pop	{r7, pc}
 8008646:	bf00      	nop
 8008648:	20000014 	.word	0x20000014

0800864c <mpu_set_int_latched>:
 *  Any MPU register will clear the interrupt.
 *  @param[in]  enable  1 to enable, 0 to disable.
 *  @return     0 if successful.
 */
int mpu_set_int_latched(unsigned char enable)
{
 800864c:	b580      	push	{r7, lr}
 800864e:	b084      	sub	sp, #16
 8008650:	af00      	add	r7, sp, #0
 8008652:	4603      	mov	r3, r0
 8008654:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.latched_int == enable)
 8008656:	4b1e      	ldr	r3, [pc, #120]	; (80086d0 <mpu_set_int_latched+0x84>)
 8008658:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800865c:	79fa      	ldrb	r2, [r7, #7]
 800865e:	429a      	cmp	r2, r3
 8008660:	d101      	bne.n	8008666 <mpu_set_int_latched+0x1a>
        return 0;
 8008662:	2300      	movs	r3, #0
 8008664:	e030      	b.n	80086c8 <mpu_set_int_latched+0x7c>

    if (enable)
 8008666:	79fb      	ldrb	r3, [r7, #7]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d002      	beq.n	8008672 <mpu_set_int_latched+0x26>
        tmp = BIT_LATCH_EN | BIT_ANY_RD_CLR;
 800866c:	2330      	movs	r3, #48	; 0x30
 800866e:	73fb      	strb	r3, [r7, #15]
 8008670:	e001      	b.n	8008676 <mpu_set_int_latched+0x2a>
    else
        tmp = 0;
 8008672:	2300      	movs	r3, #0
 8008674:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.bypass_mode)
 8008676:	4b16      	ldr	r3, [pc, #88]	; (80086d0 <mpu_set_int_latched+0x84>)
 8008678:	7c9b      	ldrb	r3, [r3, #18]
 800867a:	2b00      	cmp	r3, #0
 800867c:	d004      	beq.n	8008688 <mpu_set_int_latched+0x3c>
        tmp |= BIT_BYPASS_EN;
 800867e:	7bfb      	ldrb	r3, [r7, #15]
 8008680:	f043 0302 	orr.w	r3, r3, #2
 8008684:	b2db      	uxtb	r3, r3
 8008686:	73fb      	strb	r3, [r7, #15]
    if (st.chip_cfg.active_low_int)
 8008688:	4b11      	ldr	r3, [pc, #68]	; (80086d0 <mpu_set_int_latched+0x84>)
 800868a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800868e:	2b00      	cmp	r3, #0
 8008690:	d004      	beq.n	800869c <mpu_set_int_latched+0x50>
        tmp |= BIT_ACTL;
 8008692:	7bfb      	ldrb	r3, [r7, #15]
 8008694:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8008698:	b2db      	uxtb	r3, r3
 800869a:	73fb      	strb	r3, [r7, #15]
    if (i2c_write(st.hw->addr, st.reg->int_pin_cfg, 1, &tmp))
 800869c:	4b0c      	ldr	r3, [pc, #48]	; (80086d0 <mpu_set_int_latched+0x84>)
 800869e:	685b      	ldr	r3, [r3, #4]
 80086a0:	7818      	ldrb	r0, [r3, #0]
 80086a2:	4b0b      	ldr	r3, [pc, #44]	; (80086d0 <mpu_set_int_latched+0x84>)
 80086a4:	681b      	ldr	r3, [r3, #0]
 80086a6:	7dd9      	ldrb	r1, [r3, #23]
 80086a8:	f107 030f 	add.w	r3, r7, #15
 80086ac:	2201      	movs	r2, #1
 80086ae:	f006 faa8 	bl	800ec02 <MPU9250_Write_Len>
 80086b2:	4603      	mov	r3, r0
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d002      	beq.n	80086be <mpu_set_int_latched+0x72>
        return -1;
 80086b8:	f04f 33ff 	mov.w	r3, #4294967295
 80086bc:	e004      	b.n	80086c8 <mpu_set_int_latched+0x7c>
    st.chip_cfg.latched_int = enable;
 80086be:	4a04      	ldr	r2, [pc, #16]	; (80086d0 <mpu_set_int_latched+0x84>)
 80086c0:	79fb      	ldrb	r3, [r7, #7]
 80086c2:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
    return 0;
 80086c6:	2300      	movs	r3, #0
}
 80086c8:	4618      	mov	r0, r3
 80086ca:	3710      	adds	r7, #16
 80086cc:	46bd      	mov	sp, r7
 80086ce:	bd80      	pop	{r7, pc}
 80086d0:	20000014 	.word	0x20000014

080086d4 <compass_self_test>:
}

#endif 
#ifdef AK89xx_SECONDARY
static int compass_self_test(void)
{
 80086d4:	b580      	push	{r7, lr}
 80086d6:	b084      	sub	sp, #16
 80086d8:	af00      	add	r7, sp, #0
    unsigned char tmp[6];
    unsigned char tries = 10;
 80086da:	230a      	movs	r3, #10
 80086dc:	73fb      	strb	r3, [r7, #15]
    int result = 0x07;
 80086de:	2307      	movs	r3, #7
 80086e0:	60bb      	str	r3, [r7, #8]
    short data;

    mpu_set_bypass(1);
 80086e2:	2001      	movs	r0, #1
 80086e4:	f7ff feec 	bl	80084c0 <mpu_set_bypass>

    tmp[0] = AKM_POWER_DOWN;
 80086e8:	2310      	movs	r3, #16
 80086ea:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, tmp))
 80086ec:	4b5b      	ldr	r3, [pc, #364]	; (800885c <compass_self_test+0x188>)
 80086ee:	f893 002a 	ldrb.w	r0, [r3, #42]	; 0x2a
 80086f2:	463b      	mov	r3, r7
 80086f4:	2201      	movs	r2, #1
 80086f6:	210a      	movs	r1, #10
 80086f8:	f006 fa83 	bl	800ec02 <MPU9250_Write_Len>
 80086fc:	4603      	mov	r3, r0
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d001      	beq.n	8008706 <compass_self_test+0x32>
        return 0x07;
 8008702:	2307      	movs	r3, #7
 8008704:	e0a6      	b.n	8008854 <compass_self_test+0x180>
    tmp[0] = AKM_BIT_SELF_TEST;
 8008706:	2340      	movs	r3, #64	; 0x40
 8008708:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_ASTC, 1, tmp))
 800870a:	4b54      	ldr	r3, [pc, #336]	; (800885c <compass_self_test+0x188>)
 800870c:	f893 002a 	ldrb.w	r0, [r3, #42]	; 0x2a
 8008710:	463b      	mov	r3, r7
 8008712:	2201      	movs	r2, #1
 8008714:	210c      	movs	r1, #12
 8008716:	f006 fa74 	bl	800ec02 <MPU9250_Write_Len>
 800871a:	4603      	mov	r3, r0
 800871c:	2b00      	cmp	r3, #0
 800871e:	d176      	bne.n	800880e <compass_self_test+0x13a>
        goto AKM_restore;
    tmp[0] = AKM_MODE_SELF_TEST;
 8008720:	2318      	movs	r3, #24
 8008722:	703b      	strb	r3, [r7, #0]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, tmp))
 8008724:	4b4d      	ldr	r3, [pc, #308]	; (800885c <compass_self_test+0x188>)
 8008726:	f893 002a 	ldrb.w	r0, [r3, #42]	; 0x2a
 800872a:	463b      	mov	r3, r7
 800872c:	2201      	movs	r2, #1
 800872e:	210a      	movs	r1, #10
 8008730:	f006 fa67 	bl	800ec02 <MPU9250_Write_Len>
 8008734:	4603      	mov	r3, r0
 8008736:	2b00      	cmp	r3, #0
 8008738:	d16b      	bne.n	8008812 <compass_self_test+0x13e>
        goto AKM_restore;

    do {
        delay_ms(10);
 800873a:	200a      	movs	r0, #10
 800873c:	f008 ff94 	bl	8011668 <delay_ms>
        if (i2c_read(st.chip_cfg.compass_addr, AKM_REG_ST1, 1, tmp))
 8008740:	4b46      	ldr	r3, [pc, #280]	; (800885c <compass_self_test+0x188>)
 8008742:	f893 002a 	ldrb.w	r0, [r3, #42]	; 0x2a
 8008746:	463b      	mov	r3, r7
 8008748:	2201      	movs	r2, #1
 800874a:	2102      	movs	r1, #2
 800874c:	f006 fa07 	bl	800eb5e <MPU9250_Read_Len>
 8008750:	4603      	mov	r3, r0
 8008752:	2b00      	cmp	r3, #0
 8008754:	d15f      	bne.n	8008816 <compass_self_test+0x142>
            goto AKM_restore;
        if (tmp[0] & AKM_DATA_READY)
 8008756:	783b      	ldrb	r3, [r7, #0]
 8008758:	f003 0301 	and.w	r3, r3, #1
 800875c:	2b00      	cmp	r3, #0
 800875e:	d105      	bne.n	800876c <compass_self_test+0x98>
            break;
    } while (tries--);
 8008760:	7bfb      	ldrb	r3, [r7, #15]
 8008762:	1e5a      	subs	r2, r3, #1
 8008764:	73fa      	strb	r2, [r7, #15]
 8008766:	2b00      	cmp	r3, #0
 8008768:	d1e7      	bne.n	800873a <compass_self_test+0x66>
 800876a:	e000      	b.n	800876e <compass_self_test+0x9a>
            break;
 800876c:	bf00      	nop
    if (!(tmp[0] & AKM_DATA_READY))
 800876e:	783b      	ldrb	r3, [r7, #0]
 8008770:	f003 0301 	and.w	r3, r3, #1
 8008774:	2b00      	cmp	r3, #0
 8008776:	d050      	beq.n	800881a <compass_self_test+0x146>
        goto AKM_restore;

    if (i2c_read(st.chip_cfg.compass_addr, AKM_REG_HXL, 6, tmp))
 8008778:	4b38      	ldr	r3, [pc, #224]	; (800885c <compass_self_test+0x188>)
 800877a:	f893 002a 	ldrb.w	r0, [r3, #42]	; 0x2a
 800877e:	463b      	mov	r3, r7
 8008780:	2206      	movs	r2, #6
 8008782:	2103      	movs	r1, #3
 8008784:	f006 f9eb 	bl	800eb5e <MPU9250_Read_Len>
 8008788:	4603      	mov	r3, r0
 800878a:	2b00      	cmp	r3, #0
 800878c:	d147      	bne.n	800881e <compass_self_test+0x14a>
        goto AKM_restore;

    result = 0;
 800878e:	2300      	movs	r3, #0
 8008790:	60bb      	str	r3, [r7, #8]
        result |= 0x02;
    data = (short)(tmp[5] << 8) | tmp[4];
    if ((data > -300) || (data < -1000))
        result |= 0x04;
#elif defined MPU9250
    data = (short)(tmp[1] << 8) | tmp[0];
 8008792:	787b      	ldrb	r3, [r7, #1]
 8008794:	021b      	lsls	r3, r3, #8
 8008796:	b21a      	sxth	r2, r3
 8008798:	783b      	ldrb	r3, [r7, #0]
 800879a:	b21b      	sxth	r3, r3
 800879c:	4313      	orrs	r3, r2
 800879e:	80fb      	strh	r3, [r7, #6]
    if ((data > 200) || (data < -200))  
 80087a0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80087a4:	2bc8      	cmp	r3, #200	; 0xc8
 80087a6:	dc04      	bgt.n	80087b2 <compass_self_test+0xde>
 80087a8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80087ac:	f113 0fc8 	cmn.w	r3, #200	; 0xc8
 80087b0:	da03      	bge.n	80087ba <compass_self_test+0xe6>
        result |= 0x01;
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	f043 0301 	orr.w	r3, r3, #1
 80087b8:	60bb      	str	r3, [r7, #8]
    data = (short)(tmp[3] << 8) | tmp[2];
 80087ba:	78fb      	ldrb	r3, [r7, #3]
 80087bc:	021b      	lsls	r3, r3, #8
 80087be:	b21a      	sxth	r2, r3
 80087c0:	78bb      	ldrb	r3, [r7, #2]
 80087c2:	b21b      	sxth	r3, r3
 80087c4:	4313      	orrs	r3, r2
 80087c6:	80fb      	strh	r3, [r7, #6]
    if ((data > 200) || (data < -200))  
 80087c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80087cc:	2bc8      	cmp	r3, #200	; 0xc8
 80087ce:	dc04      	bgt.n	80087da <compass_self_test+0x106>
 80087d0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80087d4:	f113 0fc8 	cmn.w	r3, #200	; 0xc8
 80087d8:	da03      	bge.n	80087e2 <compass_self_test+0x10e>
        result |= 0x02;
 80087da:	68bb      	ldr	r3, [r7, #8]
 80087dc:	f043 0302 	orr.w	r3, r3, #2
 80087e0:	60bb      	str	r3, [r7, #8]
    data = (short)(tmp[5] << 8) | tmp[4];
 80087e2:	797b      	ldrb	r3, [r7, #5]
 80087e4:	021b      	lsls	r3, r3, #8
 80087e6:	b21a      	sxth	r2, r3
 80087e8:	793b      	ldrb	r3, [r7, #4]
 80087ea:	b21b      	sxth	r3, r3
 80087ec:	4313      	orrs	r3, r2
 80087ee:	80fb      	strh	r3, [r7, #6]
    if ((data > -800) || (data < -3200))  
 80087f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80087f4:	f513 7f48 	cmn.w	r3, #800	; 0x320
 80087f8:	dc04      	bgt.n	8008804 <compass_self_test+0x130>
 80087fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80087fe:	f513 6f48 	cmn.w	r3, #3200	; 0xc80
 8008802:	da0e      	bge.n	8008822 <compass_self_test+0x14e>
        result |= 0x04;
 8008804:	68bb      	ldr	r3, [r7, #8]
 8008806:	f043 0304 	orr.w	r3, r3, #4
 800880a:	60bb      	str	r3, [r7, #8]
 800880c:	e00a      	b.n	8008824 <compass_self_test+0x150>
        goto AKM_restore;
 800880e:	bf00      	nop
 8008810:	e008      	b.n	8008824 <compass_self_test+0x150>
        goto AKM_restore;
 8008812:	bf00      	nop
 8008814:	e006      	b.n	8008824 <compass_self_test+0x150>
            goto AKM_restore;
 8008816:	bf00      	nop
 8008818:	e004      	b.n	8008824 <compass_self_test+0x150>
        goto AKM_restore;
 800881a:	bf00      	nop
 800881c:	e002      	b.n	8008824 <compass_self_test+0x150>
        goto AKM_restore;
 800881e:	bf00      	nop
 8008820:	e000      	b.n	8008824 <compass_self_test+0x150>
#endif
AKM_restore:
 8008822:	bf00      	nop
    tmp[0] = 0 | SUPPORTS_AK89xx_HIGH_SENS;
 8008824:	2310      	movs	r3, #16
 8008826:	703b      	strb	r3, [r7, #0]
    i2c_write(st.chip_cfg.compass_addr, AKM_REG_ASTC, 1, tmp);
 8008828:	4b0c      	ldr	r3, [pc, #48]	; (800885c <compass_self_test+0x188>)
 800882a:	f893 002a 	ldrb.w	r0, [r3, #42]	; 0x2a
 800882e:	463b      	mov	r3, r7
 8008830:	2201      	movs	r2, #1
 8008832:	210c      	movs	r1, #12
 8008834:	f006 f9e5 	bl	800ec02 <MPU9250_Write_Len>
    tmp[0] = SUPPORTS_AK89xx_HIGH_SENS;
 8008838:	2310      	movs	r3, #16
 800883a:	703b      	strb	r3, [r7, #0]
    i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, tmp);
 800883c:	4b07      	ldr	r3, [pc, #28]	; (800885c <compass_self_test+0x188>)
 800883e:	f893 002a 	ldrb.w	r0, [r3, #42]	; 0x2a
 8008842:	463b      	mov	r3, r7
 8008844:	2201      	movs	r2, #1
 8008846:	210a      	movs	r1, #10
 8008848:	f006 f9db 	bl	800ec02 <MPU9250_Write_Len>
    mpu_set_bypass(0);
 800884c:	2000      	movs	r0, #0
 800884e:	f7ff fe37 	bl	80084c0 <mpu_set_bypass>
    return result;
 8008852:	68bb      	ldr	r3, [r7, #8]
}
 8008854:	4618      	mov	r0, r3
 8008856:	3710      	adds	r7, #16
 8008858:	46bd      	mov	sp, r7
 800885a:	bd80      	pop	{r7, pc}
 800885c:	20000014 	.word	0x20000014

08008860 <accel_6500_self_test>:
	26354,26618,26884,27153,27424,27699,27976,28255,
	28538,28823,29112,29403,29697,29994,30294,30597,
	30903,31212,31524,31839,32157,32479,32804,33132
};
static int accel_6500_self_test(long *bias_regular, long *bias_st, int debug)
{
 8008860:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008864:	b09b      	sub	sp, #108	; 0x6c
 8008866:	af04      	add	r7, sp, #16
 8008868:	60f8      	str	r0, [r7, #12]
 800886a:	60b9      	str	r1, [r7, #8]
 800886c:	607a      	str	r2, [r7, #4]
	uint32_t tmp;
    int i, result = 0, otp_value_zero = 0;
 800886e:	2300      	movs	r3, #0
 8008870:	653b      	str	r3, [r7, #80]	; 0x50
 8008872:	2300      	movs	r3, #0
 8008874:	64fb      	str	r3, [r7, #76]	; 0x4c
    float accel_st_al_min, accel_st_al_max;
    float st_shift_cust[3], st_shift_ratio[3], ct_shift_prod[3], accel_offset_max;
    unsigned char regs[3];
    if (i2c_read(st.hw->addr, REG_6500_XA_ST_DATA, 3, regs)) {
 8008876:	4bb9      	ldr	r3, [pc, #740]	; (8008b5c <accel_6500_self_test+0x2fc>)
 8008878:	685b      	ldr	r3, [r3, #4]
 800887a:	7818      	ldrb	r0, [r3, #0]
 800887c:	f107 0314 	add.w	r3, r7, #20
 8008880:	2203      	movs	r2, #3
 8008882:	210d      	movs	r1, #13
 8008884:	f006 f96b 	bl	800eb5e <MPU9250_Read_Len>
 8008888:	4603      	mov	r3, r0
 800888a:	2b00      	cmp	r3, #0
 800888c:	d007      	beq.n	800889e <accel_6500_self_test+0x3e>
    	if(debug)
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2b00      	cmp	r3, #0
 8008892:	d002      	beq.n	800889a <accel_6500_self_test+0x3a>
    		log_i("Reading OTP Register Error.\n");
 8008894:	48b2      	ldr	r0, [pc, #712]	; (8008b60 <accel_6500_self_test+0x300>)
 8008896:	f00d f985 	bl	8015ba4 <puts>
    	return 0x07;
 800889a:	2307      	movs	r3, #7
 800889c:	e247      	b.n	8008d2e <accel_6500_self_test+0x4ce>
    }
    if(debug)
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	d007      	beq.n	80088b4 <accel_6500_self_test+0x54>
    	log_i("Accel OTP:%d, %d, %d\n", regs[0], regs[1], regs[2]);
 80088a4:	7d3b      	ldrb	r3, [r7, #20]
 80088a6:	4619      	mov	r1, r3
 80088a8:	7d7b      	ldrb	r3, [r7, #21]
 80088aa:	461a      	mov	r2, r3
 80088ac:	7dbb      	ldrb	r3, [r7, #22]
 80088ae:	48ad      	ldr	r0, [pc, #692]	; (8008b64 <accel_6500_self_test+0x304>)
 80088b0:	f00d f8aa 	bl	8015a08 <iprintf>
	for (i = 0; i < 3; i++) {
 80088b4:	2300      	movs	r3, #0
 80088b6:	657b      	str	r3, [r7, #84]	; 0x54
 80088b8:	e058      	b.n	800896c <accel_6500_self_test+0x10c>
		if (regs[i] != 0) {
 80088ba:	f107 0214 	add.w	r2, r7, #20
 80088be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088c0:	4413      	add	r3, r2
 80088c2:	781b      	ldrb	r3, [r3, #0]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d043      	beq.n	8008950 <accel_6500_self_test+0xf0>
			ct_shift_prod[i] = mpu_6500_st_tb[regs[i] - 1];
 80088c8:	f107 0214 	add.w	r2, r7, #20
 80088cc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088ce:	4413      	add	r3, r2
 80088d0:	781b      	ldrb	r3, [r3, #0]
 80088d2:	3b01      	subs	r3, #1
 80088d4:	4aa4      	ldr	r2, [pc, #656]	; (8008b68 <accel_6500_self_test+0x308>)
 80088d6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80088da:	4618      	mov	r0, r3
 80088dc:	f7fe f846 	bl	800696c <__aeabi_ui2f>
 80088e0:	4602      	mov	r2, r0
 80088e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088e4:	009b      	lsls	r3, r3, #2
 80088e6:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80088ea:	440b      	add	r3, r1
 80088ec:	f843 2c40 	str.w	r2, [r3, #-64]
			ct_shift_prod[i] *= 65536.f;
 80088f0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80088f2:	009b      	lsls	r3, r3, #2
 80088f4:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80088f8:	4413      	add	r3, r2
 80088fa:	f853 3c40 	ldr.w	r3, [r3, #-64]
 80088fe:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 8008902:	4618      	mov	r0, r3
 8008904:	f7fe f88a 	bl	8006a1c <__aeabi_fmul>
 8008908:	4603      	mov	r3, r0
 800890a:	461a      	mov	r2, r3
 800890c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800890e:	009b      	lsls	r3, r3, #2
 8008910:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8008914:	440b      	add	r3, r1
 8008916:	f843 2c40 	str.w	r2, [r3, #-64]
			ct_shift_prod[i] /= test.accel_sens;
 800891a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800891c:	009b      	lsls	r3, r3, #2
 800891e:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008922:	4413      	add	r3, r2
 8008924:	f853 6c40 	ldr.w	r6, [r3, #-64]
 8008928:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800892c:	4618      	mov	r0, r3
 800892e:	f7fe f81d 	bl	800696c <__aeabi_ui2f>
 8008932:	4603      	mov	r3, r0
 8008934:	4619      	mov	r1, r3
 8008936:	4630      	mov	r0, r6
 8008938:	f7fe f924 	bl	8006b84 <__aeabi_fdiv>
 800893c:	4603      	mov	r3, r0
 800893e:	461a      	mov	r2, r3
 8008940:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008942:	009b      	lsls	r3, r3, #2
 8008944:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8008948:	440b      	add	r3, r1
 800894a:	f843 2c40 	str.w	r2, [r3, #-64]
 800894e:	e00a      	b.n	8008966 <accel_6500_self_test+0x106>
		}
		else {
			ct_shift_prod[i] = 0;
 8008950:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008952:	009b      	lsls	r3, r3, #2
 8008954:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008958:	4413      	add	r3, r2
 800895a:	f04f 0200 	mov.w	r2, #0
 800895e:	f843 2c40 	str.w	r2, [r3, #-64]
			otp_value_zero = 1;
 8008962:	2301      	movs	r3, #1
 8008964:	64fb      	str	r3, [r7, #76]	; 0x4c
	for (i = 0; i < 3; i++) {
 8008966:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008968:	3301      	adds	r3, #1
 800896a:	657b      	str	r3, [r7, #84]	; 0x54
 800896c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800896e:	2b02      	cmp	r3, #2
 8008970:	dda3      	ble.n	80088ba <accel_6500_self_test+0x5a>
		}
	}
	if(otp_value_zero == 0) {
 8008972:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008974:	2b00      	cmp	r3, #0
 8008976:	f040 80c8 	bne.w	8008b0a <accel_6500_self_test+0x2aa>
		if(debug)
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	2b00      	cmp	r3, #0
 800897e:	d002      	beq.n	8008986 <accel_6500_self_test+0x126>
			log_i("ACCEL:CRITERIA A\n");
 8008980:	487a      	ldr	r0, [pc, #488]	; (8008b6c <accel_6500_self_test+0x30c>)
 8008982:	f00d f90f 	bl	8015ba4 <puts>
		for (i = 0; i < 3; i++) {
 8008986:	2300      	movs	r3, #0
 8008988:	657b      	str	r3, [r7, #84]	; 0x54
 800898a:	e0b9      	b.n	8008b00 <accel_6500_self_test+0x2a0>
			st_shift_cust[i] = bias_st[i] - bias_regular[i];
 800898c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800898e:	009b      	lsls	r3, r3, #2
 8008990:	68ba      	ldr	r2, [r7, #8]
 8008992:	4413      	add	r3, r2
 8008994:	681a      	ldr	r2, [r3, #0]
 8008996:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008998:	009b      	lsls	r3, r3, #2
 800899a:	68f9      	ldr	r1, [r7, #12]
 800899c:	440b      	add	r3, r1
 800899e:	681b      	ldr	r3, [r3, #0]
 80089a0:	1ad3      	subs	r3, r2, r3
 80089a2:	4618      	mov	r0, r3
 80089a4:	f7fd ffe6 	bl	8006974 <__aeabi_i2f>
 80089a8:	4602      	mov	r2, r0
 80089aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80089ac:	009b      	lsls	r3, r3, #2
 80089ae:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80089b2:	440b      	add	r3, r1
 80089b4:	f843 2c28 	str.w	r2, [r3, #-40]
			if(debug) {
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d03f      	beq.n	8008a3e <accel_6500_self_test+0x1de>
				log_i("Bias_Shift=%7.4f, Bias_Reg=%7.4f, Bias_HWST=%7.4f\r\n",
						st_shift_cust[i]/1.f, bias_regular[i]/1.f,
 80089be:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80089c0:	009b      	lsls	r3, r3, #2
 80089c2:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80089c6:	4413      	add	r3, r2
 80089c8:	f853 3c28 	ldr.w	r3, [r3, #-40]
				log_i("Bias_Shift=%7.4f, Bias_Reg=%7.4f, Bias_HWST=%7.4f\r\n",
 80089cc:	4618      	mov	r0, r3
 80089ce:	f7fd fb77 	bl	80060c0 <__aeabi_f2d>
 80089d2:	4682      	mov	sl, r0
 80089d4:	468b      	mov	fp, r1
						st_shift_cust[i]/1.f, bias_regular[i]/1.f,
 80089d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80089d8:	009b      	lsls	r3, r3, #2
 80089da:	68fa      	ldr	r2, [r7, #12]
 80089dc:	4413      	add	r3, r2
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	4618      	mov	r0, r3
 80089e2:	f7fd ffc7 	bl	8006974 <__aeabi_i2f>
 80089e6:	4603      	mov	r3, r0
				log_i("Bias_Shift=%7.4f, Bias_Reg=%7.4f, Bias_HWST=%7.4f\r\n",
 80089e8:	4618      	mov	r0, r3
 80089ea:	f7fd fb69 	bl	80060c0 <__aeabi_f2d>
 80089ee:	4680      	mov	r8, r0
 80089f0:	4689      	mov	r9, r1
						bias_st[i]/1.f);
 80089f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80089f4:	009b      	lsls	r3, r3, #2
 80089f6:	68ba      	ldr	r2, [r7, #8]
 80089f8:	4413      	add	r3, r2
 80089fa:	681b      	ldr	r3, [r3, #0]
 80089fc:	4618      	mov	r0, r3
 80089fe:	f7fd ffb9 	bl	8006974 <__aeabi_i2f>
 8008a02:	4603      	mov	r3, r0
				log_i("Bias_Shift=%7.4f, Bias_Reg=%7.4f, Bias_HWST=%7.4f\r\n",
 8008a04:	4618      	mov	r0, r3
 8008a06:	f7fd fb5b 	bl	80060c0 <__aeabi_f2d>
 8008a0a:	4602      	mov	r2, r0
 8008a0c:	460b      	mov	r3, r1
 8008a0e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008a12:	e9cd 8900 	strd	r8, r9, [sp]
 8008a16:	4652      	mov	r2, sl
 8008a18:	465b      	mov	r3, fp
 8008a1a:	4855      	ldr	r0, [pc, #340]	; (8008b70 <accel_6500_self_test+0x310>)
 8008a1c:	f00c fff4 	bl	8015a08 <iprintf>
				log_i("OTP value: %7.4f\r\n", ct_shift_prod[i]/1.f);
 8008a20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a22:	009b      	lsls	r3, r3, #2
 8008a24:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008a28:	4413      	add	r3, r2
 8008a2a:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f7fd fb46 	bl	80060c0 <__aeabi_f2d>
 8008a34:	4602      	mov	r2, r0
 8008a36:	460b      	mov	r3, r1
 8008a38:	484e      	ldr	r0, [pc, #312]	; (8008b74 <accel_6500_self_test+0x314>)
 8008a3a:	f00c ffe5 	bl	8015a08 <iprintf>
			}

			st_shift_ratio[i] = st_shift_cust[i] / ct_shift_prod[i] - 1.f;
 8008a3e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a40:	009b      	lsls	r3, r3, #2
 8008a42:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008a46:	4413      	add	r3, r2
 8008a48:	f853 2c28 	ldr.w	r2, [r3, #-40]
 8008a4c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a4e:	009b      	lsls	r3, r3, #2
 8008a50:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8008a54:	440b      	add	r3, r1
 8008a56:	f853 3c40 	ldr.w	r3, [r3, #-64]
 8008a5a:	4619      	mov	r1, r3
 8008a5c:	4610      	mov	r0, r2
 8008a5e:	f7fe f891 	bl	8006b84 <__aeabi_fdiv>
 8008a62:	4603      	mov	r3, r0
 8008a64:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8008a68:	4618      	mov	r0, r3
 8008a6a:	f7fd fecd 	bl	8006808 <__aeabi_fsub>
 8008a6e:	4603      	mov	r3, r0
 8008a70:	461a      	mov	r2, r3
 8008a72:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a74:	009b      	lsls	r3, r3, #2
 8008a76:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8008a7a:	440b      	add	r3, r1
 8008a7c:	f843 2c34 	str.w	r2, [r3, #-52]

			if(debug)
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d019      	beq.n	8008aba <accel_6500_self_test+0x25a>
				log_i("ratio=%7.4f, threshold=%7.4f\r\n", st_shift_ratio[i]/1.f,
 8008a86:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008a88:	009b      	lsls	r3, r3, #2
 8008a8a:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008a8e:	4413      	add	r3, r2
 8008a90:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8008a94:	4618      	mov	r0, r3
 8008a96:	f7fd fb13 	bl	80060c0 <__aeabi_f2d>
 8008a9a:	4680      	mov	r8, r0
 8008a9c:	4689      	mov	r9, r1
							test.max_accel_var/1.f);
 8008a9e:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
				log_i("ratio=%7.4f, threshold=%7.4f\r\n", st_shift_ratio[i]/1.f,
 8008aa2:	4618      	mov	r0, r3
 8008aa4:	f7fd fb0c 	bl	80060c0 <__aeabi_f2d>
 8008aa8:	4602      	mov	r2, r0
 8008aaa:	460b      	mov	r3, r1
 8008aac:	e9cd 2300 	strd	r2, r3, [sp]
 8008ab0:	4642      	mov	r2, r8
 8008ab2:	464b      	mov	r3, r9
 8008ab4:	4830      	ldr	r0, [pc, #192]	; (8008b78 <accel_6500_self_test+0x318>)
 8008ab6:	f00c ffa7 	bl	8015a08 <iprintf>

			if (fabs(st_shift_ratio[i]) > test.max_accel_var) {
 8008aba:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008abc:	009b      	lsls	r3, r3, #2
 8008abe:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008ac2:	4413      	add	r3, r2
 8008ac4:	f853 3c34 	ldr.w	r3, [r3, #-52]
 8008ac8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008acc:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8008ad0:	4611      	mov	r1, r2
 8008ad2:	4618      	mov	r0, r3
 8008ad4:	f7fe f95e 	bl	8006d94 <__aeabi_fcmpgt>
 8008ad8:	4603      	mov	r3, r0
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d00d      	beq.n	8008afa <accel_6500_self_test+0x29a>
				if(debug)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d003      	beq.n	8008aec <accel_6500_self_test+0x28c>
					log_i("ACCEL Fail Axis = %d\n", i);
 8008ae4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008ae6:	4825      	ldr	r0, [pc, #148]	; (8008b7c <accel_6500_self_test+0x31c>)
 8008ae8:	f00c ff8e 	bl	8015a08 <iprintf>
				result |= 1 << i;	//Error condition
 8008aec:	2201      	movs	r2, #1
 8008aee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008af0:	fa02 f303 	lsl.w	r3, r2, r3
 8008af4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008af6:	4313      	orrs	r3, r2
 8008af8:	653b      	str	r3, [r7, #80]	; 0x50
		for (i = 0; i < 3; i++) {
 8008afa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008afc:	3301      	adds	r3, #1
 8008afe:	657b      	str	r3, [r7, #84]	; 0x54
 8008b00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b02:	2b02      	cmp	r3, #2
 8008b04:	f77f af42 	ble.w	800898c <accel_6500_self_test+0x12c>
 8008b08:	e0be      	b.n	8008c88 <accel_6500_self_test+0x428>
			}
		}
	}
	else {
		/* Self Test Pass/Fail Criteria B */
		accel_st_al_min = test.min_g * 65536.f;
 8008b0a:	4b1d      	ldr	r3, [pc, #116]	; (8008b80 <accel_6500_self_test+0x320>)
 8008b0c:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 8008b10:	4618      	mov	r0, r3
 8008b12:	f7fd ff83 	bl	8006a1c <__aeabi_fmul>
 8008b16:	4603      	mov	r3, r0
 8008b18:	64bb      	str	r3, [r7, #72]	; 0x48
		accel_st_al_max = test.max_g * 65536.f;
 8008b1a:	4b1a      	ldr	r3, [pc, #104]	; (8008b84 <accel_6500_self_test+0x324>)
 8008b1c:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 8008b20:	4618      	mov	r0, r3
 8008b22:	f7fd ff7b 	bl	8006a1c <__aeabi_fmul>
 8008b26:	4603      	mov	r3, r0
 8008b28:	647b      	str	r3, [r7, #68]	; 0x44

		if(debug) {
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	2b00      	cmp	r3, #0
 8008b2e:	d012      	beq.n	8008b56 <accel_6500_self_test+0x2f6>
			log_i("ACCEL:CRITERIA B\r\n");
 8008b30:	4815      	ldr	r0, [pc, #84]	; (8008b88 <accel_6500_self_test+0x328>)
 8008b32:	f00d f837 	bl	8015ba4 <puts>
			log_i("Min MG: %7.4f\r\n", accel_st_al_min/1.f);
 8008b36:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8008b38:	f7fd fac2 	bl	80060c0 <__aeabi_f2d>
 8008b3c:	4602      	mov	r2, r0
 8008b3e:	460b      	mov	r3, r1
 8008b40:	4812      	ldr	r0, [pc, #72]	; (8008b8c <accel_6500_self_test+0x32c>)
 8008b42:	f00c ff61 	bl	8015a08 <iprintf>
			log_i("Max MG: %7.4f\r\n", accel_st_al_max/1.f);
 8008b46:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8008b48:	f7fd faba 	bl	80060c0 <__aeabi_f2d>
 8008b4c:	4602      	mov	r2, r0
 8008b4e:	460b      	mov	r3, r1
 8008b50:	480f      	ldr	r0, [pc, #60]	; (8008b90 <accel_6500_self_test+0x330>)
 8008b52:	f00c ff59 	bl	8015a08 <iprintf>
		}

		for (i = 0; i < 3; i++) {
 8008b56:	2300      	movs	r3, #0
 8008b58:	657b      	str	r3, [r7, #84]	; 0x54
 8008b5a:	e092      	b.n	8008c82 <accel_6500_self_test+0x422>
 8008b5c:	20000014 	.word	0x20000014
 8008b60:	0801abe4 	.word	0x0801abe4
 8008b64:	0801ac00 	.word	0x0801ac00
 8008b68:	0801b3d0 	.word	0x0801b3d0
 8008b6c:	0801ac18 	.word	0x0801ac18
 8008b70:	0801ac2c 	.word	0x0801ac2c
 8008b74:	0801ac60 	.word	0x0801ac60
 8008b78:	0801ac74 	.word	0x0801ac74
 8008b7c:	0801ac94 	.word	0x0801ac94
 8008b80:	3e666666 	.word	0x3e666666
 8008b84:	3f2ccccd 	.word	0x3f2ccccd
 8008b88:	0801acac 	.word	0x0801acac
 8008b8c:	0801acc0 	.word	0x0801acc0
 8008b90:	0801acd0 	.word	0x0801acd0
			st_shift_cust[i] = bias_st[i] - bias_regular[i];
 8008b94:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008b96:	009b      	lsls	r3, r3, #2
 8008b98:	68ba      	ldr	r2, [r7, #8]
 8008b9a:	4413      	add	r3, r2
 8008b9c:	681a      	ldr	r2, [r3, #0]
 8008b9e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008ba0:	009b      	lsls	r3, r3, #2
 8008ba2:	68f9      	ldr	r1, [r7, #12]
 8008ba4:	440b      	add	r3, r1
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	1ad3      	subs	r3, r2, r3
 8008baa:	4618      	mov	r0, r3
 8008bac:	f7fd fee2 	bl	8006974 <__aeabi_i2f>
 8008bb0:	4602      	mov	r2, r0
 8008bb2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008bb4:	009b      	lsls	r3, r3, #2
 8008bb6:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8008bba:	440b      	add	r3, r1
 8008bbc:	f843 2c28 	str.w	r2, [r3, #-40]

			if(debug)
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d030      	beq.n	8008c28 <accel_6500_self_test+0x3c8>
				log_i("Bias_shift=%7.4f, st=%7.4f, reg=%7.4f\n", st_shift_cust[i]/1.f, bias_st[i]/1.f, bias_regular[i]/1.f);
 8008bc6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008bc8:	009b      	lsls	r3, r3, #2
 8008bca:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008bce:	4413      	add	r3, r2
 8008bd0:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	f7fd fa73 	bl	80060c0 <__aeabi_f2d>
 8008bda:	4682      	mov	sl, r0
 8008bdc:	468b      	mov	fp, r1
 8008bde:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008be0:	009b      	lsls	r3, r3, #2
 8008be2:	68ba      	ldr	r2, [r7, #8]
 8008be4:	4413      	add	r3, r2
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	4618      	mov	r0, r3
 8008bea:	f7fd fec3 	bl	8006974 <__aeabi_i2f>
 8008bee:	4603      	mov	r3, r0
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	f7fd fa65 	bl	80060c0 <__aeabi_f2d>
 8008bf6:	4680      	mov	r8, r0
 8008bf8:	4689      	mov	r9, r1
 8008bfa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008bfc:	009b      	lsls	r3, r3, #2
 8008bfe:	68fa      	ldr	r2, [r7, #12]
 8008c00:	4413      	add	r3, r2
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	4618      	mov	r0, r3
 8008c06:	f7fd feb5 	bl	8006974 <__aeabi_i2f>
 8008c0a:	4603      	mov	r3, r0
 8008c0c:	4618      	mov	r0, r3
 8008c0e:	f7fd fa57 	bl	80060c0 <__aeabi_f2d>
 8008c12:	4602      	mov	r2, r0
 8008c14:	460b      	mov	r3, r1
 8008c16:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008c1a:	e9cd 8900 	strd	r8, r9, [sp]
 8008c1e:	4652      	mov	r2, sl
 8008c20:	465b      	mov	r3, fp
 8008c22:	4845      	ldr	r0, [pc, #276]	; (8008d38 <accel_6500_self_test+0x4d8>)
 8008c24:	f00c fef0 	bl	8015a08 <iprintf>
			if(st_shift_cust[i] < accel_st_al_min || st_shift_cust[i] > accel_st_al_max) {
 8008c28:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008c2a:	009b      	lsls	r3, r3, #2
 8008c2c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008c30:	4413      	add	r3, r2
 8008c32:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8008c36:	4619      	mov	r1, r3
 8008c38:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 8008c3a:	f7fe f8ab 	bl	8006d94 <__aeabi_fcmpgt>
 8008c3e:	4603      	mov	r3, r0
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d10d      	bne.n	8008c60 <accel_6500_self_test+0x400>
 8008c44:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008c46:	009b      	lsls	r3, r3, #2
 8008c48:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8008c4c:	4413      	add	r3, r2
 8008c4e:	f853 3c28 	ldr.w	r3, [r3, #-40]
 8008c52:	4619      	mov	r1, r3
 8008c54:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8008c56:	f7fe f87f 	bl	8006d58 <__aeabi_fcmplt>
 8008c5a:	4603      	mov	r3, r0
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d00d      	beq.n	8008c7c <accel_6500_self_test+0x41c>
				if(debug)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d003      	beq.n	8008c6e <accel_6500_self_test+0x40e>
					log_i("Accel FAIL axis:%d <= 225mg or >= 675mg\n", i);
 8008c66:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008c68:	4834      	ldr	r0, [pc, #208]	; (8008d3c <accel_6500_self_test+0x4dc>)
 8008c6a:	f00c fecd 	bl	8015a08 <iprintf>
				result |= 1 << i;	//Error condition
 8008c6e:	2201      	movs	r2, #1
 8008c70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008c72:	fa02 f303 	lsl.w	r3, r2, r3
 8008c76:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008c78:	4313      	orrs	r3, r2
 8008c7a:	653b      	str	r3, [r7, #80]	; 0x50
		for (i = 0; i < 3; i++) {
 8008c7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008c7e:	3301      	adds	r3, #1
 8008c80:	657b      	str	r3, [r7, #84]	; 0x54
 8008c82:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008c84:	2b02      	cmp	r3, #2
 8008c86:	dd85      	ble.n	8008b94 <accel_6500_self_test+0x334>
			}
		}
	}

	if(result == 0) {
 8008c88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d14e      	bne.n	8008d2c <accel_6500_self_test+0x4cc>
	/* Self Test Pass/Fail Criteria C */
		accel_offset_max = test.max_g_offset * 65536.f;
 8008c8e:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 8008c92:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 8008c96:	4618      	mov	r0, r3
 8008c98:	f7fd fec0 	bl	8006a1c <__aeabi_fmul>
 8008c9c:	4603      	mov	r3, r0
 8008c9e:	643b      	str	r3, [r7, #64]	; 0x40
		if(debug)
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2b00      	cmp	r3, #0
 8008ca4:	d007      	beq.n	8008cb6 <accel_6500_self_test+0x456>
			log_i("Accel:CRITERIA C: bias less than %7.4f\n", accel_offset_max/1.f);
 8008ca6:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008ca8:	f7fd fa0a 	bl	80060c0 <__aeabi_f2d>
 8008cac:	4602      	mov	r2, r0
 8008cae:	460b      	mov	r3, r1
 8008cb0:	4823      	ldr	r0, [pc, #140]	; (8008d40 <accel_6500_self_test+0x4e0>)
 8008cb2:	f00c fea9 	bl	8015a08 <iprintf>
		for (i = 0; i < 3; i++) {
 8008cb6:	2300      	movs	r3, #0
 8008cb8:	657b      	str	r3, [r7, #84]	; 0x54
 8008cba:	e034      	b.n	8008d26 <accel_6500_self_test+0x4c6>
			tmp = fabs(bias_regular[i]);
 8008cbc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008cbe:	009b      	lsls	r3, r3, #2
 8008cc0:	68fa      	ldr	r2, [r7, #12]
 8008cc2:	4413      	add	r3, r2
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	f7fd f9e8 	bl	800609c <__aeabi_i2d>
 8008ccc:	4602      	mov	r2, r0
 8008cce:	460b      	mov	r3, r1
 8008cd0:	4614      	mov	r4, r2
 8008cd2:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 8008cd6:	4620      	mov	r0, r4
 8008cd8:	4629      	mov	r1, r5
 8008cda:	f7fd fd21 	bl	8006720 <__aeabi_d2uiz>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	63fb      	str	r3, [r7, #60]	; 0x3c
			if(tmp > accel_offset_max) {
 8008ce2:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8008ce4:	f7fd fe42 	bl	800696c <__aeabi_ui2f>
 8008ce8:	4603      	mov	r3, r0
 8008cea:	4619      	mov	r1, r3
 8008cec:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8008cee:	f7fe f833 	bl	8006d58 <__aeabi_fcmplt>
 8008cf2:	4603      	mov	r3, r0
 8008cf4:	2b00      	cmp	r3, #0
 8008cf6:	d013      	beq.n	8008d20 <accel_6500_self_test+0x4c0>
				if(debug)
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d009      	beq.n	8008d12 <accel_6500_self_test+0x4b2>
					log_i("FAILED: Accel axis:%d = %ld > 500mg\n", i, bias_regular[i]);
 8008cfe:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d00:	009b      	lsls	r3, r3, #2
 8008d02:	68fa      	ldr	r2, [r7, #12]
 8008d04:	4413      	add	r3, r2
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	461a      	mov	r2, r3
 8008d0a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008d0c:	480d      	ldr	r0, [pc, #52]	; (8008d44 <accel_6500_self_test+0x4e4>)
 8008d0e:	f00c fe7b 	bl	8015a08 <iprintf>
				result |= 1 << i;	//Error condition
 8008d12:	2201      	movs	r2, #1
 8008d14:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d16:	fa02 f303 	lsl.w	r3, r2, r3
 8008d1a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008d1c:	4313      	orrs	r3, r2
 8008d1e:	653b      	str	r3, [r7, #80]	; 0x50
		for (i = 0; i < 3; i++) {
 8008d20:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d22:	3301      	adds	r3, #1
 8008d24:	657b      	str	r3, [r7, #84]	; 0x54
 8008d26:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008d28:	2b02      	cmp	r3, #2
 8008d2a:	ddc7      	ble.n	8008cbc <accel_6500_self_test+0x45c>
			}
		}
	}

    return result;
 8008d2c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
}
 8008d2e:	4618      	mov	r0, r3
 8008d30:	375c      	adds	r7, #92	; 0x5c
 8008d32:	46bd      	mov	sp, r7
 8008d34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d38:	0801ace0 	.word	0x0801ace0
 8008d3c:	0801ad08 	.word	0x0801ad08
 8008d40:	0801ad34 	.word	0x0801ad34
 8008d44:	0801ad5c 	.word	0x0801ad5c

08008d48 <gyro_6500_self_test>:

static int gyro_6500_self_test(long *bias_regular, long *bias_st, int debug)
{
 8008d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d4c:	b099      	sub	sp, #100	; 0x64
 8008d4e:	af04      	add	r7, sp, #16
 8008d50:	60f8      	str	r0, [r7, #12]
 8008d52:	60b9      	str	r1, [r7, #8]
 8008d54:	607a      	str	r2, [r7, #4]
    int i, result = 0, otp_value_zero = 0;
 8008d56:	2300      	movs	r3, #0
 8008d58:	64bb      	str	r3, [r7, #72]	; 0x48
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	647b      	str	r3, [r7, #68]	; 0x44
    float gyro_st_al_max;
    float st_shift_cust[3], st_shift_ratio[3], ct_shift_prod[3], gyro_offset_max;
    unsigned char regs[3];

    if (i2c_read(st.hw->addr, REG_6500_XG_ST_DATA, 3, regs)) {
 8008d5e:	4bae      	ldr	r3, [pc, #696]	; (8009018 <gyro_6500_self_test+0x2d0>)
 8008d60:	685b      	ldr	r3, [r3, #4]
 8008d62:	7818      	ldrb	r0, [r3, #0]
 8008d64:	f107 0314 	add.w	r3, r7, #20
 8008d68:	2203      	movs	r2, #3
 8008d6a:	2100      	movs	r1, #0
 8008d6c:	f005 fef7 	bl	800eb5e <MPU9250_Read_Len>
 8008d70:	4603      	mov	r3, r0
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d007      	beq.n	8008d86 <gyro_6500_self_test+0x3e>
    	if(debug)
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d002      	beq.n	8008d82 <gyro_6500_self_test+0x3a>
    		log_i("Reading OTP Register Error.\n");
 8008d7c:	48a7      	ldr	r0, [pc, #668]	; (800901c <gyro_6500_self_test+0x2d4>)
 8008d7e:	f00c ff11 	bl	8015ba4 <puts>
        return 0x07;
 8008d82:	2307      	movs	r3, #7
 8008d84:	e219      	b.n	80091ba <gyro_6500_self_test+0x472>
    }

    if(debug)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d007      	beq.n	8008d9c <gyro_6500_self_test+0x54>
    	log_i("Gyro OTP:%d, %d, %d\r\n", regs[0], regs[1], regs[2]);
 8008d8c:	7d3b      	ldrb	r3, [r7, #20]
 8008d8e:	4619      	mov	r1, r3
 8008d90:	7d7b      	ldrb	r3, [r7, #21]
 8008d92:	461a      	mov	r2, r3
 8008d94:	7dbb      	ldrb	r3, [r7, #22]
 8008d96:	48a2      	ldr	r0, [pc, #648]	; (8009020 <gyro_6500_self_test+0x2d8>)
 8008d98:	f00c fe36 	bl	8015a08 <iprintf>

	for (i = 0; i < 3; i++) {
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008da0:	e057      	b.n	8008e52 <gyro_6500_self_test+0x10a>
		if (regs[i] != 0) {
 8008da2:	f107 0214 	add.w	r2, r7, #20
 8008da6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008da8:	4413      	add	r3, r2
 8008daa:	781b      	ldrb	r3, [r3, #0]
 8008dac:	2b00      	cmp	r3, #0
 8008dae:	d042      	beq.n	8008e36 <gyro_6500_self_test+0xee>
			ct_shift_prod[i] = mpu_6500_st_tb[regs[i] - 1];
 8008db0:	f107 0214 	add.w	r2, r7, #20
 8008db4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008db6:	4413      	add	r3, r2
 8008db8:	781b      	ldrb	r3, [r3, #0]
 8008dba:	3b01      	subs	r3, #1
 8008dbc:	4a99      	ldr	r2, [pc, #612]	; (8009024 <gyro_6500_self_test+0x2dc>)
 8008dbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	f7fd fdd2 	bl	800696c <__aeabi_ui2f>
 8008dc8:	4602      	mov	r2, r0
 8008dca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008dcc:	009b      	lsls	r3, r3, #2
 8008dce:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8008dd2:	440b      	add	r3, r1
 8008dd4:	f843 2c38 	str.w	r2, [r3, #-56]
			ct_shift_prod[i] *= 65536.f;
 8008dd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008dda:	009b      	lsls	r3, r3, #2
 8008ddc:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8008de0:	4413      	add	r3, r2
 8008de2:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8008de6:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 8008dea:	4618      	mov	r0, r3
 8008dec:	f7fd fe16 	bl	8006a1c <__aeabi_fmul>
 8008df0:	4603      	mov	r3, r0
 8008df2:	461a      	mov	r2, r3
 8008df4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008df6:	009b      	lsls	r3, r3, #2
 8008df8:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8008dfc:	440b      	add	r3, r1
 8008dfe:	f843 2c38 	str.w	r2, [r3, #-56]
			ct_shift_prod[i] /= test.gyro_sens;
 8008e02:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e04:	009b      	lsls	r3, r3, #2
 8008e06:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8008e0a:	4413      	add	r3, r2
 8008e0c:	f853 6c38 	ldr.w	r6, [r3, #-56]
 8008e10:	2383      	movs	r3, #131	; 0x83
 8008e12:	4618      	mov	r0, r3
 8008e14:	f7fd fdaa 	bl	800696c <__aeabi_ui2f>
 8008e18:	4603      	mov	r3, r0
 8008e1a:	4619      	mov	r1, r3
 8008e1c:	4630      	mov	r0, r6
 8008e1e:	f7fd feb1 	bl	8006b84 <__aeabi_fdiv>
 8008e22:	4603      	mov	r3, r0
 8008e24:	461a      	mov	r2, r3
 8008e26:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8008e2e:	440b      	add	r3, r1
 8008e30:	f843 2c38 	str.w	r2, [r3, #-56]
 8008e34:	e00a      	b.n	8008e4c <gyro_6500_self_test+0x104>
		}
		else {
			ct_shift_prod[i] = 0;
 8008e36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e38:	009b      	lsls	r3, r3, #2
 8008e3a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8008e3e:	4413      	add	r3, r2
 8008e40:	f04f 0200 	mov.w	r2, #0
 8008e44:	f843 2c38 	str.w	r2, [r3, #-56]
			otp_value_zero = 1;
 8008e48:	2301      	movs	r3, #1
 8008e4a:	647b      	str	r3, [r7, #68]	; 0x44
	for (i = 0; i < 3; i++) {
 8008e4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e4e:	3301      	adds	r3, #1
 8008e50:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008e52:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e54:	2b02      	cmp	r3, #2
 8008e56:	dda4      	ble.n	8008da2 <gyro_6500_self_test+0x5a>
		}
	}

	if(otp_value_zero == 0) {
 8008e58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008e5a:	2b00      	cmp	r3, #0
 8008e5c:	f040 80c2 	bne.w	8008fe4 <gyro_6500_self_test+0x29c>
		if(debug)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	2b00      	cmp	r3, #0
 8008e64:	d002      	beq.n	8008e6c <gyro_6500_self_test+0x124>
			log_i("GYRO:CRITERIA A\n");
 8008e66:	4870      	ldr	r0, [pc, #448]	; (8009028 <gyro_6500_self_test+0x2e0>)
 8008e68:	f00c fe9c 	bl	8015ba4 <puts>
		/* Self Test Pass/Fail Criteria A */
		for (i = 0; i < 3; i++) {
 8008e6c:	2300      	movs	r3, #0
 8008e6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008e70:	e0b3      	b.n	8008fda <gyro_6500_self_test+0x292>
			st_shift_cust[i] = bias_st[i] - bias_regular[i];
 8008e72:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e74:	009b      	lsls	r3, r3, #2
 8008e76:	68ba      	ldr	r2, [r7, #8]
 8008e78:	4413      	add	r3, r2
 8008e7a:	681a      	ldr	r2, [r3, #0]
 8008e7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e7e:	009b      	lsls	r3, r3, #2
 8008e80:	68f9      	ldr	r1, [r7, #12]
 8008e82:	440b      	add	r3, r1
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	1ad3      	subs	r3, r2, r3
 8008e88:	4618      	mov	r0, r3
 8008e8a:	f7fd fd73 	bl	8006974 <__aeabi_i2f>
 8008e8e:	4602      	mov	r2, r0
 8008e90:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008e92:	009b      	lsls	r3, r3, #2
 8008e94:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8008e98:	440b      	add	r3, r1
 8008e9a:	f843 2c20 	str.w	r2, [r3, #-32]

			if(debug) {
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d03f      	beq.n	8008f24 <gyro_6500_self_test+0x1dc>
				log_i("Bias_Shift=%7.4f, Bias_Reg=%7.4f, Bias_HWST=%7.4f\r\n",
						st_shift_cust[i]/1.f, bias_regular[i]/1.f,
 8008ea4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ea6:	009b      	lsls	r3, r3, #2
 8008ea8:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8008eac:	4413      	add	r3, r2
 8008eae:	f853 3c20 	ldr.w	r3, [r3, #-32]
				log_i("Bias_Shift=%7.4f, Bias_Reg=%7.4f, Bias_HWST=%7.4f\r\n",
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	f7fd f904 	bl	80060c0 <__aeabi_f2d>
 8008eb8:	4682      	mov	sl, r0
 8008eba:	468b      	mov	fp, r1
						st_shift_cust[i]/1.f, bias_regular[i]/1.f,
 8008ebc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008ebe:	009b      	lsls	r3, r3, #2
 8008ec0:	68fa      	ldr	r2, [r7, #12]
 8008ec2:	4413      	add	r3, r2
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	f7fd fd54 	bl	8006974 <__aeabi_i2f>
 8008ecc:	4603      	mov	r3, r0
				log_i("Bias_Shift=%7.4f, Bias_Reg=%7.4f, Bias_HWST=%7.4f\r\n",
 8008ece:	4618      	mov	r0, r3
 8008ed0:	f7fd f8f6 	bl	80060c0 <__aeabi_f2d>
 8008ed4:	4680      	mov	r8, r0
 8008ed6:	4689      	mov	r9, r1
						bias_st[i]/1.f);
 8008ed8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008eda:	009b      	lsls	r3, r3, #2
 8008edc:	68ba      	ldr	r2, [r7, #8]
 8008ede:	4413      	add	r3, r2
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	f7fd fd46 	bl	8006974 <__aeabi_i2f>
 8008ee8:	4603      	mov	r3, r0
				log_i("Bias_Shift=%7.4f, Bias_Reg=%7.4f, Bias_HWST=%7.4f\r\n",
 8008eea:	4618      	mov	r0, r3
 8008eec:	f7fd f8e8 	bl	80060c0 <__aeabi_f2d>
 8008ef0:	4602      	mov	r2, r0
 8008ef2:	460b      	mov	r3, r1
 8008ef4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008ef8:	e9cd 8900 	strd	r8, r9, [sp]
 8008efc:	4652      	mov	r2, sl
 8008efe:	465b      	mov	r3, fp
 8008f00:	484a      	ldr	r0, [pc, #296]	; (800902c <gyro_6500_self_test+0x2e4>)
 8008f02:	f00c fd81 	bl	8015a08 <iprintf>
				log_i("OTP value: %7.4f\r\n", ct_shift_prod[i]/1.f);
 8008f06:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f08:	009b      	lsls	r3, r3, #2
 8008f0a:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8008f0e:	4413      	add	r3, r2
 8008f10:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8008f14:	4618      	mov	r0, r3
 8008f16:	f7fd f8d3 	bl	80060c0 <__aeabi_f2d>
 8008f1a:	4602      	mov	r2, r0
 8008f1c:	460b      	mov	r3, r1
 8008f1e:	4844      	ldr	r0, [pc, #272]	; (8009030 <gyro_6500_self_test+0x2e8>)
 8008f20:	f00c fd72 	bl	8015a08 <iprintf>
			}

			st_shift_ratio[i] = st_shift_cust[i] / ct_shift_prod[i];
 8008f24:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f26:	009b      	lsls	r3, r3, #2
 8008f28:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8008f2c:	4413      	add	r3, r2
 8008f2e:	f853 2c20 	ldr.w	r2, [r3, #-32]
 8008f32:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f34:	009b      	lsls	r3, r3, #2
 8008f36:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8008f3a:	440b      	add	r3, r1
 8008f3c:	f853 3c38 	ldr.w	r3, [r3, #-56]
 8008f40:	4619      	mov	r1, r3
 8008f42:	4610      	mov	r0, r2
 8008f44:	f7fd fe1e 	bl	8006b84 <__aeabi_fdiv>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	461a      	mov	r2, r3
 8008f4c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f4e:	009b      	lsls	r3, r3, #2
 8008f50:	f107 0150 	add.w	r1, r7, #80	; 0x50
 8008f54:	440b      	add	r3, r1
 8008f56:	f843 2c2c 	str.w	r2, [r3, #-44]

			if(debug)
 8008f5a:	687b      	ldr	r3, [r7, #4]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d019      	beq.n	8008f94 <gyro_6500_self_test+0x24c>
				log_i("ratio=%7.4f, threshold=%7.4f\r\n", st_shift_ratio[i]/1.f,
 8008f60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f62:	009b      	lsls	r3, r3, #2
 8008f64:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8008f68:	4413      	add	r3, r2
 8008f6a:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8008f6e:	4618      	mov	r0, r3
 8008f70:	f7fd f8a6 	bl	80060c0 <__aeabi_f2d>
 8008f74:	4680      	mov	r8, r0
 8008f76:	4689      	mov	r9, r1
							test.max_gyro_var/1.f);
 8008f78:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
				log_i("ratio=%7.4f, threshold=%7.4f\r\n", st_shift_ratio[i]/1.f,
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	f7fd f89f 	bl	80060c0 <__aeabi_f2d>
 8008f82:	4602      	mov	r2, r0
 8008f84:	460b      	mov	r3, r1
 8008f86:	e9cd 2300 	strd	r2, r3, [sp]
 8008f8a:	4642      	mov	r2, r8
 8008f8c:	464b      	mov	r3, r9
 8008f8e:	4829      	ldr	r0, [pc, #164]	; (8009034 <gyro_6500_self_test+0x2ec>)
 8008f90:	f00c fd3a 	bl	8015a08 <iprintf>

			if (fabs(st_shift_ratio[i]) < test.max_gyro_var) {
 8008f94:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008f96:	009b      	lsls	r3, r3, #2
 8008f98:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8008f9c:	4413      	add	r3, r2
 8008f9e:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8008fa2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008fa6:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8008faa:	4611      	mov	r1, r2
 8008fac:	4618      	mov	r0, r3
 8008fae:	f7fd fed3 	bl	8006d58 <__aeabi_fcmplt>
 8008fb2:	4603      	mov	r3, r0
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d00d      	beq.n	8008fd4 <gyro_6500_self_test+0x28c>
				if(debug)
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	2b00      	cmp	r3, #0
 8008fbc:	d003      	beq.n	8008fc6 <gyro_6500_self_test+0x27e>
					log_i("Gyro Fail Axis = %d\n", i);
 8008fbe:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8008fc0:	481d      	ldr	r0, [pc, #116]	; (8009038 <gyro_6500_self_test+0x2f0>)
 8008fc2:	f00c fd21 	bl	8015a08 <iprintf>
				result |= 1 << i;	//Error condition
 8008fc6:	2201      	movs	r2, #1
 8008fc8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fca:	fa02 f303 	lsl.w	r3, r2, r3
 8008fce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008fd0:	4313      	orrs	r3, r2
 8008fd2:	64bb      	str	r3, [r7, #72]	; 0x48
		for (i = 0; i < 3; i++) {
 8008fd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fd6:	3301      	adds	r3, #1
 8008fd8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008fda:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008fdc:	2b02      	cmp	r3, #2
 8008fde:	f77f af48 	ble.w	8008e72 <gyro_6500_self_test+0x12a>
 8008fe2:	e09d      	b.n	8009120 <gyro_6500_self_test+0x3d8>
			}
		}
	}
	else {
		/* Self Test Pass/Fail Criteria B */
		gyro_st_al_max = test.max_dps * 65536.f;
 8008fe4:	4b15      	ldr	r3, [pc, #84]	; (800903c <gyro_6500_self_test+0x2f4>)
 8008fe6:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 8008fea:	4618      	mov	r0, r3
 8008fec:	f7fd fd16 	bl	8006a1c <__aeabi_fmul>
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	643b      	str	r3, [r7, #64]	; 0x40

		if(debug) {
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d00a      	beq.n	8009010 <gyro_6500_self_test+0x2c8>
			log_i("GYRO:CRITERIA B\r\n");
 8008ffa:	4811      	ldr	r0, [pc, #68]	; (8009040 <gyro_6500_self_test+0x2f8>)
 8008ffc:	f00c fdd2 	bl	8015ba4 <puts>
			log_i("Max DPS: %7.4f\r\n", gyro_st_al_max/1.f);
 8009000:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8009002:	f7fd f85d 	bl	80060c0 <__aeabi_f2d>
 8009006:	4602      	mov	r2, r0
 8009008:	460b      	mov	r3, r1
 800900a:	480e      	ldr	r0, [pc, #56]	; (8009044 <gyro_6500_self_test+0x2fc>)
 800900c:	f00c fcfc 	bl	8015a08 <iprintf>
		}

		for (i = 0; i < 3; i++) {
 8009010:	2300      	movs	r3, #0
 8009012:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009014:	e081      	b.n	800911a <gyro_6500_self_test+0x3d2>
 8009016:	bf00      	nop
 8009018:	20000014 	.word	0x20000014
 800901c:	0801abe4 	.word	0x0801abe4
 8009020:	0801ad84 	.word	0x0801ad84
 8009024:	0801b3d0 	.word	0x0801b3d0
 8009028:	0801ad9c 	.word	0x0801ad9c
 800902c:	0801ac2c 	.word	0x0801ac2c
 8009030:	0801ac60 	.word	0x0801ac60
 8009034:	0801ac74 	.word	0x0801ac74
 8009038:	0801adac 	.word	0x0801adac
 800903c:	42700000 	.word	0x42700000
 8009040:	0801adc4 	.word	0x0801adc4
 8009044:	0801add8 	.word	0x0801add8
			st_shift_cust[i] = bias_st[i] - bias_regular[i];
 8009048:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800904a:	009b      	lsls	r3, r3, #2
 800904c:	68ba      	ldr	r2, [r7, #8]
 800904e:	4413      	add	r3, r2
 8009050:	681a      	ldr	r2, [r3, #0]
 8009052:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009054:	009b      	lsls	r3, r3, #2
 8009056:	68f9      	ldr	r1, [r7, #12]
 8009058:	440b      	add	r3, r1
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	1ad3      	subs	r3, r2, r3
 800905e:	4618      	mov	r0, r3
 8009060:	f7fd fc88 	bl	8006974 <__aeabi_i2f>
 8009064:	4602      	mov	r2, r0
 8009066:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009068:	009b      	lsls	r3, r3, #2
 800906a:	f107 0150 	add.w	r1, r7, #80	; 0x50
 800906e:	440b      	add	r3, r1
 8009070:	f843 2c20 	str.w	r2, [r3, #-32]

			if(debug)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d030      	beq.n	80090dc <gyro_6500_self_test+0x394>
				log_i("Bias_shift=%7.4f, st=%7.4f, reg=%7.4f\n", st_shift_cust[i]/1.f, bias_st[i]/1.f, bias_regular[i]/1.f);
 800907a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800907c:	009b      	lsls	r3, r3, #2
 800907e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8009082:	4413      	add	r3, r2
 8009084:	f853 3c20 	ldr.w	r3, [r3, #-32]
 8009088:	4618      	mov	r0, r3
 800908a:	f7fd f819 	bl	80060c0 <__aeabi_f2d>
 800908e:	4682      	mov	sl, r0
 8009090:	468b      	mov	fp, r1
 8009092:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009094:	009b      	lsls	r3, r3, #2
 8009096:	68ba      	ldr	r2, [r7, #8]
 8009098:	4413      	add	r3, r2
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	4618      	mov	r0, r3
 800909e:	f7fd fc69 	bl	8006974 <__aeabi_i2f>
 80090a2:	4603      	mov	r3, r0
 80090a4:	4618      	mov	r0, r3
 80090a6:	f7fd f80b 	bl	80060c0 <__aeabi_f2d>
 80090aa:	4680      	mov	r8, r0
 80090ac:	4689      	mov	r9, r1
 80090ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090b0:	009b      	lsls	r3, r3, #2
 80090b2:	68fa      	ldr	r2, [r7, #12]
 80090b4:	4413      	add	r3, r2
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	4618      	mov	r0, r3
 80090ba:	f7fd fc5b 	bl	8006974 <__aeabi_i2f>
 80090be:	4603      	mov	r3, r0
 80090c0:	4618      	mov	r0, r3
 80090c2:	f7fc fffd 	bl	80060c0 <__aeabi_f2d>
 80090c6:	4602      	mov	r2, r0
 80090c8:	460b      	mov	r3, r1
 80090ca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80090ce:	e9cd 8900 	strd	r8, r9, [sp]
 80090d2:	4652      	mov	r2, sl
 80090d4:	465b      	mov	r3, fp
 80090d6:	483b      	ldr	r0, [pc, #236]	; (80091c4 <gyro_6500_self_test+0x47c>)
 80090d8:	f00c fc96 	bl	8015a08 <iprintf>
			if(st_shift_cust[i] < gyro_st_al_max) {
 80090dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80090de:	009b      	lsls	r3, r3, #2
 80090e0:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80090e4:	4413      	add	r3, r2
 80090e6:	f853 3c20 	ldr.w	r3, [r3, #-32]
 80090ea:	4619      	mov	r1, r3
 80090ec:	6c38      	ldr	r0, [r7, #64]	; 0x40
 80090ee:	f7fd fe51 	bl	8006d94 <__aeabi_fcmpgt>
 80090f2:	4603      	mov	r3, r0
 80090f4:	2b00      	cmp	r3, #0
 80090f6:	d00d      	beq.n	8009114 <gyro_6500_self_test+0x3cc>
				if(debug)
 80090f8:	687b      	ldr	r3, [r7, #4]
 80090fa:	2b00      	cmp	r3, #0
 80090fc:	d003      	beq.n	8009106 <gyro_6500_self_test+0x3be>
					log_i("GYRO FAIL axis:%d greater than 60dps\n", i);
 80090fe:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8009100:	4831      	ldr	r0, [pc, #196]	; (80091c8 <gyro_6500_self_test+0x480>)
 8009102:	f00c fc81 	bl	8015a08 <iprintf>
				result |= 1 << i;	//Error condition
 8009106:	2201      	movs	r2, #1
 8009108:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800910a:	fa02 f303 	lsl.w	r3, r2, r3
 800910e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009110:	4313      	orrs	r3, r2
 8009112:	64bb      	str	r3, [r7, #72]	; 0x48
		for (i = 0; i < 3; i++) {
 8009114:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009116:	3301      	adds	r3, #1
 8009118:	64fb      	str	r3, [r7, #76]	; 0x4c
 800911a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800911c:	2b02      	cmp	r3, #2
 800911e:	dd93      	ble.n	8009048 <gyro_6500_self_test+0x300>
			}
		}
	}

	if(result == 0) {
 8009120:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8009122:	2b00      	cmp	r3, #0
 8009124:	d148      	bne.n	80091b8 <gyro_6500_self_test+0x470>
	/* Self Test Pass/Fail Criteria C */
		gyro_offset_max = test.min_dps * 65536.f;
 8009126:	4b29      	ldr	r3, [pc, #164]	; (80091cc <gyro_6500_self_test+0x484>)
 8009128:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 800912c:	4618      	mov	r0, r3
 800912e:	f7fd fc75 	bl	8006a1c <__aeabi_fmul>
 8009132:	4603      	mov	r3, r0
 8009134:	63fb      	str	r3, [r7, #60]	; 0x3c
		if(debug)
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	2b00      	cmp	r3, #0
 800913a:	d007      	beq.n	800914c <gyro_6500_self_test+0x404>
			log_i("Gyro:CRITERIA C: bias less than %7.4f\n", gyro_offset_max/1.f);
 800913c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800913e:	f7fc ffbf 	bl	80060c0 <__aeabi_f2d>
 8009142:	4602      	mov	r2, r0
 8009144:	460b      	mov	r3, r1
 8009146:	4822      	ldr	r0, [pc, #136]	; (80091d0 <gyro_6500_self_test+0x488>)
 8009148:	f00c fc5e 	bl	8015a08 <iprintf>
		for (i = 0; i < 3; i++) {
 800914c:	2300      	movs	r3, #0
 800914e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009150:	e02f      	b.n	80091b2 <gyro_6500_self_test+0x46a>
			if(fabs(bias_regular[i]) > gyro_offset_max) {
 8009152:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009154:	009b      	lsls	r3, r3, #2
 8009156:	68fa      	ldr	r2, [r7, #12]
 8009158:	4413      	add	r3, r2
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4618      	mov	r0, r3
 800915e:	f7fc ff9d 	bl	800609c <__aeabi_i2d>
 8009162:	4602      	mov	r2, r0
 8009164:	460b      	mov	r3, r1
 8009166:	4614      	mov	r4, r2
 8009168:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800916c:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800916e:	f7fc ffa7 	bl	80060c0 <__aeabi_f2d>
 8009172:	4602      	mov	r2, r0
 8009174:	460b      	mov	r3, r1
 8009176:	4620      	mov	r0, r4
 8009178:	4629      	mov	r1, r5
 800917a:	f7fd fa89 	bl	8006690 <__aeabi_dcmpgt>
 800917e:	4603      	mov	r3, r0
 8009180:	2b00      	cmp	r3, #0
 8009182:	d013      	beq.n	80091ac <gyro_6500_self_test+0x464>
				if(debug)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	2b00      	cmp	r3, #0
 8009188:	d009      	beq.n	800919e <gyro_6500_self_test+0x456>
					log_i("FAILED: Gyro axis:%d = %ld > 20dps\n", i, bias_regular[i]);
 800918a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800918c:	009b      	lsls	r3, r3, #2
 800918e:	68fa      	ldr	r2, [r7, #12]
 8009190:	4413      	add	r3, r2
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	461a      	mov	r2, r3
 8009196:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8009198:	480e      	ldr	r0, [pc, #56]	; (80091d4 <gyro_6500_self_test+0x48c>)
 800919a:	f00c fc35 	bl	8015a08 <iprintf>
				result |= 1 << i;	//Error condition
 800919e:	2201      	movs	r2, #1
 80091a0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091a2:	fa02 f303 	lsl.w	r3, r2, r3
 80091a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80091a8:	4313      	orrs	r3, r2
 80091aa:	64bb      	str	r3, [r7, #72]	; 0x48
		for (i = 0; i < 3; i++) {
 80091ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091ae:	3301      	adds	r3, #1
 80091b0:	64fb      	str	r3, [r7, #76]	; 0x4c
 80091b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80091b4:	2b02      	cmp	r3, #2
 80091b6:	ddcc      	ble.n	8009152 <gyro_6500_self_test+0x40a>
			}
		}
	}
    return result;
 80091b8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80091ba:	4618      	mov	r0, r3
 80091bc:	3754      	adds	r7, #84	; 0x54
 80091be:	46bd      	mov	sp, r7
 80091c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091c4:	0801ace0 	.word	0x0801ace0
 80091c8:	0801adec 	.word	0x0801adec
 80091cc:	41a00000 	.word	0x41a00000
 80091d0:	0801ae14 	.word	0x0801ae14
 80091d4:	0801ae3c 	.word	0x0801ae3c

080091d8 <get_st_6500_biases>:

static int get_st_6500_biases(long *gyro, long *accel, unsigned char hw_test, int debug)
{
 80091d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091dc:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80091e0:	af04      	add	r7, sp, #16
 80091e2:	f107 0424 	add.w	r4, r7, #36	; 0x24
 80091e6:	6020      	str	r0, [r4, #0]
 80091e8:	f107 0020 	add.w	r0, r7, #32
 80091ec:	6001      	str	r1, [r0, #0]
 80091ee:	4611      	mov	r1, r2
 80091f0:	f107 0218 	add.w	r2, r7, #24
 80091f4:	6013      	str	r3, [r2, #0]
 80091f6:	f107 021f 	add.w	r2, r7, #31
 80091fa:	460b      	mov	r3, r1
 80091fc:	7013      	strb	r3, [r2, #0]
    unsigned char data[HWST_MAX_PACKET_LENGTH];
    unsigned char packet_count, ii;
    unsigned short fifo_count;
    int s = 0, read_size = 0, ind;
 80091fe:	2300      	movs	r3, #0
 8009200:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
 8009204:	2300      	movs	r3, #0
 8009206:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240

    data[0] = 0x01;
 800920a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800920e:	2301      	movs	r3, #1
 8009210:	7013      	strb	r3, [r2, #0]
    data[1] = 0;
 8009212:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8009216:	2300      	movs	r3, #0
 8009218:	7053      	strb	r3, [r2, #1]
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 2, data))
 800921a:	4baf      	ldr	r3, [pc, #700]	; (80094d8 <get_st_6500_biases+0x300>)
 800921c:	685b      	ldr	r3, [r3, #4]
 800921e:	7818      	ldrb	r0, [r3, #0]
 8009220:	4bad      	ldr	r3, [pc, #692]	; (80094d8 <get_st_6500_biases+0x300>)
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	7d59      	ldrb	r1, [r3, #21]
 8009226:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800922a:	2202      	movs	r2, #2
 800922c:	f005 fce9 	bl	800ec02 <MPU9250_Write_Len>
 8009230:	4603      	mov	r3, r0
 8009232:	2b00      	cmp	r3, #0
 8009234:	d003      	beq.n	800923e <get_st_6500_biases+0x66>
        return -1;
 8009236:	f04f 33ff 	mov.w	r3, #4294967295
 800923a:	f000 bc6d 	b.w	8009b18 <get_st_6500_biases+0x940>
    delay_ms(200);
 800923e:	20c8      	movs	r0, #200	; 0xc8
 8009240:	f008 fa12 	bl	8011668 <delay_ms>
    data[0] = 0;
 8009244:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8009248:	2300      	movs	r3, #0
 800924a:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->int_enable, 1, data))
 800924c:	4ba2      	ldr	r3, [pc, #648]	; (80094d8 <get_st_6500_biases+0x300>)
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	7818      	ldrb	r0, [r3, #0]
 8009252:	4ba1      	ldr	r3, [pc, #644]	; (80094d8 <get_st_6500_biases+0x300>)
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	7c59      	ldrb	r1, [r3, #17]
 8009258:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800925c:	2201      	movs	r2, #1
 800925e:	f005 fcd0 	bl	800ec02 <MPU9250_Write_Len>
 8009262:	4603      	mov	r3, r0
 8009264:	2b00      	cmp	r3, #0
 8009266:	d003      	beq.n	8009270 <get_st_6500_biases+0x98>
        return -1;
 8009268:	f04f 33ff 	mov.w	r3, #4294967295
 800926c:	f000 bc54 	b.w	8009b18 <get_st_6500_biases+0x940>
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 8009270:	4b99      	ldr	r3, [pc, #612]	; (80094d8 <get_st_6500_biases+0x300>)
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	7818      	ldrb	r0, [r3, #0]
 8009276:	4b98      	ldr	r3, [pc, #608]	; (80094d8 <get_st_6500_biases+0x300>)
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	7959      	ldrb	r1, [r3, #5]
 800927c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009280:	2201      	movs	r2, #1
 8009282:	f005 fcbe 	bl	800ec02 <MPU9250_Write_Len>
 8009286:	4603      	mov	r3, r0
 8009288:	2b00      	cmp	r3, #0
 800928a:	d003      	beq.n	8009294 <get_st_6500_biases+0xbc>
        return -1;
 800928c:	f04f 33ff 	mov.w	r3, #4294967295
 8009290:	f000 bc42 	b.w	8009b18 <get_st_6500_biases+0x940>
    if (i2c_write(st.hw->addr, st.reg->pwr_mgmt_1, 1, data))
 8009294:	4b90      	ldr	r3, [pc, #576]	; (80094d8 <get_st_6500_biases+0x300>)
 8009296:	685b      	ldr	r3, [r3, #4]
 8009298:	7818      	ldrb	r0, [r3, #0]
 800929a:	4b8f      	ldr	r3, [pc, #572]	; (80094d8 <get_st_6500_biases+0x300>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	7d59      	ldrb	r1, [r3, #21]
 80092a0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80092a4:	2201      	movs	r2, #1
 80092a6:	f005 fcac 	bl	800ec02 <MPU9250_Write_Len>
 80092aa:	4603      	mov	r3, r0
 80092ac:	2b00      	cmp	r3, #0
 80092ae:	d003      	beq.n	80092b8 <get_st_6500_biases+0xe0>
        return -1;
 80092b0:	f04f 33ff 	mov.w	r3, #4294967295
 80092b4:	f000 bc30 	b.w	8009b18 <get_st_6500_biases+0x940>
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 80092b8:	4b87      	ldr	r3, [pc, #540]	; (80094d8 <get_st_6500_biases+0x300>)
 80092ba:	685b      	ldr	r3, [r3, #4]
 80092bc:	7818      	ldrb	r0, [r3, #0]
 80092be:	4b86      	ldr	r3, [pc, #536]	; (80094d8 <get_st_6500_biases+0x300>)
 80092c0:	681b      	ldr	r3, [r3, #0]
 80092c2:	7e99      	ldrb	r1, [r3, #26]
 80092c4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80092c8:	2201      	movs	r2, #1
 80092ca:	f005 fc9a 	bl	800ec02 <MPU9250_Write_Len>
 80092ce:	4603      	mov	r3, r0
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d003      	beq.n	80092dc <get_st_6500_biases+0x104>
        return -1;
 80092d4:	f04f 33ff 	mov.w	r3, #4294967295
 80092d8:	f000 bc1e 	b.w	8009b18 <get_st_6500_biases+0x940>
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 80092dc:	4b7e      	ldr	r3, [pc, #504]	; (80094d8 <get_st_6500_biases+0x300>)
 80092de:	685b      	ldr	r3, [r3, #4]
 80092e0:	7818      	ldrb	r0, [r3, #0]
 80092e2:	4b7d      	ldr	r3, [pc, #500]	; (80094d8 <get_st_6500_biases+0x300>)
 80092e4:	681b      	ldr	r3, [r3, #0]
 80092e6:	7919      	ldrb	r1, [r3, #4]
 80092e8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80092ec:	2201      	movs	r2, #1
 80092ee:	f005 fc88 	bl	800ec02 <MPU9250_Write_Len>
 80092f2:	4603      	mov	r3, r0
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d003      	beq.n	8009300 <get_st_6500_biases+0x128>
        return -1;
 80092f8:	f04f 33ff 	mov.w	r3, #4294967295
 80092fc:	f000 bc0c 	b.w	8009b18 <get_st_6500_biases+0x940>
    data[0] = BIT_FIFO_RST | BIT_DMP_RST;
 8009300:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8009304:	230c      	movs	r3, #12
 8009306:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8009308:	4b73      	ldr	r3, [pc, #460]	; (80094d8 <get_st_6500_biases+0x300>)
 800930a:	685b      	ldr	r3, [r3, #4]
 800930c:	7818      	ldrb	r0, [r3, #0]
 800930e:	4b72      	ldr	r3, [pc, #456]	; (80094d8 <get_st_6500_biases+0x300>)
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	7919      	ldrb	r1, [r3, #4]
 8009314:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009318:	2201      	movs	r2, #1
 800931a:	f005 fc72 	bl	800ec02 <MPU9250_Write_Len>
 800931e:	4603      	mov	r3, r0
 8009320:	2b00      	cmp	r3, #0
 8009322:	d002      	beq.n	800932a <get_st_6500_biases+0x152>
        return -1;
 8009324:	f04f 33ff 	mov.w	r3, #4294967295
 8009328:	e3f6      	b.n	8009b18 <get_st_6500_biases+0x940>
    delay_ms(15);
 800932a:	200f      	movs	r0, #15
 800932c:	f008 f99c 	bl	8011668 <delay_ms>
    data[0] = st.test->reg_lpf;
 8009330:	4b69      	ldr	r3, [pc, #420]	; (80094d8 <get_st_6500_biases+0x300>)
 8009332:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009334:	7a5b      	ldrb	r3, [r3, #9]
 8009336:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800933a:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->lpf, 1, data))
 800933c:	4b66      	ldr	r3, [pc, #408]	; (80094d8 <get_st_6500_biases+0x300>)
 800933e:	685b      	ldr	r3, [r3, #4]
 8009340:	7818      	ldrb	r0, [r3, #0]
 8009342:	4b65      	ldr	r3, [pc, #404]	; (80094d8 <get_st_6500_biases+0x300>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	7899      	ldrb	r1, [r3, #2]
 8009348:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800934c:	2201      	movs	r2, #1
 800934e:	f005 fc58 	bl	800ec02 <MPU9250_Write_Len>
 8009352:	4603      	mov	r3, r0
 8009354:	2b00      	cmp	r3, #0
 8009356:	d002      	beq.n	800935e <get_st_6500_biases+0x186>
        return -1;
 8009358:	f04f 33ff 	mov.w	r3, #4294967295
 800935c:	e3dc      	b.n	8009b18 <get_st_6500_biases+0x940>
    data[0] = st.test->reg_rate_div;
 800935e:	4b5e      	ldr	r3, [pc, #376]	; (80094d8 <get_st_6500_biases+0x300>)
 8009360:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009362:	7a1b      	ldrb	r3, [r3, #8]
 8009364:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8009368:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->rate_div, 1, data))
 800936a:	4b5b      	ldr	r3, [pc, #364]	; (80094d8 <get_st_6500_biases+0x300>)
 800936c:	685b      	ldr	r3, [r3, #4]
 800936e:	7818      	ldrb	r0, [r3, #0]
 8009370:	4b59      	ldr	r3, [pc, #356]	; (80094d8 <get_st_6500_biases+0x300>)
 8009372:	681b      	ldr	r3, [r3, #0]
 8009374:	7859      	ldrb	r1, [r3, #1]
 8009376:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800937a:	2201      	movs	r2, #1
 800937c:	f005 fc41 	bl	800ec02 <MPU9250_Write_Len>
 8009380:	4603      	mov	r3, r0
 8009382:	2b00      	cmp	r3, #0
 8009384:	d002      	beq.n	800938c <get_st_6500_biases+0x1b4>
        return -1;
 8009386:	f04f 33ff 	mov.w	r3, #4294967295
 800938a:	e3c5      	b.n	8009b18 <get_st_6500_biases+0x940>
    if (hw_test)
 800938c:	f107 031f 	add.w	r3, r7, #31
 8009390:	781b      	ldrb	r3, [r3, #0]
 8009392:	2b00      	cmp	r3, #0
 8009394:	d009      	beq.n	80093aa <get_st_6500_biases+0x1d2>
        data[0] = st.test->reg_gyro_fsr | 0xE0;
 8009396:	4b50      	ldr	r3, [pc, #320]	; (80094d8 <get_st_6500_biases+0x300>)
 8009398:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800939a:	7a9b      	ldrb	r3, [r3, #10]
 800939c:	f063 031f 	orn	r3, r3, #31
 80093a0:	b2db      	uxtb	r3, r3
 80093a2:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80093a6:	7013      	strb	r3, [r2, #0]
 80093a8:	e005      	b.n	80093b6 <get_st_6500_biases+0x1de>
    else
        data[0] = st.test->reg_gyro_fsr;
 80093aa:	4b4b      	ldr	r3, [pc, #300]	; (80094d8 <get_st_6500_biases+0x300>)
 80093ac:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093ae:	7a9b      	ldrb	r3, [r3, #10]
 80093b0:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80093b4:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->gyro_cfg, 1, data))
 80093b6:	4b48      	ldr	r3, [pc, #288]	; (80094d8 <get_st_6500_biases+0x300>)
 80093b8:	685b      	ldr	r3, [r3, #4]
 80093ba:	7818      	ldrb	r0, [r3, #0]
 80093bc:	4b46      	ldr	r3, [pc, #280]	; (80094d8 <get_st_6500_biases+0x300>)
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	7999      	ldrb	r1, [r3, #6]
 80093c2:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80093c6:	2201      	movs	r2, #1
 80093c8:	f005 fc1b 	bl	800ec02 <MPU9250_Write_Len>
 80093cc:	4603      	mov	r3, r0
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d002      	beq.n	80093d8 <get_st_6500_biases+0x200>
        return -1;
 80093d2:	f04f 33ff 	mov.w	r3, #4294967295
 80093d6:	e39f      	b.n	8009b18 <get_st_6500_biases+0x940>

    if (hw_test)
 80093d8:	f107 031f 	add.w	r3, r7, #31
 80093dc:	781b      	ldrb	r3, [r3, #0]
 80093de:	2b00      	cmp	r3, #0
 80093e0:	d009      	beq.n	80093f6 <get_st_6500_biases+0x21e>
        data[0] = st.test->reg_accel_fsr | 0xE0;
 80093e2:	4b3d      	ldr	r3, [pc, #244]	; (80094d8 <get_st_6500_biases+0x300>)
 80093e4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093e6:	7adb      	ldrb	r3, [r3, #11]
 80093e8:	f063 031f 	orn	r3, r3, #31
 80093ec:	b2db      	uxtb	r3, r3
 80093ee:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80093f2:	7013      	strb	r3, [r2, #0]
 80093f4:	e003      	b.n	80093fe <get_st_6500_biases+0x226>
    else
        data[0] = test.reg_accel_fsr;
 80093f6:	2300      	movs	r3, #0
 80093f8:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80093fc:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->accel_cfg, 1, data))
 80093fe:	4b36      	ldr	r3, [pc, #216]	; (80094d8 <get_st_6500_biases+0x300>)
 8009400:	685b      	ldr	r3, [r3, #4]
 8009402:	7818      	ldrb	r0, [r3, #0]
 8009404:	4b34      	ldr	r3, [pc, #208]	; (80094d8 <get_st_6500_biases+0x300>)
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	79d9      	ldrb	r1, [r3, #7]
 800940a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800940e:	2201      	movs	r2, #1
 8009410:	f005 fbf7 	bl	800ec02 <MPU9250_Write_Len>
 8009414:	4603      	mov	r3, r0
 8009416:	2b00      	cmp	r3, #0
 8009418:	d002      	beq.n	8009420 <get_st_6500_biases+0x248>
        return -1;
 800941a:	f04f 33ff 	mov.w	r3, #4294967295
 800941e:	e37b      	b.n	8009b18 <get_st_6500_biases+0x940>

    delay_ms(test.wait_ms);  //wait 200ms for sensors to stabilize
 8009420:	23c8      	movs	r3, #200	; 0xc8
 8009422:	4618      	mov	r0, r3
 8009424:	f008 f920 	bl	8011668 <delay_ms>

    /* Enable FIFO */
    data[0] = BIT_FIFO_EN;
 8009428:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800942c:	2340      	movs	r3, #64	; 0x40
 800942e:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->user_ctrl, 1, data))
 8009430:	4b29      	ldr	r3, [pc, #164]	; (80094d8 <get_st_6500_biases+0x300>)
 8009432:	685b      	ldr	r3, [r3, #4]
 8009434:	7818      	ldrb	r0, [r3, #0]
 8009436:	4b28      	ldr	r3, [pc, #160]	; (80094d8 <get_st_6500_biases+0x300>)
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	7919      	ldrb	r1, [r3, #4]
 800943c:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009440:	2201      	movs	r2, #1
 8009442:	f005 fbde 	bl	800ec02 <MPU9250_Write_Len>
 8009446:	4603      	mov	r3, r0
 8009448:	2b00      	cmp	r3, #0
 800944a:	d002      	beq.n	8009452 <get_st_6500_biases+0x27a>
        return -1;
 800944c:	f04f 33ff 	mov.w	r3, #4294967295
 8009450:	e362      	b.n	8009b18 <get_st_6500_biases+0x940>
    data[0] = INV_XYZ_GYRO | INV_XYZ_ACCEL;
 8009452:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8009456:	2378      	movs	r3, #120	; 0x78
 8009458:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 800945a:	4b1f      	ldr	r3, [pc, #124]	; (80094d8 <get_st_6500_biases+0x300>)
 800945c:	685b      	ldr	r3, [r3, #4]
 800945e:	7818      	ldrb	r0, [r3, #0]
 8009460:	4b1d      	ldr	r3, [pc, #116]	; (80094d8 <get_st_6500_biases+0x300>)
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	7959      	ldrb	r1, [r3, #5]
 8009466:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800946a:	2201      	movs	r2, #1
 800946c:	f005 fbc9 	bl	800ec02 <MPU9250_Write_Len>
 8009470:	4603      	mov	r3, r0
 8009472:	2b00      	cmp	r3, #0
 8009474:	d002      	beq.n	800947c <get_st_6500_biases+0x2a4>
        return -1;
 8009476:	f04f 33ff 	mov.w	r3, #4294967295
 800947a:	e34d      	b.n	8009b18 <get_st_6500_biases+0x940>

    //initialize the bias return values
    gyro[0] = gyro[1] = gyro[2] = 0;
 800947c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	f103 0108 	add.w	r1, r3, #8
 8009486:	2300      	movs	r3, #0
 8009488:	600b      	str	r3, [r1, #0]
 800948a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800948e:	681b      	ldr	r3, [r3, #0]
 8009490:	1d1a      	adds	r2, r3, #4
 8009492:	680b      	ldr	r3, [r1, #0]
 8009494:	6013      	str	r3, [r2, #0]
 8009496:	6812      	ldr	r2, [r2, #0]
 8009498:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	601a      	str	r2, [r3, #0]
    accel[0] = accel[1] = accel[2] = 0;
 80094a0:	f107 0320 	add.w	r3, r7, #32
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	f103 0108 	add.w	r1, r3, #8
 80094aa:	2300      	movs	r3, #0
 80094ac:	600b      	str	r3, [r1, #0]
 80094ae:	f107 0320 	add.w	r3, r7, #32
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	1d1a      	adds	r2, r3, #4
 80094b6:	680b      	ldr	r3, [r1, #0]
 80094b8:	6013      	str	r3, [r2, #0]
 80094ba:	6812      	ldr	r2, [r2, #0]
 80094bc:	f107 0320 	add.w	r3, r7, #32
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	601a      	str	r2, [r3, #0]

    if(debug)
 80094c4:	f107 0318 	add.w	r3, r7, #24
 80094c8:	681b      	ldr	r3, [r3, #0]
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	f000 8153 	beq.w	8009776 <get_st_6500_biases+0x59e>
    	log_i("Starting Bias Loop Reads\n");
 80094d0:	4802      	ldr	r0, [pc, #8]	; (80094dc <get_st_6500_biases+0x304>)
 80094d2:	f00c fb67 	bl	8015ba4 <puts>

    //start reading samples
    while (s < test.packet_thresh) {
 80094d6:	e14e      	b.n	8009776 <get_st_6500_biases+0x59e>
 80094d8:	20000014 	.word	0x20000014
 80094dc:	0801ae60 	.word	0x0801ae60
    	delay_ms(test.sample_wait_ms); //wait 10ms to fill FIFO
 80094e0:	2305      	movs	r3, #5
 80094e2:	4618      	mov	r0, r3
 80094e4:	f008 f8c0 	bl	8011668 <delay_ms>
		if (i2c_read(st.hw->addr, st.reg->fifo_count_h, 2, data))
 80094e8:	4bb6      	ldr	r3, [pc, #728]	; (80097c4 <get_st_6500_biases+0x5ec>)
 80094ea:	685b      	ldr	r3, [r3, #4]
 80094ec:	7818      	ldrb	r0, [r3, #0]
 80094ee:	4bb5      	ldr	r3, [pc, #724]	; (80097c4 <get_st_6500_biases+0x5ec>)
 80094f0:	681b      	ldr	r3, [r3, #0]
 80094f2:	7b19      	ldrb	r1, [r3, #12]
 80094f4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80094f8:	2202      	movs	r2, #2
 80094fa:	f005 fb30 	bl	800eb5e <MPU9250_Read_Len>
 80094fe:	4603      	mov	r3, r0
 8009500:	2b00      	cmp	r3, #0
 8009502:	d002      	beq.n	800950a <get_st_6500_biases+0x332>
			return -1;
 8009504:	f04f 33ff 	mov.w	r3, #4294967295
 8009508:	e306      	b.n	8009b18 <get_st_6500_biases+0x940>
		fifo_count = (data[0] << 8) | data[1];
 800950a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800950e:	781b      	ldrb	r3, [r3, #0]
 8009510:	021b      	lsls	r3, r3, #8
 8009512:	b21a      	sxth	r2, r3
 8009514:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009518:	785b      	ldrb	r3, [r3, #1]
 800951a:	b21b      	sxth	r3, r3
 800951c:	4313      	orrs	r3, r2
 800951e:	b21b      	sxth	r3, r3
 8009520:	f8a7 323e 	strh.w	r3, [r7, #574]	; 0x23e
		packet_count = fifo_count / MAX_PACKET_LENGTH;
 8009524:	f8b7 323e 	ldrh.w	r3, [r7, #574]	; 0x23e
 8009528:	4aa7      	ldr	r2, [pc, #668]	; (80097c8 <get_st_6500_biases+0x5f0>)
 800952a:	fba2 2303 	umull	r2, r3, r2, r3
 800952e:	08db      	lsrs	r3, r3, #3
 8009530:	b29b      	uxth	r3, r3
 8009532:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		if ((test.packet_thresh - s) < packet_count)
 8009536:	23c8      	movs	r3, #200	; 0xc8
 8009538:	461a      	mov	r2, r3
 800953a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800953e:	1ad2      	subs	r2, r2, r3
 8009540:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8009544:	429a      	cmp	r2, r3
 8009546:	da06      	bge.n	8009556 <get_st_6500_biases+0x37e>
		            packet_count = test.packet_thresh - s;
 8009548:	22c8      	movs	r2, #200	; 0xc8
 800954a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800954e:	b2db      	uxtb	r3, r3
 8009550:	1ad3      	subs	r3, r2, r3
 8009552:	f887 324f 	strb.w	r3, [r7, #591]	; 0x24f
		read_size = packet_count * MAX_PACKET_LENGTH;
 8009556:	f897 224f 	ldrb.w	r2, [r7, #591]	; 0x24f
 800955a:	4613      	mov	r3, r2
 800955c:	005b      	lsls	r3, r3, #1
 800955e:	4413      	add	r3, r2
 8009560:	009b      	lsls	r3, r3, #2
 8009562:	f8c7 3240 	str.w	r3, [r7, #576]	; 0x240

		//burst read from FIFO
		if (i2c_read(st.hw->addr, st.reg->fifo_r_w, read_size, data))
 8009566:	4b97      	ldr	r3, [pc, #604]	; (80097c4 <get_st_6500_biases+0x5ec>)
 8009568:	685b      	ldr	r3, [r3, #4]
 800956a:	7818      	ldrb	r0, [r3, #0]
 800956c:	4b95      	ldr	r3, [pc, #596]	; (80097c4 <get_st_6500_biases+0x5ec>)
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	7b59      	ldrb	r1, [r3, #13]
 8009572:	f8d7 3240 	ldr.w	r3, [r7, #576]	; 0x240
 8009576:	b2da      	uxtb	r2, r3
 8009578:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800957c:	f005 faef 	bl	800eb5e <MPU9250_Read_Len>
 8009580:	4603      	mov	r3, r0
 8009582:	2b00      	cmp	r3, #0
 8009584:	d002      	beq.n	800958c <get_st_6500_biases+0x3b4>
						return -1;
 8009586:	f04f 33ff 	mov.w	r3, #4294967295
 800958a:	e2c5      	b.n	8009b18 <get_st_6500_biases+0x940>
		ind = 0;
 800958c:	2300      	movs	r3, #0
 800958e:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
		for (ii = 0; ii < packet_count; ii++) {
 8009592:	2300      	movs	r3, #0
 8009594:	f887 324e 	strb.w	r3, [r7, #590]	; 0x24e
 8009598:	e0df      	b.n	800975a <get_st_6500_biases+0x582>
			short accel_cur[3], gyro_cur[3];
			accel_cur[0] = ((short)data[ind + 0] << 8) | data[ind + 1];
 800959a:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800959e:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80095a2:	4413      	add	r3, r2
 80095a4:	781b      	ldrb	r3, [r3, #0]
 80095a6:	021b      	lsls	r3, r3, #8
 80095a8:	b219      	sxth	r1, r3
 80095aa:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80095ae:	1c5a      	adds	r2, r3, #1
 80095b0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80095b4:	5c9b      	ldrb	r3, [r3, r2]
 80095b6:	b21b      	sxth	r3, r3
 80095b8:	430b      	orrs	r3, r1
 80095ba:	b21b      	sxth	r3, r3
 80095bc:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80095c0:	8013      	strh	r3, [r2, #0]
			accel_cur[1] = ((short)data[ind + 2] << 8) | data[ind + 3];
 80095c2:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80095c6:	3302      	adds	r3, #2
 80095c8:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80095cc:	5cd3      	ldrb	r3, [r2, r3]
 80095ce:	021b      	lsls	r3, r3, #8
 80095d0:	b219      	sxth	r1, r3
 80095d2:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80095d6:	1cda      	adds	r2, r3, #3
 80095d8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80095dc:	5c9b      	ldrb	r3, [r3, r2]
 80095de:	b21b      	sxth	r3, r3
 80095e0:	430b      	orrs	r3, r1
 80095e2:	b21b      	sxth	r3, r3
 80095e4:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80095e8:	8053      	strh	r3, [r2, #2]
			accel_cur[2] = ((short)data[ind + 4] << 8) | data[ind + 5];
 80095ea:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80095ee:	3304      	adds	r3, #4
 80095f0:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80095f4:	5cd3      	ldrb	r3, [r2, r3]
 80095f6:	021b      	lsls	r3, r3, #8
 80095f8:	b219      	sxth	r1, r3
 80095fa:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80095fe:	1d5a      	adds	r2, r3, #5
 8009600:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009604:	5c9b      	ldrb	r3, [r3, r2]
 8009606:	b21b      	sxth	r3, r3
 8009608:	430b      	orrs	r3, r1
 800960a:	b21b      	sxth	r3, r3
 800960c:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8009610:	8093      	strh	r3, [r2, #4]
			accel[0] += (long)accel_cur[0];
 8009612:	f107 0320 	add.w	r3, r7, #32
 8009616:	681b      	ldr	r3, [r3, #0]
 8009618:	681a      	ldr	r2, [r3, #0]
 800961a:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800961e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009622:	441a      	add	r2, r3
 8009624:	f107 0320 	add.w	r3, r7, #32
 8009628:	681b      	ldr	r3, [r3, #0]
 800962a:	601a      	str	r2, [r3, #0]
			accel[1] += (long)accel_cur[1];
 800962c:	f107 0320 	add.w	r3, r7, #32
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	3304      	adds	r3, #4
 8009634:	6819      	ldr	r1, [r3, #0]
 8009636:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800963a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800963e:	4618      	mov	r0, r3
 8009640:	f107 0320 	add.w	r3, r7, #32
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	1d1a      	adds	r2, r3, #4
 8009648:	180b      	adds	r3, r1, r0
 800964a:	6013      	str	r3, [r2, #0]
			accel[2] += (long)accel_cur[2];
 800964c:	f107 0320 	add.w	r3, r7, #32
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	3308      	adds	r3, #8
 8009654:	6819      	ldr	r1, [r3, #0]
 8009656:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800965a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800965e:	4618      	mov	r0, r3
 8009660:	f107 0320 	add.w	r3, r7, #32
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	f103 0208 	add.w	r2, r3, #8
 800966a:	180b      	adds	r3, r1, r0
 800966c:	6013      	str	r3, [r2, #0]
			gyro_cur[0] = (((short)data[ind + 6] << 8) | data[ind + 7]);
 800966e:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8009672:	3306      	adds	r3, #6
 8009674:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 8009678:	5cd3      	ldrb	r3, [r2, r3]
 800967a:	021b      	lsls	r3, r3, #8
 800967c:	b219      	sxth	r1, r3
 800967e:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 8009682:	1dda      	adds	r2, r3, #7
 8009684:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8009688:	5c9b      	ldrb	r3, [r3, r2]
 800968a:	b21b      	sxth	r3, r3
 800968c:	430b      	orrs	r3, r1
 800968e:	b21b      	sxth	r3, r3
 8009690:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8009694:	8013      	strh	r3, [r2, #0]
			gyro_cur[1] = (((short)data[ind + 8] << 8) | data[ind + 9]);
 8009696:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800969a:	3308      	adds	r3, #8
 800969c:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80096a0:	5cd3      	ldrb	r3, [r2, r3]
 80096a2:	021b      	lsls	r3, r3, #8
 80096a4:	b219      	sxth	r1, r3
 80096a6:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80096aa:	f103 0209 	add.w	r2, r3, #9
 80096ae:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80096b2:	5c9b      	ldrb	r3, [r3, r2]
 80096b4:	b21b      	sxth	r3, r3
 80096b6:	430b      	orrs	r3, r1
 80096b8:	b21b      	sxth	r3, r3
 80096ba:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80096be:	8053      	strh	r3, [r2, #2]
			gyro_cur[2] = (((short)data[ind + 10] << 8) | data[ind + 11]);
 80096c0:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80096c4:	330a      	adds	r3, #10
 80096c6:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80096ca:	5cd3      	ldrb	r3, [r2, r3]
 80096cc:	021b      	lsls	r3, r3, #8
 80096ce:	b219      	sxth	r1, r3
 80096d0:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 80096d4:	f103 020b 	add.w	r2, r3, #11
 80096d8:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80096dc:	5c9b      	ldrb	r3, [r3, r2]
 80096de:	b21b      	sxth	r3, r3
 80096e0:	430b      	orrs	r3, r1
 80096e2:	b21b      	sxth	r3, r3
 80096e4:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80096e8:	8093      	strh	r3, [r2, #4]
			gyro[0] += (long)gyro_cur[0];
 80096ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	681a      	ldr	r2, [r3, #0]
 80096f2:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80096f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80096fa:	441a      	add	r2, r3
 80096fc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	601a      	str	r2, [r3, #0]
			gyro[1] += (long)gyro_cur[1];
 8009704:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	3304      	adds	r3, #4
 800970c:	6819      	ldr	r1, [r3, #0]
 800970e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009712:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8009716:	4618      	mov	r0, r3
 8009718:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	1d1a      	adds	r2, r3, #4
 8009720:	180b      	adds	r3, r1, r0
 8009722:	6013      	str	r3, [r2, #0]
			gyro[2] += (long)gyro_cur[2];
 8009724:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	3308      	adds	r3, #8
 800972c:	6819      	ldr	r1, [r3, #0]
 800972e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8009732:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8009736:	4618      	mov	r0, r3
 8009738:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800973c:	681b      	ldr	r3, [r3, #0]
 800973e:	f103 0208 	add.w	r2, r3, #8
 8009742:	180b      	adds	r3, r1, r0
 8009744:	6013      	str	r3, [r2, #0]
			ind += MAX_PACKET_LENGTH;
 8009746:	f8d7 3244 	ldr.w	r3, [r7, #580]	; 0x244
 800974a:	330c      	adds	r3, #12
 800974c:	f8c7 3244 	str.w	r3, [r7, #580]	; 0x244
		for (ii = 0; ii < packet_count; ii++) {
 8009750:	f897 324e 	ldrb.w	r3, [r7, #590]	; 0x24e
 8009754:	3301      	adds	r3, #1
 8009756:	f887 324e 	strb.w	r3, [r7, #590]	; 0x24e
 800975a:	f897 224e 	ldrb.w	r2, [r7, #590]	; 0x24e
 800975e:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 8009762:	429a      	cmp	r2, r3
 8009764:	f4ff af19 	bcc.w	800959a <get_st_6500_biases+0x3c2>
		}
		s += packet_count;
 8009768:	f897 324f 	ldrb.w	r3, [r7, #591]	; 0x24f
 800976c:	f8d7 2248 	ldr.w	r2, [r7, #584]	; 0x248
 8009770:	4413      	add	r3, r2
 8009772:	f8c7 3248 	str.w	r3, [r7, #584]	; 0x248
    while (s < test.packet_thresh) {
 8009776:	23c8      	movs	r3, #200	; 0xc8
 8009778:	461a      	mov	r2, r3
 800977a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800977e:	4293      	cmp	r3, r2
 8009780:	f6ff aeae 	blt.w	80094e0 <get_st_6500_biases+0x308>
    }

    if(debug)
 8009784:	f107 0318 	add.w	r3, r7, #24
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d004      	beq.n	8009798 <get_st_6500_biases+0x5c0>
    	log_i("Samples: %d\n", s);
 800978e:	f8d7 1248 	ldr.w	r1, [r7, #584]	; 0x248
 8009792:	480e      	ldr	r0, [pc, #56]	; (80097cc <get_st_6500_biases+0x5f4>)
 8009794:	f00c f938 	bl	8015a08 <iprintf>

    //stop FIFO
    data[0] = 0;
 8009798:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 800979c:	2300      	movs	r3, #0
 800979e:	7013      	strb	r3, [r2, #0]
    if (i2c_write(st.hw->addr, st.reg->fifo_en, 1, data))
 80097a0:	4b08      	ldr	r3, [pc, #32]	; (80097c4 <get_st_6500_biases+0x5ec>)
 80097a2:	685b      	ldr	r3, [r3, #4]
 80097a4:	7818      	ldrb	r0, [r3, #0]
 80097a6:	4b07      	ldr	r3, [pc, #28]	; (80097c4 <get_st_6500_biases+0x5ec>)
 80097a8:	681b      	ldr	r3, [r3, #0]
 80097aa:	7959      	ldrb	r1, [r3, #5]
 80097ac:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80097b0:	2201      	movs	r2, #1
 80097b2:	f005 fa26 	bl	800ec02 <MPU9250_Write_Len>
 80097b6:	4603      	mov	r3, r0
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d009      	beq.n	80097d0 <get_st_6500_biases+0x5f8>
        return -1;
 80097bc:	f04f 33ff 	mov.w	r3, #4294967295
 80097c0:	e1aa      	b.n	8009b18 <get_st_6500_biases+0x940>
 80097c2:	bf00      	nop
 80097c4:	20000014 	.word	0x20000014
 80097c8:	aaaaaaab 	.word	0xaaaaaaab
 80097cc:	0801ae7c 	.word	0x0801ae7c

    gyro[0] = (long)(((long long)gyro[0]<<16) / test.gyro_sens / s);
 80097d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	461a      	mov	r2, r3
 80097da:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80097de:	ea4f 4922 	mov.w	r9, r2, asr #16
 80097e2:	ea4f 4802 	mov.w	r8, r2, lsl #16
 80097e6:	2383      	movs	r3, #131	; 0x83
 80097e8:	461a      	mov	r2, r3
 80097ea:	f04f 0300 	mov.w	r3, #0
 80097ee:	4640      	mov	r0, r8
 80097f0:	4649      	mov	r1, r9
 80097f2:	f7fd fb35 	bl	8006e60 <__aeabi_ldivmod>
 80097f6:	4602      	mov	r2, r0
 80097f8:	460b      	mov	r3, r1
 80097fa:	4610      	mov	r0, r2
 80097fc:	4619      	mov	r1, r3
 80097fe:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 8009802:	461a      	mov	r2, r3
 8009804:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8009808:	f7fd fb2a 	bl	8006e60 <__aeabi_ldivmod>
 800980c:	4602      	mov	r2, r0
 800980e:	460b      	mov	r3, r1
 8009810:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	601a      	str	r2, [r3, #0]
    gyro[1] = (long)(((long long)gyro[1]<<16) / test.gyro_sens / s);
 8009818:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	3304      	adds	r3, #4
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	461a      	mov	r2, r3
 8009824:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8009828:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800982c:	ea4f 4a02 	mov.w	sl, r2, lsl #16
 8009830:	2383      	movs	r3, #131	; 0x83
 8009832:	461a      	mov	r2, r3
 8009834:	f04f 0300 	mov.w	r3, #0
 8009838:	4650      	mov	r0, sl
 800983a:	4659      	mov	r1, fp
 800983c:	f7fd fb10 	bl	8006e60 <__aeabi_ldivmod>
 8009840:	4602      	mov	r2, r0
 8009842:	460b      	mov	r3, r1
 8009844:	4610      	mov	r0, r2
 8009846:	4619      	mov	r1, r3
 8009848:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800984c:	461a      	mov	r2, r3
 800984e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8009852:	f7fd fb05 	bl	8006e60 <__aeabi_ldivmod>
 8009856:	4602      	mov	r2, r0
 8009858:	460b      	mov	r3, r1
 800985a:	4610      	mov	r0, r2
 800985c:	4619      	mov	r1, r3
 800985e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	3304      	adds	r3, #4
 8009866:	4602      	mov	r2, r0
 8009868:	601a      	str	r2, [r3, #0]
    gyro[2] = (long)(((long long)gyro[2]<<16) / test.gyro_sens / s);
 800986a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	3308      	adds	r3, #8
 8009872:	681b      	ldr	r3, [r3, #0]
 8009874:	461a      	mov	r2, r3
 8009876:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800987a:	1411      	asrs	r1, r2, #16
 800987c:	6179      	str	r1, [r7, #20]
 800987e:	0413      	lsls	r3, r2, #16
 8009880:	613b      	str	r3, [r7, #16]
 8009882:	2383      	movs	r3, #131	; 0x83
 8009884:	461a      	mov	r2, r3
 8009886:	f04f 0300 	mov.w	r3, #0
 800988a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800988e:	f7fd fae7 	bl	8006e60 <__aeabi_ldivmod>
 8009892:	4602      	mov	r2, r0
 8009894:	460b      	mov	r3, r1
 8009896:	4610      	mov	r0, r2
 8009898:	4619      	mov	r1, r3
 800989a:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800989e:	461a      	mov	r2, r3
 80098a0:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80098a4:	f7fd fadc 	bl	8006e60 <__aeabi_ldivmod>
 80098a8:	4602      	mov	r2, r0
 80098aa:	460b      	mov	r3, r1
 80098ac:	4610      	mov	r0, r2
 80098ae:	4619      	mov	r1, r3
 80098b0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	3308      	adds	r3, #8
 80098b8:	4602      	mov	r2, r0
 80098ba:	601a      	str	r2, [r3, #0]
    accel[0] = (long)(((long long)accel[0]<<16) / test.accel_sens / s);
 80098bc:	f107 0320 	add.w	r3, r7, #32
 80098c0:	681b      	ldr	r3, [r3, #0]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	461a      	mov	r2, r3
 80098c6:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80098ca:	1411      	asrs	r1, r2, #16
 80098cc:	60f9      	str	r1, [r7, #12]
 80098ce:	0413      	lsls	r3, r2, #16
 80098d0:	60bb      	str	r3, [r7, #8]
 80098d2:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80098d6:	461a      	mov	r2, r3
 80098d8:	f04f 0300 	mov.w	r3, #0
 80098dc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80098e0:	f7fd fabe 	bl	8006e60 <__aeabi_ldivmod>
 80098e4:	4602      	mov	r2, r0
 80098e6:	460b      	mov	r3, r1
 80098e8:	4610      	mov	r0, r2
 80098ea:	4619      	mov	r1, r3
 80098ec:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 80098f0:	461a      	mov	r2, r3
 80098f2:	ea4f 73e2 	mov.w	r3, r2, asr #31
 80098f6:	f7fd fab3 	bl	8006e60 <__aeabi_ldivmod>
 80098fa:	4602      	mov	r2, r0
 80098fc:	460b      	mov	r3, r1
 80098fe:	f107 0320 	add.w	r3, r7, #32
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	601a      	str	r2, [r3, #0]
    accel[1] = (long)(((long long)accel[1]<<16) / test.accel_sens / s);
 8009906:	f107 0320 	add.w	r3, r7, #32
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	3304      	adds	r3, #4
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	461a      	mov	r2, r3
 8009912:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8009916:	1411      	asrs	r1, r2, #16
 8009918:	6079      	str	r1, [r7, #4]
 800991a:	0413      	lsls	r3, r2, #16
 800991c:	603b      	str	r3, [r7, #0]
 800991e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009922:	461a      	mov	r2, r3
 8009924:	f04f 0300 	mov.w	r3, #0
 8009928:	e9d7 0100 	ldrd	r0, r1, [r7]
 800992c:	f7fd fa98 	bl	8006e60 <__aeabi_ldivmod>
 8009930:	4602      	mov	r2, r0
 8009932:	460b      	mov	r3, r1
 8009934:	4610      	mov	r0, r2
 8009936:	4619      	mov	r1, r3
 8009938:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800993c:	461a      	mov	r2, r3
 800993e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8009942:	f7fd fa8d 	bl	8006e60 <__aeabi_ldivmod>
 8009946:	4602      	mov	r2, r0
 8009948:	460b      	mov	r3, r1
 800994a:	4610      	mov	r0, r2
 800994c:	4619      	mov	r1, r3
 800994e:	f107 0320 	add.w	r3, r7, #32
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	3304      	adds	r3, #4
 8009956:	4602      	mov	r2, r0
 8009958:	601a      	str	r2, [r3, #0]
    accel[2] = (long)(((long long)accel[2]<<16) / test.accel_sens / s);
 800995a:	f107 0320 	add.w	r3, r7, #32
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	3308      	adds	r3, #8
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	461a      	mov	r2, r3
 8009966:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800996a:	1416      	asrs	r6, r2, #16
 800996c:	0415      	lsls	r5, r2, #16
 800996e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8009972:	461a      	mov	r2, r3
 8009974:	f04f 0300 	mov.w	r3, #0
 8009978:	4628      	mov	r0, r5
 800997a:	4631      	mov	r1, r6
 800997c:	f7fd fa70 	bl	8006e60 <__aeabi_ldivmod>
 8009980:	4602      	mov	r2, r0
 8009982:	460b      	mov	r3, r1
 8009984:	4610      	mov	r0, r2
 8009986:	4619      	mov	r1, r3
 8009988:	f8d7 3248 	ldr.w	r3, [r7, #584]	; 0x248
 800998c:	461a      	mov	r2, r3
 800998e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 8009992:	f7fd fa65 	bl	8006e60 <__aeabi_ldivmod>
 8009996:	4602      	mov	r2, r0
 8009998:	460b      	mov	r3, r1
 800999a:	4610      	mov	r0, r2
 800999c:	4619      	mov	r1, r3
 800999e:	f107 0320 	add.w	r3, r7, #32
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	3308      	adds	r3, #8
 80099a6:	4602      	mov	r2, r0
 80099a8:	601a      	str	r2, [r3, #0]
    /* remove gravity from bias calculation */
    if (accel[2] > 0L)
 80099aa:	f107 0320 	add.w	r3, r7, #32
 80099ae:	681b      	ldr	r3, [r3, #0]
 80099b0:	3308      	adds	r3, #8
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	2b00      	cmp	r3, #0
 80099b6:	dd0c      	ble.n	80099d2 <get_st_6500_biases+0x7fa>
        accel[2] -= 65536L;
 80099b8:	f107 0320 	add.w	r3, r7, #32
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	3308      	adds	r3, #8
 80099c0:	681a      	ldr	r2, [r3, #0]
 80099c2:	f107 0320 	add.w	r3, r7, #32
 80099c6:	681b      	ldr	r3, [r3, #0]
 80099c8:	3308      	adds	r3, #8
 80099ca:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
 80099ce:	601a      	str	r2, [r3, #0]
 80099d0:	e00b      	b.n	80099ea <get_st_6500_biases+0x812>
    else
        accel[2] += 65536L;
 80099d2:	f107 0320 	add.w	r3, r7, #32
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	3308      	adds	r3, #8
 80099da:	681a      	ldr	r2, [r3, #0]
 80099dc:	f107 0320 	add.w	r3, r7, #32
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	3308      	adds	r3, #8
 80099e4:	f502 3280 	add.w	r2, r2, #65536	; 0x10000
 80099e8:	601a      	str	r2, [r3, #0]


    if(debug) {
 80099ea:	f107 0318 	add.w	r3, r7, #24
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	f000 8090 	beq.w	8009b16 <get_st_6500_biases+0x93e>
    	log_i("Accel offset data HWST bit=%d: %7.4f %7.4f %7.4f\r\n", hw_test, accel[0]/65536.f, accel[1]/65536.f, accel[2]/65536.f);
 80099f6:	f107 031f 	add.w	r3, r7, #31
 80099fa:	781e      	ldrb	r6, [r3, #0]
 80099fc:	f107 0320 	add.w	r3, r7, #32
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	681b      	ldr	r3, [r3, #0]
 8009a04:	4618      	mov	r0, r3
 8009a06:	f7fc ffb5 	bl	8006974 <__aeabi_i2f>
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 8009a10:	4618      	mov	r0, r3
 8009a12:	f7fd f8b7 	bl	8006b84 <__aeabi_fdiv>
 8009a16:	4603      	mov	r3, r0
 8009a18:	4618      	mov	r0, r3
 8009a1a:	f7fc fb51 	bl	80060c0 <__aeabi_f2d>
 8009a1e:	4680      	mov	r8, r0
 8009a20:	4689      	mov	r9, r1
 8009a22:	f107 0320 	add.w	r3, r7, #32
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	3304      	adds	r3, #4
 8009a2a:	681b      	ldr	r3, [r3, #0]
 8009a2c:	4618      	mov	r0, r3
 8009a2e:	f7fc ffa1 	bl	8006974 <__aeabi_i2f>
 8009a32:	4603      	mov	r3, r0
 8009a34:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 8009a38:	4618      	mov	r0, r3
 8009a3a:	f7fd f8a3 	bl	8006b84 <__aeabi_fdiv>
 8009a3e:	4603      	mov	r3, r0
 8009a40:	4618      	mov	r0, r3
 8009a42:	f7fc fb3d 	bl	80060c0 <__aeabi_f2d>
 8009a46:	4604      	mov	r4, r0
 8009a48:	460d      	mov	r5, r1
 8009a4a:	f107 0320 	add.w	r3, r7, #32
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	3308      	adds	r3, #8
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	4618      	mov	r0, r3
 8009a56:	f7fc ff8d 	bl	8006974 <__aeabi_i2f>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 8009a60:	4618      	mov	r0, r3
 8009a62:	f7fd f88f 	bl	8006b84 <__aeabi_fdiv>
 8009a66:	4603      	mov	r3, r0
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f7fc fb29 	bl	80060c0 <__aeabi_f2d>
 8009a6e:	4602      	mov	r2, r0
 8009a70:	460b      	mov	r3, r1
 8009a72:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009a76:	e9cd 4500 	strd	r4, r5, [sp]
 8009a7a:	4642      	mov	r2, r8
 8009a7c:	464b      	mov	r3, r9
 8009a7e:	4631      	mov	r1, r6
 8009a80:	4828      	ldr	r0, [pc, #160]	; (8009b24 <get_st_6500_biases+0x94c>)
 8009a82:	f00b ffc1 	bl	8015a08 <iprintf>
    	log_i("Gyro offset data HWST bit=%d: %7.4f %7.4f %7.4f\r\n", hw_test, gyro[0]/65536.f, gyro[1]/65536.f, gyro[2]/65536.f);
 8009a86:	f107 031f 	add.w	r3, r7, #31
 8009a8a:	781e      	ldrb	r6, [r3, #0]
 8009a8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	681b      	ldr	r3, [r3, #0]
 8009a94:	4618      	mov	r0, r3
 8009a96:	f7fc ff6d 	bl	8006974 <__aeabi_i2f>
 8009a9a:	4603      	mov	r3, r0
 8009a9c:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	f7fd f86f 	bl	8006b84 <__aeabi_fdiv>
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	f7fc fb09 	bl	80060c0 <__aeabi_f2d>
 8009aae:	4680      	mov	r8, r0
 8009ab0:	4689      	mov	r9, r1
 8009ab2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	3304      	adds	r3, #4
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	4618      	mov	r0, r3
 8009abe:	f7fc ff59 	bl	8006974 <__aeabi_i2f>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 8009ac8:	4618      	mov	r0, r3
 8009aca:	f7fd f85b 	bl	8006b84 <__aeabi_fdiv>
 8009ace:	4603      	mov	r3, r0
 8009ad0:	4618      	mov	r0, r3
 8009ad2:	f7fc faf5 	bl	80060c0 <__aeabi_f2d>
 8009ad6:	4604      	mov	r4, r0
 8009ad8:	460d      	mov	r5, r1
 8009ada:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009ade:	681b      	ldr	r3, [r3, #0]
 8009ae0:	3308      	adds	r3, #8
 8009ae2:	681b      	ldr	r3, [r3, #0]
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	f7fc ff45 	bl	8006974 <__aeabi_i2f>
 8009aea:	4603      	mov	r3, r0
 8009aec:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 8009af0:	4618      	mov	r0, r3
 8009af2:	f7fd f847 	bl	8006b84 <__aeabi_fdiv>
 8009af6:	4603      	mov	r3, r0
 8009af8:	4618      	mov	r0, r3
 8009afa:	f7fc fae1 	bl	80060c0 <__aeabi_f2d>
 8009afe:	4602      	mov	r2, r0
 8009b00:	460b      	mov	r3, r1
 8009b02:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009b06:	e9cd 4500 	strd	r4, r5, [sp]
 8009b0a:	4642      	mov	r2, r8
 8009b0c:	464b      	mov	r3, r9
 8009b0e:	4631      	mov	r1, r6
 8009b10:	4805      	ldr	r0, [pc, #20]	; (8009b28 <get_st_6500_biases+0x950>)
 8009b12:	f00b ff79 	bl	8015a08 <iprintf>
    }

    return 0;
 8009b16:	2300      	movs	r3, #0
}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	f507 7715 	add.w	r7, r7, #596	; 0x254
 8009b1e:	46bd      	mov	sp, r7
 8009b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b24:	0801ae8c 	.word	0x0801ae8c
 8009b28:	0801aec0 	.word	0x0801aec0

08009b2c <mpu_run_6500_self_test>:
 *  @param[out] accel       Accel biases (if applicable) in q16 format.
 *  @param[in]  debug       Debug flag used to print out more detailed logs. Must first set up logging in Motion Driver.
 *  @return     Result mask (see above).
 */
int mpu_run_6500_self_test(long *gyro, long *accel, unsigned char debug)
{
 8009b2c:	b580      	push	{r7, lr}
 8009b2e:	b090      	sub	sp, #64	; 0x40
 8009b30:	af00      	add	r7, sp, #0
 8009b32:	60f8      	str	r0, [r7, #12]
 8009b34:	60b9      	str	r1, [r7, #8]
 8009b36:	4613      	mov	r3, r2
 8009b38:	71fb      	strb	r3, [r7, #7]
    const unsigned char tries = 2;
 8009b3a:	2302      	movs	r3, #2
 8009b3c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    unsigned short gyro_fsr, sample_rate, lpf;
    unsigned char dmp_was_on;



    if(debug)
 8009b40:	79fb      	ldrb	r3, [r7, #7]
 8009b42:	2b00      	cmp	r3, #0
 8009b44:	d002      	beq.n	8009b4c <mpu_run_6500_self_test+0x20>
    	log_i("Starting MPU6500 HWST!\r\n");
 8009b46:	488b      	ldr	r0, [pc, #556]	; (8009d74 <mpu_run_6500_self_test+0x248>)
 8009b48:	f00c f82c 	bl	8015ba4 <puts>

    if (st.chip_cfg.dmp_on) {
 8009b4c:	4b8a      	ldr	r3, [pc, #552]	; (8009d78 <mpu_run_6500_self_test+0x24c>)
 8009b4e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d006      	beq.n	8009b64 <mpu_run_6500_self_test+0x38>
        mpu_set_dmp_state(0);
 8009b56:	2000      	movs	r0, #0
 8009b58:	f000 fa42 	bl	8009fe0 <mpu_set_dmp_state>
        dmp_was_on = 1;
 8009b5c:	2301      	movs	r3, #1
 8009b5e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8009b62:	e002      	b.n	8009b6a <mpu_run_6500_self_test+0x3e>
    } else
        dmp_was_on = 0;
 8009b64:	2300      	movs	r3, #0
 8009b66:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    /* Get initial settings. */
    mpu_get_gyro_fsr(&gyro_fsr);
 8009b6a:	f107 0314 	add.w	r3, r7, #20
 8009b6e:	4618      	mov	r0, r3
 8009b70:	f7fd fff8 	bl	8007b64 <mpu_get_gyro_fsr>
    mpu_get_accel_fsr(&accel_fsr);
 8009b74:	f107 0317 	add.w	r3, r7, #23
 8009b78:	4618      	mov	r0, r3
 8009b7a:	f7fe f87b 	bl	8007c74 <mpu_get_accel_fsr>
    mpu_get_lpf(&lpf);
 8009b7e:	f107 0310 	add.w	r3, r7, #16
 8009b82:	4618      	mov	r0, r3
 8009b84:	f7fe f918 	bl	8007db8 <mpu_get_lpf>
    mpu_get_sample_rate(&sample_rate);
 8009b88:	f107 0312 	add.w	r3, r7, #18
 8009b8c:	4618      	mov	r0, r3
 8009b8e:	f7fe f99d 	bl	8007ecc <mpu_get_sample_rate>
    sensors_on = st.chip_cfg.sensors;
 8009b92:	4b79      	ldr	r3, [pc, #484]	; (8009d78 <mpu_run_6500_self_test+0x24c>)
 8009b94:	7a9b      	ldrb	r3, [r3, #10]
 8009b96:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    mpu_get_fifo_config(&fifo_sensors);
 8009b9a:	f107 0316 	add.w	r3, r7, #22
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	f7fe fad0 	bl	8008144 <mpu_get_fifo_config>

    if(debug)
 8009ba4:	79fb      	ldrb	r3, [r7, #7]
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	d002      	beq.n	8009bb0 <mpu_run_6500_self_test+0x84>
    	log_i("Retrieving Biases\r\n");
 8009baa:	4874      	ldr	r0, [pc, #464]	; (8009d7c <mpu_run_6500_self_test+0x250>)
 8009bac:	f00b fffa 	bl	8015ba4 <puts>

    for (ii = 0; ii < tries; ii++)
 8009bb0:	2300      	movs	r3, #0
 8009bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009bb4:	e00b      	b.n	8009bce <mpu_run_6500_self_test+0xa2>
        if (!get_st_6500_biases(gyro, accel, 0, debug))
 8009bb6:	79fb      	ldrb	r3, [r7, #7]
 8009bb8:	2200      	movs	r2, #0
 8009bba:	68b9      	ldr	r1, [r7, #8]
 8009bbc:	68f8      	ldr	r0, [r7, #12]
 8009bbe:	f7ff fb0b 	bl	80091d8 <get_st_6500_biases>
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d008      	beq.n	8009bda <mpu_run_6500_self_test+0xae>
    for (ii = 0; ii < tries; ii++)
 8009bc8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009bca:	3301      	adds	r3, #1
 8009bcc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009bce:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8009bd2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009bd4:	429a      	cmp	r2, r3
 8009bd6:	dbee      	blt.n	8009bb6 <mpu_run_6500_self_test+0x8a>
 8009bd8:	e000      	b.n	8009bdc <mpu_run_6500_self_test+0xb0>
            break;
 8009bda:	bf00      	nop
    if (ii == tries) {
 8009bdc:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8009be0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009be2:	429a      	cmp	r2, r3
 8009be4:	d108      	bne.n	8009bf8 <mpu_run_6500_self_test+0xcc>
        /* If we reach this point, we most likely encountered an I2C error.
         * We'll just report an error for all three sensors.
         */
        if(debug)
 8009be6:	79fb      	ldrb	r3, [r7, #7]
 8009be8:	2b00      	cmp	r3, #0
 8009bea:	d002      	beq.n	8009bf2 <mpu_run_6500_self_test+0xc6>
        	log_i("Retrieving Biases Error - possible I2C error\n");
 8009bec:	4864      	ldr	r0, [pc, #400]	; (8009d80 <mpu_run_6500_self_test+0x254>)
 8009bee:	f00b ffd9 	bl	8015ba4 <puts>

        result = 0;
 8009bf2:	2300      	movs	r3, #0
 8009bf4:	63bb      	str	r3, [r7, #56]	; 0x38
        goto restore;
 8009bf6:	e07b      	b.n	8009cf0 <mpu_run_6500_self_test+0x1c4>
    }

    if(debug)
 8009bf8:	79fb      	ldrb	r3, [r7, #7]
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d002      	beq.n	8009c04 <mpu_run_6500_self_test+0xd8>
    	log_i("Retrieving ST Biases\n");
 8009bfe:	4861      	ldr	r0, [pc, #388]	; (8009d84 <mpu_run_6500_self_test+0x258>)
 8009c00:	f00b ffd0 	bl	8015ba4 <puts>

    for (ii = 0; ii < tries; ii++)
 8009c04:	2300      	movs	r3, #0
 8009c06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009c08:	e00d      	b.n	8009c26 <mpu_run_6500_self_test+0xfa>
        if (!get_st_6500_biases(gyro_st, accel_st, 1, debug))
 8009c0a:	79fb      	ldrb	r3, [r7, #7]
 8009c0c:	f107 0118 	add.w	r1, r7, #24
 8009c10:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8009c14:	2201      	movs	r2, #1
 8009c16:	f7ff fadf 	bl	80091d8 <get_st_6500_biases>
 8009c1a:	4603      	mov	r3, r0
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d008      	beq.n	8009c32 <mpu_run_6500_self_test+0x106>
    for (ii = 0; ii < tries; ii++)
 8009c20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009c22:	3301      	adds	r3, #1
 8009c24:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009c26:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8009c2a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009c2c:	429a      	cmp	r2, r3
 8009c2e:	dbec      	blt.n	8009c0a <mpu_run_6500_self_test+0xde>
 8009c30:	e000      	b.n	8009c34 <mpu_run_6500_self_test+0x108>
            break;
 8009c32:	bf00      	nop
    if (ii == tries) {
 8009c34:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8009c38:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8009c3a:	429a      	cmp	r2, r3
 8009c3c:	d108      	bne.n	8009c50 <mpu_run_6500_self_test+0x124>

        if(debug)
 8009c3e:	79fb      	ldrb	r3, [r7, #7]
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d002      	beq.n	8009c4a <mpu_run_6500_self_test+0x11e>
        	log_i("Retrieving ST Biases Error - possible I2C error\n");
 8009c44:	4850      	ldr	r0, [pc, #320]	; (8009d88 <mpu_run_6500_self_test+0x25c>)
 8009c46:	f00b ffad 	bl	8015ba4 <puts>

        /* Again, probably an I2C error. */
        result = 0;
 8009c4a:	2300      	movs	r3, #0
 8009c4c:	63bb      	str	r3, [r7, #56]	; 0x38
        goto restore;
 8009c4e:	e04f      	b.n	8009cf0 <mpu_run_6500_self_test+0x1c4>
    }

    accel_result = accel_6500_self_test(accel, accel_st, debug);
 8009c50:	79fa      	ldrb	r2, [r7, #7]
 8009c52:	f107 0318 	add.w	r3, r7, #24
 8009c56:	4619      	mov	r1, r3
 8009c58:	68b8      	ldr	r0, [r7, #8]
 8009c5a:	f7fe fe01 	bl	8008860 <accel_6500_self_test>
 8009c5e:	4603      	mov	r3, r0
 8009c60:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    if(debug)
 8009c64:	79fb      	ldrb	r3, [r7, #7]
 8009c66:	2b00      	cmp	r3, #0
 8009c68:	d005      	beq.n	8009c76 <mpu_run_6500_self_test+0x14a>
    	log_i("Accel Self Test Results: %d\n", accel_result);
 8009c6a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8009c6e:	4619      	mov	r1, r3
 8009c70:	4846      	ldr	r0, [pc, #280]	; (8009d8c <mpu_run_6500_self_test+0x260>)
 8009c72:	f00b fec9 	bl	8015a08 <iprintf>

    gyro_result = gyro_6500_self_test(gyro, gyro_st, debug);
 8009c76:	79fa      	ldrb	r2, [r7, #7]
 8009c78:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8009c7c:	4619      	mov	r1, r3
 8009c7e:	68f8      	ldr	r0, [r7, #12]
 8009c80:	f7ff f862 	bl	8008d48 <gyro_6500_self_test>
 8009c84:	4603      	mov	r3, r0
 8009c86:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if(debug)
 8009c8a:	79fb      	ldrb	r3, [r7, #7]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d005      	beq.n	8009c9c <mpu_run_6500_self_test+0x170>
    	log_i("Gyro Self Test Results: %d\n", gyro_result);
 8009c90:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009c94:	4619      	mov	r1, r3
 8009c96:	483e      	ldr	r0, [pc, #248]	; (8009d90 <mpu_run_6500_self_test+0x264>)
 8009c98:	f00b feb6 	bl	8015a08 <iprintf>

    result = 0;
 8009c9c:	2300      	movs	r3, #0
 8009c9e:	63bb      	str	r3, [r7, #56]	; 0x38
    if (!gyro_result)
 8009ca0:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8009ca4:	2b00      	cmp	r3, #0
 8009ca6:	d103      	bne.n	8009cb0 <mpu_run_6500_self_test+0x184>
        result |= 0x01;
 8009ca8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009caa:	f043 0301 	orr.w	r3, r3, #1
 8009cae:	63bb      	str	r3, [r7, #56]	; 0x38
    if (!accel_result)
 8009cb0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d103      	bne.n	8009cc0 <mpu_run_6500_self_test+0x194>
        result |= 0x02;
 8009cb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009cba:	f043 0302 	orr.w	r3, r3, #2
 8009cbe:	63bb      	str	r3, [r7, #56]	; 0x38

#ifdef AK89xx_SECONDARY
    compass_result = compass_self_test();
 8009cc0:	f7fe fd08 	bl	80086d4 <compass_self_test>
 8009cc4:	4603      	mov	r3, r0
 8009cc6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
    if(debug)
 8009cca:	79fb      	ldrb	r3, [r7, #7]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d005      	beq.n	8009cdc <mpu_run_6500_self_test+0x1b0>
    	log_i("Compass Self Test Results: %d\n", compass_result);
 8009cd0:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8009cd4:	4619      	mov	r1, r3
 8009cd6:	482f      	ldr	r0, [pc, #188]	; (8009d94 <mpu_run_6500_self_test+0x268>)
 8009cd8:	f00b fe96 	bl	8015a08 <iprintf>
    if (!compass_result)
 8009cdc:	f897 3032 	ldrb.w	r3, [r7, #50]	; 0x32
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d104      	bne.n	8009cee <mpu_run_6500_self_test+0x1c2>
        result |= 0x04;
 8009ce4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009ce6:	f043 0304 	orr.w	r3, r3, #4
 8009cea:	63bb      	str	r3, [r7, #56]	; 0x38
 8009cec:	e000      	b.n	8009cf0 <mpu_run_6500_self_test+0x1c4>
#else
    result |= 0x04;
#endif
restore:
 8009cee:	bf00      	nop
	if(debug)
 8009cf0:	79fb      	ldrb	r3, [r7, #7]
 8009cf2:	2b00      	cmp	r3, #0
 8009cf4:	d002      	beq.n	8009cfc <mpu_run_6500_self_test+0x1d0>
		log_i("Exiting HWST\n");
 8009cf6:	4828      	ldr	r0, [pc, #160]	; (8009d98 <mpu_run_6500_self_test+0x26c>)
 8009cf8:	f00b ff54 	bl	8015ba4 <puts>
	/* Set to invalid values to ensure no I2C writes are skipped. */
	st.chip_cfg.gyro_fsr = 0xFF;
 8009cfc:	4b1e      	ldr	r3, [pc, #120]	; (8009d78 <mpu_run_6500_self_test+0x24c>)
 8009cfe:	22ff      	movs	r2, #255	; 0xff
 8009d00:	721a      	strb	r2, [r3, #8]
	st.chip_cfg.accel_fsr = 0xFF;
 8009d02:	4b1d      	ldr	r3, [pc, #116]	; (8009d78 <mpu_run_6500_self_test+0x24c>)
 8009d04:	22ff      	movs	r2, #255	; 0xff
 8009d06:	725a      	strb	r2, [r3, #9]
	st.chip_cfg.lpf = 0xFF;
 8009d08:	4b1b      	ldr	r3, [pc, #108]	; (8009d78 <mpu_run_6500_self_test+0x24c>)
 8009d0a:	22ff      	movs	r2, #255	; 0xff
 8009d0c:	72da      	strb	r2, [r3, #11]
	st.chip_cfg.sample_rate = 0xFFFF;
 8009d0e:	4b1a      	ldr	r3, [pc, #104]	; (8009d78 <mpu_run_6500_self_test+0x24c>)
 8009d10:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009d14:	81da      	strh	r2, [r3, #14]
	st.chip_cfg.sensors = 0xFF;
 8009d16:	4b18      	ldr	r3, [pc, #96]	; (8009d78 <mpu_run_6500_self_test+0x24c>)
 8009d18:	22ff      	movs	r2, #255	; 0xff
 8009d1a:	729a      	strb	r2, [r3, #10]
	st.chip_cfg.fifo_enable = 0xFF;
 8009d1c:	4b16      	ldr	r3, [pc, #88]	; (8009d78 <mpu_run_6500_self_test+0x24c>)
 8009d1e:	22ff      	movs	r2, #255	; 0xff
 8009d20:	741a      	strb	r2, [r3, #16]
	st.chip_cfg.clk_src = INV_CLK_PLL;
 8009d22:	4b15      	ldr	r3, [pc, #84]	; (8009d78 <mpu_run_6500_self_test+0x24c>)
 8009d24:	2201      	movs	r2, #1
 8009d26:	731a      	strb	r2, [r3, #12]
	mpu_set_gyro_fsr(gyro_fsr);
 8009d28:	8abb      	ldrh	r3, [r7, #20]
 8009d2a:	4618      	mov	r0, r3
 8009d2c:	f7fd ff4e 	bl	8007bcc <mpu_set_gyro_fsr>
	mpu_set_accel_fsr(accel_fsr);
 8009d30:	7dfb      	ldrb	r3, [r7, #23]
 8009d32:	4618      	mov	r0, r3
 8009d34:	f7fd ffd8 	bl	8007ce8 <mpu_set_accel_fsr>
	mpu_set_lpf(lpf);
 8009d38:	8a3b      	ldrh	r3, [r7, #16]
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	f7fe f878 	bl	8007e30 <mpu_set_lpf>
	mpu_set_sample_rate(sample_rate);
 8009d40:	8a7b      	ldrh	r3, [r7, #18]
 8009d42:	4618      	mov	r0, r3
 8009d44:	f7fe f8da 	bl	8007efc <mpu_set_sample_rate>
	mpu_set_sensors(sensors_on);
 8009d48:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8009d4c:	4618      	mov	r0, r3
 8009d4e:	f7fe fa5b 	bl	8008208 <mpu_set_sensors>
	mpu_configure_fifo(fifo_sensors);
 8009d52:	7dbb      	ldrb	r3, [r7, #22]
 8009d54:	4618      	mov	r0, r3
 8009d56:	f7fe fa05 	bl	8008164 <mpu_configure_fifo>

	if (dmp_was_on)
 8009d5a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d002      	beq.n	8009d68 <mpu_run_6500_self_test+0x23c>
		mpu_set_dmp_state(1);
 8009d62:	2001      	movs	r0, #1
 8009d64:	f000 f93c 	bl	8009fe0 <mpu_set_dmp_state>

	return result;
 8009d68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	3740      	adds	r7, #64	; 0x40
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	bd80      	pop	{r7, pc}
 8009d72:	bf00      	nop
 8009d74:	0801aef4 	.word	0x0801aef4
 8009d78:	20000014 	.word	0x20000014
 8009d7c:	0801af0c 	.word	0x0801af0c
 8009d80:	0801af20 	.word	0x0801af20
 8009d84:	0801af50 	.word	0x0801af50
 8009d88:	0801af68 	.word	0x0801af68
 8009d8c:	0801af98 	.word	0x0801af98
 8009d90:	0801afb8 	.word	0x0801afb8
 8009d94:	0801afd4 	.word	0x0801afd4
 8009d98:	0801aff4 	.word	0x0801aff4

08009d9c <mpu_write_mem>:
 *  @param[in]  data        Bytes to write to memory.
 *  @return     0 if successful.
 */
int mpu_write_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b084      	sub	sp, #16
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	4603      	mov	r3, r0
 8009da4:	603a      	str	r2, [r7, #0]
 8009da6:	80fb      	strh	r3, [r7, #6]
 8009da8:	460b      	mov	r3, r1
 8009daa:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8009dac:	683b      	ldr	r3, [r7, #0]
 8009dae:	2b00      	cmp	r3, #0
 8009db0:	d102      	bne.n	8009db8 <mpu_write_mem+0x1c>
        return -1;
 8009db2:	f04f 33ff 	mov.w	r3, #4294967295
 8009db6:	e03d      	b.n	8009e34 <mpu_write_mem+0x98>
    if (!st.chip_cfg.sensors)
 8009db8:	4b20      	ldr	r3, [pc, #128]	; (8009e3c <mpu_write_mem+0xa0>)
 8009dba:	7a9b      	ldrb	r3, [r3, #10]
 8009dbc:	2b00      	cmp	r3, #0
 8009dbe:	d102      	bne.n	8009dc6 <mpu_write_mem+0x2a>
        return -1;
 8009dc0:	f04f 33ff 	mov.w	r3, #4294967295
 8009dc4:	e036      	b.n	8009e34 <mpu_write_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8009dc6:	88fb      	ldrh	r3, [r7, #6]
 8009dc8:	0a1b      	lsrs	r3, r3, #8
 8009dca:	b29b      	uxth	r3, r3
 8009dcc:	b2db      	uxtb	r3, r3
 8009dce:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8009dd0:	88fb      	ldrh	r3, [r7, #6]
 8009dd2:	b2db      	uxtb	r3, r3
 8009dd4:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8009dd6:	7b7b      	ldrb	r3, [r7, #13]
 8009dd8:	461a      	mov	r2, r3
 8009dda:	88bb      	ldrh	r3, [r7, #4]
 8009ddc:	4413      	add	r3, r2
 8009dde:	4a17      	ldr	r2, [pc, #92]	; (8009e3c <mpu_write_mem+0xa0>)
 8009de0:	6852      	ldr	r2, [r2, #4]
 8009de2:	8952      	ldrh	r2, [r2, #10]
 8009de4:	4293      	cmp	r3, r2
 8009de6:	dd02      	ble.n	8009dee <mpu_write_mem+0x52>
        return -1;
 8009de8:	f04f 33ff 	mov.w	r3, #4294967295
 8009dec:	e022      	b.n	8009e34 <mpu_write_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8009dee:	4b13      	ldr	r3, [pc, #76]	; (8009e3c <mpu_write_mem+0xa0>)
 8009df0:	685b      	ldr	r3, [r3, #4]
 8009df2:	7818      	ldrb	r0, [r3, #0]
 8009df4:	4b11      	ldr	r3, [pc, #68]	; (8009e3c <mpu_write_mem+0xa0>)
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	7ed9      	ldrb	r1, [r3, #27]
 8009dfa:	f107 030c 	add.w	r3, r7, #12
 8009dfe:	2202      	movs	r2, #2
 8009e00:	f004 feff 	bl	800ec02 <MPU9250_Write_Len>
 8009e04:	4603      	mov	r3, r0
 8009e06:	2b00      	cmp	r3, #0
 8009e08:	d002      	beq.n	8009e10 <mpu_write_mem+0x74>
        return -1;
 8009e0a:	f04f 33ff 	mov.w	r3, #4294967295
 8009e0e:	e011      	b.n	8009e34 <mpu_write_mem+0x98>
    if (i2c_write(st.hw->addr, st.reg->mem_r_w, length, data))
 8009e10:	4b0a      	ldr	r3, [pc, #40]	; (8009e3c <mpu_write_mem+0xa0>)
 8009e12:	685b      	ldr	r3, [r3, #4]
 8009e14:	7818      	ldrb	r0, [r3, #0]
 8009e16:	4b09      	ldr	r3, [pc, #36]	; (8009e3c <mpu_write_mem+0xa0>)
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	7e19      	ldrb	r1, [r3, #24]
 8009e1c:	88bb      	ldrh	r3, [r7, #4]
 8009e1e:	b2da      	uxtb	r2, r3
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	f004 feee 	bl	800ec02 <MPU9250_Write_Len>
 8009e26:	4603      	mov	r3, r0
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	d002      	beq.n	8009e32 <mpu_write_mem+0x96>
        return -1;
 8009e2c:	f04f 33ff 	mov.w	r3, #4294967295
 8009e30:	e000      	b.n	8009e34 <mpu_write_mem+0x98>
    return 0;
 8009e32:	2300      	movs	r3, #0
}
 8009e34:	4618      	mov	r0, r3
 8009e36:	3710      	adds	r7, #16
 8009e38:	46bd      	mov	sp, r7
 8009e3a:	bd80      	pop	{r7, pc}
 8009e3c:	20000014 	.word	0x20000014

08009e40 <mpu_read_mem>:
 *  @param[out] data        Bytes read from memory.
 *  @return     0 if successful.
 */
int mpu_read_mem(unsigned short mem_addr, unsigned short length,
        unsigned char *data)
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b084      	sub	sp, #16
 8009e44:	af00      	add	r7, sp, #0
 8009e46:	4603      	mov	r3, r0
 8009e48:	603a      	str	r2, [r7, #0]
 8009e4a:	80fb      	strh	r3, [r7, #6]
 8009e4c:	460b      	mov	r3, r1
 8009e4e:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[2];

    if (!data)
 8009e50:	683b      	ldr	r3, [r7, #0]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	d102      	bne.n	8009e5c <mpu_read_mem+0x1c>
        return -1;
 8009e56:	f04f 33ff 	mov.w	r3, #4294967295
 8009e5a:	e03d      	b.n	8009ed8 <mpu_read_mem+0x98>
    if (!st.chip_cfg.sensors)
 8009e5c:	4b20      	ldr	r3, [pc, #128]	; (8009ee0 <mpu_read_mem+0xa0>)
 8009e5e:	7a9b      	ldrb	r3, [r3, #10]
 8009e60:	2b00      	cmp	r3, #0
 8009e62:	d102      	bne.n	8009e6a <mpu_read_mem+0x2a>
        return -1;
 8009e64:	f04f 33ff 	mov.w	r3, #4294967295
 8009e68:	e036      	b.n	8009ed8 <mpu_read_mem+0x98>

    tmp[0] = (unsigned char)(mem_addr >> 8);
 8009e6a:	88fb      	ldrh	r3, [r7, #6]
 8009e6c:	0a1b      	lsrs	r3, r3, #8
 8009e6e:	b29b      	uxth	r3, r3
 8009e70:	b2db      	uxtb	r3, r3
 8009e72:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(mem_addr & 0xFF);
 8009e74:	88fb      	ldrh	r3, [r7, #6]
 8009e76:	b2db      	uxtb	r3, r3
 8009e78:	737b      	strb	r3, [r7, #13]

    /* Check bank boundaries. */
    if (tmp[1] + length > st.hw->bank_size)
 8009e7a:	7b7b      	ldrb	r3, [r7, #13]
 8009e7c:	461a      	mov	r2, r3
 8009e7e:	88bb      	ldrh	r3, [r7, #4]
 8009e80:	4413      	add	r3, r2
 8009e82:	4a17      	ldr	r2, [pc, #92]	; (8009ee0 <mpu_read_mem+0xa0>)
 8009e84:	6852      	ldr	r2, [r2, #4]
 8009e86:	8952      	ldrh	r2, [r2, #10]
 8009e88:	4293      	cmp	r3, r2
 8009e8a:	dd02      	ble.n	8009e92 <mpu_read_mem+0x52>
        return -1;
 8009e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8009e90:	e022      	b.n	8009ed8 <mpu_read_mem+0x98>

    if (i2c_write(st.hw->addr, st.reg->bank_sel, 2, tmp))
 8009e92:	4b13      	ldr	r3, [pc, #76]	; (8009ee0 <mpu_read_mem+0xa0>)
 8009e94:	685b      	ldr	r3, [r3, #4]
 8009e96:	7818      	ldrb	r0, [r3, #0]
 8009e98:	4b11      	ldr	r3, [pc, #68]	; (8009ee0 <mpu_read_mem+0xa0>)
 8009e9a:	681b      	ldr	r3, [r3, #0]
 8009e9c:	7ed9      	ldrb	r1, [r3, #27]
 8009e9e:	f107 030c 	add.w	r3, r7, #12
 8009ea2:	2202      	movs	r2, #2
 8009ea4:	f004 fead 	bl	800ec02 <MPU9250_Write_Len>
 8009ea8:	4603      	mov	r3, r0
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d002      	beq.n	8009eb4 <mpu_read_mem+0x74>
        return -1;
 8009eae:	f04f 33ff 	mov.w	r3, #4294967295
 8009eb2:	e011      	b.n	8009ed8 <mpu_read_mem+0x98>
    if (i2c_read(st.hw->addr, st.reg->mem_r_w, length, data))
 8009eb4:	4b0a      	ldr	r3, [pc, #40]	; (8009ee0 <mpu_read_mem+0xa0>)
 8009eb6:	685b      	ldr	r3, [r3, #4]
 8009eb8:	7818      	ldrb	r0, [r3, #0]
 8009eba:	4b09      	ldr	r3, [pc, #36]	; (8009ee0 <mpu_read_mem+0xa0>)
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	7e19      	ldrb	r1, [r3, #24]
 8009ec0:	88bb      	ldrh	r3, [r7, #4]
 8009ec2:	b2da      	uxtb	r2, r3
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	f004 fe4a 	bl	800eb5e <MPU9250_Read_Len>
 8009eca:	4603      	mov	r3, r0
 8009ecc:	2b00      	cmp	r3, #0
 8009ece:	d002      	beq.n	8009ed6 <mpu_read_mem+0x96>
        return -1;
 8009ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8009ed4:	e000      	b.n	8009ed8 <mpu_read_mem+0x98>
    return 0;
 8009ed6:	2300      	movs	r3, #0
}
 8009ed8:	4618      	mov	r0, r3
 8009eda:	3710      	adds	r7, #16
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bd80      	pop	{r7, pc}
 8009ee0:	20000014 	.word	0x20000014

08009ee4 <mpu_load_firmware>:
 *  @param[in]  sample_rate Fixed sampling rate used when DMP is enabled.
 *  @return     0 if successful.
 */
int mpu_load_firmware(unsigned short length, const unsigned char *firmware,
    unsigned short start_addr, unsigned short sample_rate)
{
 8009ee4:	b580      	push	{r7, lr}
 8009ee6:	b08a      	sub	sp, #40	; 0x28
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	60b9      	str	r1, [r7, #8]
 8009eec:	4611      	mov	r1, r2
 8009eee:	461a      	mov	r2, r3
 8009ef0:	4603      	mov	r3, r0
 8009ef2:	81fb      	strh	r3, [r7, #14]
 8009ef4:	460b      	mov	r3, r1
 8009ef6:	81bb      	strh	r3, [r7, #12]
 8009ef8:	4613      	mov	r3, r2
 8009efa:	80fb      	strh	r3, [r7, #6]
    unsigned short this_write;
    /* Must divide evenly into st.hw->bank_size to avoid bank crossings. */
#define LOAD_CHUNK  (16)
    unsigned char cur[LOAD_CHUNK], tmp[2];

    if (st.chip_cfg.dmp_loaded)
 8009efc:	4b37      	ldr	r3, [pc, #220]	; (8009fdc <mpu_load_firmware+0xf8>)
 8009efe:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d002      	beq.n	8009f0c <mpu_load_firmware+0x28>
        /* DMP should only be loaded once. */
        return -1;
 8009f06:	f04f 33ff 	mov.w	r3, #4294967295
 8009f0a:	e062      	b.n	8009fd2 <mpu_load_firmware+0xee>

    if (!firmware)
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	2b00      	cmp	r3, #0
 8009f10:	d102      	bne.n	8009f18 <mpu_load_firmware+0x34>
        return -1;
 8009f12:	f04f 33ff 	mov.w	r3, #4294967295
 8009f16:	e05c      	b.n	8009fd2 <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8009f18:	2300      	movs	r3, #0
 8009f1a:	84fb      	strh	r3, [r7, #38]	; 0x26
 8009f1c:	e034      	b.n	8009f88 <mpu_load_firmware+0xa4>
        this_write = min(LOAD_CHUNK, length - ii);
 8009f1e:	89fa      	ldrh	r2, [r7, #14]
 8009f20:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009f22:	1ad3      	subs	r3, r2, r3
 8009f24:	2b10      	cmp	r3, #16
 8009f26:	bfa8      	it	ge
 8009f28:	2310      	movge	r3, #16
 8009f2a:	84bb      	strh	r3, [r7, #36]	; 0x24
        if (mpu_write_mem(ii, this_write, (unsigned char*)&firmware[ii]))
 8009f2c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009f2e:	68ba      	ldr	r2, [r7, #8]
 8009f30:	441a      	add	r2, r3
 8009f32:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8009f34:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009f36:	4618      	mov	r0, r3
 8009f38:	f7ff ff30 	bl	8009d9c <mpu_write_mem>
 8009f3c:	4603      	mov	r3, r0
 8009f3e:	2b00      	cmp	r3, #0
 8009f40:	d002      	beq.n	8009f48 <mpu_load_firmware+0x64>
            return -1;
 8009f42:	f04f 33ff 	mov.w	r3, #4294967295
 8009f46:	e044      	b.n	8009fd2 <mpu_load_firmware+0xee>
        if (mpu_read_mem(ii, this_write, cur))
 8009f48:	f107 0214 	add.w	r2, r7, #20
 8009f4c:	8cb9      	ldrh	r1, [r7, #36]	; 0x24
 8009f4e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009f50:	4618      	mov	r0, r3
 8009f52:	f7ff ff75 	bl	8009e40 <mpu_read_mem>
 8009f56:	4603      	mov	r3, r0
 8009f58:	2b00      	cmp	r3, #0
 8009f5a:	d002      	beq.n	8009f62 <mpu_load_firmware+0x7e>
            return -1;
 8009f5c:	f04f 33ff 	mov.w	r3, #4294967295
 8009f60:	e037      	b.n	8009fd2 <mpu_load_firmware+0xee>
        if (memcmp(firmware+ii, cur, this_write))
 8009f62:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009f64:	68ba      	ldr	r2, [r7, #8]
 8009f66:	4413      	add	r3, r2
 8009f68:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8009f6a:	f107 0114 	add.w	r1, r7, #20
 8009f6e:	4618      	mov	r0, r3
 8009f70:	f00b f8ad 	bl	80150ce <memcmp>
 8009f74:	4603      	mov	r3, r0
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d002      	beq.n	8009f80 <mpu_load_firmware+0x9c>
            return -2;
 8009f7a:	f06f 0301 	mvn.w	r3, #1
 8009f7e:	e028      	b.n	8009fd2 <mpu_load_firmware+0xee>
    for (ii = 0; ii < length; ii += this_write) {
 8009f80:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009f82:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8009f84:	4413      	add	r3, r2
 8009f86:	84fb      	strh	r3, [r7, #38]	; 0x26
 8009f88:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8009f8a:	89fb      	ldrh	r3, [r7, #14]
 8009f8c:	429a      	cmp	r2, r3
 8009f8e:	d3c6      	bcc.n	8009f1e <mpu_load_firmware+0x3a>
    }

    /* Set program start address. */
    tmp[0] = start_addr >> 8;
 8009f90:	89bb      	ldrh	r3, [r7, #12]
 8009f92:	0a1b      	lsrs	r3, r3, #8
 8009f94:	b29b      	uxth	r3, r3
 8009f96:	b2db      	uxtb	r3, r3
 8009f98:	743b      	strb	r3, [r7, #16]
    tmp[1] = start_addr & 0xFF;
 8009f9a:	89bb      	ldrh	r3, [r7, #12]
 8009f9c:	b2db      	uxtb	r3, r3
 8009f9e:	747b      	strb	r3, [r7, #17]
    if (i2c_write(st.hw->addr, st.reg->prgm_start_h, 2, tmp))
 8009fa0:	4b0e      	ldr	r3, [pc, #56]	; (8009fdc <mpu_load_firmware+0xf8>)
 8009fa2:	685b      	ldr	r3, [r3, #4]
 8009fa4:	7818      	ldrb	r0, [r3, #0]
 8009fa6:	4b0d      	ldr	r3, [pc, #52]	; (8009fdc <mpu_load_firmware+0xf8>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	7f59      	ldrb	r1, [r3, #29]
 8009fac:	f107 0310 	add.w	r3, r7, #16
 8009fb0:	2202      	movs	r2, #2
 8009fb2:	f004 fe26 	bl	800ec02 <MPU9250_Write_Len>
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	2b00      	cmp	r3, #0
 8009fba:	d002      	beq.n	8009fc2 <mpu_load_firmware+0xde>
        return -1;
 8009fbc:	f04f 33ff 	mov.w	r3, #4294967295
 8009fc0:	e007      	b.n	8009fd2 <mpu_load_firmware+0xee>

    st.chip_cfg.dmp_loaded = 1;
 8009fc2:	4b06      	ldr	r3, [pc, #24]	; (8009fdc <mpu_load_firmware+0xf8>)
 8009fc4:	2201      	movs	r2, #1
 8009fc6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    st.chip_cfg.dmp_sample_rate = sample_rate;
 8009fca:	4a04      	ldr	r2, [pc, #16]	; (8009fdc <mpu_load_firmware+0xf8>)
 8009fcc:	88fb      	ldrh	r3, [r7, #6]
 8009fce:	84d3      	strh	r3, [r2, #38]	; 0x26
    return 0;
 8009fd0:	2300      	movs	r3, #0
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	3728      	adds	r7, #40	; 0x28
 8009fd6:	46bd      	mov	sp, r7
 8009fd8:	bd80      	pop	{r7, pc}
 8009fda:	bf00      	nop
 8009fdc:	20000014 	.word	0x20000014

08009fe0 <mpu_set_dmp_state>:
 *  @brief      Enable/disable DMP support.
 *  @param[in]  enable  1 to turn on the DMP.
 *  @return     0 if successful.
 */
int mpu_set_dmp_state(unsigned char enable)
{
 8009fe0:	b580      	push	{r7, lr}
 8009fe2:	b084      	sub	sp, #16
 8009fe4:	af00      	add	r7, sp, #0
 8009fe6:	4603      	mov	r3, r0
 8009fe8:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;
    if (st.chip_cfg.dmp_on == enable)
 8009fea:	4b26      	ldr	r3, [pc, #152]	; (800a084 <mpu_set_dmp_state+0xa4>)
 8009fec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8009ff0:	79fa      	ldrb	r2, [r7, #7]
 8009ff2:	429a      	cmp	r2, r3
 8009ff4:	d101      	bne.n	8009ffa <mpu_set_dmp_state+0x1a>
        return 0;
 8009ff6:	2300      	movs	r3, #0
 8009ff8:	e040      	b.n	800a07c <mpu_set_dmp_state+0x9c>

    if (enable) {
 8009ffa:	79fb      	ldrb	r3, [r7, #7]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d027      	beq.n	800a050 <mpu_set_dmp_state+0x70>
        if (!st.chip_cfg.dmp_loaded)
 800a000:	4b20      	ldr	r3, [pc, #128]	; (800a084 <mpu_set_dmp_state+0xa4>)
 800a002:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800a006:	2b00      	cmp	r3, #0
 800a008:	d102      	bne.n	800a010 <mpu_set_dmp_state+0x30>
            return -1;
 800a00a:	f04f 33ff 	mov.w	r3, #4294967295
 800a00e:	e035      	b.n	800a07c <mpu_set_dmp_state+0x9c>
        /* Disable data ready interrupt. */
        set_int_enable(0);
 800a010:	2000      	movs	r0, #0
 800a012:	f7fd fa83 	bl	800751c <set_int_enable>
        /* Disable bypass mode. */
        mpu_set_bypass(0);
 800a016:	2000      	movs	r0, #0
 800a018:	f7fe fa52 	bl	80084c0 <mpu_set_bypass>
        /* Keep constant sample rate, FIFO rate controlled by DMP. */
        mpu_set_sample_rate(st.chip_cfg.dmp_sample_rate);
 800a01c:	4b19      	ldr	r3, [pc, #100]	; (800a084 <mpu_set_dmp_state+0xa4>)
 800a01e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a020:	4618      	mov	r0, r3
 800a022:	f7fd ff6b 	bl	8007efc <mpu_set_sample_rate>
        /* Remove FIFO elements. */
        tmp = 0;
 800a026:	2300      	movs	r3, #0
 800a028:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 800a02a:	4b16      	ldr	r3, [pc, #88]	; (800a084 <mpu_set_dmp_state+0xa4>)
 800a02c:	685b      	ldr	r3, [r3, #4]
 800a02e:	7818      	ldrb	r0, [r3, #0]
 800a030:	f107 030f 	add.w	r3, r7, #15
 800a034:	2201      	movs	r2, #1
 800a036:	2123      	movs	r1, #35	; 0x23
 800a038:	f004 fde3 	bl	800ec02 <MPU9250_Write_Len>
        st.chip_cfg.dmp_on = 1;
 800a03c:	4b11      	ldr	r3, [pc, #68]	; (800a084 <mpu_set_dmp_state+0xa4>)
 800a03e:	2201      	movs	r2, #1
 800a040:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        /* Enable DMP interrupt. */
        set_int_enable(1);
 800a044:	2001      	movs	r0, #1
 800a046:	f7fd fa69 	bl	800751c <set_int_enable>
        mpu_reset_fifo();
 800a04a:	f7fd fc87 	bl	800795c <mpu_reset_fifo>
 800a04e:	e014      	b.n	800a07a <mpu_set_dmp_state+0x9a>
    } else {
        /* Disable DMP interrupt. */
        set_int_enable(0);
 800a050:	2000      	movs	r0, #0
 800a052:	f7fd fa63 	bl	800751c <set_int_enable>
        /* Restore FIFO settings. */
        tmp = st.chip_cfg.fifo_enable;
 800a056:	4b0b      	ldr	r3, [pc, #44]	; (800a084 <mpu_set_dmp_state+0xa4>)
 800a058:	7c1b      	ldrb	r3, [r3, #16]
 800a05a:	73fb      	strb	r3, [r7, #15]
        i2c_write(st.hw->addr, 0x23, 1, &tmp);
 800a05c:	4b09      	ldr	r3, [pc, #36]	; (800a084 <mpu_set_dmp_state+0xa4>)
 800a05e:	685b      	ldr	r3, [r3, #4]
 800a060:	7818      	ldrb	r0, [r3, #0]
 800a062:	f107 030f 	add.w	r3, r7, #15
 800a066:	2201      	movs	r2, #1
 800a068:	2123      	movs	r1, #35	; 0x23
 800a06a:	f004 fdca 	bl	800ec02 <MPU9250_Write_Len>
        st.chip_cfg.dmp_on = 0;
 800a06e:	4b05      	ldr	r3, [pc, #20]	; (800a084 <mpu_set_dmp_state+0xa4>)
 800a070:	2200      	movs	r2, #0
 800a072:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        mpu_reset_fifo();
 800a076:	f7fd fc71 	bl	800795c <mpu_reset_fifo>
    }
    return 0;
 800a07a:	2300      	movs	r3, #0
}
 800a07c:	4618      	mov	r0, r3
 800a07e:	3710      	adds	r7, #16
 800a080:	46bd      	mov	sp, r7
 800a082:	bd80      	pop	{r7, pc}
 800a084:	20000014 	.word	0x20000014

0800a088 <setup_compass>:
}

#ifdef AK89xx_SECONDARY
/* This initialization is similar to the one in ak8975.c. */
static int setup_compass(void)
{
 800a088:	b580      	push	{r7, lr}
 800a08a:	b084      	sub	sp, #16
 800a08c:	af00      	add	r7, sp, #0
    unsigned char data[4], akm_addr;

    mpu_set_bypass(1);
 800a08e:	2001      	movs	r0, #1
 800a090:	f7fe fa16 	bl	80084c0 <mpu_set_bypass>

    /* Find compass. Possible addresses range from 0x0C to 0x0F. */
    for (akm_addr = 0x0C; akm_addr <= 0x0F; akm_addr++) {
 800a094:	230c      	movs	r3, #12
 800a096:	73fb      	strb	r3, [r7, #15]
 800a098:	e010      	b.n	800a0bc <setup_compass+0x34>
        int result;
        result = i2c_read(akm_addr, AKM_REG_WHOAMI, 1, data);
 800a09a:	1d3b      	adds	r3, r7, #4
 800a09c:	7bf8      	ldrb	r0, [r7, #15]
 800a09e:	2201      	movs	r2, #1
 800a0a0:	2100      	movs	r1, #0
 800a0a2:	f004 fd5c 	bl	800eb5e <MPU9250_Read_Len>
 800a0a6:	4603      	mov	r3, r0
 800a0a8:	60bb      	str	r3, [r7, #8]
        if (!result && (data[0] == AKM_WHOAMI))
 800a0aa:	68bb      	ldr	r3, [r7, #8]
 800a0ac:	2b00      	cmp	r3, #0
 800a0ae:	d102      	bne.n	800a0b6 <setup_compass+0x2e>
 800a0b0:	793b      	ldrb	r3, [r7, #4]
 800a0b2:	2b48      	cmp	r3, #72	; 0x48
 800a0b4:	d006      	beq.n	800a0c4 <setup_compass+0x3c>
    for (akm_addr = 0x0C; akm_addr <= 0x0F; akm_addr++) {
 800a0b6:	7bfb      	ldrb	r3, [r7, #15]
 800a0b8:	3301      	adds	r3, #1
 800a0ba:	73fb      	strb	r3, [r7, #15]
 800a0bc:	7bfb      	ldrb	r3, [r7, #15]
 800a0be:	2b0f      	cmp	r3, #15
 800a0c0:	d9eb      	bls.n	800a09a <setup_compass+0x12>
 800a0c2:	e000      	b.n	800a0c6 <setup_compass+0x3e>
            break;
 800a0c4:	bf00      	nop
    }

    if (akm_addr > 0x0F) {
 800a0c6:	7bfb      	ldrb	r3, [r7, #15]
 800a0c8:	2b0f      	cmp	r3, #15
 800a0ca:	d905      	bls.n	800a0d8 <setup_compass+0x50>
        /* TODO: Handle this case in all compass-related functions. */
        log_e("Compass not found.\n");
 800a0cc:	488e      	ldr	r0, [pc, #568]	; (800a308 <setup_compass+0x280>)
 800a0ce:	f00b fd69 	bl	8015ba4 <puts>
        return -1;
 800a0d2:	f04f 33ff 	mov.w	r3, #4294967295
 800a0d6:	e112      	b.n	800a2fe <setup_compass+0x276>
    }

    st.chip_cfg.compass_addr = akm_addr;
 800a0d8:	4a8c      	ldr	r2, [pc, #560]	; (800a30c <setup_compass+0x284>)
 800a0da:	7bfb      	ldrb	r3, [r7, #15]
 800a0dc:	f882 302a 	strb.w	r3, [r2, #42]	; 0x2a

    data[0] = AKM_POWER_DOWN;
 800a0e0:	2310      	movs	r3, #16
 800a0e2:	713b      	strb	r3, [r7, #4]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
 800a0e4:	4b89      	ldr	r3, [pc, #548]	; (800a30c <setup_compass+0x284>)
 800a0e6:	f893 002a 	ldrb.w	r0, [r3, #42]	; 0x2a
 800a0ea:	1d3b      	adds	r3, r7, #4
 800a0ec:	2201      	movs	r2, #1
 800a0ee:	210a      	movs	r1, #10
 800a0f0:	f004 fd87 	bl	800ec02 <MPU9250_Write_Len>
 800a0f4:	4603      	mov	r3, r0
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d002      	beq.n	800a100 <setup_compass+0x78>
        return -1;
 800a0fa:	f04f 33ff 	mov.w	r3, #4294967295
 800a0fe:	e0fe      	b.n	800a2fe <setup_compass+0x276>
    delay_ms(1);
 800a100:	2001      	movs	r0, #1
 800a102:	f007 fab1 	bl	8011668 <delay_ms>

    data[0] = AKM_FUSE_ROM_ACCESS;
 800a106:	231f      	movs	r3, #31
 800a108:	713b      	strb	r3, [r7, #4]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
 800a10a:	4b80      	ldr	r3, [pc, #512]	; (800a30c <setup_compass+0x284>)
 800a10c:	f893 002a 	ldrb.w	r0, [r3, #42]	; 0x2a
 800a110:	1d3b      	adds	r3, r7, #4
 800a112:	2201      	movs	r2, #1
 800a114:	210a      	movs	r1, #10
 800a116:	f004 fd74 	bl	800ec02 <MPU9250_Write_Len>
 800a11a:	4603      	mov	r3, r0
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d002      	beq.n	800a126 <setup_compass+0x9e>
        return -1;
 800a120:	f04f 33ff 	mov.w	r3, #4294967295
 800a124:	e0eb      	b.n	800a2fe <setup_compass+0x276>
    delay_ms(1);
 800a126:	2001      	movs	r0, #1
 800a128:	f007 fa9e 	bl	8011668 <delay_ms>

    /* Get sensitivity adjustment data from fuse ROM. */
    if (i2c_read(st.chip_cfg.compass_addr, AKM_REG_ASAX, 3, data))
 800a12c:	4b77      	ldr	r3, [pc, #476]	; (800a30c <setup_compass+0x284>)
 800a12e:	f893 002a 	ldrb.w	r0, [r3, #42]	; 0x2a
 800a132:	1d3b      	adds	r3, r7, #4
 800a134:	2203      	movs	r2, #3
 800a136:	2110      	movs	r1, #16
 800a138:	f004 fd11 	bl	800eb5e <MPU9250_Read_Len>
 800a13c:	4603      	mov	r3, r0
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d002      	beq.n	800a148 <setup_compass+0xc0>
        return -1;
 800a142:	f04f 33ff 	mov.w	r3, #4294967295
 800a146:	e0da      	b.n	800a2fe <setup_compass+0x276>
    st.chip_cfg.mag_sens_adj[0] = (long)data[0] + 128;
 800a148:	793b      	ldrb	r3, [r7, #4]
 800a14a:	b29b      	uxth	r3, r3
 800a14c:	3380      	adds	r3, #128	; 0x80
 800a14e:	b29b      	uxth	r3, r3
 800a150:	b21a      	sxth	r2, r3
 800a152:	4b6e      	ldr	r3, [pc, #440]	; (800a30c <setup_compass+0x284>)
 800a154:	859a      	strh	r2, [r3, #44]	; 0x2c
    st.chip_cfg.mag_sens_adj[1] = (long)data[1] + 128;
 800a156:	797b      	ldrb	r3, [r7, #5]
 800a158:	b29b      	uxth	r3, r3
 800a15a:	3380      	adds	r3, #128	; 0x80
 800a15c:	b29b      	uxth	r3, r3
 800a15e:	b21a      	sxth	r2, r3
 800a160:	4b6a      	ldr	r3, [pc, #424]	; (800a30c <setup_compass+0x284>)
 800a162:	85da      	strh	r2, [r3, #46]	; 0x2e
    st.chip_cfg.mag_sens_adj[2] = (long)data[2] + 128;
 800a164:	79bb      	ldrb	r3, [r7, #6]
 800a166:	b29b      	uxth	r3, r3
 800a168:	3380      	adds	r3, #128	; 0x80
 800a16a:	b29b      	uxth	r3, r3
 800a16c:	b21a      	sxth	r2, r3
 800a16e:	4b67      	ldr	r3, [pc, #412]	; (800a30c <setup_compass+0x284>)
 800a170:	861a      	strh	r2, [r3, #48]	; 0x30

    data[0] = AKM_POWER_DOWN;
 800a172:	2310      	movs	r3, #16
 800a174:	713b      	strb	r3, [r7, #4]
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, data))
 800a176:	4b65      	ldr	r3, [pc, #404]	; (800a30c <setup_compass+0x284>)
 800a178:	f893 002a 	ldrb.w	r0, [r3, #42]	; 0x2a
 800a17c:	1d3b      	adds	r3, r7, #4
 800a17e:	2201      	movs	r2, #1
 800a180:	210a      	movs	r1, #10
 800a182:	f004 fd3e 	bl	800ec02 <MPU9250_Write_Len>
 800a186:	4603      	mov	r3, r0
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d002      	beq.n	800a192 <setup_compass+0x10a>
        return -1;
 800a18c:	f04f 33ff 	mov.w	r3, #4294967295
 800a190:	e0b5      	b.n	800a2fe <setup_compass+0x276>
    delay_ms(1);
 800a192:	2001      	movs	r0, #1
 800a194:	f007 fa68 	bl	8011668 <delay_ms>

    mpu_set_bypass(0);
 800a198:	2000      	movs	r0, #0
 800a19a:	f7fe f991 	bl	80084c0 <mpu_set_bypass>

    /* Set up master mode, master clock, and ES bit. */
    data[0] = 0x40;
 800a19e:	2340      	movs	r3, #64	; 0x40
 800a1a0:	713b      	strb	r3, [r7, #4]
    if (i2c_write(st.hw->addr, st.reg->i2c_mst, 1, data))
 800a1a2:	4b5a      	ldr	r3, [pc, #360]	; (800a30c <setup_compass+0x284>)
 800a1a4:	685b      	ldr	r3, [r3, #4]
 800a1a6:	7818      	ldrb	r0, [r3, #0]
 800a1a8:	4b58      	ldr	r3, [pc, #352]	; (800a30c <setup_compass+0x284>)
 800a1aa:	681b      	ldr	r3, [r3, #0]
 800a1ac:	7e99      	ldrb	r1, [r3, #26]
 800a1ae:	1d3b      	adds	r3, r7, #4
 800a1b0:	2201      	movs	r2, #1
 800a1b2:	f004 fd26 	bl	800ec02 <MPU9250_Write_Len>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d002      	beq.n	800a1c2 <setup_compass+0x13a>
        return -1;
 800a1bc:	f04f 33ff 	mov.w	r3, #4294967295
 800a1c0:	e09d      	b.n	800a2fe <setup_compass+0x276>

    /* Slave 0 reads from AKM data registers. */
    data[0] = BIT_I2C_READ | st.chip_cfg.compass_addr;
 800a1c2:	4b52      	ldr	r3, [pc, #328]	; (800a30c <setup_compass+0x284>)
 800a1c4:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800a1c8:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a1cc:	b2db      	uxtb	r3, r3
 800a1ce:	713b      	strb	r3, [r7, #4]
    if (i2c_write(st.hw->addr, st.reg->s0_addr, 1, data))
 800a1d0:	4b4e      	ldr	r3, [pc, #312]	; (800a30c <setup_compass+0x284>)
 800a1d2:	685b      	ldr	r3, [r3, #4]
 800a1d4:	7818      	ldrb	r0, [r3, #0]
 800a1d6:	4b4d      	ldr	r3, [pc, #308]	; (800a30c <setup_compass+0x284>)
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	7f99      	ldrb	r1, [r3, #30]
 800a1dc:	1d3b      	adds	r3, r7, #4
 800a1de:	2201      	movs	r2, #1
 800a1e0:	f004 fd0f 	bl	800ec02 <MPU9250_Write_Len>
 800a1e4:	4603      	mov	r3, r0
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d002      	beq.n	800a1f0 <setup_compass+0x168>
        return -1;
 800a1ea:	f04f 33ff 	mov.w	r3, #4294967295
 800a1ee:	e086      	b.n	800a2fe <setup_compass+0x276>

    /* Compass reads start at this register. */
    data[0] = AKM_REG_ST1;
 800a1f0:	2302      	movs	r3, #2
 800a1f2:	713b      	strb	r3, [r7, #4]
    if (i2c_write(st.hw->addr, st.reg->s0_reg, 1, data))
 800a1f4:	4b45      	ldr	r3, [pc, #276]	; (800a30c <setup_compass+0x284>)
 800a1f6:	685b      	ldr	r3, [r3, #4]
 800a1f8:	7818      	ldrb	r0, [r3, #0]
 800a1fa:	4b44      	ldr	r3, [pc, #272]	; (800a30c <setup_compass+0x284>)
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	7fd9      	ldrb	r1, [r3, #31]
 800a200:	1d3b      	adds	r3, r7, #4
 800a202:	2201      	movs	r2, #1
 800a204:	f004 fcfd 	bl	800ec02 <MPU9250_Write_Len>
 800a208:	4603      	mov	r3, r0
 800a20a:	2b00      	cmp	r3, #0
 800a20c:	d002      	beq.n	800a214 <setup_compass+0x18c>
        return -1;
 800a20e:	f04f 33ff 	mov.w	r3, #4294967295
 800a212:	e074      	b.n	800a2fe <setup_compass+0x276>

    /* Enable slave 0, 8-byte reads. */
    data[0] = BIT_SLAVE_EN | 8;
 800a214:	2388      	movs	r3, #136	; 0x88
 800a216:	713b      	strb	r3, [r7, #4]
    if (i2c_write(st.hw->addr, st.reg->s0_ctrl, 1, data))
 800a218:	4b3c      	ldr	r3, [pc, #240]	; (800a30c <setup_compass+0x284>)
 800a21a:	685b      	ldr	r3, [r3, #4]
 800a21c:	7818      	ldrb	r0, [r3, #0]
 800a21e:	4b3b      	ldr	r3, [pc, #236]	; (800a30c <setup_compass+0x284>)
 800a220:	681b      	ldr	r3, [r3, #0]
 800a222:	f893 1020 	ldrb.w	r1, [r3, #32]
 800a226:	1d3b      	adds	r3, r7, #4
 800a228:	2201      	movs	r2, #1
 800a22a:	f004 fcea 	bl	800ec02 <MPU9250_Write_Len>
 800a22e:	4603      	mov	r3, r0
 800a230:	2b00      	cmp	r3, #0
 800a232:	d002      	beq.n	800a23a <setup_compass+0x1b2>
        return -1;
 800a234:	f04f 33ff 	mov.w	r3, #4294967295
 800a238:	e061      	b.n	800a2fe <setup_compass+0x276>

    /* Slave 1 changes AKM measurement mode. */
    data[0] = st.chip_cfg.compass_addr;
 800a23a:	4b34      	ldr	r3, [pc, #208]	; (800a30c <setup_compass+0x284>)
 800a23c:	f893 302a 	ldrb.w	r3, [r3, #42]	; 0x2a
 800a240:	713b      	strb	r3, [r7, #4]
    if (i2c_write(st.hw->addr, st.reg->s1_addr, 1, data))
 800a242:	4b32      	ldr	r3, [pc, #200]	; (800a30c <setup_compass+0x284>)
 800a244:	685b      	ldr	r3, [r3, #4]
 800a246:	7818      	ldrb	r0, [r3, #0]
 800a248:	4b30      	ldr	r3, [pc, #192]	; (800a30c <setup_compass+0x284>)
 800a24a:	681b      	ldr	r3, [r3, #0]
 800a24c:	f893 1021 	ldrb.w	r1, [r3, #33]	; 0x21
 800a250:	1d3b      	adds	r3, r7, #4
 800a252:	2201      	movs	r2, #1
 800a254:	f004 fcd5 	bl	800ec02 <MPU9250_Write_Len>
 800a258:	4603      	mov	r3, r0
 800a25a:	2b00      	cmp	r3, #0
 800a25c:	d002      	beq.n	800a264 <setup_compass+0x1dc>
        return -1;
 800a25e:	f04f 33ff 	mov.w	r3, #4294967295
 800a262:	e04c      	b.n	800a2fe <setup_compass+0x276>

    /* AKM measurement mode register. */
    data[0] = AKM_REG_CNTL;
 800a264:	230a      	movs	r3, #10
 800a266:	713b      	strb	r3, [r7, #4]
    if (i2c_write(st.hw->addr, st.reg->s1_reg, 1, data))
 800a268:	4b28      	ldr	r3, [pc, #160]	; (800a30c <setup_compass+0x284>)
 800a26a:	685b      	ldr	r3, [r3, #4]
 800a26c:	7818      	ldrb	r0, [r3, #0]
 800a26e:	4b27      	ldr	r3, [pc, #156]	; (800a30c <setup_compass+0x284>)
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	f893 1022 	ldrb.w	r1, [r3, #34]	; 0x22
 800a276:	1d3b      	adds	r3, r7, #4
 800a278:	2201      	movs	r2, #1
 800a27a:	f004 fcc2 	bl	800ec02 <MPU9250_Write_Len>
 800a27e:	4603      	mov	r3, r0
 800a280:	2b00      	cmp	r3, #0
 800a282:	d002      	beq.n	800a28a <setup_compass+0x202>
        return -1;
 800a284:	f04f 33ff 	mov.w	r3, #4294967295
 800a288:	e039      	b.n	800a2fe <setup_compass+0x276>

    /* Enable slave 1, 1-byte writes. */
    data[0] = BIT_SLAVE_EN | 1;
 800a28a:	2381      	movs	r3, #129	; 0x81
 800a28c:	713b      	strb	r3, [r7, #4]
    if (i2c_write(st.hw->addr, st.reg->s1_ctrl, 1, data))
 800a28e:	4b1f      	ldr	r3, [pc, #124]	; (800a30c <setup_compass+0x284>)
 800a290:	685b      	ldr	r3, [r3, #4]
 800a292:	7818      	ldrb	r0, [r3, #0]
 800a294:	4b1d      	ldr	r3, [pc, #116]	; (800a30c <setup_compass+0x284>)
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f893 1023 	ldrb.w	r1, [r3, #35]	; 0x23
 800a29c:	1d3b      	adds	r3, r7, #4
 800a29e:	2201      	movs	r2, #1
 800a2a0:	f004 fcaf 	bl	800ec02 <MPU9250_Write_Len>
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	2b00      	cmp	r3, #0
 800a2a8:	d002      	beq.n	800a2b0 <setup_compass+0x228>
        return -1;
 800a2aa:	f04f 33ff 	mov.w	r3, #4294967295
 800a2ae:	e026      	b.n	800a2fe <setup_compass+0x276>

    /* Set slave 1 data. */
    data[0] = AKM_SINGLE_MEASUREMENT;
 800a2b0:	2311      	movs	r3, #17
 800a2b2:	713b      	strb	r3, [r7, #4]
    if (i2c_write(st.hw->addr, st.reg->s1_do, 1, data))
 800a2b4:	4b15      	ldr	r3, [pc, #84]	; (800a30c <setup_compass+0x284>)
 800a2b6:	685b      	ldr	r3, [r3, #4]
 800a2b8:	7818      	ldrb	r0, [r3, #0]
 800a2ba:	4b14      	ldr	r3, [pc, #80]	; (800a30c <setup_compass+0x284>)
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	f893 1026 	ldrb.w	r1, [r3, #38]	; 0x26
 800a2c2:	1d3b      	adds	r3, r7, #4
 800a2c4:	2201      	movs	r2, #1
 800a2c6:	f004 fc9c 	bl	800ec02 <MPU9250_Write_Len>
 800a2ca:	4603      	mov	r3, r0
 800a2cc:	2b00      	cmp	r3, #0
 800a2ce:	d002      	beq.n	800a2d6 <setup_compass+0x24e>
        return -1;
 800a2d0:	f04f 33ff 	mov.w	r3, #4294967295
 800a2d4:	e013      	b.n	800a2fe <setup_compass+0x276>

    /* Trigger slave 0 and slave 1 actions at each sample. */
    data[0] = 0x03;
 800a2d6:	2303      	movs	r3, #3
 800a2d8:	713b      	strb	r3, [r7, #4]
    if (i2c_write(st.hw->addr, st.reg->i2c_delay_ctrl, 1, data))
 800a2da:	4b0c      	ldr	r3, [pc, #48]	; (800a30c <setup_compass+0x284>)
 800a2dc:	685b      	ldr	r3, [r3, #4]
 800a2de:	7818      	ldrb	r0, [r3, #0]
 800a2e0:	4b0a      	ldr	r3, [pc, #40]	; (800a30c <setup_compass+0x284>)
 800a2e2:	681b      	ldr	r3, [r3, #0]
 800a2e4:	f893 1027 	ldrb.w	r1, [r3, #39]	; 0x27
 800a2e8:	1d3b      	adds	r3, r7, #4
 800a2ea:	2201      	movs	r2, #1
 800a2ec:	f004 fc89 	bl	800ec02 <MPU9250_Write_Len>
 800a2f0:	4603      	mov	r3, r0
 800a2f2:	2b00      	cmp	r3, #0
 800a2f4:	d002      	beq.n	800a2fc <setup_compass+0x274>
        return -1;
 800a2f6:	f04f 33ff 	mov.w	r3, #4294967295
 800a2fa:	e000      	b.n	800a2fe <setup_compass+0x276>
    data[0] = BIT_I2C_MST_VDDIO;
    if (i2c_write(st.hw->addr, st.reg->yg_offs_tc, 1, data))
        return -1;
#endif

    return 0;
 800a2fc:	2300      	movs	r3, #0
}
 800a2fe:	4618      	mov	r0, r3
 800a300:	3710      	adds	r7, #16
 800a302:	46bd      	mov	sp, r7
 800a304:	bd80      	pop	{r7, pc}
 800a306:	bf00      	nop
 800a308:	0801b004 	.word	0x0801b004
 800a30c:	20000014 	.word	0x20000014

0800a310 <mpu_get_compass_reg>:
 *  @param[out] data        Raw data in hardware units.
 *  @param[out] timestamp   Timestamp in milliseconds. Null if not needed.
 *  @return     0 if successful.
 */
int mpu_get_compass_reg(short *data, unsigned long *timestamp)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b086      	sub	sp, #24
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]
 800a318:	6039      	str	r1, [r7, #0]
#ifdef AK89xx_SECONDARY
    unsigned char tmp[9];

    if (!(st.chip_cfg.sensors & INV_XYZ_COMPASS))
 800a31a:	4b41      	ldr	r3, [pc, #260]	; (800a420 <mpu_get_compass_reg+0x110>)
 800a31c:	7a9b      	ldrb	r3, [r3, #10]
 800a31e:	f003 0301 	and.w	r3, r3, #1
 800a322:	2b00      	cmp	r3, #0
 800a324:	d102      	bne.n	800a32c <mpu_get_compass_reg+0x1c>
        return -1;
 800a326:	f04f 33ff 	mov.w	r3, #4294967295
 800a32a:	e074      	b.n	800a416 <mpu_get_compass_reg+0x106>
        return -1;
    tmp[8] = AKM_SINGLE_MEASUREMENT;
    if (i2c_write(st.chip_cfg.compass_addr, AKM_REG_CNTL, 1, tmp+8))
        return -1;
#else
    if (i2c_read(st.hw->addr, st.reg->raw_compass, 8, tmp))
 800a32c:	4b3c      	ldr	r3, [pc, #240]	; (800a420 <mpu_get_compass_reg+0x110>)
 800a32e:	685b      	ldr	r3, [r3, #4]
 800a330:	7818      	ldrb	r0, [r3, #0]
 800a332:	4b3b      	ldr	r3, [pc, #236]	; (800a420 <mpu_get_compass_reg+0x110>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 800a33a:	f107 030c 	add.w	r3, r7, #12
 800a33e:	2208      	movs	r2, #8
 800a340:	f004 fc0d 	bl	800eb5e <MPU9250_Read_Len>
 800a344:	4603      	mov	r3, r0
 800a346:	2b00      	cmp	r3, #0
 800a348:	d002      	beq.n	800a350 <mpu_get_compass_reg+0x40>
        return -1;
 800a34a:	f04f 33ff 	mov.w	r3, #4294967295
 800a34e:	e062      	b.n	800a416 <mpu_get_compass_reg+0x106>
        return -2;
    if ((tmp[7] & AKM_OVERFLOW) || (tmp[7] & AKM_DATA_ERROR))
        return -3;
#elif defined AK8963_SECONDARY
    /* AK8963 doesn't have the data read error bit. */
    if (!(tmp[0] & AKM_DATA_READY) || (tmp[0] & AKM_DATA_OVERRUN))
 800a350:	7b3b      	ldrb	r3, [r7, #12]
 800a352:	f003 0301 	and.w	r3, r3, #1
 800a356:	2b00      	cmp	r3, #0
 800a358:	d004      	beq.n	800a364 <mpu_get_compass_reg+0x54>
 800a35a:	7b3b      	ldrb	r3, [r7, #12]
 800a35c:	f003 0302 	and.w	r3, r3, #2
 800a360:	2b00      	cmp	r3, #0
 800a362:	d002      	beq.n	800a36a <mpu_get_compass_reg+0x5a>
        return -2;
 800a364:	f06f 0301 	mvn.w	r3, #1
 800a368:	e055      	b.n	800a416 <mpu_get_compass_reg+0x106>
    if (tmp[7] & AKM_OVERFLOW)
 800a36a:	7cfb      	ldrb	r3, [r7, #19]
 800a36c:	b25b      	sxtb	r3, r3
 800a36e:	2b00      	cmp	r3, #0
 800a370:	da02      	bge.n	800a378 <mpu_get_compass_reg+0x68>
        return -3;
 800a372:	f06f 0302 	mvn.w	r3, #2
 800a376:	e04e      	b.n	800a416 <mpu_get_compass_reg+0x106>
#endif
    data[0] = (tmp[2] << 8) | tmp[1];
 800a378:	7bbb      	ldrb	r3, [r7, #14]
 800a37a:	021b      	lsls	r3, r3, #8
 800a37c:	b21a      	sxth	r2, r3
 800a37e:	7b7b      	ldrb	r3, [r7, #13]
 800a380:	b21b      	sxth	r3, r3
 800a382:	4313      	orrs	r3, r2
 800a384:	b21a      	sxth	r2, r3
 800a386:	687b      	ldr	r3, [r7, #4]
 800a388:	801a      	strh	r2, [r3, #0]
    data[1] = (tmp[4] << 8) | tmp[3];
 800a38a:	7c3b      	ldrb	r3, [r7, #16]
 800a38c:	021b      	lsls	r3, r3, #8
 800a38e:	b219      	sxth	r1, r3
 800a390:	7bfb      	ldrb	r3, [r7, #15]
 800a392:	b21a      	sxth	r2, r3
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	3302      	adds	r3, #2
 800a398:	430a      	orrs	r2, r1
 800a39a:	b212      	sxth	r2, r2
 800a39c:	801a      	strh	r2, [r3, #0]
    data[2] = (tmp[6] << 8) | tmp[5];
 800a39e:	7cbb      	ldrb	r3, [r7, #18]
 800a3a0:	021b      	lsls	r3, r3, #8
 800a3a2:	b219      	sxth	r1, r3
 800a3a4:	7c7b      	ldrb	r3, [r7, #17]
 800a3a6:	b21a      	sxth	r2, r3
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	3304      	adds	r3, #4
 800a3ac:	430a      	orrs	r2, r1
 800a3ae:	b212      	sxth	r2, r2
 800a3b0:	801a      	strh	r2, [r3, #0]

    data[0] = ((long)data[0] * st.chip_cfg.mag_sens_adj[0]) >> 8;
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a3b8:	461a      	mov	r2, r3
 800a3ba:	4b19      	ldr	r3, [pc, #100]	; (800a420 <mpu_get_compass_reg+0x110>)
 800a3bc:	f9b3 302c 	ldrsh.w	r3, [r3, #44]	; 0x2c
 800a3c0:	fb03 f302 	mul.w	r3, r3, r2
 800a3c4:	121b      	asrs	r3, r3, #8
 800a3c6:	b21a      	sxth	r2, r3
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	801a      	strh	r2, [r3, #0]
    data[1] = ((long)data[1] * st.chip_cfg.mag_sens_adj[1]) >> 8;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	3302      	adds	r3, #2
 800a3d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a3d4:	461a      	mov	r2, r3
 800a3d6:	4b12      	ldr	r3, [pc, #72]	; (800a420 <mpu_get_compass_reg+0x110>)
 800a3d8:	f9b3 302e 	ldrsh.w	r3, [r3, #46]	; 0x2e
 800a3dc:	fb03 f302 	mul.w	r3, r3, r2
 800a3e0:	121a      	asrs	r2, r3, #8
 800a3e2:	687b      	ldr	r3, [r7, #4]
 800a3e4:	3302      	adds	r3, #2
 800a3e6:	b212      	sxth	r2, r2
 800a3e8:	801a      	strh	r2, [r3, #0]
    data[2] = ((long)data[2] * st.chip_cfg.mag_sens_adj[2]) >> 8;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	3304      	adds	r3, #4
 800a3ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a3f2:	461a      	mov	r2, r3
 800a3f4:	4b0a      	ldr	r3, [pc, #40]	; (800a420 <mpu_get_compass_reg+0x110>)
 800a3f6:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 800a3fa:	fb03 f302 	mul.w	r3, r3, r2
 800a3fe:	121a      	asrs	r2, r3, #8
 800a400:	687b      	ldr	r3, [r7, #4]
 800a402:	3304      	adds	r3, #4
 800a404:	b212      	sxth	r2, r2
 800a406:	801a      	strh	r2, [r3, #0]

    if (timestamp)
 800a408:	683b      	ldr	r3, [r7, #0]
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d002      	beq.n	800a414 <mpu_get_compass_reg+0x104>
        get_ms(timestamp);
 800a40e:	6838      	ldr	r0, [r7, #0]
 800a410:	f000 f882 	bl	800a518 <mget_ms>
    return 0;
 800a414:	2300      	movs	r3, #0
#else
    return -1;
#endif
}
 800a416:	4618      	mov	r0, r3
 800a418:	3718      	adds	r7, #24
 800a41a:	46bd      	mov	sp, r7
 800a41c:	bd80      	pop	{r7, pc}
 800a41e:	bf00      	nop
 800a420:	20000014 	.word	0x20000014

0800a424 <mpu_get_compass_fsr>:
 *  @brief      Get the compass full-scale range.
 *  @param[out] fsr Current full-scale range.
 *  @return     0 if successful.
 */
int mpu_get_compass_fsr(unsigned short *fsr)
{
 800a424:	b480      	push	{r7}
 800a426:	b083      	sub	sp, #12
 800a428:	af00      	add	r7, sp, #0
 800a42a:	6078      	str	r0, [r7, #4]
#ifdef AK89xx_SECONDARY
    fsr[0] = st.hw->compass_fsr;
 800a42c:	4b05      	ldr	r3, [pc, #20]	; (800a444 <mpu_get_compass_fsr+0x20>)
 800a42e:	685b      	ldr	r3, [r3, #4]
 800a430:	899a      	ldrh	r2, [r3, #12]
 800a432:	687b      	ldr	r3, [r7, #4]
 800a434:	801a      	strh	r2, [r3, #0]
    return 0;
 800a436:	2300      	movs	r3, #0
#else
    return -1;
#endif
}
 800a438:	4618      	mov	r0, r3
 800a43a:	370c      	adds	r7, #12
 800a43c:	46bd      	mov	sp, r7
 800a43e:	bc80      	pop	{r7}
 800a440:	4770      	bx	lr
 800a442:	bf00      	nop
 800a444:	20000014 	.word	0x20000014

0800a448 <run_self_test>:
                                           0, 0,-1};
//MPU9250
//:0,
//    ,
u8 run_self_test(void)
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b08a      	sub	sp, #40	; 0x28
 800a44c:	af00      	add	r7, sp, #0
	int result;
	//char test_packet[4] = {0};
	long gyro[3], accel[3]; 
	result = mpu_run_6500_self_test(gyro, accel,0);
 800a44e:	f107 010c 	add.w	r1, r7, #12
 800a452:	f107 0318 	add.w	r3, r7, #24
 800a456:	2200      	movs	r2, #0
 800a458:	4618      	mov	r0, r3
 800a45a:	f7ff fb67 	bl	8009b2c <mpu_run_6500_self_test>
 800a45e:	6278      	str	r0, [r7, #36]	; 0x24
	if (result == 0x7) 
 800a460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a462:	2b07      	cmp	r3, #7
 800a464:	d153      	bne.n	800a50e <run_self_test+0xc6>
		* to the DMP.
		*/
        unsigned short accel_sens;
		float gyro_sens;

		mpu_get_gyro_sens(&gyro_sens);
 800a466:	1d3b      	adds	r3, r7, #4
 800a468:	4618      	mov	r0, r3
 800a46a:	f7fd fdf5 	bl	8008058 <mpu_get_gyro_sens>
		gyro[0] = (long)(gyro[0] * gyro_sens);
 800a46e:	69bb      	ldr	r3, [r7, #24]
 800a470:	4618      	mov	r0, r3
 800a472:	f7fc fa7f 	bl	8006974 <__aeabi_i2f>
 800a476:	4602      	mov	r2, r0
 800a478:	687b      	ldr	r3, [r7, #4]
 800a47a:	4619      	mov	r1, r3
 800a47c:	4610      	mov	r0, r2
 800a47e:	f7fc facd 	bl	8006a1c <__aeabi_fmul>
 800a482:	4603      	mov	r3, r0
 800a484:	4618      	mov	r0, r3
 800a486:	f7fc fca5 	bl	8006dd4 <__aeabi_f2iz>
 800a48a:	4603      	mov	r3, r0
 800a48c:	61bb      	str	r3, [r7, #24]
		gyro[1] = (long)(gyro[1] * gyro_sens);
 800a48e:	69fb      	ldr	r3, [r7, #28]
 800a490:	4618      	mov	r0, r3
 800a492:	f7fc fa6f 	bl	8006974 <__aeabi_i2f>
 800a496:	4602      	mov	r2, r0
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	4619      	mov	r1, r3
 800a49c:	4610      	mov	r0, r2
 800a49e:	f7fc fabd 	bl	8006a1c <__aeabi_fmul>
 800a4a2:	4603      	mov	r3, r0
 800a4a4:	4618      	mov	r0, r3
 800a4a6:	f7fc fc95 	bl	8006dd4 <__aeabi_f2iz>
 800a4aa:	4603      	mov	r3, r0
 800a4ac:	61fb      	str	r3, [r7, #28]
		gyro[2] = (long)(gyro[2] * gyro_sens);
 800a4ae:	6a3b      	ldr	r3, [r7, #32]
 800a4b0:	4618      	mov	r0, r3
 800a4b2:	f7fc fa5f 	bl	8006974 <__aeabi_i2f>
 800a4b6:	4602      	mov	r2, r0
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	4619      	mov	r1, r3
 800a4bc:	4610      	mov	r0, r2
 800a4be:	f7fc faad 	bl	8006a1c <__aeabi_fmul>
 800a4c2:	4603      	mov	r3, r0
 800a4c4:	4618      	mov	r0, r3
 800a4c6:	f7fc fc85 	bl	8006dd4 <__aeabi_f2iz>
 800a4ca:	4603      	mov	r3, r0
 800a4cc:	623b      	str	r3, [r7, #32]
        //inv_set_gyro_bias(gyro, 3);
		dmp_set_gyro_bias(gyro);
 800a4ce:	f107 0318 	add.w	r3, r7, #24
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	f000 fb5e 	bl	800ab94 <dmp_set_gyro_bias>
		mpu_get_accel_sens(&accel_sens);
 800a4d8:	f107 030a 	add.w	r3, r7, #10
 800a4dc:	4618      	mov	r0, r3
 800a4de:	f7fd fdf3 	bl	80080c8 <mpu_get_accel_sens>
		accel[0] *= accel_sens;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	897a      	ldrh	r2, [r7, #10]
 800a4e6:	fb02 f303 	mul.w	r3, r2, r3
 800a4ea:	60fb      	str	r3, [r7, #12]
		accel[1] *= accel_sens;
 800a4ec:	693b      	ldr	r3, [r7, #16]
 800a4ee:	897a      	ldrh	r2, [r7, #10]
 800a4f0:	fb02 f303 	mul.w	r3, r2, r3
 800a4f4:	613b      	str	r3, [r7, #16]
		accel[2] *= accel_sens;
 800a4f6:	697b      	ldr	r3, [r7, #20]
 800a4f8:	897a      	ldrh	r2, [r7, #10]
 800a4fa:	fb02 f303 	mul.w	r3, r2, r3
 800a4fe:	617b      	str	r3, [r7, #20]
       // inv_set_accel_bias(accel, 3);
		dmp_set_accel_bias(accel);
 800a500:	f107 030c 	add.w	r3, r7, #12
 800a504:	4618      	mov	r0, r3
 800a506:	f000 fc2b 	bl	800ad60 <dmp_set_accel_bias>
		return 0;
 800a50a:	2300      	movs	r3, #0
 800a50c:	e000      	b.n	800a510 <run_self_test+0xc8>
	}else return 1;
 800a50e:	2301      	movs	r3, #1
}
 800a510:	4618      	mov	r0, r3
 800a512:	3728      	adds	r7, #40	; 0x28
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}

0800a518 <mget_ms>:
        b = 7;      // error
    return b;
}
//,.
void mget_ms(unsigned long *time)
{
 800a518:	b480      	push	{r7}
 800a51a:	b083      	sub	sp, #12
 800a51c:	af00      	add	r7, sp, #0
 800a51e:	6078      	str	r0, [r7, #4]
//    *time=(unsigned long)HAL_GetTick();
}
 800a520:	bf00      	nop
 800a522:	370c      	adds	r7, #12
 800a524:	46bd      	mov	sp, r7
 800a526:	bc80      	pop	{r7}
 800a528:	4770      	bx	lr
	...

0800a52c <mpu_dmp_init>:
//mpu9250,mpl
//:0,
//    ,
u8 mpu_dmp_init(void)
{
 800a52c:	b580      	push	{r7, lr}
 800a52e:	b084      	sub	sp, #16
 800a530:	af00      	add	r7, sp, #0
	u8 res=0;
 800a532:	2300      	movs	r3, #0
 800a534:	73fb      	strb	r3, [r7, #15]
    unsigned char accel_fsr;
    unsigned short gyro_rate, gyro_fsr;
    unsigned short compass_fsr;
    
//	II2C_Init();				//IIC
	if(mpu_init(&int_param)==0)	//MPU9250
 800a536:	f107 0308 	add.w	r3, r7, #8
 800a53a:	4618      	mov	r0, r3
 800a53c:	f7fd f848 	bl	80075d0 <mpu_init>
 800a540:	4603      	mov	r3, r0
 800a542:	2b00      	cmp	r3, #0
 800a544:	f040 80c4 	bne.w	800a6d0 <mpu_dmp_init+0x1a4>
	{	 
        res=inv_init_mpl();		//MPL
 800a548:	f003 fd1c 	bl	800df84 <inv_init_mpl>
 800a54c:	4603      	mov	r3, r0
 800a54e:	73fb      	strb	r3, [r7, #15]
        if(res)
 800a550:	7bfb      	ldrb	r3, [r7, #15]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d001      	beq.n	800a55a <mpu_dmp_init+0x2e>
        	return 1;
 800a556:	2301      	movs	r3, #1
 800a558:	e0bb      	b.n	800a6d2 <mpu_dmp_init+0x1a6>
        inv_enable_quaternion();
 800a55a:	f7fa fd65 	bl	8005028 <inv_enable_quaternion>
        inv_enable_9x_sensor_fusion();
 800a55e:	f7f9 fa23 	bl	80039a8 <inv_enable_9x_sensor_fusion>
        inv_enable_fast_nomot();
 800a562:	f7f8 fe81 	bl	8003268 <inv_enable_fast_nomot>
        inv_enable_gyro_tc();
 800a566:	f7f9 fccd 	bl	8003f04 <inv_enable_gyro_tc>
        inv_enable_vector_compass_cal();
 800a56a:	f7f7 fff7 	bl	800255c <inv_enable_vector_compass_cal>
//        inv_enable_magnetic_disturbance(); // accuracy=30
        inv_enable_eMPL_outputs();
 800a56e:	f001 fda9 	bl	800c0c4 <inv_enable_eMPL_outputs>
        res=inv_start_mpl();                //MPL
 800a572:	f003 fd43 	bl	800dffc <inv_start_mpl>
 800a576:	4603      	mov	r3, r0
 800a578:	73fb      	strb	r3, [r7, #15]
        if(res)return 1;
 800a57a:	7bfb      	ldrb	r3, [r7, #15]
 800a57c:	2b00      	cmp	r3, #0
 800a57e:	d001      	beq.n	800a584 <mpu_dmp_init+0x58>
 800a580:	2301      	movs	r3, #1
 800a582:	e0a6      	b.n	800a6d2 <mpu_dmp_init+0x1a6>
		res=mpu_set_sensors(INV_XYZ_GYRO|INV_XYZ_ACCEL|INV_XYZ_COMPASS);//
 800a584:	2079      	movs	r0, #121	; 0x79
 800a586:	f7fd fe3f 	bl	8008208 <mpu_set_sensors>
 800a58a:	4603      	mov	r3, r0
 800a58c:	73fb      	strb	r3, [r7, #15]
		if(res)
 800a58e:	7bfb      	ldrb	r3, [r7, #15]
 800a590:	2b00      	cmp	r3, #0
 800a592:	d001      	beq.n	800a598 <mpu_dmp_init+0x6c>
			return 2;
 800a594:	2302      	movs	r3, #2
 800a596:	e09c      	b.n	800a6d2 <mpu_dmp_init+0x1a6>
		res=mpu_configure_fifo(INV_XYZ_GYRO | INV_XYZ_ACCEL);//FIFO
 800a598:	2078      	movs	r0, #120	; 0x78
 800a59a:	f7fd fde3 	bl	8008164 <mpu_configure_fifo>
 800a59e:	4603      	mov	r3, r0
 800a5a0:	73fb      	strb	r3, [r7, #15]
		if(res)
 800a5a2:	7bfb      	ldrb	r3, [r7, #15]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d001      	beq.n	800a5ac <mpu_dmp_init+0x80>
			return 3;
 800a5a8:	2303      	movs	r3, #3
 800a5aa:	e092      	b.n	800a6d2 <mpu_dmp_init+0x1a6>
		res=mpu_set_sample_rate(DEFAULT_MPU_HZ);	//
 800a5ac:	2064      	movs	r0, #100	; 0x64
 800a5ae:	f7fd fca5 	bl	8007efc <mpu_set_sample_rate>
 800a5b2:	4603      	mov	r3, r0
 800a5b4:	73fb      	strb	r3, [r7, #15]
		if(res)
 800a5b6:	7bfb      	ldrb	r3, [r7, #15]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	d001      	beq.n	800a5c0 <mpu_dmp_init+0x94>
			return 4;
 800a5bc:	2304      	movs	r3, #4
 800a5be:	e088      	b.n	800a6d2 <mpu_dmp_init+0x1a6>
        res=mpu_set_compass_sample_rate(1000/COMPASS_READ_MS);    //
 800a5c0:	200a      	movs	r0, #10
 800a5c2:	f7fd fd09 	bl	8007fd8 <mpu_set_compass_sample_rate>
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	73fb      	strb	r3, [r7, #15]
        if(res)
 800a5ca:	7bfb      	ldrb	r3, [r7, #15]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d001      	beq.n	800a5d4 <mpu_dmp_init+0xa8>
        	return 5;
 800a5d0:	2305      	movs	r3, #5
 800a5d2:	e07e      	b.n	800a6d2 <mpu_dmp_init+0x1a6>
        mpu_get_sample_rate(&gyro_rate);
 800a5d4:	1d3b      	adds	r3, r7, #4
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	f7fd fc78 	bl	8007ecc <mpu_get_sample_rate>
        mpu_get_gyro_fsr(&gyro_fsr);
 800a5dc:	1cbb      	adds	r3, r7, #2
 800a5de:	4618      	mov	r0, r3
 800a5e0:	f7fd fac0 	bl	8007b64 <mpu_get_gyro_fsr>
        mpu_get_accel_fsr(&accel_fsr);
 800a5e4:	1dfb      	adds	r3, r7, #7
 800a5e6:	4618      	mov	r0, r3
 800a5e8:	f7fd fb44 	bl	8007c74 <mpu_get_accel_fsr>
        mpu_get_compass_fsr(&compass_fsr);
 800a5ec:	463b      	mov	r3, r7
 800a5ee:	4618      	mov	r0, r3
 800a5f0:	f7ff ff18 	bl	800a424 <mpu_get_compass_fsr>
        inv_set_gyro_sample_rate(1000000L/gyro_rate);
 800a5f4:	88bb      	ldrh	r3, [r7, #4]
 800a5f6:	461a      	mov	r2, r3
 800a5f8:	4b38      	ldr	r3, [pc, #224]	; (800a6dc <mpu_dmp_init+0x1b0>)
 800a5fa:	fb93 f3f2 	sdiv	r3, r3, r2
 800a5fe:	4618      	mov	r0, r3
 800a600:	f001 fdf6 	bl	800c1f0 <inv_set_gyro_sample_rate>
        inv_set_accel_sample_rate(1000000L/gyro_rate);
 800a604:	88bb      	ldrh	r3, [r7, #4]
 800a606:	461a      	mov	r2, r3
 800a608:	4b34      	ldr	r3, [pc, #208]	; (800a6dc <mpu_dmp_init+0x1b0>)
 800a60a:	fb93 f3f2 	sdiv	r3, r3, r2
 800a60e:	4618      	mov	r0, r3
 800a610:	f001 fe14 	bl	800c23c <inv_set_accel_sample_rate>
        inv_set_compass_sample_rate(COMPASS_READ_MS*1000L);
 800a614:	4832      	ldr	r0, [pc, #200]	; (800a6e0 <mpu_dmp_init+0x1b4>)
 800a616:	f001 fe39 	bl	800c28c <inv_set_compass_sample_rate>
        inv_set_gyro_orientation_and_scale(
            inv_orientation_matrix_to_scalar(gyro_orientation),(long)gyro_fsr<<15);
 800a61a:	4832      	ldr	r0, [pc, #200]	; (800a6e4 <mpu_dmp_init+0x1b8>)
 800a61c:	f003 fbd7 	bl	800ddce <inv_orientation_matrix_to_scalar>
 800a620:	4603      	mov	r3, r0
        inv_set_gyro_orientation_and_scale(
 800a622:	461a      	mov	r2, r3
            inv_orientation_matrix_to_scalar(gyro_orientation),(long)gyro_fsr<<15);
 800a624:	887b      	ldrh	r3, [r7, #2]
        inv_set_gyro_orientation_and_scale(
 800a626:	03db      	lsls	r3, r3, #15
 800a628:	4619      	mov	r1, r3
 800a62a:	4610      	mov	r0, r2
 800a62c:	f001 fdd0 	bl	800c1d0 <inv_set_gyro_orientation_and_scale>
        inv_set_accel_orientation_and_scale(
            inv_orientation_matrix_to_scalar(gyro_orientation),(long)accel_fsr<<15);
 800a630:	482c      	ldr	r0, [pc, #176]	; (800a6e4 <mpu_dmp_init+0x1b8>)
 800a632:	f003 fbcc 	bl	800ddce <inv_orientation_matrix_to_scalar>
 800a636:	4603      	mov	r3, r0
        inv_set_accel_orientation_and_scale(
 800a638:	461a      	mov	r2, r3
            inv_orientation_matrix_to_scalar(gyro_orientation),(long)accel_fsr<<15);
 800a63a:	79fb      	ldrb	r3, [r7, #7]
        inv_set_accel_orientation_and_scale(
 800a63c:	03db      	lsls	r3, r3, #15
 800a63e:	4619      	mov	r1, r3
 800a640:	4610      	mov	r0, r2
 800a642:	f001 fec9 	bl	800c3d8 <inv_set_accel_orientation_and_scale>
        inv_set_compass_orientation_and_scale(
            inv_orientation_matrix_to_scalar(comp_orientation),(long)compass_fsr<<15);
 800a646:	4828      	ldr	r0, [pc, #160]	; (800a6e8 <mpu_dmp_init+0x1bc>)
 800a648:	f003 fbc1 	bl	800ddce <inv_orientation_matrix_to_scalar>
 800a64c:	4603      	mov	r3, r0
        inv_set_compass_orientation_and_scale(
 800a64e:	461a      	mov	r2, r3
            inv_orientation_matrix_to_scalar(comp_orientation),(long)compass_fsr<<15);
 800a650:	883b      	ldrh	r3, [r7, #0]
        inv_set_compass_orientation_and_scale(
 800a652:	03db      	lsls	r3, r3, #15
 800a654:	4619      	mov	r1, r3
 800a656:	4610      	mov	r0, r2
 800a658:	f001 fece 	bl	800c3f8 <inv_set_compass_orientation_and_scale>
            
		res=dmp_load_motion_driver_firmware();		             //dmp
 800a65c:	f000 f998 	bl	800a990 <dmp_load_motion_driver_firmware>
 800a660:	4603      	mov	r3, r0
 800a662:	73fb      	strb	r3, [r7, #15]
		if(res)
 800a664:	7bfb      	ldrb	r3, [r7, #15]
 800a666:	2b00      	cmp	r3, #0
 800a668:	d001      	beq.n	800a66e <mpu_dmp_init+0x142>
			return 6;
 800a66a:	2306      	movs	r3, #6
 800a66c:	e031      	b.n	800a6d2 <mpu_dmp_init+0x1a6>
		res=dmp_set_orientation(inv_orientation_matrix_to_scalar(gyro_orientation));//
 800a66e:	481d      	ldr	r0, [pc, #116]	; (800a6e4 <mpu_dmp_init+0x1b8>)
 800a670:	f003 fbad 	bl	800ddce <inv_orientation_matrix_to_scalar>
 800a674:	4603      	mov	r3, r0
 800a676:	4618      	mov	r0, r3
 800a678:	f000 f99a 	bl	800a9b0 <dmp_set_orientation>
 800a67c:	4603      	mov	r3, r0
 800a67e:	73fb      	strb	r3, [r7, #15]
		if(res)
 800a680:	7bfb      	ldrb	r3, [r7, #15]
 800a682:	2b00      	cmp	r3, #0
 800a684:	d001      	beq.n	800a68a <mpu_dmp_init+0x15e>
			return 7;
 800a686:	2307      	movs	r3, #7
 800a688:	e023      	b.n	800a6d2 <mpu_dmp_init+0x1a6>
		res=dmp_enable_feature(DMP_FEATURE_6X_LP_QUAT|DMP_FEATURE_TAP|	//dmp
 800a68a:	f240 1073 	movw	r0, #371	; 0x173
 800a68e:	f000 fec1 	bl	800b414 <dmp_enable_feature>
 800a692:	4603      	mov	r3, r0
 800a694:	73fb      	strb	r3, [r7, #15]
		    DMP_FEATURE_ANDROID_ORIENT|DMP_FEATURE_SEND_RAW_ACCEL|DMP_FEATURE_SEND_CAL_GYRO|
		    DMP_FEATURE_GYRO_CAL);
		if(res)
 800a696:	7bfb      	ldrb	r3, [r7, #15]
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d001      	beq.n	800a6a0 <mpu_dmp_init+0x174>
			return 8;
 800a69c:	2308      	movs	r3, #8
 800a69e:	e018      	b.n	800a6d2 <mpu_dmp_init+0x1a6>
		res=dmp_set_fifo_rate(DEFAULT_MPU_HZ);	//DMP(200Hz)
 800a6a0:	2064      	movs	r0, #100	; 0x64
 800a6a2:	f000 fc39 	bl	800af18 <dmp_set_fifo_rate>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	73fb      	strb	r3, [r7, #15]
		if(res)
 800a6aa:	7bfb      	ldrb	r3, [r7, #15]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d001      	beq.n	800a6b4 <mpu_dmp_init+0x188>
			return 9;
 800a6b0:	2309      	movs	r3, #9
 800a6b2:	e00e      	b.n	800a6d2 <mpu_dmp_init+0x1a6>
//		do{
//			printf("mpu9250 is self testing.\r\n");
//		}while(run_self_test());
		res=run_self_test();		//
 800a6b4:	f7ff fec8 	bl	800a448 <run_self_test>
 800a6b8:	4603      	mov	r3, r0
 800a6ba:	73fb      	strb	r3, [r7, #15]
//		if(res)return 10;
		res=mpu_set_dmp_state(1);	//DMP
 800a6bc:	2001      	movs	r0, #1
 800a6be:	f7ff fc8f 	bl	8009fe0 <mpu_set_dmp_state>
 800a6c2:	4603      	mov	r3, r0
 800a6c4:	73fb      	strb	r3, [r7, #15]
		if(res)
 800a6c6:	7bfb      	ldrb	r3, [r7, #15]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d001      	beq.n	800a6d0 <mpu_dmp_init+0x1a4>
			return 11;
 800a6cc:	230b      	movs	r3, #11
 800a6ce:	e000      	b.n	800a6d2 <mpu_dmp_init+0x1a6>
	}
	return 0;
 800a6d0:	2300      	movs	r3, #0
}
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	3710      	adds	r7, #16
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}
 800a6da:	bf00      	nop
 800a6dc:	000f4240 	.word	0x000f4240
 800a6e0:	000186a0 	.word	0x000186a0
 800a6e4:	2000004c 	.word	0x2000004c
 800a6e8:	20000058 	.word	0x20000058

0800a6ec <mpu_mpl_get_data>:
long accel[3];
#define  Pitch_error  -9.0
#define  Roll_error   -2.0
#define  Yaw_error    0.0
u8 mpu_mpl_get_data(float *pitch,float *roll,float *yaw,float *ac_x,float *ac_y,float *ac_z,float *gy_x,float *gy_y,float *gy_z,float *qu_0,float *qu_1,float *qu_2,float *qu_3)
{
 800a6ec:	b580      	push	{r7, lr}
 800a6ee:	b0a0      	sub	sp, #128	; 0x80
 800a6f0:	af02      	add	r7, sp, #8
 800a6f2:	60f8      	str	r0, [r7, #12]
 800a6f4:	60b9      	str	r1, [r7, #8]
 800a6f6:	607a      	str	r2, [r7, #4]
 800a6f8:	603b      	str	r3, [r7, #0]
	long compass[3],quat[4],temperature; 
    long data[9];
    int8_t accuracy;
    
//	if(dmp_read_fifo(gyro, accel_short, quat, &sensor_timestamp, &sensors,&more))return 1;
    while(dmp_read_fifo(gyro, accel_short, quat, &sensor_timestamp, &sensors,&more)){};
 800a6fa:	bf00      	nop
 800a6fc:	f107 0074 	add.w	r0, r7, #116	; 0x74
 800a700:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800a704:	f107 0168 	add.w	r1, r7, #104	; 0x68
 800a708:	f107 035d 	add.w	r3, r7, #93	; 0x5d
 800a70c:	9301      	str	r3, [sp, #4]
 800a70e:	f107 035e 	add.w	r3, r7, #94	; 0x5e
 800a712:	9300      	str	r3, [sp, #0]
 800a714:	4603      	mov	r3, r0
 800a716:	489a      	ldr	r0, [pc, #616]	; (800a980 <mpu_mpl_get_data+0x294>)
 800a718:	f001 f866 	bl	800b7e8 <dmp_read_fifo>
 800a71c:	4603      	mov	r3, r0
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d1ec      	bne.n	800a6fc <mpu_mpl_get_data+0x10>
//		 *qu_1=quat[1] / q30;   //x
//		 *qu_2=quat[2] / q30;   //y
//		 *qu_3=quat[3] / q30;   //z
//	}

    if(sensors&INV_XYZ_GYRO)
 800a722:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 800a726:	b29b      	uxth	r3, r3
 800a728:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800a72c:	2b00      	cmp	r3, #0
 800a72e:	d042      	beq.n	800a7b6 <mpu_mpl_get_data+0xca>
    {
    	 *gy_x = gyro[0]*GYROSCOPE_RATIO;
 800a730:	4b93      	ldr	r3, [pc, #588]	; (800a980 <mpu_mpl_get_data+0x294>)
 800a732:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a736:	4618      	mov	r0, r3
 800a738:	f7fc f91c 	bl	8006974 <__aeabi_i2f>
 800a73c:	4603      	mov	r3, r0
 800a73e:	4991      	ldr	r1, [pc, #580]	; (800a984 <mpu_mpl_get_data+0x298>)
 800a740:	4618      	mov	r0, r3
 800a742:	f7fc f96b 	bl	8006a1c <__aeabi_fmul>
 800a746:	4603      	mov	r3, r0
 800a748:	461a      	mov	r2, r3
 800a74a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800a74e:	601a      	str	r2, [r3, #0]
    	 *gy_y = gyro[1]*GYROSCOPE_RATIO;
 800a750:	4b8b      	ldr	r3, [pc, #556]	; (800a980 <mpu_mpl_get_data+0x294>)
 800a752:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800a756:	4618      	mov	r0, r3
 800a758:	f7fc f90c 	bl	8006974 <__aeabi_i2f>
 800a75c:	4603      	mov	r3, r0
 800a75e:	4989      	ldr	r1, [pc, #548]	; (800a984 <mpu_mpl_get_data+0x298>)
 800a760:	4618      	mov	r0, r3
 800a762:	f7fc f95b 	bl	8006a1c <__aeabi_fmul>
 800a766:	4603      	mov	r3, r0
 800a768:	461a      	mov	r2, r3
 800a76a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800a76e:	601a      	str	r2, [r3, #0]
    	 *gy_z = gyro[2]*GYROSCOPE_RATIO;
 800a770:	4b83      	ldr	r3, [pc, #524]	; (800a980 <mpu_mpl_get_data+0x294>)
 800a772:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800a776:	4618      	mov	r0, r3
 800a778:	f7fc f8fc 	bl	8006974 <__aeabi_i2f>
 800a77c:	4603      	mov	r3, r0
 800a77e:	4981      	ldr	r1, [pc, #516]	; (800a984 <mpu_mpl_get_data+0x298>)
 800a780:	4618      	mov	r0, r3
 800a782:	f7fc f94b 	bl	8006a1c <__aeabi_fmul>
 800a786:	4603      	mov	r3, r0
 800a788:	461a      	mov	r2, r3
 800a78a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800a78e:	601a      	str	r2, [r3, #0]
        inv_build_gyro(gyro,sensor_timestamp);  		//MPL
 800a790:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a792:	4619      	mov	r1, r3
 800a794:	487a      	ldr	r0, [pc, #488]	; (800a980 <mpu_mpl_get_data+0x294>)
 800a796:	f002 f813 	bl	800c7c0 <inv_build_gyro>
        mpu_get_temperature(&temperature,&sensor_timestamp);
 800a79a:	f107 0274 	add.w	r2, r7, #116	; 0x74
 800a79e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800a7a2:	4611      	mov	r1, r2
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	f7fd f875 	bl	8007894 <mpu_get_temperature>
        inv_build_temp(temperature,sensor_timestamp);   //MPL
 800a7aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800a7ac:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800a7ae:	4611      	mov	r1, r2
 800a7b0:	4618      	mov	r0, r3
 800a7b2:	f002 f89d 	bl	800c8f0 <inv_build_temp>
    } 
    if(sensors&INV_XYZ_ACCEL)
 800a7b6:	f9b7 305e 	ldrsh.w	r3, [r7, #94]	; 0x5e
 800a7ba:	b29b      	uxth	r3, r3
 800a7bc:	f003 0308 	and.w	r3, r3, #8
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	d040      	beq.n	800a846 <mpu_mpl_get_data+0x15a>
    {
    	*ac_x = accel_short[0]/ACCEl_RATIO;
 800a7c4:	f9b7 3068 	ldrsh.w	r3, [r7, #104]	; 0x68
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	f7fc f8d3 	bl	8006974 <__aeabi_i2f>
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	496d      	ldr	r1, [pc, #436]	; (800a988 <mpu_mpl_get_data+0x29c>)
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	f7fc f9d6 	bl	8006b84 <__aeabi_fdiv>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	461a      	mov	r2, r3
 800a7dc:	683b      	ldr	r3, [r7, #0]
 800a7de:	601a      	str	r2, [r3, #0]
    	*ac_y = accel_short[1]/ACCEl_RATIO;
 800a7e0:	f9b7 306a 	ldrsh.w	r3, [r7, #106]	; 0x6a
 800a7e4:	4618      	mov	r0, r3
 800a7e6:	f7fc f8c5 	bl	8006974 <__aeabi_i2f>
 800a7ea:	4603      	mov	r3, r0
 800a7ec:	4966      	ldr	r1, [pc, #408]	; (800a988 <mpu_mpl_get_data+0x29c>)
 800a7ee:	4618      	mov	r0, r3
 800a7f0:	f7fc f9c8 	bl	8006b84 <__aeabi_fdiv>
 800a7f4:	4603      	mov	r3, r0
 800a7f6:	461a      	mov	r2, r3
 800a7f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800a7fc:	601a      	str	r2, [r3, #0]
    	*ac_z = accel_short[2]/ACCEl_RATIO;
 800a7fe:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	; 0x6c
 800a802:	4618      	mov	r0, r3
 800a804:	f7fc f8b6 	bl	8006974 <__aeabi_i2f>
 800a808:	4603      	mov	r3, r0
 800a80a:	495f      	ldr	r1, [pc, #380]	; (800a988 <mpu_mpl_get_data+0x29c>)
 800a80c:	4618      	mov	r0, r3
 800a80e:	f7fc f9b9 	bl	8006b84 <__aeabi_fdiv>
 800a812:	4603      	mov	r3, r0
 800a814:	461a      	mov	r2, r3
 800a816:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a81a:	601a      	str	r2, [r3, #0]
        accel[0] = (long)accel_short[0];
 800a81c:	f9b7 3068 	ldrsh.w	r3, [r7, #104]	; 0x68
 800a820:	461a      	mov	r2, r3
 800a822:	4b5a      	ldr	r3, [pc, #360]	; (800a98c <mpu_mpl_get_data+0x2a0>)
 800a824:	601a      	str	r2, [r3, #0]
        accel[1] = (long)accel_short[1];
 800a826:	f9b7 306a 	ldrsh.w	r3, [r7, #106]	; 0x6a
 800a82a:	461a      	mov	r2, r3
 800a82c:	4b57      	ldr	r3, [pc, #348]	; (800a98c <mpu_mpl_get_data+0x2a0>)
 800a82e:	605a      	str	r2, [r3, #4]
        accel[2] = (long)accel_short[2];
 800a830:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	; 0x6c
 800a834:	461a      	mov	r2, r3
 800a836:	4b55      	ldr	r3, [pc, #340]	; (800a98c <mpu_mpl_get_data+0x2a0>)
 800a838:	609a      	str	r2, [r3, #8]
        inv_build_accel(accel,0,sensor_timestamp);		//MPL
 800a83a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a83c:	461a      	mov	r2, r3
 800a83e:	2100      	movs	r1, #0
 800a840:	4852      	ldr	r0, [pc, #328]	; (800a98c <mpu_mpl_get_data+0x2a0>)
 800a842:	f001 ff5b 	bl	800c6fc <inv_build_accel>
    }
    if (!mpu_get_compass_reg(compass_short, &sensor_timestamp)) 
 800a846:	f107 0274 	add.w	r2, r7, #116	; 0x74
 800a84a:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800a84e:	4611      	mov	r1, r2
 800a850:	4618      	mov	r0, r3
 800a852:	f7ff fd5d 	bl	800a310 <mpu_get_compass_reg>
 800a856:	4603      	mov	r3, r0
 800a858:	2b00      	cmp	r3, #0
 800a85a:	d10f      	bne.n	800a87c <mpu_mpl_get_data+0x190>
    {
        compass[0]=(long)compass_short[0];
 800a85c:	f9b7 3060 	ldrsh.w	r3, [r7, #96]	; 0x60
 800a860:	653b      	str	r3, [r7, #80]	; 0x50
        compass[1]=(long)compass_short[1];
 800a862:	f9b7 3062 	ldrsh.w	r3, [r7, #98]	; 0x62
 800a866:	657b      	str	r3, [r7, #84]	; 0x54
        compass[2]=(long)compass_short[2];
 800a868:	f9b7 3064 	ldrsh.w	r3, [r7, #100]	; 0x64
 800a86c:	65bb      	str	r3, [r7, #88]	; 0x58
        inv_build_compass(compass,0,sensor_timestamp); //MPL
 800a86e:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 800a870:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800a874:	2100      	movs	r1, #0
 800a876:	4618      	mov	r0, r3
 800a878:	f001 ffc8 	bl	800c80c <inv_build_compass>
    }
    inv_execute_on_data();
 800a87c:	f002 f94c 	bl	800cb18 <inv_execute_on_data>
    inv_get_sensor_type_quat(data,&accuracy,&timestamp);
 800a880:	f107 0270 	add.w	r2, r7, #112	; 0x70
 800a884:	f107 0117 	add.w	r1, r7, #23
 800a888:	f107 0318 	add.w	r3, r7, #24
 800a88c:	4618      	mov	r0, r3
 800a88e:	f001 f9bd 	bl	800bc0c <inv_get_sensor_type_quat>
     *qu_3=data[0] / q30;   //w
 800a892:	69bb      	ldr	r3, [r7, #24]
 800a894:	4618      	mov	r0, r3
 800a896:	f7fc f86d 	bl	8006974 <__aeabi_i2f>
 800a89a:	4603      	mov	r3, r0
 800a89c:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 800a8a0:	4618      	mov	r0, r3
 800a8a2:	f7fc f96f 	bl	8006b84 <__aeabi_fdiv>
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	461a      	mov	r2, r3
 800a8aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800a8ae:	601a      	str	r2, [r3, #0]
	 *qu_2=data[1] / q30;   //x
 800a8b0:	69fb      	ldr	r3, [r7, #28]
 800a8b2:	4618      	mov	r0, r3
 800a8b4:	f7fc f85e 	bl	8006974 <__aeabi_i2f>
 800a8b8:	4603      	mov	r3, r0
 800a8ba:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 800a8be:	4618      	mov	r0, r3
 800a8c0:	f7fc f960 	bl	8006b84 <__aeabi_fdiv>
 800a8c4:	4603      	mov	r3, r0
 800a8c6:	461a      	mov	r2, r3
 800a8c8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800a8cc:	601a      	str	r2, [r3, #0]
	 *qu_1=data[2] / q30;   //y
 800a8ce:	6a3b      	ldr	r3, [r7, #32]
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	f7fc f84f 	bl	8006974 <__aeabi_i2f>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 800a8dc:	4618      	mov	r0, r3
 800a8de:	f7fc f951 	bl	8006b84 <__aeabi_fdiv>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	461a      	mov	r2, r3
 800a8e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800a8ea:	601a      	str	r2, [r3, #0]
	 *qu_0=data[3] / q30;   //z
 800a8ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a8ee:	4618      	mov	r0, r3
 800a8f0:	f7fc f840 	bl	8006974 <__aeabi_i2f>
 800a8f4:	4603      	mov	r3, r0
 800a8f6:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 800a8fa:	4618      	mov	r0, r3
 800a8fc:	f7fc f942 	bl	8006b84 <__aeabi_fdiv>
 800a900:	4603      	mov	r3, r0
 800a902:	461a      	mov	r2, r3
 800a904:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800a908:	601a      	str	r2, [r3, #0]
    inv_get_sensor_type_euler(data,&accuracy,&timestamp);
 800a90a:	f107 0270 	add.w	r2, r7, #112	; 0x70
 800a90e:	f107 0117 	add.w	r1, r7, #23
 800a912:	f107 0318 	add.w	r3, r7, #24
 800a916:	4618      	mov	r0, r3
 800a918:	f001 f994 	bl	800bc44 <inv_get_sensor_type_euler>
//    *roll  = (data[0]/q16) + (float)Roll_error;
//    *pitch = -(data[1]/q16)+ (float)Pitch_error;
//			if(*pitch>180) *pitch-=360;
//    *yaw   = -data[2]/q16  + (float)Yaw_error;
    *roll = (data[0]/q16);
 800a91c:	69bb      	ldr	r3, [r7, #24]
 800a91e:	4618      	mov	r0, r3
 800a920:	f7fc f828 	bl	8006974 <__aeabi_i2f>
 800a924:	4603      	mov	r3, r0
 800a926:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 800a92a:	4618      	mov	r0, r3
 800a92c:	f7fc f92a 	bl	8006b84 <__aeabi_fdiv>
 800a930:	4603      	mov	r3, r0
 800a932:	461a      	mov	r2, r3
 800a934:	68bb      	ldr	r3, [r7, #8]
 800a936:	601a      	str	r2, [r3, #0]
    *pitch = -(data[1]/q16);
 800a938:	69fb      	ldr	r3, [r7, #28]
 800a93a:	4618      	mov	r0, r3
 800a93c:	f7fc f81a 	bl	8006974 <__aeabi_i2f>
 800a940:	4603      	mov	r3, r0
 800a942:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 800a946:	4618      	mov	r0, r3
 800a948:	f7fc f91c 	bl	8006b84 <__aeabi_fdiv>
 800a94c:	4603      	mov	r3, r0
 800a94e:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800a952:	68fb      	ldr	r3, [r7, #12]
 800a954:	601a      	str	r2, [r3, #0]
    *yaw = -(data[2]/q16);
 800a956:	6a3b      	ldr	r3, [r7, #32]
 800a958:	4618      	mov	r0, r3
 800a95a:	f7fc f80b 	bl	8006974 <__aeabi_i2f>
 800a95e:	4603      	mov	r3, r0
 800a960:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 800a964:	4618      	mov	r0, r3
 800a966:	f7fc f90d 	bl	8006b84 <__aeabi_fdiv>
 800a96a:	4603      	mov	r3, r0
 800a96c:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	601a      	str	r2, [r3, #0]
//    printf("accuracy: %d\r\n",accuracy);
	return 0;
 800a974:	2300      	movs	r3, #0
}
 800a976:	4618      	mov	r0, r3
 800a978:	3778      	adds	r7, #120	; 0x78
 800a97a:	46bd      	mov	sp, r7
 800a97c:	bd80      	pop	{r7, pc}
 800a97e:	bf00      	nop
 800a980:	200012b0 	.word	0x200012b0
 800a984:	398bb0f9 	.word	0x398bb0f9
 800a988:	44d0fae1 	.word	0x44d0fae1
 800a98c:	200012a4 	.word	0x200012a4

0800a990 <dmp_load_motion_driver_firmware>:
/**
 *  @brief  Load the DMP with this image.
 *  @return 0 if successful.
 */
int dmp_load_motion_driver_firmware(void)
{
 800a990:	b580      	push	{r7, lr}
 800a992:	af00      	add	r7, sp, #0
    return mpu_load_firmware(DMP_CODE_SIZE, dmp_memory, sStartAddress,
 800a994:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a998:	23c8      	movs	r3, #200	; 0xc8
 800a99a:	4904      	ldr	r1, [pc, #16]	; (800a9ac <dmp_load_motion_driver_firmware+0x1c>)
 800a99c:	f640 30f6 	movw	r0, #3062	; 0xbf6
 800a9a0:	f7ff faa0 	bl	8009ee4 <mpu_load_firmware>
 800a9a4:	4603      	mov	r3, r0
        DMP_SAMPLE_RATE);
}
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	bd80      	pop	{r7, pc}
 800a9aa:	bf00      	nop
 800a9ac:	0801b5d0 	.word	0x0801b5d0

0800a9b0 <dmp_set_orientation>:
 *  @e inv_orientation_matrix_to_scalar.
 *  @param[in]  orient  Gyro and accel orientation in body frame.
 *  @return     0 if successful.
 */
int dmp_set_orientation(unsigned short orient)
{
 800a9b0:	b580      	push	{r7, lr}
 800a9b2:	b088      	sub	sp, #32
 800a9b4:	af00      	add	r7, sp, #0
 800a9b6:	4603      	mov	r3, r0
 800a9b8:	80fb      	strh	r3, [r7, #6]
    unsigned char gyro_regs[3], accel_regs[3];
    const unsigned char gyro_axes[3] = {DINA4C, DINACD, DINA6C};
 800a9ba:	4a71      	ldr	r2, [pc, #452]	; (800ab80 <dmp_set_orientation+0x1d0>)
 800a9bc:	f107 0314 	add.w	r3, r7, #20
 800a9c0:	6812      	ldr	r2, [r2, #0]
 800a9c2:	4611      	mov	r1, r2
 800a9c4:	8019      	strh	r1, [r3, #0]
 800a9c6:	3302      	adds	r3, #2
 800a9c8:	0c12      	lsrs	r2, r2, #16
 800a9ca:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_axes[3] = {DINA0C, DINAC9, DINA2C};
 800a9cc:	4a6d      	ldr	r2, [pc, #436]	; (800ab84 <dmp_set_orientation+0x1d4>)
 800a9ce:	f107 0310 	add.w	r3, r7, #16
 800a9d2:	6812      	ldr	r2, [r2, #0]
 800a9d4:	4611      	mov	r1, r2
 800a9d6:	8019      	strh	r1, [r3, #0]
 800a9d8:	3302      	adds	r3, #2
 800a9da:	0c12      	lsrs	r2, r2, #16
 800a9dc:	701a      	strb	r2, [r3, #0]
    const unsigned char gyro_sign[3] = {DINA36, DINA56, DINA76};
 800a9de:	4a6a      	ldr	r2, [pc, #424]	; (800ab88 <dmp_set_orientation+0x1d8>)
 800a9e0:	f107 030c 	add.w	r3, r7, #12
 800a9e4:	6812      	ldr	r2, [r2, #0]
 800a9e6:	4611      	mov	r1, r2
 800a9e8:	8019      	strh	r1, [r3, #0]
 800a9ea:	3302      	adds	r3, #2
 800a9ec:	0c12      	lsrs	r2, r2, #16
 800a9ee:	701a      	strb	r2, [r3, #0]
    const unsigned char accel_sign[3] = {DINA26, DINA46, DINA66};
 800a9f0:	4a66      	ldr	r2, [pc, #408]	; (800ab8c <dmp_set_orientation+0x1dc>)
 800a9f2:	f107 0308 	add.w	r3, r7, #8
 800a9f6:	6812      	ldr	r2, [r2, #0]
 800a9f8:	4611      	mov	r1, r2
 800a9fa:	8019      	strh	r1, [r3, #0]
 800a9fc:	3302      	adds	r3, #2
 800a9fe:	0c12      	lsrs	r2, r2, #16
 800aa00:	701a      	strb	r2, [r3, #0]

    gyro_regs[0] = gyro_axes[orient & 3];
 800aa02:	88fb      	ldrh	r3, [r7, #6]
 800aa04:	f003 0303 	and.w	r3, r3, #3
 800aa08:	f107 0220 	add.w	r2, r7, #32
 800aa0c:	4413      	add	r3, r2
 800aa0e:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800aa12:	773b      	strb	r3, [r7, #28]
    gyro_regs[1] = gyro_axes[(orient >> 3) & 3];
 800aa14:	88fb      	ldrh	r3, [r7, #6]
 800aa16:	08db      	lsrs	r3, r3, #3
 800aa18:	b29b      	uxth	r3, r3
 800aa1a:	f003 0303 	and.w	r3, r3, #3
 800aa1e:	f107 0220 	add.w	r2, r7, #32
 800aa22:	4413      	add	r3, r2
 800aa24:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800aa28:	777b      	strb	r3, [r7, #29]
    gyro_regs[2] = gyro_axes[(orient >> 6) & 3];
 800aa2a:	88fb      	ldrh	r3, [r7, #6]
 800aa2c:	099b      	lsrs	r3, r3, #6
 800aa2e:	b29b      	uxth	r3, r3
 800aa30:	f003 0303 	and.w	r3, r3, #3
 800aa34:	f107 0220 	add.w	r2, r7, #32
 800aa38:	4413      	add	r3, r2
 800aa3a:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800aa3e:	77bb      	strb	r3, [r7, #30]
    accel_regs[0] = accel_axes[orient & 3];
 800aa40:	88fb      	ldrh	r3, [r7, #6]
 800aa42:	f003 0303 	and.w	r3, r3, #3
 800aa46:	f107 0220 	add.w	r2, r7, #32
 800aa4a:	4413      	add	r3, r2
 800aa4c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800aa50:	763b      	strb	r3, [r7, #24]
    accel_regs[1] = accel_axes[(orient >> 3) & 3];
 800aa52:	88fb      	ldrh	r3, [r7, #6]
 800aa54:	08db      	lsrs	r3, r3, #3
 800aa56:	b29b      	uxth	r3, r3
 800aa58:	f003 0303 	and.w	r3, r3, #3
 800aa5c:	f107 0220 	add.w	r2, r7, #32
 800aa60:	4413      	add	r3, r2
 800aa62:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800aa66:	767b      	strb	r3, [r7, #25]
    accel_regs[2] = accel_axes[(orient >> 6) & 3];
 800aa68:	88fb      	ldrh	r3, [r7, #6]
 800aa6a:	099b      	lsrs	r3, r3, #6
 800aa6c:	b29b      	uxth	r3, r3
 800aa6e:	f003 0303 	and.w	r3, r3, #3
 800aa72:	f107 0220 	add.w	r2, r7, #32
 800aa76:	4413      	add	r3, r2
 800aa78:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800aa7c:	76bb      	strb	r3, [r7, #26]

    /* Chip-to-body, axes only. */
    if (mpu_write_mem(FCFG_1, 3, gyro_regs))
 800aa7e:	f107 031c 	add.w	r3, r7, #28
 800aa82:	461a      	mov	r2, r3
 800aa84:	2103      	movs	r1, #3
 800aa86:	f240 4026 	movw	r0, #1062	; 0x426
 800aa8a:	f7ff f987 	bl	8009d9c <mpu_write_mem>
 800aa8e:	4603      	mov	r3, r0
 800aa90:	2b00      	cmp	r3, #0
 800aa92:	d002      	beq.n	800aa9a <dmp_set_orientation+0xea>
        return -1;
 800aa94:	f04f 33ff 	mov.w	r3, #4294967295
 800aa98:	e06e      	b.n	800ab78 <dmp_set_orientation+0x1c8>
    if (mpu_write_mem(FCFG_2, 3, accel_regs))
 800aa9a:	f107 0318 	add.w	r3, r7, #24
 800aa9e:	461a      	mov	r2, r3
 800aaa0:	2103      	movs	r1, #3
 800aaa2:	f240 402a 	movw	r0, #1066	; 0x42a
 800aaa6:	f7ff f979 	bl	8009d9c <mpu_write_mem>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	2b00      	cmp	r3, #0
 800aaae:	d002      	beq.n	800aab6 <dmp_set_orientation+0x106>
        return -1;
 800aab0:	f04f 33ff 	mov.w	r3, #4294967295
 800aab4:	e060      	b.n	800ab78 <dmp_set_orientation+0x1c8>

    memcpy(gyro_regs, gyro_sign, 3);
 800aab6:	f107 031c 	add.w	r3, r7, #28
 800aaba:	f107 020c 	add.w	r2, r7, #12
 800aabe:	6812      	ldr	r2, [r2, #0]
 800aac0:	4611      	mov	r1, r2
 800aac2:	8019      	strh	r1, [r3, #0]
 800aac4:	3302      	adds	r3, #2
 800aac6:	0c12      	lsrs	r2, r2, #16
 800aac8:	701a      	strb	r2, [r3, #0]
    memcpy(accel_regs, accel_sign, 3);
 800aaca:	f107 0318 	add.w	r3, r7, #24
 800aace:	f107 0208 	add.w	r2, r7, #8
 800aad2:	6812      	ldr	r2, [r2, #0]
 800aad4:	4611      	mov	r1, r2
 800aad6:	8019      	strh	r1, [r3, #0]
 800aad8:	3302      	adds	r3, #2
 800aada:	0c12      	lsrs	r2, r2, #16
 800aadc:	701a      	strb	r2, [r3, #0]
    if (orient & 4) {
 800aade:	88fb      	ldrh	r3, [r7, #6]
 800aae0:	f003 0304 	and.w	r3, r3, #4
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d009      	beq.n	800aafc <dmp_set_orientation+0x14c>
        gyro_regs[0] |= 1;
 800aae8:	7f3b      	ldrb	r3, [r7, #28]
 800aaea:	f043 0301 	orr.w	r3, r3, #1
 800aaee:	b2db      	uxtb	r3, r3
 800aaf0:	773b      	strb	r3, [r7, #28]
        accel_regs[0] |= 1;
 800aaf2:	7e3b      	ldrb	r3, [r7, #24]
 800aaf4:	f043 0301 	orr.w	r3, r3, #1
 800aaf8:	b2db      	uxtb	r3, r3
 800aafa:	763b      	strb	r3, [r7, #24]
    }
    if (orient & 0x20) {
 800aafc:	88fb      	ldrh	r3, [r7, #6]
 800aafe:	f003 0320 	and.w	r3, r3, #32
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d009      	beq.n	800ab1a <dmp_set_orientation+0x16a>
        gyro_regs[1] |= 1;
 800ab06:	7f7b      	ldrb	r3, [r7, #29]
 800ab08:	f043 0301 	orr.w	r3, r3, #1
 800ab0c:	b2db      	uxtb	r3, r3
 800ab0e:	777b      	strb	r3, [r7, #29]
        accel_regs[1] |= 1;
 800ab10:	7e7b      	ldrb	r3, [r7, #25]
 800ab12:	f043 0301 	orr.w	r3, r3, #1
 800ab16:	b2db      	uxtb	r3, r3
 800ab18:	767b      	strb	r3, [r7, #25]
    }
    if (orient & 0x100) {
 800ab1a:	88fb      	ldrh	r3, [r7, #6]
 800ab1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ab20:	2b00      	cmp	r3, #0
 800ab22:	d009      	beq.n	800ab38 <dmp_set_orientation+0x188>
        gyro_regs[2] |= 1;
 800ab24:	7fbb      	ldrb	r3, [r7, #30]
 800ab26:	f043 0301 	orr.w	r3, r3, #1
 800ab2a:	b2db      	uxtb	r3, r3
 800ab2c:	77bb      	strb	r3, [r7, #30]
        accel_regs[2] |= 1;
 800ab2e:	7ebb      	ldrb	r3, [r7, #26]
 800ab30:	f043 0301 	orr.w	r3, r3, #1
 800ab34:	b2db      	uxtb	r3, r3
 800ab36:	76bb      	strb	r3, [r7, #26]
    }

    /* Chip-to-body, sign only. */
    if (mpu_write_mem(FCFG_3, 3, gyro_regs))
 800ab38:	f107 031c 	add.w	r3, r7, #28
 800ab3c:	461a      	mov	r2, r3
 800ab3e:	2103      	movs	r1, #3
 800ab40:	f44f 6088 	mov.w	r0, #1088	; 0x440
 800ab44:	f7ff f92a 	bl	8009d9c <mpu_write_mem>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d002      	beq.n	800ab54 <dmp_set_orientation+0x1a4>
        return -1;
 800ab4e:	f04f 33ff 	mov.w	r3, #4294967295
 800ab52:	e011      	b.n	800ab78 <dmp_set_orientation+0x1c8>
    if (mpu_write_mem(FCFG_7, 3, accel_regs))
 800ab54:	f107 0318 	add.w	r3, r7, #24
 800ab58:	461a      	mov	r2, r3
 800ab5a:	2103      	movs	r1, #3
 800ab5c:	f240 4031 	movw	r0, #1073	; 0x431
 800ab60:	f7ff f91c 	bl	8009d9c <mpu_write_mem>
 800ab64:	4603      	mov	r3, r0
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d002      	beq.n	800ab70 <dmp_set_orientation+0x1c0>
        return -1;
 800ab6a:	f04f 33ff 	mov.w	r3, #4294967295
 800ab6e:	e003      	b.n	800ab78 <dmp_set_orientation+0x1c8>
    dmp.orient = orient;
 800ab70:	4a07      	ldr	r2, [pc, #28]	; (800ab90 <dmp_set_orientation+0x1e0>)
 800ab72:	88fb      	ldrh	r3, [r7, #6]
 800ab74:	8113      	strh	r3, [r2, #8]
    return 0;
 800ab76:	2300      	movs	r3, #0
}
 800ab78:	4618      	mov	r0, r3
 800ab7a:	3720      	adds	r7, #32
 800ab7c:	46bd      	mov	sp, r7
 800ab7e:	bd80      	pop	{r7, pc}
 800ab80:	0801b018 	.word	0x0801b018
 800ab84:	0801b01c 	.word	0x0801b01c
 800ab88:	0801b020 	.word	0x0801b020
 800ab8c:	0801b024 	.word	0x0801b024
 800ab90:	20000ae0 	.word	0x20000ae0

0800ab94 <dmp_set_gyro_bias>:
 *  overwrite the biases written to this location once a new one is computed.
 *  @param[in]  bias    Gyro biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_gyro_bias(long *bias)
{
 800ab94:	b580      	push	{r7, lr}
 800ab96:	b086      	sub	sp, #24
 800ab98:	af00      	add	r7, sp, #0
 800ab9a:	6078      	str	r0, [r7, #4]
    long gyro_bias_body[3];
    unsigned char regs[4];

    gyro_bias_body[0] = bias[dmp.orient & 3];
 800ab9c:	4b6e      	ldr	r3, [pc, #440]	; (800ad58 <dmp_set_gyro_bias+0x1c4>)
 800ab9e:	891b      	ldrh	r3, [r3, #8]
 800aba0:	f003 0303 	and.w	r3, r3, #3
 800aba4:	009b      	lsls	r3, r3, #2
 800aba6:	687a      	ldr	r2, [r7, #4]
 800aba8:	4413      	add	r3, r2
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	60fb      	str	r3, [r7, #12]
    if (dmp.orient & 4)
 800abae:	4b6a      	ldr	r3, [pc, #424]	; (800ad58 <dmp_set_gyro_bias+0x1c4>)
 800abb0:	891b      	ldrh	r3, [r3, #8]
 800abb2:	f003 0304 	and.w	r3, r3, #4
 800abb6:	2b00      	cmp	r3, #0
 800abb8:	d002      	beq.n	800abc0 <dmp_set_gyro_bias+0x2c>
        gyro_bias_body[0] *= -1;
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	425b      	negs	r3, r3
 800abbe:	60fb      	str	r3, [r7, #12]
    gyro_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 800abc0:	4b65      	ldr	r3, [pc, #404]	; (800ad58 <dmp_set_gyro_bias+0x1c4>)
 800abc2:	891b      	ldrh	r3, [r3, #8]
 800abc4:	08db      	lsrs	r3, r3, #3
 800abc6:	b29b      	uxth	r3, r3
 800abc8:	f003 0303 	and.w	r3, r3, #3
 800abcc:	009b      	lsls	r3, r3, #2
 800abce:	687a      	ldr	r2, [r7, #4]
 800abd0:	4413      	add	r3, r2
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	613b      	str	r3, [r7, #16]
    if (dmp.orient & 0x20)
 800abd6:	4b60      	ldr	r3, [pc, #384]	; (800ad58 <dmp_set_gyro_bias+0x1c4>)
 800abd8:	891b      	ldrh	r3, [r3, #8]
 800abda:	f003 0320 	and.w	r3, r3, #32
 800abde:	2b00      	cmp	r3, #0
 800abe0:	d002      	beq.n	800abe8 <dmp_set_gyro_bias+0x54>
        gyro_bias_body[1] *= -1;
 800abe2:	693b      	ldr	r3, [r7, #16]
 800abe4:	425b      	negs	r3, r3
 800abe6:	613b      	str	r3, [r7, #16]
    gyro_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 800abe8:	4b5b      	ldr	r3, [pc, #364]	; (800ad58 <dmp_set_gyro_bias+0x1c4>)
 800abea:	891b      	ldrh	r3, [r3, #8]
 800abec:	099b      	lsrs	r3, r3, #6
 800abee:	b29b      	uxth	r3, r3
 800abf0:	f003 0303 	and.w	r3, r3, #3
 800abf4:	009b      	lsls	r3, r3, #2
 800abf6:	687a      	ldr	r2, [r7, #4]
 800abf8:	4413      	add	r3, r2
 800abfa:	681b      	ldr	r3, [r3, #0]
 800abfc:	617b      	str	r3, [r7, #20]
    if (dmp.orient & 0x100)
 800abfe:	4b56      	ldr	r3, [pc, #344]	; (800ad58 <dmp_set_gyro_bias+0x1c4>)
 800ac00:	891b      	ldrh	r3, [r3, #8]
 800ac02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ac06:	2b00      	cmp	r3, #0
 800ac08:	d002      	beq.n	800ac10 <dmp_set_gyro_bias+0x7c>
        gyro_bias_body[2] *= -1;
 800ac0a:	697b      	ldr	r3, [r7, #20]
 800ac0c:	425b      	negs	r3, r3
 800ac0e:	617b      	str	r3, [r7, #20]
#ifdef EMPL_NO_64BIT
    gyro_bias_body[0] = (long)(((float)gyro_bias_body[0] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[1] = (long)(((float)gyro_bias_body[1] * GYRO_SF) / 1073741824.f);
    gyro_bias_body[2] = (long)(((float)gyro_bias_body[2] * GYRO_SF) / 1073741824.f);
#else
    gyro_bias_body[0] = (long)(((long long)gyro_bias_body[0] * GYRO_SF) >> 30);
 800ac10:	68fb      	ldr	r3, [r7, #12]
 800ac12:	461a      	mov	r2, r3
 800ac14:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800ac18:	4950      	ldr	r1, [pc, #320]	; (800ad5c <dmp_set_gyro_bias+0x1c8>)
 800ac1a:	fb01 f003 	mul.w	r0, r1, r3
 800ac1e:	2100      	movs	r1, #0
 800ac20:	fb01 f102 	mul.w	r1, r1, r2
 800ac24:	4401      	add	r1, r0
 800ac26:	484d      	ldr	r0, [pc, #308]	; (800ad5c <dmp_set_gyro_bias+0x1c8>)
 800ac28:	fba2 2300 	umull	r2, r3, r2, r0
 800ac2c:	4419      	add	r1, r3
 800ac2e:	460b      	mov	r3, r1
 800ac30:	f04f 0000 	mov.w	r0, #0
 800ac34:	f04f 0100 	mov.w	r1, #0
 800ac38:	0f90      	lsrs	r0, r2, #30
 800ac3a:	ea40 0083 	orr.w	r0, r0, r3, lsl #2
 800ac3e:	1799      	asrs	r1, r3, #30
 800ac40:	4603      	mov	r3, r0
 800ac42:	60fb      	str	r3, [r7, #12]
    gyro_bias_body[1] = (long)(((long long)gyro_bias_body[1] * GYRO_SF) >> 30);
 800ac44:	693b      	ldr	r3, [r7, #16]
 800ac46:	461a      	mov	r2, r3
 800ac48:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800ac4c:	4943      	ldr	r1, [pc, #268]	; (800ad5c <dmp_set_gyro_bias+0x1c8>)
 800ac4e:	fb01 f003 	mul.w	r0, r1, r3
 800ac52:	2100      	movs	r1, #0
 800ac54:	fb01 f102 	mul.w	r1, r1, r2
 800ac58:	4401      	add	r1, r0
 800ac5a:	4840      	ldr	r0, [pc, #256]	; (800ad5c <dmp_set_gyro_bias+0x1c8>)
 800ac5c:	fba2 2300 	umull	r2, r3, r2, r0
 800ac60:	4419      	add	r1, r3
 800ac62:	460b      	mov	r3, r1
 800ac64:	f04f 0000 	mov.w	r0, #0
 800ac68:	f04f 0100 	mov.w	r1, #0
 800ac6c:	0f90      	lsrs	r0, r2, #30
 800ac6e:	ea40 0083 	orr.w	r0, r0, r3, lsl #2
 800ac72:	1799      	asrs	r1, r3, #30
 800ac74:	4603      	mov	r3, r0
 800ac76:	613b      	str	r3, [r7, #16]
    gyro_bias_body[2] = (long)(((long long)gyro_bias_body[2] * GYRO_SF) >> 30);
 800ac78:	697b      	ldr	r3, [r7, #20]
 800ac7a:	461a      	mov	r2, r3
 800ac7c:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800ac80:	4936      	ldr	r1, [pc, #216]	; (800ad5c <dmp_set_gyro_bias+0x1c8>)
 800ac82:	fb01 f003 	mul.w	r0, r1, r3
 800ac86:	2100      	movs	r1, #0
 800ac88:	fb01 f102 	mul.w	r1, r1, r2
 800ac8c:	4401      	add	r1, r0
 800ac8e:	4833      	ldr	r0, [pc, #204]	; (800ad5c <dmp_set_gyro_bias+0x1c8>)
 800ac90:	fba2 2300 	umull	r2, r3, r2, r0
 800ac94:	4419      	add	r1, r3
 800ac96:	460b      	mov	r3, r1
 800ac98:	f04f 0000 	mov.w	r0, #0
 800ac9c:	f04f 0100 	mov.w	r1, #0
 800aca0:	0f90      	lsrs	r0, r2, #30
 800aca2:	ea40 0083 	orr.w	r0, r0, r3, lsl #2
 800aca6:	1799      	asrs	r1, r3, #30
 800aca8:	4603      	mov	r3, r0
 800acaa:	617b      	str	r3, [r7, #20]
#endif

    regs[0] = (unsigned char)((gyro_bias_body[0] >> 24) & 0xFF);
 800acac:	68fb      	ldr	r3, [r7, #12]
 800acae:	161b      	asrs	r3, r3, #24
 800acb0:	b2db      	uxtb	r3, r3
 800acb2:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[0] >> 16) & 0xFF);
 800acb4:	68fb      	ldr	r3, [r7, #12]
 800acb6:	141b      	asrs	r3, r3, #16
 800acb8:	b2db      	uxtb	r3, r3
 800acba:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[0] >> 8) & 0xFF);
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	121b      	asrs	r3, r3, #8
 800acc0:	b2db      	uxtb	r3, r3
 800acc2:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[0] & 0xFF);
 800acc4:	68fb      	ldr	r3, [r7, #12]
 800acc6:	b2db      	uxtb	r3, r3
 800acc8:	72fb      	strb	r3, [r7, #11]
    if (mpu_write_mem(D_EXT_GYRO_BIAS_X, 4, regs))
 800acca:	f107 0308 	add.w	r3, r7, #8
 800acce:	461a      	mov	r2, r3
 800acd0:	2104      	movs	r1, #4
 800acd2:	f44f 7074 	mov.w	r0, #976	; 0x3d0
 800acd6:	f7ff f861 	bl	8009d9c <mpu_write_mem>
 800acda:	4603      	mov	r3, r0
 800acdc:	2b00      	cmp	r3, #0
 800acde:	d002      	beq.n	800ace6 <dmp_set_gyro_bias+0x152>
        return -1;
 800ace0:	f04f 33ff 	mov.w	r3, #4294967295
 800ace4:	e034      	b.n	800ad50 <dmp_set_gyro_bias+0x1bc>

    regs[0] = (unsigned char)((gyro_bias_body[1] >> 24) & 0xFF);
 800ace6:	693b      	ldr	r3, [r7, #16]
 800ace8:	161b      	asrs	r3, r3, #24
 800acea:	b2db      	uxtb	r3, r3
 800acec:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[1] >> 16) & 0xFF);
 800acee:	693b      	ldr	r3, [r7, #16]
 800acf0:	141b      	asrs	r3, r3, #16
 800acf2:	b2db      	uxtb	r3, r3
 800acf4:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[1] >> 8) & 0xFF);
 800acf6:	693b      	ldr	r3, [r7, #16]
 800acf8:	121b      	asrs	r3, r3, #8
 800acfa:	b2db      	uxtb	r3, r3
 800acfc:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[1] & 0xFF);
 800acfe:	693b      	ldr	r3, [r7, #16]
 800ad00:	b2db      	uxtb	r3, r3
 800ad02:	72fb      	strb	r3, [r7, #11]
    if (mpu_write_mem(D_EXT_GYRO_BIAS_Y, 4, regs))
 800ad04:	f107 0308 	add.w	r3, r7, #8
 800ad08:	461a      	mov	r2, r3
 800ad0a:	2104      	movs	r1, #4
 800ad0c:	f44f 7075 	mov.w	r0, #980	; 0x3d4
 800ad10:	f7ff f844 	bl	8009d9c <mpu_write_mem>
 800ad14:	4603      	mov	r3, r0
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	d002      	beq.n	800ad20 <dmp_set_gyro_bias+0x18c>
        return -1;
 800ad1a:	f04f 33ff 	mov.w	r3, #4294967295
 800ad1e:	e017      	b.n	800ad50 <dmp_set_gyro_bias+0x1bc>

    regs[0] = (unsigned char)((gyro_bias_body[2] >> 24) & 0xFF);
 800ad20:	697b      	ldr	r3, [r7, #20]
 800ad22:	161b      	asrs	r3, r3, #24
 800ad24:	b2db      	uxtb	r3, r3
 800ad26:	723b      	strb	r3, [r7, #8]
    regs[1] = (unsigned char)((gyro_bias_body[2] >> 16) & 0xFF);
 800ad28:	697b      	ldr	r3, [r7, #20]
 800ad2a:	141b      	asrs	r3, r3, #16
 800ad2c:	b2db      	uxtb	r3, r3
 800ad2e:	727b      	strb	r3, [r7, #9]
    regs[2] = (unsigned char)((gyro_bias_body[2] >> 8) & 0xFF);
 800ad30:	697b      	ldr	r3, [r7, #20]
 800ad32:	121b      	asrs	r3, r3, #8
 800ad34:	b2db      	uxtb	r3, r3
 800ad36:	72bb      	strb	r3, [r7, #10]
    regs[3] = (unsigned char)(gyro_bias_body[2] & 0xFF);
 800ad38:	697b      	ldr	r3, [r7, #20]
 800ad3a:	b2db      	uxtb	r3, r3
 800ad3c:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_EXT_GYRO_BIAS_Z, 4, regs);
 800ad3e:	f107 0308 	add.w	r3, r7, #8
 800ad42:	461a      	mov	r2, r3
 800ad44:	2104      	movs	r1, #4
 800ad46:	f44f 7076 	mov.w	r0, #984	; 0x3d8
 800ad4a:	f7ff f827 	bl	8009d9c <mpu_write_mem>
 800ad4e:	4603      	mov	r3, r0
}
 800ad50:	4618      	mov	r0, r3
 800ad52:	3718      	adds	r7, #24
 800ad54:	46bd      	mov	sp, r7
 800ad56:	bd80      	pop	{r7, pc}
 800ad58:	20000ae0 	.word	0x20000ae0
 800ad5c:	02cae309 	.word	0x02cae309

0800ad60 <dmp_set_accel_bias>:
 *  These biases will be removed from the DMP 6-axis quaternion.
 *  @param[in]  bias    Accel biases in q16.
 *  @return     0 if successful.
 */
int dmp_set_accel_bias(long *bias)
{
 800ad60:	b580      	push	{r7, lr}
 800ad62:	b08c      	sub	sp, #48	; 0x30
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
    long accel_bias_body[3];
    unsigned char regs[12];
    long long accel_sf;
    unsigned short accel_sens;

    mpu_get_accel_sens(&accel_sens);
 800ad68:	f107 030e 	add.w	r3, r7, #14
 800ad6c:	4618      	mov	r0, r3
 800ad6e:	f7fd f9ab 	bl	80080c8 <mpu_get_accel_sens>
    accel_sf = (long long)accel_sens << 15;
 800ad72:	89fb      	ldrh	r3, [r7, #14]
 800ad74:	b298      	uxth	r0, r3
 800ad76:	f04f 0100 	mov.w	r1, #0
 800ad7a:	f04f 0200 	mov.w	r2, #0
 800ad7e:	f04f 0300 	mov.w	r3, #0
 800ad82:	03cb      	lsls	r3, r1, #15
 800ad84:	ea43 4350 	orr.w	r3, r3, r0, lsr #17
 800ad88:	03c2      	lsls	r2, r0, #15
 800ad8a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    //__no_operation();

    accel_bias_body[0] = bias[dmp.orient & 3];
 800ad8e:	4b61      	ldr	r3, [pc, #388]	; (800af14 <dmp_set_accel_bias+0x1b4>)
 800ad90:	891b      	ldrh	r3, [r3, #8]
 800ad92:	f003 0303 	and.w	r3, r3, #3
 800ad96:	009b      	lsls	r3, r3, #2
 800ad98:	687a      	ldr	r2, [r7, #4]
 800ad9a:	4413      	add	r3, r2
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	61fb      	str	r3, [r7, #28]
    if (dmp.orient & 4)
 800ada0:	4b5c      	ldr	r3, [pc, #368]	; (800af14 <dmp_set_accel_bias+0x1b4>)
 800ada2:	891b      	ldrh	r3, [r3, #8]
 800ada4:	f003 0304 	and.w	r3, r3, #4
 800ada8:	2b00      	cmp	r3, #0
 800adaa:	d002      	beq.n	800adb2 <dmp_set_accel_bias+0x52>
        accel_bias_body[0] *= -1;
 800adac:	69fb      	ldr	r3, [r7, #28]
 800adae:	425b      	negs	r3, r3
 800adb0:	61fb      	str	r3, [r7, #28]
    accel_bias_body[1] = bias[(dmp.orient >> 3) & 3];
 800adb2:	4b58      	ldr	r3, [pc, #352]	; (800af14 <dmp_set_accel_bias+0x1b4>)
 800adb4:	891b      	ldrh	r3, [r3, #8]
 800adb6:	08db      	lsrs	r3, r3, #3
 800adb8:	b29b      	uxth	r3, r3
 800adba:	f003 0303 	and.w	r3, r3, #3
 800adbe:	009b      	lsls	r3, r3, #2
 800adc0:	687a      	ldr	r2, [r7, #4]
 800adc2:	4413      	add	r3, r2
 800adc4:	681b      	ldr	r3, [r3, #0]
 800adc6:	623b      	str	r3, [r7, #32]
    if (dmp.orient & 0x20)
 800adc8:	4b52      	ldr	r3, [pc, #328]	; (800af14 <dmp_set_accel_bias+0x1b4>)
 800adca:	891b      	ldrh	r3, [r3, #8]
 800adcc:	f003 0320 	and.w	r3, r3, #32
 800add0:	2b00      	cmp	r3, #0
 800add2:	d002      	beq.n	800adda <dmp_set_accel_bias+0x7a>
        accel_bias_body[1] *= -1;
 800add4:	6a3b      	ldr	r3, [r7, #32]
 800add6:	425b      	negs	r3, r3
 800add8:	623b      	str	r3, [r7, #32]
    accel_bias_body[2] = bias[(dmp.orient >> 6) & 3];
 800adda:	4b4e      	ldr	r3, [pc, #312]	; (800af14 <dmp_set_accel_bias+0x1b4>)
 800addc:	891b      	ldrh	r3, [r3, #8]
 800adde:	099b      	lsrs	r3, r3, #6
 800ade0:	b29b      	uxth	r3, r3
 800ade2:	f003 0303 	and.w	r3, r3, #3
 800ade6:	009b      	lsls	r3, r3, #2
 800ade8:	687a      	ldr	r2, [r7, #4]
 800adea:	4413      	add	r3, r2
 800adec:	681b      	ldr	r3, [r3, #0]
 800adee:	627b      	str	r3, [r7, #36]	; 0x24
    if (dmp.orient & 0x100)
 800adf0:	4b48      	ldr	r3, [pc, #288]	; (800af14 <dmp_set_accel_bias+0x1b4>)
 800adf2:	891b      	ldrh	r3, [r3, #8]
 800adf4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d002      	beq.n	800ae02 <dmp_set_accel_bias+0xa2>
        accel_bias_body[2] *= -1;
 800adfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800adfe:	425b      	negs	r3, r3
 800ae00:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef EMPL_NO_64BIT
    accel_bias_body[0] = (long)(((float)accel_bias_body[0] * accel_sf) / 1073741824.f);
    accel_bias_body[1] = (long)(((float)accel_bias_body[1] * accel_sf) / 1073741824.f);
    accel_bias_body[2] = (long)(((float)accel_bias_body[2] * accel_sf) / 1073741824.f);
#else
    accel_bias_body[0] = (long)(((long long)accel_bias_body[0] * accel_sf) >> 30);
 800ae02:	69fb      	ldr	r3, [r7, #28]
 800ae04:	461a      	mov	r2, r3
 800ae06:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800ae0a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ae0c:	fb03 f001 	mul.w	r0, r3, r1
 800ae10:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ae12:	fb02 f101 	mul.w	r1, r2, r1
 800ae16:	4401      	add	r1, r0
 800ae18:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae1a:	fba0 2302 	umull	r2, r3, r0, r2
 800ae1e:	4419      	add	r1, r3
 800ae20:	460b      	mov	r3, r1
 800ae22:	f04f 0000 	mov.w	r0, #0
 800ae26:	f04f 0100 	mov.w	r1, #0
 800ae2a:	0f90      	lsrs	r0, r2, #30
 800ae2c:	ea40 0083 	orr.w	r0, r0, r3, lsl #2
 800ae30:	1799      	asrs	r1, r3, #30
 800ae32:	4603      	mov	r3, r0
 800ae34:	61fb      	str	r3, [r7, #28]
    accel_bias_body[1] = (long)(((long long)accel_bias_body[1] * accel_sf) >> 30);
 800ae36:	6a3b      	ldr	r3, [r7, #32]
 800ae38:	461a      	mov	r2, r3
 800ae3a:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800ae3e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ae40:	fb03 f001 	mul.w	r0, r3, r1
 800ae44:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ae46:	fb02 f101 	mul.w	r1, r2, r1
 800ae4a:	4401      	add	r1, r0
 800ae4c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae4e:	fba0 2302 	umull	r2, r3, r0, r2
 800ae52:	4419      	add	r1, r3
 800ae54:	460b      	mov	r3, r1
 800ae56:	f04f 0000 	mov.w	r0, #0
 800ae5a:	f04f 0100 	mov.w	r1, #0
 800ae5e:	0f90      	lsrs	r0, r2, #30
 800ae60:	ea40 0083 	orr.w	r0, r0, r3, lsl #2
 800ae64:	1799      	asrs	r1, r3, #30
 800ae66:	4603      	mov	r3, r0
 800ae68:	623b      	str	r3, [r7, #32]
    accel_bias_body[2] = (long)(((long long)accel_bias_body[2] * accel_sf) >> 30);
 800ae6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae6c:	461a      	mov	r2, r3
 800ae6e:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800ae72:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800ae74:	fb03 f001 	mul.w	r0, r3, r1
 800ae78:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800ae7a:	fb02 f101 	mul.w	r1, r2, r1
 800ae7e:	4401      	add	r1, r0
 800ae80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800ae82:	fba0 2302 	umull	r2, r3, r0, r2
 800ae86:	4419      	add	r1, r3
 800ae88:	460b      	mov	r3, r1
 800ae8a:	f04f 0000 	mov.w	r0, #0
 800ae8e:	f04f 0100 	mov.w	r1, #0
 800ae92:	0f90      	lsrs	r0, r2, #30
 800ae94:	ea40 0083 	orr.w	r0, r0, r3, lsl #2
 800ae98:	1799      	asrs	r1, r3, #30
 800ae9a:	4603      	mov	r3, r0
 800ae9c:	627b      	str	r3, [r7, #36]	; 0x24
#endif

    regs[0] = (unsigned char)((accel_bias_body[0] >> 24) & 0xFF);
 800ae9e:	69fb      	ldr	r3, [r7, #28]
 800aea0:	161b      	asrs	r3, r3, #24
 800aea2:	b2db      	uxtb	r3, r3
 800aea4:	743b      	strb	r3, [r7, #16]
    regs[1] = (unsigned char)((accel_bias_body[0] >> 16) & 0xFF);
 800aea6:	69fb      	ldr	r3, [r7, #28]
 800aea8:	141b      	asrs	r3, r3, #16
 800aeaa:	b2db      	uxtb	r3, r3
 800aeac:	747b      	strb	r3, [r7, #17]
    regs[2] = (unsigned char)((accel_bias_body[0] >> 8) & 0xFF);
 800aeae:	69fb      	ldr	r3, [r7, #28]
 800aeb0:	121b      	asrs	r3, r3, #8
 800aeb2:	b2db      	uxtb	r3, r3
 800aeb4:	74bb      	strb	r3, [r7, #18]
    regs[3] = (unsigned char)(accel_bias_body[0] & 0xFF);
 800aeb6:	69fb      	ldr	r3, [r7, #28]
 800aeb8:	b2db      	uxtb	r3, r3
 800aeba:	74fb      	strb	r3, [r7, #19]
    regs[4] = (unsigned char)((accel_bias_body[1] >> 24) & 0xFF);
 800aebc:	6a3b      	ldr	r3, [r7, #32]
 800aebe:	161b      	asrs	r3, r3, #24
 800aec0:	b2db      	uxtb	r3, r3
 800aec2:	753b      	strb	r3, [r7, #20]
    regs[5] = (unsigned char)((accel_bias_body[1] >> 16) & 0xFF);
 800aec4:	6a3b      	ldr	r3, [r7, #32]
 800aec6:	141b      	asrs	r3, r3, #16
 800aec8:	b2db      	uxtb	r3, r3
 800aeca:	757b      	strb	r3, [r7, #21]
    regs[6] = (unsigned char)((accel_bias_body[1] >> 8) & 0xFF);
 800aecc:	6a3b      	ldr	r3, [r7, #32]
 800aece:	121b      	asrs	r3, r3, #8
 800aed0:	b2db      	uxtb	r3, r3
 800aed2:	75bb      	strb	r3, [r7, #22]
    regs[7] = (unsigned char)(accel_bias_body[1] & 0xFF);
 800aed4:	6a3b      	ldr	r3, [r7, #32]
 800aed6:	b2db      	uxtb	r3, r3
 800aed8:	75fb      	strb	r3, [r7, #23]
    regs[8] = (unsigned char)((accel_bias_body[2] >> 24) & 0xFF);
 800aeda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aedc:	161b      	asrs	r3, r3, #24
 800aede:	b2db      	uxtb	r3, r3
 800aee0:	763b      	strb	r3, [r7, #24]
    regs[9] = (unsigned char)((accel_bias_body[2] >> 16) & 0xFF);
 800aee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aee4:	141b      	asrs	r3, r3, #16
 800aee6:	b2db      	uxtb	r3, r3
 800aee8:	767b      	strb	r3, [r7, #25]
    regs[10] = (unsigned char)((accel_bias_body[2] >> 8) & 0xFF);
 800aeea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aeec:	121b      	asrs	r3, r3, #8
 800aeee:	b2db      	uxtb	r3, r3
 800aef0:	76bb      	strb	r3, [r7, #26]
    regs[11] = (unsigned char)(accel_bias_body[2] & 0xFF);
 800aef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800aef4:	b2db      	uxtb	r3, r3
 800aef6:	76fb      	strb	r3, [r7, #27]
    return mpu_write_mem(D_ACCEL_BIAS, 12, regs);
 800aef8:	f107 0310 	add.w	r3, r7, #16
 800aefc:	461a      	mov	r2, r3
 800aefe:	210c      	movs	r1, #12
 800af00:	f44f 7025 	mov.w	r0, #660	; 0x294
 800af04:	f7fe ff4a 	bl	8009d9c <mpu_write_mem>
 800af08:	4603      	mov	r3, r0
}
 800af0a:	4618      	mov	r0, r3
 800af0c:	3730      	adds	r7, #48	; 0x30
 800af0e:	46bd      	mov	sp, r7
 800af10:	bd80      	pop	{r7, pc}
 800af12:	bf00      	nop
 800af14:	20000ae0 	.word	0x20000ae0

0800af18 <dmp_set_fifo_rate>:
 *  Only used when DMP is on.
 *  @param[in]  rate    Desired fifo rate (Hz).
 *  @return     0 if successful.
 */
int dmp_set_fifo_rate(unsigned short rate)
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b088      	sub	sp, #32
 800af1c:	af00      	add	r7, sp, #0
 800af1e:	4603      	mov	r3, r0
 800af20:	80fb      	strh	r3, [r7, #6]
    const unsigned char regs_end[12] = {DINAFE, DINAF2, DINAAB,
 800af22:	4a1f      	ldr	r2, [pc, #124]	; (800afa0 <dmp_set_fifo_rate+0x88>)
 800af24:	f107 0310 	add.w	r3, r7, #16
 800af28:	ca07      	ldmia	r2, {r0, r1, r2}
 800af2a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
        0xc4, DINAAA, DINAF1, DINADF, DINADF, 0xBB, 0xAF, DINADF, DINADF};
    unsigned short div;
    unsigned char tmp[8];

    if (rate > DMP_SAMPLE_RATE)
 800af2e:	88fb      	ldrh	r3, [r7, #6]
 800af30:	2bc8      	cmp	r3, #200	; 0xc8
 800af32:	d902      	bls.n	800af3a <dmp_set_fifo_rate+0x22>
        return -1;
 800af34:	f04f 33ff 	mov.w	r3, #4294967295
 800af38:	e02e      	b.n	800af98 <dmp_set_fifo_rate+0x80>
    div = DMP_SAMPLE_RATE / rate - 1;
 800af3a:	88fb      	ldrh	r3, [r7, #6]
 800af3c:	22c8      	movs	r2, #200	; 0xc8
 800af3e:	fb92 f3f3 	sdiv	r3, r2, r3
 800af42:	b29b      	uxth	r3, r3
 800af44:	3b01      	subs	r3, #1
 800af46:	83fb      	strh	r3, [r7, #30]
    tmp[0] = (unsigned char)((div >> 8) & 0xFF);
 800af48:	8bfb      	ldrh	r3, [r7, #30]
 800af4a:	0a1b      	lsrs	r3, r3, #8
 800af4c:	b29b      	uxth	r3, r3
 800af4e:	b2db      	uxtb	r3, r3
 800af50:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(div & 0xFF);
 800af52:	8bfb      	ldrh	r3, [r7, #30]
 800af54:	b2db      	uxtb	r3, r3
 800af56:	727b      	strb	r3, [r7, #9]
    if (mpu_write_mem(D_0_22, 2, tmp))
 800af58:	f107 0308 	add.w	r3, r7, #8
 800af5c:	461a      	mov	r2, r3
 800af5e:	2102      	movs	r1, #2
 800af60:	f240 2016 	movw	r0, #534	; 0x216
 800af64:	f7fe ff1a 	bl	8009d9c <mpu_write_mem>
 800af68:	4603      	mov	r3, r0
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d002      	beq.n	800af74 <dmp_set_fifo_rate+0x5c>
        return -1;
 800af6e:	f04f 33ff 	mov.w	r3, #4294967295
 800af72:	e011      	b.n	800af98 <dmp_set_fifo_rate+0x80>
    if (mpu_write_mem(CFG_6, 12, (unsigned char*)regs_end))
 800af74:	f107 0310 	add.w	r3, r7, #16
 800af78:	461a      	mov	r2, r3
 800af7a:	210c      	movs	r1, #12
 800af7c:	f640 20c1 	movw	r0, #2753	; 0xac1
 800af80:	f7fe ff0c 	bl	8009d9c <mpu_write_mem>
 800af84:	4603      	mov	r3, r0
 800af86:	2b00      	cmp	r3, #0
 800af88:	d002      	beq.n	800af90 <dmp_set_fifo_rate+0x78>
        return -1;
 800af8a:	f04f 33ff 	mov.w	r3, #4294967295
 800af8e:	e003      	b.n	800af98 <dmp_set_fifo_rate+0x80>

    dmp.fifo_rate = rate;
 800af90:	4a04      	ldr	r2, [pc, #16]	; (800afa4 <dmp_set_fifo_rate+0x8c>)
 800af92:	88fb      	ldrh	r3, [r7, #6]
 800af94:	8193      	strh	r3, [r2, #12]
    return 0;
 800af96:	2300      	movs	r3, #0
}
 800af98:	4618      	mov	r0, r3
 800af9a:	3720      	adds	r7, #32
 800af9c:	46bd      	mov	sp, r7
 800af9e:	bd80      	pop	{r7, pc}
 800afa0:	0801b028 	.word	0x0801b028
 800afa4:	20000ae0 	.word	0x20000ae0

0800afa8 <dmp_set_tap_thresh>:
 *  @param[in]  axis    1, 2, and 4 for XYZ accel, respectively.
 *  @param[in]  thresh  Tap threshold, in mg/ms.
 *  @return     0 if successful.
 */
int dmp_set_tap_thresh(unsigned char axis, unsigned short thresh)
{
 800afa8:	b580      	push	{r7, lr}
 800afaa:	b086      	sub	sp, #24
 800afac:	af00      	add	r7, sp, #0
 800afae:	4603      	mov	r3, r0
 800afb0:	460a      	mov	r2, r1
 800afb2:	71fb      	strb	r3, [r7, #7]
 800afb4:	4613      	mov	r3, r2
 800afb6:	80bb      	strh	r3, [r7, #4]
    unsigned char tmp[4], accel_fsr;
    float scaled_thresh;
    unsigned short dmp_thresh, dmp_thresh_2;
    if (!(axis & TAP_XYZ) || thresh > 1600)
 800afb8:	79fb      	ldrb	r3, [r7, #7]
 800afba:	f003 0307 	and.w	r3, r3, #7
 800afbe:	2b00      	cmp	r3, #0
 800afc0:	d003      	beq.n	800afca <dmp_set_tap_thresh+0x22>
 800afc2:	88bb      	ldrh	r3, [r7, #4]
 800afc4:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 800afc8:	d902      	bls.n	800afd0 <dmp_set_tap_thresh+0x28>
        return -1;
 800afca:	f04f 33ff 	mov.w	r3, #4294967295
 800afce:	e107      	b.n	800b1e0 <dmp_set_tap_thresh+0x238>

    scaled_thresh = (float)thresh / DMP_SAMPLE_RATE;
 800afd0:	88bb      	ldrh	r3, [r7, #4]
 800afd2:	4618      	mov	r0, r3
 800afd4:	f7fb fcca 	bl	800696c <__aeabi_ui2f>
 800afd8:	4603      	mov	r3, r0
 800afda:	4983      	ldr	r1, [pc, #524]	; (800b1e8 <dmp_set_tap_thresh+0x240>)
 800afdc:	4618      	mov	r0, r3
 800afde:	f7fb fdd1 	bl	8006b84 <__aeabi_fdiv>
 800afe2:	4603      	mov	r3, r0
 800afe4:	613b      	str	r3, [r7, #16]

    mpu_get_accel_fsr(&accel_fsr);
 800afe6:	f107 030b 	add.w	r3, r7, #11
 800afea:	4618      	mov	r0, r3
 800afec:	f7fc fe42 	bl	8007c74 <mpu_get_accel_fsr>
    switch (accel_fsr) {
 800aff0:	7afb      	ldrb	r3, [r7, #11]
 800aff2:	3b02      	subs	r3, #2
 800aff4:	2b0e      	cmp	r3, #14
 800aff6:	d879      	bhi.n	800b0ec <dmp_set_tap_thresh+0x144>
 800aff8:	a201      	add	r2, pc, #4	; (adr r2, 800b000 <dmp_set_tap_thresh+0x58>)
 800affa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800affe:	bf00      	nop
 800b000:	0800b03d 	.word	0x0800b03d
 800b004:	0800b0ed 	.word	0x0800b0ed
 800b008:	0800b069 	.word	0x0800b069
 800b00c:	0800b0ed 	.word	0x0800b0ed
 800b010:	0800b0ed 	.word	0x0800b0ed
 800b014:	0800b0ed 	.word	0x0800b0ed
 800b018:	0800b095 	.word	0x0800b095
 800b01c:	0800b0ed 	.word	0x0800b0ed
 800b020:	0800b0ed 	.word	0x0800b0ed
 800b024:	0800b0ed 	.word	0x0800b0ed
 800b028:	0800b0ed 	.word	0x0800b0ed
 800b02c:	0800b0ed 	.word	0x0800b0ed
 800b030:	0800b0ed 	.word	0x0800b0ed
 800b034:	0800b0ed 	.word	0x0800b0ed
 800b038:	0800b0c1 	.word	0x0800b0c1
    case 2:
        dmp_thresh = (unsigned short)(scaled_thresh * 16384);
 800b03c:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 800b040:	6938      	ldr	r0, [r7, #16]
 800b042:	f7fb fceb 	bl	8006a1c <__aeabi_fmul>
 800b046:	4603      	mov	r3, r0
 800b048:	4618      	mov	r0, r3
 800b04a:	f7fb fee9 	bl	8006e20 <__aeabi_f2uiz>
 800b04e:	4603      	mov	r3, r0
 800b050:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 12288);
 800b052:	4966      	ldr	r1, [pc, #408]	; (800b1ec <dmp_set_tap_thresh+0x244>)
 800b054:	6938      	ldr	r0, [r7, #16]
 800b056:	f7fb fce1 	bl	8006a1c <__aeabi_fmul>
 800b05a:	4603      	mov	r3, r0
 800b05c:	4618      	mov	r0, r3
 800b05e:	f7fb fedf 	bl	8006e20 <__aeabi_f2uiz>
 800b062:	4603      	mov	r3, r0
 800b064:	82bb      	strh	r3, [r7, #20]
        break;
 800b066:	e044      	b.n	800b0f2 <dmp_set_tap_thresh+0x14a>
    case 4:
        dmp_thresh = (unsigned short)(scaled_thresh * 8192);
 800b068:	f04f 418c 	mov.w	r1, #1174405120	; 0x46000000
 800b06c:	6938      	ldr	r0, [r7, #16]
 800b06e:	f7fb fcd5 	bl	8006a1c <__aeabi_fmul>
 800b072:	4603      	mov	r3, r0
 800b074:	4618      	mov	r0, r3
 800b076:	f7fb fed3 	bl	8006e20 <__aeabi_f2uiz>
 800b07a:	4603      	mov	r3, r0
 800b07c:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 6144);
 800b07e:	495c      	ldr	r1, [pc, #368]	; (800b1f0 <dmp_set_tap_thresh+0x248>)
 800b080:	6938      	ldr	r0, [r7, #16]
 800b082:	f7fb fccb 	bl	8006a1c <__aeabi_fmul>
 800b086:	4603      	mov	r3, r0
 800b088:	4618      	mov	r0, r3
 800b08a:	f7fb fec9 	bl	8006e20 <__aeabi_f2uiz>
 800b08e:	4603      	mov	r3, r0
 800b090:	82bb      	strh	r3, [r7, #20]
        break;
 800b092:	e02e      	b.n	800b0f2 <dmp_set_tap_thresh+0x14a>
    case 8:
        dmp_thresh = (unsigned short)(scaled_thresh * 4096);
 800b094:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 800b098:	6938      	ldr	r0, [r7, #16]
 800b09a:	f7fb fcbf 	bl	8006a1c <__aeabi_fmul>
 800b09e:	4603      	mov	r3, r0
 800b0a0:	4618      	mov	r0, r3
 800b0a2:	f7fb febd 	bl	8006e20 <__aeabi_f2uiz>
 800b0a6:	4603      	mov	r3, r0
 800b0a8:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 3072);
 800b0aa:	4952      	ldr	r1, [pc, #328]	; (800b1f4 <dmp_set_tap_thresh+0x24c>)
 800b0ac:	6938      	ldr	r0, [r7, #16]
 800b0ae:	f7fb fcb5 	bl	8006a1c <__aeabi_fmul>
 800b0b2:	4603      	mov	r3, r0
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	f7fb feb3 	bl	8006e20 <__aeabi_f2uiz>
 800b0ba:	4603      	mov	r3, r0
 800b0bc:	82bb      	strh	r3, [r7, #20]
        break;
 800b0be:	e018      	b.n	800b0f2 <dmp_set_tap_thresh+0x14a>
    case 16:
        dmp_thresh = (unsigned short)(scaled_thresh * 2048);
 800b0c0:	f04f 418a 	mov.w	r1, #1157627904	; 0x45000000
 800b0c4:	6938      	ldr	r0, [r7, #16]
 800b0c6:	f7fb fca9 	bl	8006a1c <__aeabi_fmul>
 800b0ca:	4603      	mov	r3, r0
 800b0cc:	4618      	mov	r0, r3
 800b0ce:	f7fb fea7 	bl	8006e20 <__aeabi_f2uiz>
 800b0d2:	4603      	mov	r3, r0
 800b0d4:	82fb      	strh	r3, [r7, #22]
        /* dmp_thresh * 0.75 */
        dmp_thresh_2 = (unsigned short)(scaled_thresh * 1536);
 800b0d6:	4948      	ldr	r1, [pc, #288]	; (800b1f8 <dmp_set_tap_thresh+0x250>)
 800b0d8:	6938      	ldr	r0, [r7, #16]
 800b0da:	f7fb fc9f 	bl	8006a1c <__aeabi_fmul>
 800b0de:	4603      	mov	r3, r0
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	f7fb fe9d 	bl	8006e20 <__aeabi_f2uiz>
 800b0e6:	4603      	mov	r3, r0
 800b0e8:	82bb      	strh	r3, [r7, #20]
        break;
 800b0ea:	e002      	b.n	800b0f2 <dmp_set_tap_thresh+0x14a>
    default:
        return -1;
 800b0ec:	f04f 33ff 	mov.w	r3, #4294967295
 800b0f0:	e076      	b.n	800b1e0 <dmp_set_tap_thresh+0x238>
    }
    tmp[0] = (unsigned char)(dmp_thresh >> 8);
 800b0f2:	8afb      	ldrh	r3, [r7, #22]
 800b0f4:	0a1b      	lsrs	r3, r3, #8
 800b0f6:	b29b      	uxth	r3, r3
 800b0f8:	b2db      	uxtb	r3, r3
 800b0fa:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_thresh & 0xFF);
 800b0fc:	8afb      	ldrh	r3, [r7, #22]
 800b0fe:	b2db      	uxtb	r3, r3
 800b100:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)(dmp_thresh_2 >> 8);
 800b102:	8abb      	ldrh	r3, [r7, #20]
 800b104:	0a1b      	lsrs	r3, r3, #8
 800b106:	b29b      	uxth	r3, r3
 800b108:	b2db      	uxtb	r3, r3
 800b10a:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(dmp_thresh_2 & 0xFF);
 800b10c:	8abb      	ldrh	r3, [r7, #20]
 800b10e:	b2db      	uxtb	r3, r3
 800b110:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X) {
 800b112:	79fb      	ldrb	r3, [r7, #7]
 800b114:	f003 0301 	and.w	r3, r3, #1
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d01c      	beq.n	800b156 <dmp_set_tap_thresh+0x1ae>
        if (mpu_write_mem(DMP_TAP_THX, 2, tmp))
 800b11c:	f107 030c 	add.w	r3, r7, #12
 800b120:	461a      	mov	r2, r3
 800b122:	2102      	movs	r1, #2
 800b124:	f44f 70ea 	mov.w	r0, #468	; 0x1d4
 800b128:	f7fe fe38 	bl	8009d9c <mpu_write_mem>
 800b12c:	4603      	mov	r3, r0
 800b12e:	2b00      	cmp	r3, #0
 800b130:	d002      	beq.n	800b138 <dmp_set_tap_thresh+0x190>
            return -1;
 800b132:	f04f 33ff 	mov.w	r3, #4294967295
 800b136:	e053      	b.n	800b1e0 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_36, 2, tmp+2))
 800b138:	f107 030c 	add.w	r3, r7, #12
 800b13c:	3302      	adds	r3, #2
 800b13e:	461a      	mov	r2, r3
 800b140:	2102      	movs	r1, #2
 800b142:	f44f 7092 	mov.w	r0, #292	; 0x124
 800b146:	f7fe fe29 	bl	8009d9c <mpu_write_mem>
 800b14a:	4603      	mov	r3, r0
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d002      	beq.n	800b156 <dmp_set_tap_thresh+0x1ae>
            return -1;
 800b150:	f04f 33ff 	mov.w	r3, #4294967295
 800b154:	e044      	b.n	800b1e0 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Y) {
 800b156:	79fb      	ldrb	r3, [r7, #7]
 800b158:	f003 0302 	and.w	r3, r3, #2
 800b15c:	2b00      	cmp	r3, #0
 800b15e:	d01c      	beq.n	800b19a <dmp_set_tap_thresh+0x1f2>
        if (mpu_write_mem(DMP_TAP_THY, 2, tmp))
 800b160:	f107 030c 	add.w	r3, r7, #12
 800b164:	461a      	mov	r2, r3
 800b166:	2102      	movs	r1, #2
 800b168:	f44f 70ec 	mov.w	r0, #472	; 0x1d8
 800b16c:	f7fe fe16 	bl	8009d9c <mpu_write_mem>
 800b170:	4603      	mov	r3, r0
 800b172:	2b00      	cmp	r3, #0
 800b174:	d002      	beq.n	800b17c <dmp_set_tap_thresh+0x1d4>
            return -1;
 800b176:	f04f 33ff 	mov.w	r3, #4294967295
 800b17a:	e031      	b.n	800b1e0 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_40, 2, tmp+2))
 800b17c:	f107 030c 	add.w	r3, r7, #12
 800b180:	3302      	adds	r3, #2
 800b182:	461a      	mov	r2, r3
 800b184:	2102      	movs	r1, #2
 800b186:	f44f 7094 	mov.w	r0, #296	; 0x128
 800b18a:	f7fe fe07 	bl	8009d9c <mpu_write_mem>
 800b18e:	4603      	mov	r3, r0
 800b190:	2b00      	cmp	r3, #0
 800b192:	d002      	beq.n	800b19a <dmp_set_tap_thresh+0x1f2>
            return -1;
 800b194:	f04f 33ff 	mov.w	r3, #4294967295
 800b198:	e022      	b.n	800b1e0 <dmp_set_tap_thresh+0x238>
    }
    if (axis & TAP_Z) {
 800b19a:	79fb      	ldrb	r3, [r7, #7]
 800b19c:	f003 0304 	and.w	r3, r3, #4
 800b1a0:	2b00      	cmp	r3, #0
 800b1a2:	d01c      	beq.n	800b1de <dmp_set_tap_thresh+0x236>
        if (mpu_write_mem(DMP_TAP_THZ, 2, tmp))
 800b1a4:	f107 030c 	add.w	r3, r7, #12
 800b1a8:	461a      	mov	r2, r3
 800b1aa:	2102      	movs	r1, #2
 800b1ac:	f44f 70ee 	mov.w	r0, #476	; 0x1dc
 800b1b0:	f7fe fdf4 	bl	8009d9c <mpu_write_mem>
 800b1b4:	4603      	mov	r3, r0
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d002      	beq.n	800b1c0 <dmp_set_tap_thresh+0x218>
            return -1;
 800b1ba:	f04f 33ff 	mov.w	r3, #4294967295
 800b1be:	e00f      	b.n	800b1e0 <dmp_set_tap_thresh+0x238>
        if (mpu_write_mem(D_1_44, 2, tmp+2))
 800b1c0:	f107 030c 	add.w	r3, r7, #12
 800b1c4:	3302      	adds	r3, #2
 800b1c6:	461a      	mov	r2, r3
 800b1c8:	2102      	movs	r1, #2
 800b1ca:	f44f 7096 	mov.w	r0, #300	; 0x12c
 800b1ce:	f7fe fde5 	bl	8009d9c <mpu_write_mem>
 800b1d2:	4603      	mov	r3, r0
 800b1d4:	2b00      	cmp	r3, #0
 800b1d6:	d002      	beq.n	800b1de <dmp_set_tap_thresh+0x236>
            return -1;
 800b1d8:	f04f 33ff 	mov.w	r3, #4294967295
 800b1dc:	e000      	b.n	800b1e0 <dmp_set_tap_thresh+0x238>
    }
    return 0;
 800b1de:	2300      	movs	r3, #0
}
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	3718      	adds	r7, #24
 800b1e4:	46bd      	mov	sp, r7
 800b1e6:	bd80      	pop	{r7, pc}
 800b1e8:	43480000 	.word	0x43480000
 800b1ec:	46400000 	.word	0x46400000
 800b1f0:	45c00000 	.word	0x45c00000
 800b1f4:	45400000 	.word	0x45400000
 800b1f8:	44c00000 	.word	0x44c00000

0800b1fc <dmp_set_tap_axes>:
 *  @brief      Set which axes will register a tap.
 *  @param[in]  axis    1, 2, and 4 for XYZ, respectively.
 *  @return     0 if successful.
 */
int dmp_set_tap_axes(unsigned char axis)
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b084      	sub	sp, #16
 800b200:	af00      	add	r7, sp, #0
 800b202:	4603      	mov	r3, r0
 800b204:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp = 0;
 800b206:	2300      	movs	r3, #0
 800b208:	73fb      	strb	r3, [r7, #15]

    if (axis & TAP_X)
 800b20a:	79fb      	ldrb	r3, [r7, #7]
 800b20c:	f003 0301 	and.w	r3, r3, #1
 800b210:	2b00      	cmp	r3, #0
 800b212:	d004      	beq.n	800b21e <dmp_set_tap_axes+0x22>
        tmp |= 0x30;
 800b214:	7bfb      	ldrb	r3, [r7, #15]
 800b216:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800b21a:	b2db      	uxtb	r3, r3
 800b21c:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Y)
 800b21e:	79fb      	ldrb	r3, [r7, #7]
 800b220:	f003 0302 	and.w	r3, r3, #2
 800b224:	2b00      	cmp	r3, #0
 800b226:	d004      	beq.n	800b232 <dmp_set_tap_axes+0x36>
        tmp |= 0x0C;
 800b228:	7bfb      	ldrb	r3, [r7, #15]
 800b22a:	f043 030c 	orr.w	r3, r3, #12
 800b22e:	b2db      	uxtb	r3, r3
 800b230:	73fb      	strb	r3, [r7, #15]
    if (axis & TAP_Z)
 800b232:	79fb      	ldrb	r3, [r7, #7]
 800b234:	f003 0304 	and.w	r3, r3, #4
 800b238:	2b00      	cmp	r3, #0
 800b23a:	d004      	beq.n	800b246 <dmp_set_tap_axes+0x4a>
        tmp |= 0x03;
 800b23c:	7bfb      	ldrb	r3, [r7, #15]
 800b23e:	f043 0303 	orr.w	r3, r3, #3
 800b242:	b2db      	uxtb	r3, r3
 800b244:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_72, 1, &tmp);
 800b246:	f107 030f 	add.w	r3, r7, #15
 800b24a:	461a      	mov	r2, r3
 800b24c:	2101      	movs	r1, #1
 800b24e:	f44f 70a4 	mov.w	r0, #328	; 0x148
 800b252:	f7fe fda3 	bl	8009d9c <mpu_write_mem>
 800b256:	4603      	mov	r3, r0
}
 800b258:	4618      	mov	r0, r3
 800b25a:	3710      	adds	r7, #16
 800b25c:	46bd      	mov	sp, r7
 800b25e:	bd80      	pop	{r7, pc}

0800b260 <dmp_set_tap_count>:
 *  @brief      Set minimum number of taps needed for an interrupt.
 *  @param[in]  min_taps    Minimum consecutive taps (1-4).
 *  @return     0 if successful.
 */
int dmp_set_tap_count(unsigned char min_taps)
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b084      	sub	sp, #16
 800b264:	af00      	add	r7, sp, #0
 800b266:	4603      	mov	r3, r0
 800b268:	71fb      	strb	r3, [r7, #7]
    unsigned char tmp;

    if (min_taps < 1)
 800b26a:	79fb      	ldrb	r3, [r7, #7]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d102      	bne.n	800b276 <dmp_set_tap_count+0x16>
        min_taps = 1;
 800b270:	2301      	movs	r3, #1
 800b272:	71fb      	strb	r3, [r7, #7]
 800b274:	e004      	b.n	800b280 <dmp_set_tap_count+0x20>
    else if (min_taps > 4)
 800b276:	79fb      	ldrb	r3, [r7, #7]
 800b278:	2b04      	cmp	r3, #4
 800b27a:	d901      	bls.n	800b280 <dmp_set_tap_count+0x20>
        min_taps = 4;
 800b27c:	2304      	movs	r3, #4
 800b27e:	71fb      	strb	r3, [r7, #7]

    tmp = min_taps - 1;
 800b280:	79fb      	ldrb	r3, [r7, #7]
 800b282:	3b01      	subs	r3, #1
 800b284:	b2db      	uxtb	r3, r3
 800b286:	73fb      	strb	r3, [r7, #15]
    return mpu_write_mem(D_1_79, 1, &tmp);
 800b288:	f107 030f 	add.w	r3, r7, #15
 800b28c:	461a      	mov	r2, r3
 800b28e:	2101      	movs	r1, #1
 800b290:	f240 104f 	movw	r0, #335	; 0x14f
 800b294:	f7fe fd82 	bl	8009d9c <mpu_write_mem>
 800b298:	4603      	mov	r3, r0
}
 800b29a:	4618      	mov	r0, r3
 800b29c:	3710      	adds	r7, #16
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	bd80      	pop	{r7, pc}
	...

0800b2a4 <dmp_set_tap_time>:
 *  @brief      Set length between valid taps.
 *  @param[in]  time    Milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time(unsigned short time)
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b084      	sub	sp, #16
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	4603      	mov	r3, r0
 800b2ac:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800b2ae:	88fb      	ldrh	r3, [r7, #6]
 800b2b0:	4a0c      	ldr	r2, [pc, #48]	; (800b2e4 <dmp_set_tap_time+0x40>)
 800b2b2:	fba2 2303 	umull	r2, r3, r2, r3
 800b2b6:	089b      	lsrs	r3, r3, #2
 800b2b8:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800b2ba:	89fb      	ldrh	r3, [r7, #14]
 800b2bc:	0a1b      	lsrs	r3, r3, #8
 800b2be:	b29b      	uxth	r3, r3
 800b2c0:	b2db      	uxtb	r3, r3
 800b2c2:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 800b2c4:	89fb      	ldrh	r3, [r7, #14]
 800b2c6:	b2db      	uxtb	r3, r3
 800b2c8:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(DMP_TAPW_MIN, 2, tmp);
 800b2ca:	f107 030c 	add.w	r3, r7, #12
 800b2ce:	461a      	mov	r2, r3
 800b2d0:	2102      	movs	r1, #2
 800b2d2:	f44f 70ef 	mov.w	r0, #478	; 0x1de
 800b2d6:	f7fe fd61 	bl	8009d9c <mpu_write_mem>
 800b2da:	4603      	mov	r3, r0
}
 800b2dc:	4618      	mov	r0, r3
 800b2de:	3710      	adds	r7, #16
 800b2e0:	46bd      	mov	sp, r7
 800b2e2:	bd80      	pop	{r7, pc}
 800b2e4:	cccccccd 	.word	0xcccccccd

0800b2e8 <dmp_set_tap_time_multi>:
 *  @brief      Set max time between taps to register as a multi-tap.
 *  @param[in]  time    Max milliseconds between taps.
 *  @return     0 if successful.
 */
int dmp_set_tap_time_multi(unsigned short time)
{
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b084      	sub	sp, #16
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	4603      	mov	r3, r0
 800b2f0:	80fb      	strh	r3, [r7, #6]
    unsigned short dmp_time;
    unsigned char tmp[2];

    dmp_time = time / (1000 / DMP_SAMPLE_RATE);
 800b2f2:	88fb      	ldrh	r3, [r7, #6]
 800b2f4:	4a0c      	ldr	r2, [pc, #48]	; (800b328 <dmp_set_tap_time_multi+0x40>)
 800b2f6:	fba2 2303 	umull	r2, r3, r2, r3
 800b2fa:	089b      	lsrs	r3, r3, #2
 800b2fc:	81fb      	strh	r3, [r7, #14]
    tmp[0] = (unsigned char)(dmp_time >> 8);
 800b2fe:	89fb      	ldrh	r3, [r7, #14]
 800b300:	0a1b      	lsrs	r3, r3, #8
 800b302:	b29b      	uxth	r3, r3
 800b304:	b2db      	uxtb	r3, r3
 800b306:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)(dmp_time & 0xFF);
 800b308:	89fb      	ldrh	r3, [r7, #14]
 800b30a:	b2db      	uxtb	r3, r3
 800b30c:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_218, 2, tmp);
 800b30e:	f107 030c 	add.w	r3, r7, #12
 800b312:	461a      	mov	r2, r3
 800b314:	2102      	movs	r1, #2
 800b316:	f44f 70ed 	mov.w	r0, #474	; 0x1da
 800b31a:	f7fe fd3f 	bl	8009d9c <mpu_write_mem>
 800b31e:	4603      	mov	r3, r0
}
 800b320:	4618      	mov	r0, r3
 800b322:	3710      	adds	r7, #16
 800b324:	46bd      	mov	sp, r7
 800b326:	bd80      	pop	{r7, pc}
 800b328:	cccccccd 	.word	0xcccccccd

0800b32c <dmp_set_shake_reject_thresh>:
 *  @param[in]  sf      Gyro scale factor.
 *  @param[in]  thresh  Gyro threshold in dps.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_thresh(long sf, unsigned short thresh)
{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b084      	sub	sp, #16
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
 800b334:	460b      	mov	r3, r1
 800b336:	807b      	strh	r3, [r7, #2]
    unsigned char tmp[4];
    long thresh_scaled = sf / 1000 * thresh;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	4a13      	ldr	r2, [pc, #76]	; (800b388 <dmp_set_shake_reject_thresh+0x5c>)
 800b33c:	fb82 1203 	smull	r1, r2, r2, r3
 800b340:	1192      	asrs	r2, r2, #6
 800b342:	17db      	asrs	r3, r3, #31
 800b344:	1ad3      	subs	r3, r2, r3
 800b346:	887a      	ldrh	r2, [r7, #2]
 800b348:	fb02 f303 	mul.w	r3, r2, r3
 800b34c:	60fb      	str	r3, [r7, #12]
    tmp[0] = (unsigned char)(((long)thresh_scaled >> 24) & 0xFF);
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	161b      	asrs	r3, r3, #24
 800b352:	b2db      	uxtb	r3, r3
 800b354:	723b      	strb	r3, [r7, #8]
    tmp[1] = (unsigned char)(((long)thresh_scaled >> 16) & 0xFF);
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	141b      	asrs	r3, r3, #16
 800b35a:	b2db      	uxtb	r3, r3
 800b35c:	727b      	strb	r3, [r7, #9]
    tmp[2] = (unsigned char)(((long)thresh_scaled >> 8) & 0xFF);
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	121b      	asrs	r3, r3, #8
 800b362:	b2db      	uxtb	r3, r3
 800b364:	72bb      	strb	r3, [r7, #10]
    tmp[3] = (unsigned char)((long)thresh_scaled & 0xFF);
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	b2db      	uxtb	r3, r3
 800b36a:	72fb      	strb	r3, [r7, #11]
    return mpu_write_mem(D_1_92, 4, tmp);
 800b36c:	f107 0308 	add.w	r3, r7, #8
 800b370:	461a      	mov	r2, r3
 800b372:	2104      	movs	r1, #4
 800b374:	f44f 70ae 	mov.w	r0, #348	; 0x15c
 800b378:	f7fe fd10 	bl	8009d9c <mpu_write_mem>
 800b37c:	4603      	mov	r3, r0
}
 800b37e:	4618      	mov	r0, r3
 800b380:	3710      	adds	r7, #16
 800b382:	46bd      	mov	sp, r7
 800b384:	bd80      	pop	{r7, pc}
 800b386:	bf00      	nop
 800b388:	10624dd3 	.word	0x10624dd3

0800b38c <dmp_set_shake_reject_time>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_time(unsigned short time)
{
 800b38c:	b580      	push	{r7, lr}
 800b38e:	b084      	sub	sp, #16
 800b390:	af00      	add	r7, sp, #0
 800b392:	4603      	mov	r3, r0
 800b394:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800b396:	88fb      	ldrh	r3, [r7, #6]
 800b398:	4a0c      	ldr	r2, [pc, #48]	; (800b3cc <dmp_set_shake_reject_time+0x40>)
 800b39a:	fba2 2303 	umull	r2, r3, r2, r3
 800b39e:	089b      	lsrs	r3, r3, #2
 800b3a0:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 800b3a2:	88fb      	ldrh	r3, [r7, #6]
 800b3a4:	0a1b      	lsrs	r3, r3, #8
 800b3a6:	b29b      	uxth	r3, r3
 800b3a8:	b2db      	uxtb	r3, r3
 800b3aa:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 800b3ac:	88fb      	ldrh	r3, [r7, #6]
 800b3ae:	b2db      	uxtb	r3, r3
 800b3b0:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_90,2,tmp);
 800b3b2:	f107 030c 	add.w	r3, r7, #12
 800b3b6:	461a      	mov	r2, r3
 800b3b8:	2102      	movs	r1, #2
 800b3ba:	f44f 70ad 	mov.w	r0, #346	; 0x15a
 800b3be:	f7fe fced 	bl	8009d9c <mpu_write_mem>
 800b3c2:	4603      	mov	r3, r0
}
 800b3c4:	4618      	mov	r0, r3
 800b3c6:	3710      	adds	r7, #16
 800b3c8:	46bd      	mov	sp, r7
 800b3ca:	bd80      	pop	{r7, pc}
 800b3cc:	cccccccd 	.word	0xcccccccd

0800b3d0 <dmp_set_shake_reject_timeout>:
 *  60 ms is added to this parameter.
 *  @param[in]  time    Time in milliseconds.
 *  @return     0 if successful.
 */
int dmp_set_shake_reject_timeout(unsigned short time)
{
 800b3d0:	b580      	push	{r7, lr}
 800b3d2:	b084      	sub	sp, #16
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	4603      	mov	r3, r0
 800b3d8:	80fb      	strh	r3, [r7, #6]
    unsigned char tmp[2];

    time /= (1000 / DMP_SAMPLE_RATE);
 800b3da:	88fb      	ldrh	r3, [r7, #6]
 800b3dc:	4a0c      	ldr	r2, [pc, #48]	; (800b410 <dmp_set_shake_reject_timeout+0x40>)
 800b3de:	fba2 2303 	umull	r2, r3, r2, r3
 800b3e2:	089b      	lsrs	r3, r3, #2
 800b3e4:	80fb      	strh	r3, [r7, #6]
    tmp[0] = time >> 8;
 800b3e6:	88fb      	ldrh	r3, [r7, #6]
 800b3e8:	0a1b      	lsrs	r3, r3, #8
 800b3ea:	b29b      	uxth	r3, r3
 800b3ec:	b2db      	uxtb	r3, r3
 800b3ee:	733b      	strb	r3, [r7, #12]
    tmp[1] = time & 0xFF;
 800b3f0:	88fb      	ldrh	r3, [r7, #6]
 800b3f2:	b2db      	uxtb	r3, r3
 800b3f4:	737b      	strb	r3, [r7, #13]
    return mpu_write_mem(D_1_88,2,tmp);
 800b3f6:	f107 030c 	add.w	r3, r7, #12
 800b3fa:	461a      	mov	r2, r3
 800b3fc:	2102      	movs	r1, #2
 800b3fe:	f44f 70ac 	mov.w	r0, #344	; 0x158
 800b402:	f7fe fccb 	bl	8009d9c <mpu_write_mem>
 800b406:	4603      	mov	r3, r0
}
 800b408:	4618      	mov	r0, r3
 800b40a:	3710      	adds	r7, #16
 800b40c:	46bd      	mov	sp, r7
 800b40e:	bd80      	pop	{r7, pc}
 800b410:	cccccccd 	.word	0xcccccccd

0800b414 <dmp_enable_feature>:
 *  mutually exclusive.
 *  @param[in]  mask    Mask of features to enable.
 *  @return     0 if successful.
 */
int dmp_enable_feature(unsigned short mask)
{
 800b414:	b580      	push	{r7, lr}
 800b416:	b086      	sub	sp, #24
 800b418:	af00      	add	r7, sp, #0
 800b41a:	4603      	mov	r3, r0
 800b41c:	80fb      	strh	r3, [r7, #6]

    /* TODO: All of these settings can probably be integrated into the default
     * DMP image.
     */
    /* Set integration scale factor. */
    tmp[0] = (unsigned char)((GYRO_SF >> 24) & 0xFF);
 800b41e:	2302      	movs	r3, #2
 800b420:	733b      	strb	r3, [r7, #12]
    tmp[1] = (unsigned char)((GYRO_SF >> 16) & 0xFF);
 800b422:	23ca      	movs	r3, #202	; 0xca
 800b424:	737b      	strb	r3, [r7, #13]
    tmp[2] = (unsigned char)((GYRO_SF >> 8) & 0xFF);
 800b426:	23e3      	movs	r3, #227	; 0xe3
 800b428:	73bb      	strb	r3, [r7, #14]
    tmp[3] = (unsigned char)(GYRO_SF & 0xFF);
 800b42a:	2309      	movs	r3, #9
 800b42c:	73fb      	strb	r3, [r7, #15]
    mpu_write_mem(D_0_104, 4, tmp);
 800b42e:	f107 030c 	add.w	r3, r7, #12
 800b432:	461a      	mov	r2, r3
 800b434:	2104      	movs	r1, #4
 800b436:	2068      	movs	r0, #104	; 0x68
 800b438:	f7fe fcb0 	bl	8009d9c <mpu_write_mem>

    /* Send sensor data to the FIFO. */
    tmp[0] = 0xA3;
 800b43c:	23a3      	movs	r3, #163	; 0xa3
 800b43e:	733b      	strb	r3, [r7, #12]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 800b440:	88fb      	ldrh	r3, [r7, #6]
 800b442:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b446:	2b00      	cmp	r3, #0
 800b448:	d006      	beq.n	800b458 <dmp_enable_feature+0x44>
        tmp[1] = 0xC0;
 800b44a:	23c0      	movs	r3, #192	; 0xc0
 800b44c:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xC8;
 800b44e:	23c8      	movs	r3, #200	; 0xc8
 800b450:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xC2;
 800b452:	23c2      	movs	r3, #194	; 0xc2
 800b454:	73fb      	strb	r3, [r7, #15]
 800b456:	e005      	b.n	800b464 <dmp_enable_feature+0x50>
    } else {
        tmp[1] = 0xA3;
 800b458:	23a3      	movs	r3, #163	; 0xa3
 800b45a:	737b      	strb	r3, [r7, #13]
        tmp[2] = 0xA3;
 800b45c:	23a3      	movs	r3, #163	; 0xa3
 800b45e:	73bb      	strb	r3, [r7, #14]
        tmp[3] = 0xA3;
 800b460:	23a3      	movs	r3, #163	; 0xa3
 800b462:	73fb      	strb	r3, [r7, #15]
    }
    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800b464:	88fb      	ldrh	r3, [r7, #6]
 800b466:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800b46a:	2b00      	cmp	r3, #0
 800b46c:	d006      	beq.n	800b47c <dmp_enable_feature+0x68>
        tmp[4] = 0xC4;
 800b46e:	23c4      	movs	r3, #196	; 0xc4
 800b470:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xCC;
 800b472:	23cc      	movs	r3, #204	; 0xcc
 800b474:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xC6;
 800b476:	23c6      	movs	r3, #198	; 0xc6
 800b478:	74bb      	strb	r3, [r7, #18]
 800b47a:	e005      	b.n	800b488 <dmp_enable_feature+0x74>
    } else {
        tmp[4] = 0xA3;
 800b47c:	23a3      	movs	r3, #163	; 0xa3
 800b47e:	743b      	strb	r3, [r7, #16]
        tmp[5] = 0xA3;
 800b480:	23a3      	movs	r3, #163	; 0xa3
 800b482:	747b      	strb	r3, [r7, #17]
        tmp[6] = 0xA3;
 800b484:	23a3      	movs	r3, #163	; 0xa3
 800b486:	74bb      	strb	r3, [r7, #18]
    }
    tmp[7] = 0xA3;
 800b488:	23a3      	movs	r3, #163	; 0xa3
 800b48a:	74fb      	strb	r3, [r7, #19]
    tmp[8] = 0xA3;
 800b48c:	23a3      	movs	r3, #163	; 0xa3
 800b48e:	753b      	strb	r3, [r7, #20]
    tmp[9] = 0xA3;
 800b490:	23a3      	movs	r3, #163	; 0xa3
 800b492:	757b      	strb	r3, [r7, #21]
    mpu_write_mem(CFG_15,10,tmp);
 800b494:	f107 030c 	add.w	r3, r7, #12
 800b498:	461a      	mov	r2, r3
 800b49a:	210a      	movs	r1, #10
 800b49c:	f640 20a7 	movw	r0, #2727	; 0xaa7
 800b4a0:	f7fe fc7c 	bl	8009d9c <mpu_write_mem>

    /* Send gesture data to the FIFO. */
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800b4a4:	88fb      	ldrh	r3, [r7, #6]
 800b4a6:	f003 0303 	and.w	r3, r3, #3
 800b4aa:	2b00      	cmp	r3, #0
 800b4ac:	d002      	beq.n	800b4b4 <dmp_enable_feature+0xa0>
        tmp[0] = DINA20;
 800b4ae:	2320      	movs	r3, #32
 800b4b0:	733b      	strb	r3, [r7, #12]
 800b4b2:	e001      	b.n	800b4b8 <dmp_enable_feature+0xa4>
    else
        tmp[0] = 0xD8;
 800b4b4:	23d8      	movs	r3, #216	; 0xd8
 800b4b6:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_27,1,tmp);
 800b4b8:	f107 030c 	add.w	r3, r7, #12
 800b4bc:	461a      	mov	r2, r3
 800b4be:	2101      	movs	r1, #1
 800b4c0:	f640 20b6 	movw	r0, #2742	; 0xab6
 800b4c4:	f7fe fc6a 	bl	8009d9c <mpu_write_mem>

    if (mask & DMP_FEATURE_GYRO_CAL)
 800b4c8:	88fb      	ldrh	r3, [r7, #6]
 800b4ca:	f003 0320 	and.w	r3, r3, #32
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d003      	beq.n	800b4da <dmp_enable_feature+0xc6>
        dmp_enable_gyro_cal(1);
 800b4d2:	2001      	movs	r0, #1
 800b4d4:	f000 f8c6 	bl	800b664 <dmp_enable_gyro_cal>
 800b4d8:	e002      	b.n	800b4e0 <dmp_enable_feature+0xcc>
    else
        dmp_enable_gyro_cal(0);
 800b4da:	2000      	movs	r0, #0
 800b4dc:	f000 f8c2 	bl	800b664 <dmp_enable_gyro_cal>

    if (mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800b4e0:	88fb      	ldrh	r3, [r7, #6]
 800b4e2:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d01d      	beq.n	800b526 <dmp_enable_feature+0x112>
        if (mask & DMP_FEATURE_SEND_CAL_GYRO) {
 800b4ea:	88fb      	ldrh	r3, [r7, #6]
 800b4ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d008      	beq.n	800b506 <dmp_enable_feature+0xf2>
            tmp[0] = 0xB2;
 800b4f4:	23b2      	movs	r3, #178	; 0xb2
 800b4f6:	733b      	strb	r3, [r7, #12]
            tmp[1] = 0x8B;
 800b4f8:	238b      	movs	r3, #139	; 0x8b
 800b4fa:	737b      	strb	r3, [r7, #13]
            tmp[2] = 0xB6;
 800b4fc:	23b6      	movs	r3, #182	; 0xb6
 800b4fe:	73bb      	strb	r3, [r7, #14]
            tmp[3] = 0x9B;
 800b500:	239b      	movs	r3, #155	; 0x9b
 800b502:	73fb      	strb	r3, [r7, #15]
 800b504:	e007      	b.n	800b516 <dmp_enable_feature+0x102>
        } else {
            tmp[0] = DINAC0;
 800b506:	23b0      	movs	r3, #176	; 0xb0
 800b508:	733b      	strb	r3, [r7, #12]
            tmp[1] = DINA80;
 800b50a:	2380      	movs	r3, #128	; 0x80
 800b50c:	737b      	strb	r3, [r7, #13]
            tmp[2] = DINAC2;
 800b50e:	23b4      	movs	r3, #180	; 0xb4
 800b510:	73bb      	strb	r3, [r7, #14]
            tmp[3] = DINA90;
 800b512:	2390      	movs	r3, #144	; 0x90
 800b514:	73fb      	strb	r3, [r7, #15]
        }
        mpu_write_mem(CFG_GYRO_RAW_DATA, 4, tmp);
 800b516:	f107 030c 	add.w	r3, r7, #12
 800b51a:	461a      	mov	r2, r3
 800b51c:	2104      	movs	r1, #4
 800b51e:	f640 20a2 	movw	r0, #2722	; 0xaa2
 800b522:	f7fe fc3b 	bl	8009d9c <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_TAP) {
 800b526:	88fb      	ldrh	r3, [r7, #6]
 800b528:	f003 0301 	and.w	r3, r3, #1
 800b52c:	2b00      	cmp	r3, #0
 800b52e:	d025      	beq.n	800b57c <dmp_enable_feature+0x168>
        /* Enable tap. */
        tmp[0] = 0xF8;
 800b530:	23f8      	movs	r3, #248	; 0xf8
 800b532:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 800b534:	f107 030c 	add.w	r3, r7, #12
 800b538:	461a      	mov	r2, r3
 800b53a:	2101      	movs	r1, #1
 800b53c:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
 800b540:	f7fe fc2c 	bl	8009d9c <mpu_write_mem>
        dmp_set_tap_thresh(TAP_XYZ, 250);
 800b544:	21fa      	movs	r1, #250	; 0xfa
 800b546:	2007      	movs	r0, #7
 800b548:	f7ff fd2e 	bl	800afa8 <dmp_set_tap_thresh>
        dmp_set_tap_axes(TAP_XYZ);
 800b54c:	2007      	movs	r0, #7
 800b54e:	f7ff fe55 	bl	800b1fc <dmp_set_tap_axes>
        dmp_set_tap_count(1);
 800b552:	2001      	movs	r0, #1
 800b554:	f7ff fe84 	bl	800b260 <dmp_set_tap_count>
        dmp_set_tap_time(100);
 800b558:	2064      	movs	r0, #100	; 0x64
 800b55a:	f7ff fea3 	bl	800b2a4 <dmp_set_tap_time>
        dmp_set_tap_time_multi(500);
 800b55e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800b562:	f7ff fec1 	bl	800b2e8 <dmp_set_tap_time_multi>

        dmp_set_shake_reject_thresh(GYRO_SF, 200);
 800b566:	21c8      	movs	r1, #200	; 0xc8
 800b568:	483c      	ldr	r0, [pc, #240]	; (800b65c <dmp_enable_feature+0x248>)
 800b56a:	f7ff fedf 	bl	800b32c <dmp_set_shake_reject_thresh>
        dmp_set_shake_reject_time(40);
 800b56e:	2028      	movs	r0, #40	; 0x28
 800b570:	f7ff ff0c 	bl	800b38c <dmp_set_shake_reject_time>
        dmp_set_shake_reject_timeout(10);
 800b574:	200a      	movs	r0, #10
 800b576:	f7ff ff2b 	bl	800b3d0 <dmp_set_shake_reject_timeout>
 800b57a:	e009      	b.n	800b590 <dmp_enable_feature+0x17c>
    } else {
        tmp[0] = 0xD8;
 800b57c:	23d8      	movs	r3, #216	; 0xd8
 800b57e:	733b      	strb	r3, [r7, #12]
        mpu_write_mem(CFG_20, 1, tmp);
 800b580:	f107 030c 	add.w	r3, r7, #12
 800b584:	461a      	mov	r2, r3
 800b586:	2101      	movs	r1, #1
 800b588:	f44f 600b 	mov.w	r0, #2224	; 0x8b0
 800b58c:	f7fe fc06 	bl	8009d9c <mpu_write_mem>
    }

    if (mask & DMP_FEATURE_ANDROID_ORIENT) {
 800b590:	88fb      	ldrh	r3, [r7, #6]
 800b592:	f003 0302 	and.w	r3, r3, #2
 800b596:	2b00      	cmp	r3, #0
 800b598:	d002      	beq.n	800b5a0 <dmp_enable_feature+0x18c>
        tmp[0] = 0xD9;
 800b59a:	23d9      	movs	r3, #217	; 0xd9
 800b59c:	733b      	strb	r3, [r7, #12]
 800b59e:	e001      	b.n	800b5a4 <dmp_enable_feature+0x190>
    } else
        tmp[0] = 0xD8;
 800b5a0:	23d8      	movs	r3, #216	; 0xd8
 800b5a2:	733b      	strb	r3, [r7, #12]
    mpu_write_mem(CFG_ANDROID_ORIENT_INT, 1, tmp);
 800b5a4:	f107 030c 	add.w	r3, r7, #12
 800b5a8:	461a      	mov	r2, r3
 800b5aa:	2101      	movs	r1, #1
 800b5ac:	f240 703d 	movw	r0, #1853	; 0x73d
 800b5b0:	f7fe fbf4 	bl	8009d9c <mpu_write_mem>

    if (mask & DMP_FEATURE_LP_QUAT)
 800b5b4:	88fb      	ldrh	r3, [r7, #6]
 800b5b6:	f003 0304 	and.w	r3, r3, #4
 800b5ba:	2b00      	cmp	r3, #0
 800b5bc:	d003      	beq.n	800b5c6 <dmp_enable_feature+0x1b2>
        dmp_enable_lp_quat(1);
 800b5be:	2001      	movs	r0, #1
 800b5c0:	f000 f880 	bl	800b6c4 <dmp_enable_lp_quat>
 800b5c4:	e002      	b.n	800b5cc <dmp_enable_feature+0x1b8>
    else
        dmp_enable_lp_quat(0);
 800b5c6:	2000      	movs	r0, #0
 800b5c8:	f000 f87c 	bl	800b6c4 <dmp_enable_lp_quat>

    if (mask & DMP_FEATURE_6X_LP_QUAT)
 800b5cc:	88fb      	ldrh	r3, [r7, #6]
 800b5ce:	f003 0310 	and.w	r3, r3, #16
 800b5d2:	2b00      	cmp	r3, #0
 800b5d4:	d003      	beq.n	800b5de <dmp_enable_feature+0x1ca>
        dmp_enable_6x_lp_quat(1);
 800b5d6:	2001      	movs	r0, #1
 800b5d8:	f000 f89b 	bl	800b712 <dmp_enable_6x_lp_quat>
 800b5dc:	e002      	b.n	800b5e4 <dmp_enable_feature+0x1d0>
    else
        dmp_enable_6x_lp_quat(0);
 800b5de:	2000      	movs	r0, #0
 800b5e0:	f000 f897 	bl	800b712 <dmp_enable_6x_lp_quat>

    /* Pedometer is always enabled. */
    dmp.feature_mask = mask | DMP_FEATURE_PEDOMETER;
 800b5e4:	88fb      	ldrh	r3, [r7, #6]
 800b5e6:	f043 0308 	orr.w	r3, r3, #8
 800b5ea:	b29a      	uxth	r2, r3
 800b5ec:	4b1c      	ldr	r3, [pc, #112]	; (800b660 <dmp_enable_feature+0x24c>)
 800b5ee:	815a      	strh	r2, [r3, #10]
    mpu_reset_fifo();
 800b5f0:	f7fc f9b4 	bl	800795c <mpu_reset_fifo>

    dmp.packet_length = 0;
 800b5f4:	4b1a      	ldr	r3, [pc, #104]	; (800b660 <dmp_enable_feature+0x24c>)
 800b5f6:	2200      	movs	r2, #0
 800b5f8:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_RAW_ACCEL)
 800b5fa:	88fb      	ldrh	r3, [r7, #6]
 800b5fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b600:	2b00      	cmp	r3, #0
 800b602:	d005      	beq.n	800b610 <dmp_enable_feature+0x1fc>
        dmp.packet_length += 6;
 800b604:	4b16      	ldr	r3, [pc, #88]	; (800b660 <dmp_enable_feature+0x24c>)
 800b606:	7b9b      	ldrb	r3, [r3, #14]
 800b608:	3306      	adds	r3, #6
 800b60a:	b2da      	uxtb	r2, r3
 800b60c:	4b14      	ldr	r3, [pc, #80]	; (800b660 <dmp_enable_feature+0x24c>)
 800b60e:	739a      	strb	r2, [r3, #14]
    if (mask & DMP_FEATURE_SEND_ANY_GYRO)
 800b610:	88fb      	ldrh	r3, [r7, #6]
 800b612:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800b616:	2b00      	cmp	r3, #0
 800b618:	d005      	beq.n	800b626 <dmp_enable_feature+0x212>
        dmp.packet_length += 6;
 800b61a:	4b11      	ldr	r3, [pc, #68]	; (800b660 <dmp_enable_feature+0x24c>)
 800b61c:	7b9b      	ldrb	r3, [r3, #14]
 800b61e:	3306      	adds	r3, #6
 800b620:	b2da      	uxtb	r2, r3
 800b622:	4b0f      	ldr	r3, [pc, #60]	; (800b660 <dmp_enable_feature+0x24c>)
 800b624:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT))
 800b626:	88fb      	ldrh	r3, [r7, #6]
 800b628:	f003 0314 	and.w	r3, r3, #20
 800b62c:	2b00      	cmp	r3, #0
 800b62e:	d005      	beq.n	800b63c <dmp_enable_feature+0x228>
        dmp.packet_length += 16;
 800b630:	4b0b      	ldr	r3, [pc, #44]	; (800b660 <dmp_enable_feature+0x24c>)
 800b632:	7b9b      	ldrb	r3, [r3, #14]
 800b634:	3310      	adds	r3, #16
 800b636:	b2da      	uxtb	r2, r3
 800b638:	4b09      	ldr	r3, [pc, #36]	; (800b660 <dmp_enable_feature+0x24c>)
 800b63a:	739a      	strb	r2, [r3, #14]
    if (mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800b63c:	88fb      	ldrh	r3, [r7, #6]
 800b63e:	f003 0303 	and.w	r3, r3, #3
 800b642:	2b00      	cmp	r3, #0
 800b644:	d005      	beq.n	800b652 <dmp_enable_feature+0x23e>
        dmp.packet_length += 4;
 800b646:	4b06      	ldr	r3, [pc, #24]	; (800b660 <dmp_enable_feature+0x24c>)
 800b648:	7b9b      	ldrb	r3, [r3, #14]
 800b64a:	3304      	adds	r3, #4
 800b64c:	b2da      	uxtb	r2, r3
 800b64e:	4b04      	ldr	r3, [pc, #16]	; (800b660 <dmp_enable_feature+0x24c>)
 800b650:	739a      	strb	r2, [r3, #14]

    return 0;
 800b652:	2300      	movs	r3, #0
}
 800b654:	4618      	mov	r0, r3
 800b656:	3718      	adds	r7, #24
 800b658:	46bd      	mov	sp, r7
 800b65a:	bd80      	pop	{r7, pc}
 800b65c:	02cae309 	.word	0x02cae309
 800b660:	20000ae0 	.word	0x20000ae0

0800b664 <dmp_enable_gyro_cal>:
 *  subtracted from the gyro output.
 *  @param[in]  enable  1 to enable gyro calibration.
 *  @return     0 if successful.
 */
int dmp_enable_gyro_cal(unsigned char enable)
{
 800b664:	b580      	push	{r7, lr}
 800b666:	b088      	sub	sp, #32
 800b668:	af00      	add	r7, sp, #0
 800b66a:	4603      	mov	r3, r0
 800b66c:	71fb      	strb	r3, [r7, #7]
    if (enable) {
 800b66e:	79fb      	ldrb	r3, [r7, #7]
 800b670:	2b00      	cmp	r3, #0
 800b672:	d00f      	beq.n	800b694 <dmp_enable_gyro_cal+0x30>
        unsigned char regs[9] = {0xb8, 0xaa, 0xb3, 0x8d, 0xb4, 0x98, 0x0d, 0x35, 0x5d};
 800b674:	4a11      	ldr	r2, [pc, #68]	; (800b6bc <dmp_enable_gyro_cal+0x58>)
 800b676:	f107 0314 	add.w	r3, r7, #20
 800b67a:	ca07      	ldmia	r2, {r0, r1, r2}
 800b67c:	c303      	stmia	r3!, {r0, r1}
 800b67e:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 800b680:	f107 0314 	add.w	r3, r7, #20
 800b684:	461a      	mov	r2, r3
 800b686:	2109      	movs	r1, #9
 800b688:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 800b68c:	f7fe fb86 	bl	8009d9c <mpu_write_mem>
 800b690:	4603      	mov	r3, r0
 800b692:	e00e      	b.n	800b6b2 <dmp_enable_gyro_cal+0x4e>
    } else {
        unsigned char regs[9] = {0xb8, 0xaa, 0xaa, 0xaa, 0xb0, 0x88, 0xc3, 0xc5, 0xc7};
 800b694:	4a0a      	ldr	r2, [pc, #40]	; (800b6c0 <dmp_enable_gyro_cal+0x5c>)
 800b696:	f107 0308 	add.w	r3, r7, #8
 800b69a:	ca07      	ldmia	r2, {r0, r1, r2}
 800b69c:	c303      	stmia	r3!, {r0, r1}
 800b69e:	701a      	strb	r2, [r3, #0]
        return mpu_write_mem(CFG_MOTION_BIAS, 9, regs);
 800b6a0:	f107 0308 	add.w	r3, r7, #8
 800b6a4:	461a      	mov	r2, r3
 800b6a6:	2109      	movs	r1, #9
 800b6a8:	f44f 6097 	mov.w	r0, #1208	; 0x4b8
 800b6ac:	f7fe fb76 	bl	8009d9c <mpu_write_mem>
 800b6b0:	4603      	mov	r3, r0
    }
}
 800b6b2:	4618      	mov	r0, r3
 800b6b4:	3720      	adds	r7, #32
 800b6b6:	46bd      	mov	sp, r7
 800b6b8:	bd80      	pop	{r7, pc}
 800b6ba:	bf00      	nop
 800b6bc:	0801b034 	.word	0x0801b034
 800b6c0:	0801b040 	.word	0x0801b040

0800b6c4 <dmp_enable_lp_quat>:
 *  exclusive.
 *  @param[in]  enable  1 to enable 3-axis quaternion.
 *  @return     0 if successful.
 */
int dmp_enable_lp_quat(unsigned char enable)
{
 800b6c4:	b580      	push	{r7, lr}
 800b6c6:	b084      	sub	sp, #16
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	4603      	mov	r3, r0
 800b6cc:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 800b6ce:	79fb      	ldrb	r3, [r7, #7]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d008      	beq.n	800b6e6 <dmp_enable_lp_quat+0x22>
        regs[0] = DINBC0;
 800b6d4:	23c0      	movs	r3, #192	; 0xc0
 800b6d6:	733b      	strb	r3, [r7, #12]
        regs[1] = DINBC2;
 800b6d8:	23c2      	movs	r3, #194	; 0xc2
 800b6da:	737b      	strb	r3, [r7, #13]
        regs[2] = DINBC4;
 800b6dc:	23c4      	movs	r3, #196	; 0xc4
 800b6de:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINBC6;
 800b6e0:	23c6      	movs	r3, #198	; 0xc6
 800b6e2:	73fb      	strb	r3, [r7, #15]
 800b6e4:	e006      	b.n	800b6f4 <dmp_enable_lp_quat+0x30>
    }
    else
        memset(regs, 0x8B, 4);
 800b6e6:	f107 030c 	add.w	r3, r7, #12
 800b6ea:	2204      	movs	r2, #4
 800b6ec:	218b      	movs	r1, #139	; 0x8b
 800b6ee:	4618      	mov	r0, r3
 800b6f0:	f009 fd23 	bl	801513a <memset>

    mpu_write_mem(CFG_LP_QUAT, 4, regs);
 800b6f4:	f107 030c 	add.w	r3, r7, #12
 800b6f8:	461a      	mov	r2, r3
 800b6fa:	2104      	movs	r1, #4
 800b6fc:	f640 2098 	movw	r0, #2712	; 0xa98
 800b700:	f7fe fb4c 	bl	8009d9c <mpu_write_mem>

    return mpu_reset_fifo();
 800b704:	f7fc f92a 	bl	800795c <mpu_reset_fifo>
 800b708:	4603      	mov	r3, r0
}
 800b70a:	4618      	mov	r0, r3
 800b70c:	3710      	adds	r7, #16
 800b70e:	46bd      	mov	sp, r7
 800b710:	bd80      	pop	{r7, pc}

0800b712 <dmp_enable_6x_lp_quat>:
 *  exclusive.
 *  @param[in]   enable  1 to enable 6-axis quaternion.
 *  @return      0 if successful.
 */
int dmp_enable_6x_lp_quat(unsigned char enable)
{
 800b712:	b580      	push	{r7, lr}
 800b714:	b084      	sub	sp, #16
 800b716:	af00      	add	r7, sp, #0
 800b718:	4603      	mov	r3, r0
 800b71a:	71fb      	strb	r3, [r7, #7]
    unsigned char regs[4];
    if (enable) {
 800b71c:	79fb      	ldrb	r3, [r7, #7]
 800b71e:	2b00      	cmp	r3, #0
 800b720:	d008      	beq.n	800b734 <dmp_enable_6x_lp_quat+0x22>
        regs[0] = DINA20;
 800b722:	2320      	movs	r3, #32
 800b724:	733b      	strb	r3, [r7, #12]
        regs[1] = DINA28;
 800b726:	2328      	movs	r3, #40	; 0x28
 800b728:	737b      	strb	r3, [r7, #13]
        regs[2] = DINA30;
 800b72a:	2330      	movs	r3, #48	; 0x30
 800b72c:	73bb      	strb	r3, [r7, #14]
        regs[3] = DINA38;
 800b72e:	2338      	movs	r3, #56	; 0x38
 800b730:	73fb      	strb	r3, [r7, #15]
 800b732:	e006      	b.n	800b742 <dmp_enable_6x_lp_quat+0x30>
    } else
        memset(regs, 0xA3, 4);
 800b734:	f107 030c 	add.w	r3, r7, #12
 800b738:	2204      	movs	r2, #4
 800b73a:	21a3      	movs	r1, #163	; 0xa3
 800b73c:	4618      	mov	r0, r3
 800b73e:	f009 fcfc 	bl	801513a <memset>

    mpu_write_mem(CFG_8, 4, regs);
 800b742:	f107 030c 	add.w	r3, r7, #12
 800b746:	461a      	mov	r2, r3
 800b748:	2104      	movs	r1, #4
 800b74a:	f640 209e 	movw	r0, #2718	; 0xa9e
 800b74e:	f7fe fb25 	bl	8009d9c <mpu_write_mem>

    return mpu_reset_fifo();
 800b752:	f7fc f903 	bl	800795c <mpu_reset_fifo>
 800b756:	4603      	mov	r3, r0
}
 800b758:	4618      	mov	r0, r3
 800b75a:	3710      	adds	r7, #16
 800b75c:	46bd      	mov	sp, r7
 800b75e:	bd80      	pop	{r7, pc}

0800b760 <decode_gesture>:
 *  @brief      Decode the four-byte gesture data and execute any callbacks.
 *  @param[in]  gesture Gesture data from DMP packet.
 *  @return     0 if successful.
 */
static int decode_gesture(unsigned char *gesture)
{
 800b760:	b580      	push	{r7, lr}
 800b762:	b084      	sub	sp, #16
 800b764:	af00      	add	r7, sp, #0
 800b766:	6078      	str	r0, [r7, #4]
    unsigned char tap, android_orient;

    android_orient = gesture[3] & 0xC0;
 800b768:	687b      	ldr	r3, [r7, #4]
 800b76a:	3303      	adds	r3, #3
 800b76c:	781b      	ldrb	r3, [r3, #0]
 800b76e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b772:	73fb      	strb	r3, [r7, #15]
    tap = 0x3F & gesture[3];
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	3303      	adds	r3, #3
 800b778:	781b      	ldrb	r3, [r3, #0]
 800b77a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800b77e:	73bb      	strb	r3, [r7, #14]

    if (gesture[1] & INT_SRC_TAP) {
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	3301      	adds	r3, #1
 800b784:	781b      	ldrb	r3, [r3, #0]
 800b786:	f003 0301 	and.w	r3, r3, #1
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d012      	beq.n	800b7b4 <decode_gesture+0x54>
        unsigned char direction, count;
        direction = tap >> 3;
 800b78e:	7bbb      	ldrb	r3, [r7, #14]
 800b790:	08db      	lsrs	r3, r3, #3
 800b792:	737b      	strb	r3, [r7, #13]
        count = (tap % 8) + 1;
 800b794:	7bbb      	ldrb	r3, [r7, #14]
 800b796:	f003 0307 	and.w	r3, r3, #7
 800b79a:	b2db      	uxtb	r3, r3
 800b79c:	3301      	adds	r3, #1
 800b79e:	733b      	strb	r3, [r7, #12]
        if (dmp.tap_cb)
 800b7a0:	4b10      	ldr	r3, [pc, #64]	; (800b7e4 <decode_gesture+0x84>)
 800b7a2:	681b      	ldr	r3, [r3, #0]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d005      	beq.n	800b7b4 <decode_gesture+0x54>
            dmp.tap_cb(direction, count);
 800b7a8:	4b0e      	ldr	r3, [pc, #56]	; (800b7e4 <decode_gesture+0x84>)
 800b7aa:	681b      	ldr	r3, [r3, #0]
 800b7ac:	7b39      	ldrb	r1, [r7, #12]
 800b7ae:	7b7a      	ldrb	r2, [r7, #13]
 800b7b0:	4610      	mov	r0, r2
 800b7b2:	4798      	blx	r3
    }

    if (gesture[1] & INT_SRC_ANDROID_ORIENT) {
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	3301      	adds	r3, #1
 800b7b8:	781b      	ldrb	r3, [r3, #0]
 800b7ba:	f003 0308 	and.w	r3, r3, #8
 800b7be:	2b00      	cmp	r3, #0
 800b7c0:	d00a      	beq.n	800b7d8 <decode_gesture+0x78>
        if (dmp.android_orient_cb)
 800b7c2:	4b08      	ldr	r3, [pc, #32]	; (800b7e4 <decode_gesture+0x84>)
 800b7c4:	685b      	ldr	r3, [r3, #4]
 800b7c6:	2b00      	cmp	r3, #0
 800b7c8:	d006      	beq.n	800b7d8 <decode_gesture+0x78>
            dmp.android_orient_cb(android_orient >> 6);
 800b7ca:	4b06      	ldr	r3, [pc, #24]	; (800b7e4 <decode_gesture+0x84>)
 800b7cc:	685b      	ldr	r3, [r3, #4]
 800b7ce:	7bfa      	ldrb	r2, [r7, #15]
 800b7d0:	0992      	lsrs	r2, r2, #6
 800b7d2:	b2d2      	uxtb	r2, r2
 800b7d4:	4610      	mov	r0, r2
 800b7d6:	4798      	blx	r3
    }

    return 0;
 800b7d8:	2300      	movs	r3, #0
}
 800b7da:	4618      	mov	r0, r3
 800b7dc:	3710      	adds	r7, #16
 800b7de:	46bd      	mov	sp, r7
 800b7e0:	bd80      	pop	{r7, pc}
 800b7e2:	bf00      	nop
 800b7e4:	20000ae0 	.word	0x20000ae0

0800b7e8 <dmp_read_fifo>:
 *  @param[out] more        Number of remaining packets.
 *  @return     0 if successful.
 */
int dmp_read_fifo(short *gyro, short *accel, long *quat,
    unsigned long *timestamp, short *sensors, unsigned char *more)
{
 800b7e8:	b580      	push	{r7, lr}
 800b7ea:	b092      	sub	sp, #72	; 0x48
 800b7ec:	af00      	add	r7, sp, #0
 800b7ee:	60f8      	str	r0, [r7, #12]
 800b7f0:	60b9      	str	r1, [r7, #8]
 800b7f2:	607a      	str	r2, [r7, #4]
 800b7f4:	603b      	str	r3, [r7, #0]
    unsigned char fifo_data[MAX_PACKET_LENGTH];
    unsigned char ii = 0;
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    /* TODO: sensors[0] only changes when dmp_enable_feature is called. We can
     * cache this value and save some cycles.
     */
    sensors[0] = 0;
 800b7fc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b7fe:	2200      	movs	r2, #0
 800b800:	801a      	strh	r2, [r3, #0]

    /* Get a packet. */
    if (mpu_read_fifo_stream(dmp.packet_length, fifo_data, more))
 800b802:	4bb4      	ldr	r3, [pc, #720]	; (800bad4 <dmp_read_fifo+0x2ec>)
 800b804:	7b9b      	ldrb	r3, [r3, #14]
 800b806:	b29b      	uxth	r3, r3
 800b808:	f107 0120 	add.w	r1, r7, #32
 800b80c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800b80e:	4618      	mov	r0, r3
 800b810:	f7fc fdd8 	bl	80083c4 <mpu_read_fifo_stream>
 800b814:	4603      	mov	r3, r0
 800b816:	2b00      	cmp	r3, #0
 800b818:	d002      	beq.n	800b820 <dmp_read_fifo+0x38>
        return -1;
 800b81a:	f04f 33ff 	mov.w	r3, #4294967295
 800b81e:	e154      	b.n	800baca <dmp_read_fifo+0x2e2>

    /* Parse DMP packet. */
    if (dmp.feature_mask & (DMP_FEATURE_LP_QUAT | DMP_FEATURE_6X_LP_QUAT)) {
 800b820:	4bac      	ldr	r3, [pc, #688]	; (800bad4 <dmp_read_fifo+0x2ec>)
 800b822:	895b      	ldrh	r3, [r3, #10]
 800b824:	f003 0314 	and.w	r3, r3, #20
 800b828:	2b00      	cmp	r3, #0
 800b82a:	f000 808a 	beq.w	800b942 <dmp_read_fifo+0x15a>
#ifdef FIFO_CORRUPTION_CHECK
        long quat_q14[4], quat_mag_sq;
#endif
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 800b82e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b832:	061a      	lsls	r2, r3, #24
 800b834:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 800b838:	041b      	lsls	r3, r3, #16
 800b83a:	431a      	orrs	r2, r3
            ((long)fifo_data[2] << 8) | fifo_data[3];
 800b83c:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 800b840:	021b      	lsls	r3, r3, #8
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 800b842:	4313      	orrs	r3, r2
            ((long)fifo_data[2] << 8) | fifo_data[3];
 800b844:	f897 2023 	ldrb.w	r2, [r7, #35]	; 0x23
 800b848:	431a      	orrs	r2, r3
        quat[0] = ((long)fifo_data[0] << 24) | ((long)fifo_data[1] << 16) |
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	601a      	str	r2, [r3, #0]
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800b84e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800b852:	061a      	lsls	r2, r3, #24
 800b854:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800b858:	041b      	lsls	r3, r3, #16
 800b85a:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 800b85c:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800b860:	021b      	lsls	r3, r3, #8
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800b862:	431a      	orrs	r2, r3
            ((long)fifo_data[6] << 8) | fifo_data[7];
 800b864:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b868:	4619      	mov	r1, r3
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	3304      	adds	r3, #4
            ((long)fifo_data[6] << 8) | fifo_data[7];
 800b86e:	430a      	orrs	r2, r1
        quat[1] = ((long)fifo_data[4] << 24) | ((long)fifo_data[5] << 16) |
 800b870:	601a      	str	r2, [r3, #0]
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800b872:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800b876:	061a      	lsls	r2, r3, #24
 800b878:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 800b87c:	041b      	lsls	r3, r3, #16
 800b87e:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 800b880:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
 800b884:	021b      	lsls	r3, r3, #8
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800b886:	431a      	orrs	r2, r3
            ((long)fifo_data[10] << 8) | fifo_data[11];
 800b888:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800b88c:	4619      	mov	r1, r3
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	3308      	adds	r3, #8
            ((long)fifo_data[10] << 8) | fifo_data[11];
 800b892:	430a      	orrs	r2, r1
        quat[2] = ((long)fifo_data[8] << 24) | ((long)fifo_data[9] << 16) |
 800b894:	601a      	str	r2, [r3, #0]
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800b896:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800b89a:	061a      	lsls	r2, r3, #24
 800b89c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800b8a0:	041b      	lsls	r3, r3, #16
 800b8a2:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 800b8a4:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800b8a8:	021b      	lsls	r3, r3, #8
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800b8aa:	431a      	orrs	r2, r3
            ((long)fifo_data[14] << 8) | fifo_data[15];
 800b8ac:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800b8b0:	4619      	mov	r1, r3
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	330c      	adds	r3, #12
            ((long)fifo_data[14] << 8) | fifo_data[15];
 800b8b6:	430a      	orrs	r2, r1
        quat[3] = ((long)fifo_data[12] << 24) | ((long)fifo_data[13] << 16) |
 800b8b8:	601a      	str	r2, [r3, #0]
        ii += 16;
 800b8ba:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800b8be:	3310      	adds	r3, #16
 800b8c0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
         * the FIFO reads might become misaligned.
         *
         * Let's start by scaling down the quaternion data to avoid long long
         * math.
         */
        quat_q14[0] = quat[0] >> 16;
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	141b      	asrs	r3, r3, #16
 800b8ca:	613b      	str	r3, [r7, #16]
        quat_q14[1] = quat[1] >> 16;
 800b8cc:	687b      	ldr	r3, [r7, #4]
 800b8ce:	3304      	adds	r3, #4
 800b8d0:	681b      	ldr	r3, [r3, #0]
 800b8d2:	141b      	asrs	r3, r3, #16
 800b8d4:	617b      	str	r3, [r7, #20]
        quat_q14[2] = quat[2] >> 16;
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	3308      	adds	r3, #8
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	141b      	asrs	r3, r3, #16
 800b8de:	61bb      	str	r3, [r7, #24]
        quat_q14[3] = quat[3] >> 16;
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	330c      	adds	r3, #12
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	141b      	asrs	r3, r3, #16
 800b8e8:	61fb      	str	r3, [r7, #28]
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800b8ea:	693b      	ldr	r3, [r7, #16]
 800b8ec:	693a      	ldr	r2, [r7, #16]
 800b8ee:	fb02 f203 	mul.w	r2, r2, r3
 800b8f2:	697b      	ldr	r3, [r7, #20]
 800b8f4:	6979      	ldr	r1, [r7, #20]
 800b8f6:	fb01 f303 	mul.w	r3, r1, r3
 800b8fa:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 800b8fc:	69bb      	ldr	r3, [r7, #24]
 800b8fe:	69b9      	ldr	r1, [r7, #24]
 800b900:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800b904:	441a      	add	r2, r3
            quat_q14[2] * quat_q14[2] + quat_q14[3] * quat_q14[3];
 800b906:	69fb      	ldr	r3, [r7, #28]
 800b908:	69f9      	ldr	r1, [r7, #28]
 800b90a:	fb01 f303 	mul.w	r3, r1, r3
        quat_mag_sq = quat_q14[0] * quat_q14[0] + quat_q14[1] * quat_q14[1] +
 800b90e:	4413      	add	r3, r2
 800b910:	643b      	str	r3, [r7, #64]	; 0x40
        if ((quat_mag_sq < QUAT_MAG_SQ_MIN) ||
 800b912:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b914:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800b918:	db03      	blt.n	800b922 <dmp_read_fifo+0x13a>
 800b91a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b91c:	f1b3 5f88 	cmp.w	r3, #285212672	; 0x11000000
 800b920:	dd07      	ble.n	800b932 <dmp_read_fifo+0x14a>
            (quat_mag_sq > QUAT_MAG_SQ_MAX)) {
            /* Quaternion is outside of the acceptable threshold. */
            mpu_reset_fifo();
 800b922:	f7fc f81b 	bl	800795c <mpu_reset_fifo>
            sensors[0] = 0;
 800b926:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b928:	2200      	movs	r2, #0
 800b92a:	801a      	strh	r2, [r3, #0]
            return -1;
 800b92c:	f04f 33ff 	mov.w	r3, #4294967295
 800b930:	e0cb      	b.n	800baca <dmp_read_fifo+0x2e2>
        }
        sensors[0] |= INV_WXYZ_QUAT;
 800b932:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b934:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b938:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b93c:	b21a      	sxth	r2, r3
 800b93e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b940:	801a      	strh	r2, [r3, #0]
#endif
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_RAW_ACCEL) {
 800b942:	4b64      	ldr	r3, [pc, #400]	; (800bad4 <dmp_read_fifo+0x2ec>)
 800b944:	895b      	ldrh	r3, [r3, #10]
 800b946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b94a:	2b00      	cmp	r3, #0
 800b94c:	d052      	beq.n	800b9f4 <dmp_read_fifo+0x20c>
        accel[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 800b94e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800b952:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800b956:	4413      	add	r3, r2
 800b958:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800b95c:	021b      	lsls	r3, r3, #8
 800b95e:	b21a      	sxth	r2, r3
 800b960:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800b964:	3301      	adds	r3, #1
 800b966:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800b96a:	440b      	add	r3, r1
 800b96c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800b970:	b21b      	sxth	r3, r3
 800b972:	4313      	orrs	r3, r2
 800b974:	b21a      	sxth	r2, r3
 800b976:	68bb      	ldr	r3, [r7, #8]
 800b978:	801a      	strh	r2, [r3, #0]
        accel[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 800b97a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800b97e:	3302      	adds	r3, #2
 800b980:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800b984:	4413      	add	r3, r2
 800b986:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800b98a:	021b      	lsls	r3, r3, #8
 800b98c:	b219      	sxth	r1, r3
 800b98e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800b992:	3303      	adds	r3, #3
 800b994:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800b998:	4413      	add	r3, r2
 800b99a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800b99e:	b21a      	sxth	r2, r3
 800b9a0:	68bb      	ldr	r3, [r7, #8]
 800b9a2:	3302      	adds	r3, #2
 800b9a4:	430a      	orrs	r2, r1
 800b9a6:	b212      	sxth	r2, r2
 800b9a8:	801a      	strh	r2, [r3, #0]
        accel[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 800b9aa:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800b9ae:	3304      	adds	r3, #4
 800b9b0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800b9b4:	4413      	add	r3, r2
 800b9b6:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800b9ba:	021b      	lsls	r3, r3, #8
 800b9bc:	b219      	sxth	r1, r3
 800b9be:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800b9c2:	3305      	adds	r3, #5
 800b9c4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800b9c8:	4413      	add	r3, r2
 800b9ca:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800b9ce:	b21a      	sxth	r2, r3
 800b9d0:	68bb      	ldr	r3, [r7, #8]
 800b9d2:	3304      	adds	r3, #4
 800b9d4:	430a      	orrs	r2, r1
 800b9d6:	b212      	sxth	r2, r2
 800b9d8:	801a      	strh	r2, [r3, #0]
        ii += 6;
 800b9da:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800b9de:	3306      	adds	r3, #6
 800b9e0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        sensors[0] |= INV_XYZ_ACCEL;
 800b9e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b9e6:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b9ea:	f043 0308 	orr.w	r3, r3, #8
 800b9ee:	b21a      	sxth	r2, r3
 800b9f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800b9f2:	801a      	strh	r2, [r3, #0]
    }

    if (dmp.feature_mask & DMP_FEATURE_SEND_ANY_GYRO) {
 800b9f4:	4b37      	ldr	r3, [pc, #220]	; (800bad4 <dmp_read_fifo+0x2ec>)
 800b9f6:	895b      	ldrh	r3, [r3, #10]
 800b9f8:	f403 73c0 	and.w	r3, r3, #384	; 0x180
 800b9fc:	2b00      	cmp	r3, #0
 800b9fe:	d052      	beq.n	800baa6 <dmp_read_fifo+0x2be>
        gyro[0] = ((short)fifo_data[ii+0] << 8) | fifo_data[ii+1];
 800ba00:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ba04:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800ba08:	4413      	add	r3, r2
 800ba0a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800ba0e:	021b      	lsls	r3, r3, #8
 800ba10:	b21a      	sxth	r2, r3
 800ba12:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ba16:	3301      	adds	r3, #1
 800ba18:	f107 0148 	add.w	r1, r7, #72	; 0x48
 800ba1c:	440b      	add	r3, r1
 800ba1e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800ba22:	b21b      	sxth	r3, r3
 800ba24:	4313      	orrs	r3, r2
 800ba26:	b21a      	sxth	r2, r3
 800ba28:	68fb      	ldr	r3, [r7, #12]
 800ba2a:	801a      	strh	r2, [r3, #0]
        gyro[1] = ((short)fifo_data[ii+2] << 8) | fifo_data[ii+3];
 800ba2c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ba30:	3302      	adds	r3, #2
 800ba32:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800ba36:	4413      	add	r3, r2
 800ba38:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800ba3c:	021b      	lsls	r3, r3, #8
 800ba3e:	b219      	sxth	r1, r3
 800ba40:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ba44:	3303      	adds	r3, #3
 800ba46:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800ba4a:	4413      	add	r3, r2
 800ba4c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800ba50:	b21a      	sxth	r2, r3
 800ba52:	68fb      	ldr	r3, [r7, #12]
 800ba54:	3302      	adds	r3, #2
 800ba56:	430a      	orrs	r2, r1
 800ba58:	b212      	sxth	r2, r2
 800ba5a:	801a      	strh	r2, [r3, #0]
        gyro[2] = ((short)fifo_data[ii+4] << 8) | fifo_data[ii+5];
 800ba5c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ba60:	3304      	adds	r3, #4
 800ba62:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800ba66:	4413      	add	r3, r2
 800ba68:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800ba6c:	021b      	lsls	r3, r3, #8
 800ba6e:	b219      	sxth	r1, r3
 800ba70:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ba74:	3305      	adds	r3, #5
 800ba76:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800ba7a:	4413      	add	r3, r2
 800ba7c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800ba80:	b21a      	sxth	r2, r3
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	3304      	adds	r3, #4
 800ba86:	430a      	orrs	r2, r1
 800ba88:	b212      	sxth	r2, r2
 800ba8a:	801a      	strh	r2, [r3, #0]
        ii += 6;
 800ba8c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800ba90:	3306      	adds	r3, #6
 800ba92:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        sensors[0] |= INV_XYZ_GYRO;
 800ba96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ba98:	f9b3 3000 	ldrsh.w	r3, [r3]
 800ba9c:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 800baa0:	b21a      	sxth	r2, r3
 800baa2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800baa4:	801a      	strh	r2, [r3, #0]
    }

    /* Gesture data is at the end of the DMP packet. Parse it and call
     * the gesture callbacks (if registered).
     */
    if (dmp.feature_mask & (DMP_FEATURE_TAP | DMP_FEATURE_ANDROID_ORIENT))
 800baa6:	4b0b      	ldr	r3, [pc, #44]	; (800bad4 <dmp_read_fifo+0x2ec>)
 800baa8:	895b      	ldrh	r3, [r3, #10]
 800baaa:	f003 0303 	and.w	r3, r3, #3
 800baae:	2b00      	cmp	r3, #0
 800bab0:	d007      	beq.n	800bac2 <dmp_read_fifo+0x2da>
        decode_gesture(fifo_data + ii);
 800bab2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800bab6:	f107 0220 	add.w	r2, r7, #32
 800baba:	4413      	add	r3, r2
 800babc:	4618      	mov	r0, r3
 800babe:	f7ff fe4f 	bl	800b760 <decode_gesture>

    get_ms(timestamp);
 800bac2:	6838      	ldr	r0, [r7, #0]
 800bac4:	f7fe fd28 	bl	800a518 <mget_ms>
    return 0;
 800bac8:	2300      	movs	r3, #0
}
 800baca:	4618      	mov	r0, r3
 800bacc:	3748      	adds	r7, #72	; 0x48
 800bace:	46bd      	mov	sp, r7
 800bad0:	bd80      	pop	{r7, pc}
 800bad2:	bf00      	nop
 800bad4:	20000ae0 	.word	0x20000ae0

0800bad8 <_MLPrintLog>:
 *  @param[in]  fmt         String of text with optional format tags.
 *
 *  @return     0 if successful.
 */
int _MLPrintLog (int priority, const char* tag, const char* fmt, ...)
{
 800bad8:	b40c      	push	{r2, r3}
 800bada:	b580      	push	{r7, lr}
 800badc:	b0ce      	sub	sp, #312	; 0x138
 800bade:	af00      	add	r7, sp, #0
 800bae0:	1d3b      	adds	r3, r7, #4
 800bae2:	6018      	str	r0, [r3, #0]
 800bae4:	463b      	mov	r3, r7
 800bae6:	6019      	str	r1, [r3, #0]
    int length, ii, i;
    char buf[BUF_SIZE], out[PACKET_LENGTH], this_length;
    FILE * noUse;

    /* This can be modified to exit for unsupported priorities. */
    switch (priority) {
 800bae8:	1d3b      	adds	r3, r7, #4
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	2b06      	cmp	r3, #6
 800baee:	dc04      	bgt.n	800bafa <_MLPrintLog+0x22>
 800baf0:	1d3b      	adds	r3, r7, #4
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	2b00      	cmp	r3, #0
 800baf6:	da06      	bge.n	800bb06 <_MLPrintLog+0x2e>
 800baf8:	e003      	b.n	800bb02 <_MLPrintLog+0x2a>
 800bafa:	1d3b      	adds	r3, r7, #4
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	2b08      	cmp	r3, #8
 800bb00:	d001      	beq.n	800bb06 <_MLPrintLog+0x2e>
    case MPL_LOG_WARN:
    case MPL_LOG_ERROR:
    case MPL_LOG_SILENT:
        break;
    default:
        return 0;
 800bb02:	2300      	movs	r3, #0
 800bb04:	e07a      	b.n	800bbfc <_MLPrintLog+0x124>
        break;
 800bb06:	bf00      	nop
    }

    va_start(args, fmt);
 800bb08:	f507 73a2 	add.w	r3, r7, #324	; 0x144
 800bb0c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120

    length = vsprintf(buf, fmt, args);
 800bb10:	f107 0320 	add.w	r3, r7, #32
 800bb14:	f8d7 2120 	ldr.w	r2, [r7, #288]	; 0x120
 800bb18:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800bb1c:	4618      	mov	r0, r3
 800bb1e:	f00a f85f 	bl	8015be0 <vsiprintf>
 800bb22:	f8c7 012c 	str.w	r0, [r7, #300]	; 0x12c
    if (length <= 0) {
 800bb26:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	dc02      	bgt.n	800bb34 <_MLPrintLog+0x5c>
        va_end(args);
        return length;
 800bb2e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bb32:	e063      	b.n	800bbfc <_MLPrintLog+0x124>
    }

    memset(out, 0, PACKET_LENGTH);
 800bb34:	f107 0308 	add.w	r3, r7, #8
 800bb38:	2217      	movs	r2, #23
 800bb3a:	2100      	movs	r1, #0
 800bb3c:	4618      	mov	r0, r3
 800bb3e:	f009 fafc 	bl	801513a <memset>
    out[0] = '$';
 800bb42:	f107 0308 	add.w	r3, r7, #8
 800bb46:	2224      	movs	r2, #36	; 0x24
 800bb48:	701a      	strb	r2, [r3, #0]
    out[1] = PACKET_DEBUG;
 800bb4a:	f107 0308 	add.w	r3, r7, #8
 800bb4e:	2201      	movs	r2, #1
 800bb50:	705a      	strb	r2, [r3, #1]
    out[2] = priority;
 800bb52:	1d3b      	adds	r3, r7, #4
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	b2da      	uxtb	r2, r3
 800bb58:	f107 0308 	add.w	r3, r7, #8
 800bb5c:	709a      	strb	r2, [r3, #2]
    out[21] = '\r';
 800bb5e:	f107 0308 	add.w	r3, r7, #8
 800bb62:	220d      	movs	r2, #13
 800bb64:	755a      	strb	r2, [r3, #21]
    out[22] = '\n';
 800bb66:	f107 0308 	add.w	r3, r7, #8
 800bb6a:	220a      	movs	r2, #10
 800bb6c:	759a      	strb	r2, [r3, #22]
    for (ii = 0; ii < length; ii += (PACKET_LENGTH-5)) {
 800bb6e:	2300      	movs	r3, #0
 800bb70:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 800bb74:	e03b      	b.n	800bbee <_MLPrintLog+0x116>
#define min(a,b) ((a < b) ? a : b)
        this_length = min(length-ii, PACKET_LENGTH-5);
 800bb76:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 800bb7a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800bb7e:	1ad3      	subs	r3, r2, r3
 800bb80:	2b12      	cmp	r3, #18
 800bb82:	bfa8      	it	ge
 800bb84:	2312      	movge	r3, #18
 800bb86:	f887 312b 	strb.w	r3, [r7, #299]	; 0x12b
        memset(out+3, 0, 18);
 800bb8a:	f107 0308 	add.w	r3, r7, #8
 800bb8e:	3303      	adds	r3, #3
 800bb90:	2212      	movs	r2, #18
 800bb92:	2100      	movs	r1, #0
 800bb94:	4618      	mov	r0, r3
 800bb96:	f009 fad0 	bl	801513a <memset>
        memcpy(out+3, buf+ii, this_length);
 800bb9a:	f107 0308 	add.w	r3, r7, #8
 800bb9e:	3303      	adds	r3, #3
 800bba0:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 800bba4:	f107 0120 	add.w	r1, r7, #32
 800bba8:	4411      	add	r1, r2
 800bbaa:	f897 212b 	ldrb.w	r2, [r7, #299]	; 0x12b
 800bbae:	4618      	mov	r0, r3
 800bbb0:	f009 fa9b 	bl	80150ea <memcpy>
        for (i=0; i<PACKET_LENGTH; i++) {
 800bbb4:	2300      	movs	r3, #0
 800bbb6:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 800bbba:	e00f      	b.n	800bbdc <_MLPrintLog+0x104>
          fputc(out[i],noUse);
 800bbbc:	f107 0208 	add.w	r2, r7, #8
 800bbc0:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800bbc4:	4413      	add	r3, r2
 800bbc6:	781b      	ldrb	r3, [r3, #0]
 800bbc8:	f8d7 1124 	ldr.w	r1, [r7, #292]	; 0x124
 800bbcc:	4618      	mov	r0, r3
 800bbce:	f009 fa4f 	bl	8015070 <fputc>
        for (i=0; i<PACKET_LENGTH; i++) {
 800bbd2:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800bbd6:	3301      	adds	r3, #1
 800bbd8:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 800bbdc:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800bbe0:	2b16      	cmp	r3, #22
 800bbe2:	ddeb      	ble.n	800bbbc <_MLPrintLog+0xe4>
    for (ii = 0; ii < length; ii += (PACKET_LENGTH-5)) {
 800bbe4:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800bbe8:	3312      	adds	r3, #18
 800bbea:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 800bbee:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 800bbf2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800bbf6:	429a      	cmp	r2, r3
 800bbf8:	dbbd      	blt.n	800bb76 <_MLPrintLog+0x9e>
    }
    
            
    va_end(args);

    return 0;
 800bbfa:	2300      	movs	r3, #0
}
 800bbfc:	4618      	mov	r0, r3
 800bbfe:	f507 779c 	add.w	r7, r7, #312	; 0x138
 800bc02:	46bd      	mov	sp, r7
 800bc04:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bc08:	b002      	add	sp, #8
 800bc0a:	4770      	bx	lr

0800bc0c <inv_get_sensor_type_quat>:
 *                          to 3 (most accurate).
 *  @param[out] timestamp   The time in milliseconds when this sensor was read.
 *  @return     1 if data was updated. 
 */
int inv_get_sensor_type_quat(long *data, int8_t *accuracy, inv_time_t *timestamp)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b084      	sub	sp, #16
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	60f8      	str	r0, [r7, #12]
 800bc14:	60b9      	str	r1, [r7, #8]
 800bc16:	607a      	str	r2, [r7, #4]
    memcpy(data, eMPL_out.quat, sizeof(eMPL_out.quat));
 800bc18:	2210      	movs	r2, #16
 800bc1a:	4909      	ldr	r1, [pc, #36]	; (800bc40 <inv_get_sensor_type_quat+0x34>)
 800bc1c:	68f8      	ldr	r0, [r7, #12]
 800bc1e:	f009 fa64 	bl	80150ea <memcpy>
    accuracy[0] = eMPL_out.quat_accuracy;
 800bc22:	4b07      	ldr	r3, [pc, #28]	; (800bc40 <inv_get_sensor_type_quat+0x34>)
 800bc24:	691b      	ldr	r3, [r3, #16]
 800bc26:	b25a      	sxtb	r2, r3
 800bc28:	68bb      	ldr	r3, [r7, #8]
 800bc2a:	701a      	strb	r2, [r3, #0]
    timestamp[0] = eMPL_out.nine_axis_timestamp;
 800bc2c:	4b04      	ldr	r3, [pc, #16]	; (800bc40 <inv_get_sensor_type_quat+0x34>)
 800bc2e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	601a      	str	r2, [r3, #0]
    return eMPL_out.nine_axis_status;
 800bc34:	4b02      	ldr	r3, [pc, #8]	; (800bc40 <inv_get_sensor_type_quat+0x34>)
 800bc36:	6a1b      	ldr	r3, [r3, #32]
}
 800bc38:	4618      	mov	r0, r3
 800bc3a:	3710      	adds	r7, #16
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	bd80      	pop	{r7, pc}
 800bc40:	20000af0 	.word	0x20000af0

0800bc44 <inv_get_sensor_type_euler>:
 *                          to 3 (most accurate).
 *  @param[out] timestamp   The time in milliseconds when this sensor was read.
 *  @return     1 if data was updated.
 */
int inv_get_sensor_type_euler(long *data, int8_t *accuracy, inv_time_t *timestamp)
{
 800bc44:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bc46:	b095      	sub	sp, #84	; 0x54
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	60f8      	str	r0, [r7, #12]
 800bc4c:	60b9      	str	r1, [r7, #8]
 800bc4e:	607a      	str	r2, [r7, #4]
    long t1, t2, t3;
    long q00, q01, q02, q03, q11, q12, q13, q22, q23, q33;
    float values[3];

    q00 = inv_q29_mult(eMPL_out.quat[0], eMPL_out.quat[0]);
 800bc50:	4b69      	ldr	r3, [pc, #420]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	4a68      	ldr	r2, [pc, #416]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bc56:	6812      	ldr	r2, [r2, #0]
 800bc58:	4611      	mov	r1, r2
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	f001 fa8e 	bl	800d17c <inv_q29_mult>
 800bc60:	64f8      	str	r0, [r7, #76]	; 0x4c
    q01 = inv_q29_mult(eMPL_out.quat[0], eMPL_out.quat[1]);
 800bc62:	4b65      	ldr	r3, [pc, #404]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	4a64      	ldr	r2, [pc, #400]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bc68:	6852      	ldr	r2, [r2, #4]
 800bc6a:	4611      	mov	r1, r2
 800bc6c:	4618      	mov	r0, r3
 800bc6e:	f001 fa85 	bl	800d17c <inv_q29_mult>
 800bc72:	64b8      	str	r0, [r7, #72]	; 0x48
    q02 = inv_q29_mult(eMPL_out.quat[0], eMPL_out.quat[2]);
 800bc74:	4b60      	ldr	r3, [pc, #384]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bc76:	681b      	ldr	r3, [r3, #0]
 800bc78:	4a5f      	ldr	r2, [pc, #380]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bc7a:	6892      	ldr	r2, [r2, #8]
 800bc7c:	4611      	mov	r1, r2
 800bc7e:	4618      	mov	r0, r3
 800bc80:	f001 fa7c 	bl	800d17c <inv_q29_mult>
 800bc84:	6478      	str	r0, [r7, #68]	; 0x44
    q03 = inv_q29_mult(eMPL_out.quat[0], eMPL_out.quat[3]);
 800bc86:	4b5c      	ldr	r3, [pc, #368]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	4a5b      	ldr	r2, [pc, #364]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bc8c:	68d2      	ldr	r2, [r2, #12]
 800bc8e:	4611      	mov	r1, r2
 800bc90:	4618      	mov	r0, r3
 800bc92:	f001 fa73 	bl	800d17c <inv_q29_mult>
 800bc96:	6438      	str	r0, [r7, #64]	; 0x40
    q11 = inv_q29_mult(eMPL_out.quat[1], eMPL_out.quat[1]);
 800bc98:	4b57      	ldr	r3, [pc, #348]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bc9a:	685b      	ldr	r3, [r3, #4]
 800bc9c:	4a56      	ldr	r2, [pc, #344]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bc9e:	6852      	ldr	r2, [r2, #4]
 800bca0:	4611      	mov	r1, r2
 800bca2:	4618      	mov	r0, r3
 800bca4:	f001 fa6a 	bl	800d17c <inv_q29_mult>
 800bca8:	63f8      	str	r0, [r7, #60]	; 0x3c
    q12 = inv_q29_mult(eMPL_out.quat[1], eMPL_out.quat[2]);
 800bcaa:	4b53      	ldr	r3, [pc, #332]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bcac:	685b      	ldr	r3, [r3, #4]
 800bcae:	4a52      	ldr	r2, [pc, #328]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bcb0:	6892      	ldr	r2, [r2, #8]
 800bcb2:	4611      	mov	r1, r2
 800bcb4:	4618      	mov	r0, r3
 800bcb6:	f001 fa61 	bl	800d17c <inv_q29_mult>
 800bcba:	63b8      	str	r0, [r7, #56]	; 0x38
    q13 = inv_q29_mult(eMPL_out.quat[1], eMPL_out.quat[3]);
 800bcbc:	4b4e      	ldr	r3, [pc, #312]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bcbe:	685b      	ldr	r3, [r3, #4]
 800bcc0:	4a4d      	ldr	r2, [pc, #308]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bcc2:	68d2      	ldr	r2, [r2, #12]
 800bcc4:	4611      	mov	r1, r2
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	f001 fa58 	bl	800d17c <inv_q29_mult>
 800bccc:	6378      	str	r0, [r7, #52]	; 0x34
    q22 = inv_q29_mult(eMPL_out.quat[2], eMPL_out.quat[2]);
 800bcce:	4b4a      	ldr	r3, [pc, #296]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bcd0:	689b      	ldr	r3, [r3, #8]
 800bcd2:	4a49      	ldr	r2, [pc, #292]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bcd4:	6892      	ldr	r2, [r2, #8]
 800bcd6:	4611      	mov	r1, r2
 800bcd8:	4618      	mov	r0, r3
 800bcda:	f001 fa4f 	bl	800d17c <inv_q29_mult>
 800bcde:	6338      	str	r0, [r7, #48]	; 0x30
    q23 = inv_q29_mult(eMPL_out.quat[2], eMPL_out.quat[3]);
 800bce0:	4b45      	ldr	r3, [pc, #276]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bce2:	689b      	ldr	r3, [r3, #8]
 800bce4:	4a44      	ldr	r2, [pc, #272]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bce6:	68d2      	ldr	r2, [r2, #12]
 800bce8:	4611      	mov	r1, r2
 800bcea:	4618      	mov	r0, r3
 800bcec:	f001 fa46 	bl	800d17c <inv_q29_mult>
 800bcf0:	62f8      	str	r0, [r7, #44]	; 0x2c
    q33 = inv_q29_mult(eMPL_out.quat[3], eMPL_out.quat[3]);
 800bcf2:	4b41      	ldr	r3, [pc, #260]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bcf4:	68db      	ldr	r3, [r3, #12]
 800bcf6:	4a40      	ldr	r2, [pc, #256]	; (800bdf8 <inv_get_sensor_type_euler+0x1b4>)
 800bcf8:	68d2      	ldr	r2, [r2, #12]
 800bcfa:	4611      	mov	r1, r2
 800bcfc:	4618      	mov	r0, r3
 800bcfe:	f001 fa3d 	bl	800d17c <inv_q29_mult>
 800bd02:	62b8      	str	r0, [r7, #40]	; 0x28

    /* X component of the Ybody axis in World frame */
    t1 = q12 - q03;
 800bd04:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800bd06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800bd08:	1ad3      	subs	r3, r2, r3
 800bd0a:	627b      	str	r3, [r7, #36]	; 0x24

    /* Y component of the Ybody axis in World frame */
    t2 = q22 + q00 - (1L << 30);
 800bd0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800bd0e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bd10:	4413      	add	r3, r2
 800bd12:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800bd16:	623b      	str	r3, [r7, #32]
    values[2] = -atan2f((float) t1, (float) t2) * 180.f / (float) M_PI;
 800bd18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bd1a:	f7fa fe2b 	bl	8006974 <__aeabi_i2f>
 800bd1e:	4604      	mov	r4, r0
 800bd20:	6a38      	ldr	r0, [r7, #32]
 800bd22:	f7fa fe27 	bl	8006974 <__aeabi_i2f>
 800bd26:	4603      	mov	r3, r0
 800bd28:	4619      	mov	r1, r3
 800bd2a:	4620      	mov	r0, r4
 800bd2c:	f00c fb86 	bl	801843c <atan2f>
 800bd30:	4603      	mov	r3, r0
 800bd32:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800bd36:	4931      	ldr	r1, [pc, #196]	; (800bdfc <inv_get_sensor_type_euler+0x1b8>)
 800bd38:	4618      	mov	r0, r3
 800bd3a:	f7fa fe6f 	bl	8006a1c <__aeabi_fmul>
 800bd3e:	4603      	mov	r3, r0
 800bd40:	492f      	ldr	r1, [pc, #188]	; (800be00 <inv_get_sensor_type_euler+0x1bc>)
 800bd42:	4618      	mov	r0, r3
 800bd44:	f7fa ff1e 	bl	8006b84 <__aeabi_fdiv>
 800bd48:	4603      	mov	r3, r0
 800bd4a:	61bb      	str	r3, [r7, #24]

    /* Z component of the Ybody axis in World frame */
    t3 = q23 + q01;
 800bd4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800bd4e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800bd50:	4413      	add	r3, r2
 800bd52:	61fb      	str	r3, [r7, #28]
    values[0] =
        atan2f((float) t3,
 800bd54:	69f8      	ldr	r0, [r7, #28]
 800bd56:	f7fa fe0d 	bl	8006974 <__aeabi_i2f>
 800bd5a:	4604      	mov	r4, r0
                sqrtf((float) t1 * t1 +
 800bd5c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bd5e:	f7fa fe09 	bl	8006974 <__aeabi_i2f>
 800bd62:	4605      	mov	r5, r0
 800bd64:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800bd66:	f7fa fe05 	bl	8006974 <__aeabi_i2f>
 800bd6a:	4603      	mov	r3, r0
 800bd6c:	4619      	mov	r1, r3
 800bd6e:	4628      	mov	r0, r5
 800bd70:	f7fa fe54 	bl	8006a1c <__aeabi_fmul>
 800bd74:	4603      	mov	r3, r0
 800bd76:	461e      	mov	r6, r3
                      (float) t2 * t2)) * 180.f / (float) M_PI;
 800bd78:	6a38      	ldr	r0, [r7, #32]
 800bd7a:	f7fa fdfb 	bl	8006974 <__aeabi_i2f>
 800bd7e:	4605      	mov	r5, r0
 800bd80:	6a38      	ldr	r0, [r7, #32]
 800bd82:	f7fa fdf7 	bl	8006974 <__aeabi_i2f>
 800bd86:	4603      	mov	r3, r0
 800bd88:	4619      	mov	r1, r3
 800bd8a:	4628      	mov	r0, r5
 800bd8c:	f7fa fe46 	bl	8006a1c <__aeabi_fmul>
 800bd90:	4603      	mov	r3, r0
        atan2f((float) t3,
 800bd92:	4619      	mov	r1, r3
 800bd94:	4630      	mov	r0, r6
 800bd96:	f7fa fd39 	bl	800680c <__addsf3>
 800bd9a:	4603      	mov	r3, r0
 800bd9c:	4618      	mov	r0, r3
 800bd9e:	f00c fb4f 	bl	8018440 <sqrtf>
 800bda2:	4603      	mov	r3, r0
 800bda4:	4619      	mov	r1, r3
 800bda6:	4620      	mov	r0, r4
 800bda8:	f00c fb48 	bl	801843c <atan2f>
 800bdac:	4603      	mov	r3, r0
                      (float) t2 * t2)) * 180.f / (float) M_PI;
 800bdae:	4913      	ldr	r1, [pc, #76]	; (800bdfc <inv_get_sensor_type_euler+0x1b8>)
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	f7fa fe33 	bl	8006a1c <__aeabi_fmul>
 800bdb6:	4603      	mov	r3, r0
 800bdb8:	4911      	ldr	r1, [pc, #68]	; (800be00 <inv_get_sensor_type_euler+0x1bc>)
 800bdba:	4618      	mov	r0, r3
 800bdbc:	f7fa fee2 	bl	8006b84 <__aeabi_fdiv>
 800bdc0:	4603      	mov	r3, r0
    values[0] =
 800bdc2:	613b      	str	r3, [r7, #16]
    /* Z component of the Zbody axis in World frame */
    t2 = q33 + q00 - (1L << 30);
 800bdc4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800bdc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800bdc8:	4413      	add	r3, r2
 800bdca:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800bdce:	623b      	str	r3, [r7, #32]
    if (t2 < 0) {
 800bdd0:	6a3b      	ldr	r3, [r7, #32]
 800bdd2:	2b00      	cmp	r3, #0
 800bdd4:	da1d      	bge.n	800be12 <inv_get_sensor_type_euler+0x1ce>
        if (values[0] >= 0)
 800bdd6:	693b      	ldr	r3, [r7, #16]
 800bdd8:	f04f 0100 	mov.w	r1, #0
 800bddc:	4618      	mov	r0, r3
 800bdde:	f7fa ffcf 	bl	8006d80 <__aeabi_fcmpge>
 800bde2:	4603      	mov	r3, r0
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d00d      	beq.n	800be04 <inv_get_sensor_type_euler+0x1c0>
            values[0] = 180.f - values[0];
 800bde8:	693b      	ldr	r3, [r7, #16]
 800bdea:	4619      	mov	r1, r3
 800bdec:	4803      	ldr	r0, [pc, #12]	; (800bdfc <inv_get_sensor_type_euler+0x1b8>)
 800bdee:	f7fa fd0b 	bl	8006808 <__aeabi_fsub>
 800bdf2:	4603      	mov	r3, r0
 800bdf4:	613b      	str	r3, [r7, #16]
 800bdf6:	e00c      	b.n	800be12 <inv_get_sensor_type_euler+0x1ce>
 800bdf8:	20000af0 	.word	0x20000af0
 800bdfc:	43340000 	.word	0x43340000
 800be00:	40490fdb 	.word	0x40490fdb
        else
            values[0] = -180.f - values[0];
 800be04:	693b      	ldr	r3, [r7, #16]
 800be06:	4619      	mov	r1, r3
 800be08:	4848      	ldr	r0, [pc, #288]	; (800bf2c <inv_get_sensor_type_euler+0x2e8>)
 800be0a:	f7fa fcfd 	bl	8006808 <__aeabi_fsub>
 800be0e:	4603      	mov	r3, r0
 800be10:	613b      	str	r3, [r7, #16]
    }

    /* X component of the Xbody axis in World frame */
    t1 = q11 + q00 - (1L << 30);
 800be12:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800be14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be16:	4413      	add	r3, r2
 800be18:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800be1c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Y component of the Xbody axis in World frame */
    t2 = q12 + q03;
 800be1e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800be20:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800be22:	4413      	add	r3, r2
 800be24:	623b      	str	r3, [r7, #32]
    /* Z component of the Xbody axis in World frame */
    t3 = q13 - q02;
 800be26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800be28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800be2a:	1ad3      	subs	r3, r2, r3
 800be2c:	61fb      	str	r3, [r7, #28]

    values[1] =
        (atan2f((float)(q33 + q00 - (1L << 30)), (float)(q13 - q02)) * 180.f / (float) M_PI - 90);
 800be2e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800be30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800be32:	4413      	add	r3, r2
 800be34:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800be38:	4618      	mov	r0, r3
 800be3a:	f7fa fd9b 	bl	8006974 <__aeabi_i2f>
 800be3e:	4604      	mov	r4, r0
 800be40:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800be42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800be44:	1ad3      	subs	r3, r2, r3
 800be46:	4618      	mov	r0, r3
 800be48:	f7fa fd94 	bl	8006974 <__aeabi_i2f>
 800be4c:	4603      	mov	r3, r0
 800be4e:	4619      	mov	r1, r3
 800be50:	4620      	mov	r0, r4
 800be52:	f00c faf3 	bl	801843c <atan2f>
 800be56:	4603      	mov	r3, r0
 800be58:	4935      	ldr	r1, [pc, #212]	; (800bf30 <inv_get_sensor_type_euler+0x2ec>)
 800be5a:	4618      	mov	r0, r3
 800be5c:	f7fa fdde 	bl	8006a1c <__aeabi_fmul>
 800be60:	4603      	mov	r3, r0
 800be62:	4934      	ldr	r1, [pc, #208]	; (800bf34 <inv_get_sensor_type_euler+0x2f0>)
 800be64:	4618      	mov	r0, r3
 800be66:	f7fa fe8d 	bl	8006b84 <__aeabi_fdiv>
 800be6a:	4603      	mov	r3, r0
 800be6c:	4932      	ldr	r1, [pc, #200]	; (800bf38 <inv_get_sensor_type_euler+0x2f4>)
 800be6e:	4618      	mov	r0, r3
 800be70:	f7fa fcca 	bl	8006808 <__aeabi_fsub>
 800be74:	4603      	mov	r3, r0
    values[1] =
 800be76:	617b      	str	r3, [r7, #20]
    if(values[1] >= 90)
 800be78:	697b      	ldr	r3, [r7, #20]
 800be7a:	492f      	ldr	r1, [pc, #188]	; (800bf38 <inv_get_sensor_type_euler+0x2f4>)
 800be7c:	4618      	mov	r0, r3
 800be7e:	f7fa ff7f 	bl	8006d80 <__aeabi_fcmpge>
 800be82:	4603      	mov	r3, r0
 800be84:	2b00      	cmp	r3, #0
 800be86:	d006      	beq.n	800be96 <inv_get_sensor_type_euler+0x252>
    	values[1] = 180- values[1];
 800be88:	697b      	ldr	r3, [r7, #20]
 800be8a:	4619      	mov	r1, r3
 800be8c:	4828      	ldr	r0, [pc, #160]	; (800bf30 <inv_get_sensor_type_euler+0x2ec>)
 800be8e:	f7fa fcbb 	bl	8006808 <__aeabi_fsub>
 800be92:	4603      	mov	r3, r0
 800be94:	617b      	str	r3, [r7, #20]

    if(values[1]<-90)
 800be96:	697b      	ldr	r3, [r7, #20]
 800be98:	4928      	ldr	r1, [pc, #160]	; (800bf3c <inv_get_sensor_type_euler+0x2f8>)
 800be9a:	4618      	mov	r0, r3
 800be9c:	f7fa ff5c 	bl	8006d58 <__aeabi_fcmplt>
 800bea0:	4603      	mov	r3, r0
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d006      	beq.n	800beb4 <inv_get_sensor_type_euler+0x270>
    	values[1] = -180-values[1];
 800bea6:	697b      	ldr	r3, [r7, #20]
 800bea8:	4619      	mov	r1, r3
 800beaa:	4820      	ldr	r0, [pc, #128]	; (800bf2c <inv_get_sensor_type_euler+0x2e8>)
 800beac:	f7fa fcac 	bl	8006808 <__aeabi_fsub>
 800beb0:	4603      	mov	r3, r0
 800beb2:	617b      	str	r3, [r7, #20]

    data[0] = (long)(values[0] * 65536.f);
 800beb4:	693b      	ldr	r3, [r7, #16]
 800beb6:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 800beba:	4618      	mov	r0, r3
 800bebc:	f7fa fdae 	bl	8006a1c <__aeabi_fmul>
 800bec0:	4603      	mov	r3, r0
 800bec2:	4618      	mov	r0, r3
 800bec4:	f7fa ff86 	bl	8006dd4 <__aeabi_f2iz>
 800bec8:	4602      	mov	r2, r0
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	601a      	str	r2, [r3, #0]
    data[1] = (long)(values[1] * 65536.f);
 800bece:	697b      	ldr	r3, [r7, #20]
 800bed0:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 800bed4:	4618      	mov	r0, r3
 800bed6:	f7fa fda1 	bl	8006a1c <__aeabi_fmul>
 800beda:	4603      	mov	r3, r0
 800bedc:	461a      	mov	r2, r3
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	1d1c      	adds	r4, r3, #4
 800bee2:	4610      	mov	r0, r2
 800bee4:	f7fa ff76 	bl	8006dd4 <__aeabi_f2iz>
 800bee8:	4603      	mov	r3, r0
 800beea:	6023      	str	r3, [r4, #0]
    data[2] = (long)(values[2] * 65536.f);
 800beec:	69bb      	ldr	r3, [r7, #24]
 800beee:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 800bef2:	4618      	mov	r0, r3
 800bef4:	f7fa fd92 	bl	8006a1c <__aeabi_fmul>
 800bef8:	4603      	mov	r3, r0
 800befa:	461a      	mov	r2, r3
 800befc:	68fb      	ldr	r3, [r7, #12]
 800befe:	f103 0408 	add.w	r4, r3, #8
 800bf02:	4610      	mov	r0, r2
 800bf04:	f7fa ff66 	bl	8006dd4 <__aeabi_f2iz>
 800bf08:	4603      	mov	r3, r0
 800bf0a:	6023      	str	r3, [r4, #0]

    accuracy[0] = eMPL_out.quat_accuracy;
 800bf0c:	4b0c      	ldr	r3, [pc, #48]	; (800bf40 <inv_get_sensor_type_euler+0x2fc>)
 800bf0e:	691b      	ldr	r3, [r3, #16]
 800bf10:	b25a      	sxtb	r2, r3
 800bf12:	68bb      	ldr	r3, [r7, #8]
 800bf14:	701a      	strb	r2, [r3, #0]
    timestamp[0] = eMPL_out.nine_axis_timestamp;
 800bf16:	4b0a      	ldr	r3, [pc, #40]	; (800bf40 <inv_get_sensor_type_euler+0x2fc>)
 800bf18:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bf1a:	687b      	ldr	r3, [r7, #4]
 800bf1c:	601a      	str	r2, [r3, #0]
    return eMPL_out.nine_axis_status;
 800bf1e:	4b08      	ldr	r3, [pc, #32]	; (800bf40 <inv_get_sensor_type_euler+0x2fc>)
 800bf20:	6a1b      	ldr	r3, [r3, #32]
}
 800bf22:	4618      	mov	r0, r3
 800bf24:	3754      	adds	r7, #84	; 0x54
 800bf26:	46bd      	mov	sp, r7
 800bf28:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800bf2a:	bf00      	nop
 800bf2c:	c3340000 	.word	0xc3340000
 800bf30:	43340000 	.word	0x43340000
 800bf34:	40490fdb 	.word	0x40490fdb
 800bf38:	42b40000 	.word	0x42b40000
 800bf3c:	c2b40000 	.word	0xc2b40000
 800bf40:	20000af0 	.word	0x20000af0

0800bf44 <inv_generate_eMPL_outputs>:
    return eMPL_out.nine_axis_status;
}

static inv_error_t inv_generate_eMPL_outputs
    (struct inv_sensor_cal_t *sensor_cal)
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b084      	sub	sp, #16
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
    int use_sensor;
    long sr = 1000;
 800bf4c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800bf50:	60bb      	str	r3, [r7, #8]
    inv_get_quaternion_set(eMPL_out.quat, &eMPL_out.quat_accuracy, &eMPL_out.nine_axis_timestamp);
 800bf52:	4a4c      	ldr	r2, [pc, #304]	; (800c084 <inv_generate_eMPL_outputs+0x140>)
 800bf54:	494c      	ldr	r1, [pc, #304]	; (800c088 <inv_generate_eMPL_outputs+0x144>)
 800bf56:	484d      	ldr	r0, [pc, #308]	; (800c08c <inv_generate_eMPL_outputs+0x148>)
 800bf58:	f002 f9a4 	bl	800e2a4 <inv_get_quaternion_set>
    eMPL_out.gyro_status = sensor_cal->gyro.status;
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf60:	4a4a      	ldr	r2, [pc, #296]	; (800c08c <inv_generate_eMPL_outputs+0x148>)
 800bf62:	6153      	str	r3, [r2, #20]
    eMPL_out.accel_status = sensor_cal->accel.status;
 800bf64:	687b      	ldr	r3, [r7, #4]
 800bf66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bf68:	4a48      	ldr	r2, [pc, #288]	; (800c08c <inv_generate_eMPL_outputs+0x148>)
 800bf6a:	6193      	str	r3, [r2, #24]
    eMPL_out.compass_status = sensor_cal->compass.status;
 800bf6c:	687b      	ldr	r3, [r7, #4]
 800bf6e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800bf72:	4a46      	ldr	r2, [pc, #280]	; (800c08c <inv_generate_eMPL_outputs+0x148>)
 800bf74:	61d3      	str	r3, [r2, #28]
    
    /* Find the highest sample rate and tie sensor fusion timestamps to that one. */
    if (sensor_cal->gyro.status & INV_SENSOR_ON) {
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bf7a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf7e:	2b00      	cmp	r3, #0
 800bf80:	d004      	beq.n	800bf8c <inv_generate_eMPL_outputs+0x48>
        sr = sensor_cal->gyro.sample_rate_ms;
 800bf82:	687b      	ldr	r3, [r7, #4]
 800bf84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800bf86:	60bb      	str	r3, [r7, #8]
        use_sensor = 0;
 800bf88:	2300      	movs	r3, #0
 800bf8a:	60fb      	str	r3, [r7, #12]
    }
    if ((sensor_cal->accel.status & INV_SENSOR_ON) && (sr > sensor_cal->accel.sample_rate_ms)) {
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bf90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf94:	2b00      	cmp	r3, #0
 800bf96:	d009      	beq.n	800bfac <inv_generate_eMPL_outputs+0x68>
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf9c:	68ba      	ldr	r2, [r7, #8]
 800bf9e:	429a      	cmp	r2, r3
 800bfa0:	dd04      	ble.n	800bfac <inv_generate_eMPL_outputs+0x68>
        sr = sensor_cal->accel.sample_rate_ms;
 800bfa2:	687b      	ldr	r3, [r7, #4]
 800bfa4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bfa6:	60bb      	str	r3, [r7, #8]
        use_sensor = 1;
 800bfa8:	2301      	movs	r3, #1
 800bfaa:	60fb      	str	r3, [r7, #12]
    }
    if ((sensor_cal->compass.status & INV_SENSOR_ON) && (sr > sensor_cal->compass.sample_rate_ms)) {
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800bfb2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d00b      	beq.n	800bfd2 <inv_generate_eMPL_outputs+0x8e>
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800bfc0:	68ba      	ldr	r2, [r7, #8]
 800bfc2:	429a      	cmp	r2, r3
 800bfc4:	dd05      	ble.n	800bfd2 <inv_generate_eMPL_outputs+0x8e>
        sr = sensor_cal->compass.sample_rate_ms;
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800bfcc:	60bb      	str	r3, [r7, #8]
        use_sensor = 2;
 800bfce:	2302      	movs	r3, #2
 800bfd0:	60fb      	str	r3, [r7, #12]
    }
    if ((sensor_cal->quat.status & INV_SENSOR_ON) && (sr > sensor_cal->quat.sample_rate_ms)) {
 800bfd2:	687b      	ldr	r3, [r7, #4]
 800bfd4:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800bfd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d00b      	beq.n	800bff8 <inv_generate_eMPL_outputs+0xb4>
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800bfe6:	68ba      	ldr	r2, [r7, #8]
 800bfe8:	429a      	cmp	r2, r3
 800bfea:	dd05      	ble.n	800bff8 <inv_generate_eMPL_outputs+0xb4>
        sr = sensor_cal->quat.sample_rate_ms;
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 800bff2:	60bb      	str	r3, [r7, #8]
        use_sensor = 3;
 800bff4:	2303      	movs	r3, #3
 800bff6:	60fb      	str	r3, [r7, #12]
    }

    switch (use_sensor) {
 800bff8:	68fb      	ldr	r3, [r7, #12]
 800bffa:	2b03      	cmp	r3, #3
 800bffc:	d02e      	beq.n	800c05c <inv_generate_eMPL_outputs+0x118>
 800bffe:	68fb      	ldr	r3, [r7, #12]
 800c000:	2b03      	cmp	r3, #3
 800c002:	dc05      	bgt.n	800c010 <inv_generate_eMPL_outputs+0xcc>
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	2b01      	cmp	r3, #1
 800c008:	d00e      	beq.n	800c028 <inv_generate_eMPL_outputs+0xe4>
 800c00a:	68fb      	ldr	r3, [r7, #12]
 800c00c:	2b02      	cmp	r3, #2
 800c00e:	d017      	beq.n	800c040 <inv_generate_eMPL_outputs+0xfc>
    default:
    case 0:
        eMPL_out.nine_axis_status = (sensor_cal->gyro.status & INV_NEW_DATA) ? 1 : 0;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c014:	119b      	asrs	r3, r3, #6
 800c016:	f003 0301 	and.w	r3, r3, #1
 800c01a:	4a1c      	ldr	r2, [pc, #112]	; (800c08c <inv_generate_eMPL_outputs+0x148>)
 800c01c:	6213      	str	r3, [r2, #32]
        eMPL_out.nine_axis_timestamp = sensor_cal->gyro.timestamp;
 800c01e:	687b      	ldr	r3, [r7, #4]
 800c020:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c022:	4a1a      	ldr	r2, [pc, #104]	; (800c08c <inv_generate_eMPL_outputs+0x148>)
 800c024:	6253      	str	r3, [r2, #36]	; 0x24
        break;
 800c026:	e027      	b.n	800c078 <inv_generate_eMPL_outputs+0x134>
    case 1:
        eMPL_out.nine_axis_status = (sensor_cal->accel.status & INV_NEW_DATA) ? 1 : 0;
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c02c:	119b      	asrs	r3, r3, #6
 800c02e:	f003 0301 	and.w	r3, r3, #1
 800c032:	4a16      	ldr	r2, [pc, #88]	; (800c08c <inv_generate_eMPL_outputs+0x148>)
 800c034:	6213      	str	r3, [r2, #32]
        eMPL_out.nine_axis_timestamp = sensor_cal->accel.timestamp;
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c03a:	4a14      	ldr	r2, [pc, #80]	; (800c08c <inv_generate_eMPL_outputs+0x148>)
 800c03c:	6253      	str	r3, [r2, #36]	; 0x24
        break;
 800c03e:	e01b      	b.n	800c078 <inv_generate_eMPL_outputs+0x134>
    case 2:
        eMPL_out.nine_axis_status = (sensor_cal->compass.status & INV_NEW_DATA) ? 1 : 0;
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800c046:	119b      	asrs	r3, r3, #6
 800c048:	f003 0301 	and.w	r3, r3, #1
 800c04c:	4a0f      	ldr	r2, [pc, #60]	; (800c08c <inv_generate_eMPL_outputs+0x148>)
 800c04e:	6213      	str	r3, [r2, #32]
        eMPL_out.nine_axis_timestamp = sensor_cal->compass.timestamp;
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800c056:	4a0d      	ldr	r2, [pc, #52]	; (800c08c <inv_generate_eMPL_outputs+0x148>)
 800c058:	6253      	str	r3, [r2, #36]	; 0x24
        break;
 800c05a:	e00d      	b.n	800c078 <inv_generate_eMPL_outputs+0x134>
    case 3:
        eMPL_out.nine_axis_status = (sensor_cal->quat.status & INV_NEW_DATA) ? 1 : 0;
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800c062:	119b      	asrs	r3, r3, #6
 800c064:	f003 0301 	and.w	r3, r3, #1
 800c068:	4a08      	ldr	r2, [pc, #32]	; (800c08c <inv_generate_eMPL_outputs+0x148>)
 800c06a:	6213      	str	r3, [r2, #32]
        eMPL_out.nine_axis_timestamp = sensor_cal->quat.timestamp;
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800c072:	4a06      	ldr	r2, [pc, #24]	; (800c08c <inv_generate_eMPL_outputs+0x148>)
 800c074:	6253      	str	r3, [r2, #36]	; 0x24
        break;
 800c076:	bf00      	nop
    }
    
    
    return INV_SUCCESS;
 800c078:	2300      	movs	r3, #0
}
 800c07a:	4618      	mov	r0, r3
 800c07c:	3710      	adds	r7, #16
 800c07e:	46bd      	mov	sp, r7
 800c080:	bd80      	pop	{r7, pc}
 800c082:	bf00      	nop
 800c084:	20000b14 	.word	0x20000b14
 800c088:	20000b00 	.word	0x20000b00
 800c08c:	20000af0 	.word	0x20000af0

0800c090 <inv_start_eMPL_outputs>:

static inv_error_t inv_start_eMPL_outputs(void)
{
 800c090:	b580      	push	{r7, lr}
 800c092:	af00      	add	r7, sp, #0
    return inv_register_data_cb(inv_generate_eMPL_outputs,
 800c094:	2207      	movs	r2, #7
 800c096:	f44f 7161 	mov.w	r1, #900	; 0x384
 800c09a:	4803      	ldr	r0, [pc, #12]	; (800c0a8 <inv_start_eMPL_outputs+0x18>)
 800c09c:	f000 fc4c 	bl	800c938 <inv_register_data_cb>
 800c0a0:	4603      	mov	r3, r0
        INV_PRIORITY_HAL_OUTPUTS, INV_GYRO_NEW | INV_ACCEL_NEW | INV_MAG_NEW);
}
 800c0a2:	4618      	mov	r0, r3
 800c0a4:	bd80      	pop	{r7, pc}
 800c0a6:	bf00      	nop
 800c0a8:	0800bf45 	.word	0x0800bf45

0800c0ac <inv_init_eMPL_outputs>:
{
    return inv_unregister_data_cb(inv_generate_eMPL_outputs);
}

static inv_error_t inv_init_eMPL_outputs(void)
{
 800c0ac:	b580      	push	{r7, lr}
 800c0ae:	af00      	add	r7, sp, #0
    memset(&eMPL_out, 0, sizeof(eMPL_out));
 800c0b0:	2228      	movs	r2, #40	; 0x28
 800c0b2:	2100      	movs	r1, #0
 800c0b4:	4802      	ldr	r0, [pc, #8]	; (800c0c0 <inv_init_eMPL_outputs+0x14>)
 800c0b6:	f009 f840 	bl	801513a <memset>
    return INV_SUCCESS;
 800c0ba:	2300      	movs	r3, #0
}
 800c0bc:	4618      	mov	r0, r3
 800c0be:	bd80      	pop	{r7, pc}
 800c0c0:	20000af0 	.word	0x20000af0

0800c0c4 <inv_enable_eMPL_outputs>:

/**
 *  @brief  Turns on creation and storage of HAL type results.
 */
inv_error_t inv_enable_eMPL_outputs(void)
{
 800c0c4:	b580      	push	{r7, lr}
 800c0c6:	b082      	sub	sp, #8
 800c0c8:	af00      	add	r7, sp, #0
    inv_error_t result;
    result = inv_init_eMPL_outputs();
 800c0ca:	f7ff ffef 	bl	800c0ac <inv_init_eMPL_outputs>
 800c0ce:	6078      	str	r0, [r7, #4]
    if (result)
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d001      	beq.n	800c0da <inv_enable_eMPL_outputs+0x16>
        return result;
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	e003      	b.n	800c0e2 <inv_enable_eMPL_outputs+0x1e>
    return inv_register_mpl_start_notification(inv_start_eMPL_outputs);
 800c0da:	4804      	ldr	r0, [pc, #16]	; (800c0ec <inv_enable_eMPL_outputs+0x28>)
 800c0dc:	f002 fa74 	bl	800e5c8 <inv_register_mpl_start_notification>
 800c0e0:	4603      	mov	r3, r0
}
 800c0e2:	4618      	mov	r0, r3
 800c0e4:	3708      	adds	r7, #8
 800c0e6:	46bd      	mov	sp, r7
 800c0e8:	bd80      	pop	{r7, pc}
 800c0ea:	bf00      	nop
 800c0ec:	0800c091 	.word	0x0800c091

0800c0f0 <inv_db_load_func>:
}
#endif

/** This function receives the data that was stored in non-volatile memory between power off */
static inv_error_t inv_db_load_func(const unsigned char *data)
{
 800c0f0:	b580      	push	{r7, lr}
 800c0f2:	b082      	sub	sp, #8
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	6078      	str	r0, [r7, #4]
    memcpy(&inv_data_builder.save, data, sizeof(inv_data_builder.save));
 800c0f8:	2248      	movs	r2, #72	; 0x48
 800c0fa:	6879      	ldr	r1, [r7, #4]
 800c0fc:	480f      	ldr	r0, [pc, #60]	; (800c13c <inv_db_load_func+0x4c>)
 800c0fe:	f008 fff4 	bl	80150ea <memcpy>
    // copy in the saved accuracy in the actual sensors accuracy
    sensors.gyro.accuracy = inv_data_builder.save.gyro_accuracy;
 800c102:	4b0f      	ldr	r3, [pc, #60]	; (800c140 <inv_db_load_func+0x50>)
 800c104:	f8d3 3130 	ldr.w	r3, [r3, #304]	; 0x130
 800c108:	4a0e      	ldr	r2, [pc, #56]	; (800c144 <inv_db_load_func+0x54>)
 800c10a:	6353      	str	r3, [r2, #52]	; 0x34
    sensors.accel.accuracy = inv_data_builder.save.accel_accuracy;
 800c10c:	4b0c      	ldr	r3, [pc, #48]	; (800c140 <inv_db_load_func+0x50>)
 800c10e:	f8d3 3134 	ldr.w	r3, [r3, #308]	; 0x134
 800c112:	4a0c      	ldr	r2, [pc, #48]	; (800c144 <inv_db_load_func+0x54>)
 800c114:	6793      	str	r3, [r2, #120]	; 0x78
    sensors.compass.accuracy = inv_data_builder.save.compass_accuracy;
 800c116:	4b0a      	ldr	r3, [pc, #40]	; (800c140 <inv_db_load_func+0x50>)
 800c118:	f8d3 3138 	ldr.w	r3, [r3, #312]	; 0x138
 800c11c:	4a09      	ldr	r2, [pc, #36]	; (800c144 <inv_db_load_func+0x54>)
 800c11e:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc
    // TODO
    if (sensors.compass.accuracy == 3) {
 800c122:	4b08      	ldr	r3, [pc, #32]	; (800c144 <inv_db_load_func+0x54>)
 800c124:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800c128:	2b03      	cmp	r3, #3
 800c12a:	d102      	bne.n	800c132 <inv_db_load_func+0x42>
        inv_set_compass_bias_found(1);
 800c12c:	2001      	movs	r0, #1
 800c12e:	f002 f965 	bl	800e3fc <inv_set_compass_bias_found>
    }
    return INV_SUCCESS;
 800c132:	2300      	movs	r3, #0
}
 800c134:	4618      	mov	r0, r3
 800c136:	3708      	adds	r7, #8
 800c138:	46bd      	mov	sp, r7
 800c13a:	bd80      	pop	{r7, pc}
 800c13c:	20000c0c 	.word	0x20000c0c
 800c140:	20000b18 	.word	0x20000b18
 800c144:	20000c58 	.word	0x20000c58

0800c148 <inv_db_save_func>:

/** This function returns the data to be stored in non-volatile memory between power off */
static inv_error_t inv_db_save_func(unsigned char *data)
{
 800c148:	b580      	push	{r7, lr}
 800c14a:	b082      	sub	sp, #8
 800c14c:	af00      	add	r7, sp, #0
 800c14e:	6078      	str	r0, [r7, #4]
    memcpy(data, &inv_data_builder.save, sizeof(inv_data_builder.save));
 800c150:	2248      	movs	r2, #72	; 0x48
 800c152:	4904      	ldr	r1, [pc, #16]	; (800c164 <inv_db_save_func+0x1c>)
 800c154:	6878      	ldr	r0, [r7, #4]
 800c156:	f008 ffc8 	bl	80150ea <memcpy>
    return INV_SUCCESS;
 800c15a:	2300      	movs	r3, #0
}
 800c15c:	4618      	mov	r0, r3
 800c15e:	3708      	adds	r7, #8
 800c160:	46bd      	mov	sp, r7
 800c162:	bd80      	pop	{r7, pc}
 800c164:	20000c0c 	.word	0x20000c0c

0800c168 <inv_init_data_builder>:

/** Initialize the data builder
*/
inv_error_t inv_init_data_builder(void)
{
 800c168:	b580      	push	{r7, lr}
 800c16a:	af00      	add	r7, sp, #0
    /* TODO: Hardcode temperature scale/offset here. */
    memset(&inv_data_builder, 0, sizeof(inv_data_builder));
 800c16c:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800c170:	2100      	movs	r1, #0
 800c172:	480a      	ldr	r0, [pc, #40]	; (800c19c <inv_init_data_builder+0x34>)
 800c174:	f008 ffe1 	bl	801513a <memset>
    memset(&sensors, 0, sizeof(sensors));
 800c178:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800c17c:	2100      	movs	r1, #0
 800c17e:	4808      	ldr	r0, [pc, #32]	; (800c1a0 <inv_init_data_builder+0x38>)
 800c180:	f008 ffdb 	bl	801513a <memset>

    // disable the soft iron transform process
    inv_reset_compass_soft_iron_matrix();
 800c184:	f000 fe92 	bl	800ceac <inv_reset_compass_soft_iron_matrix>

    return inv_register_load_store(inv_db_load_func, inv_db_save_func,
 800c188:	f24d 0393 	movw	r3, #53395	; 0xd093
 800c18c:	2248      	movs	r2, #72	; 0x48
 800c18e:	4905      	ldr	r1, [pc, #20]	; (800c1a4 <inv_init_data_builder+0x3c>)
 800c190:	4805      	ldr	r0, [pc, #20]	; (800c1a8 <inv_init_data_builder+0x40>)
 800c192:	f002 fa6d 	bl	800e670 <inv_register_load_store>
 800c196:	4603      	mov	r3, r0
                                   sizeof(inv_data_builder.save),
                                   INV_DB_SAVE_KEY);
}
 800c198:	4618      	mov	r0, r3
 800c19a:	bd80      	pop	{r7, pc}
 800c19c:	20000b18 	.word	0x20000b18
 800c1a0:	20000c58 	.word	0x20000c58
 800c1a4:	0800c149 	.word	0x0800c149
 800c1a8:	0800c0f1 	.word	0x0800c0f1

0800c1ac <set_sensor_orientation_and_scale>:
* @param[in] sensitivity A Scale factor to convert from hardware units to
*            standard units (dps, uT, g).
*/
void set_sensor_orientation_and_scale(struct inv_single_sensor_t *sensor,
                                 int orientation, long sensitivity)
{
 800c1ac:	b480      	push	{r7}
 800c1ae:	b085      	sub	sp, #20
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	60f8      	str	r0, [r7, #12]
 800c1b4:	60b9      	str	r1, [r7, #8]
 800c1b6:	607a      	str	r2, [r7, #4]
    sensor->sensitivity = sensitivity;
 800c1b8:	68fb      	ldr	r3, [r7, #12]
 800c1ba:	687a      	ldr	r2, [r7, #4]
 800c1bc:	625a      	str	r2, [r3, #36]	; 0x24
    sensor->orientation = orientation;
 800c1be:	68fb      	ldr	r3, [r7, #12]
 800c1c0:	68ba      	ldr	r2, [r7, #8]
 800c1c2:	601a      	str	r2, [r3, #0]
}
 800c1c4:	bf00      	nop
 800c1c6:	3714      	adds	r7, #20
 800c1c8:	46bd      	mov	sp, r7
 800c1ca:	bc80      	pop	{r7}
 800c1cc:	4770      	bx	lr
	...

0800c1d0 <inv_set_gyro_orientation_and_scale>:
* @param[in] sensitivity A scale factor to convert device units to degrees per second scaled by 2^16
*            such that degrees_per_second  = device_units * sensitivity / 2^30. Typically
*            it works out to be the maximum rate * 2^15.
*/
void inv_set_gyro_orientation_and_scale(int orientation, long sensitivity)
{
 800c1d0:	b580      	push	{r7, lr}
 800c1d2:	b082      	sub	sp, #8
 800c1d4:	af00      	add	r7, sp, #0
 800c1d6:	6078      	str	r0, [r7, #4]
 800c1d8:	6039      	str	r1, [r7, #0]
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
        fwrite(&orientation, sizeof(orientation), 1, inv_data_builder.file);
        fwrite(&sensitivity, sizeof(sensitivity), 1, inv_data_builder.file);
    }
#endif
    set_sensor_orientation_and_scale(&sensors.gyro, orientation,
 800c1da:	683a      	ldr	r2, [r7, #0]
 800c1dc:	6879      	ldr	r1, [r7, #4]
 800c1de:	4803      	ldr	r0, [pc, #12]	; (800c1ec <inv_set_gyro_orientation_and_scale+0x1c>)
 800c1e0:	f7ff ffe4 	bl	800c1ac <set_sensor_orientation_and_scale>
                                     sensitivity);
}
 800c1e4:	bf00      	nop
 800c1e6:	3708      	adds	r7, #8
 800c1e8:	46bd      	mov	sp, r7
 800c1ea:	bd80      	pop	{r7, pc}
 800c1ec:	20000c58 	.word	0x20000c58

0800c1f0 <inv_set_gyro_sample_rate>:

/** Set Gyro Sample rate in micro seconds.
* @param[in] sample_rate_us Set Gyro Sample rate in us
*/
void inv_set_gyro_sample_rate(long sample_rate_us)
{
 800c1f0:	b480      	push	{r7}
 800c1f2:	b083      	sub	sp, #12
 800c1f4:	af00      	add	r7, sp, #0
 800c1f6:	6078      	str	r0, [r7, #4]
        int type = PLAYBACK_DBG_TYPE_G_SAMPLE_RATE;
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
        fwrite(&sample_rate_us, sizeof(sample_rate_us), 1, inv_data_builder.file);
    }
#endif
    sensors.gyro.sample_rate_us = sample_rate_us;
 800c1f8:	4a0d      	ldr	r2, [pc, #52]	; (800c230 <inv_set_gyro_sample_rate+0x40>)
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	6293      	str	r3, [r2, #40]	; 0x28
    sensors.gyro.sample_rate_ms = sample_rate_us / 1000;
 800c1fe:	687b      	ldr	r3, [r7, #4]
 800c200:	4a0c      	ldr	r2, [pc, #48]	; (800c234 <inv_set_gyro_sample_rate+0x44>)
 800c202:	fb82 1203 	smull	r1, r2, r2, r3
 800c206:	1192      	asrs	r2, r2, #6
 800c208:	17db      	asrs	r3, r3, #31
 800c20a:	1ad3      	subs	r3, r2, r3
 800c20c:	4a08      	ldr	r2, [pc, #32]	; (800c230 <inv_set_gyro_sample_rate+0x40>)
 800c20e:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (sensors.gyro.bandwidth == 0) {
 800c210:	4b07      	ldr	r3, [pc, #28]	; (800c230 <inv_set_gyro_sample_rate+0x40>)
 800c212:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c214:	2b00      	cmp	r3, #0
 800c216:	d105      	bne.n	800c224 <inv_set_gyro_sample_rate+0x34>
        sensors.gyro.bandwidth = (int)(1000000L / sample_rate_us);
 800c218:	4a07      	ldr	r2, [pc, #28]	; (800c238 <inv_set_gyro_sample_rate+0x48>)
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	fb92 f3f3 	sdiv	r3, r2, r3
 800c220:	4a03      	ldr	r2, [pc, #12]	; (800c230 <inv_set_gyro_sample_rate+0x40>)
 800c222:	6413      	str	r3, [r2, #64]	; 0x40
    }
}
 800c224:	bf00      	nop
 800c226:	370c      	adds	r7, #12
 800c228:	46bd      	mov	sp, r7
 800c22a:	bc80      	pop	{r7}
 800c22c:	4770      	bx	lr
 800c22e:	bf00      	nop
 800c230:	20000c58 	.word	0x20000c58
 800c234:	10624dd3 	.word	0x10624dd3
 800c238:	000f4240 	.word	0x000f4240

0800c23c <inv_set_accel_sample_rate>:

/** Set Accel Sample rate in micro seconds.
* @param[in] sample_rate_us Set Accel Sample rate in us
*/
void inv_set_accel_sample_rate(long sample_rate_us)
{
 800c23c:	b480      	push	{r7}
 800c23e:	b083      	sub	sp, #12
 800c240:	af00      	add	r7, sp, #0
 800c242:	6078      	str	r0, [r7, #4]
        int type = PLAYBACK_DBG_TYPE_A_SAMPLE_RATE;
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
        fwrite(&sample_rate_us, sizeof(sample_rate_us), 1, inv_data_builder.file);
    }
#endif
    sensors.accel.sample_rate_us = sample_rate_us;
 800c244:	4a0e      	ldr	r2, [pc, #56]	; (800c280 <inv_set_accel_sample_rate+0x44>)
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	66d3      	str	r3, [r2, #108]	; 0x6c
    sensors.accel.sample_rate_ms = sample_rate_us / 1000;
 800c24a:	687b      	ldr	r3, [r7, #4]
 800c24c:	4a0d      	ldr	r2, [pc, #52]	; (800c284 <inv_set_accel_sample_rate+0x48>)
 800c24e:	fb82 1203 	smull	r1, r2, r2, r3
 800c252:	1192      	asrs	r2, r2, #6
 800c254:	17db      	asrs	r3, r3, #31
 800c256:	1ad3      	subs	r3, r2, r3
 800c258:	4a09      	ldr	r2, [pc, #36]	; (800c280 <inv_set_accel_sample_rate+0x44>)
 800c25a:	6713      	str	r3, [r2, #112]	; 0x70
    if (sensors.accel.bandwidth == 0) {
 800c25c:	4b08      	ldr	r3, [pc, #32]	; (800c280 <inv_set_accel_sample_rate+0x44>)
 800c25e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c262:	2b00      	cmp	r3, #0
 800c264:	d106      	bne.n	800c274 <inv_set_accel_sample_rate+0x38>
        sensors.accel.bandwidth = (int)(1000000L / sample_rate_us);
 800c266:	4a08      	ldr	r2, [pc, #32]	; (800c288 <inv_set_accel_sample_rate+0x4c>)
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	fb92 f3f3 	sdiv	r3, r2, r3
 800c26e:	4a04      	ldr	r2, [pc, #16]	; (800c280 <inv_set_accel_sample_rate+0x44>)
 800c270:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    }
}
 800c274:	bf00      	nop
 800c276:	370c      	adds	r7, #12
 800c278:	46bd      	mov	sp, r7
 800c27a:	bc80      	pop	{r7}
 800c27c:	4770      	bx	lr
 800c27e:	bf00      	nop
 800c280:	20000c58 	.word	0x20000c58
 800c284:	10624dd3 	.word	0x10624dd3
 800c288:	000f4240 	.word	0x000f4240

0800c28c <inv_set_compass_sample_rate>:

/** Set Compass Sample rate in micro seconds.
* @param[in] sample_rate_us Set Gyro Sample rate in micro seconds.
*/
void inv_set_compass_sample_rate(long sample_rate_us)
{
 800c28c:	b480      	push	{r7}
 800c28e:	b083      	sub	sp, #12
 800c290:	af00      	add	r7, sp, #0
 800c292:	6078      	str	r0, [r7, #4]
        int type = PLAYBACK_DBG_TYPE_C_SAMPLE_RATE;
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
        fwrite(&sample_rate_us, sizeof(sample_rate_us), 1, inv_data_builder.file);
    }
#endif
    sensors.compass.sample_rate_us = sample_rate_us;
 800c294:	4a0f      	ldr	r2, [pc, #60]	; (800c2d4 <inv_set_compass_sample_rate+0x48>)
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	f8c2 30b0 	str.w	r3, [r2, #176]	; 0xb0
    sensors.compass.sample_rate_ms = sample_rate_us / 1000;
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	4a0e      	ldr	r2, [pc, #56]	; (800c2d8 <inv_set_compass_sample_rate+0x4c>)
 800c2a0:	fb82 1203 	smull	r1, r2, r2, r3
 800c2a4:	1192      	asrs	r2, r2, #6
 800c2a6:	17db      	asrs	r3, r3, #31
 800c2a8:	1ad3      	subs	r3, r2, r3
 800c2aa:	4a0a      	ldr	r2, [pc, #40]	; (800c2d4 <inv_set_compass_sample_rate+0x48>)
 800c2ac:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
    if (sensors.compass.bandwidth == 0) {
 800c2b0:	4b08      	ldr	r3, [pc, #32]	; (800c2d4 <inv_set_compass_sample_rate+0x48>)
 800c2b2:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d106      	bne.n	800c2c8 <inv_set_compass_sample_rate+0x3c>
        sensors.compass.bandwidth = (int)(1000000L / sample_rate_us);
 800c2ba:	4a08      	ldr	r2, [pc, #32]	; (800c2dc <inv_set_compass_sample_rate+0x50>)
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	fb92 f3f3 	sdiv	r3, r2, r3
 800c2c2:	4a04      	ldr	r2, [pc, #16]	; (800c2d4 <inv_set_compass_sample_rate+0x48>)
 800c2c4:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8
    }
}
 800c2c8:	bf00      	nop
 800c2ca:	370c      	adds	r7, #12
 800c2cc:	46bd      	mov	sp, r7
 800c2ce:	bc80      	pop	{r7}
 800c2d0:	4770      	bx	lr
 800c2d2:	bf00      	nop
 800c2d4:	20000c58 	.word	0x20000c58
 800c2d8:	10624dd3 	.word	0x10624dd3
 800c2dc:	000f4240 	.word	0x000f4240

0800c2e0 <inv_get_compass_on>:

/** Helper function stating whether the compass is on or off.
 * @return TRUE if compass if on, 0 if compass if off
*/
int inv_get_compass_on()
{
 800c2e0:	b480      	push	{r7}
 800c2e2:	af00      	add	r7, sp, #0
    return (sensors.compass.status & INV_SENSOR_ON) == INV_SENSOR_ON;
 800c2e4:	4b06      	ldr	r3, [pc, #24]	; (800c300 <inv_get_compass_on+0x20>)
 800c2e6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800c2ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c2ee:	2b00      	cmp	r3, #0
 800c2f0:	bf14      	ite	ne
 800c2f2:	2301      	movne	r3, #1
 800c2f4:	2300      	moveq	r3, #0
 800c2f6:	b2db      	uxtb	r3, r3
}
 800c2f8:	4618      	mov	r0, r3
 800c2fa:	46bd      	mov	sp, r7
 800c2fc:	bc80      	pop	{r7}
 800c2fe:	4770      	bx	lr
 800c300:	20000c58 	.word	0x20000c58

0800c304 <inv_get_gyro_on>:

/** Helper function stating whether the gyro is on or off.
 * @return TRUE if gyro if on, 0 if gyro if off
*/
int inv_get_gyro_on()
{
 800c304:	b480      	push	{r7}
 800c306:	af00      	add	r7, sp, #0
    return (sensors.gyro.status & INV_SENSOR_ON) == INV_SENSOR_ON;
 800c308:	4b06      	ldr	r3, [pc, #24]	; (800c324 <inv_get_gyro_on+0x20>)
 800c30a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c30c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c310:	2b00      	cmp	r3, #0
 800c312:	bf14      	ite	ne
 800c314:	2301      	movne	r3, #1
 800c316:	2300      	moveq	r3, #0
 800c318:	b2db      	uxtb	r3, r3
}
 800c31a:	4618      	mov	r0, r3
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bc80      	pop	{r7}
 800c320:	4770      	bx	lr
 800c322:	bf00      	nop
 800c324:	20000c58 	.word	0x20000c58

0800c328 <inv_get_accel_on>:

/** Helper function stating whether the acceleromter is on or off.
 * @return TRUE if accel if on, 0 if accel if off
*/
int inv_get_accel_on()
{
 800c328:	b480      	push	{r7}
 800c32a:	af00      	add	r7, sp, #0
    return (sensors.accel.status & INV_SENSOR_ON) == INV_SENSOR_ON;
 800c32c:	4b06      	ldr	r3, [pc, #24]	; (800c348 <inv_get_accel_on+0x20>)
 800c32e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c330:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c334:	2b00      	cmp	r3, #0
 800c336:	bf14      	ite	ne
 800c338:	2301      	movne	r3, #1
 800c33a:	2300      	moveq	r3, #0
 800c33c:	b2db      	uxtb	r3, r3
}
 800c33e:	4618      	mov	r0, r3
 800c340:	46bd      	mov	sp, r7
 800c342:	bc80      	pop	{r7}
 800c344:	4770      	bx	lr
 800c346:	bf00      	nop
 800c348:	20000c58 	.word	0x20000c58

0800c34c <inv_get_last_timestamp>:
/** Get last timestamp across all 3 sensors that are on.
* This find out which timestamp has the largest value for sensors that are on.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_time_t inv_get_last_timestamp()
{
 800c34c:	b480      	push	{r7}
 800c34e:	b083      	sub	sp, #12
 800c350:	af00      	add	r7, sp, #0
    inv_time_t timestamp = 0;
 800c352:	2300      	movs	r3, #0
 800c354:	607b      	str	r3, [r7, #4]
    if (sensors.accel.status & INV_SENSOR_ON) {
 800c356:	4b1f      	ldr	r3, [pc, #124]	; (800c3d4 <inv_get_last_timestamp+0x88>)
 800c358:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c35a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c35e:	2b00      	cmp	r3, #0
 800c360:	d002      	beq.n	800c368 <inv_get_last_timestamp+0x1c>
        timestamp = sensors.accel.timestamp;
 800c362:	4b1c      	ldr	r3, [pc, #112]	; (800c3d4 <inv_get_last_timestamp+0x88>)
 800c364:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c366:	607b      	str	r3, [r7, #4]
    }
    if (sensors.gyro.status & INV_SENSOR_ON) {
 800c368:	4b1a      	ldr	r3, [pc, #104]	; (800c3d4 <inv_get_last_timestamp+0x88>)
 800c36a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c36c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c370:	2b00      	cmp	r3, #0
 800c372:	d007      	beq.n	800c384 <inv_get_last_timestamp+0x38>
        if (timestamp < sensors.gyro.timestamp) {
 800c374:	4b17      	ldr	r3, [pc, #92]	; (800c3d4 <inv_get_last_timestamp+0x88>)
 800c376:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c378:	687a      	ldr	r2, [r7, #4]
 800c37a:	429a      	cmp	r2, r3
 800c37c:	d202      	bcs.n	800c384 <inv_get_last_timestamp+0x38>
            timestamp = sensors.gyro.timestamp;
 800c37e:	4b15      	ldr	r3, [pc, #84]	; (800c3d4 <inv_get_last_timestamp+0x88>)
 800c380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c382:	607b      	str	r3, [r7, #4]
        }
    }
    if (sensors.compass.status & INV_SENSOR_ON) {
 800c384:	4b13      	ldr	r3, [pc, #76]	; (800c3d4 <inv_get_last_timestamp+0x88>)
 800c386:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800c38a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d009      	beq.n	800c3a6 <inv_get_last_timestamp+0x5a>
        if (timestamp < sensors.compass.timestamp) {
 800c392:	4b10      	ldr	r3, [pc, #64]	; (800c3d4 <inv_get_last_timestamp+0x88>)
 800c394:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800c398:	687a      	ldr	r2, [r7, #4]
 800c39a:	429a      	cmp	r2, r3
 800c39c:	d203      	bcs.n	800c3a6 <inv_get_last_timestamp+0x5a>
            timestamp = sensors.compass.timestamp;
 800c39e:	4b0d      	ldr	r3, [pc, #52]	; (800c3d4 <inv_get_last_timestamp+0x88>)
 800c3a0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800c3a4:	607b      	str	r3, [r7, #4]
        }
    }
    if (sensors.temp.status & INV_SENSOR_ON) {
 800c3a6:	4b0b      	ldr	r3, [pc, #44]	; (800c3d4 <inv_get_last_timestamp+0x88>)
 800c3a8:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800c3ac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	d009      	beq.n	800c3c8 <inv_get_last_timestamp+0x7c>
        if (timestamp < sensors.temp.timestamp)
 800c3b4:	4b07      	ldr	r3, [pc, #28]	; (800c3d4 <inv_get_last_timestamp+0x88>)
 800c3b6:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800c3ba:	687a      	ldr	r2, [r7, #4]
 800c3bc:	429a      	cmp	r2, r3
 800c3be:	d203      	bcs.n	800c3c8 <inv_get_last_timestamp+0x7c>
            timestamp = sensors.temp.timestamp;
 800c3c0:	4b04      	ldr	r3, [pc, #16]	; (800c3d4 <inv_get_last_timestamp+0x88>)
 800c3c2:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800c3c6:	607b      	str	r3, [r7, #4]
    }
    return timestamp;
 800c3c8:	687b      	ldr	r3, [r7, #4]
}
 800c3ca:	4618      	mov	r0, r3
 800c3cc:	370c      	adds	r7, #12
 800c3ce:	46bd      	mov	sp, r7
 800c3d0:	bc80      	pop	{r7}
 800c3d2:	4770      	bx	lr
 800c3d4:	20000c58 	.word	0x20000c58

0800c3d8 <inv_set_accel_orientation_and_scale>:
* @param[in] sensitivity A scale factor to convert device units to g's
*            such that g's = device_units * sensitivity / 2^30. Typically
*            it works out to be the maximum g_value * 2^15.
*/
void inv_set_accel_orientation_and_scale(int orientation, long sensitivity)
{
 800c3d8:	b580      	push	{r7, lr}
 800c3da:	b082      	sub	sp, #8
 800c3dc:	af00      	add	r7, sp, #0
 800c3de:	6078      	str	r0, [r7, #4]
 800c3e0:	6039      	str	r1, [r7, #0]
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
        fwrite(&orientation, sizeof(orientation), 1, inv_data_builder.file);
        fwrite(&sensitivity, sizeof(sensitivity), 1, inv_data_builder.file);
    }
#endif
    set_sensor_orientation_and_scale(&sensors.accel, orientation,
 800c3e2:	683a      	ldr	r2, [r7, #0]
 800c3e4:	6879      	ldr	r1, [r7, #4]
 800c3e6:	4803      	ldr	r0, [pc, #12]	; (800c3f4 <inv_set_accel_orientation_and_scale+0x1c>)
 800c3e8:	f7ff fee0 	bl	800c1ac <set_sensor_orientation_and_scale>
                                     sensitivity);
}
 800c3ec:	bf00      	nop
 800c3ee:	3708      	adds	r7, #8
 800c3f0:	46bd      	mov	sp, r7
 800c3f2:	bd80      	pop	{r7, pc}
 800c3f4:	20000c9c 	.word	0x20000c9c

0800c3f8 <inv_set_compass_orientation_and_scale>:
* @param[in] sensitivity A scale factor to convert device units to uT
*            such that uT = device_units * sensitivity / 2^30. Typically
*            it works out to be the maximum uT_value * 2^15.
*/
void inv_set_compass_orientation_and_scale(int orientation, long sensitivity)
{
 800c3f8:	b580      	push	{r7, lr}
 800c3fa:	b082      	sub	sp, #8
 800c3fc:	af00      	add	r7, sp, #0
 800c3fe:	6078      	str	r0, [r7, #4]
 800c400:	6039      	str	r1, [r7, #0]
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
        fwrite(&orientation, sizeof(orientation), 1, inv_data_builder.file);
        fwrite(&sensitivity, sizeof(sensitivity), 1, inv_data_builder.file);
    }
#endif
    set_sensor_orientation_and_scale(&sensors.compass, orientation, sensitivity);
 800c402:	683a      	ldr	r2, [r7, #0]
 800c404:	6879      	ldr	r1, [r7, #4]
 800c406:	4803      	ldr	r0, [pc, #12]	; (800c414 <inv_set_compass_orientation_and_scale+0x1c>)
 800c408:	f7ff fed0 	bl	800c1ac <set_sensor_orientation_and_scale>
}
 800c40c:	bf00      	nop
 800c40e:	3708      	adds	r7, #8
 800c410:	46bd      	mov	sp, r7
 800c412:	bd80      	pop	{r7, pc}
 800c414:	20000ce0 	.word	0x20000ce0

0800c418 <inv_apply_calibration>:
* @param[in,out] sensor structure to modify
* @param[in] bias bias in the mounting frame, in hardware units scaled by
*                 2^16. Length 3.
*/
void inv_apply_calibration(struct inv_single_sensor_t *sensor, const long *bias)
{
 800c418:	b580      	push	{r7, lr}
 800c41a:	b086      	sub	sp, #24
 800c41c:	af00      	add	r7, sp, #0
 800c41e:	6078      	str	r0, [r7, #4]
 800c420:	6039      	str	r1, [r7, #0]
    long raw32[3];

    // Convert raw to calibrated
    raw32[0] = (long)sensor->raw[0] << 15;
 800c422:	687b      	ldr	r3, [r7, #4]
 800c424:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800c428:	03db      	lsls	r3, r3, #15
 800c42a:	60fb      	str	r3, [r7, #12]
    raw32[1] = (long)sensor->raw[1] << 15;
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800c432:	03db      	lsls	r3, r3, #15
 800c434:	613b      	str	r3, [r7, #16]
    raw32[2] = (long)sensor->raw[2] << 15;
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800c43c:	03db      	lsls	r3, r3, #15
 800c43e:	617b      	str	r3, [r7, #20]

    inv_convert_to_body_with_scale(sensor->orientation, sensor->sensitivity << 1, raw32, sensor->raw_scaled);
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	b298      	uxth	r0, r3
 800c446:	687b      	ldr	r3, [r7, #4]
 800c448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c44a:	0059      	lsls	r1, r3, #1
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	330c      	adds	r3, #12
 800c450:	f107 020c 	add.w	r2, r7, #12
 800c454:	f001 fce3 	bl	800de1e <inv_convert_to_body_with_scale>

    raw32[0] -= bias[0] >> 1;
 800c458:	68fa      	ldr	r2, [r7, #12]
 800c45a:	683b      	ldr	r3, [r7, #0]
 800c45c:	681b      	ldr	r3, [r3, #0]
 800c45e:	105b      	asrs	r3, r3, #1
 800c460:	1ad3      	subs	r3, r2, r3
 800c462:	60fb      	str	r3, [r7, #12]
    raw32[1] -= bias[1] >> 1;
 800c464:	693a      	ldr	r2, [r7, #16]
 800c466:	683b      	ldr	r3, [r7, #0]
 800c468:	3304      	adds	r3, #4
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	105b      	asrs	r3, r3, #1
 800c46e:	1ad3      	subs	r3, r2, r3
 800c470:	613b      	str	r3, [r7, #16]
    raw32[2] -= bias[2] >> 1;
 800c472:	697a      	ldr	r2, [r7, #20]
 800c474:	683b      	ldr	r3, [r7, #0]
 800c476:	3308      	adds	r3, #8
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	105b      	asrs	r3, r3, #1
 800c47c:	1ad3      	subs	r3, r2, r3
 800c47e:	617b      	str	r3, [r7, #20]

    inv_convert_to_body_with_scale(sensor->orientation, sensor->sensitivity << 1, raw32, sensor->calibrated);
 800c480:	687b      	ldr	r3, [r7, #4]
 800c482:	681b      	ldr	r3, [r3, #0]
 800c484:	b298      	uxth	r0, r3
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c48a:	0059      	lsls	r1, r3, #1
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	3318      	adds	r3, #24
 800c490:	f107 020c 	add.w	r2, r7, #12
 800c494:	f001 fcc3 	bl	800de1e <inv_convert_to_body_with_scale>

    sensor->status |= INV_CALIBRATED;
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c49c:	f043 0220 	orr.w	r2, r3, #32
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	631a      	str	r2, [r3, #48]	; 0x30
}
 800c4a4:	bf00      	nop
 800c4a6:	3718      	adds	r7, #24
 800c4a8:	46bd      	mov	sp, r7
 800c4aa:	bd80      	pop	{r7, pc}

0800c4ac <inv_get_compass_bias>:
/** Returns the current bias for the compass
* @param[out] bias Compass bias in hardware units scaled by 2^16. In mounting frame.
*             Length 3.
*/
void inv_get_compass_bias(long *bias)
{
 800c4ac:	b580      	push	{r7, lr}
 800c4ae:	b082      	sub	sp, #8
 800c4b0:	af00      	add	r7, sp, #0
 800c4b2:	6078      	str	r0, [r7, #4]
    if (bias != NULL) {
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d004      	beq.n	800c4c4 <inv_get_compass_bias+0x18>
        memcpy(bias, inv_data_builder.save.compass_bias, sizeof(inv_data_builder.save.compass_bias));
 800c4ba:	220c      	movs	r2, #12
 800c4bc:	4903      	ldr	r1, [pc, #12]	; (800c4cc <inv_get_compass_bias+0x20>)
 800c4be:	6878      	ldr	r0, [r7, #4]
 800c4c0:	f008 fe13 	bl	80150ea <memcpy>
    }
}
 800c4c4:	bf00      	nop
 800c4c6:	3708      	adds	r7, #8
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	bd80      	pop	{r7, pc}
 800c4cc:	20000c0c 	.word	0x20000c0c

0800c4d0 <inv_set_compass_bias>:

void inv_set_compass_bias(const long *bias, int accuracy)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b082      	sub	sp, #8
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
 800c4d8:	6039      	str	r1, [r7, #0]
    if (memcmp(inv_data_builder.save.compass_bias, bias, sizeof(inv_data_builder.save.compass_bias))) {
 800c4da:	220c      	movs	r2, #12
 800c4dc:	6879      	ldr	r1, [r7, #4]
 800c4de:	4810      	ldr	r0, [pc, #64]	; (800c520 <inv_set_compass_bias+0x50>)
 800c4e0:	f008 fdf5 	bl	80150ce <memcmp>
 800c4e4:	4603      	mov	r3, r0
 800c4e6:	2b00      	cmp	r3, #0
 800c4e8:	d008      	beq.n	800c4fc <inv_set_compass_bias+0x2c>
        memcpy(inv_data_builder.save.compass_bias, bias, sizeof(inv_data_builder.save.compass_bias));
 800c4ea:	220c      	movs	r2, #12
 800c4ec:	6879      	ldr	r1, [r7, #4]
 800c4ee:	480c      	ldr	r0, [pc, #48]	; (800c520 <inv_set_compass_bias+0x50>)
 800c4f0:	f008 fdfb 	bl	80150ea <memcpy>
        inv_apply_calibration(&sensors.compass, inv_data_builder.save.compass_bias);
 800c4f4:	490a      	ldr	r1, [pc, #40]	; (800c520 <inv_set_compass_bias+0x50>)
 800c4f6:	480b      	ldr	r0, [pc, #44]	; (800c524 <inv_set_compass_bias+0x54>)
 800c4f8:	f7ff ff8e 	bl	800c418 <inv_apply_calibration>
    }
    sensors.compass.accuracy = accuracy;
 800c4fc:	4a0a      	ldr	r2, [pc, #40]	; (800c528 <inv_set_compass_bias+0x58>)
 800c4fe:	683b      	ldr	r3, [r7, #0]
 800c500:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc
    inv_data_builder.save.compass_accuracy = accuracy;
 800c504:	4a09      	ldr	r2, [pc, #36]	; (800c52c <inv_set_compass_bias+0x5c>)
 800c506:	683b      	ldr	r3, [r7, #0]
 800c508:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
    inv_set_message(INV_MSG_NEW_CB_EVENT, INV_MSG_NEW_CB_EVENT, 0);
 800c50c:	2200      	movs	r2, #0
 800c50e:	2108      	movs	r1, #8
 800c510:	2008      	movs	r0, #8
 800c512:	f000 fd5d 	bl	800cfd0 <inv_set_message>
}
 800c516:	bf00      	nop
 800c518:	3708      	adds	r7, #8
 800c51a:	46bd      	mov	sp, r7
 800c51c:	bd80      	pop	{r7, pc}
 800c51e:	bf00      	nop
 800c520:	20000c0c 	.word	0x20000c0c
 800c524:	20000ce0 	.word	0x20000ce0
 800c528:	20000c58 	.word	0x20000c58
 800c52c:	20000b18 	.word	0x20000b18

0800c530 <inv_set_compass_disturbance>:

/** Set the state of a compass disturbance
* @param[in] dist 1=disturbance, 0=no disturbance
*/
void inv_set_compass_disturbance(int dist)
{
 800c530:	b480      	push	{r7}
 800c532:	b083      	sub	sp, #12
 800c534:	af00      	add	r7, sp, #0
 800c536:	6078      	str	r0, [r7, #4]
    inv_data_builder.compass_disturbance = dist;
 800c538:	4a04      	ldr	r2, [pc, #16]	; (800c54c <inv_set_compass_disturbance+0x1c>)
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	f8c2 313c 	str.w	r3, [r2, #316]	; 0x13c
}
 800c540:	bf00      	nop
 800c542:	370c      	adds	r7, #12
 800c544:	46bd      	mov	sp, r7
 800c546:	bc80      	pop	{r7}
 800c548:	4770      	bx	lr
 800c54a:	bf00      	nop
 800c54c:	20000b18 	.word	0x20000b18

0800c550 <inv_set_accel_accuracy>:

/** Sets the accel accuracy.
* @param[in] accuracy Accuracy rating from 0 to 3, with 3 being most accurate.
*/
void inv_set_accel_accuracy(int accuracy)
{
 800c550:	b580      	push	{r7, lr}
 800c552:	b082      	sub	sp, #8
 800c554:	af00      	add	r7, sp, #0
 800c556:	6078      	str	r0, [r7, #4]
    sensors.accel.accuracy = accuracy;
 800c558:	4a07      	ldr	r2, [pc, #28]	; (800c578 <inv_set_accel_accuracy+0x28>)
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	6793      	str	r3, [r2, #120]	; 0x78
    inv_data_builder.save.accel_accuracy = accuracy;
 800c55e:	4a07      	ldr	r2, [pc, #28]	; (800c57c <inv_set_accel_accuracy+0x2c>)
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	f8c2 3134 	str.w	r3, [r2, #308]	; 0x134
    inv_set_message(INV_MSG_NEW_AB_EVENT, INV_MSG_NEW_AB_EVENT, 0);
 800c566:	2200      	movs	r2, #0
 800c568:	2110      	movs	r1, #16
 800c56a:	2010      	movs	r0, #16
 800c56c:	f000 fd30 	bl	800cfd0 <inv_set_message>
}
 800c570:	bf00      	nop
 800c572:	3708      	adds	r7, #8
 800c574:	46bd      	mov	sp, r7
 800c576:	bd80      	pop	{r7, pc}
 800c578:	20000c58 	.word	0x20000c58
 800c57c:	20000b18 	.word	0x20000b18

0800c580 <inv_set_accel_bias_mask>:
* @param[in] bias Accel bias, length 3. In HW units scaled by 2^16 in body frame
* @param[in] accuracy Accuracy rating from 0 to 3, with 3 being most accurate.
* @param[in] mask Mask to select axis to apply bias set.
*/
void inv_set_accel_bias_mask(const long *bias, int accuracy, int mask)
{
 800c580:	b580      	push	{r7, lr}
 800c582:	b084      	sub	sp, #16
 800c584:	af00      	add	r7, sp, #0
 800c586:	60f8      	str	r0, [r7, #12]
 800c588:	60b9      	str	r1, [r7, #8]
 800c58a:	607a      	str	r2, [r7, #4]
    if (bias) {
 800c58c:	68fb      	ldr	r3, [r7, #12]
 800c58e:	2b00      	cmp	r3, #0
 800c590:	d021      	beq.n	800c5d6 <inv_set_accel_bias_mask+0x56>
        if (mask & 1){
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	f003 0301 	and.w	r3, r3, #1
 800c598:	2b00      	cmp	r3, #0
 800c59a:	d004      	beq.n	800c5a6 <inv_set_accel_bias_mask+0x26>
            inv_data_builder.save.accel_bias[0] = bias[0];
 800c59c:	68fb      	ldr	r3, [r7, #12]
 800c59e:	681b      	ldr	r3, [r3, #0]
 800c5a0:	4a15      	ldr	r2, [pc, #84]	; (800c5f8 <inv_set_accel_bias_mask+0x78>)
 800c5a2:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
        }
        if (mask & 2){
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	f003 0302 	and.w	r3, r3, #2
 800c5ac:	2b00      	cmp	r3, #0
 800c5ae:	d004      	beq.n	800c5ba <inv_set_accel_bias_mask+0x3a>
            inv_data_builder.save.accel_bias[1] = bias[1];
 800c5b0:	68fb      	ldr	r3, [r7, #12]
 800c5b2:	685b      	ldr	r3, [r3, #4]
 800c5b4:	4a10      	ldr	r2, [pc, #64]	; (800c5f8 <inv_set_accel_bias_mask+0x78>)
 800c5b6:	f8c2 3118 	str.w	r3, [r2, #280]	; 0x118
        }
        if (mask & 4){
 800c5ba:	687b      	ldr	r3, [r7, #4]
 800c5bc:	f003 0304 	and.w	r3, r3, #4
 800c5c0:	2b00      	cmp	r3, #0
 800c5c2:	d004      	beq.n	800c5ce <inv_set_accel_bias_mask+0x4e>
            inv_data_builder.save.accel_bias[2] = bias[2];
 800c5c4:	68fb      	ldr	r3, [r7, #12]
 800c5c6:	689b      	ldr	r3, [r3, #8]
 800c5c8:	4a0b      	ldr	r2, [pc, #44]	; (800c5f8 <inv_set_accel_bias_mask+0x78>)
 800c5ca:	f8c2 311c 	str.w	r3, [r2, #284]	; 0x11c
        }

        inv_apply_calibration(&sensors.accel, inv_data_builder.save.accel_bias);
 800c5ce:	490b      	ldr	r1, [pc, #44]	; (800c5fc <inv_set_accel_bias_mask+0x7c>)
 800c5d0:	480b      	ldr	r0, [pc, #44]	; (800c600 <inv_set_accel_bias_mask+0x80>)
 800c5d2:	f7ff ff21 	bl	800c418 <inv_apply_calibration>
    }
    sensors.accel.accuracy = accuracy;
 800c5d6:	4a0b      	ldr	r2, [pc, #44]	; (800c604 <inv_set_accel_bias_mask+0x84>)
 800c5d8:	68bb      	ldr	r3, [r7, #8]
 800c5da:	6793      	str	r3, [r2, #120]	; 0x78
    inv_data_builder.save.accel_accuracy = accuracy;
 800c5dc:	4a06      	ldr	r2, [pc, #24]	; (800c5f8 <inv_set_accel_bias_mask+0x78>)
 800c5de:	68bb      	ldr	r3, [r7, #8]
 800c5e0:	f8c2 3134 	str.w	r3, [r2, #308]	; 0x134
    inv_set_message(INV_MSG_NEW_AB_EVENT, INV_MSG_NEW_AB_EVENT, 0);
 800c5e4:	2200      	movs	r2, #0
 800c5e6:	2110      	movs	r1, #16
 800c5e8:	2010      	movs	r0, #16
 800c5ea:	f000 fcf1 	bl	800cfd0 <inv_set_message>
}
 800c5ee:	bf00      	nop
 800c5f0:	3710      	adds	r7, #16
 800c5f2:	46bd      	mov	sp, r7
 800c5f4:	bd80      	pop	{r7, pc}
 800c5f6:	bf00      	nop
 800c5f8:	20000b18 	.word	0x20000b18
 800c5fc:	20000c2c 	.word	0x20000c2c
 800c600:	20000c9c 	.word	0x20000c9c
 800c604:	20000c58 	.word	0x20000c58

0800c608 <inv_set_gyro_bias>:
* @param[in] bias Gyro bias in hardware units scaled by 2^16. In chip mounting frame.
*            Length 3.
* @param[in] accuracy Accuracy of bias. 0 = least accurate, 3 = most accurate.
*/
void inv_set_gyro_bias(const long *bias, int accuracy)
{
 800c608:	b580      	push	{r7, lr}
 800c60a:	b082      	sub	sp, #8
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	6078      	str	r0, [r7, #4]
 800c610:	6039      	str	r1, [r7, #0]
    if (bias != NULL) {
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	2b00      	cmp	r3, #0
 800c616:	d010      	beq.n	800c63a <inv_set_gyro_bias+0x32>
        if (memcmp(inv_data_builder.save.gyro_bias, bias, sizeof(inv_data_builder.save.gyro_bias))) {
 800c618:	220c      	movs	r2, #12
 800c61a:	6879      	ldr	r1, [r7, #4]
 800c61c:	4819      	ldr	r0, [pc, #100]	; (800c684 <inv_set_gyro_bias+0x7c>)
 800c61e:	f008 fd56 	bl	80150ce <memcmp>
 800c622:	4603      	mov	r3, r0
 800c624:	2b00      	cmp	r3, #0
 800c626:	d008      	beq.n	800c63a <inv_set_gyro_bias+0x32>
            memcpy(inv_data_builder.save.gyro_bias, bias, sizeof(inv_data_builder.save.gyro_bias));
 800c628:	220c      	movs	r2, #12
 800c62a:	6879      	ldr	r1, [r7, #4]
 800c62c:	4815      	ldr	r0, [pc, #84]	; (800c684 <inv_set_gyro_bias+0x7c>)
 800c62e:	f008 fd5c 	bl	80150ea <memcpy>
            inv_apply_calibration(&sensors.gyro, inv_data_builder.save.gyro_bias);
 800c632:	4914      	ldr	r1, [pc, #80]	; (800c684 <inv_set_gyro_bias+0x7c>)
 800c634:	4814      	ldr	r0, [pc, #80]	; (800c688 <inv_set_gyro_bias+0x80>)
 800c636:	f7ff feef 	bl	800c418 <inv_apply_calibration>
        }
    }
    sensors.gyro.accuracy = accuracy;
 800c63a:	4a13      	ldr	r2, [pc, #76]	; (800c688 <inv_set_gyro_bias+0x80>)
 800c63c:	683b      	ldr	r3, [r7, #0]
 800c63e:	6353      	str	r3, [r2, #52]	; 0x34
    inv_data_builder.save.gyro_accuracy = accuracy;
 800c640:	4a12      	ldr	r2, [pc, #72]	; (800c68c <inv_set_gyro_bias+0x84>)
 800c642:	683b      	ldr	r3, [r7, #0]
 800c644:	f8c2 3130 	str.w	r3, [r2, #304]	; 0x130

    /* TODO: What should we do if there's no temperature data? */
    if (sensors.temp.calibrated[0])
 800c648:	4b0f      	ldr	r3, [pc, #60]	; (800c688 <inv_set_gyro_bias+0x80>)
 800c64a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800c64e:	2b00      	cmp	r3, #0
 800c650:	d006      	beq.n	800c660 <inv_set_gyro_bias+0x58>
        inv_data_builder.save.gyro_temp = sensors.temp.calibrated[0];
 800c652:	4b0d      	ldr	r3, [pc, #52]	; (800c688 <inv_set_gyro_bias+0x80>)
 800c654:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 800c658:	4a0c      	ldr	r2, [pc, #48]	; (800c68c <inv_set_gyro_bias+0x84>)
 800c65a:	f8c2 310c 	str.w	r3, [r2, #268]	; 0x10c
 800c65e:	e004      	b.n	800c66a <inv_set_gyro_bias+0x62>
    else
        /* Set to 27 deg C for now until we've got a better solution. */
        inv_data_builder.save.gyro_temp = 1769472L;
 800c660:	4b0a      	ldr	r3, [pc, #40]	; (800c68c <inv_set_gyro_bias+0x84>)
 800c662:	f44f 12d8 	mov.w	r2, #1769472	; 0x1b0000
 800c666:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
    inv_set_message(INV_MSG_NEW_GB_EVENT, INV_MSG_NEW_GB_EVENT, 0);
 800c66a:	2200      	movs	r2, #0
 800c66c:	2104      	movs	r1, #4
 800c66e:	2004      	movs	r0, #4
 800c670:	f000 fcae 	bl	800cfd0 <inv_set_message>

    /* TODO: this flag works around the synchronization problem seen with using
       the user-exposed message layer to signal the temperature compensation
       module that gyro biases were set.
       A better, cleaner method is certainly needed. */
    inv_data_builder.save.gyro_bias_tc_set = true;
 800c674:	4b05      	ldr	r3, [pc, #20]	; (800c68c <inv_set_gyro_bias+0x84>)
 800c676:	2201      	movs	r2, #1
 800c678:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
}
 800c67c:	bf00      	nop
 800c67e:	3708      	adds	r7, #8
 800c680:	46bd      	mov	sp, r7
 800c682:	bd80      	pop	{r7, pc}
 800c684:	20000c18 	.word	0x20000c18
 800c688:	20000c58 	.word	0x20000c58
 800c68c:	20000b18 	.word	0x20000b18

0800c690 <inv_get_gyro_bias_tc_set>:
 *          The flag clear automatically after is read.
 *  @return true if the flag was set, indicating gyro biases were set.
 *          false if the flag was not set.
 */
int inv_get_gyro_bias_tc_set(void)
{
 800c690:	b480      	push	{r7}
 800c692:	b083      	sub	sp, #12
 800c694:	af00      	add	r7, sp, #0
    int flag = (inv_data_builder.save.gyro_bias_tc_set == true);
 800c696:	4b09      	ldr	r3, [pc, #36]	; (800c6bc <inv_get_gyro_bias_tc_set+0x2c>)
 800c698:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 800c69c:	2b01      	cmp	r3, #1
 800c69e:	bf0c      	ite	eq
 800c6a0:	2301      	moveq	r3, #1
 800c6a2:	2300      	movne	r3, #0
 800c6a4:	b2db      	uxtb	r3, r3
 800c6a6:	607b      	str	r3, [r7, #4]
    inv_data_builder.save.gyro_bias_tc_set = false;
 800c6a8:	4b04      	ldr	r3, [pc, #16]	; (800c6bc <inv_get_gyro_bias_tc_set+0x2c>)
 800c6aa:	2200      	movs	r2, #0
 800c6ac:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
    return flag;
 800c6b0:	687b      	ldr	r3, [r7, #4]
}
 800c6b2:	4618      	mov	r0, r3
 800c6b4:	370c      	adds	r7, #12
 800c6b6:	46bd      	mov	sp, r7
 800c6b8:	bc80      	pop	{r7}
 800c6ba:	4770      	bx	lr
 800c6bc:	20000b18 	.word	0x20000b18

0800c6c0 <inv_get_gyro_bias>:
 *              Length 3.
 *  @param[in] temp
 *              Tempearature in degrees C.
 */
void inv_get_gyro_bias(long *bias, long *temp)
{
 800c6c0:	b580      	push	{r7, lr}
 800c6c2:	b082      	sub	sp, #8
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	6078      	str	r0, [r7, #4]
 800c6c8:	6039      	str	r1, [r7, #0]
    if (bias != NULL)
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	2b00      	cmp	r3, #0
 800c6ce:	d004      	beq.n	800c6da <inv_get_gyro_bias+0x1a>
        memcpy(bias, inv_data_builder.save.gyro_bias,
 800c6d0:	220c      	movs	r2, #12
 800c6d2:	4908      	ldr	r1, [pc, #32]	; (800c6f4 <inv_get_gyro_bias+0x34>)
 800c6d4:	6878      	ldr	r0, [r7, #4]
 800c6d6:	f008 fd08 	bl	80150ea <memcpy>
               sizeof(inv_data_builder.save.gyro_bias));
    if (temp != NULL)
 800c6da:	683b      	ldr	r3, [r7, #0]
 800c6dc:	2b00      	cmp	r3, #0
 800c6de:	d004      	beq.n	800c6ea <inv_get_gyro_bias+0x2a>
        temp[0] = inv_data_builder.save.gyro_temp;
 800c6e0:	4b05      	ldr	r3, [pc, #20]	; (800c6f8 <inv_get_gyro_bias+0x38>)
 800c6e2:	f8d3 210c 	ldr.w	r2, [r3, #268]	; 0x10c
 800c6e6:	683b      	ldr	r3, [r7, #0]
 800c6e8:	601a      	str	r2, [r3, #0]
}
 800c6ea:	bf00      	nop
 800c6ec:	3708      	adds	r7, #8
 800c6ee:	46bd      	mov	sp, r7
 800c6f0:	bd80      	pop	{r7, pc}
 800c6f2:	bf00      	nop
 800c6f4:	20000c18 	.word	0x20000c18
 800c6f8:	20000b18 	.word	0x20000b18

0800c6fc <inv_build_accel>:
 *  @param[in]  timestamp 
 *              Monotonic time stamp, for Android it's in nanoseconds.
 *  @return     Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_build_accel(const long *accel, int status, inv_time_t timestamp)
{
 800c6fc:	b580      	push	{r7, lr}
 800c6fe:	b084      	sub	sp, #16
 800c700:	af00      	add	r7, sp, #0
 800c702:	60f8      	str	r0, [r7, #12]
 800c704:	60b9      	str	r1, [r7, #8]
 800c706:	607a      	str	r2, [r7, #4]
        fwrite(accel, sizeof(accel[0]), 3, inv_data_builder.file);
        fwrite(&timestamp, sizeof(timestamp), 1, inv_data_builder.file);
    }
#endif

    if ((status & INV_CALIBRATED) == 0) {
 800c708:	68bb      	ldr	r3, [r7, #8]
 800c70a:	f003 0320 	and.w	r3, r3, #32
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d11e      	bne.n	800c750 <inv_build_accel+0x54>
        sensors.accel.raw[0] = (short)accel[0];
 800c712:	68fb      	ldr	r3, [r7, #12]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	b21a      	sxth	r2, r3
 800c718:	4b25      	ldr	r3, [pc, #148]	; (800c7b0 <inv_build_accel+0xb4>)
 800c71a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        sensors.accel.raw[1] = (short)accel[1];
 800c71e:	68fb      	ldr	r3, [r7, #12]
 800c720:	3304      	adds	r3, #4
 800c722:	681b      	ldr	r3, [r3, #0]
 800c724:	b21a      	sxth	r2, r3
 800c726:	4b22      	ldr	r3, [pc, #136]	; (800c7b0 <inv_build_accel+0xb4>)
 800c728:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
        sensors.accel.raw[2] = (short)accel[2];
 800c72c:	68fb      	ldr	r3, [r7, #12]
 800c72e:	3308      	adds	r3, #8
 800c730:	681b      	ldr	r3, [r3, #0]
 800c732:	b21a      	sxth	r2, r3
 800c734:	4b1e      	ldr	r3, [pc, #120]	; (800c7b0 <inv_build_accel+0xb4>)
 800c736:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
        sensors.accel.status |= INV_RAW_DATA;
 800c73a:	4b1d      	ldr	r3, [pc, #116]	; (800c7b0 <inv_build_accel+0xb4>)
 800c73c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c73e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c742:	4a1b      	ldr	r2, [pc, #108]	; (800c7b0 <inv_build_accel+0xb4>)
 800c744:	6753      	str	r3, [r2, #116]	; 0x74
        inv_apply_calibration(&sensors.accel, inv_data_builder.save.accel_bias);
 800c746:	491b      	ldr	r1, [pc, #108]	; (800c7b4 <inv_build_accel+0xb8>)
 800c748:	481b      	ldr	r0, [pc, #108]	; (800c7b8 <inv_build_accel+0xbc>)
 800c74a:	f7ff fe65 	bl	800c418 <inv_apply_calibration>
 800c74e:	e01c      	b.n	800c78a <inv_build_accel+0x8e>
    } else {
        sensors.accel.calibrated[0] = accel[0];
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	4a16      	ldr	r2, [pc, #88]	; (800c7b0 <inv_build_accel+0xb4>)
 800c756:	65d3      	str	r3, [r2, #92]	; 0x5c
        sensors.accel.calibrated[1] = accel[1];
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	685b      	ldr	r3, [r3, #4]
 800c75c:	4a14      	ldr	r2, [pc, #80]	; (800c7b0 <inv_build_accel+0xb4>)
 800c75e:	6613      	str	r3, [r2, #96]	; 0x60
        sensors.accel.calibrated[2] = accel[2];
 800c760:	68fb      	ldr	r3, [r7, #12]
 800c762:	689b      	ldr	r3, [r3, #8]
 800c764:	4a12      	ldr	r2, [pc, #72]	; (800c7b0 <inv_build_accel+0xb4>)
 800c766:	6653      	str	r3, [r2, #100]	; 0x64
        sensors.accel.status |= INV_CALIBRATED;
 800c768:	4b11      	ldr	r3, [pc, #68]	; (800c7b0 <inv_build_accel+0xb4>)
 800c76a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c76c:	f043 0320 	orr.w	r3, r3, #32
 800c770:	4a0f      	ldr	r2, [pc, #60]	; (800c7b0 <inv_build_accel+0xb4>)
 800c772:	6753      	str	r3, [r2, #116]	; 0x74
        sensors.accel.accuracy = status & 3;
 800c774:	68bb      	ldr	r3, [r7, #8]
 800c776:	f003 0303 	and.w	r3, r3, #3
 800c77a:	4a0d      	ldr	r2, [pc, #52]	; (800c7b0 <inv_build_accel+0xb4>)
 800c77c:	6793      	str	r3, [r2, #120]	; 0x78
        inv_data_builder.save.accel_accuracy = status & 3;
 800c77e:	68bb      	ldr	r3, [r7, #8]
 800c780:	f003 0303 	and.w	r3, r3, #3
 800c784:	4a0d      	ldr	r2, [pc, #52]	; (800c7bc <inv_build_accel+0xc0>)
 800c786:	f8c2 3134 	str.w	r3, [r2, #308]	; 0x134
    }
    sensors.accel.status |= INV_NEW_DATA | INV_SENSOR_ON;
 800c78a:	4b09      	ldr	r3, [pc, #36]	; (800c7b0 <inv_build_accel+0xb4>)
 800c78c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c78e:	f443 73a0 	orr.w	r3, r3, #320	; 0x140
 800c792:	4a07      	ldr	r2, [pc, #28]	; (800c7b0 <inv_build_accel+0xb4>)
 800c794:	6753      	str	r3, [r2, #116]	; 0x74
    sensors.accel.timestamp_prev = sensors.accel.timestamp;
 800c796:	4b06      	ldr	r3, [pc, #24]	; (800c7b0 <inv_build_accel+0xb4>)
 800c798:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c79a:	4a05      	ldr	r2, [pc, #20]	; (800c7b0 <inv_build_accel+0xb4>)
 800c79c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    sensors.accel.timestamp = timestamp;
 800c7a0:	4a03      	ldr	r2, [pc, #12]	; (800c7b0 <inv_build_accel+0xb4>)
 800c7a2:	687b      	ldr	r3, [r7, #4]
 800c7a4:	67d3      	str	r3, [r2, #124]	; 0x7c

    return INV_SUCCESS;
 800c7a6:	2300      	movs	r3, #0
}
 800c7a8:	4618      	mov	r0, r3
 800c7aa:	3710      	adds	r7, #16
 800c7ac:	46bd      	mov	sp, r7
 800c7ae:	bd80      	pop	{r7, pc}
 800c7b0:	20000c58 	.word	0x20000c58
 800c7b4:	20000c2c 	.word	0x20000c2c
 800c7b8:	20000c9c 	.word	0x20000c9c
 800c7bc:	20000b18 	.word	0x20000b18

0800c7c0 <inv_build_gyro>:
* @param[in] timestamp Monotonic time stamp, for Android it's in nanoseconds.
* @param[out] executed Set to 1 if data processing was done.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_build_gyro(const short *gyro, inv_time_t timestamp)
{
 800c7c0:	b580      	push	{r7, lr}
 800c7c2:	b082      	sub	sp, #8
 800c7c4:	af00      	add	r7, sp, #0
 800c7c6:	6078      	str	r0, [r7, #4]
 800c7c8:	6039      	str	r1, [r7, #0]
        fwrite(gyro, sizeof(gyro[0]), 3, inv_data_builder.file);
        fwrite(&timestamp, sizeof(timestamp), 1, inv_data_builder.file);
    }
#endif

    memcpy(sensors.gyro.raw, gyro, 3 * sizeof(short));
 800c7ca:	2206      	movs	r2, #6
 800c7cc:	6879      	ldr	r1, [r7, #4]
 800c7ce:	480c      	ldr	r0, [pc, #48]	; (800c800 <inv_build_gyro+0x40>)
 800c7d0:	f008 fc8b 	bl	80150ea <memcpy>
    sensors.gyro.status |= INV_NEW_DATA | INV_RAW_DATA | INV_SENSOR_ON;
 800c7d4:	4b0b      	ldr	r3, [pc, #44]	; (800c804 <inv_build_gyro+0x44>)
 800c7d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c7d8:	f443 73e0 	orr.w	r3, r3, #448	; 0x1c0
 800c7dc:	4a09      	ldr	r2, [pc, #36]	; (800c804 <inv_build_gyro+0x44>)
 800c7de:	6313      	str	r3, [r2, #48]	; 0x30
    sensors.gyro.timestamp_prev = sensors.gyro.timestamp;
 800c7e0:	4b08      	ldr	r3, [pc, #32]	; (800c804 <inv_build_gyro+0x44>)
 800c7e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c7e4:	4a07      	ldr	r2, [pc, #28]	; (800c804 <inv_build_gyro+0x44>)
 800c7e6:	63d3      	str	r3, [r2, #60]	; 0x3c
    sensors.gyro.timestamp = timestamp;
 800c7e8:	4a06      	ldr	r2, [pc, #24]	; (800c804 <inv_build_gyro+0x44>)
 800c7ea:	683b      	ldr	r3, [r7, #0]
 800c7ec:	6393      	str	r3, [r2, #56]	; 0x38
    inv_apply_calibration(&sensors.gyro, inv_data_builder.save.gyro_bias);
 800c7ee:	4906      	ldr	r1, [pc, #24]	; (800c808 <inv_build_gyro+0x48>)
 800c7f0:	4804      	ldr	r0, [pc, #16]	; (800c804 <inv_build_gyro+0x44>)
 800c7f2:	f7ff fe11 	bl	800c418 <inv_apply_calibration>

    return INV_SUCCESS;
 800c7f6:	2300      	movs	r3, #0
}
 800c7f8:	4618      	mov	r0, r3
 800c7fa:	3708      	adds	r7, #8
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	bd80      	pop	{r7, pc}
 800c800:	20000c5c 	.word	0x20000c5c
 800c804:	20000c58 	.word	0x20000c58
 800c808:	20000c18 	.word	0x20000c18

0800c80c <inv_build_compass>:
* @param[out] executed Set to 1 if data processing was done.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_build_compass(const long *compass, int status,
                              inv_time_t timestamp)
{
 800c80c:	b580      	push	{r7, lr}
 800c80e:	b088      	sub	sp, #32
 800c810:	af00      	add	r7, sp, #0
 800c812:	60f8      	str	r0, [r7, #12]
 800c814:	60b9      	str	r1, [r7, #8]
 800c816:	607a      	str	r2, [r7, #4]
        fwrite(compass, sizeof(compass[0]), 3, inv_data_builder.file);
        fwrite(&timestamp, sizeof(timestamp), 1, inv_data_builder.file);
    }
#endif

    if ((status & INV_CALIBRATED) == 0) {
 800c818:	68bb      	ldr	r3, [r7, #8]
 800c81a:	f003 0320 	and.w	r3, r3, #32
 800c81e:	2b00      	cmp	r3, #0
 800c820:	d123      	bne.n	800c86a <inv_build_compass+0x5e>
        long data[3];
        inv_set_compass_soft_iron_input_data(compass);
 800c822:	68f8      	ldr	r0, [r7, #12]
 800c824:	f000 fb02 	bl	800ce2c <inv_set_compass_soft_iron_input_data>
        inv_get_compass_soft_iron_output_data(data);
 800c828:	f107 0314 	add.w	r3, r7, #20
 800c82c:	4618      	mov	r0, r3
 800c82e:	f000 fadd 	bl	800cdec <inv_get_compass_soft_iron_output_data>
        sensors.compass.raw[0] = (short)data[0];
 800c832:	697b      	ldr	r3, [r7, #20]
 800c834:	b21a      	sxth	r2, r3
 800c836:	4b2a      	ldr	r3, [pc, #168]	; (800c8e0 <inv_build_compass+0xd4>)
 800c838:	f8a3 208c 	strh.w	r2, [r3, #140]	; 0x8c
        sensors.compass.raw[1] = (short)data[1];
 800c83c:	69bb      	ldr	r3, [r7, #24]
 800c83e:	b21a      	sxth	r2, r3
 800c840:	4b27      	ldr	r3, [pc, #156]	; (800c8e0 <inv_build_compass+0xd4>)
 800c842:	f8a3 208e 	strh.w	r2, [r3, #142]	; 0x8e
        sensors.compass.raw[2] = (short)data[2];
 800c846:	69fb      	ldr	r3, [r7, #28]
 800c848:	b21a      	sxth	r2, r3
 800c84a:	4b25      	ldr	r3, [pc, #148]	; (800c8e0 <inv_build_compass+0xd4>)
 800c84c:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
        inv_apply_calibration(&sensors.compass, inv_data_builder.save.compass_bias);
 800c850:	4924      	ldr	r1, [pc, #144]	; (800c8e4 <inv_build_compass+0xd8>)
 800c852:	4825      	ldr	r0, [pc, #148]	; (800c8e8 <inv_build_compass+0xdc>)
 800c854:	f7ff fde0 	bl	800c418 <inv_apply_calibration>
        sensors.compass.status |= INV_RAW_DATA;
 800c858:	4b21      	ldr	r3, [pc, #132]	; (800c8e0 <inv_build_compass+0xd4>)
 800c85a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800c85e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c862:	4a1f      	ldr	r2, [pc, #124]	; (800c8e0 <inv_build_compass+0xd4>)
 800c864:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
 800c868:	e022      	b.n	800c8b0 <inv_build_compass+0xa4>
    } else {
        sensors.compass.calibrated[0] = compass[0];
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	4a1c      	ldr	r2, [pc, #112]	; (800c8e0 <inv_build_compass+0xd4>)
 800c870:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
        sensors.compass.calibrated[1] = compass[1];
 800c874:	68fb      	ldr	r3, [r7, #12]
 800c876:	685b      	ldr	r3, [r3, #4]
 800c878:	4a19      	ldr	r2, [pc, #100]	; (800c8e0 <inv_build_compass+0xd4>)
 800c87a:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4
        sensors.compass.calibrated[2] = compass[2];
 800c87e:	68fb      	ldr	r3, [r7, #12]
 800c880:	689b      	ldr	r3, [r3, #8]
 800c882:	4a17      	ldr	r2, [pc, #92]	; (800c8e0 <inv_build_compass+0xd4>)
 800c884:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8
        sensors.compass.status |= INV_CALIBRATED;
 800c888:	4b15      	ldr	r3, [pc, #84]	; (800c8e0 <inv_build_compass+0xd4>)
 800c88a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800c88e:	f043 0320 	orr.w	r3, r3, #32
 800c892:	4a13      	ldr	r2, [pc, #76]	; (800c8e0 <inv_build_compass+0xd4>)
 800c894:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
        sensors.compass.accuracy = status & 3;
 800c898:	68bb      	ldr	r3, [r7, #8]
 800c89a:	f003 0303 	and.w	r3, r3, #3
 800c89e:	4a10      	ldr	r2, [pc, #64]	; (800c8e0 <inv_build_compass+0xd4>)
 800c8a0:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc
        inv_data_builder.save.compass_accuracy = status & 3;
 800c8a4:	68bb      	ldr	r3, [r7, #8]
 800c8a6:	f003 0303 	and.w	r3, r3, #3
 800c8aa:	4a10      	ldr	r2, [pc, #64]	; (800c8ec <inv_build_compass+0xe0>)
 800c8ac:	f8c2 3138 	str.w	r3, [r2, #312]	; 0x138
    }
    sensors.compass.timestamp_prev = sensors.compass.timestamp;
 800c8b0:	4b0b      	ldr	r3, [pc, #44]	; (800c8e0 <inv_build_compass+0xd4>)
 800c8b2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800c8b6:	4a0a      	ldr	r2, [pc, #40]	; (800c8e0 <inv_build_compass+0xd4>)
 800c8b8:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
    sensors.compass.timestamp = timestamp;
 800c8bc:	4a08      	ldr	r2, [pc, #32]	; (800c8e0 <inv_build_compass+0xd4>)
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
    sensors.compass.status |= INV_NEW_DATA | INV_SENSOR_ON;
 800c8c4:	4b06      	ldr	r3, [pc, #24]	; (800c8e0 <inv_build_compass+0xd4>)
 800c8c6:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800c8ca:	f443 73a0 	orr.w	r3, r3, #320	; 0x140
 800c8ce:	4a04      	ldr	r2, [pc, #16]	; (800c8e0 <inv_build_compass+0xd4>)
 800c8d0:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8

    return INV_SUCCESS;
 800c8d4:	2300      	movs	r3, #0
}
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	3720      	adds	r7, #32
 800c8da:	46bd      	mov	sp, r7
 800c8dc:	bd80      	pop	{r7, pc}
 800c8de:	bf00      	nop
 800c8e0:	20000c58 	.word	0x20000c58
 800c8e4:	20000c0c 	.word	0x20000c0c
 800c8e8:	20000ce0 	.word	0x20000ce0
 800c8ec:	20000b18 	.word	0x20000b18

0800c8f0 <inv_build_temp>:
 *  @param[in]  timestamp   Monotonic time stamp; for Android it's in
 *                          nanoseconds.
* @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_build_temp(const long temp, inv_time_t timestamp)
{
 800c8f0:	b480      	push	{r7}
 800c8f2:	b083      	sub	sp, #12
 800c8f4:	af00      	add	r7, sp, #0
 800c8f6:	6078      	str	r0, [r7, #4]
 800c8f8:	6039      	str	r1, [r7, #0]
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
        fwrite(&temp, sizeof(temp), 1, inv_data_builder.file);
        fwrite(&timestamp, sizeof(timestamp), 1, inv_data_builder.file);
    }
#endif
    sensors.temp.calibrated[0] = temp;
 800c8fa:	4a0e      	ldr	r2, [pc, #56]	; (800c934 <inv_build_temp+0x44>)
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
    sensors.temp.status |= INV_NEW_DATA | INV_RAW_DATA | INV_SENSOR_ON;
 800c902:	4b0c      	ldr	r3, [pc, #48]	; (800c934 <inv_build_temp+0x44>)
 800c904:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800c908:	f443 73e0 	orr.w	r3, r3, #448	; 0x1c0
 800c90c:	4a09      	ldr	r2, [pc, #36]	; (800c934 <inv_build_temp+0x44>)
 800c90e:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    sensors.temp.timestamp_prev = sensors.temp.timestamp;
 800c912:	4b08      	ldr	r3, [pc, #32]	; (800c934 <inv_build_temp+0x44>)
 800c914:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800c918:	4a06      	ldr	r2, [pc, #24]	; (800c934 <inv_build_temp+0x44>)
 800c91a:	f8c2 3108 	str.w	r3, [r2, #264]	; 0x108
    sensors.temp.timestamp = timestamp;
 800c91e:	4a05      	ldr	r2, [pc, #20]	; (800c934 <inv_build_temp+0x44>)
 800c920:	683b      	ldr	r3, [r7, #0]
 800c922:	f8c2 3104 	str.w	r3, [r2, #260]	; 0x104
    /* TODO: Apply scale, remove offset. */

    return INV_SUCCESS;
 800c926:	2300      	movs	r3, #0
}
 800c928:	4618      	mov	r0, r3
 800c92a:	370c      	adds	r7, #12
 800c92c:	46bd      	mov	sp, r7
 800c92e:	bc80      	pop	{r7}
 800c930:	4770      	bx	lr
 800c932:	bf00      	nop
 800c934:	20000c58 	.word	0x20000c58

0800c938 <inv_register_data_cb>:
*            callback would be generated if there was new magnetomer data OR new accel data.
*/
inv_error_t inv_register_data_cb(
    inv_error_t (*func)(struct inv_sensor_cal_t *data),
    int priority, int sensor_type)
{
 800c938:	b580      	push	{r7, lr}
 800c93a:	b088      	sub	sp, #32
 800c93c:	af00      	add	r7, sp, #0
 800c93e:	60f8      	str	r0, [r7, #12]
 800c940:	60b9      	str	r1, [r7, #8]
 800c942:	607a      	str	r2, [r7, #4]
    inv_error_t result = INV_SUCCESS;
 800c944:	2300      	movs	r3, #0
 800c946:	61fb      	str	r3, [r7, #28]
    int kk, nn;

    // Make sure we haven't registered this function already
    // Or used the same priority
    for (kk = 0; kk < inv_data_builder.num_cb; ++kk) {
 800c948:	2300      	movs	r3, #0
 800c94a:	61bb      	str	r3, [r7, #24]
 800c94c:	e01c      	b.n	800c988 <inv_register_data_cb+0x50>
        if ((inv_data_builder.process[kk].func == func) ||
 800c94e:	494a      	ldr	r1, [pc, #296]	; (800ca78 <inv_register_data_cb+0x140>)
 800c950:	69ba      	ldr	r2, [r7, #24]
 800c952:	4613      	mov	r3, r2
 800c954:	005b      	lsls	r3, r3, #1
 800c956:	4413      	add	r3, r2
 800c958:	009b      	lsls	r3, r3, #2
 800c95a:	440b      	add	r3, r1
 800c95c:	3304      	adds	r3, #4
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	68fa      	ldr	r2, [r7, #12]
 800c962:	429a      	cmp	r2, r3
 800c964:	d00b      	beq.n	800c97e <inv_register_data_cb+0x46>
                (inv_data_builder.process[kk].priority == priority)) {
 800c966:	4944      	ldr	r1, [pc, #272]	; (800ca78 <inv_register_data_cb+0x140>)
 800c968:	69ba      	ldr	r2, [r7, #24]
 800c96a:	4613      	mov	r3, r2
 800c96c:	005b      	lsls	r3, r3, #1
 800c96e:	4413      	add	r3, r2
 800c970:	009b      	lsls	r3, r3, #2
 800c972:	440b      	add	r3, r1
 800c974:	3308      	adds	r3, #8
 800c976:	681b      	ldr	r3, [r3, #0]
        if ((inv_data_builder.process[kk].func == func) ||
 800c978:	68ba      	ldr	r2, [r7, #8]
 800c97a:	429a      	cmp	r2, r3
 800c97c:	d101      	bne.n	800c982 <inv_register_data_cb+0x4a>
            return INV_ERROR_INVALID_PARAMETER;    //fixme give a warning
 800c97e:	2316      	movs	r3, #22
 800c980:	e076      	b.n	800ca70 <inv_register_data_cb+0x138>
    for (kk = 0; kk < inv_data_builder.num_cb; ++kk) {
 800c982:	69bb      	ldr	r3, [r7, #24]
 800c984:	3301      	adds	r3, #1
 800c986:	61bb      	str	r3, [r7, #24]
 800c988:	4b3b      	ldr	r3, [pc, #236]	; (800ca78 <inv_register_data_cb+0x140>)
 800c98a:	681b      	ldr	r3, [r3, #0]
 800c98c:	69ba      	ldr	r2, [r7, #24]
 800c98e:	429a      	cmp	r2, r3
 800c990:	dbdd      	blt.n	800c94e <inv_register_data_cb+0x16>
        }
    }

    // Make sure we have not filled up our number of allowable callbacks
    if (inv_data_builder.num_cb <= INV_MAX_DATA_CB - 1) {
 800c992:	4b39      	ldr	r3, [pc, #228]	; (800ca78 <inv_register_data_cb+0x140>)
 800c994:	681b      	ldr	r3, [r3, #0]
 800c996:	2b13      	cmp	r3, #19
 800c998:	dc62      	bgt.n	800ca60 <inv_register_data_cb+0x128>
        kk = 0;
 800c99a:	2300      	movs	r3, #0
 800c99c:	61bb      	str	r3, [r7, #24]
        if (inv_data_builder.num_cb != 0) {
 800c99e:	4b36      	ldr	r3, [pc, #216]	; (800ca78 <inv_register_data_cb+0x140>)
 800c9a0:	681b      	ldr	r3, [r3, #0]
 800c9a2:	2b00      	cmp	r3, #0
 800c9a4:	d038      	beq.n	800ca18 <inv_register_data_cb+0xe0>
            // set kk to be where this new callback goes in the array
            while ((kk < inv_data_builder.num_cb) &&
 800c9a6:	e002      	b.n	800c9ae <inv_register_data_cb+0x76>
                    (inv_data_builder.process[kk].priority < priority)) {
                kk++;
 800c9a8:	69bb      	ldr	r3, [r7, #24]
 800c9aa:	3301      	adds	r3, #1
 800c9ac:	61bb      	str	r3, [r7, #24]
            while ((kk < inv_data_builder.num_cb) &&
 800c9ae:	4b32      	ldr	r3, [pc, #200]	; (800ca78 <inv_register_data_cb+0x140>)
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	69ba      	ldr	r2, [r7, #24]
 800c9b4:	429a      	cmp	r2, r3
 800c9b6:	da0b      	bge.n	800c9d0 <inv_register_data_cb+0x98>
                    (inv_data_builder.process[kk].priority < priority)) {
 800c9b8:	492f      	ldr	r1, [pc, #188]	; (800ca78 <inv_register_data_cb+0x140>)
 800c9ba:	69ba      	ldr	r2, [r7, #24]
 800c9bc:	4613      	mov	r3, r2
 800c9be:	005b      	lsls	r3, r3, #1
 800c9c0:	4413      	add	r3, r2
 800c9c2:	009b      	lsls	r3, r3, #2
 800c9c4:	440b      	add	r3, r1
 800c9c6:	3308      	adds	r3, #8
 800c9c8:	681b      	ldr	r3, [r3, #0]
            while ((kk < inv_data_builder.num_cb) &&
 800c9ca:	68ba      	ldr	r2, [r7, #8]
 800c9cc:	429a      	cmp	r2, r3
 800c9ce:	dceb      	bgt.n	800c9a8 <inv_register_data_cb+0x70>
            }
            if (kk != inv_data_builder.num_cb) {
 800c9d0:	4b29      	ldr	r3, [pc, #164]	; (800ca78 <inv_register_data_cb+0x140>)
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	69ba      	ldr	r2, [r7, #24]
 800c9d6:	429a      	cmp	r2, r3
 800c9d8:	d01e      	beq.n	800ca18 <inv_register_data_cb+0xe0>
                // We need to move the others
                for (nn = inv_data_builder.num_cb; nn > kk; --nn) {
 800c9da:	4b27      	ldr	r3, [pc, #156]	; (800ca78 <inv_register_data_cb+0x140>)
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	617b      	str	r3, [r7, #20]
 800c9e0:	e016      	b.n	800ca10 <inv_register_data_cb+0xd8>
                    inv_data_builder.process[nn] =
                        inv_data_builder.process[nn - 1];
 800c9e2:	697b      	ldr	r3, [r7, #20]
 800c9e4:	1e5a      	subs	r2, r3, #1
                    inv_data_builder.process[nn] =
 800c9e6:	4824      	ldr	r0, [pc, #144]	; (800ca78 <inv_register_data_cb+0x140>)
 800c9e8:	6979      	ldr	r1, [r7, #20]
 800c9ea:	460b      	mov	r3, r1
 800c9ec:	005b      	lsls	r3, r3, #1
 800c9ee:	440b      	add	r3, r1
 800c9f0:	009b      	lsls	r3, r3, #2
 800c9f2:	18c1      	adds	r1, r0, r3
 800c9f4:	4820      	ldr	r0, [pc, #128]	; (800ca78 <inv_register_data_cb+0x140>)
 800c9f6:	4613      	mov	r3, r2
 800c9f8:	005b      	lsls	r3, r3, #1
 800c9fa:	4413      	add	r3, r2
 800c9fc:	009b      	lsls	r3, r3, #2
 800c9fe:	18c2      	adds	r2, r0, r3
 800ca00:	1d0b      	adds	r3, r1, #4
 800ca02:	3204      	adds	r2, #4
 800ca04:	ca07      	ldmia	r2, {r0, r1, r2}
 800ca06:	e883 0007 	stmia.w	r3, {r0, r1, r2}
                for (nn = inv_data_builder.num_cb; nn > kk; --nn) {
 800ca0a:	697b      	ldr	r3, [r7, #20]
 800ca0c:	3b01      	subs	r3, #1
 800ca0e:	617b      	str	r3, [r7, #20]
 800ca10:	697a      	ldr	r2, [r7, #20]
 800ca12:	69bb      	ldr	r3, [r7, #24]
 800ca14:	429a      	cmp	r2, r3
 800ca16:	dce4      	bgt.n	800c9e2 <inv_register_data_cb+0xaa>
                }
            }
        }
        // Add new callback
        inv_data_builder.process[kk].func = func;
 800ca18:	4917      	ldr	r1, [pc, #92]	; (800ca78 <inv_register_data_cb+0x140>)
 800ca1a:	69ba      	ldr	r2, [r7, #24]
 800ca1c:	4613      	mov	r3, r2
 800ca1e:	005b      	lsls	r3, r3, #1
 800ca20:	4413      	add	r3, r2
 800ca22:	009b      	lsls	r3, r3, #2
 800ca24:	440b      	add	r3, r1
 800ca26:	3304      	adds	r3, #4
 800ca28:	68fa      	ldr	r2, [r7, #12]
 800ca2a:	601a      	str	r2, [r3, #0]
        inv_data_builder.process[kk].priority = priority;
 800ca2c:	4912      	ldr	r1, [pc, #72]	; (800ca78 <inv_register_data_cb+0x140>)
 800ca2e:	69ba      	ldr	r2, [r7, #24]
 800ca30:	4613      	mov	r3, r2
 800ca32:	005b      	lsls	r3, r3, #1
 800ca34:	4413      	add	r3, r2
 800ca36:	009b      	lsls	r3, r3, #2
 800ca38:	440b      	add	r3, r1
 800ca3a:	3308      	adds	r3, #8
 800ca3c:	68ba      	ldr	r2, [r7, #8]
 800ca3e:	601a      	str	r2, [r3, #0]
        inv_data_builder.process[kk].data_required = sensor_type;
 800ca40:	490d      	ldr	r1, [pc, #52]	; (800ca78 <inv_register_data_cb+0x140>)
 800ca42:	69ba      	ldr	r2, [r7, #24]
 800ca44:	4613      	mov	r3, r2
 800ca46:	005b      	lsls	r3, r3, #1
 800ca48:	4413      	add	r3, r2
 800ca4a:	009b      	lsls	r3, r3, #2
 800ca4c:	440b      	add	r3, r1
 800ca4e:	330c      	adds	r3, #12
 800ca50:	687a      	ldr	r2, [r7, #4]
 800ca52:	601a      	str	r2, [r3, #0]
        inv_data_builder.num_cb++;
 800ca54:	4b08      	ldr	r3, [pc, #32]	; (800ca78 <inv_register_data_cb+0x140>)
 800ca56:	681b      	ldr	r3, [r3, #0]
 800ca58:	3301      	adds	r3, #1
 800ca5a:	4a07      	ldr	r2, [pc, #28]	; (800ca78 <inv_register_data_cb+0x140>)
 800ca5c:	6013      	str	r3, [r2, #0]
 800ca5e:	e006      	b.n	800ca6e <inv_register_data_cb+0x136>
    } else {
        MPL_LOGE("Unable to add feature callback as too many were already registered\n");
 800ca60:	4a06      	ldr	r2, [pc, #24]	; (800ca7c <inv_register_data_cb+0x144>)
 800ca62:	4907      	ldr	r1, [pc, #28]	; (800ca80 <inv_register_data_cb+0x148>)
 800ca64:	2006      	movs	r0, #6
 800ca66:	f7ff f837 	bl	800bad8 <_MLPrintLog>
        result = INV_ERROR_MEMORY_EXAUSTED;
 800ca6a:	230c      	movs	r3, #12
 800ca6c:	61fb      	str	r3, [r7, #28]
    }

    return result;
 800ca6e:	69fb      	ldr	r3, [r7, #28]
}
 800ca70:	4618      	mov	r0, r3
 800ca72:	3720      	adds	r7, #32
 800ca74:	46bd      	mov	sp, r7
 800ca76:	bd80      	pop	{r7, pc}
 800ca78:	20000b18 	.word	0x20000b18
 800ca7c:	0801b064 	.word	0x0801b064
 800ca80:	0801b0a8 	.word	0x0801b0a8

0800ca84 <inv_unregister_data_cb>:
*            INV_ACCEL_NEW | INV_MAG_NEW, a
*            callback would be generated if there was new magnetomer data OR new accel data.
*/
inv_error_t inv_unregister_data_cb(
    inv_error_t (*func)(struct inv_sensor_cal_t *data))
{
 800ca84:	b480      	push	{r7}
 800ca86:	b085      	sub	sp, #20
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	6078      	str	r0, [r7, #4]
    int kk, nn;

    for (kk = 0; kk < inv_data_builder.num_cb; ++kk) {
 800ca8c:	2300      	movs	r3, #0
 800ca8e:	60fb      	str	r3, [r7, #12]
 800ca90:	e035      	b.n	800cafe <inv_unregister_data_cb+0x7a>
        if (inv_data_builder.process[kk].func == func) {
 800ca92:	4920      	ldr	r1, [pc, #128]	; (800cb14 <inv_unregister_data_cb+0x90>)
 800ca94:	68fa      	ldr	r2, [r7, #12]
 800ca96:	4613      	mov	r3, r2
 800ca98:	005b      	lsls	r3, r3, #1
 800ca9a:	4413      	add	r3, r2
 800ca9c:	009b      	lsls	r3, r3, #2
 800ca9e:	440b      	add	r3, r1
 800caa0:	3304      	adds	r3, #4
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	687a      	ldr	r2, [r7, #4]
 800caa6:	429a      	cmp	r2, r3
 800caa8:	d126      	bne.n	800caf8 <inv_unregister_data_cb+0x74>
            // Delete this callback
            for (nn = kk + 1; nn < inv_data_builder.num_cb; ++nn) {
 800caaa:	68fb      	ldr	r3, [r7, #12]
 800caac:	3301      	adds	r3, #1
 800caae:	60bb      	str	r3, [r7, #8]
 800cab0:	e016      	b.n	800cae0 <inv_unregister_data_cb+0x5c>
                inv_data_builder.process[nn - 1] =
 800cab2:	68bb      	ldr	r3, [r7, #8]
 800cab4:	1e5a      	subs	r2, r3, #1
 800cab6:	4917      	ldr	r1, [pc, #92]	; (800cb14 <inv_unregister_data_cb+0x90>)
 800cab8:	4613      	mov	r3, r2
 800caba:	005b      	lsls	r3, r3, #1
 800cabc:	4413      	add	r3, r2
 800cabe:	009b      	lsls	r3, r3, #2
 800cac0:	4419      	add	r1, r3
 800cac2:	4814      	ldr	r0, [pc, #80]	; (800cb14 <inv_unregister_data_cb+0x90>)
 800cac4:	68ba      	ldr	r2, [r7, #8]
 800cac6:	4613      	mov	r3, r2
 800cac8:	005b      	lsls	r3, r3, #1
 800caca:	4413      	add	r3, r2
 800cacc:	009b      	lsls	r3, r3, #2
 800cace:	18c2      	adds	r2, r0, r3
 800cad0:	1d0b      	adds	r3, r1, #4
 800cad2:	3204      	adds	r2, #4
 800cad4:	ca07      	ldmia	r2, {r0, r1, r2}
 800cad6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            for (nn = kk + 1; nn < inv_data_builder.num_cb; ++nn) {
 800cada:	68bb      	ldr	r3, [r7, #8]
 800cadc:	3301      	adds	r3, #1
 800cade:	60bb      	str	r3, [r7, #8]
 800cae0:	4b0c      	ldr	r3, [pc, #48]	; (800cb14 <inv_unregister_data_cb+0x90>)
 800cae2:	681b      	ldr	r3, [r3, #0]
 800cae4:	68ba      	ldr	r2, [r7, #8]
 800cae6:	429a      	cmp	r2, r3
 800cae8:	dbe3      	blt.n	800cab2 <inv_unregister_data_cb+0x2e>
                    inv_data_builder.process[nn];
            }
            inv_data_builder.num_cb--;
 800caea:	4b0a      	ldr	r3, [pc, #40]	; (800cb14 <inv_unregister_data_cb+0x90>)
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	3b01      	subs	r3, #1
 800caf0:	4a08      	ldr	r2, [pc, #32]	; (800cb14 <inv_unregister_data_cb+0x90>)
 800caf2:	6013      	str	r3, [r2, #0]
            return INV_SUCCESS;
 800caf4:	2300      	movs	r3, #0
 800caf6:	e008      	b.n	800cb0a <inv_unregister_data_cb+0x86>
    for (kk = 0; kk < inv_data_builder.num_cb; ++kk) {
 800caf8:	68fb      	ldr	r3, [r7, #12]
 800cafa:	3301      	adds	r3, #1
 800cafc:	60fb      	str	r3, [r7, #12]
 800cafe:	4b05      	ldr	r3, [pc, #20]	; (800cb14 <inv_unregister_data_cb+0x90>)
 800cb00:	681b      	ldr	r3, [r3, #0]
 800cb02:	68fa      	ldr	r2, [r7, #12]
 800cb04:	429a      	cmp	r2, r3
 800cb06:	dbc4      	blt.n	800ca92 <inv_unregister_data_cb+0xe>
        }
    }

    return INV_SUCCESS;    // We did not find the callback
 800cb08:	2300      	movs	r3, #0
}
 800cb0a:	4618      	mov	r0, r3
 800cb0c:	3714      	adds	r7, #20
 800cb0e:	46bd      	mov	sp, r7
 800cb10:	bc80      	pop	{r7}
 800cb12:	4770      	bx	lr
 800cb14:	20000b18 	.word	0x20000b18

0800cb18 <inv_execute_on_data>:
* It will process the data it has received and update all the internal states
* and features that have been turned on.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_execute_on_data(void)
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b084      	sub	sp, #16
 800cb1c:	af00      	add	r7, sp, #0
        int type = PLAYBACK_DBG_TYPE_EXECUTE;
        fwrite(&type, sizeof(type), 1, inv_data_builder.file);
    }
#endif
    // Determine what new data we have
    mode = 0;
 800cb1e:	2300      	movs	r3, #0
 800cb20:	607b      	str	r3, [r7, #4]
    if (sensors.gyro.status & INV_NEW_DATA)
 800cb22:	4b35      	ldr	r3, [pc, #212]	; (800cbf8 <inv_execute_on_data+0xe0>)
 800cb24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cb26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb2a:	2b00      	cmp	r3, #0
 800cb2c:	d003      	beq.n	800cb36 <inv_execute_on_data+0x1e>
        mode |= INV_GYRO_NEW;
 800cb2e:	687b      	ldr	r3, [r7, #4]
 800cb30:	f043 0302 	orr.w	r3, r3, #2
 800cb34:	607b      	str	r3, [r7, #4]
    if (sensors.accel.status & INV_NEW_DATA)
 800cb36:	4b30      	ldr	r3, [pc, #192]	; (800cbf8 <inv_execute_on_data+0xe0>)
 800cb38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cb3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb3e:	2b00      	cmp	r3, #0
 800cb40:	d003      	beq.n	800cb4a <inv_execute_on_data+0x32>
        mode |= INV_ACCEL_NEW;
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	f043 0301 	orr.w	r3, r3, #1
 800cb48:	607b      	str	r3, [r7, #4]
    if (sensors.compass.status & INV_NEW_DATA)
 800cb4a:	4b2b      	ldr	r3, [pc, #172]	; (800cbf8 <inv_execute_on_data+0xe0>)
 800cb4c:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800cb50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d003      	beq.n	800cb60 <inv_execute_on_data+0x48>
        mode |= INV_MAG_NEW;
 800cb58:	687b      	ldr	r3, [r7, #4]
 800cb5a:	f043 0304 	orr.w	r3, r3, #4
 800cb5e:	607b      	str	r3, [r7, #4]
    if (sensors.temp.status & INV_NEW_DATA)
 800cb60:	4b25      	ldr	r3, [pc, #148]	; (800cbf8 <inv_execute_on_data+0xe0>)
 800cb62:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800cb66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d003      	beq.n	800cb76 <inv_execute_on_data+0x5e>
        mode |= INV_TEMP_NEW;
 800cb6e:	687b      	ldr	r3, [r7, #4]
 800cb70:	f043 0308 	orr.w	r3, r3, #8
 800cb74:	607b      	str	r3, [r7, #4]
    if (sensors.quat.status & INV_NEW_DATA)
 800cb76:	4b20      	ldr	r3, [pc, #128]	; (800cbf8 <inv_execute_on_data+0xe0>)
 800cb78:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800cb7c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	d003      	beq.n	800cb8c <inv_execute_on_data+0x74>
        mode |= INV_QUAT_NEW;
 800cb84:	687b      	ldr	r3, [r7, #4]
 800cb86:	f043 0310 	orr.w	r3, r3, #16
 800cb8a:	607b      	str	r3, [r7, #4]

    first_error = INV_SUCCESS;
 800cb8c:	2300      	movs	r3, #0
 800cb8e:	60fb      	str	r3, [r7, #12]

    for (kk = 0; kk < inv_data_builder.num_cb; ++kk) {
 800cb90:	2300      	movs	r3, #0
 800cb92:	60bb      	str	r3, [r7, #8]
 800cb94:	e023      	b.n	800cbde <inv_execute_on_data+0xc6>
        if (mode & inv_data_builder.process[kk].data_required) {
 800cb96:	4919      	ldr	r1, [pc, #100]	; (800cbfc <inv_execute_on_data+0xe4>)
 800cb98:	68ba      	ldr	r2, [r7, #8]
 800cb9a:	4613      	mov	r3, r2
 800cb9c:	005b      	lsls	r3, r3, #1
 800cb9e:	4413      	add	r3, r2
 800cba0:	009b      	lsls	r3, r3, #2
 800cba2:	440b      	add	r3, r1
 800cba4:	330c      	adds	r3, #12
 800cba6:	681a      	ldr	r2, [r3, #0]
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	4013      	ands	r3, r2
 800cbac:	2b00      	cmp	r3, #0
 800cbae:	d013      	beq.n	800cbd8 <inv_execute_on_data+0xc0>
            result = inv_data_builder.process[kk].func(&sensors);
 800cbb0:	4912      	ldr	r1, [pc, #72]	; (800cbfc <inv_execute_on_data+0xe4>)
 800cbb2:	68ba      	ldr	r2, [r7, #8]
 800cbb4:	4613      	mov	r3, r2
 800cbb6:	005b      	lsls	r3, r3, #1
 800cbb8:	4413      	add	r3, r2
 800cbba:	009b      	lsls	r3, r3, #2
 800cbbc:	440b      	add	r3, r1
 800cbbe:	3304      	adds	r3, #4
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	480d      	ldr	r0, [pc, #52]	; (800cbf8 <inv_execute_on_data+0xe0>)
 800cbc4:	4798      	blx	r3
 800cbc6:	6038      	str	r0, [r7, #0]
            if (result && !first_error) {
 800cbc8:	683b      	ldr	r3, [r7, #0]
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d004      	beq.n	800cbd8 <inv_execute_on_data+0xc0>
 800cbce:	68fb      	ldr	r3, [r7, #12]
 800cbd0:	2b00      	cmp	r3, #0
 800cbd2:	d101      	bne.n	800cbd8 <inv_execute_on_data+0xc0>
                first_error = result;
 800cbd4:	683b      	ldr	r3, [r7, #0]
 800cbd6:	60fb      	str	r3, [r7, #12]
    for (kk = 0; kk < inv_data_builder.num_cb; ++kk) {
 800cbd8:	68bb      	ldr	r3, [r7, #8]
 800cbda:	3301      	adds	r3, #1
 800cbdc:	60bb      	str	r3, [r7, #8]
 800cbde:	4b07      	ldr	r3, [pc, #28]	; (800cbfc <inv_execute_on_data+0xe4>)
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	68ba      	ldr	r2, [r7, #8]
 800cbe4:	429a      	cmp	r2, r3
 800cbe6:	dbd6      	blt.n	800cb96 <inv_execute_on_data+0x7e>
            }
        }
    }

    inv_set_contiguous();
 800cbe8:	f000 f80a 	bl	800cc00 <inv_set_contiguous>

    return first_error;
 800cbec:	68fb      	ldr	r3, [r7, #12]
}
 800cbee:	4618      	mov	r0, r3
 800cbf0:	3710      	adds	r7, #16
 800cbf2:	46bd      	mov	sp, r7
 800cbf4:	bd80      	pop	{r7, pc}
 800cbf6:	bf00      	nop
 800cbf8:	20000c58 	.word	0x20000c58
 800cbfc:	20000b18 	.word	0x20000b18

0800cc00 <inv_set_contiguous>:

/** Cleans up status bits after running all the callbacks. It sets the contiguous flag.
*
*/
static void inv_set_contiguous(void)
{
 800cc00:	b480      	push	{r7}
 800cc02:	b083      	sub	sp, #12
 800cc04:	af00      	add	r7, sp, #0
    inv_time_t current_time = 0;
 800cc06:	2300      	movs	r3, #0
 800cc08:	607b      	str	r3, [r7, #4]
    if (sensors.gyro.status & INV_NEW_DATA) {
 800cc0a:	4b48      	ldr	r3, [pc, #288]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cc0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d008      	beq.n	800cc28 <inv_set_contiguous+0x28>
        sensors.gyro.status |= INV_CONTIGUOUS;
 800cc16:	4b45      	ldr	r3, [pc, #276]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cc18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800cc1a:	f043 0310 	orr.w	r3, r3, #16
 800cc1e:	4a43      	ldr	r2, [pc, #268]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cc20:	6313      	str	r3, [r2, #48]	; 0x30
        current_time = sensors.gyro.timestamp;
 800cc22:	4b42      	ldr	r3, [pc, #264]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cc24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800cc26:	607b      	str	r3, [r7, #4]
    }
    if (sensors.accel.status & INV_NEW_DATA) {
 800cc28:	4b40      	ldr	r3, [pc, #256]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cc2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cc2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d00c      	beq.n	800cc4e <inv_set_contiguous+0x4e>
        sensors.accel.status |= INV_CONTIGUOUS;
 800cc34:	4b3d      	ldr	r3, [pc, #244]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cc36:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cc38:	f043 0310 	orr.w	r3, r3, #16
 800cc3c:	4a3b      	ldr	r2, [pc, #236]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cc3e:	6753      	str	r3, [r2, #116]	; 0x74
        current_time = MAX(current_time, sensors.accel.timestamp);
 800cc40:	4b3a      	ldr	r3, [pc, #232]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cc42:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800cc44:	687a      	ldr	r2, [r7, #4]
 800cc46:	4293      	cmp	r3, r2
 800cc48:	bf38      	it	cc
 800cc4a:	4613      	movcc	r3, r2
 800cc4c:	607b      	str	r3, [r7, #4]
    }
    if (sensors.compass.status & INV_NEW_DATA) {
 800cc4e:	4b37      	ldr	r3, [pc, #220]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cc50:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800cc54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc58:	2b00      	cmp	r3, #0
 800cc5a:	d00f      	beq.n	800cc7c <inv_set_contiguous+0x7c>
        sensors.compass.status |= INV_CONTIGUOUS;
 800cc5c:	4b33      	ldr	r3, [pc, #204]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cc5e:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800cc62:	f043 0310 	orr.w	r3, r3, #16
 800cc66:	4a31      	ldr	r2, [pc, #196]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cc68:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
        current_time = MAX(current_time, sensors.compass.timestamp);
 800cc6c:	4b2f      	ldr	r3, [pc, #188]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cc6e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800cc72:	687a      	ldr	r2, [r7, #4]
 800cc74:	4293      	cmp	r3, r2
 800cc76:	bf38      	it	cc
 800cc78:	4613      	movcc	r3, r2
 800cc7a:	607b      	str	r3, [r7, #4]
    }
    if (sensors.temp.status & INV_NEW_DATA) {
 800cc7c:	4b2b      	ldr	r3, [pc, #172]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cc7e:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800cc82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d00f      	beq.n	800ccaa <inv_set_contiguous+0xaa>
        sensors.temp.status |= INV_CONTIGUOUS;
 800cc8a:	4b28      	ldr	r3, [pc, #160]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cc8c:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800cc90:	f043 0310 	orr.w	r3, r3, #16
 800cc94:	4a25      	ldr	r2, [pc, #148]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cc96:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
        current_time = MAX(current_time, sensors.temp.timestamp);
 800cc9a:	4b24      	ldr	r3, [pc, #144]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cc9c:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 800cca0:	687a      	ldr	r2, [r7, #4]
 800cca2:	4293      	cmp	r3, r2
 800cca4:	bf38      	it	cc
 800cca6:	4613      	movcc	r3, r2
 800cca8:	607b      	str	r3, [r7, #4]
    }
    if (sensors.quat.status & INV_NEW_DATA) {
 800ccaa:	4b20      	ldr	r3, [pc, #128]	; (800cd2c <inv_set_contiguous+0x12c>)
 800ccac:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800ccb0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ccb4:	2b00      	cmp	r3, #0
 800ccb6:	d00f      	beq.n	800ccd8 <inv_set_contiguous+0xd8>
        sensors.quat.status |= INV_CONTIGUOUS;
 800ccb8:	4b1c      	ldr	r3, [pc, #112]	; (800cd2c <inv_set_contiguous+0x12c>)
 800ccba:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800ccbe:	f043 0310 	orr.w	r3, r3, #16
 800ccc2:	4a1a      	ldr	r2, [pc, #104]	; (800cd2c <inv_set_contiguous+0x12c>)
 800ccc4:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
        current_time = MAX(current_time, sensors.quat.timestamp);
 800ccc8:	4b18      	ldr	r3, [pc, #96]	; (800cd2c <inv_set_contiguous+0x12c>)
 800ccca:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 800ccce:	687a      	ldr	r2, [r7, #4]
 800ccd0:	4293      	cmp	r3, r2
 800ccd2:	bf38      	it	cc
 800ccd4:	4613      	movcc	r3, r2
 800ccd6:	607b      	str	r3, [r7, #4]
    if (inv_delta_time_ms(current_time, sensors.temp.timestamp) >= 2000)
        inv_temperature_was_turned_off();
#endif

    /* clear bits */
    sensors.gyro.status &= ~INV_NEW_DATA;
 800ccd8:	4b14      	ldr	r3, [pc, #80]	; (800cd2c <inv_set_contiguous+0x12c>)
 800ccda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ccdc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cce0:	4a12      	ldr	r2, [pc, #72]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cce2:	6313      	str	r3, [r2, #48]	; 0x30
    sensors.accel.status &= ~INV_NEW_DATA;
 800cce4:	4b11      	ldr	r3, [pc, #68]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cce6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800cce8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ccec:	4a0f      	ldr	r2, [pc, #60]	; (800cd2c <inv_set_contiguous+0x12c>)
 800ccee:	6753      	str	r3, [r2, #116]	; 0x74
    sensors.compass.status &= ~INV_NEW_DATA;
 800ccf0:	4b0e      	ldr	r3, [pc, #56]	; (800cd2c <inv_set_contiguous+0x12c>)
 800ccf2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 800ccf6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800ccfa:	4a0c      	ldr	r2, [pc, #48]	; (800cd2c <inv_set_contiguous+0x12c>)
 800ccfc:	f8c2 30b8 	str.w	r3, [r2, #184]	; 0xb8
    sensors.temp.status &= ~INV_NEW_DATA;
 800cd00:	4b0a      	ldr	r3, [pc, #40]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cd02:	f8d3 30fc 	ldr.w	r3, [r3, #252]	; 0xfc
 800cd06:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cd0a:	4a08      	ldr	r2, [pc, #32]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cd0c:	f8c2 30fc 	str.w	r3, [r2, #252]	; 0xfc
    sensors.quat.status &= ~INV_NEW_DATA;
 800cd10:	4b06      	ldr	r3, [pc, #24]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cd12:	f8d3 3120 	ldr.w	r3, [r3, #288]	; 0x120
 800cd16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800cd1a:	4a04      	ldr	r2, [pc, #16]	; (800cd2c <inv_set_contiguous+0x12c>)
 800cd1c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
}
 800cd20:	bf00      	nop
 800cd22:	370c      	adds	r7, #12
 800cd24:	46bd      	mov	sp, r7
 800cd26:	bc80      	pop	{r7}
 800cd28:	4770      	bx	lr
 800cd2a:	bf00      	nop
 800cd2c:	20000c58 	.word	0x20000c58

0800cd30 <inv_get_accel_set>:
 * @param[out] data Accel Data where 1g = 2^16
 * @param[out] accuracy Accuracy 0 being not accurate, and 3 being most accurate.
 * @param[out] timestamp The timestamp of the data sample.
*/
void inv_get_accel_set(long *data, int8_t *accuracy, inv_time_t *timestamp)
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b084      	sub	sp, #16
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	60f8      	str	r0, [r7, #12]
 800cd38:	60b9      	str	r1, [r7, #8]
 800cd3a:	607a      	str	r2, [r7, #4]
    if (data != NULL) {
 800cd3c:	68fb      	ldr	r3, [r7, #12]
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d004      	beq.n	800cd4c <inv_get_accel_set+0x1c>
        memcpy(data, sensors.accel.calibrated, sizeof(sensors.accel.calibrated));
 800cd42:	220c      	movs	r2, #12
 800cd44:	490b      	ldr	r1, [pc, #44]	; (800cd74 <inv_get_accel_set+0x44>)
 800cd46:	68f8      	ldr	r0, [r7, #12]
 800cd48:	f008 f9cf 	bl	80150ea <memcpy>
    }
    if (timestamp != NULL) {
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d003      	beq.n	800cd5a <inv_get_accel_set+0x2a>
        *timestamp = sensors.accel.timestamp;
 800cd52:	4b09      	ldr	r3, [pc, #36]	; (800cd78 <inv_get_accel_set+0x48>)
 800cd54:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 800cd56:	687b      	ldr	r3, [r7, #4]
 800cd58:	601a      	str	r2, [r3, #0]
    }
    if (accuracy != NULL) {
 800cd5a:	68bb      	ldr	r3, [r7, #8]
 800cd5c:	2b00      	cmp	r3, #0
 800cd5e:	d004      	beq.n	800cd6a <inv_get_accel_set+0x3a>
        *accuracy = sensors.accel.accuracy;
 800cd60:	4b05      	ldr	r3, [pc, #20]	; (800cd78 <inv_get_accel_set+0x48>)
 800cd62:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800cd64:	b25a      	sxtb	r2, r3
 800cd66:	68bb      	ldr	r3, [r7, #8]
 800cd68:	701a      	strb	r2, [r3, #0]
    }
}
 800cd6a:	bf00      	nop
 800cd6c:	3710      	adds	r7, #16
 800cd6e:	46bd      	mov	sp, r7
 800cd70:	bd80      	pop	{r7, pc}
 800cd72:	bf00      	nop
 800cd74:	20000cb4 	.word	0x20000cb4
 800cd78:	20000c58 	.word	0x20000c58

0800cd7c <inv_get_gyro>:

/** Get's latest gyro data.
* @param[out] gyro Gyro Data, Length 3. 1 dps = 2^16.
*/
void inv_get_gyro(long *gyro)
{
 800cd7c:	b580      	push	{r7, lr}
 800cd7e:	b082      	sub	sp, #8
 800cd80:	af00      	add	r7, sp, #0
 800cd82:	6078      	str	r0, [r7, #4]
    memcpy(gyro, sensors.gyro.calibrated, sizeof(sensors.gyro.calibrated));
 800cd84:	220c      	movs	r2, #12
 800cd86:	4904      	ldr	r1, [pc, #16]	; (800cd98 <inv_get_gyro+0x1c>)
 800cd88:	6878      	ldr	r0, [r7, #4]
 800cd8a:	f008 f9ae 	bl	80150ea <memcpy>
}
 800cd8e:	bf00      	nop
 800cd90:	3708      	adds	r7, #8
 800cd92:	46bd      	mov	sp, r7
 800cd94:	bd80      	pop	{r7, pc}
 800cd96:	bf00      	nop
 800cd98:	20000c70 	.word	0x20000c70

0800cd9c <inv_get_gyro_accuracy>:

/** Returns accuracy of gyro.
 * @return Accuracy of gyro with 0 being not accurate, and 3 being most accurate.
*/
int inv_get_gyro_accuracy(void)
{
 800cd9c:	b480      	push	{r7}
 800cd9e:	af00      	add	r7, sp, #0
    return sensors.gyro.accuracy;
 800cda0:	4b02      	ldr	r3, [pc, #8]	; (800cdac <inv_get_gyro_accuracy+0x10>)
 800cda2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
}
 800cda4:	4618      	mov	r0, r3
 800cda6:	46bd      	mov	sp, r7
 800cda8:	bc80      	pop	{r7}
 800cdaa:	4770      	bx	lr
 800cdac:	20000c58 	.word	0x20000c58

0800cdb0 <inv_get_mag_accuracy>:

/** Returns accuracy of compass.
 * @return Accuracy of compass with 0 being not accurate, and 3 being most accurate.
*/
int inv_get_mag_accuracy(void)
{
 800cdb0:	b480      	push	{r7}
 800cdb2:	af00      	add	r7, sp, #0
    if (inv_data_builder.compass_disturbance)
 800cdb4:	4b06      	ldr	r3, [pc, #24]	; (800cdd0 <inv_get_mag_accuracy+0x20>)
 800cdb6:	f8d3 313c 	ldr.w	r3, [r3, #316]	; 0x13c
 800cdba:	2b00      	cmp	r3, #0
 800cdbc:	d001      	beq.n	800cdc2 <inv_get_mag_accuracy+0x12>
        return 0;
 800cdbe:	2300      	movs	r3, #0
 800cdc0:	e002      	b.n	800cdc8 <inv_get_mag_accuracy+0x18>
    return sensors.compass.accuracy;
 800cdc2:	4b04      	ldr	r3, [pc, #16]	; (800cdd4 <inv_get_mag_accuracy+0x24>)
 800cdc4:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
}
 800cdc8:	4618      	mov	r0, r3
 800cdca:	46bd      	mov	sp, r7
 800cdcc:	bc80      	pop	{r7}
 800cdce:	4770      	bx	lr
 800cdd0:	20000b18 	.word	0x20000b18
 800cdd4:	20000c58 	.word	0x20000c58

0800cdd8 <inv_get_accel_accuracy>:

/** Returns accuracy of accel.
 * @return Accuracy of accel with 0 being not accurate, and 3 being most accurate.
*/
int inv_get_accel_accuracy(void)
{
 800cdd8:	b480      	push	{r7}
 800cdda:	af00      	add	r7, sp, #0
    return sensors.accel.accuracy;
 800cddc:	4b02      	ldr	r3, [pc, #8]	; (800cde8 <inv_get_accel_accuracy+0x10>)
 800cdde:	6f9b      	ldr	r3, [r3, #120]	; 0x78
}
 800cde0:	4618      	mov	r0, r3
 800cde2:	46bd      	mov	sp, r7
 800cde4:	bc80      	pop	{r7}
 800cde6:	4770      	bx	lr
 800cde8:	20000c58 	.word	0x20000c58

0800cdec <inv_get_compass_soft_iron_output_data>:
}

/** This subroutine gets the fixed point Q30 compass data after the soft iron transformation.
 * @param[out] the pointer of the 3x1 vector compass data in MPL format
*/
void inv_get_compass_soft_iron_output_data(long *data) {
 800cdec:	b480      	push	{r7}
 800cdee:	b085      	sub	sp, #20
 800cdf0:	af00      	add	r7, sp, #0
 800cdf2:	6078      	str	r0, [r7, #4]
    int i;
    for (i=0; i<3; i++)  {
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	60fb      	str	r3, [r7, #12]
 800cdf8:	e00d      	b.n	800ce16 <inv_get_compass_soft_iron_output_data+0x2a>
        data[i] = sensors.soft_iron.trans[i];
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	009b      	lsls	r3, r3, #2
 800cdfe:	687a      	ldr	r2, [r7, #4]
 800ce00:	441a      	add	r2, r3
 800ce02:	4909      	ldr	r1, [pc, #36]	; (800ce28 <inv_get_compass_soft_iron_output_data+0x3c>)
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	334e      	adds	r3, #78	; 0x4e
 800ce08:	009b      	lsls	r3, r3, #2
 800ce0a:	440b      	add	r3, r1
 800ce0c:	685b      	ldr	r3, [r3, #4]
 800ce0e:	6013      	str	r3, [r2, #0]
    for (i=0; i<3; i++)  {
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	3301      	adds	r3, #1
 800ce14:	60fb      	str	r3, [r7, #12]
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	2b02      	cmp	r3, #2
 800ce1a:	ddee      	ble.n	800cdfa <inv_get_compass_soft_iron_output_data+0xe>
    }
}
 800ce1c:	bf00      	nop
 800ce1e:	bf00      	nop
 800ce20:	3714      	adds	r7, #20
 800ce22:	46bd      	mov	sp, r7
 800ce24:	bc80      	pop	{r7}
 800ce26:	4770      	bx	lr
 800ce28:	20000c58 	.word	0x20000c58

0800ce2c <inv_set_compass_soft_iron_input_data>:
    }
}
/** This subroutine sets the compass raw data for the soft iron transformation.
 * @param[int] the pointer of the 3x1 vector compass raw data in MPL format
*/
void inv_set_compass_soft_iron_input_data(const long *data)  {
 800ce2c:	b580      	push	{r7, lr}
 800ce2e:	b084      	sub	sp, #16
 800ce30:	af00      	add	r7, sp, #0
 800ce32:	6078      	str	r0, [r7, #4]
    int i;
    for (i=0; i<3; i++)  {
 800ce34:	2300      	movs	r3, #0
 800ce36:	60fb      	str	r3, [r7, #12]
 800ce38:	e00c      	b.n	800ce54 <inv_set_compass_soft_iron_input_data+0x28>
        sensors.soft_iron.raw[i] = data[i];
 800ce3a:	68fb      	ldr	r3, [r7, #12]
 800ce3c:	009b      	lsls	r3, r3, #2
 800ce3e:	687a      	ldr	r2, [r7, #4]
 800ce40:	4413      	add	r3, r2
 800ce42:	681a      	ldr	r2, [r3, #0]
 800ce44:	4916      	ldr	r1, [pc, #88]	; (800cea0 <inv_set_compass_soft_iron_input_data+0x74>)
 800ce46:	68fb      	ldr	r3, [r7, #12]
 800ce48:	334c      	adds	r3, #76	; 0x4c
 800ce4a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (i=0; i<3; i++)  {
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	3301      	adds	r3, #1
 800ce52:	60fb      	str	r3, [r7, #12]
 800ce54:	68fb      	ldr	r3, [r7, #12]
 800ce56:	2b02      	cmp	r3, #2
 800ce58:	ddef      	ble.n	800ce3a <inv_set_compass_soft_iron_input_data+0xe>
    }
    if (sensors.soft_iron.enable == 1)  {
 800ce5a:	4b11      	ldr	r3, [pc, #68]	; (800cea0 <inv_set_compass_soft_iron_input_data+0x74>)
 800ce5c:	f8d3 3190 	ldr.w	r3, [r3, #400]	; 0x190
 800ce60:	2b01      	cmp	r3, #1
 800ce62:	d105      	bne.n	800ce70 <inv_set_compass_soft_iron_input_data+0x44>
        mlMatrixVectorMult(sensors.soft_iron.matrix_d, data, sensors.soft_iron.trans);
 800ce64:	4a0f      	ldr	r2, [pc, #60]	; (800cea4 <inv_set_compass_soft_iron_input_data+0x78>)
 800ce66:	6879      	ldr	r1, [r7, #4]
 800ce68:	480f      	ldr	r0, [pc, #60]	; (800cea8 <inv_set_compass_soft_iron_input_data+0x7c>)
 800ce6a:	f001 f836 	bl	800deda <mlMatrixVectorMult>
    } else {
        for (i=0; i<3; i++)  {
            sensors.soft_iron.trans[i] = data[i];
        }
    }
}
 800ce6e:	e013      	b.n	800ce98 <inv_set_compass_soft_iron_input_data+0x6c>
        for (i=0; i<3; i++)  {
 800ce70:	2300      	movs	r3, #0
 800ce72:	60fb      	str	r3, [r7, #12]
 800ce74:	e00d      	b.n	800ce92 <inv_set_compass_soft_iron_input_data+0x66>
            sensors.soft_iron.trans[i] = data[i];
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	009b      	lsls	r3, r3, #2
 800ce7a:	687a      	ldr	r2, [r7, #4]
 800ce7c:	4413      	add	r3, r2
 800ce7e:	681a      	ldr	r2, [r3, #0]
 800ce80:	4907      	ldr	r1, [pc, #28]	; (800cea0 <inv_set_compass_soft_iron_input_data+0x74>)
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	334e      	adds	r3, #78	; 0x4e
 800ce86:	009b      	lsls	r3, r3, #2
 800ce88:	440b      	add	r3, r1
 800ce8a:	605a      	str	r2, [r3, #4]
        for (i=0; i<3; i++)  {
 800ce8c:	68fb      	ldr	r3, [r7, #12]
 800ce8e:	3301      	adds	r3, #1
 800ce90:	60fb      	str	r3, [r7, #12]
 800ce92:	68fb      	ldr	r3, [r7, #12]
 800ce94:	2b02      	cmp	r3, #2
 800ce96:	ddee      	ble.n	800ce76 <inv_set_compass_soft_iron_input_data+0x4a>
}
 800ce98:	bf00      	nop
 800ce9a:	3710      	adds	r7, #16
 800ce9c:	46bd      	mov	sp, r7
 800ce9e:	bd80      	pop	{r7, pc}
 800cea0:	20000c58 	.word	0x20000c58
 800cea4:	20000d94 	.word	0x20000d94
 800cea8:	20000da0 	.word	0x20000da0

0800ceac <inv_reset_compass_soft_iron_matrix>:

/** This subroutine resets the the soft iron transformation to unity matrix and
 * disable the soft iron transformation process by default.
*/
void inv_reset_compass_soft_iron_matrix(void)  {
 800ceac:	b580      	push	{r7, lr}
 800ceae:	b082      	sub	sp, #8
 800ceb0:	af00      	add	r7, sp, #0
    int i;
    for (i=0; i<9; i++) {
 800ceb2:	2300      	movs	r3, #0
 800ceb4:	607b      	str	r3, [r7, #4]
 800ceb6:	e00a      	b.n	800cece <inv_reset_compass_soft_iron_matrix+0x22>
        sensors.soft_iron.matrix_f[i] = 0.0f;
 800ceb8:	4a19      	ldr	r2, [pc, #100]	; (800cf20 <inv_reset_compass_soft_iron_matrix+0x74>)
 800ceba:	687b      	ldr	r3, [r7, #4]
 800cebc:	335a      	adds	r3, #90	; 0x5a
 800cebe:	009b      	lsls	r3, r3, #2
 800cec0:	4413      	add	r3, r2
 800cec2:	f04f 0200 	mov.w	r2, #0
 800cec6:	605a      	str	r2, [r3, #4]
    for (i=0; i<9; i++) {
 800cec8:	687b      	ldr	r3, [r7, #4]
 800ceca:	3301      	adds	r3, #1
 800cecc:	607b      	str	r3, [r7, #4]
 800cece:	687b      	ldr	r3, [r7, #4]
 800ced0:	2b08      	cmp	r3, #8
 800ced2:	ddf1      	ble.n	800ceb8 <inv_reset_compass_soft_iron_matrix+0xc>
    }

    memset(&sensors.soft_iron.matrix_d,0,sizeof(sensors.soft_iron.matrix_d));
 800ced4:	2224      	movs	r2, #36	; 0x24
 800ced6:	2100      	movs	r1, #0
 800ced8:	4812      	ldr	r0, [pc, #72]	; (800cf24 <inv_reset_compass_soft_iron_matrix+0x78>)
 800ceda:	f008 f92e 	bl	801513a <memset>

    for (i=0; i<3; i++)  {
 800cede:	2300      	movs	r3, #0
 800cee0:	607b      	str	r3, [r7, #4]
 800cee2:	e013      	b.n	800cf0c <inv_reset_compass_soft_iron_matrix+0x60>
        // set the floating point matrix
        sensors.soft_iron.matrix_f[i*4] = 1.0;
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	009b      	lsls	r3, r3, #2
 800cee8:	4a0d      	ldr	r2, [pc, #52]	; (800cf20 <inv_reset_compass_soft_iron_matrix+0x74>)
 800ceea:	335a      	adds	r3, #90	; 0x5a
 800ceec:	009b      	lsls	r3, r3, #2
 800ceee:	4413      	add	r3, r2
 800cef0:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800cef4:	605a      	str	r2, [r3, #4]
        // set the fixed point matrix
        sensors.soft_iron.matrix_d[i*4] = ROT_MATRIX_SCALE_LONG;
 800cef6:	687b      	ldr	r3, [r7, #4]
 800cef8:	009b      	lsls	r3, r3, #2
 800cefa:	4a09      	ldr	r2, [pc, #36]	; (800cf20 <inv_reset_compass_soft_iron_matrix+0x74>)
 800cefc:	3352      	adds	r3, #82	; 0x52
 800cefe:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800cf02:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (i=0; i<3; i++)  {
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	3301      	adds	r3, #1
 800cf0a:	607b      	str	r3, [r7, #4]
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	2b02      	cmp	r3, #2
 800cf10:	dde8      	ble.n	800cee4 <inv_reset_compass_soft_iron_matrix+0x38>
    }

    inv_disable_compass_soft_iron_matrix();
 800cf12:	f000 f809 	bl	800cf28 <inv_disable_compass_soft_iron_matrix>
}
 800cf16:	bf00      	nop
 800cf18:	3708      	adds	r7, #8
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	bd80      	pop	{r7, pc}
 800cf1e:	bf00      	nop
 800cf20:	20000c58 	.word	0x20000c58
 800cf24:	20000da0 	.word	0x20000da0

0800cf28 <inv_disable_compass_soft_iron_matrix>:
    sensors.soft_iron.enable = 1;
}

/** This subroutine disables the the soft iron transformation process.
*/
void inv_disable_compass_soft_iron_matrix(void)   {
 800cf28:	b480      	push	{r7}
 800cf2a:	af00      	add	r7, sp, #0
    sensors.soft_iron.enable = 0;
 800cf2c:	4b03      	ldr	r3, [pc, #12]	; (800cf3c <inv_disable_compass_soft_iron_matrix+0x14>)
 800cf2e:	2200      	movs	r2, #0
 800cf30:	f8c3 2190 	str.w	r2, [r3, #400]	; 0x190
}
 800cf34:	bf00      	nop
 800cf36:	46bd      	mov	sp, r7
 800cf38:	bc80      	pop	{r7}
 800cf3a:	4770      	bx	lr
 800cf3c:	20000c58 	.word	0x20000c58

0800cf40 <inv_get_sensor_type_gravity>:
*             inv_build_accel().
* @return     Returns 1 if the data was updated or 0 if it was not updated.
*/
int inv_get_sensor_type_gravity(float *values, int8_t *accuracy,
                                 inv_time_t * timestamp)
{
 800cf40:	b590      	push	{r4, r7, lr}
 800cf42:	b089      	sub	sp, #36	; 0x24
 800cf44:	af00      	add	r7, sp, #0
 800cf46:	60f8      	str	r0, [r7, #12]
 800cf48:	60b9      	str	r1, [r7, #8]
 800cf4a:	607a      	str	r2, [r7, #4]
    long gravity[3];

    *accuracy = (int8_t) hal_out.accuracy_quat;
 800cf4c:	4b1e      	ldr	r3, [pc, #120]	; (800cfc8 <inv_get_sensor_type_gravity+0x88>)
 800cf4e:	685b      	ldr	r3, [r3, #4]
 800cf50:	b25a      	sxtb	r2, r3
 800cf52:	68bb      	ldr	r3, [r7, #8]
 800cf54:	701a      	strb	r2, [r3, #0]
    *timestamp = hal_out.nav_timestamp;
 800cf56:	4b1c      	ldr	r3, [pc, #112]	; (800cfc8 <inv_get_sensor_type_gravity+0x88>)
 800cf58:	689a      	ldr	r2, [r3, #8]
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	601a      	str	r2, [r3, #0]
    inv_get_gravity(gravity);
 800cf5e:	f107 0314 	add.w	r3, r7, #20
 800cf62:	4618      	mov	r0, r3
 800cf64:	f001 f91a 	bl	800e19c <inv_get_gravity>
    values[0] = (gravity[0] >> 14) * ACCEL_CONVERSION;
 800cf68:	697b      	ldr	r3, [r7, #20]
 800cf6a:	139b      	asrs	r3, r3, #14
 800cf6c:	4618      	mov	r0, r3
 800cf6e:	f7f9 fd01 	bl	8006974 <__aeabi_i2f>
 800cf72:	4603      	mov	r3, r0
 800cf74:	4915      	ldr	r1, [pc, #84]	; (800cfcc <inv_get_sensor_type_gravity+0x8c>)
 800cf76:	4618      	mov	r0, r3
 800cf78:	f7f9 fd50 	bl	8006a1c <__aeabi_fmul>
 800cf7c:	4603      	mov	r3, r0
 800cf7e:	461a      	mov	r2, r3
 800cf80:	68fb      	ldr	r3, [r7, #12]
 800cf82:	601a      	str	r2, [r3, #0]
    values[1] = (gravity[1] >> 14) * ACCEL_CONVERSION;
 800cf84:	69bb      	ldr	r3, [r7, #24]
 800cf86:	139b      	asrs	r3, r3, #14
 800cf88:	4618      	mov	r0, r3
 800cf8a:	f7f9 fcf3 	bl	8006974 <__aeabi_i2f>
 800cf8e:	4602      	mov	r2, r0
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	1d1c      	adds	r4, r3, #4
 800cf94:	490d      	ldr	r1, [pc, #52]	; (800cfcc <inv_get_sensor_type_gravity+0x8c>)
 800cf96:	4610      	mov	r0, r2
 800cf98:	f7f9 fd40 	bl	8006a1c <__aeabi_fmul>
 800cf9c:	4603      	mov	r3, r0
 800cf9e:	6023      	str	r3, [r4, #0]
    values[2] = (gravity[2] >> 14) * ACCEL_CONVERSION;
 800cfa0:	69fb      	ldr	r3, [r7, #28]
 800cfa2:	139b      	asrs	r3, r3, #14
 800cfa4:	4618      	mov	r0, r3
 800cfa6:	f7f9 fce5 	bl	8006974 <__aeabi_i2f>
 800cfaa:	4602      	mov	r2, r0
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	f103 0408 	add.w	r4, r3, #8
 800cfb2:	4906      	ldr	r1, [pc, #24]	; (800cfcc <inv_get_sensor_type_gravity+0x8c>)
 800cfb4:	4610      	mov	r0, r2
 800cfb6:	f7f9 fd31 	bl	8006a1c <__aeabi_fmul>
 800cfba:	4603      	mov	r3, r0
 800cfbc:	6023      	str	r3, [r4, #0]

    return 1;
 800cfbe:	2301      	movs	r3, #1
}
 800cfc0:	4618      	mov	r0, r3
 800cfc2:	3724      	adds	r7, #36	; 0x24
 800cfc4:	46bd      	mov	sp, r7
 800cfc6:	bd90      	pop	{r4, r7, pc}
 800cfc8:	20000df0 	.word	0x20000df0
 800cfcc:	391ce80a 	.word	0x391ce80a

0800cfd0 <inv_set_message>:
*                  a motion or no motion message.
* @param[in] level Level of the messages. It starts at 0, and may increase
*            in the future to allow more messages if the bit storage runs out.
*/
void inv_set_message(long set, long clear, int level)
{
 800cfd0:	b480      	push	{r7}
 800cfd2:	b085      	sub	sp, #20
 800cfd4:	af00      	add	r7, sp, #0
 800cfd6:	60f8      	str	r0, [r7, #12]
 800cfd8:	60b9      	str	r1, [r7, #8]
 800cfda:	607a      	str	r2, [r7, #4]
    if (level == 0) {
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d10c      	bne.n	800cffc <inv_set_message+0x2c>
        mh.message &= ~clear;
 800cfe2:	4b09      	ldr	r3, [pc, #36]	; (800d008 <inv_set_message+0x38>)
 800cfe4:	681a      	ldr	r2, [r3, #0]
 800cfe6:	68bb      	ldr	r3, [r7, #8]
 800cfe8:	43db      	mvns	r3, r3
 800cfea:	4013      	ands	r3, r2
 800cfec:	4a06      	ldr	r2, [pc, #24]	; (800d008 <inv_set_message+0x38>)
 800cfee:	6013      	str	r3, [r2, #0]
        mh.message |= set;
 800cff0:	4b05      	ldr	r3, [pc, #20]	; (800d008 <inv_set_message+0x38>)
 800cff2:	681a      	ldr	r2, [r3, #0]
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	4313      	orrs	r3, r2
 800cff8:	4a03      	ldr	r2, [pc, #12]	; (800d008 <inv_set_message+0x38>)
 800cffa:	6013      	str	r3, [r2, #0]
    }
}
 800cffc:	bf00      	nop
 800cffe:	3714      	adds	r7, #20
 800d000:	46bd      	mov	sp, r7
 800d002:	bc80      	pop	{r7}
 800d004:	4770      	bx	lr
 800d006:	bf00      	nop
 800d008:	20000eb4 	.word	0x20000eb4

0800d00c <inv_q30_to_float>:
        float input;
        float output;
    }   inv_biquad_filter_t;

    static inline float inv_q30_to_float(long q30)
    {
 800d00c:	b580      	push	{r7, lr}
 800d00e:	b082      	sub	sp, #8
 800d010:	af00      	add	r7, sp, #0
 800d012:	6078      	str	r0, [r7, #4]
        return (float) q30 / ((float)(1L << 30));
 800d014:	6878      	ldr	r0, [r7, #4]
 800d016:	f7f9 fcad 	bl	8006974 <__aeabi_i2f>
 800d01a:	4603      	mov	r3, r0
 800d01c:	f04f 419d 	mov.w	r1, #1317011456	; 0x4e800000
 800d020:	4618      	mov	r0, r3
 800d022:	f7f9 fdaf 	bl	8006b84 <__aeabi_fdiv>
 800d026:	4603      	mov	r3, r0
    }
 800d028:	4618      	mov	r0, r3
 800d02a:	3708      	adds	r7, #8
 800d02c:	46bd      	mov	sp, r7
 800d02e:	bd80      	pop	{r7, pc}

0800d030 <inv_compass_angle>:
 * @param[in] grav Gravity Vector (Body Frame), length 3
 * @param[in] quat Quaternion, Length 4
 * @return Angle Cross Product makes after quaternion rotation.
 */
float inv_compass_angle(const long *compass, const long *grav, const long *quat)
{
 800d030:	b590      	push	{r4, r7, lr}
 800d032:	b097      	sub	sp, #92	; 0x5c
 800d034:	af00      	add	r7, sp, #0
 800d036:	60f8      	str	r0, [r7, #12]
 800d038:	60b9      	str	r1, [r7, #8]
 800d03a:	607a      	str	r2, [r7, #4]
    long cgcross[4], q1[4], q2[4], qi[4];
    float angW;

    // Compass cross Gravity
    cgcross[0] = 0L;
 800d03c:	2300      	movs	r3, #0
 800d03e:	647b      	str	r3, [r7, #68]	; 0x44
    cgcross[1] = inv_q30_mult(compass[1], grav[2]) - inv_q30_mult(compass[2], grav[1]);
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	3304      	adds	r3, #4
 800d044:	681a      	ldr	r2, [r3, #0]
 800d046:	68bb      	ldr	r3, [r7, #8]
 800d048:	3308      	adds	r3, #8
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	4619      	mov	r1, r3
 800d04e:	4610      	mov	r0, r2
 800d050:	f000 f8c0 	bl	800d1d4 <inv_q30_mult>
 800d054:	4604      	mov	r4, r0
 800d056:	68fb      	ldr	r3, [r7, #12]
 800d058:	3308      	adds	r3, #8
 800d05a:	681a      	ldr	r2, [r3, #0]
 800d05c:	68bb      	ldr	r3, [r7, #8]
 800d05e:	3304      	adds	r3, #4
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	4619      	mov	r1, r3
 800d064:	4610      	mov	r0, r2
 800d066:	f000 f8b5 	bl	800d1d4 <inv_q30_mult>
 800d06a:	4603      	mov	r3, r0
 800d06c:	1ae3      	subs	r3, r4, r3
 800d06e:	64bb      	str	r3, [r7, #72]	; 0x48
    cgcross[2] = inv_q30_mult(compass[2], grav[0]) - inv_q30_mult(compass[0], grav[2]);
 800d070:	68fb      	ldr	r3, [r7, #12]
 800d072:	3308      	adds	r3, #8
 800d074:	681a      	ldr	r2, [r3, #0]
 800d076:	68bb      	ldr	r3, [r7, #8]
 800d078:	681b      	ldr	r3, [r3, #0]
 800d07a:	4619      	mov	r1, r3
 800d07c:	4610      	mov	r0, r2
 800d07e:	f000 f8a9 	bl	800d1d4 <inv_q30_mult>
 800d082:	4604      	mov	r4, r0
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	681a      	ldr	r2, [r3, #0]
 800d088:	68bb      	ldr	r3, [r7, #8]
 800d08a:	3308      	adds	r3, #8
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	4619      	mov	r1, r3
 800d090:	4610      	mov	r0, r2
 800d092:	f000 f89f 	bl	800d1d4 <inv_q30_mult>
 800d096:	4603      	mov	r3, r0
 800d098:	1ae3      	subs	r3, r4, r3
 800d09a:	64fb      	str	r3, [r7, #76]	; 0x4c
    cgcross[3] = inv_q30_mult(compass[0], grav[1]) - inv_q30_mult(compass[1], grav[0]);
 800d09c:	68fb      	ldr	r3, [r7, #12]
 800d09e:	681a      	ldr	r2, [r3, #0]
 800d0a0:	68bb      	ldr	r3, [r7, #8]
 800d0a2:	3304      	adds	r3, #4
 800d0a4:	681b      	ldr	r3, [r3, #0]
 800d0a6:	4619      	mov	r1, r3
 800d0a8:	4610      	mov	r0, r2
 800d0aa:	f000 f893 	bl	800d1d4 <inv_q30_mult>
 800d0ae:	4604      	mov	r4, r0
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	3304      	adds	r3, #4
 800d0b4:	681a      	ldr	r2, [r3, #0]
 800d0b6:	68bb      	ldr	r3, [r7, #8]
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	4619      	mov	r1, r3
 800d0bc:	4610      	mov	r0, r2
 800d0be:	f000 f889 	bl	800d1d4 <inv_q30_mult>
 800d0c2:	4603      	mov	r3, r0
 800d0c4:	1ae3      	subs	r3, r4, r3
 800d0c6:	653b      	str	r3, [r7, #80]	; 0x50

    // Now convert cross product into world frame
    inv_q_mult(quat, cgcross, q1);
 800d0c8:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800d0cc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800d0d0:	4619      	mov	r1, r3
 800d0d2:	6878      	ldr	r0, [r7, #4]
 800d0d4:	f000 f8aa 	bl	800d22c <inv_q_mult>
    inv_q_invert(quat, qi);
 800d0d8:	f107 0314 	add.w	r3, r7, #20
 800d0dc:	4619      	mov	r1, r3
 800d0de:	6878      	ldr	r0, [r7, #4]
 800d0e0:	f000 f99d 	bl	800d41e <inv_q_invert>
    inv_q_mult(q1, qi, q2);
 800d0e4:	f107 0224 	add.w	r2, r7, #36	; 0x24
 800d0e8:	f107 0114 	add.w	r1, r7, #20
 800d0ec:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800d0f0:	4618      	mov	r0, r3
 800d0f2:	f000 f89b 	bl	800d22c <inv_q_mult>

    // Protect against atan2 of 0,0
    if ((q2[2] == 0L) && (q2[1] == 0L))
 800d0f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d105      	bne.n	800d108 <inv_compass_angle+0xd8>
 800d0fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0fe:	2b00      	cmp	r3, #0
 800d100:	d102      	bne.n	800d108 <inv_compass_angle+0xd8>
        return 0.f;
 800d102:	f04f 0300 	mov.w	r3, #0
 800d106:	e012      	b.n	800d12e <inv_compass_angle+0xfe>

    // This is the unfiltered heading correction
    angW = -atan2f(inv_q30_to_float(q2[2]), inv_q30_to_float(q2[1]));
 800d108:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d10a:	4618      	mov	r0, r3
 800d10c:	f7ff ff7e 	bl	800d00c <inv_q30_to_float>
 800d110:	4604      	mov	r4, r0
 800d112:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d114:	4618      	mov	r0, r3
 800d116:	f7ff ff79 	bl	800d00c <inv_q30_to_float>
 800d11a:	4603      	mov	r3, r0
 800d11c:	4619      	mov	r1, r3
 800d11e:	4620      	mov	r0, r4
 800d120:	f00b f98c 	bl	801843c <atan2f>
 800d124:	4603      	mov	r3, r0
 800d126:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000
 800d12a:	657b      	str	r3, [r7, #84]	; 0x54
    return angW;
 800d12c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
}
 800d12e:	4618      	mov	r0, r3
 800d130:	375c      	adds	r7, #92	; 0x5c
 800d132:	46bd      	mov	sp, r7
 800d134:	bd90      	pop	{r4, r7, pc}

0800d136 <inv_get_gyro_sum_of_sqr>:
 *          (1 degree per second)^2 = 2^6 = 2^GYRO_MAG_SQR_SHIFT.
 * @param[in] gyro Gyro data scaled with 1 dps = 2^16
 *  @return the computed magnitude squared output of the gyroscope.
 */
unsigned long inv_get_gyro_sum_of_sqr(const long *gyro)
{
 800d136:	b480      	push	{r7}
 800d138:	b087      	sub	sp, #28
 800d13a:	af00      	add	r7, sp, #0
 800d13c:	6078      	str	r0, [r7, #4]
    unsigned long gmag = 0;
 800d13e:	2300      	movs	r3, #0
 800d140:	617b      	str	r3, [r7, #20]
    long temp;
    int kk;

    for (kk = 0; kk < 3; ++kk) {
 800d142:	2300      	movs	r3, #0
 800d144:	613b      	str	r3, [r7, #16]
 800d146:	e010      	b.n	800d16a <inv_get_gyro_sum_of_sqr+0x34>
        temp = gyro[kk] >> (16 - (GYRO_MAG_SQR_SHIFT / 2));
 800d148:	693b      	ldr	r3, [r7, #16]
 800d14a:	009b      	lsls	r3, r3, #2
 800d14c:	687a      	ldr	r2, [r7, #4]
 800d14e:	4413      	add	r3, r2
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	135b      	asrs	r3, r3, #13
 800d154:	60fb      	str	r3, [r7, #12]
        gmag += temp * temp;
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	fb03 f303 	mul.w	r3, r3, r3
 800d15c:	461a      	mov	r2, r3
 800d15e:	697b      	ldr	r3, [r7, #20]
 800d160:	4413      	add	r3, r2
 800d162:	617b      	str	r3, [r7, #20]
    for (kk = 0; kk < 3; ++kk) {
 800d164:	693b      	ldr	r3, [r7, #16]
 800d166:	3301      	adds	r3, #1
 800d168:	613b      	str	r3, [r7, #16]
 800d16a:	693b      	ldr	r3, [r7, #16]
 800d16c:	2b02      	cmp	r3, #2
 800d16e:	ddeb      	ble.n	800d148 <inv_get_gyro_sum_of_sqr+0x12>
    }

    return gmag;
 800d170:	697b      	ldr	r3, [r7, #20]
}
 800d172:	4618      	mov	r0, r3
 800d174:	371c      	adds	r7, #28
 800d176:	46bd      	mov	sp, r7
 800d178:	bc80      	pop	{r7}
 800d17a:	4770      	bx	lr

0800d17c <inv_q29_mult>:
 * @param[in] a
 * @param[in] b
 * @return ((long long)a*b)>>29
*/
long inv_q29_mult(long a, long b)
{
 800d17c:	b4b0      	push	{r4, r5, r7}
 800d17e:	b087      	sub	sp, #28
 800d180:	af00      	add	r7, sp, #0
 800d182:	6078      	str	r0, [r7, #4]
 800d184:	6039      	str	r1, [r7, #0]
    result = (long)((float)a * b / (1L << 29));
    return result;
#else
    long long temp;
    long result;
    temp = (long long)a * b;
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	4618      	mov	r0, r3
 800d18a:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800d18e:	683b      	ldr	r3, [r7, #0]
 800d190:	461a      	mov	r2, r3
 800d192:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800d196:	fb02 f501 	mul.w	r5, r2, r1
 800d19a:	fb00 f403 	mul.w	r4, r0, r3
 800d19e:	442c      	add	r4, r5
 800d1a0:	fba0 2302 	umull	r2, r3, r0, r2
 800d1a4:	18e1      	adds	r1, r4, r3
 800d1a6:	460b      	mov	r3, r1
 800d1a8:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800d1ac:	e9c7 2304 	strd	r2, r3, [r7, #16]
    result = (long)(temp >> 29);
 800d1b0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800d1b4:	f04f 0200 	mov.w	r2, #0
 800d1b8:	f04f 0300 	mov.w	r3, #0
 800d1bc:	0f42      	lsrs	r2, r0, #29
 800d1be:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 800d1c2:	174b      	asrs	r3, r1, #29
 800d1c4:	4613      	mov	r3, r2
 800d1c6:	60fb      	str	r3, [r7, #12]
    return result;
 800d1c8:	68fb      	ldr	r3, [r7, #12]
#endif
}
 800d1ca:	4618      	mov	r0, r3
 800d1cc:	371c      	adds	r7, #28
 800d1ce:	46bd      	mov	sp, r7
 800d1d0:	bcb0      	pop	{r4, r5, r7}
 800d1d2:	4770      	bx	lr

0800d1d4 <inv_q30_mult>:
 * @param[in] a
 * @param[in] b
 * @return ((long long)a*b)>>30
*/
long inv_q30_mult(long a, long b)
{
 800d1d4:	b4b0      	push	{r4, r5, r7}
 800d1d6:	b087      	sub	sp, #28
 800d1d8:	af00      	add	r7, sp, #0
 800d1da:	6078      	str	r0, [r7, #4]
 800d1dc:	6039      	str	r1, [r7, #0]
    result = (long)((float)a * b / (1L << 30));
    return result;
#else
    long long temp;
    long result;
    temp = (long long)a * b;
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	4618      	mov	r0, r3
 800d1e2:	ea4f 71e0 	mov.w	r1, r0, asr #31
 800d1e6:	683b      	ldr	r3, [r7, #0]
 800d1e8:	461a      	mov	r2, r3
 800d1ea:	ea4f 73e2 	mov.w	r3, r2, asr #31
 800d1ee:	fb02 f501 	mul.w	r5, r2, r1
 800d1f2:	fb00 f403 	mul.w	r4, r0, r3
 800d1f6:	442c      	add	r4, r5
 800d1f8:	fba0 2302 	umull	r2, r3, r0, r2
 800d1fc:	18e1      	adds	r1, r4, r3
 800d1fe:	460b      	mov	r3, r1
 800d200:	e9c7 2304 	strd	r2, r3, [r7, #16]
 800d204:	e9c7 2304 	strd	r2, r3, [r7, #16]
    result = (long)(temp >> 30);
 800d208:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800d20c:	f04f 0200 	mov.w	r2, #0
 800d210:	f04f 0300 	mov.w	r3, #0
 800d214:	0f82      	lsrs	r2, r0, #30
 800d216:	ea42 0281 	orr.w	r2, r2, r1, lsl #2
 800d21a:	178b      	asrs	r3, r1, #30
 800d21c:	4613      	mov	r3, r2
 800d21e:	60fb      	str	r3, [r7, #12]
    return result;
 800d220:	68fb      	ldr	r3, [r7, #12]
#endif
}
 800d222:	4618      	mov	r0, r3
 800d224:	371c      	adds	r7, #28
 800d226:	46bd      	mov	sp, r7
 800d228:	bcb0      	pop	{r4, r5, r7}
 800d22a:	4770      	bx	lr

0800d22c <inv_q_mult>:
*            to 2^30
* @param[out] qProd Product after quaternion multiply. Length 4.
*             1.0 scaled to 2^30.
*/
void inv_q_mult(const long *q1, const long *q2, long *qProd)
{
 800d22c:	b590      	push	{r4, r7, lr}
 800d22e:	b085      	sub	sp, #20
 800d230:	af00      	add	r7, sp, #0
 800d232:	60f8      	str	r0, [r7, #12]
 800d234:	60b9      	str	r1, [r7, #8]
 800d236:	607a      	str	r2, [r7, #4]
    INVENSENSE_FUNC_START;
    qProd[0] = inv_q30_mult(q1[0], q2[0]) - inv_q30_mult(q1[1], q2[1]) -
 800d238:	68fb      	ldr	r3, [r7, #12]
 800d23a:	681a      	ldr	r2, [r3, #0]
 800d23c:	68bb      	ldr	r3, [r7, #8]
 800d23e:	681b      	ldr	r3, [r3, #0]
 800d240:	4619      	mov	r1, r3
 800d242:	4610      	mov	r0, r2
 800d244:	f7ff ffc6 	bl	800d1d4 <inv_q30_mult>
 800d248:	4604      	mov	r4, r0
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	3304      	adds	r3, #4
 800d24e:	681a      	ldr	r2, [r3, #0]
 800d250:	68bb      	ldr	r3, [r7, #8]
 800d252:	3304      	adds	r3, #4
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	4619      	mov	r1, r3
 800d258:	4610      	mov	r0, r2
 800d25a:	f7ff ffbb 	bl	800d1d4 <inv_q30_mult>
 800d25e:	4603      	mov	r3, r0
 800d260:	1ae4      	subs	r4, r4, r3
               inv_q30_mult(q1[2], q2[2]) - inv_q30_mult(q1[3], q2[3]);
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	3308      	adds	r3, #8
 800d266:	681a      	ldr	r2, [r3, #0]
 800d268:	68bb      	ldr	r3, [r7, #8]
 800d26a:	3308      	adds	r3, #8
 800d26c:	681b      	ldr	r3, [r3, #0]
 800d26e:	4619      	mov	r1, r3
 800d270:	4610      	mov	r0, r2
 800d272:	f7ff ffaf 	bl	800d1d4 <inv_q30_mult>
 800d276:	4603      	mov	r3, r0
    qProd[0] = inv_q30_mult(q1[0], q2[0]) - inv_q30_mult(q1[1], q2[1]) -
 800d278:	1ae4      	subs	r4, r4, r3
               inv_q30_mult(q1[2], q2[2]) - inv_q30_mult(q1[3], q2[3]);
 800d27a:	68fb      	ldr	r3, [r7, #12]
 800d27c:	330c      	adds	r3, #12
 800d27e:	681a      	ldr	r2, [r3, #0]
 800d280:	68bb      	ldr	r3, [r7, #8]
 800d282:	330c      	adds	r3, #12
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	4619      	mov	r1, r3
 800d288:	4610      	mov	r0, r2
 800d28a:	f7ff ffa3 	bl	800d1d4 <inv_q30_mult>
 800d28e:	4603      	mov	r3, r0
 800d290:	1ae2      	subs	r2, r4, r3
    qProd[0] = inv_q30_mult(q1[0], q2[0]) - inv_q30_mult(q1[1], q2[1]) -
 800d292:	687b      	ldr	r3, [r7, #4]
 800d294:	601a      	str	r2, [r3, #0]

    qProd[1] = inv_q30_mult(q1[0], q2[1]) + inv_q30_mult(q1[1], q2[0]) +
 800d296:	68fb      	ldr	r3, [r7, #12]
 800d298:	681a      	ldr	r2, [r3, #0]
 800d29a:	68bb      	ldr	r3, [r7, #8]
 800d29c:	3304      	adds	r3, #4
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	4619      	mov	r1, r3
 800d2a2:	4610      	mov	r0, r2
 800d2a4:	f7ff ff96 	bl	800d1d4 <inv_q30_mult>
 800d2a8:	4604      	mov	r4, r0
 800d2aa:	68fb      	ldr	r3, [r7, #12]
 800d2ac:	3304      	adds	r3, #4
 800d2ae:	681a      	ldr	r2, [r3, #0]
 800d2b0:	68bb      	ldr	r3, [r7, #8]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	4619      	mov	r1, r3
 800d2b6:	4610      	mov	r0, r2
 800d2b8:	f7ff ff8c 	bl	800d1d4 <inv_q30_mult>
 800d2bc:	4603      	mov	r3, r0
 800d2be:	441c      	add	r4, r3
               inv_q30_mult(q1[2], q2[3]) - inv_q30_mult(q1[3], q2[2]);
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	3308      	adds	r3, #8
 800d2c4:	681a      	ldr	r2, [r3, #0]
 800d2c6:	68bb      	ldr	r3, [r7, #8]
 800d2c8:	330c      	adds	r3, #12
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	4619      	mov	r1, r3
 800d2ce:	4610      	mov	r0, r2
 800d2d0:	f7ff ff80 	bl	800d1d4 <inv_q30_mult>
 800d2d4:	4603      	mov	r3, r0
    qProd[1] = inv_q30_mult(q1[0], q2[1]) + inv_q30_mult(q1[1], q2[0]) +
 800d2d6:	441c      	add	r4, r3
               inv_q30_mult(q1[2], q2[3]) - inv_q30_mult(q1[3], q2[2]);
 800d2d8:	68fb      	ldr	r3, [r7, #12]
 800d2da:	330c      	adds	r3, #12
 800d2dc:	681a      	ldr	r2, [r3, #0]
 800d2de:	68bb      	ldr	r3, [r7, #8]
 800d2e0:	3308      	adds	r3, #8
 800d2e2:	681b      	ldr	r3, [r3, #0]
 800d2e4:	4619      	mov	r1, r3
 800d2e6:	4610      	mov	r0, r2
 800d2e8:	f7ff ff74 	bl	800d1d4 <inv_q30_mult>
 800d2ec:	4602      	mov	r2, r0
    qProd[1] = inv_q30_mult(q1[0], q2[1]) + inv_q30_mult(q1[1], q2[0]) +
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	3304      	adds	r3, #4
               inv_q30_mult(q1[2], q2[3]) - inv_q30_mult(q1[3], q2[2]);
 800d2f2:	1aa2      	subs	r2, r4, r2
    qProd[1] = inv_q30_mult(q1[0], q2[1]) + inv_q30_mult(q1[1], q2[0]) +
 800d2f4:	601a      	str	r2, [r3, #0]

    qProd[2] = inv_q30_mult(q1[0], q2[2]) - inv_q30_mult(q1[1], q2[3]) +
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	681a      	ldr	r2, [r3, #0]
 800d2fa:	68bb      	ldr	r3, [r7, #8]
 800d2fc:	3308      	adds	r3, #8
 800d2fe:	681b      	ldr	r3, [r3, #0]
 800d300:	4619      	mov	r1, r3
 800d302:	4610      	mov	r0, r2
 800d304:	f7ff ff66 	bl	800d1d4 <inv_q30_mult>
 800d308:	4604      	mov	r4, r0
 800d30a:	68fb      	ldr	r3, [r7, #12]
 800d30c:	3304      	adds	r3, #4
 800d30e:	681a      	ldr	r2, [r3, #0]
 800d310:	68bb      	ldr	r3, [r7, #8]
 800d312:	330c      	adds	r3, #12
 800d314:	681b      	ldr	r3, [r3, #0]
 800d316:	4619      	mov	r1, r3
 800d318:	4610      	mov	r0, r2
 800d31a:	f7ff ff5b 	bl	800d1d4 <inv_q30_mult>
 800d31e:	4603      	mov	r3, r0
 800d320:	1ae4      	subs	r4, r4, r3
               inv_q30_mult(q1[2], q2[0]) + inv_q30_mult(q1[3], q2[1]);
 800d322:	68fb      	ldr	r3, [r7, #12]
 800d324:	3308      	adds	r3, #8
 800d326:	681a      	ldr	r2, [r3, #0]
 800d328:	68bb      	ldr	r3, [r7, #8]
 800d32a:	681b      	ldr	r3, [r3, #0]
 800d32c:	4619      	mov	r1, r3
 800d32e:	4610      	mov	r0, r2
 800d330:	f7ff ff50 	bl	800d1d4 <inv_q30_mult>
 800d334:	4603      	mov	r3, r0
    qProd[2] = inv_q30_mult(q1[0], q2[2]) - inv_q30_mult(q1[1], q2[3]) +
 800d336:	441c      	add	r4, r3
               inv_q30_mult(q1[2], q2[0]) + inv_q30_mult(q1[3], q2[1]);
 800d338:	68fb      	ldr	r3, [r7, #12]
 800d33a:	330c      	adds	r3, #12
 800d33c:	681a      	ldr	r2, [r3, #0]
 800d33e:	68bb      	ldr	r3, [r7, #8]
 800d340:	3304      	adds	r3, #4
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	4619      	mov	r1, r3
 800d346:	4610      	mov	r0, r2
 800d348:	f7ff ff44 	bl	800d1d4 <inv_q30_mult>
 800d34c:	4602      	mov	r2, r0
    qProd[2] = inv_q30_mult(q1[0], q2[2]) - inv_q30_mult(q1[1], q2[3]) +
 800d34e:	687b      	ldr	r3, [r7, #4]
 800d350:	3308      	adds	r3, #8
               inv_q30_mult(q1[2], q2[0]) + inv_q30_mult(q1[3], q2[1]);
 800d352:	4422      	add	r2, r4
    qProd[2] = inv_q30_mult(q1[0], q2[2]) - inv_q30_mult(q1[1], q2[3]) +
 800d354:	601a      	str	r2, [r3, #0]

    qProd[3] = inv_q30_mult(q1[0], q2[3]) + inv_q30_mult(q1[1], q2[2]) -
 800d356:	68fb      	ldr	r3, [r7, #12]
 800d358:	681a      	ldr	r2, [r3, #0]
 800d35a:	68bb      	ldr	r3, [r7, #8]
 800d35c:	330c      	adds	r3, #12
 800d35e:	681b      	ldr	r3, [r3, #0]
 800d360:	4619      	mov	r1, r3
 800d362:	4610      	mov	r0, r2
 800d364:	f7ff ff36 	bl	800d1d4 <inv_q30_mult>
 800d368:	4604      	mov	r4, r0
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	3304      	adds	r3, #4
 800d36e:	681a      	ldr	r2, [r3, #0]
 800d370:	68bb      	ldr	r3, [r7, #8]
 800d372:	3308      	adds	r3, #8
 800d374:	681b      	ldr	r3, [r3, #0]
 800d376:	4619      	mov	r1, r3
 800d378:	4610      	mov	r0, r2
 800d37a:	f7ff ff2b 	bl	800d1d4 <inv_q30_mult>
 800d37e:	4603      	mov	r3, r0
 800d380:	441c      	add	r4, r3
               inv_q30_mult(q1[2], q2[1]) + inv_q30_mult(q1[3], q2[0]);
 800d382:	68fb      	ldr	r3, [r7, #12]
 800d384:	3308      	adds	r3, #8
 800d386:	681a      	ldr	r2, [r3, #0]
 800d388:	68bb      	ldr	r3, [r7, #8]
 800d38a:	3304      	adds	r3, #4
 800d38c:	681b      	ldr	r3, [r3, #0]
 800d38e:	4619      	mov	r1, r3
 800d390:	4610      	mov	r0, r2
 800d392:	f7ff ff1f 	bl	800d1d4 <inv_q30_mult>
 800d396:	4603      	mov	r3, r0
    qProd[3] = inv_q30_mult(q1[0], q2[3]) + inv_q30_mult(q1[1], q2[2]) -
 800d398:	1ae4      	subs	r4, r4, r3
               inv_q30_mult(q1[2], q2[1]) + inv_q30_mult(q1[3], q2[0]);
 800d39a:	68fb      	ldr	r3, [r7, #12]
 800d39c:	330c      	adds	r3, #12
 800d39e:	681a      	ldr	r2, [r3, #0]
 800d3a0:	68bb      	ldr	r3, [r7, #8]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	4619      	mov	r1, r3
 800d3a6:	4610      	mov	r0, r2
 800d3a8:	f7ff ff14 	bl	800d1d4 <inv_q30_mult>
 800d3ac:	4602      	mov	r2, r0
    qProd[3] = inv_q30_mult(q1[0], q2[3]) + inv_q30_mult(q1[1], q2[2]) -
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	330c      	adds	r3, #12
               inv_q30_mult(q1[2], q2[1]) + inv_q30_mult(q1[3], q2[0]);
 800d3b2:	4422      	add	r2, r4
    qProd[3] = inv_q30_mult(q1[0], q2[3]) + inv_q30_mult(q1[1], q2[2]) -
 800d3b4:	601a      	str	r2, [r3, #0]
}
 800d3b6:	bf00      	nop
 800d3b8:	3714      	adds	r7, #20
 800d3ba:	46bd      	mov	sp, r7
 800d3bc:	bd90      	pop	{r4, r7, pc}

0800d3be <inv_q_add>:
*            to 2^30
* @param[out] qSum Sum after quaternion summation. Length 4.
*             1.0 scaled to 2^30.
*/
void inv_q_add(long *q1, long *q2, long *qSum)
{
 800d3be:	b480      	push	{r7}
 800d3c0:	b085      	sub	sp, #20
 800d3c2:	af00      	add	r7, sp, #0
 800d3c4:	60f8      	str	r0, [r7, #12]
 800d3c6:	60b9      	str	r1, [r7, #8]
 800d3c8:	607a      	str	r2, [r7, #4]
    INVENSENSE_FUNC_START;
    qSum[0] = q1[0] + q2[0];
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	681a      	ldr	r2, [r3, #0]
 800d3ce:	68bb      	ldr	r3, [r7, #8]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	441a      	add	r2, r3
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	601a      	str	r2, [r3, #0]
    qSum[1] = q1[1] + q2[1];
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	3304      	adds	r3, #4
 800d3dc:	6819      	ldr	r1, [r3, #0]
 800d3de:	68bb      	ldr	r3, [r7, #8]
 800d3e0:	3304      	adds	r3, #4
 800d3e2:	681a      	ldr	r2, [r3, #0]
 800d3e4:	687b      	ldr	r3, [r7, #4]
 800d3e6:	3304      	adds	r3, #4
 800d3e8:	440a      	add	r2, r1
 800d3ea:	601a      	str	r2, [r3, #0]
    qSum[2] = q1[2] + q2[2];
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	3308      	adds	r3, #8
 800d3f0:	6819      	ldr	r1, [r3, #0]
 800d3f2:	68bb      	ldr	r3, [r7, #8]
 800d3f4:	3308      	adds	r3, #8
 800d3f6:	681a      	ldr	r2, [r3, #0]
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	3308      	adds	r3, #8
 800d3fc:	440a      	add	r2, r1
 800d3fe:	601a      	str	r2, [r3, #0]
    qSum[3] = q1[3] + q2[3];
 800d400:	68fb      	ldr	r3, [r7, #12]
 800d402:	330c      	adds	r3, #12
 800d404:	6819      	ldr	r1, [r3, #0]
 800d406:	68bb      	ldr	r3, [r7, #8]
 800d408:	330c      	adds	r3, #12
 800d40a:	681a      	ldr	r2, [r3, #0]
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	330c      	adds	r3, #12
 800d410:	440a      	add	r2, r1
 800d412:	601a      	str	r2, [r3, #0]
}
 800d414:	bf00      	nop
 800d416:	3714      	adds	r7, #20
 800d418:	46bd      	mov	sp, r7
 800d41a:	bc80      	pop	{r7}
 800d41c:	4770      	bx	lr

0800d41e <inv_q_invert>:
    INVENSENSE_FUNC_START;
    inv_vector_normalize(q, 4);
}

void inv_q_invert(const long *q, long *qInverted)
{
 800d41e:	b480      	push	{r7}
 800d420:	b083      	sub	sp, #12
 800d422:	af00      	add	r7, sp, #0
 800d424:	6078      	str	r0, [r7, #4]
 800d426:	6039      	str	r1, [r7, #0]
    INVENSENSE_FUNC_START;
    qInverted[0] = q[0];
 800d428:	687b      	ldr	r3, [r7, #4]
 800d42a:	681a      	ldr	r2, [r3, #0]
 800d42c:	683b      	ldr	r3, [r7, #0]
 800d42e:	601a      	str	r2, [r3, #0]
    qInverted[1] = -q[1];
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	3304      	adds	r3, #4
 800d434:	681a      	ldr	r2, [r3, #0]
 800d436:	683b      	ldr	r3, [r7, #0]
 800d438:	3304      	adds	r3, #4
 800d43a:	4252      	negs	r2, r2
 800d43c:	601a      	str	r2, [r3, #0]
    qInverted[2] = -q[2];
 800d43e:	687b      	ldr	r3, [r7, #4]
 800d440:	3308      	adds	r3, #8
 800d442:	681a      	ldr	r2, [r3, #0]
 800d444:	683b      	ldr	r3, [r7, #0]
 800d446:	3308      	adds	r3, #8
 800d448:	4252      	negs	r2, r2
 800d44a:	601a      	str	r2, [r3, #0]
    qInverted[3] = -q[3];
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	330c      	adds	r3, #12
 800d450:	681a      	ldr	r2, [r3, #0]
 800d452:	683b      	ldr	r3, [r7, #0]
 800d454:	330c      	adds	r3, #12
 800d456:	4252      	negs	r2, r2
 800d458:	601a      	str	r2, [r3, #0]
}
 800d45a:	bf00      	nop
 800d45c:	370c      	adds	r7, #12
 800d45e:	46bd      	mov	sp, r7
 800d460:	bc80      	pop	{r7}
 800d462:	4770      	bx	lr

0800d464 <inv_q_rotate>:
}

/** Rotates a 3-element vector by Rotation defined by Q
*/
void inv_q_rotate(const long *q, const long *in, long *out)
{
 800d464:	b580      	push	{r7, lr}
 800d466:	b094      	sub	sp, #80	; 0x50
 800d468:	af00      	add	r7, sp, #0
 800d46a:	60f8      	str	r0, [r7, #12]
 800d46c:	60b9      	str	r1, [r7, #8]
 800d46e:	607a      	str	r2, [r7, #4]
    long q_temp1[4], q_temp2[4];
    long in4[4], out4[4];

    // Fixme optimize
    in4[0] = 0;
 800d470:	2300      	movs	r3, #0
 800d472:	623b      	str	r3, [r7, #32]
    memcpy(&in4[1], in, 3 * sizeof(long));
 800d474:	f107 0320 	add.w	r3, r7, #32
 800d478:	3304      	adds	r3, #4
 800d47a:	220c      	movs	r2, #12
 800d47c:	68b9      	ldr	r1, [r7, #8]
 800d47e:	4618      	mov	r0, r3
 800d480:	f007 fe33 	bl	80150ea <memcpy>
    inv_q_mult(q, in4, q_temp1);
 800d484:	f107 0240 	add.w	r2, r7, #64	; 0x40
 800d488:	f107 0320 	add.w	r3, r7, #32
 800d48c:	4619      	mov	r1, r3
 800d48e:	68f8      	ldr	r0, [r7, #12]
 800d490:	f7ff fecc 	bl	800d22c <inv_q_mult>
    inv_q_invert(q, q_temp2);
 800d494:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800d498:	4619      	mov	r1, r3
 800d49a:	68f8      	ldr	r0, [r7, #12]
 800d49c:	f7ff ffbf 	bl	800d41e <inv_q_invert>
    inv_q_mult(q_temp1, q_temp2, out4);
 800d4a0:	f107 0210 	add.w	r2, r7, #16
 800d4a4:	f107 0130 	add.w	r1, r7, #48	; 0x30
 800d4a8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800d4ac:	4618      	mov	r0, r3
 800d4ae:	f7ff febd 	bl	800d22c <inv_q_mult>
    memcpy(out, &out4[1], 3 * sizeof(long));
 800d4b2:	f107 0310 	add.w	r3, r7, #16
 800d4b6:	3304      	adds	r3, #4
 800d4b8:	220c      	movs	r2, #12
 800d4ba:	4619      	mov	r1, r3
 800d4bc:	6878      	ldr	r0, [r7, #4]
 800d4be:	f007 fe14 	bl	80150ea <memcpy>
}
 800d4c2:	bf00      	nop
 800d4c4:	3750      	adds	r7, #80	; 0x50
 800d4c6:	46bd      	mov	sp, r7
 800d4c8:	bd80      	pop	{r7, pc}

0800d4ca <inv_q_multf>:

void inv_q_multf(const float *q1, const float *q2, float *qProd)
{
 800d4ca:	b5b0      	push	{r4, r5, r7, lr}
 800d4cc:	b084      	sub	sp, #16
 800d4ce:	af00      	add	r7, sp, #0
 800d4d0:	60f8      	str	r0, [r7, #12]
 800d4d2:	60b9      	str	r1, [r7, #8]
 800d4d4:	607a      	str	r2, [r7, #4]
    INVENSENSE_FUNC_START;
    qProd[0] =
        (q1[0] * q2[0] - q1[1] * q2[1] - q1[2] * q2[2] - q1[3] * q2[3]);
 800d4d6:	68fb      	ldr	r3, [r7, #12]
 800d4d8:	681a      	ldr	r2, [r3, #0]
 800d4da:	68bb      	ldr	r3, [r7, #8]
 800d4dc:	681b      	ldr	r3, [r3, #0]
 800d4de:	4619      	mov	r1, r3
 800d4e0:	4610      	mov	r0, r2
 800d4e2:	f7f9 fa9b 	bl	8006a1c <__aeabi_fmul>
 800d4e6:	4603      	mov	r3, r0
 800d4e8:	461c      	mov	r4, r3
 800d4ea:	68fb      	ldr	r3, [r7, #12]
 800d4ec:	3304      	adds	r3, #4
 800d4ee:	681a      	ldr	r2, [r3, #0]
 800d4f0:	68bb      	ldr	r3, [r7, #8]
 800d4f2:	3304      	adds	r3, #4
 800d4f4:	681b      	ldr	r3, [r3, #0]
 800d4f6:	4619      	mov	r1, r3
 800d4f8:	4610      	mov	r0, r2
 800d4fa:	f7f9 fa8f 	bl	8006a1c <__aeabi_fmul>
 800d4fe:	4603      	mov	r3, r0
 800d500:	4619      	mov	r1, r3
 800d502:	4620      	mov	r0, r4
 800d504:	f7f9 f980 	bl	8006808 <__aeabi_fsub>
 800d508:	4603      	mov	r3, r0
 800d50a:	461c      	mov	r4, r3
 800d50c:	68fb      	ldr	r3, [r7, #12]
 800d50e:	3308      	adds	r3, #8
 800d510:	681a      	ldr	r2, [r3, #0]
 800d512:	68bb      	ldr	r3, [r7, #8]
 800d514:	3308      	adds	r3, #8
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	4619      	mov	r1, r3
 800d51a:	4610      	mov	r0, r2
 800d51c:	f7f9 fa7e 	bl	8006a1c <__aeabi_fmul>
 800d520:	4603      	mov	r3, r0
 800d522:	4619      	mov	r1, r3
 800d524:	4620      	mov	r0, r4
 800d526:	f7f9 f96f 	bl	8006808 <__aeabi_fsub>
 800d52a:	4603      	mov	r3, r0
 800d52c:	461c      	mov	r4, r3
 800d52e:	68fb      	ldr	r3, [r7, #12]
 800d530:	330c      	adds	r3, #12
 800d532:	681a      	ldr	r2, [r3, #0]
 800d534:	68bb      	ldr	r3, [r7, #8]
 800d536:	330c      	adds	r3, #12
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	4619      	mov	r1, r3
 800d53c:	4610      	mov	r0, r2
 800d53e:	f7f9 fa6d 	bl	8006a1c <__aeabi_fmul>
 800d542:	4603      	mov	r3, r0
 800d544:	4619      	mov	r1, r3
 800d546:	4620      	mov	r0, r4
 800d548:	f7f9 f95e 	bl	8006808 <__aeabi_fsub>
 800d54c:	4603      	mov	r3, r0
 800d54e:	461a      	mov	r2, r3
    qProd[0] =
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	601a      	str	r2, [r3, #0]
    qProd[1] =
        (q1[0] * q2[1] + q1[1] * q2[0] + q1[2] * q2[3] - q1[3] * q2[2]);
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	681a      	ldr	r2, [r3, #0]
 800d558:	68bb      	ldr	r3, [r7, #8]
 800d55a:	3304      	adds	r3, #4
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	4619      	mov	r1, r3
 800d560:	4610      	mov	r0, r2
 800d562:	f7f9 fa5b 	bl	8006a1c <__aeabi_fmul>
 800d566:	4603      	mov	r3, r0
 800d568:	461c      	mov	r4, r3
 800d56a:	68fb      	ldr	r3, [r7, #12]
 800d56c:	3304      	adds	r3, #4
 800d56e:	681a      	ldr	r2, [r3, #0]
 800d570:	68bb      	ldr	r3, [r7, #8]
 800d572:	681b      	ldr	r3, [r3, #0]
 800d574:	4619      	mov	r1, r3
 800d576:	4610      	mov	r0, r2
 800d578:	f7f9 fa50 	bl	8006a1c <__aeabi_fmul>
 800d57c:	4603      	mov	r3, r0
 800d57e:	4619      	mov	r1, r3
 800d580:	4620      	mov	r0, r4
 800d582:	f7f9 f943 	bl	800680c <__addsf3>
 800d586:	4603      	mov	r3, r0
 800d588:	461c      	mov	r4, r3
 800d58a:	68fb      	ldr	r3, [r7, #12]
 800d58c:	3308      	adds	r3, #8
 800d58e:	681a      	ldr	r2, [r3, #0]
 800d590:	68bb      	ldr	r3, [r7, #8]
 800d592:	330c      	adds	r3, #12
 800d594:	681b      	ldr	r3, [r3, #0]
 800d596:	4619      	mov	r1, r3
 800d598:	4610      	mov	r0, r2
 800d59a:	f7f9 fa3f 	bl	8006a1c <__aeabi_fmul>
 800d59e:	4603      	mov	r3, r0
 800d5a0:	4619      	mov	r1, r3
 800d5a2:	4620      	mov	r0, r4
 800d5a4:	f7f9 f932 	bl	800680c <__addsf3>
 800d5a8:	4603      	mov	r3, r0
 800d5aa:	461d      	mov	r5, r3
 800d5ac:	68fb      	ldr	r3, [r7, #12]
 800d5ae:	330c      	adds	r3, #12
 800d5b0:	681a      	ldr	r2, [r3, #0]
 800d5b2:	68bb      	ldr	r3, [r7, #8]
 800d5b4:	3308      	adds	r3, #8
 800d5b6:	681b      	ldr	r3, [r3, #0]
 800d5b8:	4619      	mov	r1, r3
 800d5ba:	4610      	mov	r0, r2
 800d5bc:	f7f9 fa2e 	bl	8006a1c <__aeabi_fmul>
 800d5c0:	4603      	mov	r3, r0
 800d5c2:	461a      	mov	r2, r3
    qProd[1] =
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	1d1c      	adds	r4, r3, #4
        (q1[0] * q2[1] + q1[1] * q2[0] + q1[2] * q2[3] - q1[3] * q2[2]);
 800d5c8:	4611      	mov	r1, r2
 800d5ca:	4628      	mov	r0, r5
 800d5cc:	f7f9 f91c 	bl	8006808 <__aeabi_fsub>
 800d5d0:	4603      	mov	r3, r0
    qProd[1] =
 800d5d2:	6023      	str	r3, [r4, #0]
    qProd[2] =
        (q1[0] * q2[2] - q1[1] * q2[3] + q1[2] * q2[0] + q1[3] * q2[1]);
 800d5d4:	68fb      	ldr	r3, [r7, #12]
 800d5d6:	681a      	ldr	r2, [r3, #0]
 800d5d8:	68bb      	ldr	r3, [r7, #8]
 800d5da:	3308      	adds	r3, #8
 800d5dc:	681b      	ldr	r3, [r3, #0]
 800d5de:	4619      	mov	r1, r3
 800d5e0:	4610      	mov	r0, r2
 800d5e2:	f7f9 fa1b 	bl	8006a1c <__aeabi_fmul>
 800d5e6:	4603      	mov	r3, r0
 800d5e8:	461c      	mov	r4, r3
 800d5ea:	68fb      	ldr	r3, [r7, #12]
 800d5ec:	3304      	adds	r3, #4
 800d5ee:	681a      	ldr	r2, [r3, #0]
 800d5f0:	68bb      	ldr	r3, [r7, #8]
 800d5f2:	330c      	adds	r3, #12
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	4619      	mov	r1, r3
 800d5f8:	4610      	mov	r0, r2
 800d5fa:	f7f9 fa0f 	bl	8006a1c <__aeabi_fmul>
 800d5fe:	4603      	mov	r3, r0
 800d600:	4619      	mov	r1, r3
 800d602:	4620      	mov	r0, r4
 800d604:	f7f9 f900 	bl	8006808 <__aeabi_fsub>
 800d608:	4603      	mov	r3, r0
 800d60a:	461c      	mov	r4, r3
 800d60c:	68fb      	ldr	r3, [r7, #12]
 800d60e:	3308      	adds	r3, #8
 800d610:	681a      	ldr	r2, [r3, #0]
 800d612:	68bb      	ldr	r3, [r7, #8]
 800d614:	681b      	ldr	r3, [r3, #0]
 800d616:	4619      	mov	r1, r3
 800d618:	4610      	mov	r0, r2
 800d61a:	f7f9 f9ff 	bl	8006a1c <__aeabi_fmul>
 800d61e:	4603      	mov	r3, r0
 800d620:	4619      	mov	r1, r3
 800d622:	4620      	mov	r0, r4
 800d624:	f7f9 f8f2 	bl	800680c <__addsf3>
 800d628:	4603      	mov	r3, r0
 800d62a:	461d      	mov	r5, r3
 800d62c:	68fb      	ldr	r3, [r7, #12]
 800d62e:	330c      	adds	r3, #12
 800d630:	681a      	ldr	r2, [r3, #0]
 800d632:	68bb      	ldr	r3, [r7, #8]
 800d634:	3304      	adds	r3, #4
 800d636:	681b      	ldr	r3, [r3, #0]
 800d638:	4619      	mov	r1, r3
 800d63a:	4610      	mov	r0, r2
 800d63c:	f7f9 f9ee 	bl	8006a1c <__aeabi_fmul>
 800d640:	4603      	mov	r3, r0
 800d642:	461a      	mov	r2, r3
    qProd[2] =
 800d644:	687b      	ldr	r3, [r7, #4]
 800d646:	f103 0408 	add.w	r4, r3, #8
        (q1[0] * q2[2] - q1[1] * q2[3] + q1[2] * q2[0] + q1[3] * q2[1]);
 800d64a:	4611      	mov	r1, r2
 800d64c:	4628      	mov	r0, r5
 800d64e:	f7f9 f8dd 	bl	800680c <__addsf3>
 800d652:	4603      	mov	r3, r0
    qProd[2] =
 800d654:	6023      	str	r3, [r4, #0]
    qProd[3] =
        (q1[0] * q2[3] + q1[1] * q2[2] - q1[2] * q2[1] + q1[3] * q2[0]);
 800d656:	68fb      	ldr	r3, [r7, #12]
 800d658:	681a      	ldr	r2, [r3, #0]
 800d65a:	68bb      	ldr	r3, [r7, #8]
 800d65c:	330c      	adds	r3, #12
 800d65e:	681b      	ldr	r3, [r3, #0]
 800d660:	4619      	mov	r1, r3
 800d662:	4610      	mov	r0, r2
 800d664:	f7f9 f9da 	bl	8006a1c <__aeabi_fmul>
 800d668:	4603      	mov	r3, r0
 800d66a:	461c      	mov	r4, r3
 800d66c:	68fb      	ldr	r3, [r7, #12]
 800d66e:	3304      	adds	r3, #4
 800d670:	681a      	ldr	r2, [r3, #0]
 800d672:	68bb      	ldr	r3, [r7, #8]
 800d674:	3308      	adds	r3, #8
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	4619      	mov	r1, r3
 800d67a:	4610      	mov	r0, r2
 800d67c:	f7f9 f9ce 	bl	8006a1c <__aeabi_fmul>
 800d680:	4603      	mov	r3, r0
 800d682:	4619      	mov	r1, r3
 800d684:	4620      	mov	r0, r4
 800d686:	f7f9 f8c1 	bl	800680c <__addsf3>
 800d68a:	4603      	mov	r3, r0
 800d68c:	461c      	mov	r4, r3
 800d68e:	68fb      	ldr	r3, [r7, #12]
 800d690:	3308      	adds	r3, #8
 800d692:	681a      	ldr	r2, [r3, #0]
 800d694:	68bb      	ldr	r3, [r7, #8]
 800d696:	3304      	adds	r3, #4
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	4619      	mov	r1, r3
 800d69c:	4610      	mov	r0, r2
 800d69e:	f7f9 f9bd 	bl	8006a1c <__aeabi_fmul>
 800d6a2:	4603      	mov	r3, r0
 800d6a4:	4619      	mov	r1, r3
 800d6a6:	4620      	mov	r0, r4
 800d6a8:	f7f9 f8ae 	bl	8006808 <__aeabi_fsub>
 800d6ac:	4603      	mov	r3, r0
 800d6ae:	461d      	mov	r5, r3
 800d6b0:	68fb      	ldr	r3, [r7, #12]
 800d6b2:	330c      	adds	r3, #12
 800d6b4:	681a      	ldr	r2, [r3, #0]
 800d6b6:	68bb      	ldr	r3, [r7, #8]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	4619      	mov	r1, r3
 800d6bc:	4610      	mov	r0, r2
 800d6be:	f7f9 f9ad 	bl	8006a1c <__aeabi_fmul>
 800d6c2:	4603      	mov	r3, r0
 800d6c4:	461a      	mov	r2, r3
    qProd[3] =
 800d6c6:	687b      	ldr	r3, [r7, #4]
 800d6c8:	f103 040c 	add.w	r4, r3, #12
        (q1[0] * q2[3] + q1[1] * q2[2] - q1[2] * q2[1] + q1[3] * q2[0]);
 800d6cc:	4611      	mov	r1, r2
 800d6ce:	4628      	mov	r0, r5
 800d6d0:	f7f9 f89c 	bl	800680c <__addsf3>
 800d6d4:	4603      	mov	r3, r0
    qProd[3] =
 800d6d6:	6023      	str	r3, [r4, #0]
}
 800d6d8:	bf00      	nop
 800d6da:	3710      	adds	r7, #16
 800d6dc:	46bd      	mov	sp, r7
 800d6de:	bdb0      	pop	{r4, r5, r7, pc}

0800d6e0 <inv_q_addf>:

void inv_q_addf(const float *q1, const float *q2, float *qSum)
{
 800d6e0:	b590      	push	{r4, r7, lr}
 800d6e2:	b085      	sub	sp, #20
 800d6e4:	af00      	add	r7, sp, #0
 800d6e6:	60f8      	str	r0, [r7, #12]
 800d6e8:	60b9      	str	r1, [r7, #8]
 800d6ea:	607a      	str	r2, [r7, #4]
    INVENSENSE_FUNC_START;
    qSum[0] = q1[0] + q2[0];
 800d6ec:	68fb      	ldr	r3, [r7, #12]
 800d6ee:	681a      	ldr	r2, [r3, #0]
 800d6f0:	68bb      	ldr	r3, [r7, #8]
 800d6f2:	681b      	ldr	r3, [r3, #0]
 800d6f4:	4619      	mov	r1, r3
 800d6f6:	4610      	mov	r0, r2
 800d6f8:	f7f9 f888 	bl	800680c <__addsf3>
 800d6fc:	4603      	mov	r3, r0
 800d6fe:	461a      	mov	r2, r3
 800d700:	687b      	ldr	r3, [r7, #4]
 800d702:	601a      	str	r2, [r3, #0]
    qSum[1] = q1[1] + q2[1];
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	3304      	adds	r3, #4
 800d708:	681a      	ldr	r2, [r3, #0]
 800d70a:	68bb      	ldr	r3, [r7, #8]
 800d70c:	3304      	adds	r3, #4
 800d70e:	6819      	ldr	r1, [r3, #0]
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	1d1c      	adds	r4, r3, #4
 800d714:	4610      	mov	r0, r2
 800d716:	f7f9 f879 	bl	800680c <__addsf3>
 800d71a:	4603      	mov	r3, r0
 800d71c:	6023      	str	r3, [r4, #0]
    qSum[2] = q1[2] + q2[2];
 800d71e:	68fb      	ldr	r3, [r7, #12]
 800d720:	3308      	adds	r3, #8
 800d722:	681a      	ldr	r2, [r3, #0]
 800d724:	68bb      	ldr	r3, [r7, #8]
 800d726:	3308      	adds	r3, #8
 800d728:	6819      	ldr	r1, [r3, #0]
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	f103 0408 	add.w	r4, r3, #8
 800d730:	4610      	mov	r0, r2
 800d732:	f7f9 f86b 	bl	800680c <__addsf3>
 800d736:	4603      	mov	r3, r0
 800d738:	6023      	str	r3, [r4, #0]
    qSum[3] = q1[3] + q2[3];
 800d73a:	68fb      	ldr	r3, [r7, #12]
 800d73c:	330c      	adds	r3, #12
 800d73e:	681a      	ldr	r2, [r3, #0]
 800d740:	68bb      	ldr	r3, [r7, #8]
 800d742:	330c      	adds	r3, #12
 800d744:	6819      	ldr	r1, [r3, #0]
 800d746:	687b      	ldr	r3, [r7, #4]
 800d748:	f103 040c 	add.w	r4, r3, #12
 800d74c:	4610      	mov	r0, r2
 800d74e:	f7f9 f85d 	bl	800680c <__addsf3>
 800d752:	4603      	mov	r3, r0
 800d754:	6023      	str	r3, [r4, #0]
}
 800d756:	bf00      	nop
 800d758:	3714      	adds	r7, #20
 800d75a:	46bd      	mov	sp, r7
 800d75c:	bd90      	pop	{r4, r7, pc}

0800d75e <inv_q_normalizef>:

void inv_q_normalizef(float *q)
{
 800d75e:	b590      	push	{r4, r7, lr}
 800d760:	b085      	sub	sp, #20
 800d762:	af00      	add	r7, sp, #0
 800d764:	6078      	str	r0, [r7, #4]
    INVENSENSE_FUNC_START;
    float normSF = 0;
 800d766:	f04f 0300 	mov.w	r3, #0
 800d76a:	60fb      	str	r3, [r7, #12]
    float xHalf = 0;
 800d76c:	f04f 0300 	mov.w	r3, #0
 800d770:	60bb      	str	r3, [r7, #8]
    normSF = (q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 800d772:	687b      	ldr	r3, [r7, #4]
 800d774:	681a      	ldr	r2, [r3, #0]
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	681b      	ldr	r3, [r3, #0]
 800d77a:	4619      	mov	r1, r3
 800d77c:	4610      	mov	r0, r2
 800d77e:	f7f9 f94d 	bl	8006a1c <__aeabi_fmul>
 800d782:	4603      	mov	r3, r0
 800d784:	461c      	mov	r4, r3
 800d786:	687b      	ldr	r3, [r7, #4]
 800d788:	3304      	adds	r3, #4
 800d78a:	681a      	ldr	r2, [r3, #0]
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	3304      	adds	r3, #4
 800d790:	681b      	ldr	r3, [r3, #0]
 800d792:	4619      	mov	r1, r3
 800d794:	4610      	mov	r0, r2
 800d796:	f7f9 f941 	bl	8006a1c <__aeabi_fmul>
 800d79a:	4603      	mov	r3, r0
 800d79c:	4619      	mov	r1, r3
 800d79e:	4620      	mov	r0, r4
 800d7a0:	f7f9 f834 	bl	800680c <__addsf3>
 800d7a4:	4603      	mov	r3, r0
 800d7a6:	461c      	mov	r4, r3
 800d7a8:	687b      	ldr	r3, [r7, #4]
 800d7aa:	3308      	adds	r3, #8
 800d7ac:	681a      	ldr	r2, [r3, #0]
 800d7ae:	687b      	ldr	r3, [r7, #4]
 800d7b0:	3308      	adds	r3, #8
 800d7b2:	681b      	ldr	r3, [r3, #0]
 800d7b4:	4619      	mov	r1, r3
 800d7b6:	4610      	mov	r0, r2
 800d7b8:	f7f9 f930 	bl	8006a1c <__aeabi_fmul>
 800d7bc:	4603      	mov	r3, r0
 800d7be:	4619      	mov	r1, r3
 800d7c0:	4620      	mov	r0, r4
 800d7c2:	f7f9 f823 	bl	800680c <__addsf3>
 800d7c6:	4603      	mov	r3, r0
 800d7c8:	461c      	mov	r4, r3
 800d7ca:	687b      	ldr	r3, [r7, #4]
 800d7cc:	330c      	adds	r3, #12
 800d7ce:	681a      	ldr	r2, [r3, #0]
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	330c      	adds	r3, #12
 800d7d4:	681b      	ldr	r3, [r3, #0]
 800d7d6:	4619      	mov	r1, r3
 800d7d8:	4610      	mov	r0, r2
 800d7da:	f7f9 f91f 	bl	8006a1c <__aeabi_fmul>
 800d7de:	4603      	mov	r3, r0
 800d7e0:	4619      	mov	r1, r3
 800d7e2:	4620      	mov	r0, r4
 800d7e4:	f7f9 f812 	bl	800680c <__addsf3>
 800d7e8:	4603      	mov	r3, r0
 800d7ea:	60fb      	str	r3, [r7, #12]
    if (normSF < 2) {
 800d7ec:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800d7f0:	68f8      	ldr	r0, [r7, #12]
 800d7f2:	f7f9 fab1 	bl	8006d58 <__aeabi_fcmplt>
 800d7f6:	4603      	mov	r3, r0
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	f000 808d 	beq.w	800d918 <inv_q_normalizef+0x1ba>
        xHalf = 0.5f * normSF;
 800d7fe:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 800d802:	68f8      	ldr	r0, [r7, #12]
 800d804:	f7f9 f90a 	bl	8006a1c <__aeabi_fmul>
 800d808:	4603      	mov	r3, r0
 800d80a:	60bb      	str	r3, [r7, #8]
        normSF = normSF * (1.5f - xHalf * normSF * normSF);
 800d80c:	68f9      	ldr	r1, [r7, #12]
 800d80e:	68b8      	ldr	r0, [r7, #8]
 800d810:	f7f9 f904 	bl	8006a1c <__aeabi_fmul>
 800d814:	4603      	mov	r3, r0
 800d816:	68f9      	ldr	r1, [r7, #12]
 800d818:	4618      	mov	r0, r3
 800d81a:	f7f9 f8ff 	bl	8006a1c <__aeabi_fmul>
 800d81e:	4603      	mov	r3, r0
 800d820:	4619      	mov	r1, r3
 800d822:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 800d826:	f7f8 ffef 	bl	8006808 <__aeabi_fsub>
 800d82a:	4603      	mov	r3, r0
 800d82c:	4619      	mov	r1, r3
 800d82e:	68f8      	ldr	r0, [r7, #12]
 800d830:	f7f9 f8f4 	bl	8006a1c <__aeabi_fmul>
 800d834:	4603      	mov	r3, r0
 800d836:	60fb      	str	r3, [r7, #12]
        normSF = normSF * (1.5f - xHalf * normSF * normSF);
 800d838:	68f9      	ldr	r1, [r7, #12]
 800d83a:	68b8      	ldr	r0, [r7, #8]
 800d83c:	f7f9 f8ee 	bl	8006a1c <__aeabi_fmul>
 800d840:	4603      	mov	r3, r0
 800d842:	68f9      	ldr	r1, [r7, #12]
 800d844:	4618      	mov	r0, r3
 800d846:	f7f9 f8e9 	bl	8006a1c <__aeabi_fmul>
 800d84a:	4603      	mov	r3, r0
 800d84c:	4619      	mov	r1, r3
 800d84e:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 800d852:	f7f8 ffd9 	bl	8006808 <__aeabi_fsub>
 800d856:	4603      	mov	r3, r0
 800d858:	4619      	mov	r1, r3
 800d85a:	68f8      	ldr	r0, [r7, #12]
 800d85c:	f7f9 f8de 	bl	8006a1c <__aeabi_fmul>
 800d860:	4603      	mov	r3, r0
 800d862:	60fb      	str	r3, [r7, #12]
        normSF = normSF * (1.5f - xHalf * normSF * normSF);
 800d864:	68f9      	ldr	r1, [r7, #12]
 800d866:	68b8      	ldr	r0, [r7, #8]
 800d868:	f7f9 f8d8 	bl	8006a1c <__aeabi_fmul>
 800d86c:	4603      	mov	r3, r0
 800d86e:	68f9      	ldr	r1, [r7, #12]
 800d870:	4618      	mov	r0, r3
 800d872:	f7f9 f8d3 	bl	8006a1c <__aeabi_fmul>
 800d876:	4603      	mov	r3, r0
 800d878:	4619      	mov	r1, r3
 800d87a:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 800d87e:	f7f8 ffc3 	bl	8006808 <__aeabi_fsub>
 800d882:	4603      	mov	r3, r0
 800d884:	4619      	mov	r1, r3
 800d886:	68f8      	ldr	r0, [r7, #12]
 800d888:	f7f9 f8c8 	bl	8006a1c <__aeabi_fmul>
 800d88c:	4603      	mov	r3, r0
 800d88e:	60fb      	str	r3, [r7, #12]
        normSF = normSF * (1.5f - xHalf * normSF * normSF);
 800d890:	68f9      	ldr	r1, [r7, #12]
 800d892:	68b8      	ldr	r0, [r7, #8]
 800d894:	f7f9 f8c2 	bl	8006a1c <__aeabi_fmul>
 800d898:	4603      	mov	r3, r0
 800d89a:	68f9      	ldr	r1, [r7, #12]
 800d89c:	4618      	mov	r0, r3
 800d89e:	f7f9 f8bd 	bl	8006a1c <__aeabi_fmul>
 800d8a2:	4603      	mov	r3, r0
 800d8a4:	4619      	mov	r1, r3
 800d8a6:	f04f 507f 	mov.w	r0, #1069547520	; 0x3fc00000
 800d8aa:	f7f8 ffad 	bl	8006808 <__aeabi_fsub>
 800d8ae:	4603      	mov	r3, r0
 800d8b0:	4619      	mov	r1, r3
 800d8b2:	68f8      	ldr	r0, [r7, #12]
 800d8b4:	f7f9 f8b2 	bl	8006a1c <__aeabi_fmul>
 800d8b8:	4603      	mov	r3, r0
 800d8ba:	60fb      	str	r3, [r7, #12]
        q[0] *= normSF;
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	68f9      	ldr	r1, [r7, #12]
 800d8c2:	4618      	mov	r0, r3
 800d8c4:	f7f9 f8aa 	bl	8006a1c <__aeabi_fmul>
 800d8c8:	4603      	mov	r3, r0
 800d8ca:	461a      	mov	r2, r3
 800d8cc:	687b      	ldr	r3, [r7, #4]
 800d8ce:	601a      	str	r2, [r3, #0]
        q[1] *= normSF;
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	3304      	adds	r3, #4
 800d8d4:	681a      	ldr	r2, [r3, #0]
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	1d1c      	adds	r4, r3, #4
 800d8da:	68f9      	ldr	r1, [r7, #12]
 800d8dc:	4610      	mov	r0, r2
 800d8de:	f7f9 f89d 	bl	8006a1c <__aeabi_fmul>
 800d8e2:	4603      	mov	r3, r0
 800d8e4:	6023      	str	r3, [r4, #0]
        q[2] *= normSF;
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	3308      	adds	r3, #8
 800d8ea:	681a      	ldr	r2, [r3, #0]
 800d8ec:	687b      	ldr	r3, [r7, #4]
 800d8ee:	f103 0408 	add.w	r4, r3, #8
 800d8f2:	68f9      	ldr	r1, [r7, #12]
 800d8f4:	4610      	mov	r0, r2
 800d8f6:	f7f9 f891 	bl	8006a1c <__aeabi_fmul>
 800d8fa:	4603      	mov	r3, r0
 800d8fc:	6023      	str	r3, [r4, #0]
        q[3] *= normSF;
 800d8fe:	687b      	ldr	r3, [r7, #4]
 800d900:	330c      	adds	r3, #12
 800d902:	681a      	ldr	r2, [r3, #0]
 800d904:	687b      	ldr	r3, [r7, #4]
 800d906:	f103 040c 	add.w	r4, r3, #12
 800d90a:	68f9      	ldr	r1, [r7, #12]
 800d90c:	4610      	mov	r0, r2
 800d90e:	f7f9 f885 	bl	8006a1c <__aeabi_fmul>
 800d912:	4603      	mov	r3, r0
 800d914:	6023      	str	r3, [r4, #0]
 800d916:	e012      	b.n	800d93e <inv_q_normalizef+0x1e0>
    } else {
        q[0] = 1.0;
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800d91e:	601a      	str	r2, [r3, #0]
        q[1] = 0.0;
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	3304      	adds	r3, #4
 800d924:	f04f 0200 	mov.w	r2, #0
 800d928:	601a      	str	r2, [r3, #0]
        q[2] = 0.0;
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	3308      	adds	r3, #8
 800d92e:	f04f 0200 	mov.w	r2, #0
 800d932:	601a      	str	r2, [r3, #0]
        q[3] = 0.0;
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	330c      	adds	r3, #12
 800d938:	f04f 0200 	mov.w	r2, #0
 800d93c:	601a      	str	r2, [r3, #0]
    }
    normSF = (q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 800d93e:	687b      	ldr	r3, [r7, #4]
 800d940:	681a      	ldr	r2, [r3, #0]
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	681b      	ldr	r3, [r3, #0]
 800d946:	4619      	mov	r1, r3
 800d948:	4610      	mov	r0, r2
 800d94a:	f7f9 f867 	bl	8006a1c <__aeabi_fmul>
 800d94e:	4603      	mov	r3, r0
 800d950:	461c      	mov	r4, r3
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	3304      	adds	r3, #4
 800d956:	681a      	ldr	r2, [r3, #0]
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	3304      	adds	r3, #4
 800d95c:	681b      	ldr	r3, [r3, #0]
 800d95e:	4619      	mov	r1, r3
 800d960:	4610      	mov	r0, r2
 800d962:	f7f9 f85b 	bl	8006a1c <__aeabi_fmul>
 800d966:	4603      	mov	r3, r0
 800d968:	4619      	mov	r1, r3
 800d96a:	4620      	mov	r0, r4
 800d96c:	f7f8 ff4e 	bl	800680c <__addsf3>
 800d970:	4603      	mov	r3, r0
 800d972:	461c      	mov	r4, r3
 800d974:	687b      	ldr	r3, [r7, #4]
 800d976:	3308      	adds	r3, #8
 800d978:	681a      	ldr	r2, [r3, #0]
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	3308      	adds	r3, #8
 800d97e:	681b      	ldr	r3, [r3, #0]
 800d980:	4619      	mov	r1, r3
 800d982:	4610      	mov	r0, r2
 800d984:	f7f9 f84a 	bl	8006a1c <__aeabi_fmul>
 800d988:	4603      	mov	r3, r0
 800d98a:	4619      	mov	r1, r3
 800d98c:	4620      	mov	r0, r4
 800d98e:	f7f8 ff3d 	bl	800680c <__addsf3>
 800d992:	4603      	mov	r3, r0
 800d994:	461c      	mov	r4, r3
 800d996:	687b      	ldr	r3, [r7, #4]
 800d998:	330c      	adds	r3, #12
 800d99a:	681a      	ldr	r2, [r3, #0]
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	330c      	adds	r3, #12
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	4619      	mov	r1, r3
 800d9a4:	4610      	mov	r0, r2
 800d9a6:	f7f9 f839 	bl	8006a1c <__aeabi_fmul>
 800d9aa:	4603      	mov	r3, r0
 800d9ac:	4619      	mov	r1, r3
 800d9ae:	4620      	mov	r0, r4
 800d9b0:	f7f8 ff2c 	bl	800680c <__addsf3>
 800d9b4:	4603      	mov	r3, r0
 800d9b6:	60fb      	str	r3, [r7, #12]
}
 800d9b8:	bf00      	nop
 800d9ba:	3714      	adds	r7, #20
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	bd90      	pop	{r4, r7, pc}

0800d9c0 <inv_q_norm4>:

/** Performs a length 4 vector normalization with a square root.
* @param[in,out] q vector to normalize. Returns [1,0,0,0] is magnitude is zero.
*/
void inv_q_norm4(float *q)
{
 800d9c0:	b590      	push	{r4, r7, lr}
 800d9c2:	b085      	sub	sp, #20
 800d9c4:	af00      	add	r7, sp, #0
 800d9c6:	6078      	str	r0, [r7, #4]
    float mag;
    mag = sqrtf(q[0] * q[0] + q[1] * q[1] + q[2] * q[2] + q[3] * q[3]);
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	681a      	ldr	r2, [r3, #0]
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	681b      	ldr	r3, [r3, #0]
 800d9d0:	4619      	mov	r1, r3
 800d9d2:	4610      	mov	r0, r2
 800d9d4:	f7f9 f822 	bl	8006a1c <__aeabi_fmul>
 800d9d8:	4603      	mov	r3, r0
 800d9da:	461c      	mov	r4, r3
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	3304      	adds	r3, #4
 800d9e0:	681a      	ldr	r2, [r3, #0]
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	3304      	adds	r3, #4
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	4619      	mov	r1, r3
 800d9ea:	4610      	mov	r0, r2
 800d9ec:	f7f9 f816 	bl	8006a1c <__aeabi_fmul>
 800d9f0:	4603      	mov	r3, r0
 800d9f2:	4619      	mov	r1, r3
 800d9f4:	4620      	mov	r0, r4
 800d9f6:	f7f8 ff09 	bl	800680c <__addsf3>
 800d9fa:	4603      	mov	r3, r0
 800d9fc:	461c      	mov	r4, r3
 800d9fe:	687b      	ldr	r3, [r7, #4]
 800da00:	3308      	adds	r3, #8
 800da02:	681a      	ldr	r2, [r3, #0]
 800da04:	687b      	ldr	r3, [r7, #4]
 800da06:	3308      	adds	r3, #8
 800da08:	681b      	ldr	r3, [r3, #0]
 800da0a:	4619      	mov	r1, r3
 800da0c:	4610      	mov	r0, r2
 800da0e:	f7f9 f805 	bl	8006a1c <__aeabi_fmul>
 800da12:	4603      	mov	r3, r0
 800da14:	4619      	mov	r1, r3
 800da16:	4620      	mov	r0, r4
 800da18:	f7f8 fef8 	bl	800680c <__addsf3>
 800da1c:	4603      	mov	r3, r0
 800da1e:	461c      	mov	r4, r3
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	330c      	adds	r3, #12
 800da24:	681a      	ldr	r2, [r3, #0]
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	330c      	adds	r3, #12
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	4619      	mov	r1, r3
 800da2e:	4610      	mov	r0, r2
 800da30:	f7f8 fff4 	bl	8006a1c <__aeabi_fmul>
 800da34:	4603      	mov	r3, r0
 800da36:	4619      	mov	r1, r3
 800da38:	4620      	mov	r0, r4
 800da3a:	f7f8 fee7 	bl	800680c <__addsf3>
 800da3e:	4603      	mov	r3, r0
 800da40:	4618      	mov	r0, r3
 800da42:	f00a fcfd 	bl	8018440 <sqrtf>
 800da46:	60f8      	str	r0, [r7, #12]
    if (mag) {
 800da48:	f04f 0100 	mov.w	r1, #0
 800da4c:	68f8      	ldr	r0, [r7, #12]
 800da4e:	f7f9 f979 	bl	8006d44 <__aeabi_fcmpeq>
 800da52:	4603      	mov	r3, r0
 800da54:	2b00      	cmp	r3, #0
 800da56:	d12d      	bne.n	800dab4 <inv_q_norm4+0xf4>
        q[0] /= mag;
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	68f9      	ldr	r1, [r7, #12]
 800da5e:	4618      	mov	r0, r3
 800da60:	f7f9 f890 	bl	8006b84 <__aeabi_fdiv>
 800da64:	4603      	mov	r3, r0
 800da66:	461a      	mov	r2, r3
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	601a      	str	r2, [r3, #0]
        q[1] /= mag;
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	3304      	adds	r3, #4
 800da70:	681a      	ldr	r2, [r3, #0]
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	1d1c      	adds	r4, r3, #4
 800da76:	68f9      	ldr	r1, [r7, #12]
 800da78:	4610      	mov	r0, r2
 800da7a:	f7f9 f883 	bl	8006b84 <__aeabi_fdiv>
 800da7e:	4603      	mov	r3, r0
 800da80:	6023      	str	r3, [r4, #0]
        q[2] /= mag;
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	3308      	adds	r3, #8
 800da86:	681a      	ldr	r2, [r3, #0]
 800da88:	687b      	ldr	r3, [r7, #4]
 800da8a:	f103 0408 	add.w	r4, r3, #8
 800da8e:	68f9      	ldr	r1, [r7, #12]
 800da90:	4610      	mov	r0, r2
 800da92:	f7f9 f877 	bl	8006b84 <__aeabi_fdiv>
 800da96:	4603      	mov	r3, r0
 800da98:	6023      	str	r3, [r4, #0]
        q[3] /= mag;
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	330c      	adds	r3, #12
 800da9e:	681a      	ldr	r2, [r3, #0]
 800daa0:	687b      	ldr	r3, [r7, #4]
 800daa2:	f103 040c 	add.w	r4, r3, #12
 800daa6:	68f9      	ldr	r1, [r7, #12]
 800daa8:	4610      	mov	r0, r2
 800daaa:	f7f9 f86b 	bl	8006b84 <__aeabi_fdiv>
 800daae:	4603      	mov	r3, r0
 800dab0:	6023      	str	r3, [r4, #0]
        q[0] = 1.f;
        q[1] = 0.f;
        q[2] = 0.f;
        q[3] = 0.f;
    }
}
 800dab2:	e012      	b.n	800dada <inv_q_norm4+0x11a>
        q[0] = 1.f;
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800daba:	601a      	str	r2, [r3, #0]
        q[1] = 0.f;
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	3304      	adds	r3, #4
 800dac0:	f04f 0200 	mov.w	r2, #0
 800dac4:	601a      	str	r2, [r3, #0]
        q[2] = 0.f;
 800dac6:	687b      	ldr	r3, [r7, #4]
 800dac8:	3308      	adds	r3, #8
 800daca:	f04f 0200 	mov.w	r2, #0
 800dace:	601a      	str	r2, [r3, #0]
        q[3] = 0.f;
 800dad0:	687b      	ldr	r3, [r7, #4]
 800dad2:	330c      	adds	r3, #12
 800dad4:	f04f 0200 	mov.w	r2, #0
 800dad8:	601a      	str	r2, [r3, #0]
}
 800dada:	bf00      	nop
 800dadc:	3714      	adds	r7, #20
 800dade:	46bd      	mov	sp, r7
 800dae0:	bd90      	pop	{r4, r7, pc}

0800dae2 <inv_q_invertf>:

void inv_q_invertf(const float *q, float *qInverted)
{
 800dae2:	b480      	push	{r7}
 800dae4:	b083      	sub	sp, #12
 800dae6:	af00      	add	r7, sp, #0
 800dae8:	6078      	str	r0, [r7, #4]
 800daea:	6039      	str	r1, [r7, #0]
    INVENSENSE_FUNC_START;
    qInverted[0] = q[0];
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	681a      	ldr	r2, [r3, #0]
 800daf0:	683b      	ldr	r3, [r7, #0]
 800daf2:	601a      	str	r2, [r3, #0]
    qInverted[1] = -q[1];
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	3304      	adds	r3, #4
 800daf8:	681a      	ldr	r2, [r3, #0]
 800dafa:	683b      	ldr	r3, [r7, #0]
 800dafc:	3304      	adds	r3, #4
 800dafe:	f082 4200 	eor.w	r2, r2, #2147483648	; 0x80000000
 800db02:	601a      	str	r2, [r3, #0]
    qInverted[2] = -q[2];
 800db04:	687b      	ldr	r3, [r7, #4]
 800db06:	3308      	adds	r3, #8
 800db08:	681a      	ldr	r2, [r3, #0]
 800db0a:	683b      	ldr	r3, [r7, #0]
 800db0c:	3308      	adds	r3, #8
 800db0e:	f082 4200 	eor.w	r2, r2, #2147483648	; 0x80000000
 800db12:	601a      	str	r2, [r3, #0]
    qInverted[3] = -q[3];
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	330c      	adds	r3, #12
 800db18:	681a      	ldr	r2, [r3, #0]
 800db1a:	683b      	ldr	r3, [r7, #0]
 800db1c:	330c      	adds	r3, #12
 800db1e:	f082 4200 	eor.w	r2, r2, #2147483648	; 0x80000000
 800db22:	601a      	str	r2, [r3, #0]
}
 800db24:	bf00      	nop
 800db26:	370c      	adds	r7, #12
 800db28:	46bd      	mov	sp, r7
 800db2a:	bc80      	pop	{r7}
 800db2c:	4770      	bx	lr

0800db2e <inv_quaternion_to_rotation>:
 *             the first row of the matrix. Rotation matrix multiplied
 *             by a 3 element column vector transform a vector from Body
 *             to World.
 */
void inv_quaternion_to_rotation(const long *quat, long *rot)
{
 800db2e:	b590      	push	{r4, r7, lr}
 800db30:	b083      	sub	sp, #12
 800db32:	af00      	add	r7, sp, #0
 800db34:	6078      	str	r0, [r7, #4]
 800db36:	6039      	str	r1, [r7, #0]
    rot[0] =
        inv_q29_mult(quat[1], quat[1]) + inv_q29_mult(quat[0],
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	3304      	adds	r3, #4
 800db3c:	681a      	ldr	r2, [r3, #0]
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	3304      	adds	r3, #4
 800db42:	681b      	ldr	r3, [r3, #0]
 800db44:	4619      	mov	r1, r3
 800db46:	4610      	mov	r0, r2
 800db48:	f7ff fb18 	bl	800d17c <inv_q29_mult>
 800db4c:	4604      	mov	r4, r0
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	681a      	ldr	r2, [r3, #0]
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	4619      	mov	r1, r3
 800db58:	4610      	mov	r0, r2
 800db5a:	f7ff fb0f 	bl	800d17c <inv_q29_mult>
 800db5e:	4603      	mov	r3, r0
 800db60:	4423      	add	r3, r4
                quat[0]) -
 800db62:	f103 4240 	add.w	r2, r3, #3221225472	; 0xc0000000
    rot[0] =
 800db66:	683b      	ldr	r3, [r7, #0]
 800db68:	601a      	str	r2, [r3, #0]
        1073741824L;
    rot[1] =
        inv_q29_mult(quat[1], quat[2]) - inv_q29_mult(quat[3], quat[0]);
 800db6a:	687b      	ldr	r3, [r7, #4]
 800db6c:	3304      	adds	r3, #4
 800db6e:	681a      	ldr	r2, [r3, #0]
 800db70:	687b      	ldr	r3, [r7, #4]
 800db72:	3308      	adds	r3, #8
 800db74:	681b      	ldr	r3, [r3, #0]
 800db76:	4619      	mov	r1, r3
 800db78:	4610      	mov	r0, r2
 800db7a:	f7ff faff 	bl	800d17c <inv_q29_mult>
 800db7e:	4604      	mov	r4, r0
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	330c      	adds	r3, #12
 800db84:	681a      	ldr	r2, [r3, #0]
 800db86:	687b      	ldr	r3, [r7, #4]
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	4619      	mov	r1, r3
 800db8c:	4610      	mov	r0, r2
 800db8e:	f7ff faf5 	bl	800d17c <inv_q29_mult>
 800db92:	4602      	mov	r2, r0
    rot[1] =
 800db94:	683b      	ldr	r3, [r7, #0]
 800db96:	3304      	adds	r3, #4
        inv_q29_mult(quat[1], quat[2]) - inv_q29_mult(quat[3], quat[0]);
 800db98:	1aa2      	subs	r2, r4, r2
    rot[1] =
 800db9a:	601a      	str	r2, [r3, #0]
    rot[2] =
        inv_q29_mult(quat[1], quat[3]) + inv_q29_mult(quat[2], quat[0]);
 800db9c:	687b      	ldr	r3, [r7, #4]
 800db9e:	3304      	adds	r3, #4
 800dba0:	681a      	ldr	r2, [r3, #0]
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	330c      	adds	r3, #12
 800dba6:	681b      	ldr	r3, [r3, #0]
 800dba8:	4619      	mov	r1, r3
 800dbaa:	4610      	mov	r0, r2
 800dbac:	f7ff fae6 	bl	800d17c <inv_q29_mult>
 800dbb0:	4604      	mov	r4, r0
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	3308      	adds	r3, #8
 800dbb6:	681a      	ldr	r2, [r3, #0]
 800dbb8:	687b      	ldr	r3, [r7, #4]
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	4619      	mov	r1, r3
 800dbbe:	4610      	mov	r0, r2
 800dbc0:	f7ff fadc 	bl	800d17c <inv_q29_mult>
 800dbc4:	4602      	mov	r2, r0
    rot[2] =
 800dbc6:	683b      	ldr	r3, [r7, #0]
 800dbc8:	3308      	adds	r3, #8
        inv_q29_mult(quat[1], quat[3]) + inv_q29_mult(quat[2], quat[0]);
 800dbca:	4422      	add	r2, r4
    rot[2] =
 800dbcc:	601a      	str	r2, [r3, #0]
    rot[3] =
        inv_q29_mult(quat[1], quat[2]) + inv_q29_mult(quat[3], quat[0]);
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	3304      	adds	r3, #4
 800dbd2:	681a      	ldr	r2, [r3, #0]
 800dbd4:	687b      	ldr	r3, [r7, #4]
 800dbd6:	3308      	adds	r3, #8
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	4619      	mov	r1, r3
 800dbdc:	4610      	mov	r0, r2
 800dbde:	f7ff facd 	bl	800d17c <inv_q29_mult>
 800dbe2:	4604      	mov	r4, r0
 800dbe4:	687b      	ldr	r3, [r7, #4]
 800dbe6:	330c      	adds	r3, #12
 800dbe8:	681a      	ldr	r2, [r3, #0]
 800dbea:	687b      	ldr	r3, [r7, #4]
 800dbec:	681b      	ldr	r3, [r3, #0]
 800dbee:	4619      	mov	r1, r3
 800dbf0:	4610      	mov	r0, r2
 800dbf2:	f7ff fac3 	bl	800d17c <inv_q29_mult>
 800dbf6:	4602      	mov	r2, r0
    rot[3] =
 800dbf8:	683b      	ldr	r3, [r7, #0]
 800dbfa:	330c      	adds	r3, #12
        inv_q29_mult(quat[1], quat[2]) + inv_q29_mult(quat[3], quat[0]);
 800dbfc:	4422      	add	r2, r4
    rot[3] =
 800dbfe:	601a      	str	r2, [r3, #0]
    rot[4] =
        inv_q29_mult(quat[2], quat[2]) + inv_q29_mult(quat[0],
 800dc00:	687b      	ldr	r3, [r7, #4]
 800dc02:	3308      	adds	r3, #8
 800dc04:	681a      	ldr	r2, [r3, #0]
 800dc06:	687b      	ldr	r3, [r7, #4]
 800dc08:	3308      	adds	r3, #8
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	4619      	mov	r1, r3
 800dc0e:	4610      	mov	r0, r2
 800dc10:	f7ff fab4 	bl	800d17c <inv_q29_mult>
 800dc14:	4604      	mov	r4, r0
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	681a      	ldr	r2, [r3, #0]
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	681b      	ldr	r3, [r3, #0]
 800dc1e:	4619      	mov	r1, r3
 800dc20:	4610      	mov	r0, r2
 800dc22:	f7ff faab 	bl	800d17c <inv_q29_mult>
 800dc26:	4603      	mov	r3, r0
 800dc28:	18e2      	adds	r2, r4, r3
    rot[4] =
 800dc2a:	683b      	ldr	r3, [r7, #0]
 800dc2c:	3310      	adds	r3, #16
                quat[0]) -
 800dc2e:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
    rot[4] =
 800dc32:	601a      	str	r2, [r3, #0]
        1073741824L;
    rot[5] =
        inv_q29_mult(quat[2], quat[3]) - inv_q29_mult(quat[1], quat[0]);
 800dc34:	687b      	ldr	r3, [r7, #4]
 800dc36:	3308      	adds	r3, #8
 800dc38:	681a      	ldr	r2, [r3, #0]
 800dc3a:	687b      	ldr	r3, [r7, #4]
 800dc3c:	330c      	adds	r3, #12
 800dc3e:	681b      	ldr	r3, [r3, #0]
 800dc40:	4619      	mov	r1, r3
 800dc42:	4610      	mov	r0, r2
 800dc44:	f7ff fa9a 	bl	800d17c <inv_q29_mult>
 800dc48:	4604      	mov	r4, r0
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	3304      	adds	r3, #4
 800dc4e:	681a      	ldr	r2, [r3, #0]
 800dc50:	687b      	ldr	r3, [r7, #4]
 800dc52:	681b      	ldr	r3, [r3, #0]
 800dc54:	4619      	mov	r1, r3
 800dc56:	4610      	mov	r0, r2
 800dc58:	f7ff fa90 	bl	800d17c <inv_q29_mult>
 800dc5c:	4602      	mov	r2, r0
    rot[5] =
 800dc5e:	683b      	ldr	r3, [r7, #0]
 800dc60:	3314      	adds	r3, #20
        inv_q29_mult(quat[2], quat[3]) - inv_q29_mult(quat[1], quat[0]);
 800dc62:	1aa2      	subs	r2, r4, r2
    rot[5] =
 800dc64:	601a      	str	r2, [r3, #0]
    rot[6] =
        inv_q29_mult(quat[1], quat[3]) - inv_q29_mult(quat[2], quat[0]);
 800dc66:	687b      	ldr	r3, [r7, #4]
 800dc68:	3304      	adds	r3, #4
 800dc6a:	681a      	ldr	r2, [r3, #0]
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	330c      	adds	r3, #12
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	4619      	mov	r1, r3
 800dc74:	4610      	mov	r0, r2
 800dc76:	f7ff fa81 	bl	800d17c <inv_q29_mult>
 800dc7a:	4604      	mov	r4, r0
 800dc7c:	687b      	ldr	r3, [r7, #4]
 800dc7e:	3308      	adds	r3, #8
 800dc80:	681a      	ldr	r2, [r3, #0]
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	681b      	ldr	r3, [r3, #0]
 800dc86:	4619      	mov	r1, r3
 800dc88:	4610      	mov	r0, r2
 800dc8a:	f7ff fa77 	bl	800d17c <inv_q29_mult>
 800dc8e:	4602      	mov	r2, r0
    rot[6] =
 800dc90:	683b      	ldr	r3, [r7, #0]
 800dc92:	3318      	adds	r3, #24
        inv_q29_mult(quat[1], quat[3]) - inv_q29_mult(quat[2], quat[0]);
 800dc94:	1aa2      	subs	r2, r4, r2
    rot[6] =
 800dc96:	601a      	str	r2, [r3, #0]
    rot[7] =
        inv_q29_mult(quat[2], quat[3]) + inv_q29_mult(quat[1], quat[0]);
 800dc98:	687b      	ldr	r3, [r7, #4]
 800dc9a:	3308      	adds	r3, #8
 800dc9c:	681a      	ldr	r2, [r3, #0]
 800dc9e:	687b      	ldr	r3, [r7, #4]
 800dca0:	330c      	adds	r3, #12
 800dca2:	681b      	ldr	r3, [r3, #0]
 800dca4:	4619      	mov	r1, r3
 800dca6:	4610      	mov	r0, r2
 800dca8:	f7ff fa68 	bl	800d17c <inv_q29_mult>
 800dcac:	4604      	mov	r4, r0
 800dcae:	687b      	ldr	r3, [r7, #4]
 800dcb0:	3304      	adds	r3, #4
 800dcb2:	681a      	ldr	r2, [r3, #0]
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	681b      	ldr	r3, [r3, #0]
 800dcb8:	4619      	mov	r1, r3
 800dcba:	4610      	mov	r0, r2
 800dcbc:	f7ff fa5e 	bl	800d17c <inv_q29_mult>
 800dcc0:	4602      	mov	r2, r0
    rot[7] =
 800dcc2:	683b      	ldr	r3, [r7, #0]
 800dcc4:	331c      	adds	r3, #28
        inv_q29_mult(quat[2], quat[3]) + inv_q29_mult(quat[1], quat[0]);
 800dcc6:	4422      	add	r2, r4
    rot[7] =
 800dcc8:	601a      	str	r2, [r3, #0]
    rot[8] =
        inv_q29_mult(quat[3], quat[3]) + inv_q29_mult(quat[0],
 800dcca:	687b      	ldr	r3, [r7, #4]
 800dccc:	330c      	adds	r3, #12
 800dcce:	681a      	ldr	r2, [r3, #0]
 800dcd0:	687b      	ldr	r3, [r7, #4]
 800dcd2:	330c      	adds	r3, #12
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	4619      	mov	r1, r3
 800dcd8:	4610      	mov	r0, r2
 800dcda:	f7ff fa4f 	bl	800d17c <inv_q29_mult>
 800dcde:	4604      	mov	r4, r0
 800dce0:	687b      	ldr	r3, [r7, #4]
 800dce2:	681a      	ldr	r2, [r3, #0]
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	681b      	ldr	r3, [r3, #0]
 800dce8:	4619      	mov	r1, r3
 800dcea:	4610      	mov	r0, r2
 800dcec:	f7ff fa46 	bl	800d17c <inv_q29_mult>
 800dcf0:	4603      	mov	r3, r0
 800dcf2:	18e2      	adds	r2, r4, r3
    rot[8] =
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	3320      	adds	r3, #32
                quat[0]) -
 800dcf8:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
    rot[8] =
 800dcfc:	601a      	str	r2, [r3, #0]
        1073741824L;
}
 800dcfe:	bf00      	nop
 800dd00:	370c      	adds	r7, #12
 800dd02:	46bd      	mov	sp, r7
 800dd04:	bd90      	pop	{r4, r7, pc}

0800dd06 <inv_checksum>:
    return d;
}

/** bernstein hash, derived from public domain source */
uint32_t inv_checksum(const unsigned char *str, int len)
{
 800dd06:	b480      	push	{r7}
 800dd08:	b087      	sub	sp, #28
 800dd0a:	af00      	add	r7, sp, #0
 800dd0c:	6078      	str	r0, [r7, #4]
 800dd0e:	6039      	str	r1, [r7, #0]
    uint32_t hash = 5381;
 800dd10:	f241 5305 	movw	r3, #5381	; 0x1505
 800dd14:	617b      	str	r3, [r7, #20]
    int i, c;

    for (i = 0; i < len; i++) {
 800dd16:	2300      	movs	r3, #0
 800dd18:	613b      	str	r3, [r7, #16]
 800dd1a:	e00e      	b.n	800dd3a <inv_checksum+0x34>
        c = *(str + i);
 800dd1c:	693b      	ldr	r3, [r7, #16]
 800dd1e:	687a      	ldr	r2, [r7, #4]
 800dd20:	4413      	add	r3, r2
 800dd22:	781b      	ldrb	r3, [r3, #0]
 800dd24:	60fb      	str	r3, [r7, #12]
        hash = ((hash << 5) + hash) + c;	/* hash * 33 + c */
 800dd26:	697b      	ldr	r3, [r7, #20]
 800dd28:	015a      	lsls	r2, r3, #5
 800dd2a:	697b      	ldr	r3, [r7, #20]
 800dd2c:	441a      	add	r2, r3
 800dd2e:	68fb      	ldr	r3, [r7, #12]
 800dd30:	4413      	add	r3, r2
 800dd32:	617b      	str	r3, [r7, #20]
    for (i = 0; i < len; i++) {
 800dd34:	693b      	ldr	r3, [r7, #16]
 800dd36:	3301      	adds	r3, #1
 800dd38:	613b      	str	r3, [r7, #16]
 800dd3a:	693a      	ldr	r2, [r7, #16]
 800dd3c:	683b      	ldr	r3, [r7, #0]
 800dd3e:	429a      	cmp	r2, r3
 800dd40:	dbec      	blt.n	800dd1c <inv_checksum+0x16>
    }

    return hash;
 800dd42:	697b      	ldr	r3, [r7, #20]
}
 800dd44:	4618      	mov	r0, r3
 800dd46:	371c      	adds	r7, #28
 800dd48:	46bd      	mov	sp, r7
 800dd4a:	bc80      	pop	{r7}
 800dd4c:	4770      	bx	lr

0800dd4e <inv_row_2_scale>:

static unsigned short inv_row_2_scale(const signed char *row)
{
 800dd4e:	b480      	push	{r7}
 800dd50:	b085      	sub	sp, #20
 800dd52:	af00      	add	r7, sp, #0
 800dd54:	6078      	str	r0, [r7, #4]
    unsigned short b;

    if (row[0] > 0)
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	f993 3000 	ldrsb.w	r3, [r3]
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	dd02      	ble.n	800dd66 <inv_row_2_scale+0x18>
        b = 0;
 800dd60:	2300      	movs	r3, #0
 800dd62:	81fb      	strh	r3, [r7, #14]
 800dd64:	e02d      	b.n	800ddc2 <inv_row_2_scale+0x74>
    else if (row[0] < 0)
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	f993 3000 	ldrsb.w	r3, [r3]
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	da02      	bge.n	800dd76 <inv_row_2_scale+0x28>
        b = 4;
 800dd70:	2304      	movs	r3, #4
 800dd72:	81fb      	strh	r3, [r7, #14]
 800dd74:	e025      	b.n	800ddc2 <inv_row_2_scale+0x74>
    else if (row[1] > 0)
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	3301      	adds	r3, #1
 800dd7a:	f993 3000 	ldrsb.w	r3, [r3]
 800dd7e:	2b00      	cmp	r3, #0
 800dd80:	dd02      	ble.n	800dd88 <inv_row_2_scale+0x3a>
        b = 1;
 800dd82:	2301      	movs	r3, #1
 800dd84:	81fb      	strh	r3, [r7, #14]
 800dd86:	e01c      	b.n	800ddc2 <inv_row_2_scale+0x74>
    else if (row[1] < 0)
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	3301      	adds	r3, #1
 800dd8c:	f993 3000 	ldrsb.w	r3, [r3]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	da02      	bge.n	800dd9a <inv_row_2_scale+0x4c>
        b = 5;
 800dd94:	2305      	movs	r3, #5
 800dd96:	81fb      	strh	r3, [r7, #14]
 800dd98:	e013      	b.n	800ddc2 <inv_row_2_scale+0x74>
    else if (row[2] > 0)
 800dd9a:	687b      	ldr	r3, [r7, #4]
 800dd9c:	3302      	adds	r3, #2
 800dd9e:	f993 3000 	ldrsb.w	r3, [r3]
 800dda2:	2b00      	cmp	r3, #0
 800dda4:	dd02      	ble.n	800ddac <inv_row_2_scale+0x5e>
        b = 2;
 800dda6:	2302      	movs	r3, #2
 800dda8:	81fb      	strh	r3, [r7, #14]
 800ddaa:	e00a      	b.n	800ddc2 <inv_row_2_scale+0x74>
    else if (row[2] < 0)
 800ddac:	687b      	ldr	r3, [r7, #4]
 800ddae:	3302      	adds	r3, #2
 800ddb0:	f993 3000 	ldrsb.w	r3, [r3]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	da02      	bge.n	800ddbe <inv_row_2_scale+0x70>
        b = 6;
 800ddb8:	2306      	movs	r3, #6
 800ddba:	81fb      	strh	r3, [r7, #14]
 800ddbc:	e001      	b.n	800ddc2 <inv_row_2_scale+0x74>
    else
        b = 7;		// error
 800ddbe:	2307      	movs	r3, #7
 800ddc0:	81fb      	strh	r3, [r7, #14]
    return b;
 800ddc2:	89fb      	ldrh	r3, [r7, #14]
}
 800ddc4:	4618      	mov	r0, r3
 800ddc6:	3714      	adds	r7, #20
 800ddc8:	46bd      	mov	sp, r7
 800ddca:	bc80      	pop	{r7}
 800ddcc:	4770      	bx	lr

0800ddce <inv_orientation_matrix_to_scalar>:
* The next 2 bits (6 and 7) represent the column the one is on for the third row with
* bit number 8 being the sign. In binary the identity matrix would therefor be:
* 010_001_000 or 0x88 in hex.
*/
unsigned short inv_orientation_matrix_to_scalar(const signed char *mtx)
{
 800ddce:	b580      	push	{r7, lr}
 800ddd0:	b084      	sub	sp, #16
 800ddd2:	af00      	add	r7, sp, #0
 800ddd4:	6078      	str	r0, [r7, #4]
       YZX  000_010_001
       ZXY  001_000_010
       ZYX  000_001_010
     */

    scalar = inv_row_2_scale(mtx);
 800ddd6:	6878      	ldr	r0, [r7, #4]
 800ddd8:	f7ff ffb9 	bl	800dd4e <inv_row_2_scale>
 800dddc:	4603      	mov	r3, r0
 800ddde:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 3) << 3;
 800dde0:	687b      	ldr	r3, [r7, #4]
 800dde2:	3303      	adds	r3, #3
 800dde4:	4618      	mov	r0, r3
 800dde6:	f7ff ffb2 	bl	800dd4e <inv_row_2_scale>
 800ddea:	4603      	mov	r3, r0
 800ddec:	00db      	lsls	r3, r3, #3
 800ddee:	b21a      	sxth	r2, r3
 800ddf0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800ddf4:	4313      	orrs	r3, r2
 800ddf6:	b21b      	sxth	r3, r3
 800ddf8:	81fb      	strh	r3, [r7, #14]
    scalar |= inv_row_2_scale(mtx + 6) << 6;
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	3306      	adds	r3, #6
 800ddfe:	4618      	mov	r0, r3
 800de00:	f7ff ffa5 	bl	800dd4e <inv_row_2_scale>
 800de04:	4603      	mov	r3, r0
 800de06:	019b      	lsls	r3, r3, #6
 800de08:	b21a      	sxth	r2, r3
 800de0a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800de0e:	4313      	orrs	r3, r2
 800de10:	b21b      	sxth	r3, r3
 800de12:	81fb      	strh	r3, [r7, #14]


    return scalar;
 800de14:	89fb      	ldrh	r3, [r7, #14]
}
 800de16:	4618      	mov	r0, r3
 800de18:	3710      	adds	r7, #16
 800de1a:	46bd      	mov	sp, r7
 800de1c:	bd80      	pop	{r7, pc}

0800de1e <inv_convert_to_body_with_scale>:
* @param[in] sensitivity Sensitivity scale
* @param[in] input Input vector, length 3
* @param[out] output Output vector, length 3
*/
void inv_convert_to_body_with_scale(unsigned short orientation, long sensitivity, const long *input, long *output)
{
 800de1e:	b590      	push	{r4, r7, lr}
 800de20:	b085      	sub	sp, #20
 800de22:	af00      	add	r7, sp, #0
 800de24:	60b9      	str	r1, [r7, #8]
 800de26:	607a      	str	r2, [r7, #4]
 800de28:	603b      	str	r3, [r7, #0]
 800de2a:	4603      	mov	r3, r0
 800de2c:	81fb      	strh	r3, [r7, #14]
    output[0] = inv_q30_mult(input[orientation & 0x03] *
 800de2e:	89fb      	ldrh	r3, [r7, #14]
 800de30:	f003 0303 	and.w	r3, r3, #3
 800de34:	009b      	lsls	r3, r3, #2
 800de36:	687a      	ldr	r2, [r7, #4]
 800de38:	4413      	add	r3, r2
 800de3a:	681a      	ldr	r2, [r3, #0]
                             SIGNSET(orientation & 0x004), sensitivity);
 800de3c:	89fb      	ldrh	r3, [r7, #14]
 800de3e:	f003 0304 	and.w	r3, r3, #4
 800de42:	2b00      	cmp	r3, #0
 800de44:	d002      	beq.n	800de4c <inv_convert_to_body_with_scale+0x2e>
 800de46:	f04f 33ff 	mov.w	r3, #4294967295
 800de4a:	e000      	b.n	800de4e <inv_convert_to_body_with_scale+0x30>
 800de4c:	2301      	movs	r3, #1
    output[0] = inv_q30_mult(input[orientation & 0x03] *
 800de4e:	fb02 f303 	mul.w	r3, r2, r3
 800de52:	68b9      	ldr	r1, [r7, #8]
 800de54:	4618      	mov	r0, r3
 800de56:	f7ff f9bd 	bl	800d1d4 <inv_q30_mult>
 800de5a:	4602      	mov	r2, r0
 800de5c:	683b      	ldr	r3, [r7, #0]
 800de5e:	601a      	str	r2, [r3, #0]
    output[1] = inv_q30_mult(input[(orientation>>3) & 0x03] *
 800de60:	89fb      	ldrh	r3, [r7, #14]
 800de62:	08db      	lsrs	r3, r3, #3
 800de64:	b29b      	uxth	r3, r3
 800de66:	f003 0303 	and.w	r3, r3, #3
 800de6a:	009b      	lsls	r3, r3, #2
 800de6c:	687a      	ldr	r2, [r7, #4]
 800de6e:	4413      	add	r3, r2
 800de70:	681a      	ldr	r2, [r3, #0]
                             SIGNSET(orientation & 0x020), sensitivity);
 800de72:	89fb      	ldrh	r3, [r7, #14]
 800de74:	f003 0320 	and.w	r3, r3, #32
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d002      	beq.n	800de82 <inv_convert_to_body_with_scale+0x64>
 800de7c:	f04f 33ff 	mov.w	r3, #4294967295
 800de80:	e000      	b.n	800de84 <inv_convert_to_body_with_scale+0x66>
 800de82:	2301      	movs	r3, #1
    output[1] = inv_q30_mult(input[(orientation>>3) & 0x03] *
 800de84:	fb02 f203 	mul.w	r2, r2, r3
 800de88:	683b      	ldr	r3, [r7, #0]
 800de8a:	1d1c      	adds	r4, r3, #4
 800de8c:	68b9      	ldr	r1, [r7, #8]
 800de8e:	4610      	mov	r0, r2
 800de90:	f7ff f9a0 	bl	800d1d4 <inv_q30_mult>
 800de94:	4603      	mov	r3, r0
 800de96:	6023      	str	r3, [r4, #0]
    output[2] = inv_q30_mult(input[(orientation>>6) & 0x03] *
 800de98:	89fb      	ldrh	r3, [r7, #14]
 800de9a:	099b      	lsrs	r3, r3, #6
 800de9c:	b29b      	uxth	r3, r3
 800de9e:	f003 0303 	and.w	r3, r3, #3
 800dea2:	009b      	lsls	r3, r3, #2
 800dea4:	687a      	ldr	r2, [r7, #4]
 800dea6:	4413      	add	r3, r2
 800dea8:	681a      	ldr	r2, [r3, #0]
                             SIGNSET(orientation & 0x100), sensitivity);
 800deaa:	89fb      	ldrh	r3, [r7, #14]
 800deac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800deb0:	2b00      	cmp	r3, #0
 800deb2:	d002      	beq.n	800deba <inv_convert_to_body_with_scale+0x9c>
 800deb4:	f04f 33ff 	mov.w	r3, #4294967295
 800deb8:	e000      	b.n	800debc <inv_convert_to_body_with_scale+0x9e>
 800deba:	2301      	movs	r3, #1
    output[2] = inv_q30_mult(input[(orientation>>6) & 0x03] *
 800debc:	fb02 f203 	mul.w	r2, r2, r3
 800dec0:	683b      	ldr	r3, [r7, #0]
 800dec2:	f103 0408 	add.w	r4, r3, #8
 800dec6:	68b9      	ldr	r1, [r7, #8]
 800dec8:	4610      	mov	r0, r2
 800deca:	f7ff f983 	bl	800d1d4 <inv_q30_mult>
 800dece:	4603      	mov	r3, r0
 800ded0:	6023      	str	r3, [r4, #0]
}
 800ded2:	bf00      	nop
 800ded4:	3714      	adds	r7, #20
 800ded6:	46bd      	mov	sp, r7
 800ded8:	bd90      	pop	{r4, r7, pc}

0800deda <mlMatrixVectorMult>:
    cgcross[0] = (float)compass[1] * grav[2] - (float)compass[2] * grav[1];
    cgcross[1] = (float)compass[2] * grav[0] - (float)compass[0] * grav[2];
    cgcross[2] = (float)compass[0] * grav[1] - (float)compass[1] * grav[0];
}

void mlMatrixVectorMult(long matrix[9], const long vecIn[3], long *vecOut)  {
 800deda:	b580      	push	{r7, lr}
 800dedc:	b088      	sub	sp, #32
 800dede:	af00      	add	r7, sp, #0
 800dee0:	60f8      	str	r0, [r7, #12]
 800dee2:	60b9      	str	r1, [r7, #8]
 800dee4:	607a      	str	r2, [r7, #4]

        // vector format:  [0  1  2]^T;
        int i, j;
        long temp;

        for (i=0; i<3; i++)	{
 800dee6:	2300      	movs	r3, #0
 800dee8:	61fb      	str	r3, [r7, #28]
 800deea:	e029      	b.n	800df40 <mlMatrixVectorMult+0x66>
                temp = 0;
 800deec:	2300      	movs	r3, #0
 800deee:	617b      	str	r3, [r7, #20]
                for (j=0; j<3; j++)  {
 800def0:	2300      	movs	r3, #0
 800def2:	61bb      	str	r3, [r7, #24]
 800def4:	e018      	b.n	800df28 <mlMatrixVectorMult+0x4e>
                        temp += inv_q30_mult(matrix[i+j*3], vecIn[j]);
 800def6:	69ba      	ldr	r2, [r7, #24]
 800def8:	4613      	mov	r3, r2
 800defa:	005b      	lsls	r3, r3, #1
 800defc:	441a      	add	r2, r3
 800defe:	69fb      	ldr	r3, [r7, #28]
 800df00:	4413      	add	r3, r2
 800df02:	009b      	lsls	r3, r3, #2
 800df04:	68fa      	ldr	r2, [r7, #12]
 800df06:	4413      	add	r3, r2
 800df08:	6818      	ldr	r0, [r3, #0]
 800df0a:	69bb      	ldr	r3, [r7, #24]
 800df0c:	009b      	lsls	r3, r3, #2
 800df0e:	68ba      	ldr	r2, [r7, #8]
 800df10:	4413      	add	r3, r2
 800df12:	681b      	ldr	r3, [r3, #0]
 800df14:	4619      	mov	r1, r3
 800df16:	f7ff f95d 	bl	800d1d4 <inv_q30_mult>
 800df1a:	4602      	mov	r2, r0
 800df1c:	697b      	ldr	r3, [r7, #20]
 800df1e:	4413      	add	r3, r2
 800df20:	617b      	str	r3, [r7, #20]
                for (j=0; j<3; j++)  {
 800df22:	69bb      	ldr	r3, [r7, #24]
 800df24:	3301      	adds	r3, #1
 800df26:	61bb      	str	r3, [r7, #24]
 800df28:	69bb      	ldr	r3, [r7, #24]
 800df2a:	2b02      	cmp	r3, #2
 800df2c:	dde3      	ble.n	800def6 <mlMatrixVectorMult+0x1c>
                }
                vecOut[i] = temp;
 800df2e:	69fb      	ldr	r3, [r7, #28]
 800df30:	009b      	lsls	r3, r3, #2
 800df32:	687a      	ldr	r2, [r7, #4]
 800df34:	4413      	add	r3, r2
 800df36:	697a      	ldr	r2, [r7, #20]
 800df38:	601a      	str	r2, [r3, #0]
        for (i=0; i<3; i++)	{
 800df3a:	69fb      	ldr	r3, [r7, #28]
 800df3c:	3301      	adds	r3, #1
 800df3e:	61fb      	str	r3, [r7, #28]
 800df40:	69fb      	ldr	r3, [r7, #28]
 800df42:	2b02      	cmp	r3, #2
 800df44:	ddd2      	ble.n	800deec <mlMatrixVectorMult+0x12>
        }
}
 800df46:	bf00      	nop
 800df48:	bf00      	nop
 800df4a:	3720      	adds	r7, #32
 800df4c:	46bd      	mov	sp, r7
 800df4e:	bd80      	pop	{r7, pc}

0800df50 <__print_result_location>:
#endif

static inline void __print_result_location(int result,
					   const char *file,
					   const char *func, int line)
{
 800df50:	b580      	push	{r7, lr}
 800df52:	b088      	sub	sp, #32
 800df54:	af04      	add	r7, sp, #16
 800df56:	60f8      	str	r0, [r7, #12]
 800df58:	60b9      	str	r1, [r7, #8]
 800df5a:	607a      	str	r2, [r7, #4]
 800df5c:	603b      	str	r3, [r7, #0]
	MPL_LOGE("%s|%s|%d returning %d\n", file, func, line, result);
 800df5e:	68fb      	ldr	r3, [r7, #12]
 800df60:	9302      	str	r3, [sp, #8]
 800df62:	683b      	ldr	r3, [r7, #0]
 800df64:	9301      	str	r3, [sp, #4]
 800df66:	687b      	ldr	r3, [r7, #4]
 800df68:	9300      	str	r3, [sp, #0]
 800df6a:	68bb      	ldr	r3, [r7, #8]
 800df6c:	4a04      	ldr	r2, [pc, #16]	; (800df80 <__print_result_location+0x30>)
 800df6e:	2100      	movs	r1, #0
 800df70:	2006      	movs	r0, #6
 800df72:	f7fd fdb1 	bl	800bad8 <_MLPrintLog>
}
 800df76:	bf00      	nop
 800df78:	3710      	adds	r7, #16
 800df7a:	46bd      	mov	sp, r7
 800df7c:	bd80      	pop	{r7, pc}
 800df7e:	bf00      	nop
 800df80:	0801b0ac 	.word	0x0801b0ac

0800df84 <inv_init_mpl>:
/**
 * @brief  Initializes the MPL. Should be called first and once 
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_init_mpl(void)
{
 800df84:	b580      	push	{r7, lr}
 800df86:	af00      	add	r7, sp, #0
    inv_init_storage_manager();
 800df88:	f000 fb62 	bl	800e650 <inv_init_storage_manager>

    /* initialize the start callback manager */
    INV_ERROR_CHECK(inv_init_start_manager());
 800df8c:	f000 fad0 	bl	800e530 <inv_init_start_manager>
 800df90:	4603      	mov	r3, r0
 800df92:	2b00      	cmp	r3, #0
 800df94:	d00a      	beq.n	800dfac <inv_init_mpl+0x28>
 800df96:	f000 facb 	bl	800e530 <inv_init_start_manager>
 800df9a:	2322      	movs	r3, #34	; 0x22
 800df9c:	4a15      	ldr	r2, [pc, #84]	; (800dff4 <inv_init_mpl+0x70>)
 800df9e:	4916      	ldr	r1, [pc, #88]	; (800dff8 <inv_init_mpl+0x74>)
 800dfa0:	f7ff ffd6 	bl	800df50 <__print_result_location>
 800dfa4:	f000 fac4 	bl	800e530 <inv_init_start_manager>
 800dfa8:	4603      	mov	r3, r0
 800dfaa:	e020      	b.n	800dfee <inv_init_mpl+0x6a>

    /* initialize the data builder */
    INV_ERROR_CHECK(inv_init_data_builder());
 800dfac:	f7fe f8dc 	bl	800c168 <inv_init_data_builder>
 800dfb0:	4603      	mov	r3, r0
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d00a      	beq.n	800dfcc <inv_init_mpl+0x48>
 800dfb6:	f7fe f8d7 	bl	800c168 <inv_init_data_builder>
 800dfba:	2325      	movs	r3, #37	; 0x25
 800dfbc:	4a0d      	ldr	r2, [pc, #52]	; (800dff4 <inv_init_mpl+0x70>)
 800dfbe:	490e      	ldr	r1, [pc, #56]	; (800dff8 <inv_init_mpl+0x74>)
 800dfc0:	f7ff ffc6 	bl	800df50 <__print_result_location>
 800dfc4:	f7fe f8d0 	bl	800c168 <inv_init_data_builder>
 800dfc8:	4603      	mov	r3, r0
 800dfca:	e010      	b.n	800dfee <inv_init_mpl+0x6a>

    INV_ERROR_CHECK(inv_enable_results_holder());
 800dfcc:	f000 f9e8 	bl	800e3a0 <inv_enable_results_holder>
 800dfd0:	4603      	mov	r3, r0
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	d00a      	beq.n	800dfec <inv_init_mpl+0x68>
 800dfd6:	f000 f9e3 	bl	800e3a0 <inv_enable_results_holder>
 800dfda:	2327      	movs	r3, #39	; 0x27
 800dfdc:	4a05      	ldr	r2, [pc, #20]	; (800dff4 <inv_init_mpl+0x70>)
 800dfde:	4906      	ldr	r1, [pc, #24]	; (800dff8 <inv_init_mpl+0x74>)
 800dfe0:	f7ff ffb6 	bl	800df50 <__print_result_location>
 800dfe4:	f000 f9dc 	bl	800e3a0 <inv_enable_results_holder>
 800dfe8:	4603      	mov	r3, r0
 800dfea:	e000      	b.n	800dfee <inv_init_mpl+0x6a>

    return INV_SUCCESS;
 800dfec:	2300      	movs	r3, #0
}
 800dfee:	4618      	mov	r0, r3
 800dff0:	bd80      	pop	{r7, pc}
 800dff2:	bf00      	nop
 800dff4:	0801c1c8 	.word	0x0801c1c8
 800dff8:	0801b0c4 	.word	0x0801b0c4

0800dffc <inv_start_mpl>:
 *  @brief  Starts the MPL. Typically called after inv_init_mpl() or after a
 *          inv_stop_mpl() to start the MPL back up an running.
 *  @return INV_SUCCESS if successful or a non-zero error code otherwise.
 */
inv_error_t inv_start_mpl(void)
{
 800dffc:	b580      	push	{r7, lr}
 800dffe:	af00      	add	r7, sp, #0
    INV_ERROR_CHECK(inv_execute_mpl_start_notification());
 800e000:	f000 fb00 	bl	800e604 <inv_execute_mpl_start_notification>
 800e004:	4603      	mov	r3, r0
 800e006:	2b00      	cmp	r3, #0
 800e008:	d00a      	beq.n	800e020 <inv_start_mpl+0x24>
 800e00a:	f000 fafb 	bl	800e604 <inv_execute_mpl_start_notification>
 800e00e:	2342      	movs	r3, #66	; 0x42
 800e010:	4a05      	ldr	r2, [pc, #20]	; (800e028 <inv_start_mpl+0x2c>)
 800e012:	4906      	ldr	r1, [pc, #24]	; (800e02c <inv_start_mpl+0x30>)
 800e014:	f7ff ff9c 	bl	800df50 <__print_result_location>
 800e018:	f000 faf4 	bl	800e604 <inv_execute_mpl_start_notification>
 800e01c:	4603      	mov	r3, r0
 800e01e:	e000      	b.n	800e022 <inv_start_mpl+0x26>
    return INV_SUCCESS;
 800e020:	2300      	movs	r3, #0
}
 800e022:	4618      	mov	r0, r3
 800e024:	bd80      	pop	{r7, pc}
 800e026:	bf00      	nop
 800e028:	0801c1d8 	.word	0x0801c1d8
 800e02c:	0801b0c4 	.word	0x0801b0c4

0800e030 <inv_store_gaming_quaternion>:
* Store a quaternion more suitable for gaming. This quaternion is often determined
* using only gyro and accel.
* @param[in] quat Length 4, Quaternion scaled by 2^30
*/
void inv_store_gaming_quaternion(const long *quat, inv_time_t timestamp)
{
 800e030:	b580      	push	{r7, lr}
 800e032:	b082      	sub	sp, #8
 800e034:	af00      	add	r7, sp, #0
 800e036:	6078      	str	r0, [r7, #4]
 800e038:	6039      	str	r1, [r7, #0]
    rh.status |= INV_6_AXIS_QUAT_SET;
 800e03a:	4b09      	ldr	r3, [pc, #36]	; (800e060 <inv_store_gaming_quaternion+0x30>)
 800e03c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e03e:	f043 0302 	orr.w	r3, r3, #2
 800e042:	4a07      	ldr	r2, [pc, #28]	; (800e060 <inv_store_gaming_quaternion+0x30>)
 800e044:	67d3      	str	r3, [r2, #124]	; 0x7c
    memcpy(&rh.gam_quat, quat, sizeof(rh.gam_quat));
 800e046:	2210      	movs	r2, #16
 800e048:	6879      	ldr	r1, [r7, #4]
 800e04a:	4806      	ldr	r0, [pc, #24]	; (800e064 <inv_store_gaming_quaternion+0x34>)
 800e04c:	f007 f84d 	bl	80150ea <memcpy>
    rh.gam_timestamp = timestamp;
 800e050:	4a03      	ldr	r2, [pc, #12]	; (800e060 <inv_store_gaming_quaternion+0x30>)
 800e052:	683b      	ldr	r3, [r7, #0]
 800e054:	6253      	str	r3, [r2, #36]	; 0x24
}
 800e056:	bf00      	nop
 800e058:	3708      	adds	r7, #8
 800e05a:	46bd      	mov	sp, r7
 800e05c:	bd80      	pop	{r7, pc}
 800e05e:	bf00      	nop
 800e060:	20000eb8 	.word	0x20000eb8
 800e064:	20000ec8 	.word	0x20000ec8

0800e068 <inv_set_compass_correction>:
* Sets the quaternion adjustment from 6 axis (accel, gyro) to 9 axis quaternion.
* @param[in] data Quaternion Adjustment
* @param[in] timestamp Timestamp of when this is valid
*/
void inv_set_compass_correction(const long *data, inv_time_t timestamp)
{
 800e068:	b580      	push	{r7, lr}
 800e06a:	b082      	sub	sp, #8
 800e06c:	af00      	add	r7, sp, #0
 800e06e:	6078      	str	r0, [r7, #4]
 800e070:	6039      	str	r1, [r7, #0]
    rh.status |= INV_COMPASS_CORRECTION_SET;
 800e072:	4b09      	ldr	r3, [pc, #36]	; (800e098 <inv_set_compass_correction+0x30>)
 800e074:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e076:	f043 0301 	orr.w	r3, r3, #1
 800e07a:	4a07      	ldr	r2, [pc, #28]	; (800e098 <inv_set_compass_correction+0x30>)
 800e07c:	67d3      	str	r3, [r2, #124]	; 0x7c
    memcpy(rh.compass_correction, data, sizeof(rh.compass_correction));
 800e07e:	2210      	movs	r2, #16
 800e080:	6879      	ldr	r1, [r7, #4]
 800e082:	4806      	ldr	r0, [pc, #24]	; (800e09c <inv_set_compass_correction+0x34>)
 800e084:	f007 f831 	bl	80150ea <memcpy>
    rh.nav_timestamp = timestamp;
 800e088:	4a03      	ldr	r2, [pc, #12]	; (800e098 <inv_set_compass_correction+0x30>)
 800e08a:	683b      	ldr	r3, [r7, #0]
 800e08c:	6213      	str	r3, [r2, #32]
}
 800e08e:	bf00      	nop
 800e090:	3708      	adds	r7, #8
 800e092:	46bd      	mov	sp, r7
 800e094:	bd80      	pop	{r7, pc}
 800e096:	bf00      	nop
 800e098:	20000eb8 	.word	0x20000eb8
 800e09c:	20000ef8 	.word	0x20000ef8

0800e0a0 <inv_get_compass_correction>:
* Gets the quaternion adjustment from 6 axis (accel, gyro) to 9 axis quaternion.
* @param[out] data Quaternion Adjustment
* @param[out] timestamp Timestamp of when this is valid
*/
void inv_get_compass_correction(long *data, inv_time_t *timestamp)
{
 800e0a0:	b580      	push	{r7, lr}
 800e0a2:	b082      	sub	sp, #8
 800e0a4:	af00      	add	r7, sp, #0
 800e0a6:	6078      	str	r0, [r7, #4]
 800e0a8:	6039      	str	r1, [r7, #0]
    memcpy(data, rh.compass_correction, sizeof(rh.compass_correction));
 800e0aa:	2210      	movs	r2, #16
 800e0ac:	4905      	ldr	r1, [pc, #20]	; (800e0c4 <inv_get_compass_correction+0x24>)
 800e0ae:	6878      	ldr	r0, [r7, #4]
 800e0b0:	f007 f81b 	bl	80150ea <memcpy>
    *timestamp = rh.nav_timestamp;
 800e0b4:	4b04      	ldr	r3, [pc, #16]	; (800e0c8 <inv_get_compass_correction+0x28>)
 800e0b6:	6a1a      	ldr	r2, [r3, #32]
 800e0b8:	683b      	ldr	r3, [r7, #0]
 800e0ba:	601a      	str	r2, [r3, #0]
}
 800e0bc:	bf00      	nop
 800e0be:	3708      	adds	r7, #8
 800e0c0:	46bd      	mov	sp, r7
 800e0c2:	bd80      	pop	{r7, pc}
 800e0c4:	20000ef8 	.word	0x20000ef8
 800e0c8:	20000eb8 	.word	0x20000eb8

0800e0cc <inv_get_large_mag_field>:

/** Returns non-zero if there is a large magnetic field. See inv_set_large_mag_field() for setting this variable.
 * @return Returns non-zero if there is a large magnetic field.
 */
int inv_get_large_mag_field()
{
 800e0cc:	b480      	push	{r7}
 800e0ce:	af00      	add	r7, sp, #0
    return rh.large_mag_field;
 800e0d0:	4b02      	ldr	r3, [pc, #8]	; (800e0dc <inv_get_large_mag_field+0x10>)
 800e0d2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
}
 800e0d4:	4618      	mov	r0, r3
 800e0d6:	46bd      	mov	sp, r7
 800e0d8:	bc80      	pop	{r7}
 800e0da:	4770      	bx	lr
 800e0dc:	20000eb8 	.word	0x20000eb8

0800e0e0 <inv_get_acc_state>:

/** Gets the accel state set by inv_set_acc_state()
 * @return accel state.
 */
int inv_get_acc_state()
{
 800e0e0:	b480      	push	{r7}
 800e0e2:	af00      	add	r7, sp, #0
    return rh.acc_state;
 800e0e4:	4b02      	ldr	r3, [pc, #8]	; (800e0f0 <inv_get_acc_state+0x10>)
 800e0e6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
}
 800e0e8:	4618      	mov	r0, r3
 800e0ea:	46bd      	mov	sp, r7
 800e0ec:	bc80      	pop	{r7}
 800e0ee:	4770      	bx	lr
 800e0f0:	20000eb8 	.word	0x20000eb8

0800e0f4 <inv_get_motion_state>:
/** Returns the motion state
* @param[out] cntr Number of previous times a no motion event has occured in a row.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
int inv_get_motion_state(unsigned int *cntr)
{
 800e0f4:	b480      	push	{r7}
 800e0f6:	b083      	sub	sp, #12
 800e0f8:	af00      	add	r7, sp, #0
 800e0fa:	6078      	str	r0, [r7, #4]
    *cntr = rh.motion_state_counter;
 800e0fc:	4b05      	ldr	r3, [pc, #20]	; (800e114 <inv_get_motion_state+0x20>)
 800e0fe:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	601a      	str	r2, [r3, #0]
    return rh.motion_state;
 800e104:	4b03      	ldr	r3, [pc, #12]	; (800e114 <inv_get_motion_state+0x20>)
 800e106:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
}
 800e10a:	4618      	mov	r0, r3
 800e10c:	370c      	adds	r7, #12
 800e10e:	46bd      	mov	sp, r7
 800e110:	bc80      	pop	{r7}
 800e112:	4770      	bx	lr
 800e114:	20000eb8 	.word	0x20000eb8

0800e118 <inv_set_motion_state>:
/** Sets the motion state
 * @param[in] state motion state where INV_NO_MOTION is not moving
 *            and INV_MOTION is moving.
 */
void inv_set_motion_state(unsigned char state)
{
 800e118:	b580      	push	{r7, lr}
 800e11a:	b084      	sub	sp, #16
 800e11c:	af00      	add	r7, sp, #0
 800e11e:	4603      	mov	r3, r0
 800e120:	71fb      	strb	r3, [r7, #7]
    long set;
    if (state == rh.motion_state) {
 800e122:	4b15      	ldr	r3, [pc, #84]	; (800e178 <inv_set_motion_state+0x60>)
 800e124:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 800e128:	79fa      	ldrb	r2, [r7, #7]
 800e12a:	429a      	cmp	r2, r3
 800e12c:	d10c      	bne.n	800e148 <inv_set_motion_state+0x30>
        if (state == INV_NO_MOTION) {
 800e12e:	79fb      	ldrb	r3, [r7, #7]
 800e130:	2b02      	cmp	r3, #2
 800e132:	d105      	bne.n	800e140 <inv_set_motion_state+0x28>
            rh.motion_state_counter++;
 800e134:	4b10      	ldr	r3, [pc, #64]	; (800e178 <inv_set_motion_state+0x60>)
 800e136:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800e138:	3301      	adds	r3, #1
 800e13a:	4a0f      	ldr	r2, [pc, #60]	; (800e178 <inv_set_motion_state+0x60>)
 800e13c:	6693      	str	r3, [r2, #104]	; 0x68
        } else {
            rh.motion_state_counter = 0;
        }
        return;
 800e13e:	e017      	b.n	800e170 <inv_set_motion_state+0x58>
            rh.motion_state_counter = 0;
 800e140:	4b0d      	ldr	r3, [pc, #52]	; (800e178 <inv_set_motion_state+0x60>)
 800e142:	2200      	movs	r2, #0
 800e144:	669a      	str	r2, [r3, #104]	; 0x68
        return;
 800e146:	e013      	b.n	800e170 <inv_set_motion_state+0x58>
    }
    rh.motion_state_counter = 0;
 800e148:	4b0b      	ldr	r3, [pc, #44]	; (800e178 <inv_set_motion_state+0x60>)
 800e14a:	2200      	movs	r2, #0
 800e14c:	669a      	str	r2, [r3, #104]	; 0x68
    rh.motion_state = state;
 800e14e:	4a0a      	ldr	r2, [pc, #40]	; (800e178 <inv_set_motion_state+0x60>)
 800e150:	79fb      	ldrb	r3, [r7, #7]
 800e152:	f882 3064 	strb.w	r3, [r2, #100]	; 0x64
    /* Equivalent to set = state, but #define's may change. */
    if (state == INV_MOTION)
 800e156:	79fb      	ldrb	r3, [r7, #7]
 800e158:	2b01      	cmp	r3, #1
 800e15a:	d102      	bne.n	800e162 <inv_set_motion_state+0x4a>
        set = INV_MSG_MOTION_EVENT;
 800e15c:	2301      	movs	r3, #1
 800e15e:	60fb      	str	r3, [r7, #12]
 800e160:	e001      	b.n	800e166 <inv_set_motion_state+0x4e>
    else
        set = INV_MSG_NO_MOTION_EVENT;
 800e162:	2302      	movs	r3, #2
 800e164:	60fb      	str	r3, [r7, #12]
    inv_set_message(set, (INV_MSG_MOTION_EVENT | INV_MSG_NO_MOTION_EVENT), 0);
 800e166:	2200      	movs	r2, #0
 800e168:	2103      	movs	r1, #3
 800e16a:	68f8      	ldr	r0, [r7, #12]
 800e16c:	f7fe ff30 	bl	800cfd0 <inv_set_message>
}
 800e170:	3710      	adds	r7, #16
 800e172:	46bd      	mov	sp, r7
 800e174:	bd80      	pop	{r7, pc}
 800e176:	bf00      	nop
 800e178:	20000eb8 	.word	0x20000eb8

0800e17c <inv_get_local_field>:
* @param[out] data Local earth's magnetic field in uT scaled by 2^16.
*            Length = 3. Y typically points north, Z typically points down in
*                        northern hemisphere and up in southern hemisphere.
*/
void inv_get_local_field(long *data)
{
 800e17c:	b580      	push	{r7, lr}
 800e17e:	b082      	sub	sp, #8
 800e180:	af00      	add	r7, sp, #0
 800e182:	6078      	str	r0, [r7, #4]
    memcpy(data, rh.local_field, sizeof(rh.local_field));
 800e184:	220c      	movs	r2, #12
 800e186:	4904      	ldr	r1, [pc, #16]	; (800e198 <inv_get_local_field+0x1c>)
 800e188:	6878      	ldr	r0, [r7, #4]
 800e18a:	f006 ffae 	bl	80150ea <memcpy>
}
 800e18e:	bf00      	nop
 800e190:	3708      	adds	r7, #8
 800e192:	46bd      	mov	sp, r7
 800e194:	bd80      	pop	{r7, pc}
 800e196:	bf00      	nop
 800e198:	20000ee0 	.word	0x20000ee0

0800e19c <inv_get_gravity>:
/** Gets gravity vector
 * @param[out] data gravity vector in body frame scaled such that 1.0 = 2^30.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_get_gravity(long *data)
{
 800e19c:	b590      	push	{r4, r7, lr}
 800e19e:	b083      	sub	sp, #12
 800e1a0:	af00      	add	r7, sp, #0
 800e1a2:	6078      	str	r0, [r7, #4]
    data[0] =
        inv_q29_mult(rh.nav_quat[1], rh.nav_quat[3]) - inv_q29_mult(rh.nav_quat[2], rh.nav_quat[0]);
 800e1a4:	4b23      	ldr	r3, [pc, #140]	; (800e234 <inv_get_gravity+0x98>)
 800e1a6:	685b      	ldr	r3, [r3, #4]
 800e1a8:	4a22      	ldr	r2, [pc, #136]	; (800e234 <inv_get_gravity+0x98>)
 800e1aa:	68d2      	ldr	r2, [r2, #12]
 800e1ac:	4611      	mov	r1, r2
 800e1ae:	4618      	mov	r0, r3
 800e1b0:	f7fe ffe4 	bl	800d17c <inv_q29_mult>
 800e1b4:	4604      	mov	r4, r0
 800e1b6:	4b1f      	ldr	r3, [pc, #124]	; (800e234 <inv_get_gravity+0x98>)
 800e1b8:	689b      	ldr	r3, [r3, #8]
 800e1ba:	4a1e      	ldr	r2, [pc, #120]	; (800e234 <inv_get_gravity+0x98>)
 800e1bc:	6812      	ldr	r2, [r2, #0]
 800e1be:	4611      	mov	r1, r2
 800e1c0:	4618      	mov	r0, r3
 800e1c2:	f7fe ffdb 	bl	800d17c <inv_q29_mult>
 800e1c6:	4603      	mov	r3, r0
 800e1c8:	1ae2      	subs	r2, r4, r3
    data[0] =
 800e1ca:	687b      	ldr	r3, [r7, #4]
 800e1cc:	601a      	str	r2, [r3, #0]
    data[1] =
        inv_q29_mult(rh.nav_quat[2], rh.nav_quat[3]) + inv_q29_mult(rh.nav_quat[1], rh.nav_quat[0]);
 800e1ce:	4b19      	ldr	r3, [pc, #100]	; (800e234 <inv_get_gravity+0x98>)
 800e1d0:	689b      	ldr	r3, [r3, #8]
 800e1d2:	4a18      	ldr	r2, [pc, #96]	; (800e234 <inv_get_gravity+0x98>)
 800e1d4:	68d2      	ldr	r2, [r2, #12]
 800e1d6:	4611      	mov	r1, r2
 800e1d8:	4618      	mov	r0, r3
 800e1da:	f7fe ffcf 	bl	800d17c <inv_q29_mult>
 800e1de:	4604      	mov	r4, r0
 800e1e0:	4b14      	ldr	r3, [pc, #80]	; (800e234 <inv_get_gravity+0x98>)
 800e1e2:	685b      	ldr	r3, [r3, #4]
 800e1e4:	4a13      	ldr	r2, [pc, #76]	; (800e234 <inv_get_gravity+0x98>)
 800e1e6:	6812      	ldr	r2, [r2, #0]
 800e1e8:	4611      	mov	r1, r2
 800e1ea:	4618      	mov	r0, r3
 800e1ec:	f7fe ffc6 	bl	800d17c <inv_q29_mult>
 800e1f0:	4602      	mov	r2, r0
    data[1] =
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	3304      	adds	r3, #4
        inv_q29_mult(rh.nav_quat[2], rh.nav_quat[3]) + inv_q29_mult(rh.nav_quat[1], rh.nav_quat[0]);
 800e1f6:	4422      	add	r2, r4
    data[1] =
 800e1f8:	601a      	str	r2, [r3, #0]
    data[2] =
        (inv_q29_mult(rh.nav_quat[3], rh.nav_quat[3]) + inv_q29_mult(rh.nav_quat[0], rh.nav_quat[0])) -
 800e1fa:	4b0e      	ldr	r3, [pc, #56]	; (800e234 <inv_get_gravity+0x98>)
 800e1fc:	68db      	ldr	r3, [r3, #12]
 800e1fe:	4a0d      	ldr	r2, [pc, #52]	; (800e234 <inv_get_gravity+0x98>)
 800e200:	68d2      	ldr	r2, [r2, #12]
 800e202:	4611      	mov	r1, r2
 800e204:	4618      	mov	r0, r3
 800e206:	f7fe ffb9 	bl	800d17c <inv_q29_mult>
 800e20a:	4604      	mov	r4, r0
 800e20c:	4b09      	ldr	r3, [pc, #36]	; (800e234 <inv_get_gravity+0x98>)
 800e20e:	681b      	ldr	r3, [r3, #0]
 800e210:	4a08      	ldr	r2, [pc, #32]	; (800e234 <inv_get_gravity+0x98>)
 800e212:	6812      	ldr	r2, [r2, #0]
 800e214:	4611      	mov	r1, r2
 800e216:	4618      	mov	r0, r3
 800e218:	f7fe ffb0 	bl	800d17c <inv_q29_mult>
 800e21c:	4603      	mov	r3, r0
 800e21e:	18e2      	adds	r2, r4, r3
    data[2] =
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	3308      	adds	r3, #8
        (inv_q29_mult(rh.nav_quat[3], rh.nav_quat[3]) + inv_q29_mult(rh.nav_quat[0], rh.nav_quat[0])) -
 800e224:	f102 4240 	add.w	r2, r2, #3221225472	; 0xc0000000
    data[2] =
 800e228:	601a      	str	r2, [r3, #0]
        1073741824L;

    return INV_SUCCESS;
 800e22a:	2300      	movs	r3, #0
}
 800e22c:	4618      	mov	r0, r3
 800e22e:	370c      	adds	r7, #12
 800e230:	46bd      	mov	sp, r7
 800e232:	bd90      	pop	{r4, r7, pc}
 800e234:	20000eb8 	.word	0x20000eb8

0800e238 <inv_get_6axis_quaternion>:
/** Returns a quaternion based only on gyro and accel.
 * @param[out] data 6-axis  gyro and accel quaternion scaled such that 1.0 = 2^30.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_get_6axis_quaternion(long *data)
{
 800e238:	b580      	push	{r7, lr}
 800e23a:	b082      	sub	sp, #8
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	6078      	str	r0, [r7, #4]
    memcpy(data, rh.gam_quat, sizeof(rh.gam_quat));
 800e240:	2210      	movs	r2, #16
 800e242:	4904      	ldr	r1, [pc, #16]	; (800e254 <inv_get_6axis_quaternion+0x1c>)
 800e244:	6878      	ldr	r0, [r7, #4]
 800e246:	f006 ff50 	bl	80150ea <memcpy>
    return INV_SUCCESS;
 800e24a:	2300      	movs	r3, #0
}
 800e24c:	4618      	mov	r0, r3
 800e24e:	3708      	adds	r7, #8
 800e250:	46bd      	mov	sp, r7
 800e252:	bd80      	pop	{r7, pc}
 800e254:	20000ec8 	.word	0x20000ec8

0800e258 <inv_get_quaternion>:
/** Returns a quaternion.
 * @param[out] data 9-axis quaternion scaled such that 1.0 = 2^30.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_get_quaternion(long *data)
{
 800e258:	b580      	push	{r7, lr}
 800e25a:	b082      	sub	sp, #8
 800e25c:	af00      	add	r7, sp, #0
 800e25e:	6078      	str	r0, [r7, #4]
    if (rh.status & (INV_COMPASS_CORRECTION_SET | INV_6_AXIS_QUAT_SET)) {
 800e260:	4b0d      	ldr	r3, [pc, #52]	; (800e298 <inv_get_quaternion+0x40>)
 800e262:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e264:	f003 0303 	and.w	r3, r3, #3
 800e268:	2b00      	cmp	r3, #0
 800e26a:	d00a      	beq.n	800e282 <inv_get_quaternion+0x2a>
        inv_q_mult(rh.compass_correction, rh.gam_quat, rh.nav_quat);
 800e26c:	4a0a      	ldr	r2, [pc, #40]	; (800e298 <inv_get_quaternion+0x40>)
 800e26e:	490b      	ldr	r1, [pc, #44]	; (800e29c <inv_get_quaternion+0x44>)
 800e270:	480b      	ldr	r0, [pc, #44]	; (800e2a0 <inv_get_quaternion+0x48>)
 800e272:	f7fe ffdb 	bl	800d22c <inv_q_mult>
        rh.status &= ~(INV_COMPASS_CORRECTION_SET | INV_6_AXIS_QUAT_SET);
 800e276:	4b08      	ldr	r3, [pc, #32]	; (800e298 <inv_get_quaternion+0x40>)
 800e278:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e27a:	f023 0303 	bic.w	r3, r3, #3
 800e27e:	4a06      	ldr	r2, [pc, #24]	; (800e298 <inv_get_quaternion+0x40>)
 800e280:	67d3      	str	r3, [r2, #124]	; 0x7c
    }
    memcpy(data, rh.nav_quat, sizeof(rh.nav_quat));
 800e282:	2210      	movs	r2, #16
 800e284:	4904      	ldr	r1, [pc, #16]	; (800e298 <inv_get_quaternion+0x40>)
 800e286:	6878      	ldr	r0, [r7, #4]
 800e288:	f006 ff2f 	bl	80150ea <memcpy>
    return INV_SUCCESS;
 800e28c:	2300      	movs	r3, #0
}
 800e28e:	4618      	mov	r0, r3
 800e290:	3708      	adds	r7, #8
 800e292:	46bd      	mov	sp, r7
 800e294:	bd80      	pop	{r7, pc}
 800e296:	bf00      	nop
 800e298:	20000eb8 	.word	0x20000eb8
 800e29c:	20000ec8 	.word	0x20000ec8
 800e2a0:	20000ef8 	.word	0x20000ef8

0800e2a4 <inv_get_quaternion_set>:
 * @param[out] data 9-axis quaternion scaled such that 1.0 = 2^30.
 * @param[out] accuracy Accuracy of quaternion, 0-3, where 3 is most accurate.
 * @param[out] timestamp Timestamp of this quaternion in nanoseconds
 */
void inv_get_quaternion_set(long *data, int *accuracy, inv_time_t *timestamp)
{
 800e2a4:	b580      	push	{r7, lr}
 800e2a6:	b084      	sub	sp, #16
 800e2a8:	af00      	add	r7, sp, #0
 800e2aa:	60f8      	str	r0, [r7, #12]
 800e2ac:	60b9      	str	r1, [r7, #8]
 800e2ae:	607a      	str	r2, [r7, #4]
    inv_get_quaternion(data);
 800e2b0:	68f8      	ldr	r0, [r7, #12]
 800e2b2:	f7ff ffd1 	bl	800e258 <inv_get_quaternion>
    *timestamp = inv_get_last_timestamp();
 800e2b6:	f7fe f849 	bl	800c34c <inv_get_last_timestamp>
 800e2ba:	4602      	mov	r2, r0
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	601a      	str	r2, [r3, #0]
    if (inv_get_compass_on()) {
 800e2c0:	f7fe f80e 	bl	800c2e0 <inv_get_compass_on>
 800e2c4:	4603      	mov	r3, r0
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d005      	beq.n	800e2d6 <inv_get_quaternion_set+0x32>
        *accuracy = inv_get_mag_accuracy();
 800e2ca:	f7fe fd71 	bl	800cdb0 <inv_get_mag_accuracy>
 800e2ce:	4602      	mov	r2, r0
 800e2d0:	68bb      	ldr	r3, [r7, #8]
 800e2d2:	601a      	str	r2, [r3, #0]
    }else if (inv_get_accel_on()) {
        *accuracy = inv_get_accel_accuracy();
    } else {
        *accuracy = 0;
    }
}
 800e2d4:	e018      	b.n	800e308 <inv_get_quaternion_set+0x64>
    } else if (inv_get_gyro_on()) {
 800e2d6:	f7fe f815 	bl	800c304 <inv_get_gyro_on>
 800e2da:	4603      	mov	r3, r0
 800e2dc:	2b00      	cmp	r3, #0
 800e2de:	d005      	beq.n	800e2ec <inv_get_quaternion_set+0x48>
        *accuracy = inv_get_gyro_accuracy();
 800e2e0:	f7fe fd5c 	bl	800cd9c <inv_get_gyro_accuracy>
 800e2e4:	4602      	mov	r2, r0
 800e2e6:	68bb      	ldr	r3, [r7, #8]
 800e2e8:	601a      	str	r2, [r3, #0]
}
 800e2ea:	e00d      	b.n	800e308 <inv_get_quaternion_set+0x64>
    }else if (inv_get_accel_on()) {
 800e2ec:	f7fe f81c 	bl	800c328 <inv_get_accel_on>
 800e2f0:	4603      	mov	r3, r0
 800e2f2:	2b00      	cmp	r3, #0
 800e2f4:	d005      	beq.n	800e302 <inv_get_quaternion_set+0x5e>
        *accuracy = inv_get_accel_accuracy();
 800e2f6:	f7fe fd6f 	bl	800cdd8 <inv_get_accel_accuracy>
 800e2fa:	4602      	mov	r2, r0
 800e2fc:	68bb      	ldr	r3, [r7, #8]
 800e2fe:	601a      	str	r2, [r3, #0]
}
 800e300:	e002      	b.n	800e308 <inv_get_quaternion_set+0x64>
        *accuracy = 0;
 800e302:	68bb      	ldr	r3, [r7, #8]
 800e304:	2200      	movs	r2, #0
 800e306:	601a      	str	r2, [r3, #0]
}
 800e308:	bf00      	nop
 800e30a:	3710      	adds	r7, #16
 800e30c:	46bd      	mov	sp, r7
 800e30e:	bd80      	pop	{r7, pc}

0800e310 <inv_generate_results>:
 * registered by inv_start_results_holder().
 * @param[in] sensor_cal New sensor data to process.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_generate_results(struct inv_sensor_cal_t *sensor_cal)
{
 800e310:	b480      	push	{r7}
 800e312:	b083      	sub	sp, #12
 800e314:	af00      	add	r7, sp, #0
 800e316:	6078      	str	r0, [r7, #4]
    rh.sensor = sensor_cal;
 800e318:	4a04      	ldr	r2, [pc, #16]	; (800e32c <inv_generate_results+0x1c>)
 800e31a:	687b      	ldr	r3, [r7, #4]
 800e31c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    return INV_SUCCESS;
 800e320:	2300      	movs	r3, #0
}
 800e322:	4618      	mov	r0, r3
 800e324:	370c      	adds	r7, #12
 800e326:	46bd      	mov	sp, r7
 800e328:	bc80      	pop	{r7}
 800e32a:	4770      	bx	lr
 800e32c:	20000eb8 	.word	0x20000eb8

0800e330 <inv_start_results_holder>:
/** Function to turn on this module. This is automatically called by
 *  inv_enable_results_holder(). Typically not called by users.
 * @return Returns INV_SUCCESS if successful or an error code if not.
 */
inv_error_t inv_start_results_holder(void)
{
 800e330:	b580      	push	{r7, lr}
 800e332:	af00      	add	r7, sp, #0
    inv_register_data_cb(inv_generate_results, INV_PRIORITY_RESULTS_HOLDER,
 800e334:	2207      	movs	r2, #7
 800e336:	f44f 7148 	mov.w	r1, #800	; 0x320
 800e33a:	4803      	ldr	r0, [pc, #12]	; (800e348 <inv_start_results_holder+0x18>)
 800e33c:	f7fe fafc 	bl	800c938 <inv_register_data_cb>
        INV_GYRO_NEW | INV_ACCEL_NEW | INV_MAG_NEW);
    return INV_SUCCESS;
 800e340:	2300      	movs	r3, #0
}
 800e342:	4618      	mov	r0, r3
 800e344:	bd80      	pop	{r7, pc}
 800e346:	bf00      	nop
 800e348:	0800e311 	.word	0x0800e311

0800e34c <inv_init_results_holder>:
* enable function inv_enable_results_holder(). It may be called any time the feature is enabled, but
* is typically not needed to be called by outside callers.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_init_results_holder(void)
{
 800e34c:	b580      	push	{r7, lr}
 800e34e:	af00      	add	r7, sp, #0
    memset(&rh, 0, sizeof(rh));
 800e350:	2288      	movs	r2, #136	; 0x88
 800e352:	2100      	movs	r1, #0
 800e354:	4810      	ldr	r0, [pc, #64]	; (800e398 <inv_init_results_holder+0x4c>)
 800e356:	f006 fef0 	bl	801513a <memset>
    rh.mag_scale[0] = 1L<<30;
 800e35a:	4b0f      	ldr	r3, [pc, #60]	; (800e398 <inv_init_results_holder+0x4c>)
 800e35c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e360:	635a      	str	r2, [r3, #52]	; 0x34
    rh.mag_scale[1] = 1L<<30;
 800e362:	4b0d      	ldr	r3, [pc, #52]	; (800e398 <inv_init_results_holder+0x4c>)
 800e364:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e368:	639a      	str	r2, [r3, #56]	; 0x38
    rh.mag_scale[2] = 1L<<30;
 800e36a:	4b0b      	ldr	r3, [pc, #44]	; (800e398 <inv_init_results_holder+0x4c>)
 800e36c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e370:	63da      	str	r2, [r3, #60]	; 0x3c
    rh.compass_correction[0] = 1L<<30;
 800e372:	4b09      	ldr	r3, [pc, #36]	; (800e398 <inv_init_results_holder+0x4c>)
 800e374:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e378:	641a      	str	r2, [r3, #64]	; 0x40
    rh.gam_quat[0] = 1L<<30;
 800e37a:	4b07      	ldr	r3, [pc, #28]	; (800e398 <inv_init_results_holder+0x4c>)
 800e37c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e380:	611a      	str	r2, [r3, #16]
    rh.nav_quat[0] = 1L<<30;
 800e382:	4b05      	ldr	r3, [pc, #20]	; (800e398 <inv_init_results_holder+0x4c>)
 800e384:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800e388:	601a      	str	r2, [r3, #0]
    rh.quat_confidence_interval = (float)M_PI;
 800e38a:	4b03      	ldr	r3, [pc, #12]	; (800e398 <inv_init_results_holder+0x4c>)
 800e38c:	4a03      	ldr	r2, [pc, #12]	; (800e39c <inv_init_results_holder+0x50>)
 800e38e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    return INV_SUCCESS;
 800e392:	2300      	movs	r3, #0
}
 800e394:	4618      	mov	r0, r3
 800e396:	bd80      	pop	{r7, pc}
 800e398:	20000eb8 	.word	0x20000eb8
 800e39c:	40490fdb 	.word	0x40490fdb

0800e3a0 <inv_enable_results_holder>:

/** Turns on storage of results.
*/
inv_error_t inv_enable_results_holder()
{
 800e3a0:	b580      	push	{r7, lr}
 800e3a2:	b082      	sub	sp, #8
 800e3a4:	af00      	add	r7, sp, #0
    inv_error_t result;
    result = inv_init_results_holder();
 800e3a6:	f7ff ffd1 	bl	800e34c <inv_init_results_holder>
 800e3aa:	6078      	str	r0, [r7, #4]
    if ( result ) {
 800e3ac:	687b      	ldr	r3, [r7, #4]
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d001      	beq.n	800e3b6 <inv_enable_results_holder+0x16>
        return result;
 800e3b2:	687b      	ldr	r3, [r7, #4]
 800e3b4:	e004      	b.n	800e3c0 <inv_enable_results_holder+0x20>
    }

    result = inv_register_mpl_start_notification(inv_start_results_holder);
 800e3b6:	4804      	ldr	r0, [pc, #16]	; (800e3c8 <inv_enable_results_holder+0x28>)
 800e3b8:	f000 f906 	bl	800e5c8 <inv_register_mpl_start_notification>
 800e3bc:	6078      	str	r0, [r7, #4]
    return result;
 800e3be:	687b      	ldr	r3, [r7, #4]
}
 800e3c0:	4618      	mov	r0, r3
 800e3c2:	3708      	adds	r7, #8
 800e3c4:	46bd      	mov	sp, r7
 800e3c6:	bd80      	pop	{r7, pc}
 800e3c8:	0800e331 	.word	0x0800e331

0800e3cc <inv_set_accel_bias_found>:
/** Sets whether we know the accel bias
 * @param[in] state Set to 1 if we know the accel bias. 
 *            Can be retrieved with inv_got_accel_bias()
 */
void inv_set_accel_bias_found(int state)
{
 800e3cc:	b480      	push	{r7}
 800e3ce:	b083      	sub	sp, #12
 800e3d0:	af00      	add	r7, sp, #0
 800e3d2:	6078      	str	r0, [r7, #4]
    rh.got_accel_bias = state;
 800e3d4:	4a03      	ldr	r2, [pc, #12]	; (800e3e4 <inv_set_accel_bias_found+0x18>)
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	6553      	str	r3, [r2, #84]	; 0x54
}
 800e3da:	bf00      	nop
 800e3dc:	370c      	adds	r7, #12
 800e3de:	46bd      	mov	sp, r7
 800e3e0:	bc80      	pop	{r7}
 800e3e2:	4770      	bx	lr
 800e3e4:	20000eb8 	.word	0x20000eb8

0800e3e8 <inv_got_compass_bias>:
/** Sets state of if we know the compass bias.
 * @return return 1 if we know the compass bias, 0 if not.
 *            it is set with inv_set_compass_bias_found()
 */
int inv_got_compass_bias()
{
 800e3e8:	b480      	push	{r7}
 800e3ea:	af00      	add	r7, sp, #0
    return rh.got_compass_bias;
 800e3ec:	4b02      	ldr	r3, [pc, #8]	; (800e3f8 <inv_got_compass_bias+0x10>)
 800e3ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
}
 800e3f0:	4618      	mov	r0, r3
 800e3f2:	46bd      	mov	sp, r7
 800e3f4:	bc80      	pop	{r7}
 800e3f6:	4770      	bx	lr
 800e3f8:	20000eb8 	.word	0x20000eb8

0800e3fc <inv_set_compass_bias_found>:
/** Sets whether we know the compass bias
 * @param[in] state Set to 1 if we know the compass bias. 
 *            Can be retrieved with inv_got_compass_bias()
 */
void inv_set_compass_bias_found(int state)
{
 800e3fc:	b480      	push	{r7}
 800e3fe:	b083      	sub	sp, #12
 800e400:	af00      	add	r7, sp, #0
 800e402:	6078      	str	r0, [r7, #4]
    rh.got_compass_bias = state;
 800e404:	4a03      	ldr	r2, [pc, #12]	; (800e414 <inv_set_compass_bias_found+0x18>)
 800e406:	687b      	ldr	r3, [r7, #4]
 800e408:	6713      	str	r3, [r2, #112]	; 0x70
}
 800e40a:	bf00      	nop
 800e40c:	370c      	adds	r7, #12
 800e40e:	46bd      	mov	sp, r7
 800e410:	bc80      	pop	{r7}
 800e412:	4770      	bx	lr
 800e414:	20000eb8 	.word	0x20000eb8

0800e418 <inv_set_compass_state>:

/** Sets the compass state.
 * @param[in] state Compass state. It can be retrieved with inv_get_compass_state().
 */
void inv_set_compass_state(int state)
{
 800e418:	b480      	push	{r7}
 800e41a:	b083      	sub	sp, #12
 800e41c:	af00      	add	r7, sp, #0
 800e41e:	6078      	str	r0, [r7, #4]
    rh.compass_state = state;
 800e420:	4a03      	ldr	r2, [pc, #12]	; (800e430 <inv_set_compass_state+0x18>)
 800e422:	687b      	ldr	r3, [r7, #4]
 800e424:	6793      	str	r3, [r2, #120]	; 0x78
}
 800e426:	bf00      	nop
 800e428:	370c      	adds	r7, #12
 800e42a:	46bd      	mov	sp, r7
 800e42c:	bc80      	pop	{r7}
 800e42e:	4770      	bx	lr
 800e430:	20000eb8 	.word	0x20000eb8

0800e434 <inv_get_compass_state>:

/** Get's the compass state
 * @return the compass state that was set with inv_set_compass_state()
 */
int inv_get_compass_state()
{
 800e434:	b480      	push	{r7}
 800e436:	af00      	add	r7, sp, #0
    return rh.compass_state;
 800e438:	4b02      	ldr	r3, [pc, #8]	; (800e444 <inv_get_compass_state+0x10>)
 800e43a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
}
 800e43c:	4618      	mov	r0, r3
 800e43e:	46bd      	mov	sp, r7
 800e440:	bc80      	pop	{r7}
 800e442:	4770      	bx	lr
 800e444:	20000eb8 	.word	0x20000eb8

0800e448 <inv_set_compass_bias_error>:
/** Set compass bias error. See inv_get_compass_bias_error()
 * @param[in] bias_error Set's how accurate we know the compass bias. It is the 
 * error squared.
 */
void inv_set_compass_bias_error(const long *bias_error)
{
 800e448:	b580      	push	{r7, lr}
 800e44a:	b082      	sub	sp, #8
 800e44c:	af00      	add	r7, sp, #0
 800e44e:	6078      	str	r0, [r7, #4]
    memcpy(rh.compass_bias_error, bias_error, sizeof(rh.compass_bias_error));
 800e450:	220c      	movs	r2, #12
 800e452:	6879      	ldr	r1, [r7, #4]
 800e454:	4803      	ldr	r0, [pc, #12]	; (800e464 <inv_set_compass_bias_error+0x1c>)
 800e456:	f006 fe48 	bl	80150ea <memcpy>
}
 800e45a:	bf00      	nop
 800e45c:	3708      	adds	r7, #8
 800e45e:	46bd      	mov	sp, r7
 800e460:	bd80      	pop	{r7, pc}
 800e462:	bf00      	nop
 800e464:	20000f10 	.word	0x20000f10

0800e468 <inv_get_linear_accel>:
 *                with gravity removed
 *  @return     INV_SUCCESS if successful
 *              INV_ERROR_INVALID_PARAMETER if invalid input pointer
 */
inv_error_t inv_get_linear_accel(long *data)
{
 800e468:	b580      	push	{r7, lr}
 800e46a:	b086      	sub	sp, #24
 800e46c:	af00      	add	r7, sp, #0
 800e46e:	6078      	str	r0, [r7, #4]
    long gravity[3];

    if (data != NULL)
 800e470:	687b      	ldr	r3, [r7, #4]
 800e472:	2b00      	cmp	r3, #0
 800e474:	d024      	beq.n	800e4c0 <inv_get_linear_accel+0x58>
    {
        inv_get_accel_set(data, NULL, NULL);
 800e476:	2200      	movs	r2, #0
 800e478:	2100      	movs	r1, #0
 800e47a:	6878      	ldr	r0, [r7, #4]
 800e47c:	f7fe fc58 	bl	800cd30 <inv_get_accel_set>
        inv_get_gravity(gravity);
 800e480:	f107 030c 	add.w	r3, r7, #12
 800e484:	4618      	mov	r0, r3
 800e486:	f7ff fe89 	bl	800e19c <inv_get_gravity>
        data[0] -= gravity[0] >> 14;
 800e48a:	687b      	ldr	r3, [r7, #4]
 800e48c:	681a      	ldr	r2, [r3, #0]
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	139b      	asrs	r3, r3, #14
 800e492:	1ad2      	subs	r2, r2, r3
 800e494:	687b      	ldr	r3, [r7, #4]
 800e496:	601a      	str	r2, [r3, #0]
        data[1] -= gravity[1] >> 14;
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	3304      	adds	r3, #4
 800e49c:	6819      	ldr	r1, [r3, #0]
 800e49e:	693b      	ldr	r3, [r7, #16]
 800e4a0:	139a      	asrs	r2, r3, #14
 800e4a2:	687b      	ldr	r3, [r7, #4]
 800e4a4:	3304      	adds	r3, #4
 800e4a6:	1a8a      	subs	r2, r1, r2
 800e4a8:	601a      	str	r2, [r3, #0]
        data[2] -= gravity[2] >> 14;
 800e4aa:	687b      	ldr	r3, [r7, #4]
 800e4ac:	3308      	adds	r3, #8
 800e4ae:	6819      	ldr	r1, [r3, #0]
 800e4b0:	697b      	ldr	r3, [r7, #20]
 800e4b2:	139a      	asrs	r2, r3, #14
 800e4b4:	687b      	ldr	r3, [r7, #4]
 800e4b6:	3308      	adds	r3, #8
 800e4b8:	1a8a      	subs	r2, r1, r2
 800e4ba:	601a      	str	r2, [r3, #0]
        return INV_SUCCESS;
 800e4bc:	2300      	movs	r3, #0
 800e4be:	e000      	b.n	800e4c2 <inv_get_linear_accel+0x5a>
    }
    else {
        return INV_ERROR_INVALID_PARAMETER;
 800e4c0:	2316      	movs	r3, #22
    }
}
 800e4c2:	4618      	mov	r0, r3
 800e4c4:	3718      	adds	r7, #24
 800e4c6:	46bd      	mov	sp, r7
 800e4c8:	bd80      	pop	{r7, pc}

0800e4ca <inv_get_linear_accel_float>:
 *  @param[out] data    3-element vector of linear aceel float data
 *  @return     INV_SUCCESS if successful
 *              INV_ERROR_INVALID_PARAMETER if invalid input pointer
 */
inv_error_t inv_get_linear_accel_float(float *data)
{
 800e4ca:	b590      	push	{r4, r7, lr}
 800e4cc:	b087      	sub	sp, #28
 800e4ce:	af00      	add	r7, sp, #0
 800e4d0:	6078      	str	r0, [r7, #4]
    long tdata[3];
    unsigned char i;

    if (data != NULL && !inv_get_linear_accel(tdata)) {
 800e4d2:	687b      	ldr	r3, [r7, #4]
 800e4d4:	2b00      	cmp	r3, #0
 800e4d6:	d026      	beq.n	800e526 <inv_get_linear_accel_float+0x5c>
 800e4d8:	f107 0308 	add.w	r3, r7, #8
 800e4dc:	4618      	mov	r0, r3
 800e4de:	f7ff ffc3 	bl	800e468 <inv_get_linear_accel>
 800e4e2:	4603      	mov	r3, r0
 800e4e4:	2b00      	cmp	r3, #0
 800e4e6:	d11e      	bne.n	800e526 <inv_get_linear_accel_float+0x5c>
        for (i = 0; i < 3; ++i) {
 800e4e8:	2300      	movs	r3, #0
 800e4ea:	75fb      	strb	r3, [r7, #23]
 800e4ec:	e016      	b.n	800e51c <inv_get_linear_accel_float+0x52>
            data[i] = ((float)tdata[i] / (1L << 16));
 800e4ee:	7dfb      	ldrb	r3, [r7, #23]
 800e4f0:	009b      	lsls	r3, r3, #2
 800e4f2:	f107 0218 	add.w	r2, r7, #24
 800e4f6:	4413      	add	r3, r2
 800e4f8:	f853 3c10 	ldr.w	r3, [r3, #-16]
 800e4fc:	4618      	mov	r0, r3
 800e4fe:	f7f8 fa39 	bl	8006974 <__aeabi_i2f>
 800e502:	7dfb      	ldrb	r3, [r7, #23]
 800e504:	009b      	lsls	r3, r3, #2
 800e506:	687a      	ldr	r2, [r7, #4]
 800e508:	18d4      	adds	r4, r2, r3
 800e50a:	f04f 418f 	mov.w	r1, #1199570944	; 0x47800000
 800e50e:	f7f8 fb39 	bl	8006b84 <__aeabi_fdiv>
 800e512:	4603      	mov	r3, r0
 800e514:	6023      	str	r3, [r4, #0]
        for (i = 0; i < 3; ++i) {
 800e516:	7dfb      	ldrb	r3, [r7, #23]
 800e518:	3301      	adds	r3, #1
 800e51a:	75fb      	strb	r3, [r7, #23]
 800e51c:	7dfb      	ldrb	r3, [r7, #23]
 800e51e:	2b02      	cmp	r3, #2
 800e520:	d9e5      	bls.n	800e4ee <inv_get_linear_accel_float+0x24>
        }
        return INV_SUCCESS;
 800e522:	2300      	movs	r3, #0
 800e524:	e000      	b.n	800e528 <inv_get_linear_accel_float+0x5e>
    }
    else {
        return INV_ERROR_INVALID_PARAMETER;
 800e526:	2316      	movs	r3, #22
    }
}
 800e528:	4618      	mov	r0, r3
 800e52a:	371c      	adds	r7, #28
 800e52c:	46bd      	mov	sp, r7
 800e52e:	bd90      	pop	{r4, r7, pc}

0800e530 <inv_init_start_manager>:

/** Initilize the start manager. Typically called by inv_start_mpl();
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_init_start_manager(void)
{
 800e530:	b580      	push	{r7, lr}
 800e532:	af00      	add	r7, sp, #0
    memset(&inv_start_cb, 0, sizeof(inv_start_cb));
 800e534:	2254      	movs	r2, #84	; 0x54
 800e536:	2100      	movs	r1, #0
 800e538:	4802      	ldr	r0, [pc, #8]	; (800e544 <inv_init_start_manager+0x14>)
 800e53a:	f006 fdfe 	bl	801513a <memset>
    return INV_SUCCESS;
 800e53e:	2300      	movs	r3, #0
}
 800e540:	4618      	mov	r0, r3
 800e542:	bd80      	pop	{r7, pc}
 800e544:	20000f40 	.word	0x20000f40

0800e548 <inv_unregister_mpl_start_notification>:
/** Removes a callback from start notification
* @param[in] start_cb function to remove from start notification
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_unregister_mpl_start_notification(inv_error_t (*start_cb)(void))
{
 800e548:	b580      	push	{r7, lr}
 800e54a:	b084      	sub	sp, #16
 800e54c:	af00      	add	r7, sp, #0
 800e54e:	6078      	str	r0, [r7, #4]
    int kk;

    for (kk=0; kk<inv_start_cb.num_cb; ++kk) {
 800e550:	2300      	movs	r3, #0
 800e552:	60fb      	str	r3, [r7, #12]
 800e554:	e02b      	b.n	800e5ae <inv_unregister_mpl_start_notification+0x66>
        if (inv_start_cb.start_cb[kk] == start_cb) {
 800e556:	4a1b      	ldr	r2, [pc, #108]	; (800e5c4 <inv_unregister_mpl_start_notification+0x7c>)
 800e558:	68fb      	ldr	r3, [r7, #12]
 800e55a:	009b      	lsls	r3, r3, #2
 800e55c:	4413      	add	r3, r2
 800e55e:	685b      	ldr	r3, [r3, #4]
 800e560:	687a      	ldr	r2, [r7, #4]
 800e562:	429a      	cmp	r2, r3
 800e564:	d120      	bne.n	800e5a8 <inv_unregister_mpl_start_notification+0x60>
            // Found the match
            if (kk != (inv_start_cb.num_cb-1)) {
 800e566:	4b17      	ldr	r3, [pc, #92]	; (800e5c4 <inv_unregister_mpl_start_notification+0x7c>)
 800e568:	681b      	ldr	r3, [r3, #0]
 800e56a:	3b01      	subs	r3, #1
 800e56c:	68fa      	ldr	r2, [r7, #12]
 800e56e:	429a      	cmp	r2, r3
 800e570:	d013      	beq.n	800e59a <inv_unregister_mpl_start_notification+0x52>
                memmove(&inv_start_cb.start_cb[kk],
 800e572:	68fb      	ldr	r3, [r7, #12]
 800e574:	009b      	lsls	r3, r3, #2
 800e576:	4a13      	ldr	r2, [pc, #76]	; (800e5c4 <inv_unregister_mpl_start_notification+0x7c>)
 800e578:	4413      	add	r3, r2
 800e57a:	1d18      	adds	r0, r3, #4
                    &inv_start_cb.start_cb[kk+1],
 800e57c:	68fb      	ldr	r3, [r7, #12]
 800e57e:	3301      	adds	r3, #1
 800e580:	009b      	lsls	r3, r3, #2
 800e582:	4a10      	ldr	r2, [pc, #64]	; (800e5c4 <inv_unregister_mpl_start_notification+0x7c>)
 800e584:	4413      	add	r3, r2
 800e586:	1d19      	adds	r1, r3, #4
                    (inv_start_cb.num_cb-kk-1)*sizeof(inv_start_cb_func));
 800e588:	4b0e      	ldr	r3, [pc, #56]	; (800e5c4 <inv_unregister_mpl_start_notification+0x7c>)
 800e58a:	681a      	ldr	r2, [r3, #0]
 800e58c:	68fb      	ldr	r3, [r7, #12]
 800e58e:	1ad3      	subs	r3, r2, r3
 800e590:	3b01      	subs	r3, #1
                memmove(&inv_start_cb.start_cb[kk],
 800e592:	009b      	lsls	r3, r3, #2
 800e594:	461a      	mov	r2, r3
 800e596:	f006 fdb6 	bl	8015106 <memmove>
            }
            inv_start_cb.num_cb--;
 800e59a:	4b0a      	ldr	r3, [pc, #40]	; (800e5c4 <inv_unregister_mpl_start_notification+0x7c>)
 800e59c:	681b      	ldr	r3, [r3, #0]
 800e59e:	3b01      	subs	r3, #1
 800e5a0:	4a08      	ldr	r2, [pc, #32]	; (800e5c4 <inv_unregister_mpl_start_notification+0x7c>)
 800e5a2:	6013      	str	r3, [r2, #0]
            return INV_SUCCESS;
 800e5a4:	2300      	movs	r3, #0
 800e5a6:	e008      	b.n	800e5ba <inv_unregister_mpl_start_notification+0x72>
    for (kk=0; kk<inv_start_cb.num_cb; ++kk) {
 800e5a8:	68fb      	ldr	r3, [r7, #12]
 800e5aa:	3301      	adds	r3, #1
 800e5ac:	60fb      	str	r3, [r7, #12]
 800e5ae:	4b05      	ldr	r3, [pc, #20]	; (800e5c4 <inv_unregister_mpl_start_notification+0x7c>)
 800e5b0:	681b      	ldr	r3, [r3, #0]
 800e5b2:	68fa      	ldr	r2, [r7, #12]
 800e5b4:	429a      	cmp	r2, r3
 800e5b6:	dbce      	blt.n	800e556 <inv_unregister_mpl_start_notification+0xe>
        }
    }
    return INV_ERROR_INVALID_PARAMETER;
 800e5b8:	2316      	movs	r3, #22
}
 800e5ba:	4618      	mov	r0, r3
 800e5bc:	3710      	adds	r7, #16
 800e5be:	46bd      	mov	sp, r7
 800e5c0:	bd80      	pop	{r7, pc}
 800e5c2:	bf00      	nop
 800e5c4:	20000f40 	.word	0x20000f40

0800e5c8 <inv_register_mpl_start_notification>:
* @param[in] start_cb Function callback that will be called when inv_start_mpl() is
*            called.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_register_mpl_start_notification(inv_error_t (*start_cb)(void))
{
 800e5c8:	b480      	push	{r7}
 800e5ca:	b083      	sub	sp, #12
 800e5cc:	af00      	add	r7, sp, #0
 800e5ce:	6078      	str	r0, [r7, #4]
    if (inv_start_cb.num_cb >= INV_MAX_START_CB)
 800e5d0:	4b0b      	ldr	r3, [pc, #44]	; (800e600 <inv_register_mpl_start_notification+0x38>)
 800e5d2:	681b      	ldr	r3, [r3, #0]
 800e5d4:	2b13      	cmp	r3, #19
 800e5d6:	dd01      	ble.n	800e5dc <inv_register_mpl_start_notification+0x14>
        return INV_ERROR_INVALID_PARAMETER;
 800e5d8:	2316      	movs	r3, #22
 800e5da:	e00c      	b.n	800e5f6 <inv_register_mpl_start_notification+0x2e>

    inv_start_cb.start_cb[inv_start_cb.num_cb] = start_cb;
 800e5dc:	4b08      	ldr	r3, [pc, #32]	; (800e600 <inv_register_mpl_start_notification+0x38>)
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	4a07      	ldr	r2, [pc, #28]	; (800e600 <inv_register_mpl_start_notification+0x38>)
 800e5e2:	009b      	lsls	r3, r3, #2
 800e5e4:	4413      	add	r3, r2
 800e5e6:	687a      	ldr	r2, [r7, #4]
 800e5e8:	605a      	str	r2, [r3, #4]
    inv_start_cb.num_cb++;
 800e5ea:	4b05      	ldr	r3, [pc, #20]	; (800e600 <inv_register_mpl_start_notification+0x38>)
 800e5ec:	681b      	ldr	r3, [r3, #0]
 800e5ee:	3301      	adds	r3, #1
 800e5f0:	4a03      	ldr	r2, [pc, #12]	; (800e600 <inv_register_mpl_start_notification+0x38>)
 800e5f2:	6013      	str	r3, [r2, #0]
    return INV_SUCCESS;
 800e5f4:	2300      	movs	r3, #0
}
 800e5f6:	4618      	mov	r0, r3
 800e5f8:	370c      	adds	r7, #12
 800e5fa:	46bd      	mov	sp, r7
 800e5fc:	bc80      	pop	{r7}
 800e5fe:	4770      	bx	lr
 800e600:	20000f40 	.word	0x20000f40

0800e604 <inv_execute_mpl_start_notification>:
/** Callback all the functions that want to be notified when inv_start_mpl() was
* called.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_execute_mpl_start_notification(void)
{
 800e604:	b580      	push	{r7, lr}
 800e606:	b084      	sub	sp, #16
 800e608:	af00      	add	r7, sp, #0
    inv_error_t result,first_error;
    int kk;

    first_error = INV_SUCCESS;
 800e60a:	2300      	movs	r3, #0
 800e60c:	60fb      	str	r3, [r7, #12]

    for (kk = 0; kk < inv_start_cb.num_cb; ++kk) {
 800e60e:	2300      	movs	r3, #0
 800e610:	60bb      	str	r3, [r7, #8]
 800e612:	e011      	b.n	800e638 <inv_execute_mpl_start_notification+0x34>
        result = inv_start_cb.start_cb[kk]();
 800e614:	4a0d      	ldr	r2, [pc, #52]	; (800e64c <inv_execute_mpl_start_notification+0x48>)
 800e616:	68bb      	ldr	r3, [r7, #8]
 800e618:	009b      	lsls	r3, r3, #2
 800e61a:	4413      	add	r3, r2
 800e61c:	685b      	ldr	r3, [r3, #4]
 800e61e:	4798      	blx	r3
 800e620:	6078      	str	r0, [r7, #4]
        if (result && (first_error == INV_SUCCESS)) {
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	2b00      	cmp	r3, #0
 800e626:	d004      	beq.n	800e632 <inv_execute_mpl_start_notification+0x2e>
 800e628:	68fb      	ldr	r3, [r7, #12]
 800e62a:	2b00      	cmp	r3, #0
 800e62c:	d101      	bne.n	800e632 <inv_execute_mpl_start_notification+0x2e>
            first_error = result;
 800e62e:	687b      	ldr	r3, [r7, #4]
 800e630:	60fb      	str	r3, [r7, #12]
    for (kk = 0; kk < inv_start_cb.num_cb; ++kk) {
 800e632:	68bb      	ldr	r3, [r7, #8]
 800e634:	3301      	adds	r3, #1
 800e636:	60bb      	str	r3, [r7, #8]
 800e638:	4b04      	ldr	r3, [pc, #16]	; (800e64c <inv_execute_mpl_start_notification+0x48>)
 800e63a:	681b      	ldr	r3, [r3, #0]
 800e63c:	68ba      	ldr	r2, [r7, #8]
 800e63e:	429a      	cmp	r2, r3
 800e640:	dbe8      	blt.n	800e614 <inv_execute_mpl_start_notification+0x10>
        }
    }
    return first_error;
 800e642:	68fb      	ldr	r3, [r7, #12]
}
 800e644:	4618      	mov	r0, r3
 800e646:	3710      	adds	r7, #16
 800e648:	46bd      	mov	sp, r7
 800e64a:	bd80      	pop	{r7, pc}
 800e64c:	20000f40 	.word	0x20000f40

0800e650 <inv_init_storage_manager>:
static struct data_storage_t ds;

/** Should be called once before using any of the storage methods. Typically
* called first by inv_init_mpl().*/
void inv_init_storage_manager()
{
 800e650:	b580      	push	{r7, lr}
 800e652:	af00      	add	r7, sp, #0
    memset(&ds, 0, sizeof(ds));
 800e654:	f44f 72cc 	mov.w	r2, #408	; 0x198
 800e658:	2100      	movs	r1, #0
 800e65a:	4804      	ldr	r0, [pc, #16]	; (800e66c <inv_init_storage_manager+0x1c>)
 800e65c:	f006 fd6d 	bl	801513a <memset>
    ds.total_size = sizeof(struct data_header_t);
 800e660:	4b02      	ldr	r3, [pc, #8]	; (800e66c <inv_init_storage_manager+0x1c>)
 800e662:	220c      	movs	r2, #12
 800e664:	605a      	str	r2, [r3, #4]
}
 800e666:	bf00      	nop
 800e668:	bd80      	pop	{r7, pc}
 800e66a:	bf00      	nop
 800e66c:	20000f94 	.word	0x20000f94

0800e670 <inv_register_load_store>:
*                    The key should change when your type of data for storage changes.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_register_load_store(inv_error_t (*load_func)(const unsigned char *data),
                                    inv_error_t (*save_func)(unsigned char *data), size_t size, unsigned int key)
{
 800e670:	b480      	push	{r7}
 800e672:	b087      	sub	sp, #28
 800e674:	af00      	add	r7, sp, #0
 800e676:	60f8      	str	r0, [r7, #12]
 800e678:	60b9      	str	r1, [r7, #8]
 800e67a:	607a      	str	r2, [r7, #4]
 800e67c:	603b      	str	r3, [r7, #0]
    int kk;
    // Check if this has been registered already
    for (kk=0; kk<ds.num; ++kk) {
 800e67e:	2300      	movs	r3, #0
 800e680:	617b      	str	r3, [r7, #20]
 800e682:	e010      	b.n	800e6a6 <inv_register_load_store+0x36>
        if (key == ds.hd[kk].key) {
 800e684:	4928      	ldr	r1, [pc, #160]	; (800e728 <inv_register_load_store+0xb8>)
 800e686:	697a      	ldr	r2, [r7, #20]
 800e688:	4613      	mov	r3, r2
 800e68a:	005b      	lsls	r3, r3, #1
 800e68c:	4413      	add	r3, r2
 800e68e:	009b      	lsls	r3, r3, #2
 800e690:	440b      	add	r3, r1
 800e692:	33b0      	adds	r3, #176	; 0xb0
 800e694:	681b      	ldr	r3, [r3, #0]
 800e696:	683a      	ldr	r2, [r7, #0]
 800e698:	429a      	cmp	r2, r3
 800e69a:	d101      	bne.n	800e6a0 <inv_register_load_store+0x30>
            return INV_ERROR_INVALID_PARAMETER;
 800e69c:	2316      	movs	r3, #22
 800e69e:	e03e      	b.n	800e71e <inv_register_load_store+0xae>
    for (kk=0; kk<ds.num; ++kk) {
 800e6a0:	697b      	ldr	r3, [r7, #20]
 800e6a2:	3301      	adds	r3, #1
 800e6a4:	617b      	str	r3, [r7, #20]
 800e6a6:	4b20      	ldr	r3, [pc, #128]	; (800e728 <inv_register_load_store+0xb8>)
 800e6a8:	681b      	ldr	r3, [r3, #0]
 800e6aa:	697a      	ldr	r2, [r7, #20]
 800e6ac:	429a      	cmp	r2, r3
 800e6ae:	dbe9      	blt.n	800e684 <inv_register_load_store+0x14>
        }
    }
    // Make sure there is room
    if (ds.num >= NUM_STORAGE_BOXES) {
 800e6b0:	4b1d      	ldr	r3, [pc, #116]	; (800e728 <inv_register_load_store+0xb8>)
 800e6b2:	681b      	ldr	r3, [r3, #0]
 800e6b4:	2b13      	cmp	r3, #19
 800e6b6:	dd01      	ble.n	800e6bc <inv_register_load_store+0x4c>
        return INV_ERROR_INVALID_PARAMETER;
 800e6b8:	2316      	movs	r3, #22
 800e6ba:	e030      	b.n	800e71e <inv_register_load_store+0xae>
    }
    // Add to list
    ds.hd[ds.num].key = key;
 800e6bc:	4b1a      	ldr	r3, [pc, #104]	; (800e728 <inv_register_load_store+0xb8>)
 800e6be:	681a      	ldr	r2, [r3, #0]
 800e6c0:	4919      	ldr	r1, [pc, #100]	; (800e728 <inv_register_load_store+0xb8>)
 800e6c2:	4613      	mov	r3, r2
 800e6c4:	005b      	lsls	r3, r3, #1
 800e6c6:	4413      	add	r3, r2
 800e6c8:	009b      	lsls	r3, r3, #2
 800e6ca:	440b      	add	r3, r1
 800e6cc:	33b0      	adds	r3, #176	; 0xb0
 800e6ce:	683a      	ldr	r2, [r7, #0]
 800e6d0:	601a      	str	r2, [r3, #0]
    ds.hd[ds.num].size = size;
 800e6d2:	4b15      	ldr	r3, [pc, #84]	; (800e728 <inv_register_load_store+0xb8>)
 800e6d4:	681a      	ldr	r2, [r3, #0]
 800e6d6:	6879      	ldr	r1, [r7, #4]
 800e6d8:	4813      	ldr	r0, [pc, #76]	; (800e728 <inv_register_load_store+0xb8>)
 800e6da:	4613      	mov	r3, r2
 800e6dc:	005b      	lsls	r3, r3, #1
 800e6de:	4413      	add	r3, r2
 800e6e0:	009b      	lsls	r3, r3, #2
 800e6e2:	4403      	add	r3, r0
 800e6e4:	33a8      	adds	r3, #168	; 0xa8
 800e6e6:	6019      	str	r1, [r3, #0]
    ds.load[ds.num] = load_func;
 800e6e8:	4b0f      	ldr	r3, [pc, #60]	; (800e728 <inv_register_load_store+0xb8>)
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	490e      	ldr	r1, [pc, #56]	; (800e728 <inv_register_load_store+0xb8>)
 800e6ee:	3302      	adds	r3, #2
 800e6f0:	68fa      	ldr	r2, [r7, #12]
 800e6f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    ds.save[ds.num] = save_func;
 800e6f6:	4b0c      	ldr	r3, [pc, #48]	; (800e728 <inv_register_load_store+0xb8>)
 800e6f8:	681b      	ldr	r3, [r3, #0]
 800e6fa:	490b      	ldr	r1, [pc, #44]	; (800e728 <inv_register_load_store+0xb8>)
 800e6fc:	3316      	adds	r3, #22
 800e6fe:	68ba      	ldr	r2, [r7, #8]
 800e700:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    ds.total_size += size + sizeof(struct data_header_t);
 800e704:	4b08      	ldr	r3, [pc, #32]	; (800e728 <inv_register_load_store+0xb8>)
 800e706:	685a      	ldr	r2, [r3, #4]
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	4413      	add	r3, r2
 800e70c:	330c      	adds	r3, #12
 800e70e:	4a06      	ldr	r2, [pc, #24]	; (800e728 <inv_register_load_store+0xb8>)
 800e710:	6053      	str	r3, [r2, #4]
    ds.num++;
 800e712:	4b05      	ldr	r3, [pc, #20]	; (800e728 <inv_register_load_store+0xb8>)
 800e714:	681b      	ldr	r3, [r3, #0]
 800e716:	3301      	adds	r3, #1
 800e718:	4a03      	ldr	r2, [pc, #12]	; (800e728 <inv_register_load_store+0xb8>)
 800e71a:	6013      	str	r3, [r2, #0]

    return INV_SUCCESS;
 800e71c:	2300      	movs	r3, #0
}
 800e71e:	4618      	mov	r0, r3
 800e720:	371c      	adds	r7, #28
 800e722:	46bd      	mov	sp, r7
 800e724:	bc80      	pop	{r7}
 800e726:	4770      	bx	lr
 800e728:	20000f94 	.word	0x20000f94

0800e72c <inv_get_mpl_state_size>:
/** Returns the memory size needed to perform a store
* @param[out] size Size in bytes of memory needed to store.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_get_mpl_state_size(size_t *size)
{
 800e72c:	b480      	push	{r7}
 800e72e:	b083      	sub	sp, #12
 800e730:	af00      	add	r7, sp, #0
 800e732:	6078      	str	r0, [r7, #4]
    *size = ds.total_size;
 800e734:	4b04      	ldr	r3, [pc, #16]	; (800e748 <inv_get_mpl_state_size+0x1c>)
 800e736:	685a      	ldr	r2, [r3, #4]
 800e738:	687b      	ldr	r3, [r7, #4]
 800e73a:	601a      	str	r2, [r3, #0]
    return INV_SUCCESS;
 800e73c:	2300      	movs	r3, #0
}
 800e73e:	4618      	mov	r0, r3
 800e740:	370c      	adds	r7, #12
 800e742:	46bd      	mov	sp, r7
 800e744:	bc80      	pop	{r7}
 800e746:	4770      	bx	lr
 800e748:	20000f94 	.word	0x20000f94

0800e74c <inv_find_entry>:
/** @internal
 * Finds key in ds.hd[] array and returns location
 * @return location where key exists in array, -1 if not found.
 */
static int inv_find_entry(unsigned int key)
{
 800e74c:	b480      	push	{r7}
 800e74e:	b085      	sub	sp, #20
 800e750:	af00      	add	r7, sp, #0
 800e752:	6078      	str	r0, [r7, #4]
    int kk;
    for (kk=0; kk<ds.num; ++kk) {
 800e754:	2300      	movs	r3, #0
 800e756:	60fb      	str	r3, [r7, #12]
 800e758:	e010      	b.n	800e77c <inv_find_entry+0x30>
        if (key == ds.hd[kk].key) {
 800e75a:	490e      	ldr	r1, [pc, #56]	; (800e794 <inv_find_entry+0x48>)
 800e75c:	68fa      	ldr	r2, [r7, #12]
 800e75e:	4613      	mov	r3, r2
 800e760:	005b      	lsls	r3, r3, #1
 800e762:	4413      	add	r3, r2
 800e764:	009b      	lsls	r3, r3, #2
 800e766:	440b      	add	r3, r1
 800e768:	33b0      	adds	r3, #176	; 0xb0
 800e76a:	681b      	ldr	r3, [r3, #0]
 800e76c:	687a      	ldr	r2, [r7, #4]
 800e76e:	429a      	cmp	r2, r3
 800e770:	d101      	bne.n	800e776 <inv_find_entry+0x2a>
            return kk;
 800e772:	68fb      	ldr	r3, [r7, #12]
 800e774:	e009      	b.n	800e78a <inv_find_entry+0x3e>
    for (kk=0; kk<ds.num; ++kk) {
 800e776:	68fb      	ldr	r3, [r7, #12]
 800e778:	3301      	adds	r3, #1
 800e77a:	60fb      	str	r3, [r7, #12]
 800e77c:	4b05      	ldr	r3, [pc, #20]	; (800e794 <inv_find_entry+0x48>)
 800e77e:	681b      	ldr	r3, [r3, #0]
 800e780:	68fa      	ldr	r2, [r7, #12]
 800e782:	429a      	cmp	r2, r3
 800e784:	dbe9      	blt.n	800e75a <inv_find_entry+0xe>
        }
    }
    return -1;
 800e786:	f04f 33ff 	mov.w	r3, #4294967295
}
 800e78a:	4618      	mov	r0, r3
 800e78c:	3714      	adds	r7, #20
 800e78e:	46bd      	mov	sp, r7
 800e790:	bc80      	pop	{r7}
 800e792:	4770      	bx	lr
 800e794:	20000f94 	.word	0x20000f94

0800e798 <inv_load_mpl_states>:
* @param[in] data Data that was saved to be loaded up by MPL
* @param[in] length Length of data vector in bytes
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_load_mpl_states(const unsigned char *data, size_t length)
{
 800e798:	b580      	push	{r7, lr}
 800e79a:	b086      	sub	sp, #24
 800e79c:	af00      	add	r7, sp, #0
 800e79e:	6078      	str	r0, [r7, #4]
 800e7a0:	6039      	str	r1, [r7, #0]
    struct data_header_t *hd;
    int entry;
    uint32_t checksum;
    long len;

    len = length; // Important so we get negative numbers
 800e7a2:	683b      	ldr	r3, [r7, #0]
 800e7a4:	617b      	str	r3, [r7, #20]
    if (len < sizeof(struct data_header_t)){
 800e7a6:	697b      	ldr	r3, [r7, #20]
 800e7a8:	2b0b      	cmp	r3, #11
 800e7aa:	d801      	bhi.n	800e7b0 <inv_load_mpl_states+0x18>
//    	printf("load mpl state error:np data.\r\n");
        return INV_ERROR_CALIBRATION_LOAD;	// No data
 800e7ac:	236b      	movs	r3, #107	; 0x6b
 800e7ae:	e070      	b.n	800e892 <inv_load_mpl_states+0xfa>
    }
    hd = (struct data_header_t *)data;
 800e7b0:	687b      	ldr	r3, [r7, #4]
 800e7b2:	613b      	str	r3, [r7, #16]
    if (hd->key != DEFAULT_KEY){
 800e7b4:	693b      	ldr	r3, [r7, #16]
 800e7b6:	689b      	ldr	r3, [r3, #8]
 800e7b8:	f247 32f1 	movw	r2, #29681	; 0x73f1
 800e7bc:	4293      	cmp	r3, r2
 800e7be:	d001      	beq.n	800e7c4 <inv_load_mpl_states+0x2c>
//    	printf("load mpl state error:key changed.\r\n");
        return INV_ERROR_CALIBRATION_LOAD;	// Key changed or data corruption
 800e7c0:	236b      	movs	r3, #107	; 0x6b
 800e7c2:	e066      	b.n	800e892 <inv_load_mpl_states+0xfa>
    }
    len = MIN(hd->size, len);
 800e7c4:	693b      	ldr	r3, [r7, #16]
 800e7c6:	681b      	ldr	r3, [r3, #0]
 800e7c8:	697a      	ldr	r2, [r7, #20]
 800e7ca:	4293      	cmp	r3, r2
 800e7cc:	bfa8      	it	ge
 800e7ce:	4613      	movge	r3, r2
 800e7d0:	617b      	str	r3, [r7, #20]
    len = hd->size;
 800e7d2:	693b      	ldr	r3, [r7, #16]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	617b      	str	r3, [r7, #20]
    len -= sizeof(struct data_header_t);
 800e7d8:	697b      	ldr	r3, [r7, #20]
 800e7da:	3b0c      	subs	r3, #12
 800e7dc:	617b      	str	r3, [r7, #20]
    data += sizeof(struct data_header_t);
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	330c      	adds	r3, #12
 800e7e2:	607b      	str	r3, [r7, #4]
    checksum = inv_checksum(data, len);
 800e7e4:	6979      	ldr	r1, [r7, #20]
 800e7e6:	6878      	ldr	r0, [r7, #4]
 800e7e8:	f7ff fa8d 	bl	800dd06 <inv_checksum>
 800e7ec:	60f8      	str	r0, [r7, #12]
    if (checksum != hd->checksum){
 800e7ee:	693b      	ldr	r3, [r7, #16]
 800e7f0:	685b      	ldr	r3, [r3, #4]
 800e7f2:	68fa      	ldr	r2, [r7, #12]
 800e7f4:	429a      	cmp	r2, r3
 800e7f6:	d048      	beq.n	800e88a <inv_load_mpl_states+0xf2>
//    	printf("load mpl state error:data corruption.\r\n");
        return INV_ERROR_CALIBRATION_LOAD;	// Data corruption
 800e7f8:	236b      	movs	r3, #107	; 0x6b
 800e7fa:	e04a      	b.n	800e892 <inv_load_mpl_states+0xfa>
    }

    while (len > (long)sizeof(struct data_header_t)) {
        hd = (struct data_header_t *)data;
 800e7fc:	687b      	ldr	r3, [r7, #4]
 800e7fe:	613b      	str	r3, [r7, #16]
        entry = inv_find_entry(hd->key);
 800e800:	693b      	ldr	r3, [r7, #16]
 800e802:	689b      	ldr	r3, [r3, #8]
 800e804:	4618      	mov	r0, r3
 800e806:	f7ff ffa1 	bl	800e74c <inv_find_entry>
 800e80a:	60b8      	str	r0, [r7, #8]
        data += sizeof(struct data_header_t);
 800e80c:	687b      	ldr	r3, [r7, #4]
 800e80e:	330c      	adds	r3, #12
 800e810:	607b      	str	r3, [r7, #4]
        len -= sizeof(struct data_header_t);
 800e812:	697b      	ldr	r3, [r7, #20]
 800e814:	3b0c      	subs	r3, #12
 800e816:	617b      	str	r3, [r7, #20]
        if (entry >= 0 && len >= hd->size) {
 800e818:	68bb      	ldr	r3, [r7, #8]
 800e81a:	2b00      	cmp	r3, #0
 800e81c:	db27      	blt.n	800e86e <inv_load_mpl_states+0xd6>
 800e81e:	693b      	ldr	r3, [r7, #16]
 800e820:	681b      	ldr	r3, [r3, #0]
 800e822:	697a      	ldr	r2, [r7, #20]
 800e824:	429a      	cmp	r2, r3
 800e826:	db22      	blt.n	800e86e <inv_load_mpl_states+0xd6>
            if (hd->size == ds.hd[entry].size) {
 800e828:	693b      	ldr	r3, [r7, #16]
 800e82a:	6819      	ldr	r1, [r3, #0]
 800e82c:	481b      	ldr	r0, [pc, #108]	; (800e89c <inv_load_mpl_states+0x104>)
 800e82e:	68ba      	ldr	r2, [r7, #8]
 800e830:	4613      	mov	r3, r2
 800e832:	005b      	lsls	r3, r3, #1
 800e834:	4413      	add	r3, r2
 800e836:	009b      	lsls	r3, r3, #2
 800e838:	4403      	add	r3, r0
 800e83a:	33a8      	adds	r3, #168	; 0xa8
 800e83c:	681b      	ldr	r3, [r3, #0]
 800e83e:	4299      	cmp	r1, r3
 800e840:	d115      	bne.n	800e86e <inv_load_mpl_states+0xd6>
                checksum = inv_checksum(data, hd->size);
 800e842:	693b      	ldr	r3, [r7, #16]
 800e844:	681b      	ldr	r3, [r3, #0]
 800e846:	4619      	mov	r1, r3
 800e848:	6878      	ldr	r0, [r7, #4]
 800e84a:	f7ff fa5c 	bl	800dd06 <inv_checksum>
 800e84e:	60f8      	str	r0, [r7, #12]
                if (checksum == hd->checksum) {
 800e850:	693b      	ldr	r3, [r7, #16]
 800e852:	685b      	ldr	r3, [r3, #4]
 800e854:	68fa      	ldr	r2, [r7, #12]
 800e856:	429a      	cmp	r2, r3
 800e858:	d107      	bne.n	800e86a <inv_load_mpl_states+0xd2>
                    ds.load[entry](data);
 800e85a:	4a10      	ldr	r2, [pc, #64]	; (800e89c <inv_load_mpl_states+0x104>)
 800e85c:	68bb      	ldr	r3, [r7, #8]
 800e85e:	3302      	adds	r3, #2
 800e860:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e864:	6878      	ldr	r0, [r7, #4]
 800e866:	4798      	blx	r3
 800e868:	e001      	b.n	800e86e <inv_load_mpl_states+0xd6>
                } else {
//                	printf("load mpl state error.\r\n");
                    return INV_ERROR_CALIBRATION_LOAD;
 800e86a:	236b      	movs	r3, #107	; 0x6b
 800e86c:	e011      	b.n	800e892 <inv_load_mpl_states+0xfa>
                }
            }
        }
        len -= hd->size;
 800e86e:	693b      	ldr	r3, [r7, #16]
 800e870:	681b      	ldr	r3, [r3, #0]
 800e872:	697a      	ldr	r2, [r7, #20]
 800e874:	1ad3      	subs	r3, r2, r3
 800e876:	617b      	str	r3, [r7, #20]
        if (len >= 0)
 800e878:	697b      	ldr	r3, [r7, #20]
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	db05      	blt.n	800e88a <inv_load_mpl_states+0xf2>
            data = data + hd->size;
 800e87e:	693b      	ldr	r3, [r7, #16]
 800e880:	681b      	ldr	r3, [r3, #0]
 800e882:	461a      	mov	r2, r3
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	4413      	add	r3, r2
 800e888:	607b      	str	r3, [r7, #4]
    while (len > (long)sizeof(struct data_header_t)) {
 800e88a:	697b      	ldr	r3, [r7, #20]
 800e88c:	2b0c      	cmp	r3, #12
 800e88e:	dcb5      	bgt.n	800e7fc <inv_load_mpl_states+0x64>
    }

    return INV_SUCCESS;
 800e890:	2300      	movs	r3, #0
}
 800e892:	4618      	mov	r0, r3
 800e894:	3718      	adds	r7, #24
 800e896:	46bd      	mov	sp, r7
 800e898:	bd80      	pop	{r7, pc}
 800e89a:	bf00      	nop
 800e89c:	20000f94 	.word	0x20000f94

0800e8a0 <inv_save_mpl_states>:
*                  returned by inv_get_mpl_state_size()
* @param[in] sz Size of data.
* @return Returns INV_SUCCESS if successful or an error code if not.
*/
inv_error_t inv_save_mpl_states(unsigned char *data, size_t sz)
{
 800e8a0:	b580      	push	{r7, lr}
 800e8a2:	b086      	sub	sp, #24
 800e8a4:	af00      	add	r7, sp, #0
 800e8a6:	6078      	str	r0, [r7, #4]
 800e8a8:	6039      	str	r1, [r7, #0]
    unsigned char *cur;
    int kk;
    struct data_header_t *hd;

    if (sz >= ds.total_size) {
 800e8aa:	4b39      	ldr	r3, [pc, #228]	; (800e990 <inv_save_mpl_states+0xf0>)
 800e8ac:	685b      	ldr	r3, [r3, #4]
 800e8ae:	683a      	ldr	r2, [r7, #0]
 800e8b0:	429a      	cmp	r2, r3
 800e8b2:	d34d      	bcc.n	800e950 <inv_save_mpl_states+0xb0>
//    	printf("start to save mpl states.\r\n");
        cur = data + sizeof(struct data_header_t);
 800e8b4:	687b      	ldr	r3, [r7, #4]
 800e8b6:	330c      	adds	r3, #12
 800e8b8:	617b      	str	r3, [r7, #20]
        for (kk = 0; kk < ds.num; ++kk) {
 800e8ba:	2300      	movs	r3, #0
 800e8bc:	613b      	str	r3, [r7, #16]
 800e8be:	e041      	b.n	800e944 <inv_save_mpl_states+0xa4>
            hd = (struct data_header_t *)cur;
 800e8c0:	697b      	ldr	r3, [r7, #20]
 800e8c2:	60fb      	str	r3, [r7, #12]
            cur += sizeof(struct data_header_t);
 800e8c4:	697b      	ldr	r3, [r7, #20]
 800e8c6:	330c      	adds	r3, #12
 800e8c8:	617b      	str	r3, [r7, #20]
            ds.save[kk](cur);
 800e8ca:	4a31      	ldr	r2, [pc, #196]	; (800e990 <inv_save_mpl_states+0xf0>)
 800e8cc:	693b      	ldr	r3, [r7, #16]
 800e8ce:	3316      	adds	r3, #22
 800e8d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e8d4:	6978      	ldr	r0, [r7, #20]
 800e8d6:	4798      	blx	r3
            hd->checksum = inv_checksum(cur, ds.hd[kk].size);
 800e8d8:	492d      	ldr	r1, [pc, #180]	; (800e990 <inv_save_mpl_states+0xf0>)
 800e8da:	693a      	ldr	r2, [r7, #16]
 800e8dc:	4613      	mov	r3, r2
 800e8de:	005b      	lsls	r3, r3, #1
 800e8e0:	4413      	add	r3, r2
 800e8e2:	009b      	lsls	r3, r3, #2
 800e8e4:	440b      	add	r3, r1
 800e8e6:	33a8      	adds	r3, #168	; 0xa8
 800e8e8:	681b      	ldr	r3, [r3, #0]
 800e8ea:	4619      	mov	r1, r3
 800e8ec:	6978      	ldr	r0, [r7, #20]
 800e8ee:	f7ff fa0a 	bl	800dd06 <inv_checksum>
 800e8f2:	4602      	mov	r2, r0
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	605a      	str	r2, [r3, #4]
            hd->size = ds.hd[kk].size;
 800e8f8:	4925      	ldr	r1, [pc, #148]	; (800e990 <inv_save_mpl_states+0xf0>)
 800e8fa:	693a      	ldr	r2, [r7, #16]
 800e8fc:	4613      	mov	r3, r2
 800e8fe:	005b      	lsls	r3, r3, #1
 800e900:	4413      	add	r3, r2
 800e902:	009b      	lsls	r3, r3, #2
 800e904:	440b      	add	r3, r1
 800e906:	33a8      	adds	r3, #168	; 0xa8
 800e908:	681a      	ldr	r2, [r3, #0]
 800e90a:	68fb      	ldr	r3, [r7, #12]
 800e90c:	601a      	str	r2, [r3, #0]
            hd->key = ds.hd[kk].key;
 800e90e:	4920      	ldr	r1, [pc, #128]	; (800e990 <inv_save_mpl_states+0xf0>)
 800e910:	693a      	ldr	r2, [r7, #16]
 800e912:	4613      	mov	r3, r2
 800e914:	005b      	lsls	r3, r3, #1
 800e916:	4413      	add	r3, r2
 800e918:	009b      	lsls	r3, r3, #2
 800e91a:	440b      	add	r3, r1
 800e91c:	33b0      	adds	r3, #176	; 0xb0
 800e91e:	681a      	ldr	r2, [r3, #0]
 800e920:	68fb      	ldr	r3, [r7, #12]
 800e922:	609a      	str	r2, [r3, #8]
            cur += ds.hd[kk].size;
 800e924:	491a      	ldr	r1, [pc, #104]	; (800e990 <inv_save_mpl_states+0xf0>)
 800e926:	693a      	ldr	r2, [r7, #16]
 800e928:	4613      	mov	r3, r2
 800e92a:	005b      	lsls	r3, r3, #1
 800e92c:	4413      	add	r3, r2
 800e92e:	009b      	lsls	r3, r3, #2
 800e930:	440b      	add	r3, r1
 800e932:	33a8      	adds	r3, #168	; 0xa8
 800e934:	681b      	ldr	r3, [r3, #0]
 800e936:	461a      	mov	r2, r3
 800e938:	697b      	ldr	r3, [r7, #20]
 800e93a:	4413      	add	r3, r2
 800e93c:	617b      	str	r3, [r7, #20]
        for (kk = 0; kk < ds.num; ++kk) {
 800e93e:	693b      	ldr	r3, [r7, #16]
 800e940:	3301      	adds	r3, #1
 800e942:	613b      	str	r3, [r7, #16]
 800e944:	4b12      	ldr	r3, [pc, #72]	; (800e990 <inv_save_mpl_states+0xf0>)
 800e946:	681b      	ldr	r3, [r3, #0]
 800e948:	693a      	ldr	r2, [r7, #16]
 800e94a:	429a      	cmp	r2, r3
 800e94c:	dbb8      	blt.n	800e8c0 <inv_save_mpl_states+0x20>
 800e94e:	e001      	b.n	800e954 <inv_save_mpl_states+0xb4>
        }
    } else {
//    	printf("save mpl states error.\r\n");
        return INV_ERROR_CALIBRATION_LOAD;
 800e950:	236b      	movs	r3, #107	; 0x6b
 800e952:	e018      	b.n	800e986 <inv_save_mpl_states+0xe6>
    }

    hd = (struct data_header_t *)data;
 800e954:	687b      	ldr	r3, [r7, #4]
 800e956:	60fb      	str	r3, [r7, #12]
    hd->checksum = inv_checksum(data + sizeof(struct data_header_t),
 800e958:	687b      	ldr	r3, [r7, #4]
 800e95a:	f103 020c 	add.w	r2, r3, #12
                                ds.total_size - sizeof(struct data_header_t));
 800e95e:	4b0c      	ldr	r3, [pc, #48]	; (800e990 <inv_save_mpl_states+0xf0>)
 800e960:	685b      	ldr	r3, [r3, #4]
 800e962:	3b0c      	subs	r3, #12
    hd->checksum = inv_checksum(data + sizeof(struct data_header_t),
 800e964:	4619      	mov	r1, r3
 800e966:	4610      	mov	r0, r2
 800e968:	f7ff f9cd 	bl	800dd06 <inv_checksum>
 800e96c:	4602      	mov	r2, r0
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	605a      	str	r2, [r3, #4]
    hd->key = DEFAULT_KEY;
 800e972:	68fb      	ldr	r3, [r7, #12]
 800e974:	f247 32f1 	movw	r2, #29681	; 0x73f1
 800e978:	609a      	str	r2, [r3, #8]
    hd->size = ds.total_size;
 800e97a:	4b05      	ldr	r3, [pc, #20]	; (800e990 <inv_save_mpl_states+0xf0>)
 800e97c:	685b      	ldr	r3, [r3, #4]
 800e97e:	461a      	mov	r2, r3
 800e980:	68fb      	ldr	r3, [r7, #12]
 800e982:	601a      	str	r2, [r3, #0]

//    printf("save mpl states completed.\r\n");
    return INV_SUCCESS;
 800e984:	2300      	movs	r3, #0
}
 800e986:	4618      	mov	r0, r3
 800e988:	3718      	adds	r7, #24
 800e98a:	46bd      	mov	sp, r7
 800e98c:	bd80      	pop	{r7, pc}
 800e98e:	bf00      	nop
 800e990:	20000f94 	.word	0x20000f94

0800e994 <MPU9250_Init>:
//-----------------------------------------------------------
//-----------------------------------------------------------------------
//=======================================================================
//-------------------------------------------------------------------------MPU9250
MPU9250_STATUS MPU9250_Init(void)
{
 800e994:	b580      	push	{r7, lr}
 800e996:	b082      	sub	sp, #8
 800e998:	af00      	add	r7, sp, #0
	u8 get_ID=0;
 800e99a:	2300      	movs	r3, #0
 800e99c:	71fb      	strb	r3, [r7, #7]
	MPU9250_Write_Byte(MPU_ADDR,MPU_PWR_MGMT1_REG,0x80);//MPU9250
 800e99e:	2280      	movs	r2, #128	; 0x80
 800e9a0:	216b      	movs	r1, #107	; 0x6b
 800e9a2:	2068      	movs	r0, #104	; 0x68
 800e9a4:	f000 f9a1 	bl	800ecea <MPU9250_Write_Byte>
	delay_ms(100);
 800e9a8:	2064      	movs	r0, #100	; 0x64
 800e9aa:	f002 fe5d 	bl	8011668 <delay_ms>
	MPU9250_Write_Byte(MPU_ADDR,MPU_PWR_MGMT1_REG,0x00);//MPU9250
 800e9ae:	2200      	movs	r2, #0
 800e9b0:	216b      	movs	r1, #107	; 0x6b
 800e9b2:	2068      	movs	r0, #104	; 0x68
 800e9b4:	f000 f999 	bl	800ecea <MPU9250_Write_Byte>
	MPU9250_Set_Gyro(3);				//,250dps;1,500dps;2,1000dps;3,2000dps
 800e9b8:	2003      	movs	r0, #3
 800e9ba:	f000 f84b 	bl	800ea54 <MPU9250_Set_Gyro>
	MPU9250_Set_Accel(0);				//,2g->0 4->1 8->2
 800e9be:	2000      	movs	r0, #0
 800e9c0:	f000 f85a 	bl	800ea78 <MPU9250_Set_Accel>
	MPU9250_Set_Rate(50);			//
 800e9c4:	2032      	movs	r0, #50	; 0x32
 800e9c6:	f000 f89b 	bl	800eb00 <MPU9250_Set_Rate>
	MPU9250_Write_Byte(MPU_ADDR,MPU_INT_EN_REG,0x00);		//
 800e9ca:	2200      	movs	r2, #0
 800e9cc:	2138      	movs	r1, #56	; 0x38
 800e9ce:	2068      	movs	r0, #104	; 0x68
 800e9d0:	f000 f98b 	bl	800ecea <MPU9250_Write_Byte>
	MPU9250_Write_Byte(MPU_ADDR,MPU_USER_CTRL_REG,0x00);//I2CHCM588L
 800e9d4:	2200      	movs	r2, #0
 800e9d6:	216a      	movs	r1, #106	; 0x6a
 800e9d8:	2068      	movs	r0, #104	; 0x68
 800e9da:	f000 f986 	bl	800ecea <MPU9250_Write_Byte>
	MPU9250_Write_Byte(MPU_ADDR,MPU_FIFO_EN_REG,0x00);	//FIFO
 800e9de:	2200      	movs	r2, #0
 800e9e0:	2123      	movs	r1, #35	; 0x23
 800e9e2:	2068      	movs	r0, #104	; 0x68
 800e9e4:	f000 f981 	bl	800ecea <MPU9250_Write_Byte>
	MPU9250_Write_Byte(MPU_ADDR,MPU_INTBP_CFG_REG,0x82);//INT //0x80
 800e9e8:	2282      	movs	r2, #130	; 0x82
 800e9ea:	2137      	movs	r1, #55	; 0x37
 800e9ec:	2068      	movs	r0, #104	; 0x68
 800e9ee:	f000 f97c 	bl	800ecea <MPU9250_Write_Byte>
	delay_ms(3);
 800e9f2:	2003      	movs	r0, #3
 800e9f4:	f002 fe38 	bl	8011668 <delay_ms>
	get_ID=MPU9250_Read_Byte(MPU_ADDR,MPU_DEVICE_ID_REG);
 800e9f8:	2175      	movs	r1, #117	; 0x75
 800e9fa:	2068      	movs	r0, #104	; 0x68
 800e9fc:	f000 f943 	bl	800ec86 <MPU9250_Read_Byte>
 800ea00:	4603      	mov	r3, r0
 800ea02:	71fb      	strb	r3, [r7, #7]
	#ifdef MPU9250_DUBUG
		printf("MPU9250-ID = 0x%02x\n",id);
	#endif
	if(get_ID==0x71)
 800ea04:	79fb      	ldrb	r3, [r7, #7]
 800ea06:	2b71      	cmp	r3, #113	; 0x71
 800ea08:	d116      	bne.n	800ea38 <MPU9250_Init+0xa4>
	{
		MPU9250_Write_Byte(MPU_ADDR,MPU_PWR_MGMT1_REG,0x01);		//CLKSEL,PLL X
 800ea0a:	2201      	movs	r2, #1
 800ea0c:	216b      	movs	r1, #107	; 0x6b
 800ea0e:	2068      	movs	r0, #104	; 0x68
 800ea10:	f000 f96b 	bl	800ecea <MPU9250_Write_Byte>
		MPU9250_Write_Byte(MPU_ADDR,MPU_PWR_MGMT2_REG,0x00);		//
 800ea14:	2200      	movs	r2, #0
 800ea16:	216c      	movs	r1, #108	; 0x6c
 800ea18:	2068      	movs	r0, #104	; 0x68
 800ea1a:	f000 f966 	bl	800ecea <MPU9250_Write_Byte>
		MPU9250_Set_Rate(50);											//
 800ea1e:	2032      	movs	r0, #50	; 0x32
 800ea20:	f000 f86e 	bl	800eb00 <MPU9250_Set_Rate>
//		return MPU9250_OK;
	}
	else
		return MPU9250_FAIL;

	get_ID= MPU9250_Read_Byte(MAG_ADDRESS,AKM8963_DEVICE_ID_REG);
 800ea24:	2100      	movs	r1, #0
 800ea26:	200c      	movs	r0, #12
 800ea28:	f000 f92d 	bl	800ec86 <MPU9250_Read_Byte>
 800ea2c:	4603      	mov	r3, r0
 800ea2e:	71fb      	strb	r3, [r7, #7]
	if(get_ID==0x48){
 800ea30:	79fb      	ldrb	r3, [r7, #7]
 800ea32:	2b48      	cmp	r3, #72	; 0x48
 800ea34:	d109      	bne.n	800ea4a <MPU9250_Init+0xb6>
 800ea36:	e001      	b.n	800ea3c <MPU9250_Init+0xa8>
		return MPU9250_FAIL;
 800ea38:	2301      	movs	r3, #1
 800ea3a:	e007      	b.n	800ea4c <MPU9250_Init+0xb8>
//		return MPU9250_OK;
//		MPU9250_Write_Byte(MAG_ADDRESS,AKM8963_CNTL2_REG,0x01);
		MPU9250_Write_Byte(MAG_ADDRESS,AKM8963_CNTL1_REG,0x11);
 800ea3c:	2211      	movs	r2, #17
 800ea3e:	210a      	movs	r1, #10
 800ea40:	200c      	movs	r0, #12
 800ea42:	f000 f952 	bl	800ecea <MPU9250_Write_Byte>
	}
	else
		return MPU9250_FAIL;
	return MPU9250_OK;
 800ea46:	2300      	movs	r3, #0
 800ea48:	e000      	b.n	800ea4c <MPU9250_Init+0xb8>
		return MPU9250_FAIL;
 800ea4a:	2301      	movs	r3, #1
}
 800ea4c:	4618      	mov	r0, r3
 800ea4e:	3708      	adds	r7, #8
 800ea50:	46bd      	mov	sp, r7
 800ea52:	bd80      	pop	{r7, pc}

0800ea54 <MPU9250_Set_Gyro>:
//=========================================================================================
//*******************************MPU6050***********************************************
//=========================================================================================
//-------------------------------------------------------------------------MPU9250 
MPU9250_STATUS MPU9250_Set_Gyro(u8 fsr)	//0,250dps;1,500dps;2,1000dps;3,2000dps
{
 800ea54:	b580      	push	{r7, lr}
 800ea56:	b082      	sub	sp, #8
 800ea58:	af00      	add	r7, sp, #0
 800ea5a:	4603      	mov	r3, r0
 800ea5c:	71fb      	strb	r3, [r7, #7]
	return MPU9250_Write_Byte(MPU_ADDR,MPU_GYRO_CFG_REG,fsr<<3); // 0
 800ea5e:	79fb      	ldrb	r3, [r7, #7]
 800ea60:	00db      	lsls	r3, r3, #3
 800ea62:	b2db      	uxtb	r3, r3
 800ea64:	461a      	mov	r2, r3
 800ea66:	211b      	movs	r1, #27
 800ea68:	2068      	movs	r0, #104	; 0x68
 800ea6a:	f000 f93e 	bl	800ecea <MPU9250_Write_Byte>
 800ea6e:	4603      	mov	r3, r0
}
 800ea70:	4618      	mov	r0, r3
 800ea72:	3708      	adds	r7, #8
 800ea74:	46bd      	mov	sp, r7
 800ea76:	bd80      	pop	{r7, pc}

0800ea78 <MPU9250_Set_Accel>:
//-------------------------------------------------------------------------MPU9250 
MPU9250_STATUS MPU9250_Set_Accel(u8 fsr) //0,2g;1,4g;2,8g;3,16g
{
 800ea78:	b580      	push	{r7, lr}
 800ea7a:	b082      	sub	sp, #8
 800ea7c:	af00      	add	r7, sp, #0
 800ea7e:	4603      	mov	r3, r0
 800ea80:	71fb      	strb	r3, [r7, #7]
	return MPU9250_Write_Byte(MPU_ADDR,MPU_ACCEL_CFG_REG,fsr<<3);
 800ea82:	79fb      	ldrb	r3, [r7, #7]
 800ea84:	00db      	lsls	r3, r3, #3
 800ea86:	b2db      	uxtb	r3, r3
 800ea88:	461a      	mov	r2, r3
 800ea8a:	211c      	movs	r1, #28
 800ea8c:	2068      	movs	r0, #104	; 0x68
 800ea8e:	f000 f92c 	bl	800ecea <MPU9250_Write_Byte>
 800ea92:	4603      	mov	r3, r0
}
 800ea94:	4618      	mov	r0, r3
 800ea96:	3708      	adds	r7, #8
 800ea98:	46bd      	mov	sp, r7
 800ea9a:	bd80      	pop	{r7, pc}

0800ea9c <MPU9250_Set_LPF>:
//-------------------------------------------------------------------------MPU9250 
MPU9250_STATUS MPU9250_Set_LPF(u8 lpf)
{
 800ea9c:	b580      	push	{r7, lr}
 800ea9e:	b084      	sub	sp, #16
 800eaa0:	af00      	add	r7, sp, #0
 800eaa2:	4603      	mov	r3, r0
 800eaa4:	71fb      	strb	r3, [r7, #7]
	u8 data=0;
 800eaa6:	2300      	movs	r3, #0
 800eaa8:	73fb      	strb	r3, [r7, #15]
	if(lpf>184)			data=1;
 800eaaa:	79fb      	ldrb	r3, [r7, #7]
 800eaac:	2bb8      	cmp	r3, #184	; 0xb8
 800eaae:	d902      	bls.n	800eab6 <MPU9250_Set_LPF+0x1a>
 800eab0:	2301      	movs	r3, #1
 800eab2:	73fb      	strb	r3, [r7, #15]
 800eab4:	e019      	b.n	800eaea <MPU9250_Set_LPF+0x4e>
	else if(lpf>92) data=2;
 800eab6:	79fb      	ldrb	r3, [r7, #7]
 800eab8:	2b5c      	cmp	r3, #92	; 0x5c
 800eaba:	d902      	bls.n	800eac2 <MPU9250_Set_LPF+0x26>
 800eabc:	2302      	movs	r3, #2
 800eabe:	73fb      	strb	r3, [r7, #15]
 800eac0:	e013      	b.n	800eaea <MPU9250_Set_LPF+0x4e>
	else if(lpf>41) data=3;
 800eac2:	79fb      	ldrb	r3, [r7, #7]
 800eac4:	2b29      	cmp	r3, #41	; 0x29
 800eac6:	d902      	bls.n	800eace <MPU9250_Set_LPF+0x32>
 800eac8:	2303      	movs	r3, #3
 800eaca:	73fb      	strb	r3, [r7, #15]
 800eacc:	e00d      	b.n	800eaea <MPU9250_Set_LPF+0x4e>
	else if(lpf>20) data=4;
 800eace:	79fb      	ldrb	r3, [r7, #7]
 800ead0:	2b14      	cmp	r3, #20
 800ead2:	d902      	bls.n	800eada <MPU9250_Set_LPF+0x3e>
 800ead4:	2304      	movs	r3, #4
 800ead6:	73fb      	strb	r3, [r7, #15]
 800ead8:	e007      	b.n	800eaea <MPU9250_Set_LPF+0x4e>
	else if(lpf>10) data=5;
 800eada:	79fb      	ldrb	r3, [r7, #7]
 800eadc:	2b0a      	cmp	r3, #10
 800eade:	d902      	bls.n	800eae6 <MPU9250_Set_LPF+0x4a>
 800eae0:	2305      	movs	r3, #5
 800eae2:	73fb      	strb	r3, [r7, #15]
 800eae4:	e001      	b.n	800eaea <MPU9250_Set_LPF+0x4e>
	else 						data=6;
 800eae6:	2306      	movs	r3, #6
 800eae8:	73fb      	strb	r3, [r7, #15]
	return MPU9250_Write_Byte(MPU_ADDR,MPU_CFG_REG,data);
 800eaea:	7bfb      	ldrb	r3, [r7, #15]
 800eaec:	461a      	mov	r2, r3
 800eaee:	211a      	movs	r1, #26
 800eaf0:	2068      	movs	r0, #104	; 0x68
 800eaf2:	f000 f8fa 	bl	800ecea <MPU9250_Write_Byte>
 800eaf6:	4603      	mov	r3, r0
}
 800eaf8:	4618      	mov	r0, r3
 800eafa:	3710      	adds	r7, #16
 800eafc:	46bd      	mov	sp, r7
 800eafe:	bd80      	pop	{r7, pc}

0800eb00 <MPU9250_Set_Rate>:
//-------------------------------------------------------------------------MPU9250 
MPU9250_STATUS MPU9250_Set_Rate(u16 rate)
{
 800eb00:	b580      	push	{r7, lr}
 800eb02:	b084      	sub	sp, #16
 800eb04:	af00      	add	r7, sp, #0
 800eb06:	4603      	mov	r3, r0
 800eb08:	80fb      	strh	r3, [r7, #6]
	u8 data=0;
 800eb0a:	2300      	movs	r3, #0
 800eb0c:	73fb      	strb	r3, [r7, #15]
	if(rate>1000) rate=1000;
 800eb0e:	88fb      	ldrh	r3, [r7, #6]
 800eb10:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800eb14:	d902      	bls.n	800eb1c <MPU9250_Set_Rate+0x1c>
 800eb16:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800eb1a:	80fb      	strh	r3, [r7, #6]
	if(rate<4) 		rate=4;
 800eb1c:	88fb      	ldrh	r3, [r7, #6]
 800eb1e:	2b03      	cmp	r3, #3
 800eb20:	d801      	bhi.n	800eb26 <MPU9250_Set_Rate+0x26>
 800eb22:	2304      	movs	r3, #4
 800eb24:	80fb      	strh	r3, [r7, #6]
	data=1000/rate-1;
 800eb26:	88fb      	ldrh	r3, [r7, #6]
 800eb28:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800eb2c:	fb92 f3f3 	sdiv	r3, r2, r3
 800eb30:	b2db      	uxtb	r3, r3
 800eb32:	3b01      	subs	r3, #1
 800eb34:	73fb      	strb	r3, [r7, #15]
	data=MPU9250_Write_Byte(MPU_ADDR,MPU_SAMPLE_RATE_REG,data);
 800eb36:	7bfb      	ldrb	r3, [r7, #15]
 800eb38:	461a      	mov	r2, r3
 800eb3a:	2119      	movs	r1, #25
 800eb3c:	2068      	movs	r0, #104	; 0x68
 800eb3e:	f000 f8d4 	bl	800ecea <MPU9250_Write_Byte>
 800eb42:	4603      	mov	r3, r0
 800eb44:	73fb      	strb	r3, [r7, #15]
	return MPU9250_Set_LPF(rate/2);      //**
 800eb46:	88fb      	ldrh	r3, [r7, #6]
 800eb48:	085b      	lsrs	r3, r3, #1
 800eb4a:	b29b      	uxth	r3, r3
 800eb4c:	b2db      	uxtb	r3, r3
 800eb4e:	4618      	mov	r0, r3
 800eb50:	f7ff ffa4 	bl	800ea9c <MPU9250_Set_LPF>
 800eb54:	4603      	mov	r3, r0
}
 800eb56:	4618      	mov	r0, r3
 800eb58:	3710      	adds	r7, #16
 800eb5a:	46bd      	mov	sp, r7
 800eb5c:	bd80      	pop	{r7, pc}

0800eb5e <MPU9250_Read_Len>:
// addr MPU9250
// reg  MPU9250
// len  
// *buf 
MPU9250_STATUS MPU9250_Read_Len(u8 addr,u8 reg,u8 len,u8 *buf)
{
 800eb5e:	b580      	push	{r7, lr}
 800eb60:	b082      	sub	sp, #8
 800eb62:	af00      	add	r7, sp, #0
 800eb64:	603b      	str	r3, [r7, #0]
 800eb66:	4603      	mov	r3, r0
 800eb68:	71fb      	strb	r3, [r7, #7]
 800eb6a:	460b      	mov	r3, r1
 800eb6c:	71bb      	strb	r3, [r7, #6]
 800eb6e:	4613      	mov	r3, r2
 800eb70:	717b      	strb	r3, [r7, #5]
//		buf++;
//		len--;
//	}
//	II2C_Stop();
//	return MPU9250_OK;
	IIC_Start();
 800eb72:	f7f8 fb5d 	bl	8007230 <IIC_Start>
	IIC_Send_Byte((addr<<1)|0);
 800eb76:	79fb      	ldrb	r3, [r7, #7]
 800eb78:	005b      	lsls	r3, r3, #1
 800eb7a:	b2db      	uxtb	r3, r3
 800eb7c:	4618      	mov	r0, r3
 800eb7e:	f7f8 fc47 	bl	8007410 <IIC_Send_Byte>
	if(!IIC_Wait_Ack())
 800eb82:	f7f8 fbb5 	bl	80072f0 <IIC_Wait_Ack>
 800eb86:	4603      	mov	r3, r0
 800eb88:	2b00      	cmp	r3, #0
 800eb8a:	d103      	bne.n	800eb94 <MPU9250_Read_Len+0x36>
	{
		IIC_Stop();
 800eb8c:	f7f8 fb88 	bl	80072a0 <IIC_Stop>
		return MPU9250_FAIL;
 800eb90:	2301      	movs	r3, #1
 800eb92:	e032      	b.n	800ebfa <MPU9250_Read_Len+0x9c>
	}
	IIC_Send_Byte(reg);
 800eb94:	79bb      	ldrb	r3, [r7, #6]
 800eb96:	4618      	mov	r0, r3
 800eb98:	f7f8 fc3a 	bl	8007410 <IIC_Send_Byte>
	IIC_Wait_Ack();
 800eb9c:	f7f8 fba8 	bl	80072f0 <IIC_Wait_Ack>
	IIC_Start();
 800eba0:	f7f8 fb46 	bl	8007230 <IIC_Start>
	IIC_Send_Byte((addr<<1)|1);
 800eba4:	79fb      	ldrb	r3, [r7, #7]
 800eba6:	005b      	lsls	r3, r3, #1
 800eba8:	b25b      	sxtb	r3, r3
 800ebaa:	f043 0301 	orr.w	r3, r3, #1
 800ebae:	b25b      	sxtb	r3, r3
 800ebb0:	b2db      	uxtb	r3, r3
 800ebb2:	4618      	mov	r0, r3
 800ebb4:	f7f8 fc2c 	bl	8007410 <IIC_Send_Byte>
	IIC_Wait_Ack();
 800ebb8:	f7f8 fb9a 	bl	80072f0 <IIC_Wait_Ack>
	while(len)
 800ebbc:	e017      	b.n	800ebee <MPU9250_Read_Len+0x90>
	{
		if(len==1)*buf=IIC_Read_Byte(0);
 800ebbe:	797b      	ldrb	r3, [r7, #5]
 800ebc0:	2b01      	cmp	r3, #1
 800ebc2:	d107      	bne.n	800ebd4 <MPU9250_Read_Len+0x76>
 800ebc4:	2000      	movs	r0, #0
 800ebc6:	f7f8 fc63 	bl	8007490 <IIC_Read_Byte>
 800ebca:	4603      	mov	r3, r0
 800ebcc:	461a      	mov	r2, r3
 800ebce:	683b      	ldr	r3, [r7, #0]
 800ebd0:	701a      	strb	r2, [r3, #0]
 800ebd2:	e006      	b.n	800ebe2 <MPU9250_Read_Len+0x84>
		else *buf=IIC_Read_Byte(1);
 800ebd4:	2001      	movs	r0, #1
 800ebd6:	f7f8 fc5b 	bl	8007490 <IIC_Read_Byte>
 800ebda:	4603      	mov	r3, r0
 800ebdc:	461a      	mov	r2, r3
 800ebde:	683b      	ldr	r3, [r7, #0]
 800ebe0:	701a      	strb	r2, [r3, #0]
		len--;
 800ebe2:	797b      	ldrb	r3, [r7, #5]
 800ebe4:	3b01      	subs	r3, #1
 800ebe6:	717b      	strb	r3, [r7, #5]
		buf++;
 800ebe8:	683b      	ldr	r3, [r7, #0]
 800ebea:	3301      	adds	r3, #1
 800ebec:	603b      	str	r3, [r7, #0]
	while(len)
 800ebee:	797b      	ldrb	r3, [r7, #5]
 800ebf0:	2b00      	cmp	r3, #0
 800ebf2:	d1e4      	bne.n	800ebbe <MPU9250_Read_Len+0x60>
	}
	IIC_Stop();
 800ebf4:	f7f8 fb54 	bl	80072a0 <IIC_Stop>
	return MPU9250_OK;
 800ebf8:	2300      	movs	r3, #0

//	if(i2cRead(addr, reg, len,  buf))
//		return MPU9250_FAIL;
//	else
//		return MPU9250_OK;
}
 800ebfa:	4618      	mov	r0, r3
 800ebfc:	3708      	adds	r7, #8
 800ebfe:	46bd      	mov	sp, r7
 800ec00:	bd80      	pop	{r7, pc}

0800ec02 <MPU9250_Write_Len>:

//-------------------------------------------------------------------------MPU9250
MPU9250_STATUS MPU9250_Write_Len(u8 addr,u8 reg,u8 len,u8 *buf)
{
 800ec02:	b580      	push	{r7, lr}
 800ec04:	b084      	sub	sp, #16
 800ec06:	af00      	add	r7, sp, #0
 800ec08:	603b      	str	r3, [r7, #0]
 800ec0a:	4603      	mov	r3, r0
 800ec0c:	71fb      	strb	r3, [r7, #7]
 800ec0e:	460b      	mov	r3, r1
 800ec10:	71bb      	strb	r3, [r7, #6]
 800ec12:	4613      	mov	r3, r2
 800ec14:	717b      	strb	r3, [r7, #5]
//	}
//	II2C_Stop();
//	return MPU9250_OK;

	 u8 i;
	IIC_Start();
 800ec16:	f7f8 fb0b 	bl	8007230 <IIC_Start>
	IIC_Send_Byte((addr<<1)|0);
 800ec1a:	79fb      	ldrb	r3, [r7, #7]
 800ec1c:	005b      	lsls	r3, r3, #1
 800ec1e:	b2db      	uxtb	r3, r3
 800ec20:	4618      	mov	r0, r3
 800ec22:	f7f8 fbf5 	bl	8007410 <IIC_Send_Byte>
	if(!IIC_Wait_Ack())
 800ec26:	f7f8 fb63 	bl	80072f0 <IIC_Wait_Ack>
 800ec2a:	4603      	mov	r3, r0
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d103      	bne.n	800ec38 <MPU9250_Write_Len+0x36>
	{
		IIC_Stop();
 800ec30:	f7f8 fb36 	bl	80072a0 <IIC_Stop>
		return MPU9250_FAIL;
 800ec34:	2301      	movs	r3, #1
 800ec36:	e022      	b.n	800ec7e <MPU9250_Write_Len+0x7c>
	}
	IIC_Send_Byte(reg);
 800ec38:	79bb      	ldrb	r3, [r7, #6]
 800ec3a:	4618      	mov	r0, r3
 800ec3c:	f7f8 fbe8 	bl	8007410 <IIC_Send_Byte>
	IIC_Wait_Ack();
 800ec40:	f7f8 fb56 	bl	80072f0 <IIC_Wait_Ack>
	for(i=0;i<len;i++)
 800ec44:	2300      	movs	r3, #0
 800ec46:	73fb      	strb	r3, [r7, #15]
 800ec48:	e012      	b.n	800ec70 <MPU9250_Write_Len+0x6e>
	{
		IIC_Send_Byte(buf[i]);
 800ec4a:	7bfb      	ldrb	r3, [r7, #15]
 800ec4c:	683a      	ldr	r2, [r7, #0]
 800ec4e:	4413      	add	r3, r2
 800ec50:	781b      	ldrb	r3, [r3, #0]
 800ec52:	4618      	mov	r0, r3
 800ec54:	f7f8 fbdc 	bl	8007410 <IIC_Send_Byte>
		if(!IIC_Wait_Ack())
 800ec58:	f7f8 fb4a 	bl	80072f0 <IIC_Wait_Ack>
 800ec5c:	4603      	mov	r3, r0
 800ec5e:	2b00      	cmp	r3, #0
 800ec60:	d103      	bne.n	800ec6a <MPU9250_Write_Len+0x68>
		{
			IIC_Stop();
 800ec62:	f7f8 fb1d 	bl	80072a0 <IIC_Stop>
			return MPU9250_FAIL;
 800ec66:	2301      	movs	r3, #1
 800ec68:	e009      	b.n	800ec7e <MPU9250_Write_Len+0x7c>
	for(i=0;i<len;i++)
 800ec6a:	7bfb      	ldrb	r3, [r7, #15]
 800ec6c:	3301      	adds	r3, #1
 800ec6e:	73fb      	strb	r3, [r7, #15]
 800ec70:	7bfa      	ldrb	r2, [r7, #15]
 800ec72:	797b      	ldrb	r3, [r7, #5]
 800ec74:	429a      	cmp	r2, r3
 800ec76:	d3e8      	bcc.n	800ec4a <MPU9250_Write_Len+0x48>
		}
	}
	IIC_Stop();
 800ec78:	f7f8 fb12 	bl	80072a0 <IIC_Stop>
	return MPU9250_OK;
 800ec7c:	2300      	movs	r3, #0

//	if(i2cWrite(addr,reg,len,buf))
//		return MPU9250_FAIL;
//	else
//		return MPU9250_OK;
}
 800ec7e:	4618      	mov	r0, r3
 800ec80:	3710      	adds	r7, #16
 800ec82:	46bd      	mov	sp, r7
 800ec84:	bd80      	pop	{r7, pc}

0800ec86 <MPU9250_Read_Byte>:

//==========================================================================================
//-------------------------------------------------------------------------MPU9250
u8 MPU9250_Read_Byte(u8 addr,u8 reg)
{
 800ec86:	b580      	push	{r7, lr}
 800ec88:	b084      	sub	sp, #16
 800ec8a:	af00      	add	r7, sp, #0
 800ec8c:	4603      	mov	r3, r0
 800ec8e:	460a      	mov	r2, r1
 800ec90:	71fb      	strb	r3, [r7, #7]
 800ec92:	4613      	mov	r3, r2
 800ec94:	71bb      	strb	r3, [r7, #6]
//	Return=II2C_Read_Byte(0);//
//	II2C_Stop();
//	return Return;

	u8 res;
	IIC_Start();
 800ec96:	f7f8 facb 	bl	8007230 <IIC_Start>
	IIC_Send_Byte((addr<<1)|0);
 800ec9a:	79fb      	ldrb	r3, [r7, #7]
 800ec9c:	005b      	lsls	r3, r3, #1
 800ec9e:	b2db      	uxtb	r3, r3
 800eca0:	4618      	mov	r0, r3
 800eca2:	f7f8 fbb5 	bl	8007410 <IIC_Send_Byte>
	IIC_Wait_Ack();
 800eca6:	f7f8 fb23 	bl	80072f0 <IIC_Wait_Ack>
	IIC_Send_Byte(reg);
 800ecaa:	79bb      	ldrb	r3, [r7, #6]
 800ecac:	4618      	mov	r0, r3
 800ecae:	f7f8 fbaf 	bl	8007410 <IIC_Send_Byte>
	IIC_Wait_Ack();
 800ecb2:	f7f8 fb1d 	bl	80072f0 <IIC_Wait_Ack>
	IIC_Start();
 800ecb6:	f7f8 fabb 	bl	8007230 <IIC_Start>
	IIC_Send_Byte((addr<<1)|1);
 800ecba:	79fb      	ldrb	r3, [r7, #7]
 800ecbc:	005b      	lsls	r3, r3, #1
 800ecbe:	b25b      	sxtb	r3, r3
 800ecc0:	f043 0301 	orr.w	r3, r3, #1
 800ecc4:	b25b      	sxtb	r3, r3
 800ecc6:	b2db      	uxtb	r3, r3
 800ecc8:	4618      	mov	r0, r3
 800ecca:	f7f8 fba1 	bl	8007410 <IIC_Send_Byte>
	IIC_Wait_Ack();
 800ecce:	f7f8 fb0f 	bl	80072f0 <IIC_Wait_Ack>
	res=IIC_Read_Byte(0);
 800ecd2:	2000      	movs	r0, #0
 800ecd4:	f7f8 fbdc 	bl	8007490 <IIC_Read_Byte>
 800ecd8:	4603      	mov	r3, r0
 800ecda:	73fb      	strb	r3, [r7, #15]
	IIC_Stop();
 800ecdc:	f7f8 fae0 	bl	80072a0 <IIC_Stop>
	return res;
 800ece0:	7bfb      	ldrb	r3, [r7, #15]

//	if(i2cRead(MPU_ADDR, reg, 1,  &rcv))
//		return MPU9250_FAIL;
//	else
//		return rcv;
}
 800ece2:	4618      	mov	r0, r3
 800ece4:	3710      	adds	r7, #16
 800ece6:	46bd      	mov	sp, r7
 800ece8:	bd80      	pop	{r7, pc}

0800ecea <MPU9250_Write_Byte>:
//-------------------------------------------------------------------------MPU6050
MPU9250_STATUS MPU9250_Write_Byte(u8 addr,u8 reg,u8 data)
{
 800ecea:	b580      	push	{r7, lr}
 800ecec:	b082      	sub	sp, #8
 800ecee:	af00      	add	r7, sp, #0
 800ecf0:	4603      	mov	r3, r0
 800ecf2:	71fb      	strb	r3, [r7, #7]
 800ecf4:	460b      	mov	r3, r1
 800ecf6:	71bb      	strb	r3, [r7, #6]
 800ecf8:	4613      	mov	r3, r2
 800ecfa:	717b      	strb	r3, [r7, #5]
//		return MPU9250_FAIL;
//	}
//	II2C_Stop();
//	return MPU9250_OK;

	IIC_Start();
 800ecfc:	f7f8 fa98 	bl	8007230 <IIC_Start>
	IIC_Send_Byte((addr<<1)|0);
 800ed00:	79fb      	ldrb	r3, [r7, #7]
 800ed02:	005b      	lsls	r3, r3, #1
 800ed04:	b2db      	uxtb	r3, r3
 800ed06:	4618      	mov	r0, r3
 800ed08:	f7f8 fb82 	bl	8007410 <IIC_Send_Byte>
	if(!IIC_Wait_Ack())
 800ed0c:	f7f8 faf0 	bl	80072f0 <IIC_Wait_Ack>
 800ed10:	4603      	mov	r3, r0
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d103      	bne.n	800ed1e <MPU9250_Write_Byte+0x34>
	{
		IIC_Stop();
 800ed16:	f7f8 fac3 	bl	80072a0 <IIC_Stop>
		return MPU9250_FAIL;
 800ed1a:	2301      	movs	r3, #1
 800ed1c:	e015      	b.n	800ed4a <MPU9250_Write_Byte+0x60>
	}
	IIC_Send_Byte(reg);
 800ed1e:	79bb      	ldrb	r3, [r7, #6]
 800ed20:	4618      	mov	r0, r3
 800ed22:	f7f8 fb75 	bl	8007410 <IIC_Send_Byte>
	IIC_Wait_Ack();
 800ed26:	f7f8 fae3 	bl	80072f0 <IIC_Wait_Ack>
	IIC_Send_Byte(data);
 800ed2a:	797b      	ldrb	r3, [r7, #5]
 800ed2c:	4618      	mov	r0, r3
 800ed2e:	f7f8 fb6f 	bl	8007410 <IIC_Send_Byte>
	if(!IIC_Wait_Ack())
 800ed32:	f7f8 fadd 	bl	80072f0 <IIC_Wait_Ack>
 800ed36:	4603      	mov	r3, r0
 800ed38:	2b00      	cmp	r3, #0
 800ed3a:	d103      	bne.n	800ed44 <MPU9250_Write_Byte+0x5a>
	{
		IIC_Stop();
 800ed3c:	f7f8 fab0 	bl	80072a0 <IIC_Stop>
		return MPU9250_FAIL;
 800ed40:	2301      	movs	r3, #1
 800ed42:	e002      	b.n	800ed4a <MPU9250_Write_Byte+0x60>
	}
	IIC_Stop();
 800ed44:	f7f8 faac 	bl	80072a0 <IIC_Stop>
	return MPU9250_OK;
 800ed48:	2300      	movs	r3, #0

//	if(i2cWrite(addr,reg,1,&data))
//		return MPU9250_FAIL;
//	else
//		return MPU9250_OK;
}
 800ed4a:	4618      	mov	r0, r3
 800ed4c:	3708      	adds	r7, #8
 800ed4e:	46bd      	mov	sp, r7
 800ed50:	bd80      	pop	{r7, pc}
 800ed52:	0000      	movs	r0, r0
 800ed54:	0000      	movs	r0, r0
	...

0800ed58 <PID_P_calculate>:

float OutputValue = 0;//PID,


float PID_P_calculate(struct PID *Control,float CurrentValue )// PID with anti windup
{
 800ed58:	b590      	push	{r4, r7, lr}
 800ed5a:	b083      	sub	sp, #12
 800ed5c:	af00      	add	r7, sp, #0
 800ed5e:	6078      	str	r0, [r7, #4]
 800ed60:	6039      	str	r1, [r7, #0]
//	long Value_Ki;//
//	float Value_Kd;//
//	float OutPreSat;
//	uint16_t Out;

	if(Control->OwenValue<0.1 && Control->OwenValue>=-0.1)
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed66:	4618      	mov	r0, r3
 800ed68:	f7f7 f9aa 	bl	80060c0 <__aeabi_f2d>
 800ed6c:	a36e      	add	r3, pc, #440	; (adr r3, 800ef28 <PID_P_calculate+0x1d0>)
 800ed6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed72:	f7f7 fc6f 	bl	8006654 <__aeabi_dcmplt>
 800ed76:	4603      	mov	r3, r0
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d020      	beq.n	800edbe <PID_P_calculate+0x66>
 800ed7c:	687b      	ldr	r3, [r7, #4]
 800ed7e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed80:	4618      	mov	r0, r3
 800ed82:	f7f7 f99d 	bl	80060c0 <__aeabi_f2d>
 800ed86:	a36a      	add	r3, pc, #424	; (adr r3, 800ef30 <PID_P_calculate+0x1d8>)
 800ed88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ed8c:	f7f7 fc76 	bl	800667c <__aeabi_dcmpge>
 800ed90:	4603      	mov	r3, r0
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d013      	beq.n	800edbe <PID_P_calculate+0x66>
	{
		Control->Value_Kp = 0;
 800ed96:	687b      	ldr	r3, [r7, #4]
 800ed98:	f04f 0200 	mov.w	r2, #0
 800ed9c:	631a      	str	r2, [r3, #48]	; 0x30
		Control->Value_Ki = 0;
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	f04f 0200 	mov.w	r2, #0
 800eda4:	635a      	str	r2, [r3, #52]	; 0x34
		Control->Value_Kd = 0;
 800eda6:	687b      	ldr	r3, [r7, #4]
 800eda8:	f04f 0200 	mov.w	r2, #0
 800edac:	639a      	str	r2, [r3, #56]	; 0x38
		Control->Sum_error = 0;
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	f04f 0200 	mov.w	r2, #0
 800edb4:	621a      	str	r2, [r3, #32]
		Control->OutputValue = 0;
 800edb6:	687b      	ldr	r3, [r7, #4]
 800edb8:	f04f 0200 	mov.w	r2, #0
 800edbc:	629a      	str	r2, [r3, #40]	; 0x28
	}


	Control->error_0 = Control->OwenValue - CurrentValue; //+ 0*span;//Control->OwenValueCurrentValue_left
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800edc2:	6839      	ldr	r1, [r7, #0]
 800edc4:	4618      	mov	r0, r3
 800edc6:	f7f7 fd1f 	bl	8006808 <__aeabi_fsub>
 800edca:	4603      	mov	r3, r0
 800edcc:	461a      	mov	r2, r3
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	611a      	str	r2, [r3, #16]

	Control->Value_Kp = Control->Kp * Control->error_0 ;
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	681a      	ldr	r2, [r3, #0]
 800edd6:	687b      	ldr	r3, [r7, #4]
 800edd8:	691b      	ldr	r3, [r3, #16]
 800edda:	4619      	mov	r1, r3
 800eddc:	4610      	mov	r0, r2
 800edde:	f7f7 fe1d 	bl	8006a1c <__aeabi_fmul>
 800ede2:	4603      	mov	r3, r0
 800ede4:	461a      	mov	r2, r3
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	631a      	str	r2, [r3, #48]	; 0x30
//	Control->Sum_error += Control->error_0;

	Control->Value_Ki = Control->Ki * Control->error_0 + Control->Sum_error;
 800edea:	687b      	ldr	r3, [r7, #4]
 800edec:	685a      	ldr	r2, [r3, #4]
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	691b      	ldr	r3, [r3, #16]
 800edf2:	4619      	mov	r1, r3
 800edf4:	4610      	mov	r0, r2
 800edf6:	f7f7 fe11 	bl	8006a1c <__aeabi_fmul>
 800edfa:	4603      	mov	r3, r0
 800edfc:	461a      	mov	r2, r3
 800edfe:	687b      	ldr	r3, [r7, #4]
 800ee00:	6a1b      	ldr	r3, [r3, #32]
 800ee02:	4619      	mov	r1, r3
 800ee04:	4610      	mov	r0, r2
 800ee06:	f7f7 fd01 	bl	800680c <__addsf3>
 800ee0a:	4603      	mov	r3, r0
 800ee0c:	461a      	mov	r2, r3
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	635a      	str	r2, [r3, #52]	; 0x34

	Control->Value_Kd = Control->Kd * ( Control->error_0 - Control->error_1);
 800ee12:	687b      	ldr	r3, [r7, #4]
 800ee14:	689c      	ldr	r4, [r3, #8]
 800ee16:	687b      	ldr	r3, [r7, #4]
 800ee18:	691a      	ldr	r2, [r3, #16]
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	695b      	ldr	r3, [r3, #20]
 800ee1e:	4619      	mov	r1, r3
 800ee20:	4610      	mov	r0, r2
 800ee22:	f7f7 fcf1 	bl	8006808 <__aeabi_fsub>
 800ee26:	4603      	mov	r3, r0
 800ee28:	4619      	mov	r1, r3
 800ee2a:	4620      	mov	r0, r4
 800ee2c:	f7f7 fdf6 	bl	8006a1c <__aeabi_fmul>
 800ee30:	4603      	mov	r3, r0
 800ee32:	461a      	mov	r2, r3
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	639a      	str	r2, [r3, #56]	; 0x38

	Control->OutPreSat = Control->Value_Kp + Control->Value_Ki + Control->Value_Kd + Control->Kc*Control->SatErr;
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ee40:	4619      	mov	r1, r3
 800ee42:	4610      	mov	r0, r2
 800ee44:	f7f7 fce2 	bl	800680c <__addsf3>
 800ee48:	4603      	mov	r3, r0
 800ee4a:	461a      	mov	r2, r3
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee50:	4619      	mov	r1, r3
 800ee52:	4610      	mov	r0, r2
 800ee54:	f7f7 fcda 	bl	800680c <__addsf3>
 800ee58:	4603      	mov	r3, r0
 800ee5a:	461c      	mov	r4, r3
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	68da      	ldr	r2, [r3, #12]
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	69db      	ldr	r3, [r3, #28]
 800ee64:	4619      	mov	r1, r3
 800ee66:	4610      	mov	r0, r2
 800ee68:	f7f7 fdd8 	bl	8006a1c <__aeabi_fmul>
 800ee6c:	4603      	mov	r3, r0
 800ee6e:	4619      	mov	r1, r3
 800ee70:	4620      	mov	r0, r4
 800ee72:	f7f7 fccb 	bl	800680c <__addsf3>
 800ee76:	4603      	mov	r3, r0
 800ee78:	461a      	mov	r2, r3
 800ee7a:	687b      	ldr	r3, [r7, #4]
 800ee7c:	625a      	str	r2, [r3, #36]	; 0x24

	if (Control->OutPreSat>MaxValue){
 800ee7e:	687b      	ldr	r3, [r7, #4]
 800ee80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ee82:	4a2d      	ldr	r2, [pc, #180]	; (800ef38 <PID_P_calculate+0x1e0>)
 800ee84:	6812      	ldr	r2, [r2, #0]
 800ee86:	4611      	mov	r1, r2
 800ee88:	4618      	mov	r0, r3
 800ee8a:	f7f7 ff83 	bl	8006d94 <__aeabi_fcmpgt>
 800ee8e:	4603      	mov	r3, r0
 800ee90:	2b00      	cmp	r3, #0
 800ee92:	d004      	beq.n	800ee9e <PID_P_calculate+0x146>
		Control->OutputValue = MaxValue;
 800ee94:	4b28      	ldr	r3, [pc, #160]	; (800ef38 <PID_P_calculate+0x1e0>)
 800ee96:	681a      	ldr	r2, [r3, #0]
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	629a      	str	r2, [r3, #40]	; 0x28
 800ee9c:	e013      	b.n	800eec6 <PID_P_calculate+0x16e>
	}
	else if (Control->OutPreSat<MinValue){
 800ee9e:	687b      	ldr	r3, [r7, #4]
 800eea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eea2:	4a26      	ldr	r2, [pc, #152]	; (800ef3c <PID_P_calculate+0x1e4>)
 800eea4:	6812      	ldr	r2, [r2, #0]
 800eea6:	4611      	mov	r1, r2
 800eea8:	4618      	mov	r0, r3
 800eeaa:	f7f7 ff55 	bl	8006d58 <__aeabi_fcmplt>
 800eeae:	4603      	mov	r3, r0
 800eeb0:	2b00      	cmp	r3, #0
 800eeb2:	d004      	beq.n	800eebe <PID_P_calculate+0x166>
		Control->OutputValue = MinValue;
 800eeb4:	4b21      	ldr	r3, [pc, #132]	; (800ef3c <PID_P_calculate+0x1e4>)
 800eeb6:	681a      	ldr	r2, [r3, #0]
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	629a      	str	r2, [r3, #40]	; 0x28
 800eebc:	e003      	b.n	800eec6 <PID_P_calculate+0x16e>
	}
	else
		Control->OutputValue = Control->OutPreSat;
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800eec2:	687b      	ldr	r3, [r7, #4]
 800eec4:	629a      	str	r2, [r3, #40]	; 0x28

	Control->SatErr = Control->OutputValue - Control->OutPreSat;
 800eec6:	687b      	ldr	r3, [r7, #4]
 800eec8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800eece:	4619      	mov	r1, r3
 800eed0:	4610      	mov	r0, r2
 800eed2:	f7f7 fc99 	bl	8006808 <__aeabi_fsub>
 800eed6:	4603      	mov	r3, r0
 800eed8:	461a      	mov	r2, r3
 800eeda:	687b      	ldr	r3, [r7, #4]
 800eedc:	61da      	str	r2, [r3, #28]
	Control->Sum_error = Control->Value_Ki;
 800eede:	687b      	ldr	r3, [r7, #4]
 800eee0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	621a      	str	r2, [r3, #32]
	Control->error_1 = Control->error_0;//
 800eee6:	687b      	ldr	r3, [r7, #4]
 800eee8:	691a      	ldr	r2, [r3, #16]
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	615a      	str	r2, [r3, #20]
	Control->error_2 = Control->error_1;
 800eeee:	687b      	ldr	r3, [r7, #4]
 800eef0:	695a      	ldr	r2, [r3, #20]
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	619a      	str	r2, [r3, #24]

	if(Control->OutputValue<0)
 800eef6:	687b      	ldr	r3, [r7, #4]
 800eef8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800eefa:	f04f 0100 	mov.w	r1, #0
 800eefe:	4618      	mov	r0, r3
 800ef00:	f7f7 ff2a 	bl	8006d58 <__aeabi_fcmplt>
 800ef04:	4603      	mov	r3, r0
 800ef06:	2b00      	cmp	r3, #0
 800ef08:	d005      	beq.n	800ef16 <PID_P_calculate+0x1be>
		Control->OutputValue = -Control->OutputValue;
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ef0e:	f083 4200 	eor.w	r2, r3, #2147483648	; 0x80000000
 800ef12:	687b      	ldr	r3, [r7, #4]
 800ef14:	629a      	str	r2, [r3, #40]	; 0x28
//	Out = (uint16_t)Control->OutputValue;

	return (Control->OutputValue) ;
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	6a9b      	ldr	r3, [r3, #40]	; 0x28

}
 800ef1a:	4618      	mov	r0, r3
 800ef1c:	370c      	adds	r7, #12
 800ef1e:	46bd      	mov	sp, r7
 800ef20:	bd90      	pop	{r4, r7, pc}
 800ef22:	bf00      	nop
 800ef24:	f3af 8000 	nop.w
 800ef28:	9999999a 	.word	0x9999999a
 800ef2c:	3fb99999 	.word	0x3fb99999
 800ef30:	9999999a 	.word	0x9999999a
 800ef34:	bfb99999 	.word	0xbfb99999
 800ef38:	20000064 	.word	0x20000064
 800ef3c:	20000068 	.word	0x20000068

0800ef40 <car_control>:
        Control_right.OwenValue=0;//PID
    }
}

void car_control(float rightspeed,float leftspeed)//
{
 800ef40:	b480      	push	{r7}
 800ef42:	b083      	sub	sp, #12
 800ef44:	af00      	add	r7, sp, #0
 800ef46:	6078      	str	r0, [r7, #4]
 800ef48:	6039      	str	r1, [r7, #0]
//    int right_speed=(int)k2*rightspeed;
//    int left_speed=(int)k2*leftspeed;
//
//    RightMovingSpeedW(right_speed+10000);
//    LeftMovingSpeedW(left_speed+10000);
	Control_right.OwenValue = rightspeed;
 800ef4a:	4a05      	ldr	r2, [pc, #20]	; (800ef60 <car_control+0x20>)
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	62d3      	str	r3, [r2, #44]	; 0x2c
	Control_left.OwenValue = leftspeed;
 800ef50:	4a04      	ldr	r2, [pc, #16]	; (800ef64 <car_control+0x24>)
 800ef52:	683b      	ldr	r3, [r7, #0]
 800ef54:	62d3      	str	r3, [r2, #44]	; 0x2c
}
 800ef56:	bf00      	nop
 800ef58:	370c      	adds	r7, #12
 800ef5a:	46bd      	mov	sp, r7
 800ef5c:	bc80      	pop	{r7}
 800ef5e:	4770      	bx	lr
 800ef60:	200000ac 	.word	0x200000ac
 800ef64:	20000070 	.word	0x20000070

0800ef68 <ENC_Clear_Speed_Buffer>:
/****************************************************************************************************************/

/****************************************************************************************************************/

void ENC_Clear_Speed_Buffer(void)//
{
 800ef68:	b480      	push	{r7}
 800ef6a:	b083      	sub	sp, #12
 800ef6c:	af00      	add	r7, sp, #0
    uint8_t i;

    //
    for (i=0;i<SPEED_BUFFER_SIZE;i++)
 800ef6e:	2300      	movs	r3, #0
 800ef70:	71fb      	strb	r3, [r7, #7]
 800ef72:	e00c      	b.n	800ef8e <ENC_Clear_Speed_Buffer+0x26>
    {
        hSpeed_Buffer1[i] = 0;
 800ef74:	79fb      	ldrb	r3, [r7, #7]
 800ef76:	4a0d      	ldr	r2, [pc, #52]	; (800efac <ENC_Clear_Speed_Buffer+0x44>)
 800ef78:	2100      	movs	r1, #0
 800ef7a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        hSpeed_Buffer2[i] = 0;
 800ef7e:	79fb      	ldrb	r3, [r7, #7]
 800ef80:	4a0b      	ldr	r2, [pc, #44]	; (800efb0 <ENC_Clear_Speed_Buffer+0x48>)
 800ef82:	2100      	movs	r1, #0
 800ef84:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (i=0;i<SPEED_BUFFER_SIZE;i++)
 800ef88:	79fb      	ldrb	r3, [r7, #7]
 800ef8a:	3301      	adds	r3, #1
 800ef8c:	71fb      	strb	r3, [r7, #7]
 800ef8e:	79fb      	ldrb	r3, [r7, #7]
 800ef90:	2b02      	cmp	r3, #2
 800ef92:	d9ef      	bls.n	800ef74 <ENC_Clear_Speed_Buffer+0xc>
    }

    bIs_First_Measurement2 = true;//A
 800ef94:	4b07      	ldr	r3, [pc, #28]	; (800efb4 <ENC_Clear_Speed_Buffer+0x4c>)
 800ef96:	2201      	movs	r2, #1
 800ef98:	701a      	strb	r2, [r3, #0]
    bIs_First_Measurement1 = true;//B
 800ef9a:	4b07      	ldr	r3, [pc, #28]	; (800efb8 <ENC_Clear_Speed_Buffer+0x50>)
 800ef9c:	2201      	movs	r2, #1
 800ef9e:	701a      	strb	r2, [r3, #0]
}
 800efa0:	bf00      	nop
 800efa2:	370c      	adds	r7, #12
 800efa4:	46bd      	mov	sp, r7
 800efa6:	bc80      	pop	{r7}
 800efa8:	4770      	bx	lr
 800efaa:	bf00      	nop
 800efac:	20001134 	.word	0x20001134
 800efb0:	2000112c 	.word	0x2000112c
 800efb4:	2000006c 	.word	0x2000006c
 800efb8:	2000006d 	.word	0x2000006d

0800efbc <ENC_Calc_Average_Speed>:

void ENC_Calc_Average_Speed(void)//
{
 800efbc:	b580      	push	{r7, lr}
 800efbe:	b084      	sub	sp, #16
 800efc0:	af00      	add	r7, sp, #0
    uint8_t i;
	int32_t wtemp3=0;
 800efc2:	2300      	movs	r3, #0
 800efc4:	60bb      	str	r3, [r7, #8]
	int32_t wtemp4=0;
 800efc6:	2300      	movs	r3, #0
 800efc8:	607b      	str	r3, [r7, #4]

    //
	for (i=0;i<SPEED_BUFFER_SIZE;i++)
 800efca:	2300      	movs	r3, #0
 800efcc:	73fb      	strb	r3, [r7, #15]
 800efce:	e012      	b.n	800eff6 <ENC_Calc_Average_Speed+0x3a>
	{
		wtemp3 += hSpeed_Buffer1[i];//right
 800efd0:	7bfb      	ldrb	r3, [r7, #15]
 800efd2:	4a23      	ldr	r2, [pc, #140]	; (800f060 <ENC_Calc_Average_Speed+0xa4>)
 800efd4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800efd8:	461a      	mov	r2, r3
 800efda:	68bb      	ldr	r3, [r7, #8]
 800efdc:	4413      	add	r3, r2
 800efde:	60bb      	str	r3, [r7, #8]
		wtemp4 += hSpeed_Buffer2[i];//left
 800efe0:	7bfb      	ldrb	r3, [r7, #15]
 800efe2:	4a20      	ldr	r2, [pc, #128]	; (800f064 <ENC_Calc_Average_Speed+0xa8>)
 800efe4:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800efe8:	461a      	mov	r2, r3
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	4413      	add	r3, r2
 800efee:	607b      	str	r3, [r7, #4]
	for (i=0;i<SPEED_BUFFER_SIZE;i++)
 800eff0:	7bfb      	ldrb	r3, [r7, #15]
 800eff2:	3301      	adds	r3, #1
 800eff4:	73fb      	strb	r3, [r7, #15]
 800eff6:	7bfb      	ldrb	r3, [r7, #15]
 800eff8:	2b02      	cmp	r3, #2
 800effa:	d9e9      	bls.n	800efd0 <ENC_Calc_Average_Speed+0x14>
	}

    // /s
	wtemp3 /= (SPEED_BUFFER_SIZE);
 800effc:	68bb      	ldr	r3, [r7, #8]
 800effe:	4a1a      	ldr	r2, [pc, #104]	; (800f068 <ENC_Calc_Average_Speed+0xac>)
 800f000:	fb82 1203 	smull	r1, r2, r2, r3
 800f004:	17db      	asrs	r3, r3, #31
 800f006:	1ad3      	subs	r3, r2, r3
 800f008:	60bb      	str	r3, [r7, #8]
	wtemp4 /= (SPEED_BUFFER_SIZE); // /s
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	4a16      	ldr	r2, [pc, #88]	; (800f068 <ENC_Calc_Average_Speed+0xac>)
 800f00e:	fb82 1203 	smull	r1, r2, r2, r3
 800f012:	17db      	asrs	r3, r3, #31
 800f014:	1ad3      	subs	r3, r2, r3
 800f016:	607b      	str	r3, [r7, #4]
//	wtemp3 = (wtemp3 * SPEED_SAMPLING_FREQ)*60/(4*ENCODER1_PPR);
//	wtemp4 = (wtemp4 * SPEED_SAMPLING_FREQ)*60/(4*ENCODER2_PPR);
	wtemp3 = (wtemp3 * SPEED_SAMPLING_FREQ)*60/(ENCODER1_PPR);
	wtemp4 = (wtemp4 * SPEED_SAMPLING_FREQ)*60/(ENCODER2_PPR);

	hRot_Speed2= (float)(wtemp4);// r/min//left
 800f018:	6878      	ldr	r0, [r7, #4]
 800f01a:	f7f7 fcab 	bl	8006974 <__aeabi_i2f>
 800f01e:	4603      	mov	r3, r0
 800f020:	4a12      	ldr	r2, [pc, #72]	; (800f06c <ENC_Calc_Average_Speed+0xb0>)
 800f022:	6013      	str	r3, [r2, #0]
	hRot_Speed1= (float)(wtemp3);// r/min//right
 800f024:	68b8      	ldr	r0, [r7, #8]
 800f026:	f7f7 fca5 	bl	8006974 <__aeabi_i2f>
 800f02a:	4603      	mov	r3, r0
 800f02c:	4a10      	ldr	r2, [pc, #64]	; (800f070 <ENC_Calc_Average_Speed+0xb4>)
 800f02e:	6013      	str	r3, [r2, #0]
	hRot_Speed1 = fabs(hRot_Speed1);
 800f030:	4b0f      	ldr	r3, [pc, #60]	; (800f070 <ENC_Calc_Average_Speed+0xb4>)
 800f032:	681b      	ldr	r3, [r3, #0]
 800f034:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f038:	4a0d      	ldr	r2, [pc, #52]	; (800f070 <ENC_Calc_Average_Speed+0xb4>)
 800f03a:	6013      	str	r3, [r2, #0]
	hRot_Speed2 = fabs(hRot_Speed2);
 800f03c:	4b0b      	ldr	r3, [pc, #44]	; (800f06c <ENC_Calc_Average_Speed+0xb0>)
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800f044:	4a09      	ldr	r2, [pc, #36]	; (800f06c <ENC_Calc_Average_Speed+0xb0>)
 800f046:	6013      	str	r3, [r2, #0]

//	Speed2=hRot_Speed2;// r/min
//	Speed1=hRot_Speed1;// r/min
	spd1PITuning=hRot_Speed1;// r/min
 800f048:	4b09      	ldr	r3, [pc, #36]	; (800f070 <ENC_Calc_Average_Speed+0xb4>)
 800f04a:	681b      	ldr	r3, [r3, #0]
 800f04c:	4a09      	ldr	r2, [pc, #36]	; (800f074 <ENC_Calc_Average_Speed+0xb8>)
 800f04e:	6013      	str	r3, [r2, #0]
	spd2PITuning=hRot_Speed2;// r/min
 800f050:	4b06      	ldr	r3, [pc, #24]	; (800f06c <ENC_Calc_Average_Speed+0xb0>)
 800f052:	681b      	ldr	r3, [r3, #0]
 800f054:	4a08      	ldr	r2, [pc, #32]	; (800f078 <ENC_Calc_Average_Speed+0xbc>)
 800f056:	6013      	str	r3, [r2, #0]
}
 800f058:	bf00      	nop
 800f05a:	3710      	adds	r7, #16
 800f05c:	46bd      	mov	sp, r7
 800f05e:	bd80      	pop	{r7, pc}
 800f060:	20001134 	.word	0x20001134
 800f064:	2000112c 	.word	0x2000112c
 800f068:	55555556 	.word	0x55555556
 800f06c:	2000113c 	.word	0x2000113c
 800f070:	20001140 	.word	0x20001140
 800f074:	200012c0 	.word	0x200012c0
 800f078:	200012c4 	.word	0x200012c4

0800f07c <Gain2>:

/****************************************************************************************************************/

float Gain2(void)//A PID PA2//left
{
 800f07c:	b580      	push	{r7, lr}
 800f07e:	af00      	add	r7, sp, #0
	//static float pulse = 0;

//	span=1*(Speed1-Speed2);//
//	pulse= pulse + PID_calculate(&Control_right,hRot_Speed2);//PID
	pulse= PID_P_calculate(&Control_left,hRot_Speed2);//PID
 800f080:	4b13      	ldr	r3, [pc, #76]	; (800f0d0 <Gain2+0x54>)
 800f082:	681b      	ldr	r3, [r3, #0]
 800f084:	4619      	mov	r1, r3
 800f086:	4813      	ldr	r0, [pc, #76]	; (800f0d4 <Gain2+0x58>)
 800f088:	f7ff fe66 	bl	800ed58 <PID_P_calculate>
 800f08c:	4603      	mov	r3, r0
 800f08e:	4a12      	ldr	r2, [pc, #72]	; (800f0d8 <Gain2+0x5c>)
 800f090:	6013      	str	r3, [r2, #0]

    //pwm
	if(pulse > 10000) pulse = 10000;
 800f092:	4b11      	ldr	r3, [pc, #68]	; (800f0d8 <Gain2+0x5c>)
 800f094:	681b      	ldr	r3, [r3, #0]
 800f096:	4911      	ldr	r1, [pc, #68]	; (800f0dc <Gain2+0x60>)
 800f098:	4618      	mov	r0, r3
 800f09a:	f7f7 fe7b 	bl	8006d94 <__aeabi_fcmpgt>
 800f09e:	4603      	mov	r3, r0
 800f0a0:	2b00      	cmp	r3, #0
 800f0a2:	d002      	beq.n	800f0aa <Gain2+0x2e>
 800f0a4:	4b0c      	ldr	r3, [pc, #48]	; (800f0d8 <Gain2+0x5c>)
 800f0a6:	4a0d      	ldr	r2, [pc, #52]	; (800f0dc <Gain2+0x60>)
 800f0a8:	601a      	str	r2, [r3, #0]
	if(pulse < 0) pulse = 0;
 800f0aa:	4b0b      	ldr	r3, [pc, #44]	; (800f0d8 <Gain2+0x5c>)
 800f0ac:	681b      	ldr	r3, [r3, #0]
 800f0ae:	f04f 0100 	mov.w	r1, #0
 800f0b2:	4618      	mov	r0, r3
 800f0b4:	f7f7 fe50 	bl	8006d58 <__aeabi_fcmplt>
 800f0b8:	4603      	mov	r3, r0
 800f0ba:	2b00      	cmp	r3, #0
 800f0bc:	d003      	beq.n	800f0c6 <Gain2+0x4a>
 800f0be:	4b06      	ldr	r3, [pc, #24]	; (800f0d8 <Gain2+0x5c>)
 800f0c0:	f04f 0200 	mov.w	r2, #0
 800f0c4:	601a      	str	r2, [r3, #0]

	return pulse;
 800f0c6:	4b04      	ldr	r3, [pc, #16]	; (800f0d8 <Gain2+0x5c>)
 800f0c8:	681b      	ldr	r3, [r3, #0]
	//A_REMP_PLUS=pulse;//APIDPWM
}
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	bd80      	pop	{r7, pc}
 800f0ce:	bf00      	nop
 800f0d0:	2000113c 	.word	0x2000113c
 800f0d4:	20000070 	.word	0x20000070
 800f0d8:	20001144 	.word	0x20001144
 800f0dc:	461c4000 	.word	0x461c4000

0800f0e0 <Gain1>:


float Gain1(void)//B PID PA1//right
{
 800f0e0:	b580      	push	{r7, lr}
 800f0e2:	af00      	add	r7, sp, #0
	//static float pulse1 = 0;

//	span=1*(Speed2-Speed1);//
//	pulse1= pulse1 + PID_calculate(&Control_left,hRot_Speed1);//PID
	pulse1= PID_P_calculate(&Control_right,hRot_Speed1);//PID
 800f0e4:	4b13      	ldr	r3, [pc, #76]	; (800f134 <Gain1+0x54>)
 800f0e6:	681b      	ldr	r3, [r3, #0]
 800f0e8:	4619      	mov	r1, r3
 800f0ea:	4813      	ldr	r0, [pc, #76]	; (800f138 <Gain1+0x58>)
 800f0ec:	f7ff fe34 	bl	800ed58 <PID_P_calculate>
 800f0f0:	4603      	mov	r3, r0
 800f0f2:	4a12      	ldr	r2, [pc, #72]	; (800f13c <Gain1+0x5c>)
 800f0f4:	6013      	str	r3, [r2, #0]

    ////pwm 
	if(pulse1 > 10000) pulse1 = 10000;
 800f0f6:	4b11      	ldr	r3, [pc, #68]	; (800f13c <Gain1+0x5c>)
 800f0f8:	681b      	ldr	r3, [r3, #0]
 800f0fa:	4911      	ldr	r1, [pc, #68]	; (800f140 <Gain1+0x60>)
 800f0fc:	4618      	mov	r0, r3
 800f0fe:	f7f7 fe49 	bl	8006d94 <__aeabi_fcmpgt>
 800f102:	4603      	mov	r3, r0
 800f104:	2b00      	cmp	r3, #0
 800f106:	d002      	beq.n	800f10e <Gain1+0x2e>
 800f108:	4b0c      	ldr	r3, [pc, #48]	; (800f13c <Gain1+0x5c>)
 800f10a:	4a0d      	ldr	r2, [pc, #52]	; (800f140 <Gain1+0x60>)
 800f10c:	601a      	str	r2, [r3, #0]
	if(pulse1 < 0) pulse1 = 0;
 800f10e:	4b0b      	ldr	r3, [pc, #44]	; (800f13c <Gain1+0x5c>)
 800f110:	681b      	ldr	r3, [r3, #0]
 800f112:	f04f 0100 	mov.w	r1, #0
 800f116:	4618      	mov	r0, r3
 800f118:	f7f7 fe1e 	bl	8006d58 <__aeabi_fcmplt>
 800f11c:	4603      	mov	r3, r0
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d003      	beq.n	800f12a <Gain1+0x4a>
 800f122:	4b06      	ldr	r3, [pc, #24]	; (800f13c <Gain1+0x5c>)
 800f124:	f04f 0200 	mov.w	r2, #0
 800f128:	601a      	str	r2, [r3, #0]

	return pulse1;
 800f12a:	4b04      	ldr	r3, [pc, #16]	; (800f13c <Gain1+0x5c>)
 800f12c:	681b      	ldr	r3, [r3, #0]

}
 800f12e:	4618      	mov	r0, r3
 800f130:	bd80      	pop	{r7, pc}
 800f132:	bf00      	nop
 800f134:	20001140 	.word	0x20001140
 800f138:	200000ac 	.word	0x200000ac
 800f13c:	20001148 	.word	0x20001148
 800f140:	461c4000 	.word	0x461c4000

0800f144 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800f144:	b580      	push	{r7, lr}
 800f146:	b088      	sub	sp, #32
 800f148:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f14a:	f107 0310 	add.w	r3, r7, #16
 800f14e:	2200      	movs	r2, #0
 800f150:	601a      	str	r2, [r3, #0]
 800f152:	605a      	str	r2, [r3, #4]
 800f154:	609a      	str	r2, [r3, #8]
 800f156:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800f158:	4b4a      	ldr	r3, [pc, #296]	; (800f284 <MX_GPIO_Init+0x140>)
 800f15a:	699b      	ldr	r3, [r3, #24]
 800f15c:	4a49      	ldr	r2, [pc, #292]	; (800f284 <MX_GPIO_Init+0x140>)
 800f15e:	f043 0310 	orr.w	r3, r3, #16
 800f162:	6193      	str	r3, [r2, #24]
 800f164:	4b47      	ldr	r3, [pc, #284]	; (800f284 <MX_GPIO_Init+0x140>)
 800f166:	699b      	ldr	r3, [r3, #24]
 800f168:	f003 0310 	and.w	r3, r3, #16
 800f16c:	60fb      	str	r3, [r7, #12]
 800f16e:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800f170:	4b44      	ldr	r3, [pc, #272]	; (800f284 <MX_GPIO_Init+0x140>)
 800f172:	699b      	ldr	r3, [r3, #24]
 800f174:	4a43      	ldr	r2, [pc, #268]	; (800f284 <MX_GPIO_Init+0x140>)
 800f176:	f043 0320 	orr.w	r3, r3, #32
 800f17a:	6193      	str	r3, [r2, #24]
 800f17c:	4b41      	ldr	r3, [pc, #260]	; (800f284 <MX_GPIO_Init+0x140>)
 800f17e:	699b      	ldr	r3, [r3, #24]
 800f180:	f003 0320 	and.w	r3, r3, #32
 800f184:	60bb      	str	r3, [r7, #8]
 800f186:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800f188:	4b3e      	ldr	r3, [pc, #248]	; (800f284 <MX_GPIO_Init+0x140>)
 800f18a:	699b      	ldr	r3, [r3, #24]
 800f18c:	4a3d      	ldr	r2, [pc, #244]	; (800f284 <MX_GPIO_Init+0x140>)
 800f18e:	f043 0304 	orr.w	r3, r3, #4
 800f192:	6193      	str	r3, [r2, #24]
 800f194:	4b3b      	ldr	r3, [pc, #236]	; (800f284 <MX_GPIO_Init+0x140>)
 800f196:	699b      	ldr	r3, [r3, #24]
 800f198:	f003 0304 	and.w	r3, r3, #4
 800f19c:	607b      	str	r3, [r7, #4]
 800f19e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800f1a0:	4b38      	ldr	r3, [pc, #224]	; (800f284 <MX_GPIO_Init+0x140>)
 800f1a2:	699b      	ldr	r3, [r3, #24]
 800f1a4:	4a37      	ldr	r2, [pc, #220]	; (800f284 <MX_GPIO_Init+0x140>)
 800f1a6:	f043 0308 	orr.w	r3, r3, #8
 800f1aa:	6193      	str	r3, [r2, #24]
 800f1ac:	4b35      	ldr	r3, [pc, #212]	; (800f284 <MX_GPIO_Init+0x140>)
 800f1ae:	699b      	ldr	r3, [r3, #24]
 800f1b0:	f003 0308 	and.w	r3, r3, #8
 800f1b4:	603b      	str	r3, [r7, #0]
 800f1b6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_3, GPIO_PIN_RESET);
 800f1b8:	2200      	movs	r2, #0
 800f1ba:	f242 0108 	movw	r1, #8200	; 0x2008
 800f1be:	4832      	ldr	r0, [pc, #200]	; (800f288 <MX_GPIO_Init+0x144>)
 800f1c0:	f002 fecc 	bl	8011f5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|SPI1_CS_Pin, GPIO_PIN_RESET);
 800f1c4:	2200      	movs	r2, #0
 800f1c6:	f248 0132 	movw	r1, #32818	; 0x8032
 800f1ca:	4830      	ldr	r0, [pc, #192]	; (800f28c <MX_GPIO_Init+0x148>)
 800f1cc:	f002 fec6 	bl	8011f5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|SCL_Pin
 800f1d0:	2200      	movs	r2, #0
 800f1d2:	f640 4107 	movw	r1, #3079	; 0xc07
 800f1d6:	482e      	ldr	r0, [pc, #184]	; (800f290 <MX_GPIO_Init+0x14c>)
 800f1d8:	f002 fec0 	bl	8011f5c <HAL_GPIO_WritePin>
                          |SDA_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_3;
 800f1dc:	f242 0308 	movw	r3, #8200	; 0x2008
 800f1e0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f1e2:	2301      	movs	r3, #1
 800f1e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f1e6:	2300      	movs	r3, #0
 800f1e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f1ea:	2302      	movs	r3, #2
 800f1ec:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800f1ee:	f107 0310 	add.w	r3, r7, #16
 800f1f2:	4619      	mov	r1, r3
 800f1f4:	4824      	ldr	r0, [pc, #144]	; (800f288 <MX_GPIO_Init+0x144>)
 800f1f6:	f002 fd1d 	bl	8011c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 800f1fa:	2301      	movs	r3, #1
 800f1fc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800f1fe:	4b25      	ldr	r3, [pc, #148]	; (800f294 <MX_GPIO_Init+0x150>)
 800f200:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f202:	2300      	movs	r3, #0
 800f204:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f206:	f107 0310 	add.w	r3, r7, #16
 800f20a:	4619      	mov	r1, r3
 800f20c:	481f      	ldr	r0, [pc, #124]	; (800f28c <MX_GPIO_Init+0x148>)
 800f20e:	f002 fd11 	bl	8011c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA4 PA5 PAPin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|SPI1_CS_Pin;
 800f212:	f248 0332 	movw	r3, #32818	; 0x8032
 800f216:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f218:	2301      	movs	r3, #1
 800f21a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f21c:	2300      	movs	r3, #0
 800f21e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f220:	2302      	movs	r3, #2
 800f222:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f224:	f107 0310 	add.w	r3, r7, #16
 800f228:	4619      	mov	r1, r3
 800f22a:	4818      	ldr	r0, [pc, #96]	; (800f28c <MX_GPIO_Init+0x148>)
 800f22c:	f002 fd02 	bl	8011c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800f230:	2307      	movs	r3, #7
 800f232:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800f234:	2301      	movs	r3, #1
 800f236:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f238:	2300      	movs	r3, #0
 800f23a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800f23c:	2302      	movs	r3, #2
 800f23e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f240:	f107 0310 	add.w	r3, r7, #16
 800f244:	4619      	mov	r1, r3
 800f246:	4812      	ldr	r0, [pc, #72]	; (800f290 <MX_GPIO_Init+0x14c>)
 800f248:	f002 fcf4 	bl	8011c34 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = SCL_Pin|SDA_Pin;
 800f24c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800f250:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800f252:	2311      	movs	r3, #17
 800f254:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800f256:	2301      	movs	r3, #1
 800f258:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800f25a:	2303      	movs	r3, #3
 800f25c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800f25e:	f107 0310 	add.w	r3, r7, #16
 800f262:	4619      	mov	r1, r3
 800f264:	480a      	ldr	r0, [pc, #40]	; (800f290 <MX_GPIO_Init+0x14c>)
 800f266:	f002 fce5 	bl	8011c34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800f26a:	2200      	movs	r2, #0
 800f26c:	2100      	movs	r1, #0
 800f26e:	2006      	movs	r0, #6
 800f270:	f002 fb67 	bl	8011942 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800f274:	2006      	movs	r0, #6
 800f276:	f002 fb80 	bl	801197a <HAL_NVIC_EnableIRQ>

}
 800f27a:	bf00      	nop
 800f27c:	3720      	adds	r7, #32
 800f27e:	46bd      	mov	sp, r7
 800f280:	bd80      	pop	{r7, pc}
 800f282:	bf00      	nop
 800f284:	40021000 	.word	0x40021000
 800f288:	40011000 	.word	0x40011000
 800f28c:	40010800 	.word	0x40010800
 800f290:	40010c00 	.word	0x40010c00
 800f294:	10110000 	.word	0x10110000

0800f298 <__io_putchar>:
#ifdef __GNUC__

#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)

PUTCHAR_PROTOTYPE
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	b082      	sub	sp, #8
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
 HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 800f2a0:	1d39      	adds	r1, r7, #4
 800f2a2:	f04f 33ff 	mov.w	r3, #4294967295
 800f2a6:	2201      	movs	r2, #1
 800f2a8:	4803      	ldr	r0, [pc, #12]	; (800f2b8 <__io_putchar+0x20>)
 800f2aa:	f005 f9c0 	bl	801462e <HAL_UART_Transmit>
 return ch;
 800f2ae:	687b      	ldr	r3, [r7, #4]
}
 800f2b0:	4618      	mov	r0, r3
 800f2b2:	3708      	adds	r7, #8
 800f2b4:	46bd      	mov	sp, r7
 800f2b6:	bd80      	pop	{r7, pc}
 800f2b8:	20001610 	.word	0x20001610
 800f2bc:	00000000 	.word	0x00000000

0800f2c0 <Euler2Quat>:
//	}

}

void Euler2Quat(float roll,float pitch,float yaw)
{
 800f2c0:	b5b0      	push	{r4, r5, r7, lr}
 800f2c2:	b084      	sub	sp, #16
 800f2c4:	af00      	add	r7, sp, #0
 800f2c6:	60f8      	str	r0, [r7, #12]
 800f2c8:	60b9      	str	r1, [r7, #8]
 800f2ca:	607a      	str	r2, [r7, #4]
	roll  = roll*M_PI/180;
 800f2cc:	68f8      	ldr	r0, [r7, #12]
 800f2ce:	f7f6 fef7 	bl	80060c0 <__aeabi_f2d>
 800f2d2:	a3b1      	add	r3, pc, #708	; (adr r3, 800f598 <Euler2Quat+0x2d8>)
 800f2d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2d8:	f7f6 ff4a 	bl	8006170 <__aeabi_dmul>
 800f2dc:	4602      	mov	r2, r0
 800f2de:	460b      	mov	r3, r1
 800f2e0:	4610      	mov	r0, r2
 800f2e2:	4619      	mov	r1, r3
 800f2e4:	f04f 0200 	mov.w	r2, #0
 800f2e8:	4bad      	ldr	r3, [pc, #692]	; (800f5a0 <Euler2Quat+0x2e0>)
 800f2ea:	f7f7 f86b 	bl	80063c4 <__aeabi_ddiv>
 800f2ee:	4602      	mov	r2, r0
 800f2f0:	460b      	mov	r3, r1
 800f2f2:	4610      	mov	r0, r2
 800f2f4:	4619      	mov	r1, r3
 800f2f6:	f7f7 fa33 	bl	8006760 <__aeabi_d2f>
 800f2fa:	4603      	mov	r3, r0
 800f2fc:	60fb      	str	r3, [r7, #12]
	pitch  = pitch*M_PI/180;
 800f2fe:	68b8      	ldr	r0, [r7, #8]
 800f300:	f7f6 fede 	bl	80060c0 <__aeabi_f2d>
 800f304:	a3a4      	add	r3, pc, #656	; (adr r3, 800f598 <Euler2Quat+0x2d8>)
 800f306:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f30a:	f7f6 ff31 	bl	8006170 <__aeabi_dmul>
 800f30e:	4602      	mov	r2, r0
 800f310:	460b      	mov	r3, r1
 800f312:	4610      	mov	r0, r2
 800f314:	4619      	mov	r1, r3
 800f316:	f04f 0200 	mov.w	r2, #0
 800f31a:	4ba1      	ldr	r3, [pc, #644]	; (800f5a0 <Euler2Quat+0x2e0>)
 800f31c:	f7f7 f852 	bl	80063c4 <__aeabi_ddiv>
 800f320:	4602      	mov	r2, r0
 800f322:	460b      	mov	r3, r1
 800f324:	4610      	mov	r0, r2
 800f326:	4619      	mov	r1, r3
 800f328:	f7f7 fa1a 	bl	8006760 <__aeabi_d2f>
 800f32c:	4603      	mov	r3, r0
 800f32e:	60bb      	str	r3, [r7, #8]
	yaw  = yaw*M_PI/180;
 800f330:	6878      	ldr	r0, [r7, #4]
 800f332:	f7f6 fec5 	bl	80060c0 <__aeabi_f2d>
 800f336:	a398      	add	r3, pc, #608	; (adr r3, 800f598 <Euler2Quat+0x2d8>)
 800f338:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f33c:	f7f6 ff18 	bl	8006170 <__aeabi_dmul>
 800f340:	4602      	mov	r2, r0
 800f342:	460b      	mov	r3, r1
 800f344:	4610      	mov	r0, r2
 800f346:	4619      	mov	r1, r3
 800f348:	f04f 0200 	mov.w	r2, #0
 800f34c:	4b94      	ldr	r3, [pc, #592]	; (800f5a0 <Euler2Quat+0x2e0>)
 800f34e:	f7f7 f839 	bl	80063c4 <__aeabi_ddiv>
 800f352:	4602      	mov	r2, r0
 800f354:	460b      	mov	r3, r1
 800f356:	4610      	mov	r0, r2
 800f358:	4619      	mov	r1, r3
 800f35a:	f7f7 fa01 	bl	8006760 <__aeabi_d2f>
 800f35e:	4603      	mov	r3, r0
 800f360:	607b      	str	r3, [r7, #4]
	q0.quat_d = cosf(roll/2)*cosf(pitch/2)*cosf(yaw/2)+sinf(roll/2)*sinf(pitch/2)*sinf(yaw/2);
 800f362:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f366:	68f8      	ldr	r0, [r7, #12]
 800f368:	f7f7 fc0c 	bl	8006b84 <__aeabi_fdiv>
 800f36c:	4603      	mov	r3, r0
 800f36e:	4618      	mov	r0, r3
 800f370:	f008 ff38 	bl	80181e4 <cosf>
 800f374:	4604      	mov	r4, r0
 800f376:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f37a:	68b8      	ldr	r0, [r7, #8]
 800f37c:	f7f7 fc02 	bl	8006b84 <__aeabi_fdiv>
 800f380:	4603      	mov	r3, r0
 800f382:	4618      	mov	r0, r3
 800f384:	f008 ff2e 	bl	80181e4 <cosf>
 800f388:	4603      	mov	r3, r0
 800f38a:	4619      	mov	r1, r3
 800f38c:	4620      	mov	r0, r4
 800f38e:	f7f7 fb45 	bl	8006a1c <__aeabi_fmul>
 800f392:	4603      	mov	r3, r0
 800f394:	461c      	mov	r4, r3
 800f396:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f39a:	6878      	ldr	r0, [r7, #4]
 800f39c:	f7f7 fbf2 	bl	8006b84 <__aeabi_fdiv>
 800f3a0:	4603      	mov	r3, r0
 800f3a2:	4618      	mov	r0, r3
 800f3a4:	f008 ff1e 	bl	80181e4 <cosf>
 800f3a8:	4603      	mov	r3, r0
 800f3aa:	4619      	mov	r1, r3
 800f3ac:	4620      	mov	r0, r4
 800f3ae:	f7f7 fb35 	bl	8006a1c <__aeabi_fmul>
 800f3b2:	4603      	mov	r3, r0
 800f3b4:	461d      	mov	r5, r3
 800f3b6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f3ba:	68f8      	ldr	r0, [r7, #12]
 800f3bc:	f7f7 fbe2 	bl	8006b84 <__aeabi_fdiv>
 800f3c0:	4603      	mov	r3, r0
 800f3c2:	4618      	mov	r0, r3
 800f3c4:	f008 ff42 	bl	801824c <sinf>
 800f3c8:	4604      	mov	r4, r0
 800f3ca:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f3ce:	68b8      	ldr	r0, [r7, #8]
 800f3d0:	f7f7 fbd8 	bl	8006b84 <__aeabi_fdiv>
 800f3d4:	4603      	mov	r3, r0
 800f3d6:	4618      	mov	r0, r3
 800f3d8:	f008 ff38 	bl	801824c <sinf>
 800f3dc:	4603      	mov	r3, r0
 800f3de:	4619      	mov	r1, r3
 800f3e0:	4620      	mov	r0, r4
 800f3e2:	f7f7 fb1b 	bl	8006a1c <__aeabi_fmul>
 800f3e6:	4603      	mov	r3, r0
 800f3e8:	461c      	mov	r4, r3
 800f3ea:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f3ee:	6878      	ldr	r0, [r7, #4]
 800f3f0:	f7f7 fbc8 	bl	8006b84 <__aeabi_fdiv>
 800f3f4:	4603      	mov	r3, r0
 800f3f6:	4618      	mov	r0, r3
 800f3f8:	f008 ff28 	bl	801824c <sinf>
 800f3fc:	4603      	mov	r3, r0
 800f3fe:	4619      	mov	r1, r3
 800f400:	4620      	mov	r0, r4
 800f402:	f7f7 fb0b 	bl	8006a1c <__aeabi_fmul>
 800f406:	4603      	mov	r3, r0
 800f408:	4619      	mov	r1, r3
 800f40a:	4628      	mov	r0, r5
 800f40c:	f7f7 f9fe 	bl	800680c <__addsf3>
 800f410:	4603      	mov	r3, r0
 800f412:	461a      	mov	r2, r3
 800f414:	4b63      	ldr	r3, [pc, #396]	; (800f5a4 <Euler2Quat+0x2e4>)
 800f416:	601a      	str	r2, [r3, #0]
	q1.quat_d = sinf(roll/2)*cosf(pitch/2)*cosf(yaw/2)-cosf(roll/2)*sinf(pitch/2)*sinf(yaw/2);
 800f418:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f41c:	68f8      	ldr	r0, [r7, #12]
 800f41e:	f7f7 fbb1 	bl	8006b84 <__aeabi_fdiv>
 800f422:	4603      	mov	r3, r0
 800f424:	4618      	mov	r0, r3
 800f426:	f008 ff11 	bl	801824c <sinf>
 800f42a:	4604      	mov	r4, r0
 800f42c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f430:	68b8      	ldr	r0, [r7, #8]
 800f432:	f7f7 fba7 	bl	8006b84 <__aeabi_fdiv>
 800f436:	4603      	mov	r3, r0
 800f438:	4618      	mov	r0, r3
 800f43a:	f008 fed3 	bl	80181e4 <cosf>
 800f43e:	4603      	mov	r3, r0
 800f440:	4619      	mov	r1, r3
 800f442:	4620      	mov	r0, r4
 800f444:	f7f7 faea 	bl	8006a1c <__aeabi_fmul>
 800f448:	4603      	mov	r3, r0
 800f44a:	461c      	mov	r4, r3
 800f44c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f450:	6878      	ldr	r0, [r7, #4]
 800f452:	f7f7 fb97 	bl	8006b84 <__aeabi_fdiv>
 800f456:	4603      	mov	r3, r0
 800f458:	4618      	mov	r0, r3
 800f45a:	f008 fec3 	bl	80181e4 <cosf>
 800f45e:	4603      	mov	r3, r0
 800f460:	4619      	mov	r1, r3
 800f462:	4620      	mov	r0, r4
 800f464:	f7f7 fada 	bl	8006a1c <__aeabi_fmul>
 800f468:	4603      	mov	r3, r0
 800f46a:	461d      	mov	r5, r3
 800f46c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f470:	68f8      	ldr	r0, [r7, #12]
 800f472:	f7f7 fb87 	bl	8006b84 <__aeabi_fdiv>
 800f476:	4603      	mov	r3, r0
 800f478:	4618      	mov	r0, r3
 800f47a:	f008 feb3 	bl	80181e4 <cosf>
 800f47e:	4604      	mov	r4, r0
 800f480:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f484:	68b8      	ldr	r0, [r7, #8]
 800f486:	f7f7 fb7d 	bl	8006b84 <__aeabi_fdiv>
 800f48a:	4603      	mov	r3, r0
 800f48c:	4618      	mov	r0, r3
 800f48e:	f008 fedd 	bl	801824c <sinf>
 800f492:	4603      	mov	r3, r0
 800f494:	4619      	mov	r1, r3
 800f496:	4620      	mov	r0, r4
 800f498:	f7f7 fac0 	bl	8006a1c <__aeabi_fmul>
 800f49c:	4603      	mov	r3, r0
 800f49e:	461c      	mov	r4, r3
 800f4a0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f4a4:	6878      	ldr	r0, [r7, #4]
 800f4a6:	f7f7 fb6d 	bl	8006b84 <__aeabi_fdiv>
 800f4aa:	4603      	mov	r3, r0
 800f4ac:	4618      	mov	r0, r3
 800f4ae:	f008 fecd 	bl	801824c <sinf>
 800f4b2:	4603      	mov	r3, r0
 800f4b4:	4619      	mov	r1, r3
 800f4b6:	4620      	mov	r0, r4
 800f4b8:	f7f7 fab0 	bl	8006a1c <__aeabi_fmul>
 800f4bc:	4603      	mov	r3, r0
 800f4be:	4619      	mov	r1, r3
 800f4c0:	4628      	mov	r0, r5
 800f4c2:	f7f7 f9a1 	bl	8006808 <__aeabi_fsub>
 800f4c6:	4603      	mov	r3, r0
 800f4c8:	461a      	mov	r2, r3
 800f4ca:	4b37      	ldr	r3, [pc, #220]	; (800f5a8 <Euler2Quat+0x2e8>)
 800f4cc:	601a      	str	r2, [r3, #0]
	q2.quat_d = cosf(roll/2)*sinf(pitch/2)*cosf(yaw/2)+sinf(roll/2)*cosf(pitch/2)*sinf(yaw/2);
 800f4ce:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f4d2:	68f8      	ldr	r0, [r7, #12]
 800f4d4:	f7f7 fb56 	bl	8006b84 <__aeabi_fdiv>
 800f4d8:	4603      	mov	r3, r0
 800f4da:	4618      	mov	r0, r3
 800f4dc:	f008 fe82 	bl	80181e4 <cosf>
 800f4e0:	4604      	mov	r4, r0
 800f4e2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f4e6:	68b8      	ldr	r0, [r7, #8]
 800f4e8:	f7f7 fb4c 	bl	8006b84 <__aeabi_fdiv>
 800f4ec:	4603      	mov	r3, r0
 800f4ee:	4618      	mov	r0, r3
 800f4f0:	f008 feac 	bl	801824c <sinf>
 800f4f4:	4603      	mov	r3, r0
 800f4f6:	4619      	mov	r1, r3
 800f4f8:	4620      	mov	r0, r4
 800f4fa:	f7f7 fa8f 	bl	8006a1c <__aeabi_fmul>
 800f4fe:	4603      	mov	r3, r0
 800f500:	461c      	mov	r4, r3
 800f502:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f506:	6878      	ldr	r0, [r7, #4]
 800f508:	f7f7 fb3c 	bl	8006b84 <__aeabi_fdiv>
 800f50c:	4603      	mov	r3, r0
 800f50e:	4618      	mov	r0, r3
 800f510:	f008 fe68 	bl	80181e4 <cosf>
 800f514:	4603      	mov	r3, r0
 800f516:	4619      	mov	r1, r3
 800f518:	4620      	mov	r0, r4
 800f51a:	f7f7 fa7f 	bl	8006a1c <__aeabi_fmul>
 800f51e:	4603      	mov	r3, r0
 800f520:	461d      	mov	r5, r3
 800f522:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f526:	68f8      	ldr	r0, [r7, #12]
 800f528:	f7f7 fb2c 	bl	8006b84 <__aeabi_fdiv>
 800f52c:	4603      	mov	r3, r0
 800f52e:	4618      	mov	r0, r3
 800f530:	f008 fe8c 	bl	801824c <sinf>
 800f534:	4604      	mov	r4, r0
 800f536:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f53a:	68b8      	ldr	r0, [r7, #8]
 800f53c:	f7f7 fb22 	bl	8006b84 <__aeabi_fdiv>
 800f540:	4603      	mov	r3, r0
 800f542:	4618      	mov	r0, r3
 800f544:	f008 fe4e 	bl	80181e4 <cosf>
 800f548:	4603      	mov	r3, r0
 800f54a:	4619      	mov	r1, r3
 800f54c:	4620      	mov	r0, r4
 800f54e:	f7f7 fa65 	bl	8006a1c <__aeabi_fmul>
 800f552:	4603      	mov	r3, r0
 800f554:	461c      	mov	r4, r3
 800f556:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f55a:	6878      	ldr	r0, [r7, #4]
 800f55c:	f7f7 fb12 	bl	8006b84 <__aeabi_fdiv>
 800f560:	4603      	mov	r3, r0
 800f562:	4618      	mov	r0, r3
 800f564:	f008 fe72 	bl	801824c <sinf>
 800f568:	4603      	mov	r3, r0
 800f56a:	4619      	mov	r1, r3
 800f56c:	4620      	mov	r0, r4
 800f56e:	f7f7 fa55 	bl	8006a1c <__aeabi_fmul>
 800f572:	4603      	mov	r3, r0
 800f574:	4619      	mov	r1, r3
 800f576:	4628      	mov	r0, r5
 800f578:	f7f7 f948 	bl	800680c <__addsf3>
 800f57c:	4603      	mov	r3, r0
 800f57e:	461a      	mov	r2, r3
 800f580:	4b0a      	ldr	r3, [pc, #40]	; (800f5ac <Euler2Quat+0x2ec>)
 800f582:	601a      	str	r2, [r3, #0]
	q3.quat_d = cosf(roll/2)*cosf(pitch/2)*sinf(yaw/2)-sinf(roll/2)*sinf(pitch/2)*cosf(yaw/2);
 800f584:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f588:	68f8      	ldr	r0, [r7, #12]
 800f58a:	f7f7 fafb 	bl	8006b84 <__aeabi_fdiv>
 800f58e:	4603      	mov	r3, r0
 800f590:	4618      	mov	r0, r3
 800f592:	f008 fe27 	bl	80181e4 <cosf>
 800f596:	e00b      	b.n	800f5b0 <Euler2Quat+0x2f0>
 800f598:	54442d18 	.word	0x54442d18
 800f59c:	400921fb 	.word	0x400921fb
 800f5a0:	40668000 	.word	0x40668000
 800f5a4:	2000142c 	.word	0x2000142c
 800f5a8:	200013bc 	.word	0x200013bc
 800f5ac:	20001300 	.word	0x20001300
 800f5b0:	4604      	mov	r4, r0
 800f5b2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f5b6:	68b8      	ldr	r0, [r7, #8]
 800f5b8:	f7f7 fae4 	bl	8006b84 <__aeabi_fdiv>
 800f5bc:	4603      	mov	r3, r0
 800f5be:	4618      	mov	r0, r3
 800f5c0:	f008 fe10 	bl	80181e4 <cosf>
 800f5c4:	4603      	mov	r3, r0
 800f5c6:	4619      	mov	r1, r3
 800f5c8:	4620      	mov	r0, r4
 800f5ca:	f7f7 fa27 	bl	8006a1c <__aeabi_fmul>
 800f5ce:	4603      	mov	r3, r0
 800f5d0:	461c      	mov	r4, r3
 800f5d2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f5d6:	6878      	ldr	r0, [r7, #4]
 800f5d8:	f7f7 fad4 	bl	8006b84 <__aeabi_fdiv>
 800f5dc:	4603      	mov	r3, r0
 800f5de:	4618      	mov	r0, r3
 800f5e0:	f008 fe34 	bl	801824c <sinf>
 800f5e4:	4603      	mov	r3, r0
 800f5e6:	4619      	mov	r1, r3
 800f5e8:	4620      	mov	r0, r4
 800f5ea:	f7f7 fa17 	bl	8006a1c <__aeabi_fmul>
 800f5ee:	4603      	mov	r3, r0
 800f5f0:	461d      	mov	r5, r3
 800f5f2:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f5f6:	68f8      	ldr	r0, [r7, #12]
 800f5f8:	f7f7 fac4 	bl	8006b84 <__aeabi_fdiv>
 800f5fc:	4603      	mov	r3, r0
 800f5fe:	4618      	mov	r0, r3
 800f600:	f008 fe24 	bl	801824c <sinf>
 800f604:	4604      	mov	r4, r0
 800f606:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f60a:	68b8      	ldr	r0, [r7, #8]
 800f60c:	f7f7 faba 	bl	8006b84 <__aeabi_fdiv>
 800f610:	4603      	mov	r3, r0
 800f612:	4618      	mov	r0, r3
 800f614:	f008 fe1a 	bl	801824c <sinf>
 800f618:	4603      	mov	r3, r0
 800f61a:	4619      	mov	r1, r3
 800f61c:	4620      	mov	r0, r4
 800f61e:	f7f7 f9fd 	bl	8006a1c <__aeabi_fmul>
 800f622:	4603      	mov	r3, r0
 800f624:	461c      	mov	r4, r3
 800f626:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800f62a:	6878      	ldr	r0, [r7, #4]
 800f62c:	f7f7 faaa 	bl	8006b84 <__aeabi_fdiv>
 800f630:	4603      	mov	r3, r0
 800f632:	4618      	mov	r0, r3
 800f634:	f008 fdd6 	bl	80181e4 <cosf>
 800f638:	4603      	mov	r3, r0
 800f63a:	4619      	mov	r1, r3
 800f63c:	4620      	mov	r0, r4
 800f63e:	f7f7 f9ed 	bl	8006a1c <__aeabi_fmul>
 800f642:	4603      	mov	r3, r0
 800f644:	4619      	mov	r1, r3
 800f646:	4628      	mov	r0, r5
 800f648:	f7f7 f8de 	bl	8006808 <__aeabi_fsub>
 800f64c:	4603      	mov	r3, r0
 800f64e:	461a      	mov	r2, r3
 800f650:	4b02      	ldr	r3, [pc, #8]	; (800f65c <Euler2Quat+0x39c>)
 800f652:	601a      	str	r2, [r3, #0]
}
 800f654:	bf00      	nop
 800f656:	3710      	adds	r7, #16
 800f658:	46bd      	mov	sp, r7
 800f65a:	bdb0      	pop	{r4, r5, r7, pc}
 800f65c:	200013b0 	.word	0x200013b0

0800f660 <CRC16>:

/*******************************************************
 * *****************************************************/

uint16_t CRC16(uint8_t* pchMsg, uint16_t wDataLen)
{
 800f660:	b480      	push	{r7}
 800f662:	b085      	sub	sp, #20
 800f664:	af00      	add	r7, sp, #0
 800f666:	6078      	str	r0, [r7, #4]
 800f668:	460b      	mov	r3, r1
 800f66a:	807b      	strh	r3, [r7, #2]
	uint8_t chCRCHi = 0xFF; // CRC??
 800f66c:	23ff      	movs	r3, #255	; 0xff
 800f66e:	73fb      	strb	r3, [r7, #15]
	uint8_t chCRCLo = 0xFF; // CRC??
 800f670:	23ff      	movs	r3, #255	; 0xff
 800f672:	73bb      	strb	r3, [r7, #14]
	uint16_t wIndex;            // CRC

	while (wDataLen--)
 800f674:	e011      	b.n	800f69a <CRC16+0x3a>
	{
			// CRC
			wIndex = chCRCLo ^ *pchMsg++ ;
 800f676:	687b      	ldr	r3, [r7, #4]
 800f678:	1c5a      	adds	r2, r3, #1
 800f67a:	607a      	str	r2, [r7, #4]
 800f67c:	781a      	ldrb	r2, [r3, #0]
 800f67e:	7bbb      	ldrb	r3, [r7, #14]
 800f680:	4053      	eors	r3, r2
 800f682:	b2db      	uxtb	r3, r3
 800f684:	81bb      	strh	r3, [r7, #12]
			chCRCLo = chCRCHi ^ chCRCHTalbe[wIndex];
 800f686:	89bb      	ldrh	r3, [r7, #12]
 800f688:	4a0d      	ldr	r2, [pc, #52]	; (800f6c0 <CRC16+0x60>)
 800f68a:	5cd2      	ldrb	r2, [r2, r3]
 800f68c:	7bfb      	ldrb	r3, [r7, #15]
 800f68e:	4053      	eors	r3, r2
 800f690:	73bb      	strb	r3, [r7, #14]
			chCRCHi = chCRCLTalbe[wIndex] ;
 800f692:	89bb      	ldrh	r3, [r7, #12]
 800f694:	4a0b      	ldr	r2, [pc, #44]	; (800f6c4 <CRC16+0x64>)
 800f696:	5cd3      	ldrb	r3, [r2, r3]
 800f698:	73fb      	strb	r3, [r7, #15]
	while (wDataLen--)
 800f69a:	887b      	ldrh	r3, [r7, #2]
 800f69c:	1e5a      	subs	r2, r3, #1
 800f69e:	807a      	strh	r2, [r7, #2]
 800f6a0:	2b00      	cmp	r3, #0
 800f6a2:	d1e8      	bne.n	800f676 <CRC16+0x16>
	}

	return ((chCRCHi << 8) | chCRCLo) ;
 800f6a4:	7bfb      	ldrb	r3, [r7, #15]
 800f6a6:	021b      	lsls	r3, r3, #8
 800f6a8:	b21a      	sxth	r2, r3
 800f6aa:	7bbb      	ldrb	r3, [r7, #14]
 800f6ac:	b21b      	sxth	r3, r3
 800f6ae:	4313      	orrs	r3, r2
 800f6b0:	b21b      	sxth	r3, r3
 800f6b2:	b29b      	uxth	r3, r3
}
 800f6b4:	4618      	mov	r0, r3
 800f6b6:	3714      	adds	r7, #20
 800f6b8:	46bd      	mov	sp, r7
 800f6ba:	bc80      	pop	{r7}
 800f6bc:	4770      	bx	lr
 800f6be:	bf00      	nop
 800f6c0:	0801c1e8 	.word	0x0801c1e8
 800f6c4:	0801c2e8 	.word	0x0801c2e8

0800f6c8 <HAL_GPIO_EXTI_Callback>:



//EXINT Callback PA0
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)//
{
 800f6c8:	b480      	push	{r7}
 800f6ca:	b083      	sub	sp, #12
 800f6cc:	af00      	add	r7, sp, #0
 800f6ce:	4603      	mov	r3, r0
 800f6d0:	80fb      	strh	r3, [r7, #6]
//		SpdSum2++;
//	else
//		SpdSum2--;
//  }

    if(GPIO_Pin==GPIO_PIN_0)//
 800f6d2:	88fb      	ldrh	r3, [r7, #6]
 800f6d4:	2b01      	cmp	r3, #1
 800f6d6:	d102      	bne.n	800f6de <HAL_GPIO_EXTI_Callback+0x16>
    {
    	calflg = 1;
 800f6d8:	4b03      	ldr	r3, [pc, #12]	; (800f6e8 <HAL_GPIO_EXTI_Callback+0x20>)
 800f6da:	2201      	movs	r2, #1
 800f6dc:	701a      	strb	r2, [r3, #0]
//			default:
//				  break;
//    	}

    }
}
 800f6de:	bf00      	nop
 800f6e0:	370c      	adds	r7, #12
 800f6e2:	46bd      	mov	sp, r7
 800f6e4:	bc80      	pop	{r7}
 800f6e6:	4770      	bx	lr
 800f6e8:	200011d8 	.word	0x200011d8

0800f6ec <HAL_TIM_IC_CaptureCallback>:

/*
 * Encoder interrupt callback
 * */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f6ec:	b480      	push	{r7}
 800f6ee:	b083      	sub	sp, #12
 800f6f0:	af00      	add	r7, sp, #0
 800f6f2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM4)
 800f6f4:	687b      	ldr	r3, [r7, #4]
 800f6f6:	681b      	ldr	r3, [r3, #0]
 800f6f8:	4a1f      	ldr	r2, [pc, #124]	; (800f778 <HAL_TIM_IC_CaptureCallback+0x8c>)
 800f6fa:	4293      	cmp	r3, r2
 800f6fc:	d118      	bne.n	800f730 <HAL_TIM_IC_CaptureCallback+0x44>
	{

		oldSpdSum1++;
 800f6fe:	4b1f      	ldr	r3, [pc, #124]	; (800f77c <HAL_TIM_IC_CaptureCallback+0x90>)
 800f700:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f704:	b29b      	uxth	r3, r3
 800f706:	3301      	adds	r3, #1
 800f708:	b29b      	uxth	r3, r3
 800f70a:	b21a      	sxth	r2, r3
 800f70c:	4b1b      	ldr	r3, [pc, #108]	; (800f77c <HAL_TIM_IC_CaptureCallback+0x90>)
 800f70e:	801a      	strh	r2, [r3, #0]
		if(htim->Instance->CR1==0x01)//??
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	681b      	ldr	r3, [r3, #0]
 800f714:	681b      	ldr	r3, [r3, #0]
 800f716:	2b01      	cmp	r3, #1
 800f718:	d102      	bne.n	800f720 <HAL_TIM_IC_CaptureCallback+0x34>
			dirEnc1=1;
 800f71a:	4b19      	ldr	r3, [pc, #100]	; (800f780 <HAL_TIM_IC_CaptureCallback+0x94>)
 800f71c:	2201      	movs	r2, #1
 800f71e:	701a      	strb	r2, [r3, #0]
		if(htim->Instance->CR1==0x11)//??
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	681b      	ldr	r3, [r3, #0]
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	2b11      	cmp	r3, #17
 800f728:	d102      	bne.n	800f730 <HAL_TIM_IC_CaptureCallback+0x44>
			dirEnc1=2;
 800f72a:	4b15      	ldr	r3, [pc, #84]	; (800f780 <HAL_TIM_IC_CaptureCallback+0x94>)
 800f72c:	2202      	movs	r2, #2
 800f72e:	701a      	strb	r2, [r3, #0]
	}
	if(htim->Instance == TIM3)
 800f730:	687b      	ldr	r3, [r7, #4]
 800f732:	681b      	ldr	r3, [r3, #0]
 800f734:	4a13      	ldr	r2, [pc, #76]	; (800f784 <HAL_TIM_IC_CaptureCallback+0x98>)
 800f736:	4293      	cmp	r3, r2
 800f738:	d118      	bne.n	800f76c <HAL_TIM_IC_CaptureCallback+0x80>
	{
		oldSpdSum2++;
 800f73a:	4b13      	ldr	r3, [pc, #76]	; (800f788 <HAL_TIM_IC_CaptureCallback+0x9c>)
 800f73c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f740:	b29b      	uxth	r3, r3
 800f742:	3301      	adds	r3, #1
 800f744:	b29b      	uxth	r3, r3
 800f746:	b21a      	sxth	r2, r3
 800f748:	4b0f      	ldr	r3, [pc, #60]	; (800f788 <HAL_TIM_IC_CaptureCallback+0x9c>)
 800f74a:	801a      	strh	r2, [r3, #0]
		if(htim->Instance->CR1==0x01)//??
 800f74c:	687b      	ldr	r3, [r7, #4]
 800f74e:	681b      	ldr	r3, [r3, #0]
 800f750:	681b      	ldr	r3, [r3, #0]
 800f752:	2b01      	cmp	r3, #1
 800f754:	d102      	bne.n	800f75c <HAL_TIM_IC_CaptureCallback+0x70>
			dirEnc2=1;
 800f756:	4b0d      	ldr	r3, [pc, #52]	; (800f78c <HAL_TIM_IC_CaptureCallback+0xa0>)
 800f758:	2201      	movs	r2, #1
 800f75a:	701a      	strb	r2, [r3, #0]
		if(htim->Instance->CR1==0x11)//??
 800f75c:	687b      	ldr	r3, [r7, #4]
 800f75e:	681b      	ldr	r3, [r3, #0]
 800f760:	681b      	ldr	r3, [r3, #0]
 800f762:	2b11      	cmp	r3, #17
 800f764:	d102      	bne.n	800f76c <HAL_TIM_IC_CaptureCallback+0x80>
			dirEnc2=2;
 800f766:	4b09      	ldr	r3, [pc, #36]	; (800f78c <HAL_TIM_IC_CaptureCallback+0xa0>)
 800f768:	2202      	movs	r2, #2
 800f76a:	701a      	strb	r2, [r3, #0]
	}
}
 800f76c:	bf00      	nop
 800f76e:	370c      	adds	r7, #12
 800f770:	46bd      	mov	sp, r7
 800f772:	bc80      	pop	{r7}
 800f774:	4770      	bx	lr
 800f776:	bf00      	nop
 800f778:	40000800 	.word	0x40000800
 800f77c:	200012dc 	.word	0x200012dc
 800f780:	200012e8 	.word	0x200012e8
 800f784:	40000400 	.word	0x40000400
 800f788:	20001404 	.word	0x20001404
 800f78c:	2000140d 	.word	0x2000140d

0800f790 <HAL_UART_ErrorCallback>:

/*
 * UART Error CallBack
 * */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800f790:	b580      	push	{r7, lr}
 800f792:	b084      	sub	sp, #16
 800f794:	af00      	add	r7, sp, #0
 800f796:	6078      	str	r0, [r7, #4]
	if(huart == &huart1)
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	4a0d      	ldr	r2, [pc, #52]	; (800f7d0 <HAL_UART_ErrorCallback+0x40>)
 800f79c:	4293      	cmp	r3, r2
 800f79e:	d113      	bne.n	800f7c8 <HAL_UART_ErrorCallback+0x38>
	{
		__HAL_UART_CLEAR_OREFLAG(&huart1);
 800f7a0:	2300      	movs	r3, #0
 800f7a2:	60fb      	str	r3, [r7, #12]
 800f7a4:	4b0a      	ldr	r3, [pc, #40]	; (800f7d0 <HAL_UART_ErrorCallback+0x40>)
 800f7a6:	681b      	ldr	r3, [r3, #0]
 800f7a8:	681b      	ldr	r3, [r3, #0]
 800f7aa:	60fb      	str	r3, [r7, #12]
 800f7ac:	4b08      	ldr	r3, [pc, #32]	; (800f7d0 <HAL_UART_ErrorCallback+0x40>)
 800f7ae:	681b      	ldr	r3, [r3, #0]
 800f7b0:	685b      	ldr	r3, [r3, #4]
 800f7b2:	60fb      	str	r3, [r7, #12]
 800f7b4:	68fb      	ldr	r3, [r7, #12]
		__HAL_UNLOCK(&huart1);
 800f7b6:	4b06      	ldr	r3, [pc, #24]	; (800f7d0 <HAL_UART_ErrorCallback+0x40>)
 800f7b8:	2200      	movs	r2, #0
 800f7ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
		HAL_UART_Receive_IT(&huart1, (uint8_t *)aRxBuffer, 1);
 800f7be:	2201      	movs	r2, #1
 800f7c0:	4904      	ldr	r1, [pc, #16]	; (800f7d4 <HAL_UART_ErrorCallback+0x44>)
 800f7c2:	4803      	ldr	r0, [pc, #12]	; (800f7d0 <HAL_UART_ErrorCallback+0x40>)
 800f7c4:	f004 ffc5 	bl	8014752 <HAL_UART_Receive_IT>
	}
}
 800f7c8:	bf00      	nop
 800f7ca:	3710      	adds	r7, #16
 800f7cc:	46bd      	mov	sp, r7
 800f7ce:	bd80      	pop	{r7, pc}
 800f7d0:	20001610 	.word	0x20001610
 800f7d4:	20001410 	.word	0x20001410

0800f7d8 <HAL_UART_RxCpltCallback>:
/*
 * UART Receive Callback to jetson NX
 * */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800f7d8:	b580      	push	{r7, lr}
 800f7da:	b084      	sub	sp, #16
 800f7dc:	af00      	add	r7, sp, #0
 800f7de:	6078      	str	r0, [r7, #4]
/* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
		   the HAL_UART_RxCpltCallback could be implemented in the user file
   */
  uint8_t t =0;
 800f7e0:	2300      	movs	r3, #0
 800f7e2:	73fb      	strb	r3, [r7, #15]
  if(huart->Instance == USART1)
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	681b      	ldr	r3, [r3, #0]
 800f7e8:	4a9a      	ldr	r2, [pc, #616]	; (800fa54 <HAL_UART_RxCpltCallback+0x27c>)
 800f7ea:	4293      	cmp	r3, r2
 800f7ec:	f040 81a3 	bne.w	800fb36 <HAL_UART_RxCpltCallback+0x35e>
  {
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 800f7f0:	2201      	movs	r2, #1
 800f7f2:	2104      	movs	r1, #4
 800f7f4:	4898      	ldr	r0, [pc, #608]	; (800fa58 <HAL_UART_RxCpltCallback+0x280>)
 800f7f6:	f002 fbb1 	bl	8011f5c <HAL_GPIO_WritePin>
//	  usart1_tim = 1;
	  if(flag!=1)
 800f7fa:	4b98      	ldr	r3, [pc, #608]	; (800fa5c <HAL_UART_RxCpltCallback+0x284>)
 800f7fc:	781b      	ldrb	r3, [r3, #0]
 800f7fe:	2b01      	cmp	r3, #1
 800f800:	f000 818f 	beq.w	800fb22 <HAL_UART_RxCpltCallback+0x34a>
	  {
		  if(state == 0)
 800f804:	4b96      	ldr	r3, [pc, #600]	; (800fa60 <HAL_UART_RxCpltCallback+0x288>)
 800f806:	781b      	ldrb	r3, [r3, #0]
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d12f      	bne.n	800f86c <HAL_UART_RxCpltCallback+0x94>
		  {
			  if(aRxBuffer[0] ==0x55)
 800f80c:	4b95      	ldr	r3, [pc, #596]	; (800fa64 <HAL_UART_RxCpltCallback+0x28c>)
 800f80e:	781b      	ldrb	r3, [r3, #0]
 800f810:	2b55      	cmp	r3, #85	; 0x55
 800f812:	d103      	bne.n	800f81c <HAL_UART_RxCpltCallback+0x44>
			      header = 0x0055;
 800f814:	4b94      	ldr	r3, [pc, #592]	; (800fa68 <HAL_UART_RxCpltCallback+0x290>)
 800f816:	2255      	movs	r2, #85	; 0x55
 800f818:	801a      	strh	r2, [r3, #0]
 800f81a:	e182      	b.n	800fb22 <HAL_UART_RxCpltCallback+0x34a>
			  else if(aRxBuffer[0] ==0xAA)
 800f81c:	4b91      	ldr	r3, [pc, #580]	; (800fa64 <HAL_UART_RxCpltCallback+0x28c>)
 800f81e:	781b      	ldrb	r3, [r3, #0]
 800f820:	2baa      	cmp	r3, #170	; 0xaa
 800f822:	d11f      	bne.n	800f864 <HAL_UART_RxCpltCallback+0x8c>
			  {
				  header=(header<<8)|aRxBuffer[0];
 800f824:	4b90      	ldr	r3, [pc, #576]	; (800fa68 <HAL_UART_RxCpltCallback+0x290>)
 800f826:	881b      	ldrh	r3, [r3, #0]
 800f828:	021b      	lsls	r3, r3, #8
 800f82a:	b21a      	sxth	r2, r3
 800f82c:	4b8d      	ldr	r3, [pc, #564]	; (800fa64 <HAL_UART_RxCpltCallback+0x28c>)
 800f82e:	781b      	ldrb	r3, [r3, #0]
 800f830:	b21b      	sxth	r3, r3
 800f832:	4313      	orrs	r3, r2
 800f834:	b21b      	sxth	r3, r3
 800f836:	b29a      	uxth	r2, r3
 800f838:	4b8b      	ldr	r3, [pc, #556]	; (800fa68 <HAL_UART_RxCpltCallback+0x290>)
 800f83a:	801a      	strh	r2, [r3, #0]
				  if(header==0x55AA)
 800f83c:	4b8a      	ldr	r3, [pc, #552]	; (800fa68 <HAL_UART_RxCpltCallback+0x290>)
 800f83e:	881b      	ldrh	r3, [r3, #0]
 800f840:	f245 52aa 	movw	r2, #21930	; 0x55aa
 800f844:	4293      	cmp	r3, r2
 800f846:	f040 816c 	bne.w	800fb22 <HAL_UART_RxCpltCallback+0x34a>
				  {//
					  state=1;
 800f84a:	4b85      	ldr	r3, [pc, #532]	; (800fa60 <HAL_UART_RxCpltCallback+0x288>)
 800f84c:	2201      	movs	r2, #1
 800f84e:	701a      	strb	r2, [r3, #0]
					  USART_RX_BUF[0]=0x55;
 800f850:	4b86      	ldr	r3, [pc, #536]	; (800fa6c <HAL_UART_RxCpltCallback+0x294>)
 800f852:	2255      	movs	r2, #85	; 0x55
 800f854:	701a      	strb	r2, [r3, #0]
					  USART_RX_BUF[1]=0xAA;
 800f856:	4b85      	ldr	r3, [pc, #532]	; (800fa6c <HAL_UART_RxCpltCallback+0x294>)
 800f858:	22aa      	movs	r2, #170	; 0xaa
 800f85a:	705a      	strb	r2, [r3, #1]
					  recv_cnt=2;
 800f85c:	4b84      	ldr	r3, [pc, #528]	; (800fa70 <HAL_UART_RxCpltCallback+0x298>)
 800f85e:	2202      	movs	r2, #2
 800f860:	701a      	strb	r2, [r3, #0]
 800f862:	e15e      	b.n	800fb22 <HAL_UART_RxCpltCallback+0x34a>
				  }
			  }
			  else
				  header = 0;
 800f864:	4b80      	ldr	r3, [pc, #512]	; (800fa68 <HAL_UART_RxCpltCallback+0x290>)
 800f866:	2200      	movs	r2, #0
 800f868:	801a      	strh	r2, [r3, #0]
 800f86a:	e15a      	b.n	800fb22 <HAL_UART_RxCpltCallback+0x34a>
		  }
		  else if(state ==1)
 800f86c:	4b7c      	ldr	r3, [pc, #496]	; (800fa60 <HAL_UART_RxCpltCallback+0x288>)
 800f86e:	781b      	ldrb	r3, [r3, #0]
 800f870:	2b01      	cmp	r3, #1
 800f872:	d10e      	bne.n	800f892 <HAL_UART_RxCpltCallback+0xba>
		  {
			  USART_RX_BUF[recv_cnt++]=aRxBuffer[0];
 800f874:	4b7e      	ldr	r3, [pc, #504]	; (800fa70 <HAL_UART_RxCpltCallback+0x298>)
 800f876:	781b      	ldrb	r3, [r3, #0]
 800f878:	1c5a      	adds	r2, r3, #1
 800f87a:	b2d1      	uxtb	r1, r2
 800f87c:	4a7c      	ldr	r2, [pc, #496]	; (800fa70 <HAL_UART_RxCpltCallback+0x298>)
 800f87e:	7011      	strb	r1, [r2, #0]
 800f880:	461a      	mov	r2, r3
 800f882:	4b78      	ldr	r3, [pc, #480]	; (800fa64 <HAL_UART_RxCpltCallback+0x28c>)
 800f884:	7819      	ldrb	r1, [r3, #0]
 800f886:	4b79      	ldr	r3, [pc, #484]	; (800fa6c <HAL_UART_RxCpltCallback+0x294>)
 800f888:	5499      	strb	r1, [r3, r2]
			  state =2;
 800f88a:	4b75      	ldr	r3, [pc, #468]	; (800fa60 <HAL_UART_RxCpltCallback+0x288>)
 800f88c:	2202      	movs	r2, #2
 800f88e:	701a      	strb	r2, [r3, #0]
 800f890:	e147      	b.n	800fb22 <HAL_UART_RxCpltCallback+0x34a>
		  }
		  else if(state ==2)
 800f892:	4b73      	ldr	r3, [pc, #460]	; (800fa60 <HAL_UART_RxCpltCallback+0x288>)
 800f894:	781b      	ldrb	r3, [r3, #0]
 800f896:	2b02      	cmp	r3, #2
 800f898:	d11a      	bne.n	800f8d0 <HAL_UART_RxCpltCallback+0xf8>
		  {
			  pkt_len=aRxBuffer[0];
 800f89a:	4b72      	ldr	r3, [pc, #456]	; (800fa64 <HAL_UART_RxCpltCallback+0x28c>)
 800f89c:	781a      	ldrb	r2, [r3, #0]
 800f89e:	4b75      	ldr	r3, [pc, #468]	; (800fa74 <HAL_UART_RxCpltCallback+0x29c>)
 800f8a0:	701a      	strb	r2, [r3, #0]
			  USART_RX_BUF[recv_cnt++]=pkt_len;
 800f8a2:	4b73      	ldr	r3, [pc, #460]	; (800fa70 <HAL_UART_RxCpltCallback+0x298>)
 800f8a4:	781b      	ldrb	r3, [r3, #0]
 800f8a6:	1c5a      	adds	r2, r3, #1
 800f8a8:	b2d1      	uxtb	r1, r2
 800f8aa:	4a71      	ldr	r2, [pc, #452]	; (800fa70 <HAL_UART_RxCpltCallback+0x298>)
 800f8ac:	7011      	strb	r1, [r2, #0]
 800f8ae:	461a      	mov	r2, r3
 800f8b0:	4b70      	ldr	r3, [pc, #448]	; (800fa74 <HAL_UART_RxCpltCallback+0x29c>)
 800f8b2:	7819      	ldrb	r1, [r3, #0]
 800f8b4:	4b6d      	ldr	r3, [pc, #436]	; (800fa6c <HAL_UART_RxCpltCallback+0x294>)
 800f8b6:	5499      	strb	r1, [r3, r2]
			  if(pkt_len==10)
 800f8b8:	4b6e      	ldr	r3, [pc, #440]	; (800fa74 <HAL_UART_RxCpltCallback+0x29c>)
 800f8ba:	781b      	ldrb	r3, [r3, #0]
 800f8bc:	2b0a      	cmp	r3, #10
 800f8be:	d103      	bne.n	800f8c8 <HAL_UART_RxCpltCallback+0xf0>
				  state=3;
 800f8c0:	4b67      	ldr	r3, [pc, #412]	; (800fa60 <HAL_UART_RxCpltCallback+0x288>)
 800f8c2:	2203      	movs	r2, #3
 800f8c4:	701a      	strb	r2, [r3, #0]
 800f8c6:	e12c      	b.n	800fb22 <HAL_UART_RxCpltCallback+0x34a>
			  else
				  state=0;
 800f8c8:	4b65      	ldr	r3, [pc, #404]	; (800fa60 <HAL_UART_RxCpltCallback+0x288>)
 800f8ca:	2200      	movs	r2, #0
 800f8cc:	701a      	strb	r2, [r3, #0]
 800f8ce:	e128      	b.n	800fb22 <HAL_UART_RxCpltCallback+0x34a>
		  }
		  else if(state ==3)
 800f8d0:	4b63      	ldr	r3, [pc, #396]	; (800fa60 <HAL_UART_RxCpltCallback+0x288>)
 800f8d2:	781b      	ldrb	r3, [r3, #0]
 800f8d4:	2b03      	cmp	r3, #3
 800f8d6:	d116      	bne.n	800f906 <HAL_UART_RxCpltCallback+0x12e>
		  {
			 USART_RX_BUF[recv_cnt++]=aRxBuffer[0];
 800f8d8:	4b65      	ldr	r3, [pc, #404]	; (800fa70 <HAL_UART_RxCpltCallback+0x298>)
 800f8da:	781b      	ldrb	r3, [r3, #0]
 800f8dc:	1c5a      	adds	r2, r3, #1
 800f8de:	b2d1      	uxtb	r1, r2
 800f8e0:	4a63      	ldr	r2, [pc, #396]	; (800fa70 <HAL_UART_RxCpltCallback+0x298>)
 800f8e2:	7011      	strb	r1, [r2, #0]
 800f8e4:	461a      	mov	r2, r3
 800f8e6:	4b5f      	ldr	r3, [pc, #380]	; (800fa64 <HAL_UART_RxCpltCallback+0x28c>)
 800f8e8:	7819      	ldrb	r1, [r3, #0]
 800f8ea:	4b60      	ldr	r3, [pc, #384]	; (800fa6c <HAL_UART_RxCpltCallback+0x294>)
 800f8ec:	5499      	strb	r1, [r3, r2]
		     if(recv_cnt-4==pkt_len) //pkt_len
 800f8ee:	4b60      	ldr	r3, [pc, #384]	; (800fa70 <HAL_UART_RxCpltCallback+0x298>)
 800f8f0:	781b      	ldrb	r3, [r3, #0]
 800f8f2:	3b04      	subs	r3, #4
 800f8f4:	4a5f      	ldr	r2, [pc, #380]	; (800fa74 <HAL_UART_RxCpltCallback+0x29c>)
 800f8f6:	7812      	ldrb	r2, [r2, #0]
 800f8f8:	4293      	cmp	r3, r2
 800f8fa:	f040 8112 	bne.w	800fb22 <HAL_UART_RxCpltCallback+0x34a>
		    	 state=4;
 800f8fe:	4b58      	ldr	r3, [pc, #352]	; (800fa60 <HAL_UART_RxCpltCallback+0x288>)
 800f900:	2204      	movs	r2, #4
 800f902:	701a      	strb	r2, [r3, #0]
 800f904:	e10d      	b.n	800fb22 <HAL_UART_RxCpltCallback+0x34a>
//		     else if(pkt_len!=10)
//		    	 state=0;

		  }
		  else if(state == 4)
 800f906:	4b56      	ldr	r3, [pc, #344]	; (800fa60 <HAL_UART_RxCpltCallback+0x288>)
 800f908:	781b      	ldrb	r3, [r3, #0]
 800f90a:	2b04      	cmp	r3, #4
 800f90c:	d10e      	bne.n	800f92c <HAL_UART_RxCpltCallback+0x154>
		  {
			  USART_RX_BUF[recv_cnt++]=aRxBuffer[0];
 800f90e:	4b58      	ldr	r3, [pc, #352]	; (800fa70 <HAL_UART_RxCpltCallback+0x298>)
 800f910:	781b      	ldrb	r3, [r3, #0]
 800f912:	1c5a      	adds	r2, r3, #1
 800f914:	b2d1      	uxtb	r1, r2
 800f916:	4a56      	ldr	r2, [pc, #344]	; (800fa70 <HAL_UART_RxCpltCallback+0x298>)
 800f918:	7011      	strb	r1, [r2, #0]
 800f91a:	461a      	mov	r2, r3
 800f91c:	4b51      	ldr	r3, [pc, #324]	; (800fa64 <HAL_UART_RxCpltCallback+0x28c>)
 800f91e:	7819      	ldrb	r1, [r3, #0]
 800f920:	4b52      	ldr	r3, [pc, #328]	; (800fa6c <HAL_UART_RxCpltCallback+0x294>)
 800f922:	5499      	strb	r1, [r3, r2]
//			  checksum = USART_RX_BUF[recv_cnt];
			  state=5;
 800f924:	4b4e      	ldr	r3, [pc, #312]	; (800fa60 <HAL_UART_RxCpltCallback+0x288>)
 800f926:	2205      	movs	r2, #5
 800f928:	701a      	strb	r2, [r3, #0]
 800f92a:	e0fa      	b.n	800fb22 <HAL_UART_RxCpltCallback+0x34a>

		  }
		  else if(state == 5)
 800f92c:	4b4c      	ldr	r3, [pc, #304]	; (800fa60 <HAL_UART_RxCpltCallback+0x288>)
 800f92e:	781b      	ldrb	r3, [r3, #0]
 800f930:	2b05      	cmp	r3, #5
 800f932:	f040 80f6 	bne.w	800fb22 <HAL_UART_RxCpltCallback+0x34a>
		  {
			  USART_RX_BUF[recv_cnt++]=aRxBuffer[0];
 800f936:	4b4e      	ldr	r3, [pc, #312]	; (800fa70 <HAL_UART_RxCpltCallback+0x298>)
 800f938:	781b      	ldrb	r3, [r3, #0]
 800f93a:	1c5a      	adds	r2, r3, #1
 800f93c:	b2d1      	uxtb	r1, r2
 800f93e:	4a4c      	ldr	r2, [pc, #304]	; (800fa70 <HAL_UART_RxCpltCallback+0x298>)
 800f940:	7011      	strb	r1, [r2, #0]
 800f942:	461a      	mov	r2, r3
 800f944:	4b47      	ldr	r3, [pc, #284]	; (800fa64 <HAL_UART_RxCpltCallback+0x28c>)
 800f946:	7819      	ldrb	r1, [r3, #0]
 800f948:	4b48      	ldr	r3, [pc, #288]	; (800fa6c <HAL_UART_RxCpltCallback+0x294>)
 800f94a:	5499      	strb	r1, [r3, r2]
//			  checksum = checksum<<8|USART_RX_BUF[recv_cnt];
			  checksum = CRC16(USART_RX_BUF,USART_REC_LEN-2);
 800f94c:	210e      	movs	r1, #14
 800f94e:	4847      	ldr	r0, [pc, #284]	; (800fa6c <HAL_UART_RxCpltCallback+0x294>)
 800f950:	f7ff fe86 	bl	800f660 <CRC16>
 800f954:	4603      	mov	r3, r0
 800f956:	461a      	mov	r2, r3
 800f958:	4b47      	ldr	r3, [pc, #284]	; (800fa78 <HAL_UART_RxCpltCallback+0x2a0>)
 800f95a:	801a      	strh	r2, [r3, #0]
			  if (checksum == (uint16_t)(USART_RX_BUF[14]<<8|USART_RX_BUF[15]))  //ros 14<<8 sscom 15<<8
 800f95c:	4b43      	ldr	r3, [pc, #268]	; (800fa6c <HAL_UART_RxCpltCallback+0x294>)
 800f95e:	7b9b      	ldrb	r3, [r3, #14]
 800f960:	021b      	lsls	r3, r3, #8
 800f962:	b21a      	sxth	r2, r3
 800f964:	4b41      	ldr	r3, [pc, #260]	; (800fa6c <HAL_UART_RxCpltCallback+0x294>)
 800f966:	7bdb      	ldrb	r3, [r3, #15]
 800f968:	b21b      	sxth	r3, r3
 800f96a:	4313      	orrs	r3, r2
 800f96c:	b21a      	sxth	r2, r3
 800f96e:	4b42      	ldr	r3, [pc, #264]	; (800fa78 <HAL_UART_RxCpltCallback+0x2a0>)
 800f970:	881b      	ldrh	r3, [r3, #0]
 800f972:	b21b      	sxth	r3, r3
 800f974:	429a      	cmp	r2, r3
 800f976:	f040 80ce 	bne.w	800fb16 <HAL_UART_RxCpltCallback+0x33e>
			  {
				  if(USART_RX_BUF[2]==0x01)
 800f97a:	4b3c      	ldr	r3, [pc, #240]	; (800fa6c <HAL_UART_RxCpltCallback+0x294>)
 800f97c:	789b      	ldrb	r3, [r3, #2]
 800f97e:	2b01      	cmp	r3, #1
 800f980:	d160      	bne.n	800fa44 <HAL_UART_RxCpltCallback+0x26c>
					  //startup motor
					 // HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
					 // HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
		  //			  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
		  //			  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
					  dir1 = USART_RX_BUF[4];
 800f982:	4b3a      	ldr	r3, [pc, #232]	; (800fa6c <HAL_UART_RxCpltCallback+0x294>)
 800f984:	791a      	ldrb	r2, [r3, #4]
 800f986:	4b3d      	ldr	r3, [pc, #244]	; (800fa7c <HAL_UART_RxCpltCallback+0x2a4>)
 800f988:	701a      	strb	r2, [r3, #0]
					  dir2 = USART_RX_BUF[5];
 800f98a:	4b38      	ldr	r3, [pc, #224]	; (800fa6c <HAL_UART_RxCpltCallback+0x294>)
 800f98c:	795a      	ldrb	r2, [r3, #5]
 800f98e:	4b3c      	ldr	r3, [pc, #240]	; (800fa80 <HAL_UART_RxCpltCallback+0x2a8>)
 800f990:	701a      	strb	r2, [r3, #0]
					  for(t=0;t<4;t++)
 800f992:	2300      	movs	r3, #0
 800f994:	73fb      	strb	r3, [r7, #15]
 800f996:	e011      	b.n	800f9bc <HAL_UART_RxCpltCallback+0x1e4>
					  {
						  rightdata.data[t]=USART_RX_BUF[t+6];
 800f998:	7bfb      	ldrb	r3, [r7, #15]
 800f99a:	1d9a      	adds	r2, r3, #6
 800f99c:	7bfb      	ldrb	r3, [r7, #15]
 800f99e:	4933      	ldr	r1, [pc, #204]	; (800fa6c <HAL_UART_RxCpltCallback+0x294>)
 800f9a0:	5c89      	ldrb	r1, [r1, r2]
 800f9a2:	4a38      	ldr	r2, [pc, #224]	; (800fa84 <HAL_UART_RxCpltCallback+0x2ac>)
 800f9a4:	54d1      	strb	r1, [r2, r3]
						  leftdata.data[t]=USART_RX_BUF[t+10];
 800f9a6:	7bfb      	ldrb	r3, [r7, #15]
 800f9a8:	f103 020a 	add.w	r2, r3, #10
 800f9ac:	7bfb      	ldrb	r3, [r7, #15]
 800f9ae:	492f      	ldr	r1, [pc, #188]	; (800fa6c <HAL_UART_RxCpltCallback+0x294>)
 800f9b0:	5c89      	ldrb	r1, [r1, r2]
 800f9b2:	4a35      	ldr	r2, [pc, #212]	; (800fa88 <HAL_UART_RxCpltCallback+0x2b0>)
 800f9b4:	54d1      	strb	r1, [r2, r3]
					  for(t=0;t<4;t++)
 800f9b6:	7bfb      	ldrb	r3, [r7, #15]
 800f9b8:	3301      	adds	r3, #1
 800f9ba:	73fb      	strb	r3, [r7, #15]
 800f9bc:	7bfb      	ldrb	r3, [r7, #15]
 800f9be:	2b03      	cmp	r3, #3
 800f9c0:	d9ea      	bls.n	800f998 <HAL_UART_RxCpltCallback+0x1c0>
					  }

					  //?
					  odometry_right=rightdata.d;//mm/s
 800f9c2:	4b30      	ldr	r3, [pc, #192]	; (800fa84 <HAL_UART_RxCpltCallback+0x2ac>)
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	4a31      	ldr	r2, [pc, #196]	; (800fa8c <HAL_UART_RxCpltCallback+0x2b4>)
 800f9c8:	6013      	str	r3, [r2, #0]
					  odometry_left=leftdata.d;//mm/s
 800f9ca:	4b2f      	ldr	r3, [pc, #188]	; (800fa88 <HAL_UART_RxCpltCallback+0x2b0>)
 800f9cc:	681b      	ldr	r3, [r3, #0]
 800f9ce:	4a30      	ldr	r2, [pc, #192]	; (800fa90 <HAL_UART_RxCpltCallback+0x2b8>)
 800f9d0:	6013      	str	r3, [r2, #0]
					  if(dir1==1)
 800f9d2:	4b2a      	ldr	r3, [pc, #168]	; (800fa7c <HAL_UART_RxCpltCallback+0x2a4>)
 800f9d4:	781b      	ldrb	r3, [r3, #0]
 800f9d6:	2b01      	cmp	r3, #1
 800f9d8:	d109      	bne.n	800f9ee <HAL_UART_RxCpltCallback+0x216>
					  {
						  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 800f9da:	2200      	movs	r2, #0
 800f9dc:	2108      	movs	r1, #8
 800f9de:	482d      	ldr	r0, [pc, #180]	; (800fa94 <HAL_UART_RxCpltCallback+0x2bc>)
 800f9e0:	f002 fabc 	bl	8011f5c <HAL_GPIO_WritePin>
						  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 800f9e4:	2201      	movs	r2, #1
 800f9e6:	2102      	movs	r1, #2
 800f9e8:	482b      	ldr	r0, [pc, #172]	; (800fa98 <HAL_UART_RxCpltCallback+0x2c0>)
 800f9ea:	f002 fab7 	bl	8011f5c <HAL_GPIO_WritePin>
		  //				  rightdata.d = -rightdata.d;

					  }
					  if(dir1==2)
 800f9ee:	4b23      	ldr	r3, [pc, #140]	; (800fa7c <HAL_UART_RxCpltCallback+0x2a4>)
 800f9f0:	781b      	ldrb	r3, [r3, #0]
 800f9f2:	2b02      	cmp	r3, #2
 800f9f4:	d109      	bne.n	800fa0a <HAL_UART_RxCpltCallback+0x232>
					  {
						  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET);
 800f9f6:	2201      	movs	r2, #1
 800f9f8:	2108      	movs	r1, #8
 800f9fa:	4826      	ldr	r0, [pc, #152]	; (800fa94 <HAL_UART_RxCpltCallback+0x2bc>)
 800f9fc:	f002 faae 	bl	8011f5c <HAL_GPIO_WritePin>
						  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800fa00:	2200      	movs	r2, #0
 800fa02:	2102      	movs	r1, #2
 800fa04:	4824      	ldr	r0, [pc, #144]	; (800fa98 <HAL_UART_RxCpltCallback+0x2c0>)
 800fa06:	f002 faa9 	bl	8011f5c <HAL_GPIO_WritePin>
					  }
					  if(dir2==1)
 800fa0a:	4b1d      	ldr	r3, [pc, #116]	; (800fa80 <HAL_UART_RxCpltCallback+0x2a8>)
 800fa0c:	781b      	ldrb	r3, [r3, #0]
 800fa0e:	2b01      	cmp	r3, #1
 800fa10:	d10a      	bne.n	800fa28 <HAL_UART_RxCpltCallback+0x250>
					  {
						  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800fa12:	2200      	movs	r2, #0
 800fa14:	2110      	movs	r1, #16
 800fa16:	4820      	ldr	r0, [pc, #128]	; (800fa98 <HAL_UART_RxCpltCallback+0x2c0>)
 800fa18:	f002 faa0 	bl	8011f5c <HAL_GPIO_WritePin>
						  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 800fa1c:	2201      	movs	r2, #1
 800fa1e:	2120      	movs	r1, #32
 800fa20:	481d      	ldr	r0, [pc, #116]	; (800fa98 <HAL_UART_RxCpltCallback+0x2c0>)
 800fa22:	f002 fa9b 	bl	8011f5c <HAL_GPIO_WritePin>
 800fa26:	e00d      	b.n	800fa44 <HAL_UART_RxCpltCallback+0x26c>
		  //				  leftdata.d = -leftdata.d;
					  }
					  else if(dir2==2)
 800fa28:	4b15      	ldr	r3, [pc, #84]	; (800fa80 <HAL_UART_RxCpltCallback+0x2a8>)
 800fa2a:	781b      	ldrb	r3, [r3, #0]
 800fa2c:	2b02      	cmp	r3, #2
 800fa2e:	d109      	bne.n	800fa44 <HAL_UART_RxCpltCallback+0x26c>
					  {
						  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800fa30:	2201      	movs	r2, #1
 800fa32:	2110      	movs	r1, #16
 800fa34:	4818      	ldr	r0, [pc, #96]	; (800fa98 <HAL_UART_RxCpltCallback+0x2c0>)
 800fa36:	f002 fa91 	bl	8011f5c <HAL_GPIO_WritePin>
						  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800fa3a:	2200      	movs	r2, #0
 800fa3c:	2120      	movs	r1, #32
 800fa3e:	4816      	ldr	r0, [pc, #88]	; (800fa98 <HAL_UART_RxCpltCallback+0x2c0>)
 800fa40:	f002 fa8c 	bl	8011f5c <HAL_GPIO_WritePin>

					  }

//					  HAL_UART_Transmit_IT(&huart1,ACKBuf,sizeof(ACKBuf));
				  }
				  if(USART_RX_BUF[2]==0x02)
 800fa44:	4b09      	ldr	r3, [pc, #36]	; (800fa6c <HAL_UART_RxCpltCallback+0x294>)
 800fa46:	789b      	ldrb	r3, [r3, #2]
 800fa48:	2b02      	cmp	r3, #2
 800fa4a:	d144      	bne.n	800fad6 <HAL_UART_RxCpltCallback+0x2fe>
				  {
					  //receive spd cmd
					  //?
					  for(t=0;t<4;t++)
 800fa4c:	2300      	movs	r3, #0
 800fa4e:	73fb      	strb	r3, [r7, #15]
 800fa50:	e036      	b.n	800fac0 <HAL_UART_RxCpltCallback+0x2e8>
 800fa52:	bf00      	nop
 800fa54:	40013800 	.word	0x40013800
 800fa58:	40010c00 	.word	0x40010c00
 800fa5c:	2000114c 	.word	0x2000114c
 800fa60:	2000114d 	.word	0x2000114d
 800fa64:	20001410 	.word	0x20001410
 800fa68:	20001150 	.word	0x20001150
 800fa6c:	20001414 	.word	0x20001414
 800fa70:	2000114e 	.word	0x2000114e
 800fa74:	20001152 	.word	0x20001152
 800fa78:	20001154 	.word	0x20001154
 800fa7c:	20001344 	.word	0x20001344
 800fa80:	20001424 	.word	0x20001424
 800fa84:	200013d4 	.word	0x200013d4
 800fa88:	20001340 	.word	0x20001340
 800fa8c:	20001264 	.word	0x20001264
 800fa90:	20001268 	.word	0x20001268
 800fa94:	40011000 	.word	0x40011000
 800fa98:	40010800 	.word	0x40010800
					  {
						  rightdata.data[t]=USART_RX_BUF[t+4];
 800fa9c:	7bfb      	ldrb	r3, [r7, #15]
 800fa9e:	1d1a      	adds	r2, r3, #4
 800faa0:	7bfb      	ldrb	r3, [r7, #15]
 800faa2:	4927      	ldr	r1, [pc, #156]	; (800fb40 <HAL_UART_RxCpltCallback+0x368>)
 800faa4:	5c89      	ldrb	r1, [r1, r2]
 800faa6:	4a27      	ldr	r2, [pc, #156]	; (800fb44 <HAL_UART_RxCpltCallback+0x36c>)
 800faa8:	54d1      	strb	r1, [r2, r3]
						  leftdata.data[t]=USART_RX_BUF[t+8];
 800faaa:	7bfb      	ldrb	r3, [r7, #15]
 800faac:	f103 0208 	add.w	r2, r3, #8
 800fab0:	7bfb      	ldrb	r3, [r7, #15]
 800fab2:	4923      	ldr	r1, [pc, #140]	; (800fb40 <HAL_UART_RxCpltCallback+0x368>)
 800fab4:	5c89      	ldrb	r1, [r1, r2]
 800fab6:	4a24      	ldr	r2, [pc, #144]	; (800fb48 <HAL_UART_RxCpltCallback+0x370>)
 800fab8:	54d1      	strb	r1, [r2, r3]
					  for(t=0;t<4;t++)
 800faba:	7bfb      	ldrb	r3, [r7, #15]
 800fabc:	3301      	adds	r3, #1
 800fabe:	73fb      	strb	r3, [r7, #15]
 800fac0:	7bfb      	ldrb	r3, [r7, #15]
 800fac2:	2b03      	cmp	r3, #3
 800fac4:	d9ea      	bls.n	800fa9c <HAL_UART_RxCpltCallback+0x2c4>
					  }

					  //?
					  odometry_right=rightdata.d;//mm/s
 800fac6:	4b1f      	ldr	r3, [pc, #124]	; (800fb44 <HAL_UART_RxCpltCallback+0x36c>)
 800fac8:	681b      	ldr	r3, [r3, #0]
 800faca:	4a20      	ldr	r2, [pc, #128]	; (800fb4c <HAL_UART_RxCpltCallback+0x374>)
 800facc:	6013      	str	r3, [r2, #0]
					  odometry_left=leftdata.d;//mm/s
 800face:	4b1e      	ldr	r3, [pc, #120]	; (800fb48 <HAL_UART_RxCpltCallback+0x370>)
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	4a1f      	ldr	r2, [pc, #124]	; (800fb50 <HAL_UART_RxCpltCallback+0x378>)
 800fad4:	6013      	str	r3, [r2, #0]
//					  HAL_UART_Transmit_IT(&huart1,ACKBuf,sizeof(ACKBuf));

				  }
				  if(USART_RX_BUF[2]==0x03)
 800fad6:	4b1a      	ldr	r3, [pc, #104]	; (800fb40 <HAL_UART_RxCpltCallback+0x368>)
 800fad8:	789b      	ldrb	r3, [r3, #2]
 800fada:	2b03      	cmp	r3, #3
 800fadc:	d11b      	bne.n	800fb16 <HAL_UART_RxCpltCallback+0x33e>
				  {
					  // stop motor
					  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 800fade:	2108      	movs	r1, #8
 800fae0:	481c      	ldr	r0, [pc, #112]	; (800fb54 <HAL_UART_RxCpltCallback+0x37c>)
 800fae2:	f003 fdb3 	bl	801364c <HAL_TIM_PWM_Stop>
					  HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 800fae6:	210c      	movs	r1, #12
 800fae8:	481a      	ldr	r0, [pc, #104]	; (800fb54 <HAL_UART_RxCpltCallback+0x37c>)
 800faea:	f003 fdaf 	bl	801364c <HAL_TIM_PWM_Stop>
		  //			  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_3);
		  //			  HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
					  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 800faee:	2200      	movs	r2, #0
 800faf0:	2108      	movs	r1, #8
 800faf2:	4819      	ldr	r0, [pc, #100]	; (800fb58 <HAL_UART_RxCpltCallback+0x380>)
 800faf4:	f002 fa32 	bl	8011f5c <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800faf8:	2200      	movs	r2, #0
 800fafa:	2102      	movs	r1, #2
 800fafc:	4817      	ldr	r0, [pc, #92]	; (800fb5c <HAL_UART_RxCpltCallback+0x384>)
 800fafe:	f002 fa2d 	bl	8011f5c <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800fb02:	2200      	movs	r2, #0
 800fb04:	2110      	movs	r1, #16
 800fb06:	4815      	ldr	r0, [pc, #84]	; (800fb5c <HAL_UART_RxCpltCallback+0x384>)
 800fb08:	f002 fa28 	bl	8011f5c <HAL_GPIO_WritePin>
					  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800fb0c:	2200      	movs	r2, #0
 800fb0e:	2120      	movs	r1, #32
 800fb10:	4812      	ldr	r0, [pc, #72]	; (800fb5c <HAL_UART_RxCpltCallback+0x384>)
 800fb12:	f002 fa23 	bl	8011f5c <HAL_GPIO_WritePin>
//					  HAL_UART_Transmit_IT(&huart1,ACKBuf,sizeof(ACKBuf));
				  }
			  }
//			  flag=1;
			  state=0;
 800fb16:	4b12      	ldr	r3, [pc, #72]	; (800fb60 <HAL_UART_RxCpltCallback+0x388>)
 800fb18:	2200      	movs	r2, #0
 800fb1a:	701a      	strb	r2, [r3, #0]
			  recv_cnt=0;
 800fb1c:	4b11      	ldr	r3, [pc, #68]	; (800fb64 <HAL_UART_RxCpltCallback+0x38c>)
 800fb1e:	2200      	movs	r2, #0
 800fb20:	701a      	strb	r2, [r3, #0]

		  }
	  }
	  HAL_UART_Receive_IT(&huart1, (uint8_t *)aRxBuffer, 1);
 800fb22:	2201      	movs	r2, #1
 800fb24:	4910      	ldr	r1, [pc, #64]	; (800fb68 <HAL_UART_RxCpltCallback+0x390>)
 800fb26:	4811      	ldr	r0, [pc, #68]	; (800fb6c <HAL_UART_RxCpltCallback+0x394>)
 800fb28:	f004 fe13 	bl	8014752 <HAL_UART_Receive_IT>
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800fb2c:	2200      	movs	r2, #0
 800fb2e:	2104      	movs	r1, #4
 800fb30:	480f      	ldr	r0, [pc, #60]	; (800fb70 <HAL_UART_RxCpltCallback+0x398>)
 800fb32:	f002 fa13 	bl	8011f5c <HAL_GPIO_WritePin>
//      usart1_tim = 0;
  }

}
 800fb36:	bf00      	nop
 800fb38:	3710      	adds	r7, #16
 800fb3a:	46bd      	mov	sp, r7
 800fb3c:	bd80      	pop	{r7, pc}
 800fb3e:	bf00      	nop
 800fb40:	20001414 	.word	0x20001414
 800fb44:	200013d4 	.word	0x200013d4
 800fb48:	20001340 	.word	0x20001340
 800fb4c:	20001264 	.word	0x20001264
 800fb50:	20001268 	.word	0x20001268
 800fb54:	200015c8 	.word	0x200015c8
 800fb58:	40011000 	.word	0x40011000
 800fb5c:	40010800 	.word	0x40010800
 800fb60:	2000114d 	.word	0x2000114d
 800fb64:	2000114e 	.word	0x2000114e
 800fb68:	20001410 	.word	0x20001410
 800fb6c:	20001610 	.word	0x20001610
 800fb70:	40010c00 	.word	0x40010c00

0800fb74 <HAL_TIM_PeriodElapsedCallback>:

// timer interrupt callback 1ms period

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800fb74:	b580      	push	{r7, lr}
 800fb76:	b08c      	sub	sp, #48	; 0x30
 800fb78:	af0a      	add	r7, sp, #40	; 0x28
 800fb7a:	6078      	str	r0, [r7, #4]

	if(htim->Instance == TIM1)
 800fb7c:	687b      	ldr	r3, [r7, #4]
 800fb7e:	681b      	ldr	r3, [r3, #0]
 800fb80:	4a7d      	ldr	r2, [pc, #500]	; (800fd78 <HAL_TIM_PeriodElapsedCallback+0x204>)
 800fb82:	4293      	cmp	r3, r2
 800fb84:	f040 8094 	bne.w	800fcb0 <HAL_TIM_PeriodElapsedCallback+0x13c>
	{
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 800fb88:	2201      	movs	r2, #1
 800fb8a:	2102      	movs	r1, #2
 800fb8c:	487b      	ldr	r0, [pc, #492]	; (800fd7c <HAL_TIM_PeriodElapsedCallback+0x208>)
 800fb8e:	f002 f9e5 	bl	8011f5c <HAL_GPIO_WritePin>
//		tim1_tim = 1;
		icnt++;
 800fb92:	4b7b      	ldr	r3, [pc, #492]	; (800fd80 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 800fb94:	681b      	ldr	r3, [r3, #0]
 800fb96:	3301      	adds	r3, #1
 800fb98:	4a79      	ldr	r2, [pc, #484]	; (800fd80 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 800fb9a:	6013      	str	r3, [r2, #0]
		stateHandle |= 0x01;
 800fb9c:	4b79      	ldr	r3, [pc, #484]	; (800fd84 <HAL_TIM_PeriodElapsedCallback+0x210>)
 800fb9e:	781b      	ldrb	r3, [r3, #0]
 800fba0:	f043 0301 	orr.w	r3, r3, #1
 800fba4:	b2da      	uxtb	r2, r3
 800fba6:	4b77      	ldr	r3, [pc, #476]	; (800fd84 <HAL_TIM_PeriodElapsedCallback+0x210>)
 800fba8:	701a      	strb	r2, [r3, #0]

		//encoder1
		SpdSum1 = (int16_t)(__HAL_TIM_GET_COUNTER(&htim4));//??(divided by 4 for both rise and fall edge counting)
 800fbaa:	4b77      	ldr	r3, [pc, #476]	; (800fd88 <HAL_TIM_PeriodElapsedCallback+0x214>)
 800fbac:	681b      	ldr	r3, [r3, #0]
 800fbae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fbb0:	b21a      	sxth	r2, r3
 800fbb2:	4b76      	ldr	r3, [pc, #472]	; (800fd8c <HAL_TIM_PeriodElapsedCallback+0x218>)
 800fbb4:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(&htim4, 0);
 800fbb6:	4b74      	ldr	r3, [pc, #464]	; (800fd88 <HAL_TIM_PeriodElapsedCallback+0x214>)
 800fbb8:	681b      	ldr	r3, [r3, #0]
 800fbba:	2200      	movs	r2, #0
 800fbbc:	625a      	str	r2, [r3, #36]	; 0x24
		Spd1 = (float)SpdSum1;
 800fbbe:	4b73      	ldr	r3, [pc, #460]	; (800fd8c <HAL_TIM_PeriodElapsedCallback+0x218>)
 800fbc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800fbc4:	4618      	mov	r0, r3
 800fbc6:	f7f6 fed5 	bl	8006974 <__aeabi_i2f>
 800fbca:	4603      	mov	r3, r0
 800fbcc:	4a70      	ldr	r2, [pc, #448]	; (800fd90 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 800fbce:	6013      	str	r3, [r2, #0]
		hSpeed_Buffer1[bSpeed_Buffer_Index] = SpdSum1;//temp2;right
 800fbd0:	4b70      	ldr	r3, [pc, #448]	; (800fd94 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800fbd2:	781b      	ldrb	r3, [r3, #0]
 800fbd4:	461a      	mov	r2, r3
 800fbd6:	4b6d      	ldr	r3, [pc, #436]	; (800fd8c <HAL_TIM_PeriodElapsedCallback+0x218>)
 800fbd8:	f9b3 1000 	ldrsh.w	r1, [r3]
 800fbdc:	4b6e      	ldr	r3, [pc, #440]	; (800fd98 <HAL_TIM_PeriodElapsedCallback+0x224>)
 800fbde:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		//encoder2
		SpdSum2 = (int16_t)(__HAL_TIM_GET_COUNTER(&htim3));//??
 800fbe2:	4b6e      	ldr	r3, [pc, #440]	; (800fd9c <HAL_TIM_PeriodElapsedCallback+0x228>)
 800fbe4:	681b      	ldr	r3, [r3, #0]
 800fbe6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800fbe8:	b21a      	sxth	r2, r3
 800fbea:	4b6d      	ldr	r3, [pc, #436]	; (800fda0 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 800fbec:	801a      	strh	r2, [r3, #0]
		__HAL_TIM_SET_COUNTER(&htim3, 0);
 800fbee:	4b6b      	ldr	r3, [pc, #428]	; (800fd9c <HAL_TIM_PeriodElapsedCallback+0x228>)
 800fbf0:	681b      	ldr	r3, [r3, #0]
 800fbf2:	2200      	movs	r2, #0
 800fbf4:	625a      	str	r2, [r3, #36]	; 0x24
		Spd2 = (float)SpdSum2;
 800fbf6:	4b6a      	ldr	r3, [pc, #424]	; (800fda0 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 800fbf8:	f9b3 3000 	ldrsh.w	r3, [r3]
 800fbfc:	4618      	mov	r0, r3
 800fbfe:	f7f6 feb9 	bl	8006974 <__aeabi_i2f>
 800fc02:	4603      	mov	r3, r0
 800fc04:	4a67      	ldr	r2, [pc, #412]	; (800fda4 <HAL_TIM_PeriodElapsedCallback+0x230>)
 800fc06:	6013      	str	r3, [r2, #0]
		hSpeed_Buffer2[bSpeed_Buffer_Index] = SpdSum2;//left
 800fc08:	4b62      	ldr	r3, [pc, #392]	; (800fd94 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800fc0a:	781b      	ldrb	r3, [r3, #0]
 800fc0c:	461a      	mov	r2, r3
 800fc0e:	4b64      	ldr	r3, [pc, #400]	; (800fda0 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 800fc10:	f9b3 1000 	ldrsh.w	r1, [r3]
 800fc14:	4b64      	ldr	r3, [pc, #400]	; (800fda8 <HAL_TIM_PeriodElapsedCallback+0x234>)
 800fc16:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

		//
		Milemeter_L_Motor= Spd2;//(float)temp2; //
 800fc1a:	4b62      	ldr	r3, [pc, #392]	; (800fda4 <HAL_TIM_PeriodElapsedCallback+0x230>)
 800fc1c:	681b      	ldr	r3, [r3, #0]
 800fc1e:	4a63      	ldr	r2, [pc, #396]	; (800fdac <HAL_TIM_PeriodElapsedCallback+0x238>)
 800fc20:	6013      	str	r3, [r2, #0]
		Milemeter_R_Motor= Spd1;//float)temp4;
 800fc22:	4b5b      	ldr	r3, [pc, #364]	; (800fd90 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 800fc24:	681b      	ldr	r3, [r3, #0]
 800fc26:	4a62      	ldr	r2, [pc, #392]	; (800fdb0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800fc28:	6013      	str	r3, [r2, #0]
		odometry(Milemeter_R_Motor,Milemeter_L_Motor);//??
 800fc2a:	4b61      	ldr	r3, [pc, #388]	; (800fdb0 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 800fc2c:	681b      	ldr	r3, [r3, #0]
 800fc2e:	4a5f      	ldr	r2, [pc, #380]	; (800fdac <HAL_TIM_PeriodElapsedCallback+0x238>)
 800fc30:	6812      	ldr	r2, [r2, #0]
 800fc32:	4611      	mov	r1, r2
 800fc34:	4618      	mov	r0, r3
 800fc36:	f000 fccf 	bl	80105d8 <odometry>

		bSpeed_Buffer_Index++;//
 800fc3a:	4b56      	ldr	r3, [pc, #344]	; (800fd94 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800fc3c:	781b      	ldrb	r3, [r3, #0]
 800fc3e:	3301      	adds	r3, #1
 800fc40:	b2da      	uxtb	r2, r3
 800fc42:	4b54      	ldr	r3, [pc, #336]	; (800fd94 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800fc44:	701a      	strb	r2, [r3, #0]
		//??
		if(bSpeed_Buffer_Index >=SPEED_BUFFER_SIZE)
 800fc46:	4b53      	ldr	r3, [pc, #332]	; (800fd94 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800fc48:	781b      	ldrb	r3, [r3, #0]
 800fc4a:	2b02      	cmp	r3, #2
 800fc4c:	d902      	bls.n	800fc54 <HAL_TIM_PeriodElapsedCallback+0xe0>
		{
			bSpeed_Buffer_Index=0;//??
 800fc4e:	4b51      	ldr	r3, [pc, #324]	; (800fd94 <HAL_TIM_PeriodElapsedCallback+0x220>)
 800fc50:	2200      	movs	r2, #0
 800fc52:	701a      	strb	r2, [r3, #0]
		}

		ENC_Calc_Average_Speed();//
 800fc54:	f7ff f9b2 	bl	800efbc <ENC_Calc_Average_Speed>

		pulseR = (uint16_t)Gain1(); //A PIDright
 800fc58:	f7ff fa42 	bl	800f0e0 <Gain1>
 800fc5c:	4603      	mov	r3, r0
 800fc5e:	4618      	mov	r0, r3
 800fc60:	f7f7 f8de 	bl	8006e20 <__aeabi_f2uiz>
 800fc64:	4603      	mov	r3, r0
 800fc66:	b29a      	uxth	r2, r3
 800fc68:	4b52      	ldr	r3, [pc, #328]	; (800fdb4 <HAL_TIM_PeriodElapsedCallback+0x240>)
 800fc6a:	801a      	strh	r2, [r3, #0]
		htim2.Instance->CCR3 = pulseR;
 800fc6c:	4b51      	ldr	r3, [pc, #324]	; (800fdb4 <HAL_TIM_PeriodElapsedCallback+0x240>)
 800fc6e:	881a      	ldrh	r2, [r3, #0]
 800fc70:	4b51      	ldr	r3, [pc, #324]	; (800fdb8 <HAL_TIM_PeriodElapsedCallback+0x244>)
 800fc72:	681b      	ldr	r3, [r3, #0]
 800fc74:	63da      	str	r2, [r3, #60]	; 0x3c
//		tim1_tim = 0;
		pulseL = (uint16_t)Gain2(); //B PIDleft
 800fc76:	f7ff fa01 	bl	800f07c <Gain2>
 800fc7a:	4603      	mov	r3, r0
 800fc7c:	4618      	mov	r0, r3
 800fc7e:	f7f7 f8cf 	bl	8006e20 <__aeabi_f2uiz>
 800fc82:	4603      	mov	r3, r0
 800fc84:	b29a      	uxth	r2, r3
 800fc86:	4b4d      	ldr	r3, [pc, #308]	; (800fdbc <HAL_TIM_PeriodElapsedCallback+0x248>)
 800fc88:	801a      	strh	r2, [r3, #0]
//		__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_2,pulseR); //PB7 ch1
//		__HAL_TIM_SET_COMPARE(&htim4,TIM_CHANNEL_3,pulseL); //PB8 ch2
		htim2.Instance->CCR4 = pulseL;
 800fc8a:	4b4c      	ldr	r3, [pc, #304]	; (800fdbc <HAL_TIM_PeriodElapsedCallback+0x248>)
 800fc8c:	881a      	ldrh	r2, [r3, #0]
 800fc8e:	4b4a      	ldr	r3, [pc, #296]	; (800fdb8 <HAL_TIM_PeriodElapsedCallback+0x244>)
 800fc90:	681b      	ldr	r3, [r3, #0]
 800fc92:	641a      	str	r2, [r3, #64]	; 0x40
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 800fc94:	2200      	movs	r2, #0
 800fc96:	2102      	movs	r1, #2
 800fc98:	4838      	ldr	r0, [pc, #224]	; (800fd7c <HAL_TIM_PeriodElapsedCallback+0x208>)
 800fc9a:	f002 f95f 	bl	8011f5c <HAL_GPIO_WritePin>
//		tim1_tim = 0;
		leftrightpulse.pulse_d = pulseL<<16|pulseR;
 800fc9e:	4b47      	ldr	r3, [pc, #284]	; (800fdbc <HAL_TIM_PeriodElapsedCallback+0x248>)
 800fca0:	881b      	ldrh	r3, [r3, #0]
 800fca2:	041b      	lsls	r3, r3, #16
 800fca4:	4a43      	ldr	r2, [pc, #268]	; (800fdb4 <HAL_TIM_PeriodElapsedCallback+0x240>)
 800fca6:	8812      	ldrh	r2, [r2, #0]
 800fca8:	4313      	orrs	r3, r2
 800fcaa:	461a      	mov	r2, r3
 800fcac:	4b44      	ldr	r3, [pc, #272]	; (800fdc0 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 800fcae:	601a      	str	r2, [r3, #0]
	}
	if(htim->Instance == TIM5){
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	681b      	ldr	r3, [r3, #0]
 800fcb4:	4a43      	ldr	r2, [pc, #268]	; (800fdc4 <HAL_TIM_PeriodElapsedCallback+0x250>)
 800fcb6:	4293      	cmp	r3, r2
 800fcb8:	d159      	bne.n	800fd6e <HAL_TIM_PeriodElapsedCallback+0x1fa>
		if(calQuatFlg){
 800fcba:	4b43      	ldr	r3, [pc, #268]	; (800fdc8 <HAL_TIM_PeriodElapsedCallback+0x254>)
 800fcbc:	781b      	ldrb	r3, [r3, #0]
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d055      	beq.n	800fd6e <HAL_TIM_PeriodElapsedCallback+0x1fa>
			if(mpu_mpl_get_data(&Pitch.imu_d,&Roll.imu_d,&Yaw.imu_d,&x_acc.acc_d,&y_acc.acc_d,&z_acc.acc_d,&x_gyro.gyro_d,&y_gyro.gyro_d,&z_gyro.gyro_d,&q0_inv.quat_d,&q1_inv.quat_d,&q2_inv.quat_d,&q3_inv.quat_d)==0)
 800fcc2:	4b42      	ldr	r3, [pc, #264]	; (800fdcc <HAL_TIM_PeriodElapsedCallback+0x258>)
 800fcc4:	9308      	str	r3, [sp, #32]
 800fcc6:	4b42      	ldr	r3, [pc, #264]	; (800fdd0 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800fcc8:	9307      	str	r3, [sp, #28]
 800fcca:	4b42      	ldr	r3, [pc, #264]	; (800fdd4 <HAL_TIM_PeriodElapsedCallback+0x260>)
 800fccc:	9306      	str	r3, [sp, #24]
 800fcce:	4b42      	ldr	r3, [pc, #264]	; (800fdd8 <HAL_TIM_PeriodElapsedCallback+0x264>)
 800fcd0:	9305      	str	r3, [sp, #20]
 800fcd2:	4b42      	ldr	r3, [pc, #264]	; (800fddc <HAL_TIM_PeriodElapsedCallback+0x268>)
 800fcd4:	9304      	str	r3, [sp, #16]
 800fcd6:	4b42      	ldr	r3, [pc, #264]	; (800fde0 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 800fcd8:	9303      	str	r3, [sp, #12]
 800fcda:	4b42      	ldr	r3, [pc, #264]	; (800fde4 <HAL_TIM_PeriodElapsedCallback+0x270>)
 800fcdc:	9302      	str	r3, [sp, #8]
 800fcde:	4b42      	ldr	r3, [pc, #264]	; (800fde8 <HAL_TIM_PeriodElapsedCallback+0x274>)
 800fce0:	9301      	str	r3, [sp, #4]
 800fce2:	4b42      	ldr	r3, [pc, #264]	; (800fdec <HAL_TIM_PeriodElapsedCallback+0x278>)
 800fce4:	9300      	str	r3, [sp, #0]
 800fce6:	4b42      	ldr	r3, [pc, #264]	; (800fdf0 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 800fce8:	4a42      	ldr	r2, [pc, #264]	; (800fdf4 <HAL_TIM_PeriodElapsedCallback+0x280>)
 800fcea:	4943      	ldr	r1, [pc, #268]	; (800fdf8 <HAL_TIM_PeriodElapsedCallback+0x284>)
 800fcec:	4843      	ldr	r0, [pc, #268]	; (800fdfc <HAL_TIM_PeriodElapsedCallback+0x288>)
 800fcee:	f7fa fcfd 	bl	800a6ec <mpu_mpl_get_data>
 800fcf2:	4603      	mov	r3, r0
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d137      	bne.n	800fd68 <HAL_TIM_PeriodElapsedCallback+0x1f4>
			{
			  Yaw.imu_d = Yaw.imu_d+180;
 800fcf8:	4b3e      	ldr	r3, [pc, #248]	; (800fdf4 <HAL_TIM_PeriodElapsedCallback+0x280>)
 800fcfa:	681b      	ldr	r3, [r3, #0]
 800fcfc:	4940      	ldr	r1, [pc, #256]	; (800fe00 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800fcfe:	4618      	mov	r0, r3
 800fd00:	f7f6 fd84 	bl	800680c <__addsf3>
 800fd04:	4603      	mov	r3, r0
 800fd06:	461a      	mov	r2, r3
 800fd08:	4b3a      	ldr	r3, [pc, #232]	; (800fdf4 <HAL_TIM_PeriodElapsedCallback+0x280>)
 800fd0a:	601a      	str	r2, [r3, #0]
			  YawOS.imu_d = Yaw.imu_d-yawoffset;
 800fd0c:	4b39      	ldr	r3, [pc, #228]	; (800fdf4 <HAL_TIM_PeriodElapsedCallback+0x280>)
 800fd0e:	681b      	ldr	r3, [r3, #0]
 800fd10:	4a3c      	ldr	r2, [pc, #240]	; (800fe04 <HAL_TIM_PeriodElapsedCallback+0x290>)
 800fd12:	6812      	ldr	r2, [r2, #0]
 800fd14:	4611      	mov	r1, r2
 800fd16:	4618      	mov	r0, r3
 800fd18:	f7f6 fd76 	bl	8006808 <__aeabi_fsub>
 800fd1c:	4603      	mov	r3, r0
 800fd1e:	461a      	mov	r2, r3
 800fd20:	4b39      	ldr	r3, [pc, #228]	; (800fe08 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800fd22:	601a      	str	r2, [r3, #0]
			  YawOS.imu_d = fmod(YawOS.imu_d+360,360);
 800fd24:	4b38      	ldr	r3, [pc, #224]	; (800fe08 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	4938      	ldr	r1, [pc, #224]	; (800fe0c <HAL_TIM_PeriodElapsedCallback+0x298>)
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	f7f6 fd6e 	bl	800680c <__addsf3>
 800fd30:	4603      	mov	r3, r0
 800fd32:	4618      	mov	r0, r3
 800fd34:	f7f6 f9c4 	bl	80060c0 <__aeabi_f2d>
 800fd38:	f04f 0200 	mov.w	r2, #0
 800fd3c:	4b34      	ldr	r3, [pc, #208]	; (800fe10 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 800fd3e:	f008 fabb 	bl	80182b8 <fmod>
 800fd42:	4602      	mov	r2, r0
 800fd44:	460b      	mov	r3, r1
 800fd46:	4610      	mov	r0, r2
 800fd48:	4619      	mov	r1, r3
 800fd4a:	f7f6 fd09 	bl	8006760 <__aeabi_d2f>
 800fd4e:	4603      	mov	r3, r0
 800fd50:	4a2d      	ldr	r2, [pc, #180]	; (800fe08 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800fd52:	6013      	str	r3, [r2, #0]
			  Euler2Quat(Roll.imu_d,Pitch.imu_d,YawOS.imu_d);
 800fd54:	4b28      	ldr	r3, [pc, #160]	; (800fdf8 <HAL_TIM_PeriodElapsedCallback+0x284>)
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	4a28      	ldr	r2, [pc, #160]	; (800fdfc <HAL_TIM_PeriodElapsedCallback+0x288>)
 800fd5a:	6811      	ldr	r1, [r2, #0]
 800fd5c:	4a2a      	ldr	r2, [pc, #168]	; (800fe08 <HAL_TIM_PeriodElapsedCallback+0x294>)
 800fd5e:	6812      	ldr	r2, [r2, #0]
 800fd60:	4618      	mov	r0, r3
 800fd62:	f7ff faad 	bl	800f2c0 <Euler2Quat>
			  delay_ms(100);
			//		  printf("get data error.\r\n");
			}
		}
	}
}
 800fd66:	e002      	b.n	800fd6e <HAL_TIM_PeriodElapsedCallback+0x1fa>
			  delay_ms(100);
 800fd68:	2064      	movs	r0, #100	; 0x64
 800fd6a:	f001 fc7d 	bl	8011668 <delay_ms>
}
 800fd6e:	bf00      	nop
 800fd70:	3708      	adds	r7, #8
 800fd72:	46bd      	mov	sp, r7
 800fd74:	bd80      	pop	{r7, pc}
 800fd76:	bf00      	nop
 800fd78:	40012c00 	.word	0x40012c00
 800fd7c:	40010c00 	.word	0x40010c00
 800fd80:	20001378 	.word	0x20001378
 800fd84:	2000126c 	.word	0x2000126c
 800fd88:	200014a8 	.word	0x200014a8
 800fd8c:	20001310 	.word	0x20001310
 800fd90:	20001444 	.word	0x20001444
 800fd94:	2000120c 	.word	0x2000120c
 800fd98:	20001134 	.word	0x20001134
 800fd9c:	20001538 	.word	0x20001538
 800fda0:	2000143c 	.word	0x2000143c
 800fda4:	20001314 	.word	0x20001314
 800fda8:	2000112c 	.word	0x2000112c
 800fdac:	20001448 	.word	0x20001448
 800fdb0:	200012f0 	.word	0x200012f0
 800fdb4:	200012cc 	.word	0x200012cc
 800fdb8:	200015c8 	.word	0x200015c8
 800fdbc:	200013f4 	.word	0x200013f4
 800fdc0:	20001318 	.word	0x20001318
 800fdc4:	40000c00 	.word	0x40000c00
 800fdc8:	200011d9 	.word	0x200011d9
 800fdcc:	200012ec 	.word	0x200012ec
 800fdd0:	200013f8 	.word	0x200013f8
 800fdd4:	20001438 	.word	0x20001438
 800fdd8:	20001324 	.word	0x20001324
 800fddc:	200013f0 	.word	0x200013f0
 800fde0:	200013b8 	.word	0x200013b8
 800fde4:	20001398 	.word	0x20001398
 800fde8:	200013fc 	.word	0x200013fc
 800fdec:	20001428 	.word	0x20001428
 800fdf0:	2000133c 	.word	0x2000133c
 800fdf4:	200012c8 	.word	0x200012c8
 800fdf8:	20001328 	.word	0x20001328
 800fdfc:	2000144c 	.word	0x2000144c
 800fe00:	43340000 	.word	0x43340000
 800fe04:	20001208 	.word	0x20001208
 800fe08:	200012e0 	.word	0x200012e0
 800fe0c:	43b40000 	.word	0x43b40000
 800fe10:	40768000 	.word	0x40768000

0800fe14 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800fe14:	b590      	push	{r4, r7, lr}
 800fe16:	b08d      	sub	sp, #52	; 0x34
 800fe18:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800fe1a:	f001 fc59 	bl	80116d0 <HAL_Init>

  /* USER CODE BEGIN Init */
  keynumX = 0;
 800fe1e:	4b8b      	ldr	r3, [pc, #556]	; (801004c <main+0x238>)
 800fe20:	2200      	movs	r2, #0
 800fe22:	701a      	strb	r2, [r3, #0]
   spdref = 0;
 800fe24:	4b8a      	ldr	r3, [pc, #552]	; (8010050 <main+0x23c>)
 800fe26:	f04f 0200 	mov.w	r2, #0
 800fe2a:	601a      	str	r2, [r3, #0]
 //  mainloop_tim = 0;
 //  tim1_tim = 0;
 //  usart1_tim = 0;

   pulseR = 0;
 800fe2c:	4b89      	ldr	r3, [pc, #548]	; (8010054 <main+0x240>)
 800fe2e:	2200      	movs	r2, #0
 800fe30:	801a      	strh	r2, [r3, #0]
   pulseL = 0;
 800fe32:	4b89      	ldr	r3, [pc, #548]	; (8010058 <main+0x244>)
 800fe34:	2200      	movs	r2, #0
 800fe36:	801a      	strh	r2, [r3, #0]

   SpdSum1 = 0;
 800fe38:	4b88      	ldr	r3, [pc, #544]	; (801005c <main+0x248>)
 800fe3a:	2200      	movs	r2, #0
 800fe3c:	801a      	strh	r2, [r3, #0]
   SpdSum2 = 0;
 800fe3e:	4b88      	ldr	r3, [pc, #544]	; (8010060 <main+0x24c>)
 800fe40:	2200      	movs	r2, #0
 800fe42:	801a      	strh	r2, [r3, #0]
 //  oldSpdSum1 = -10;
 //  oldSpdSum2 = 0;
   Spd1 = 0.0;
 800fe44:	4b87      	ldr	r3, [pc, #540]	; (8010064 <main+0x250>)
 800fe46:	f04f 0200 	mov.w	r2, #0
 800fe4a:	601a      	str	r2, [r3, #0]
   Spd2 = 0.0;
 800fe4c:	4b86      	ldr	r3, [pc, #536]	; (8010068 <main+0x254>)
 800fe4e:	f04f 0200 	mov.w	r2, #0
 800fe52:	601a      	str	r2, [r3, #0]
   dir1=0;
 800fe54:	4b85      	ldr	r3, [pc, #532]	; (801006c <main+0x258>)
 800fe56:	2200      	movs	r2, #0
 800fe58:	701a      	strb	r2, [r3, #0]
   dir2=0;
 800fe5a:	4b85      	ldr	r3, [pc, #532]	; (8010070 <main+0x25c>)
 800fe5c:	2200      	movs	r2, #0
 800fe5e:	701a      	strb	r2, [r3, #0]
   dirEnc1=0;
 800fe60:	4b84      	ldr	r3, [pc, #528]	; (8010074 <main+0x260>)
 800fe62:	2200      	movs	r2, #0
 800fe64:	701a      	strb	r2, [r3, #0]
   dirEnc2=0;
 800fe66:	4b84      	ldr	r3, [pc, #528]	; (8010078 <main+0x264>)
 800fe68:	2200      	movs	r2, #0
 800fe6a:	701a      	strb	r2, [r3, #0]
   uint8_t j=0;
 800fe6c:	2300      	movs	r3, #0
 800fe6e:	71fb      	strb	r3, [r7, #7]

   q0.quat_d=1.0f,q1.quat_d=0.0f,q2.quat_d=0.0f,q3.quat_d=0.0f;
 800fe70:	4b82      	ldr	r3, [pc, #520]	; (801007c <main+0x268>)
 800fe72:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800fe76:	601a      	str	r2, [r3, #0]
 800fe78:	4b81      	ldr	r3, [pc, #516]	; (8010080 <main+0x26c>)
 800fe7a:	f04f 0200 	mov.w	r2, #0
 800fe7e:	601a      	str	r2, [r3, #0]
 800fe80:	4b80      	ldr	r3, [pc, #512]	; (8010084 <main+0x270>)
 800fe82:	f04f 0200 	mov.w	r2, #0
 800fe86:	601a      	str	r2, [r3, #0]
 800fe88:	4b7f      	ldr	r3, [pc, #508]	; (8010088 <main+0x274>)
 800fe8a:	f04f 0200 	mov.w	r2, #0
 800fe8e:	601a      	str	r2, [r3, #0]

   ENC_Clear_Speed_Buffer();
 800fe90:	f7ff f86a 	bl	800ef68 <ENC_Clear_Speed_Buffer>

 //  IIC_Init();                     //=====IIC??
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800fe94:	f000 fb56 	bl	8010544 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800fe98:	f7ff f954 	bl	800f144 <MX_GPIO_Init>
  MX_TIM1_Init();
 800fe9c:	f000 fe56 	bl	8010b4c <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800fea0:	f001 f90a 	bl	80110b8 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 800fea4:	f000 fea2 	bl	8010bec <MX_TIM2_Init>
  MX_TIM3_Init();
 800fea8:	f000 ff20 	bl	8010cec <MX_TIM3_Init>
  MX_TIM4_Init();
 800feac:	f000 ff72 	bl	8010d94 <MX_TIM4_Init>
  MX_SPI1_Init();
 800feb0:	f000 fc78 	bl	80107a4 <MX_SPI1_Init>
  MX_TIM5_Init();
 800feb4:	f000 ffc2 	bl	8010e3c <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);//??1??
 800feb8:	4874      	ldr	r0, [pc, #464]	; (801008c <main+0x278>)
 800feba:	f003 fa55 	bl	8013368 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim5);//??5??
 800febe:	4874      	ldr	r0, [pc, #464]	; (8010090 <main+0x27c>)
 800fec0:	f003 fa52 	bl	8013368 <HAL_TIM_Base_Start_IT>
  ret1 = HAL_TIM_Encoder_Start(&htim4,TIM_CHANNEL_ALL);
 800fec4:	213c      	movs	r1, #60	; 0x3c
 800fec6:	4873      	ldr	r0, [pc, #460]	; (8010094 <main+0x280>)
 800fec8:	f003 fcd2 	bl	8013870 <HAL_TIM_Encoder_Start>
 800fecc:	4603      	mov	r3, r0
 800fece:	461a      	mov	r2, r3
 800fed0:	4b71      	ldr	r3, [pc, #452]	; (8010098 <main+0x284>)
 800fed2:	701a      	strb	r2, [r3, #0]
  HAL_TIM_Encoder_Start(&htim3,TIM_CHANNEL_ALL);
 800fed4:	213c      	movs	r1, #60	; 0x3c
 800fed6:	4871      	ldr	r0, [pc, #452]	; (801009c <main+0x288>)
 800fed8:	f003 fcca 	bl	8013870 <HAL_TIM_Encoder_Start>
    /***********start up IT to cal direction in callback function************/
  //  ret2 = HAL_TIM_Encoder_Start_IT(&htim2,TIM_CHANNEL_ALL);//TIM_CHANNEL_1/TIM_CHANNEL_ALL
  //  HAL_TIM_Encoder_Start_IT(&htim3,TIM_CHANNEL_ALL);//TIM_CHANNEL_1/TIM_CHANNEL_ALL
   /*********flash spi init**************/
    BSP_W25Qx_Init();
 800fedc:	f001 f98f 	bl	80111fe <BSP_W25Qx_Init>
    BSP_W25Qx_Read_ID(ID);
 800fee0:	486f      	ldr	r0, [pc, #444]	; (80100a0 <main+0x28c>)
 800fee2:	f001 fa1b 	bl	801131c <BSP_W25Qx_Read_ID>
    printf("W25Qxxx ID is : 0x%02X 0x%02X \r\n",ID[0],ID[1]);
 800fee6:	4b6e      	ldr	r3, [pc, #440]	; (80100a0 <main+0x28c>)
 800fee8:	781b      	ldrb	r3, [r3, #0]
 800feea:	4619      	mov	r1, r3
 800feec:	4b6c      	ldr	r3, [pc, #432]	; (80100a0 <main+0x28c>)
 800feee:	785b      	ldrb	r3, [r3, #1]
 800fef0:	461a      	mov	r2, r3
 800fef2:	486c      	ldr	r0, [pc, #432]	; (80100a4 <main+0x290>)
 800fef4:	f005 fd88 	bl	8015a08 <iprintf>

   /************************************/
    delay_init(72);
 800fef8:	2048      	movs	r0, #72	; 0x48
 800fefa:	f001 fb61 	bl	80115c0 <delay_init>
    //disable LN298
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 800fefe:	2200      	movs	r2, #0
 800ff00:	2108      	movs	r1, #8
 800ff02:	4869      	ldr	r0, [pc, #420]	; (80100a8 <main+0x294>)
 800ff04:	f002 f82a 	bl	8011f5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 800ff08:	2200      	movs	r2, #0
 800ff0a:	2102      	movs	r1, #2
 800ff0c:	4867      	ldr	r0, [pc, #412]	; (80100ac <main+0x298>)
 800ff0e:	f002 f825 	bl	8011f5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 800ff12:	2200      	movs	r2, #0
 800ff14:	2110      	movs	r1, #16
 800ff16:	4865      	ldr	r0, [pc, #404]	; (80100ac <main+0x298>)
 800ff18:	f002 f820 	bl	8011f5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 800ff1c:	2200      	movs	r2, #0
 800ff1e:	2120      	movs	r1, #32
 800ff20:	4862      	ldr	r0, [pc, #392]	; (80100ac <main+0x298>)
 800ff22:	f002 f81b 	bl	8011f5c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800ff26:	2200      	movs	r2, #0
 800ff28:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800ff2c:	485e      	ldr	r0, [pc, #376]	; (80100a8 <main+0x294>)
 800ff2e:	f002 f815 	bl	8011f5c <HAL_GPIO_WritePin>
    HAL_UART_Receive_IT(&huart1, (uint8_t*)USART_RX_BUF, sizeof(USART_RX_BUF));
 800ff32:	2210      	movs	r2, #16
 800ff34:	495e      	ldr	r1, [pc, #376]	; (80100b0 <main+0x29c>)
 800ff36:	485f      	ldr	r0, [pc, #380]	; (80100b4 <main+0x2a0>)
 800ff38:	f004 fc0b 	bl	8014752 <HAL_UART_Receive_IT>
  //  HAL_UART_Receive_IT(&huart1, (uint8_t *)aRxBuffer, 1);
    HAL_TIM_PWM_Stop(&htim2,TIM_CHANNEL_3);
 800ff3c:	2108      	movs	r1, #8
 800ff3e:	485e      	ldr	r0, [pc, #376]	; (80100b8 <main+0x2a4>)
 800ff40:	f003 fb84 	bl	801364c <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Stop(&htim2,TIM_CHANNEL_4);
 800ff44:	210c      	movs	r1, #12
 800ff46:	485c      	ldr	r0, [pc, #368]	; (80100b8 <main+0x2a4>)
 800ff48:	f003 fb80 	bl	801364c <HAL_TIM_PWM_Stop>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 800ff4c:	2108      	movs	r1, #8
 800ff4e:	485a      	ldr	r0, [pc, #360]	; (80100b8 <main+0x2a4>)
 800ff50:	f003 fac2 	bl	80134d8 <HAL_TIM_PWM_Start>
    HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 800ff54:	210c      	movs	r1, #12
 800ff56:	4858      	ldr	r0, [pc, #352]	; (80100b8 <main+0x2a4>)
 800ff58:	f003 fabe 	bl	80134d8 <HAL_TIM_PWM_Start>

    /*****MPU9250 init*******/
    if(!MPU9250_Init())             	//MPU9250
 800ff5c:	f7fe fd1a 	bl	800e994 <MPU9250_Init>
 800ff60:	4603      	mov	r3, r0
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	d103      	bne.n	800ff6e <main+0x15a>
  	  printf("mpu init is ok.\r\n");
 800ff66:	4855      	ldr	r0, [pc, #340]	; (80100bc <main+0x2a8>)
 800ff68:	f005 fe1c 	bl	8015ba4 <puts>
 800ff6c:	e002      	b.n	800ff74 <main+0x160>
    else
  	  printf("mpu9250 init failed.\r\n");
 800ff6e:	4854      	ldr	r0, [pc, #336]	; (80100c0 <main+0x2ac>)
 800ff70:	f005 fe18 	bl	8015ba4 <puts>
    if(!mpu_dmp_init()){
 800ff74:	f7fa fada 	bl	800a52c <mpu_dmp_init>
 800ff78:	4603      	mov	r3, r0
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	d106      	bne.n	800ff8c <main+0x178>
  	  printf("dmp int is ok.\r\n");
 800ff7e:	4851      	ldr	r0, [pc, #324]	; (80100c4 <main+0x2b0>)
 800ff80:	f005 fe10 	bl	8015ba4 <puts>
  	  delay_ms(200);
 800ff84:	20c8      	movs	r0, #200	; 0xc8
 800ff86:	f001 fb6f 	bl	8011668 <delay_ms>
 800ff8a:	e002      	b.n	800ff92 <main+0x17e>
    }
    else
  	  printf("dmp int faied.\r\n");
 800ff8c:	484e      	ldr	r0, [pc, #312]	; (80100c8 <main+0x2b4>)
 800ff8e:	f005 fe09 	bl	8015ba4 <puts>

    if(!BSP_W25Qx_Read(mpudateBuff,0x00,sizeof(mpudateBuff))){//mpu9250
 800ff92:	2280      	movs	r2, #128	; 0x80
 800ff94:	2100      	movs	r1, #0
 800ff96:	484d      	ldr	r0, [pc, #308]	; (80100cc <main+0x2b8>)
 800ff98:	f001 f9ea 	bl	8011370 <BSP_W25Qx_Read>
 800ff9c:	4603      	mov	r3, r0
 800ff9e:	2b00      	cmp	r3, #0
 800ffa0:	d113      	bne.n	800ffca <main+0x1b6>
		printf("read mpl states success.\r\n");
 800ffa2:	484b      	ldr	r0, [pc, #300]	; (80100d0 <main+0x2bc>)
 800ffa4:	f005 fdfe 	bl	8015ba4 <puts>
		printf("read states: %d,%d,%d,%d......\r\n",mpudateBuff[0],mpudateBuff[1],mpudateBuff[2],mpudateBuff[3]);
 800ffa8:	4b48      	ldr	r3, [pc, #288]	; (80100cc <main+0x2b8>)
 800ffaa:	781b      	ldrb	r3, [r3, #0]
 800ffac:	4619      	mov	r1, r3
 800ffae:	4b47      	ldr	r3, [pc, #284]	; (80100cc <main+0x2b8>)
 800ffb0:	785b      	ldrb	r3, [r3, #1]
 800ffb2:	461a      	mov	r2, r3
 800ffb4:	4b45      	ldr	r3, [pc, #276]	; (80100cc <main+0x2b8>)
 800ffb6:	789b      	ldrb	r3, [r3, #2]
 800ffb8:	4618      	mov	r0, r3
 800ffba:	4b44      	ldr	r3, [pc, #272]	; (80100cc <main+0x2b8>)
 800ffbc:	78db      	ldrb	r3, [r3, #3]
 800ffbe:	9300      	str	r3, [sp, #0]
 800ffc0:	4603      	mov	r3, r0
 800ffc2:	4844      	ldr	r0, [pc, #272]	; (80100d4 <main+0x2c0>)
 800ffc4:	f005 fd20 	bl	8015a08 <iprintf>
 800ffc8:	e002      	b.n	800ffd0 <main+0x1bc>
	}
    else{
    	printf("read mpl states fail.\r\n");
 800ffca:	4843      	ldr	r0, [pc, #268]	; (80100d8 <main+0x2c4>)
 800ffcc:	f005 fdea 	bl	8015ba4 <puts>
    }
	if(inv_load_mpl_states(mpudateBuff,sizeof(mpudateBuff))==INV_SUCCESS)
 800ffd0:	2180      	movs	r1, #128	; 0x80
 800ffd2:	483e      	ldr	r0, [pc, #248]	; (80100cc <main+0x2b8>)
 800ffd4:	f7fe fbe0 	bl	800e798 <inv_load_mpl_states>
 800ffd8:	4603      	mov	r3, r0
 800ffda:	2b00      	cmp	r3, #0
 800ffdc:	d103      	bne.n	800ffe6 <main+0x1d2>
	{
		printf("=======inv_load_mpl_states ok====================\r\n");
 800ffde:	483f      	ldr	r0, [pc, #252]	; (80100dc <main+0x2c8>)
 800ffe0:	f005 fde0 	bl	8015ba4 <puts>
 800ffe4:	e002      	b.n	800ffec <main+0x1d8>
	}
	else
	{
		printf("=======inv_load_mpl_states error====================\r\n");
 800ffe6:	483e      	ldr	r0, [pc, #248]	; (80100e0 <main+0x2cc>)
 800ffe8:	f005 fddc 	bl	8015ba4 <puts>
	}

	//init euler angle
	uint8_t avgcnt = 0;
 800ffec:	2300      	movs	r3, #0
 800ffee:	71bb      	strb	r3, [r7, #6]
	do{
		calQuatFlg = 0;
 800fff0:	4b3c      	ldr	r3, [pc, #240]	; (80100e4 <main+0x2d0>)
 800fff2:	2200      	movs	r2, #0
 800fff4:	701a      	strb	r2, [r3, #0]
		 if(mpu_mpl_get_data(&Pitch.imu_d,&Roll.imu_d,&Yaw.imu_d,&x_acc.acc_d,&y_acc.acc_d,&z_acc.acc_d,&x_gyro.gyro_d,&y_gyro.gyro_d,&z_gyro.gyro_d,&q0_inv.quat_d,&q1_inv.quat_d,&q2_inv.quat_d,&q3_inv.quat_d)==0)
 800fff6:	4b3c      	ldr	r3, [pc, #240]	; (80100e8 <main+0x2d4>)
 800fff8:	9308      	str	r3, [sp, #32]
 800fffa:	4b3c      	ldr	r3, [pc, #240]	; (80100ec <main+0x2d8>)
 800fffc:	9307      	str	r3, [sp, #28]
 800fffe:	4b3c      	ldr	r3, [pc, #240]	; (80100f0 <main+0x2dc>)
 8010000:	9306      	str	r3, [sp, #24]
 8010002:	4b3c      	ldr	r3, [pc, #240]	; (80100f4 <main+0x2e0>)
 8010004:	9305      	str	r3, [sp, #20]
 8010006:	4b3c      	ldr	r3, [pc, #240]	; (80100f8 <main+0x2e4>)
 8010008:	9304      	str	r3, [sp, #16]
 801000a:	4b3c      	ldr	r3, [pc, #240]	; (80100fc <main+0x2e8>)
 801000c:	9303      	str	r3, [sp, #12]
 801000e:	4b3c      	ldr	r3, [pc, #240]	; (8010100 <main+0x2ec>)
 8010010:	9302      	str	r3, [sp, #8]
 8010012:	4b3c      	ldr	r3, [pc, #240]	; (8010104 <main+0x2f0>)
 8010014:	9301      	str	r3, [sp, #4]
 8010016:	4b3c      	ldr	r3, [pc, #240]	; (8010108 <main+0x2f4>)
 8010018:	9300      	str	r3, [sp, #0]
 801001a:	4b3c      	ldr	r3, [pc, #240]	; (801010c <main+0x2f8>)
 801001c:	4a3c      	ldr	r2, [pc, #240]	; (8010110 <main+0x2fc>)
 801001e:	493d      	ldr	r1, [pc, #244]	; (8010114 <main+0x300>)
 8010020:	483d      	ldr	r0, [pc, #244]	; (8010118 <main+0x304>)
 8010022:	f7fa fb63 	bl	800a6ec <mpu_mpl_get_data>
 8010026:	4603      	mov	r3, r0
 8010028:	2b00      	cmp	r3, #0
 801002a:	d17b      	bne.n	8010124 <main+0x310>
		  {
			 yawavg[avgcnt] = Yaw.imu_d+180;
 801002c:	4b38      	ldr	r3, [pc, #224]	; (8010110 <main+0x2fc>)
 801002e:	681b      	ldr	r3, [r3, #0]
 8010030:	79bc      	ldrb	r4, [r7, #6]
 8010032:	493a      	ldr	r1, [pc, #232]	; (801011c <main+0x308>)
 8010034:	4618      	mov	r0, r3
 8010036:	f7f6 fbe9 	bl	800680c <__addsf3>
 801003a:	4603      	mov	r3, r0
 801003c:	461a      	mov	r2, r3
 801003e:	4b38      	ldr	r3, [pc, #224]	; (8010120 <main+0x30c>)
 8010040:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
			 avgcnt++;
 8010044:	79bb      	ldrb	r3, [r7, #6]
 8010046:	3301      	adds	r3, #1
 8010048:	71bb      	strb	r3, [r7, #6]
 801004a:	e06e      	b.n	801012a <main+0x316>
 801004c:	200013c0 	.word	0x200013c0
 8010050:	20001430 	.word	0x20001430
 8010054:	200012cc 	.word	0x200012cc
 8010058:	200013f4 	.word	0x200013f4
 801005c:	20001310 	.word	0x20001310
 8010060:	2000143c 	.word	0x2000143c
 8010064:	20001444 	.word	0x20001444
 8010068:	20001314 	.word	0x20001314
 801006c:	20001344 	.word	0x20001344
 8010070:	20001424 	.word	0x20001424
 8010074:	200012e8 	.word	0x200012e8
 8010078:	2000140d 	.word	0x2000140d
 801007c:	2000142c 	.word	0x2000142c
 8010080:	200013bc 	.word	0x200013bc
 8010084:	20001300 	.word	0x20001300
 8010088:	200013b0 	.word	0x200013b0
 801008c:	20001580 	.word	0x20001580
 8010090:	200014f0 	.word	0x200014f0
 8010094:	200014a8 	.word	0x200014a8
 8010098:	2000140c 	.word	0x2000140c
 801009c:	20001538 	.word	0x20001538
 80100a0:	20001304 	.word	0x20001304
 80100a4:	0801b0e8 	.word	0x0801b0e8
 80100a8:	40011000 	.word	0x40011000
 80100ac:	40010800 	.word	0x40010800
 80100b0:	20001414 	.word	0x20001414
 80100b4:	20001610 	.word	0x20001610
 80100b8:	200015c8 	.word	0x200015c8
 80100bc:	0801b10c 	.word	0x0801b10c
 80100c0:	0801b120 	.word	0x0801b120
 80100c4:	0801b138 	.word	0x0801b138
 80100c8:	0801b148 	.word	0x0801b148
 80100cc:	20001158 	.word	0x20001158
 80100d0:	0801b158 	.word	0x0801b158
 80100d4:	0801b174 	.word	0x0801b174
 80100d8:	0801b198 	.word	0x0801b198
 80100dc:	0801b1b0 	.word	0x0801b1b0
 80100e0:	0801b1e4 	.word	0x0801b1e4
 80100e4:	200011d9 	.word	0x200011d9
 80100e8:	200012ec 	.word	0x200012ec
 80100ec:	200013f8 	.word	0x200013f8
 80100f0:	20001438 	.word	0x20001438
 80100f4:	20001324 	.word	0x20001324
 80100f8:	200013f0 	.word	0x200013f0
 80100fc:	200013b8 	.word	0x200013b8
 8010100:	20001398 	.word	0x20001398
 8010104:	200013fc 	.word	0x200013fc
 8010108:	20001428 	.word	0x20001428
 801010c:	2000133c 	.word	0x2000133c
 8010110:	200012c8 	.word	0x200012c8
 8010114:	20001328 	.word	0x20001328
 8010118:	2000144c 	.word	0x2000144c
 801011c:	43340000 	.word	0x43340000
 8010120:	200011e0 	.word	0x200011e0
		  }
		  else{
			  delay_ms(100);
 8010124:	2064      	movs	r0, #100	; 0x64
 8010126:	f001 fa9f 	bl	8011668 <delay_ms>
	//		  printf("get data error.\r\n");
		  }
	}while(avgcnt<=10);
 801012a:	79bb      	ldrb	r3, [r7, #6]
 801012c:	2b0a      	cmp	r3, #10
 801012e:	f67f af5f 	bls.w	800fff0 <main+0x1dc>
	calQuatFlg = 1;
 8010132:	4b62      	ldr	r3, [pc, #392]	; (80102bc <main+0x4a8>)
 8010134:	2201      	movs	r2, #1
 8010136:	701a      	strb	r2, [r3, #0]
	yawoffset = (yawavg[5]+yawavg[6]+yawavg[7]+yawavg[8]+yawavg[9])/5;
 8010138:	4b61      	ldr	r3, [pc, #388]	; (80102c0 <main+0x4ac>)
 801013a:	695b      	ldr	r3, [r3, #20]
 801013c:	4a60      	ldr	r2, [pc, #384]	; (80102c0 <main+0x4ac>)
 801013e:	6992      	ldr	r2, [r2, #24]
 8010140:	4611      	mov	r1, r2
 8010142:	4618      	mov	r0, r3
 8010144:	f7f6 fb62 	bl	800680c <__addsf3>
 8010148:	4603      	mov	r3, r0
 801014a:	461a      	mov	r2, r3
 801014c:	4b5c      	ldr	r3, [pc, #368]	; (80102c0 <main+0x4ac>)
 801014e:	69db      	ldr	r3, [r3, #28]
 8010150:	4619      	mov	r1, r3
 8010152:	4610      	mov	r0, r2
 8010154:	f7f6 fb5a 	bl	800680c <__addsf3>
 8010158:	4603      	mov	r3, r0
 801015a:	461a      	mov	r2, r3
 801015c:	4b58      	ldr	r3, [pc, #352]	; (80102c0 <main+0x4ac>)
 801015e:	6a1b      	ldr	r3, [r3, #32]
 8010160:	4619      	mov	r1, r3
 8010162:	4610      	mov	r0, r2
 8010164:	f7f6 fb52 	bl	800680c <__addsf3>
 8010168:	4603      	mov	r3, r0
 801016a:	461a      	mov	r2, r3
 801016c:	4b54      	ldr	r3, [pc, #336]	; (80102c0 <main+0x4ac>)
 801016e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010170:	4619      	mov	r1, r3
 8010172:	4610      	mov	r0, r2
 8010174:	f7f6 fb4a 	bl	800680c <__addsf3>
 8010178:	4603      	mov	r3, r0
 801017a:	4952      	ldr	r1, [pc, #328]	; (80102c4 <main+0x4b0>)
 801017c:	4618      	mov	r0, r3
 801017e:	f7f6 fd01 	bl	8006b84 <__aeabi_fdiv>
 8010182:	4603      	mov	r3, r0
 8010184:	461a      	mov	r2, r3
 8010186:	4b50      	ldr	r3, [pc, #320]	; (80102c8 <main+0x4b4>)
 8010188:	601a      	str	r2, [r3, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 801018a:	2201      	movs	r2, #1
 801018c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8010190:	484e      	ldr	r0, [pc, #312]	; (80102cc <main+0x4b8>)
 8010192:	f001 fee3 	bl	8011f5c <HAL_GPIO_WritePin>
//	  mainloop_tim = 1;
//	  Read_DMP();
	  delay_ms(20);
 8010196:	2014      	movs	r0, #20
 8010198:	f001 fa66 	bl	8011668 <delay_ms>
	  if(calflg == 1)
 801019c:	4b4c      	ldr	r3, [pc, #304]	; (80102d0 <main+0x4bc>)
 801019e:	781b      	ldrb	r3, [r3, #0]
 80101a0:	2b01      	cmp	r3, #1
 80101a2:	d14b      	bne.n	801023c <main+0x428>
	  {
	/*********save mpl calibration params**********************************************/
		if(inv_get_mpl_state_size(&size)==0)
 80101a4:	484b      	ldr	r0, [pc, #300]	; (80102d4 <main+0x4c0>)
 80101a6:	f7fe fac1 	bl	800e72c <inv_get_mpl_state_size>
 80101aa:	4603      	mov	r3, r0
 80101ac:	2b00      	cmp	r3, #0
 80101ae:	d145      	bne.n	801023c <main+0x428>
		{
			printf("=======inv_get_mpl_state_size ok====================\r\n");
 80101b0:	4849      	ldr	r0, [pc, #292]	; (80102d8 <main+0x4c4>)
 80101b2:	f005 fcf7 	bl	8015ba4 <puts>
			printf("mpl state size:%d\r\n",size);
 80101b6:	4b47      	ldr	r3, [pc, #284]	; (80102d4 <main+0x4c0>)
 80101b8:	681b      	ldr	r3, [r3, #0]
 80101ba:	4619      	mov	r1, r3
 80101bc:	4847      	ldr	r0, [pc, #284]	; (80102dc <main+0x4c8>)
 80101be:	f005 fc23 	bl	8015a08 <iprintf>
			if(inv_save_mpl_states(mpudateBuff,sizeof(mpudateBuff))==0)
 80101c2:	2180      	movs	r1, #128	; 0x80
 80101c4:	4846      	ldr	r0, [pc, #280]	; (80102e0 <main+0x4cc>)
 80101c6:	f7fe fb6b 	bl	800e8a0 <inv_save_mpl_states>
 80101ca:	4603      	mov	r3, r0
 80101cc:	2b00      	cmp	r3, #0
 80101ce:	d12f      	bne.n	8010230 <main+0x41c>
			{
				printf("=======inv_save_mpl_states ok====================\r\n");
 80101d0:	4844      	ldr	r0, [pc, #272]	; (80102e4 <main+0x4d0>)
 80101d2:	f005 fce7 	bl	8015ba4 <puts>
				printf("write states: %d,%d,%d,%d......\r\n",mpudateBuff[0],mpudateBuff[1],mpudateBuff[2],mpudateBuff[3]);
 80101d6:	4b42      	ldr	r3, [pc, #264]	; (80102e0 <main+0x4cc>)
 80101d8:	781b      	ldrb	r3, [r3, #0]
 80101da:	4619      	mov	r1, r3
 80101dc:	4b40      	ldr	r3, [pc, #256]	; (80102e0 <main+0x4cc>)
 80101de:	785b      	ldrb	r3, [r3, #1]
 80101e0:	461a      	mov	r2, r3
 80101e2:	4b3f      	ldr	r3, [pc, #252]	; (80102e0 <main+0x4cc>)
 80101e4:	789b      	ldrb	r3, [r3, #2]
 80101e6:	4618      	mov	r0, r3
 80101e8:	4b3d      	ldr	r3, [pc, #244]	; (80102e0 <main+0x4cc>)
 80101ea:	78db      	ldrb	r3, [r3, #3]
 80101ec:	9300      	str	r3, [sp, #0]
 80101ee:	4603      	mov	r3, r0
 80101f0:	483d      	ldr	r0, [pc, #244]	; (80102e8 <main+0x4d4>)
 80101f2:	f005 fc09 	bl	8015a08 <iprintf>
				  if(BSP_W25Qx_Erase_Block(0) == W25Qx_OK)
 80101f6:	2000      	movs	r0, #0
 80101f8:	f001 f984 	bl	8011504 <BSP_W25Qx_Erase_Block>
 80101fc:	4603      	mov	r3, r0
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d103      	bne.n	801020a <main+0x3f6>
					  printf(" SPI Erase Block ok\r\n");
 8010202:	483a      	ldr	r0, [pc, #232]	; (80102ec <main+0x4d8>)
 8010204:	f005 fcce 	bl	8015ba4 <puts>
 8010208:	e002      	b.n	8010210 <main+0x3fc>
				  else
					  printf(" SPI Erase Block fail.\r\n");
 801020a:	4839      	ldr	r0, [pc, #228]	; (80102f0 <main+0x4dc>)
 801020c:	f005 fcca 	bl	8015ba4 <puts>
				if(!BSP_W25Qx_Write(mpudateBuff,0x00,sizeof(mpudateBuff)))
 8010210:	2280      	movs	r2, #128	; 0x80
 8010212:	2100      	movs	r1, #0
 8010214:	4832      	ldr	r0, [pc, #200]	; (80102e0 <main+0x4cc>)
 8010216:	f001 f8e9 	bl	80113ec <BSP_W25Qx_Write>
 801021a:	4603      	mov	r3, r0
 801021c:	2b00      	cmp	r3, #0
 801021e:	d103      	bne.n	8010228 <main+0x414>
					printf("flash write success.\r\n");
 8010220:	4834      	ldr	r0, [pc, #208]	; (80102f4 <main+0x4e0>)
 8010222:	f005 fcbf 	bl	8015ba4 <puts>
 8010226:	e006      	b.n	8010236 <main+0x422>
				else
					printf("flash write fail.\r\n");
 8010228:	4833      	ldr	r0, [pc, #204]	; (80102f8 <main+0x4e4>)
 801022a:	f005 fcbb 	bl	8015ba4 <puts>
 801022e:	e002      	b.n	8010236 <main+0x422>

			}
			else
			{
				printf("=======inv_save_mpl_states error====================\r\n");
 8010230:	4832      	ldr	r0, [pc, #200]	; (80102fc <main+0x4e8>)
 8010232:	f005 fcb7 	bl	8015ba4 <puts>
			}
			calflg =0;
 8010236:	4b26      	ldr	r3, [pc, #152]	; (80102d0 <main+0x4bc>)
 8010238:	2200      	movs	r2, #0
 801023a:	701a      	strb	r2, [r3, #0]
//	  }

	  /*
	   * uart overrun error self recovery
	   * */
	  cr1its  = READ_REG(huart1.Instance->CR1);
 801023c:	4b30      	ldr	r3, [pc, #192]	; (8010300 <main+0x4ec>)
 801023e:	681b      	ldr	r3, [r3, #0]
 8010240:	68db      	ldr	r3, [r3, #12]
 8010242:	4a30      	ldr	r2, [pc, #192]	; (8010304 <main+0x4f0>)
 8010244:	6013      	str	r3, [r2, #0]
	  if((cr1its & USART_CR1_RXNEIE) ==0)
 8010246:	4b2f      	ldr	r3, [pc, #188]	; (8010304 <main+0x4f0>)
 8010248:	681b      	ldr	r3, [r3, #0]
 801024a:	f003 0320 	and.w	r3, r3, #32
 801024e:	2b00      	cmp	r3, #0
 8010250:	d104      	bne.n	801025c <main+0x448>
		  HAL_UART_Receive_IT(&huart1, (uint8_t *)aRxBuffer, 1);
 8010252:	2201      	movs	r2, #1
 8010254:	492c      	ldr	r1, [pc, #176]	; (8010308 <main+0x4f4>)
 8010256:	482a      	ldr	r0, [pc, #168]	; (8010300 <main+0x4ec>)
 8010258:	f004 fa7b 	bl	8014752 <HAL_UART_Receive_IT>

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 801025c:	2201      	movs	r2, #1
 801025e:	2101      	movs	r1, #1
 8010260:	482a      	ldr	r0, [pc, #168]	; (801030c <main+0x4f8>)
 8010262:	f001 fe7b 	bl	8011f5c <HAL_GPIO_WritePin>

	  if(stateHandle&0x01)
 8010266:	4b2a      	ldr	r3, [pc, #168]	; (8010310 <main+0x4fc>)
 8010268:	781b      	ldrb	r3, [r3, #0]
 801026a:	f003 0301 	and.w	r3, r3, #1
 801026e:	2b00      	cmp	r3, #0
 8010270:	f000 811e 	beq.w	80104b0 <main+0x69c>
	  {
		 x_data.odoemtry_float=position_x;//mm
 8010274:	4b27      	ldr	r3, [pc, #156]	; (8010314 <main+0x500>)
 8010276:	681b      	ldr	r3, [r3, #0]
 8010278:	4a27      	ldr	r2, [pc, #156]	; (8010318 <main+0x504>)
 801027a:	6013      	str	r3, [r2, #0]
		 y_data.odoemtry_float=position_y;//mm
 801027c:	4b27      	ldr	r3, [pc, #156]	; (801031c <main+0x508>)
 801027e:	681b      	ldr	r3, [r3, #0]
 8010280:	4a27      	ldr	r2, [pc, #156]	; (8010320 <main+0x50c>)
 8010282:	6013      	str	r3, [r2, #0]
		 theta_data.odoemtry_float=theta;//rad
 8010284:	4b27      	ldr	r3, [pc, #156]	; (8010324 <main+0x510>)
 8010286:	681b      	ldr	r3, [r3, #0]
 8010288:	4a27      	ldr	r2, [pc, #156]	; (8010328 <main+0x514>)
 801028a:	6013      	str	r3, [r2, #0]
		 vel_linear.odoemtry_float=linear_vel;//mm/s
 801028c:	4b27      	ldr	r3, [pc, #156]	; (801032c <main+0x518>)
 801028e:	681b      	ldr	r3, [r3, #0]
 8010290:	4a27      	ldr	r2, [pc, #156]	; (8010330 <main+0x51c>)
 8010292:	6013      	str	r3, [r2, #0]
		 vel_angular.odoemtry_float=angular_vel;//rad/s
 8010294:	4b27      	ldr	r3, [pc, #156]	; (8010334 <main+0x520>)
 8010296:	681b      	ldr	r3, [r3, #0]
 8010298:	4a27      	ldr	r2, [pc, #156]	; (8010338 <main+0x524>)
 801029a:	6013      	str	r3, [r2, #0]

	   //
		odometry_data[0] =0xAA;
 801029c:	4b27      	ldr	r3, [pc, #156]	; (801033c <main+0x528>)
 801029e:	22aa      	movs	r2, #170	; 0xaa
 80102a0:	701a      	strb	r2, [r3, #0]
		odometry_data[1] =0x55;
 80102a2:	4b26      	ldr	r3, [pc, #152]	; (801033c <main+0x528>)
 80102a4:	2255      	movs	r2, #85	; 0x55
 80102a6:	705a      	strb	r2, [r3, #1]
		odometry_data[2] =0x01;
 80102a8:	4b24      	ldr	r3, [pc, #144]	; (801033c <main+0x528>)
 80102aa:	2201      	movs	r2, #1
 80102ac:	709a      	strb	r2, [r3, #2]
		odometry_data[3] =0x4c; //
 80102ae:	4b23      	ldr	r3, [pc, #140]	; (801033c <main+0x528>)
 80102b0:	224c      	movs	r2, #76	; 0x4c
 80102b2:	70da      	strb	r2, [r3, #3]

		for(j=0;j<4;j++)
 80102b4:	2300      	movs	r3, #0
 80102b6:	71fb      	strb	r3, [r7, #7]
 80102b8:	e0ca      	b.n	8010450 <main+0x63c>
 80102ba:	bf00      	nop
 80102bc:	200011d9 	.word	0x200011d9
 80102c0:	200011e0 	.word	0x200011e0
 80102c4:	40a00000 	.word	0x40a00000
 80102c8:	20001208 	.word	0x20001208
 80102cc:	40011000 	.word	0x40011000
 80102d0:	200011d8 	.word	0x200011d8
 80102d4:	200011dc 	.word	0x200011dc
 80102d8:	0801b21c 	.word	0x0801b21c
 80102dc:	0801b254 	.word	0x0801b254
 80102e0:	20001158 	.word	0x20001158
 80102e4:	0801b268 	.word	0x0801b268
 80102e8:	0801b29c 	.word	0x0801b29c
 80102ec:	0801b2c0 	.word	0x0801b2c0
 80102f0:	0801b2d8 	.word	0x0801b2d8
 80102f4:	0801b2f0 	.word	0x0801b2f0
 80102f8:	0801b308 	.word	0x0801b308
 80102fc:	0801b31c 	.word	0x0801b31c
 8010300:	20001610 	.word	0x20001610
 8010304:	20001408 	.word	0x20001408
 8010308:	20001410 	.word	0x20001410
 801030c:	40010c00 	.word	0x40010c00
 8010310:	2000126c 	.word	0x2000126c
 8010314:	20001270 	.word	0x20001270
 8010318:	20001440 	.word	0x20001440
 801031c:	20001274 	.word	0x20001274
 8010320:	20001330 	.word	0x20001330
 8010324:	20001280 	.word	0x20001280
 8010328:	20001338 	.word	0x20001338
 801032c:	2000128c 	.word	0x2000128c
 8010330:	200013d0 	.word	0x200013d0
 8010334:	20001290 	.word	0x20001290
 8010338:	20001394 	.word	0x20001394
 801033c:	20001210 	.word	0x20001210
		{
			odometry_data[j+4]=x_data.odometry_char[j];
 8010340:	79fa      	ldrb	r2, [r7, #7]
 8010342:	79fb      	ldrb	r3, [r7, #7]
 8010344:	3304      	adds	r3, #4
 8010346:	4964      	ldr	r1, [pc, #400]	; (80104d8 <main+0x6c4>)
 8010348:	5c89      	ldrb	r1, [r1, r2]
 801034a:	4a64      	ldr	r2, [pc, #400]	; (80104dc <main+0x6c8>)
 801034c:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+8]=y_data.odometry_char[j];
 801034e:	79fa      	ldrb	r2, [r7, #7]
 8010350:	79fb      	ldrb	r3, [r7, #7]
 8010352:	3308      	adds	r3, #8
 8010354:	4962      	ldr	r1, [pc, #392]	; (80104e0 <main+0x6cc>)
 8010356:	5c89      	ldrb	r1, [r1, r2]
 8010358:	4a60      	ldr	r2, [pc, #384]	; (80104dc <main+0x6c8>)
 801035a:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+12]=theta_data.odometry_char[j];
 801035c:	79fa      	ldrb	r2, [r7, #7]
 801035e:	79fb      	ldrb	r3, [r7, #7]
 8010360:	330c      	adds	r3, #12
 8010362:	4960      	ldr	r1, [pc, #384]	; (80104e4 <main+0x6d0>)
 8010364:	5c89      	ldrb	r1, [r1, r2]
 8010366:	4a5d      	ldr	r2, [pc, #372]	; (80104dc <main+0x6c8>)
 8010368:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+16]=vel_linear.odometry_char[j];
 801036a:	79fa      	ldrb	r2, [r7, #7]
 801036c:	79fb      	ldrb	r3, [r7, #7]
 801036e:	3310      	adds	r3, #16
 8010370:	495d      	ldr	r1, [pc, #372]	; (80104e8 <main+0x6d4>)
 8010372:	5c89      	ldrb	r1, [r1, r2]
 8010374:	4a59      	ldr	r2, [pc, #356]	; (80104dc <main+0x6c8>)
 8010376:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+20]=vel_angular.odometry_char[j];
 8010378:	79fa      	ldrb	r2, [r7, #7]
 801037a:	79fb      	ldrb	r3, [r7, #7]
 801037c:	3314      	adds	r3, #20
 801037e:	495b      	ldr	r1, [pc, #364]	; (80104ec <main+0x6d8>)
 8010380:	5c89      	ldrb	r1, [r1, r2]
 8010382:	4a56      	ldr	r2, [pc, #344]	; (80104dc <main+0x6c8>)
 8010384:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+24]=leftrightpulse.pulse_data[j];
 8010386:	79fa      	ldrb	r2, [r7, #7]
 8010388:	79fb      	ldrb	r3, [r7, #7]
 801038a:	3318      	adds	r3, #24
 801038c:	4958      	ldr	r1, [pc, #352]	; (80104f0 <main+0x6dc>)
 801038e:	5c89      	ldrb	r1, [r1, r2]
 8010390:	4a52      	ldr	r2, [pc, #328]	; (80104dc <main+0x6c8>)
 8010392:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+28]=Pitch.imu_data[j];
 8010394:	79fa      	ldrb	r2, [r7, #7]
 8010396:	79fb      	ldrb	r3, [r7, #7]
 8010398:	331c      	adds	r3, #28
 801039a:	4956      	ldr	r1, [pc, #344]	; (80104f4 <main+0x6e0>)
 801039c:	5c89      	ldrb	r1, [r1, r2]
 801039e:	4a4f      	ldr	r2, [pc, #316]	; (80104dc <main+0x6c8>)
 80103a0:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+32]=Roll.imu_data[j];
 80103a2:	79fa      	ldrb	r2, [r7, #7]
 80103a4:	79fb      	ldrb	r3, [r7, #7]
 80103a6:	3320      	adds	r3, #32
 80103a8:	4953      	ldr	r1, [pc, #332]	; (80104f8 <main+0x6e4>)
 80103aa:	5c89      	ldrb	r1, [r1, r2]
 80103ac:	4a4b      	ldr	r2, [pc, #300]	; (80104dc <main+0x6c8>)
 80103ae:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+36]=Yaw.imu_data[j];
 80103b0:	79fa      	ldrb	r2, [r7, #7]
 80103b2:	79fb      	ldrb	r3, [r7, #7]
 80103b4:	3324      	adds	r3, #36	; 0x24
 80103b6:	4951      	ldr	r1, [pc, #324]	; (80104fc <main+0x6e8>)
 80103b8:	5c89      	ldrb	r1, [r1, r2]
 80103ba:	4a48      	ldr	r2, [pc, #288]	; (80104dc <main+0x6c8>)
 80103bc:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+40]=q0.qua_data[j];
 80103be:	79fa      	ldrb	r2, [r7, #7]
 80103c0:	79fb      	ldrb	r3, [r7, #7]
 80103c2:	3328      	adds	r3, #40	; 0x28
 80103c4:	494e      	ldr	r1, [pc, #312]	; (8010500 <main+0x6ec>)
 80103c6:	5c89      	ldrb	r1, [r1, r2]
 80103c8:	4a44      	ldr	r2, [pc, #272]	; (80104dc <main+0x6c8>)
 80103ca:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+44]=q1.qua_data[j];
 80103cc:	79fa      	ldrb	r2, [r7, #7]
 80103ce:	79fb      	ldrb	r3, [r7, #7]
 80103d0:	332c      	adds	r3, #44	; 0x2c
 80103d2:	494c      	ldr	r1, [pc, #304]	; (8010504 <main+0x6f0>)
 80103d4:	5c89      	ldrb	r1, [r1, r2]
 80103d6:	4a41      	ldr	r2, [pc, #260]	; (80104dc <main+0x6c8>)
 80103d8:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+48]=q2.qua_data[j];
 80103da:	79fa      	ldrb	r2, [r7, #7]
 80103dc:	79fb      	ldrb	r3, [r7, #7]
 80103de:	3330      	adds	r3, #48	; 0x30
 80103e0:	4949      	ldr	r1, [pc, #292]	; (8010508 <main+0x6f4>)
 80103e2:	5c89      	ldrb	r1, [r1, r2]
 80103e4:	4a3d      	ldr	r2, [pc, #244]	; (80104dc <main+0x6c8>)
 80103e6:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+52]=q3.qua_data[j];
 80103e8:	79fa      	ldrb	r2, [r7, #7]
 80103ea:	79fb      	ldrb	r3, [r7, #7]
 80103ec:	3334      	adds	r3, #52	; 0x34
 80103ee:	4947      	ldr	r1, [pc, #284]	; (801050c <main+0x6f8>)
 80103f0:	5c89      	ldrb	r1, [r1, r2]
 80103f2:	4a3a      	ldr	r2, [pc, #232]	; (80104dc <main+0x6c8>)
 80103f4:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+56]=x_acc.acc_data[j];
 80103f6:	79fa      	ldrb	r2, [r7, #7]
 80103f8:	79fb      	ldrb	r3, [r7, #7]
 80103fa:	3338      	adds	r3, #56	; 0x38
 80103fc:	4944      	ldr	r1, [pc, #272]	; (8010510 <main+0x6fc>)
 80103fe:	5c89      	ldrb	r1, [r1, r2]
 8010400:	4a36      	ldr	r2, [pc, #216]	; (80104dc <main+0x6c8>)
 8010402:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+60]=y_acc.acc_data[j];
 8010404:	79fa      	ldrb	r2, [r7, #7]
 8010406:	79fb      	ldrb	r3, [r7, #7]
 8010408:	333c      	adds	r3, #60	; 0x3c
 801040a:	4942      	ldr	r1, [pc, #264]	; (8010514 <main+0x700>)
 801040c:	5c89      	ldrb	r1, [r1, r2]
 801040e:	4a33      	ldr	r2, [pc, #204]	; (80104dc <main+0x6c8>)
 8010410:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+64]=z_acc.acc_data[j];
 8010412:	79fa      	ldrb	r2, [r7, #7]
 8010414:	79fb      	ldrb	r3, [r7, #7]
 8010416:	3340      	adds	r3, #64	; 0x40
 8010418:	493f      	ldr	r1, [pc, #252]	; (8010518 <main+0x704>)
 801041a:	5c89      	ldrb	r1, [r1, r2]
 801041c:	4a2f      	ldr	r2, [pc, #188]	; (80104dc <main+0x6c8>)
 801041e:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+68]=x_gyro.gyro_data[j];
 8010420:	79fa      	ldrb	r2, [r7, #7]
 8010422:	79fb      	ldrb	r3, [r7, #7]
 8010424:	3344      	adds	r3, #68	; 0x44
 8010426:	493d      	ldr	r1, [pc, #244]	; (801051c <main+0x708>)
 8010428:	5c89      	ldrb	r1, [r1, r2]
 801042a:	4a2c      	ldr	r2, [pc, #176]	; (80104dc <main+0x6c8>)
 801042c:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+72]=y_gyro.gyro_data[j];
 801042e:	79fa      	ldrb	r2, [r7, #7]
 8010430:	79fb      	ldrb	r3, [r7, #7]
 8010432:	3348      	adds	r3, #72	; 0x48
 8010434:	493a      	ldr	r1, [pc, #232]	; (8010520 <main+0x70c>)
 8010436:	5c89      	ldrb	r1, [r1, r2]
 8010438:	4a28      	ldr	r2, [pc, #160]	; (80104dc <main+0x6c8>)
 801043a:	54d1      	strb	r1, [r2, r3]
			odometry_data[j+76]=z_gyro.gyro_data[j];
 801043c:	79fa      	ldrb	r2, [r7, #7]
 801043e:	79fb      	ldrb	r3, [r7, #7]
 8010440:	334c      	adds	r3, #76	; 0x4c
 8010442:	4938      	ldr	r1, [pc, #224]	; (8010524 <main+0x710>)
 8010444:	5c89      	ldrb	r1, [r1, r2]
 8010446:	4a25      	ldr	r2, [pc, #148]	; (80104dc <main+0x6c8>)
 8010448:	54d1      	strb	r1, [r2, r3]
		for(j=0;j<4;j++)
 801044a:	79fb      	ldrb	r3, [r7, #7]
 801044c:	3301      	adds	r3, #1
 801044e:	71fb      	strb	r3, [r7, #7]
 8010450:	79fb      	ldrb	r3, [r7, #7]
 8010452:	2b03      	cmp	r3, #3
 8010454:	f67f af74 	bls.w	8010340 <main+0x52c>
		}
         sndCRCVal = CRC16(odometry_data,USART_SEN_LEN-4);
 8010458:	2150      	movs	r1, #80	; 0x50
 801045a:	4820      	ldr	r0, [pc, #128]	; (80104dc <main+0x6c8>)
 801045c:	f7ff f900 	bl	800f660 <CRC16>
 8010460:	4603      	mov	r3, r0
 8010462:	461a      	mov	r2, r3
 8010464:	4b30      	ldr	r3, [pc, #192]	; (8010528 <main+0x714>)
 8010466:	801a      	strh	r2, [r3, #0]
		 odometry_data[80] =sndCRCVal;
 8010468:	4b2f      	ldr	r3, [pc, #188]	; (8010528 <main+0x714>)
 801046a:	881b      	ldrh	r3, [r3, #0]
 801046c:	b2da      	uxtb	r2, r3
 801046e:	4b1b      	ldr	r3, [pc, #108]	; (80104dc <main+0x6c8>)
 8010470:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		 odometry_data[81] =sndCRCVal>>8;
 8010474:	4b2c      	ldr	r3, [pc, #176]	; (8010528 <main+0x714>)
 8010476:	881b      	ldrh	r3, [r3, #0]
 8010478:	0a1b      	lsrs	r3, r3, #8
 801047a:	b29b      	uxth	r3, r3
 801047c:	b2da      	uxtb	r2, r3
 801047e:	4b17      	ldr	r3, [pc, #92]	; (80104dc <main+0x6c8>)
 8010480:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		 odometry_data[82]=0x0d;//??
 8010484:	4b15      	ldr	r3, [pc, #84]	; (80104dc <main+0x6c8>)
 8010486:	220d      	movs	r2, #13
 8010488:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
		 odometry_data[83]=0x0a;//??
 801048c:	4b13      	ldr	r3, [pc, #76]	; (80104dc <main+0x6c8>)
 801048e:	220a      	movs	r2, #10
 8010490:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53

		//???
//		HAL_UART_Transmit_IT(&huart1,odometry_data,sizeof(odometry_data));
		HAL_UART_Transmit(&huart1,odometry_data,sizeof(odometry_data),0xfff); //
 8010494:	f640 73ff 	movw	r3, #4095	; 0xfff
 8010498:	2254      	movs	r2, #84	; 0x54
 801049a:	4910      	ldr	r1, [pc, #64]	; (80104dc <main+0x6c8>)
 801049c:	4823      	ldr	r0, [pc, #140]	; (801052c <main+0x718>)
 801049e:	f004 f8c6 	bl	801462e <HAL_UART_Transmit>
		stateHandle&=0xFE;//state machine
 80104a2:	4b23      	ldr	r3, [pc, #140]	; (8010530 <main+0x71c>)
 80104a4:	781b      	ldrb	r3, [r3, #0]
 80104a6:	f023 0301 	bic.w	r3, r3, #1
 80104aa:	b2da      	uxtb	r2, r3
 80104ac:	4b20      	ldr	r3, [pc, #128]	; (8010530 <main+0x71c>)
 80104ae:	701a      	strb	r2, [r3, #0]
	  }

	  car_control(rightdata.d,leftdata.d);	 //
 80104b0:	4b20      	ldr	r3, [pc, #128]	; (8010534 <main+0x720>)
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	4a20      	ldr	r2, [pc, #128]	; (8010538 <main+0x724>)
 80104b6:	6812      	ldr	r2, [r2, #0]
 80104b8:	4611      	mov	r1, r2
 80104ba:	4618      	mov	r0, r3
 80104bc:	f7fe fd40 	bl	800ef40 <car_control>
//	  car_control(-30,30);	 //
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 80104c0:	2200      	movs	r2, #0
 80104c2:	2101      	movs	r1, #1
 80104c4:	481d      	ldr	r0, [pc, #116]	; (801053c <main+0x728>)
 80104c6:	f001 fd49 	bl	8011f5c <HAL_GPIO_WritePin>
//	  mainloop_tim = 0;
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80104ca:	2200      	movs	r2, #0
 80104cc:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80104d0:	481b      	ldr	r0, [pc, #108]	; (8010540 <main+0x72c>)
 80104d2:	f001 fd43 	bl	8011f5c <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80104d6:	e658      	b.n	801018a <main+0x376>
 80104d8:	20001440 	.word	0x20001440
 80104dc:	20001210 	.word	0x20001210
 80104e0:	20001330 	.word	0x20001330
 80104e4:	20001338 	.word	0x20001338
 80104e8:	200013d0 	.word	0x200013d0
 80104ec:	20001394 	.word	0x20001394
 80104f0:	20001318 	.word	0x20001318
 80104f4:	2000144c 	.word	0x2000144c
 80104f8:	20001328 	.word	0x20001328
 80104fc:	200012c8 	.word	0x200012c8
 8010500:	2000142c 	.word	0x2000142c
 8010504:	200013bc 	.word	0x200013bc
 8010508:	20001300 	.word	0x20001300
 801050c:	200013b0 	.word	0x200013b0
 8010510:	2000133c 	.word	0x2000133c
 8010514:	20001428 	.word	0x20001428
 8010518:	200013fc 	.word	0x200013fc
 801051c:	20001398 	.word	0x20001398
 8010520:	200013b8 	.word	0x200013b8
 8010524:	200013f0 	.word	0x200013f0
 8010528:	20001346 	.word	0x20001346
 801052c:	20001610 	.word	0x20001610
 8010530:	2000126c 	.word	0x2000126c
 8010534:	200013d4 	.word	0x200013d4
 8010538:	20001340 	.word	0x20001340
 801053c:	40010c00 	.word	0x40010c00
 8010540:	40011000 	.word	0x40011000

08010544 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8010544:	b580      	push	{r7, lr}
 8010546:	b090      	sub	sp, #64	; 0x40
 8010548:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 801054a:	f107 0318 	add.w	r3, r7, #24
 801054e:	2228      	movs	r2, #40	; 0x28
 8010550:	2100      	movs	r1, #0
 8010552:	4618      	mov	r0, r3
 8010554:	f004 fdf1 	bl	801513a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8010558:	1d3b      	adds	r3, r7, #4
 801055a:	2200      	movs	r2, #0
 801055c:	601a      	str	r2, [r3, #0]
 801055e:	605a      	str	r2, [r3, #4]
 8010560:	609a      	str	r2, [r3, #8]
 8010562:	60da      	str	r2, [r3, #12]
 8010564:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8010566:	2301      	movs	r3, #1
 8010568:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 801056a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 801056e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8010570:	2300      	movs	r3, #0
 8010572:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8010574:	2301      	movs	r3, #1
 8010576:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8010578:	2302      	movs	r3, #2
 801057a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 801057c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8010580:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8010582:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8010586:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8010588:	f107 0318 	add.w	r3, r7, #24
 801058c:	4618      	mov	r0, r3
 801058e:	f001 fd15 	bl	8011fbc <HAL_RCC_OscConfig>
 8010592:	4603      	mov	r3, r0
 8010594:	2b00      	cmp	r3, #0
 8010596:	d001      	beq.n	801059c <SystemClock_Config+0x58>
  {
    Error_Handler();
 8010598:	f000 f819 	bl	80105ce <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 801059c:	230f      	movs	r3, #15
 801059e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80105a0:	2302      	movs	r3, #2
 80105a2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80105a4:	2300      	movs	r3, #0
 80105a6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80105a8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80105ac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80105ae:	2300      	movs	r3, #0
 80105b0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80105b2:	1d3b      	adds	r3, r7, #4
 80105b4:	2102      	movs	r1, #2
 80105b6:	4618      	mov	r0, r3
 80105b8:	f001 ff80 	bl	80124bc <HAL_RCC_ClockConfig>
 80105bc:	4603      	mov	r3, r0
 80105be:	2b00      	cmp	r3, #0
 80105c0:	d001      	beq.n	80105c6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80105c2:	f000 f804 	bl	80105ce <Error_Handler>
  }
}
 80105c6:	bf00      	nop
 80105c8:	3740      	adds	r7, #64	; 0x40
 80105ca:	46bd      	mov	sp, r7
 80105cc:	bd80      	pop	{r7, pc}

080105ce <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80105ce:	b480      	push	{r7}
 80105d0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80105d2:	b672      	cpsid	i
}
 80105d4:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80105d6:	e7fe      	b.n	80105d6 <Error_Handler+0x8>

080105d8 <odometry>:

/****************************************************************************************************************/

//
void odometry(float right,float left)
{
 80105d8:	b580      	push	{r7, lr}
 80105da:	b082      	sub	sp, #8
 80105dc:	af00      	add	r7, sp, #0
 80105de:	6078      	str	r0, [r7, #4]
 80105e0:	6039      	str	r1, [r7, #0]
	if(once)  //
 80105e2:	4b61      	ldr	r3, [pc, #388]	; (8010768 <odometry+0x190>)
 80105e4:	781b      	ldrb	r3, [r3, #0]
 80105e6:	2b00      	cmp	r3, #0
 80105e8:	d01f      	beq.n	801062a <odometry+0x52>
	{
//		const_frame=wheel_diameter*pi/(line_number*multiplier*deceleration_ratio);
		const_frame = wheel_diameter*pi/60; //
 80105ea:	4b60      	ldr	r3, [pc, #384]	; (801076c <odometry+0x194>)
 80105ec:	681b      	ldr	r3, [r3, #0]
 80105ee:	4a60      	ldr	r2, [pc, #384]	; (8010770 <odometry+0x198>)
 80105f0:	6812      	ldr	r2, [r2, #0]
 80105f2:	4611      	mov	r1, r2
 80105f4:	4618      	mov	r0, r3
 80105f6:	f7f6 fa11 	bl	8006a1c <__aeabi_fmul>
 80105fa:	4603      	mov	r3, r0
 80105fc:	495d      	ldr	r1, [pc, #372]	; (8010774 <odometry+0x19c>)
 80105fe:	4618      	mov	r0, r3
 8010600:	f7f6 fac0 	bl	8006b84 <__aeabi_fdiv>
 8010604:	4603      	mov	r3, r0
 8010606:	461a      	mov	r2, r3
 8010608:	4b5b      	ldr	r3, [pc, #364]	; (8010778 <odometry+0x1a0>)
 801060a:	601a      	str	r2, [r3, #0]
		const_angle=const_frame/wheel_interval;
 801060c:	4b5a      	ldr	r3, [pc, #360]	; (8010778 <odometry+0x1a0>)
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	4a5a      	ldr	r2, [pc, #360]	; (801077c <odometry+0x1a4>)
 8010612:	6812      	ldr	r2, [r2, #0]
 8010614:	4611      	mov	r1, r2
 8010616:	4618      	mov	r0, r3
 8010618:	f7f6 fab4 	bl	8006b84 <__aeabi_fdiv>
 801061c:	4603      	mov	r3, r0
 801061e:	461a      	mov	r2, r3
 8010620:	4b57      	ldr	r3, [pc, #348]	; (8010780 <odometry+0x1a8>)
 8010622:	601a      	str	r2, [r3, #0]
		once=0;
 8010624:	4b50      	ldr	r3, [pc, #320]	; (8010768 <odometry+0x190>)
 8010626:	2200      	movs	r2, #0
 8010628:	701a      	strb	r2, [r3, #0]
//	right = right*1000;
//	left = left*1000;//1ms

//	vel_left = left*const_frame;  //unit:m/s
//	vel_right = right*const_frame; //unit:m/sd
	linear_vel = 0.5f*(right+left)*const_frame; //unit:m/s
 801062a:	6839      	ldr	r1, [r7, #0]
 801062c:	6878      	ldr	r0, [r7, #4]
 801062e:	f7f6 f8ed 	bl	800680c <__addsf3>
 8010632:	4603      	mov	r3, r0
 8010634:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8010638:	4618      	mov	r0, r3
 801063a:	f7f6 f9ef 	bl	8006a1c <__aeabi_fmul>
 801063e:	4603      	mov	r3, r0
 8010640:	461a      	mov	r2, r3
 8010642:	4b4d      	ldr	r3, [pc, #308]	; (8010778 <odometry+0x1a0>)
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	4619      	mov	r1, r3
 8010648:	4610      	mov	r0, r2
 801064a:	f7f6 f9e7 	bl	8006a1c <__aeabi_fmul>
 801064e:	4603      	mov	r3, r0
 8010650:	461a      	mov	r2, r3
 8010652:	4b4c      	ldr	r3, [pc, #304]	; (8010784 <odometry+0x1ac>)
 8010654:	601a      	str	r2, [r3, #0]
	angular_vel = (right-left)*const_angle; //unit:rad/s //
 8010656:	6839      	ldr	r1, [r7, #0]
 8010658:	6878      	ldr	r0, [r7, #4]
 801065a:	f7f6 f8d5 	bl	8006808 <__aeabi_fsub>
 801065e:	4603      	mov	r3, r0
 8010660:	461a      	mov	r2, r3
 8010662:	4b47      	ldr	r3, [pc, #284]	; (8010780 <odometry+0x1a8>)
 8010664:	681b      	ldr	r3, [r3, #0]
 8010666:	4619      	mov	r1, r3
 8010668:	4610      	mov	r0, r2
 801066a:	f7f6 f9d7 	bl	8006a1c <__aeabi_fmul>
 801066e:	4603      	mov	r3, r0
 8010670:	461a      	mov	r2, r3
 8010672:	4b45      	ldr	r3, [pc, #276]	; (8010788 <odometry+0x1b0>)
 8010674:	601a      	str	r2, [r3, #0]

	theta = theta+angular_vel*dt;
 8010676:	4b44      	ldr	r3, [pc, #272]	; (8010788 <odometry+0x1b0>)
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	4a44      	ldr	r2, [pc, #272]	; (801078c <odometry+0x1b4>)
 801067c:	6812      	ldr	r2, [r2, #0]
 801067e:	4611      	mov	r1, r2
 8010680:	4618      	mov	r0, r3
 8010682:	f7f6 f9cb 	bl	8006a1c <__aeabi_fmul>
 8010686:	4603      	mov	r3, r0
 8010688:	461a      	mov	r2, r3
 801068a:	4b41      	ldr	r3, [pc, #260]	; (8010790 <odometry+0x1b8>)
 801068c:	681b      	ldr	r3, [r3, #0]
 801068e:	4619      	mov	r1, r3
 8010690:	4610      	mov	r0, r2
 8010692:	f7f6 f8bb 	bl	800680c <__addsf3>
 8010696:	4603      	mov	r3, r0
 8010698:	461a      	mov	r2, r3
 801069a:	4b3d      	ldr	r3, [pc, #244]	; (8010790 <odometry+0x1b8>)
 801069c:	601a      	str	r2, [r3, #0]
//	theta = fmod(theta,pi_2_1);

	/*
	 * if angular_vel>0 right>left,car turn right angular is negative,else if angular_vel<0 right<left,can turn left,angular is positive
	 * */
	sin_ = sin(theta);//y
 801069e:	4b3c      	ldr	r3, [pc, #240]	; (8010790 <odometry+0x1b8>)
 80106a0:	681b      	ldr	r3, [r3, #0]
 80106a2:	4618      	mov	r0, r3
 80106a4:	f7f5 fd0c 	bl	80060c0 <__aeabi_f2d>
 80106a8:	4602      	mov	r2, r0
 80106aa:	460b      	mov	r3, r1
 80106ac:	4610      	mov	r0, r2
 80106ae:	4619      	mov	r1, r3
 80106b0:	f007 fd52 	bl	8018158 <sin>
 80106b4:	4602      	mov	r2, r0
 80106b6:	460b      	mov	r3, r1
 80106b8:	4610      	mov	r0, r2
 80106ba:	4619      	mov	r1, r3
 80106bc:	f7f6 f850 	bl	8006760 <__aeabi_d2f>
 80106c0:	4603      	mov	r3, r0
 80106c2:	4a34      	ldr	r2, [pc, #208]	; (8010794 <odometry+0x1bc>)
 80106c4:	6013      	str	r3, [r2, #0]
	cos_ = cos(theta);//x
 80106c6:	4b32      	ldr	r3, [pc, #200]	; (8010790 <odometry+0x1b8>)
 80106c8:	681b      	ldr	r3, [r3, #0]
 80106ca:	4618      	mov	r0, r3
 80106cc:	f7f5 fcf8 	bl	80060c0 <__aeabi_f2d>
 80106d0:	4602      	mov	r2, r0
 80106d2:	460b      	mov	r3, r1
 80106d4:	4610      	mov	r0, r2
 80106d6:	4619      	mov	r1, r3
 80106d8:	f007 fc78 	bl	8017fcc <cos>
 80106dc:	4602      	mov	r2, r0
 80106de:	460b      	mov	r3, r1
 80106e0:	4610      	mov	r0, r2
 80106e2:	4619      	mov	r1, r3
 80106e4:	f7f6 f83c 	bl	8006760 <__aeabi_d2f>
 80106e8:	4603      	mov	r3, r0
 80106ea:	4a2b      	ldr	r2, [pc, #172]	; (8010798 <odometry+0x1c0>)
 80106ec:	6013      	str	r3, [r2, #0]

	position_x = position_x + linear_vel*cos_*dt;//x
 80106ee:	4b25      	ldr	r3, [pc, #148]	; (8010784 <odometry+0x1ac>)
 80106f0:	681b      	ldr	r3, [r3, #0]
 80106f2:	4a29      	ldr	r2, [pc, #164]	; (8010798 <odometry+0x1c0>)
 80106f4:	6812      	ldr	r2, [r2, #0]
 80106f6:	4611      	mov	r1, r2
 80106f8:	4618      	mov	r0, r3
 80106fa:	f7f6 f98f 	bl	8006a1c <__aeabi_fmul>
 80106fe:	4603      	mov	r3, r0
 8010700:	461a      	mov	r2, r3
 8010702:	4b22      	ldr	r3, [pc, #136]	; (801078c <odometry+0x1b4>)
 8010704:	681b      	ldr	r3, [r3, #0]
 8010706:	4619      	mov	r1, r3
 8010708:	4610      	mov	r0, r2
 801070a:	f7f6 f987 	bl	8006a1c <__aeabi_fmul>
 801070e:	4603      	mov	r3, r0
 8010710:	461a      	mov	r2, r3
 8010712:	4b22      	ldr	r3, [pc, #136]	; (801079c <odometry+0x1c4>)
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	4619      	mov	r1, r3
 8010718:	4610      	mov	r0, r2
 801071a:	f7f6 f877 	bl	800680c <__addsf3>
 801071e:	4603      	mov	r3, r0
 8010720:	461a      	mov	r2, r3
 8010722:	4b1e      	ldr	r3, [pc, #120]	; (801079c <odometry+0x1c4>)
 8010724:	601a      	str	r2, [r3, #0]
	position_y = position_y + linear_vel* sin_*dt;//y
 8010726:	4b17      	ldr	r3, [pc, #92]	; (8010784 <odometry+0x1ac>)
 8010728:	681b      	ldr	r3, [r3, #0]
 801072a:	4a1a      	ldr	r2, [pc, #104]	; (8010794 <odometry+0x1bc>)
 801072c:	6812      	ldr	r2, [r2, #0]
 801072e:	4611      	mov	r1, r2
 8010730:	4618      	mov	r0, r3
 8010732:	f7f6 f973 	bl	8006a1c <__aeabi_fmul>
 8010736:	4603      	mov	r3, r0
 8010738:	461a      	mov	r2, r3
 801073a:	4b14      	ldr	r3, [pc, #80]	; (801078c <odometry+0x1b4>)
 801073c:	681b      	ldr	r3, [r3, #0]
 801073e:	4619      	mov	r1, r3
 8010740:	4610      	mov	r0, r2
 8010742:	f7f6 f96b 	bl	8006a1c <__aeabi_fmul>
 8010746:	4603      	mov	r3, r0
 8010748:	461a      	mov	r2, r3
 801074a:	4b15      	ldr	r3, [pc, #84]	; (80107a0 <odometry+0x1c8>)
 801074c:	681b      	ldr	r3, [r3, #0]
 801074e:	4619      	mov	r1, r3
 8010750:	4610      	mov	r0, r2
 8010752:	f7f6 f85b 	bl	800680c <__addsf3>
 8010756:	4603      	mov	r3, r0
 8010758:	461a      	mov	r2, r3
 801075a:	4b11      	ldr	r3, [pc, #68]	; (80107a0 <odometry+0x1c8>)
 801075c:	601a      	str	r2, [r3, #0]
//		if(oriention < -pi)
//		{
//			oriention += pi_2_1;
//		}
//	}
}
 801075e:	bf00      	nop
 8010760:	3708      	adds	r7, #8
 8010762:	46bd      	mov	sp, r7
 8010764:	bd80      	pop	{r7, pc}
 8010766:	bf00      	nop
 8010768:	200000f8 	.word	0x200000f8
 801076c:	200000ec 	.word	0x200000ec
 8010770:	200000f0 	.word	0x200000f0
 8010774:	42700000 	.word	0x42700000
 8010778:	20001284 	.word	0x20001284
 801077c:	200000e8 	.word	0x200000e8
 8010780:	20001288 	.word	0x20001288
 8010784:	2000128c 	.word	0x2000128c
 8010788:	20001290 	.word	0x20001290
 801078c:	200000f4 	.word	0x200000f4
 8010790:	20001280 	.word	0x20001280
 8010794:	20001278 	.word	0x20001278
 8010798:	2000127c 	.word	0x2000127c
 801079c:	20001270 	.word	0x20001270
 80107a0:	20001274 	.word	0x20001274

080107a4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80107a4:	b580      	push	{r7, lr}
 80107a6:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80107a8:	4b17      	ldr	r3, [pc, #92]	; (8010808 <MX_SPI1_Init+0x64>)
 80107aa:	4a18      	ldr	r2, [pc, #96]	; (801080c <MX_SPI1_Init+0x68>)
 80107ac:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80107ae:	4b16      	ldr	r3, [pc, #88]	; (8010808 <MX_SPI1_Init+0x64>)
 80107b0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80107b4:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80107b6:	4b14      	ldr	r3, [pc, #80]	; (8010808 <MX_SPI1_Init+0x64>)
 80107b8:	2200      	movs	r2, #0
 80107ba:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80107bc:	4b12      	ldr	r3, [pc, #72]	; (8010808 <MX_SPI1_Init+0x64>)
 80107be:	2200      	movs	r2, #0
 80107c0:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80107c2:	4b11      	ldr	r3, [pc, #68]	; (8010808 <MX_SPI1_Init+0x64>)
 80107c4:	2200      	movs	r2, #0
 80107c6:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80107c8:	4b0f      	ldr	r3, [pc, #60]	; (8010808 <MX_SPI1_Init+0x64>)
 80107ca:	2200      	movs	r2, #0
 80107cc:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80107ce:	4b0e      	ldr	r3, [pc, #56]	; (8010808 <MX_SPI1_Init+0x64>)
 80107d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80107d4:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80107d6:	4b0c      	ldr	r3, [pc, #48]	; (8010808 <MX_SPI1_Init+0x64>)
 80107d8:	2228      	movs	r2, #40	; 0x28
 80107da:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80107dc:	4b0a      	ldr	r3, [pc, #40]	; (8010808 <MX_SPI1_Init+0x64>)
 80107de:	2200      	movs	r2, #0
 80107e0:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80107e2:	4b09      	ldr	r3, [pc, #36]	; (8010808 <MX_SPI1_Init+0x64>)
 80107e4:	2200      	movs	r2, #0
 80107e6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80107e8:	4b07      	ldr	r3, [pc, #28]	; (8010808 <MX_SPI1_Init+0x64>)
 80107ea:	2200      	movs	r2, #0
 80107ec:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80107ee:	4b06      	ldr	r3, [pc, #24]	; (8010808 <MX_SPI1_Init+0x64>)
 80107f0:	220a      	movs	r2, #10
 80107f2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80107f4:	4804      	ldr	r0, [pc, #16]	; (8010808 <MX_SPI1_Init+0x64>)
 80107f6:	f001 fffb 	bl	80127f0 <HAL_SPI_Init>
 80107fa:	4603      	mov	r3, r0
 80107fc:	2b00      	cmp	r3, #0
 80107fe:	d001      	beq.n	8010804 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8010800:	f7ff fee5 	bl	80105ce <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8010804:	bf00      	nop
 8010806:	bd80      	pop	{r7, pc}
 8010808:	20001450 	.word	0x20001450
 801080c:	40013000 	.word	0x40013000

08010810 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8010810:	b580      	push	{r7, lr}
 8010812:	b08a      	sub	sp, #40	; 0x28
 8010814:	af00      	add	r7, sp, #0
 8010816:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010818:	f107 0314 	add.w	r3, r7, #20
 801081c:	2200      	movs	r2, #0
 801081e:	601a      	str	r2, [r3, #0]
 8010820:	605a      	str	r2, [r3, #4]
 8010822:	609a      	str	r2, [r3, #8]
 8010824:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	681b      	ldr	r3, [r3, #0]
 801082a:	4a22      	ldr	r2, [pc, #136]	; (80108b4 <HAL_SPI_MspInit+0xa4>)
 801082c:	4293      	cmp	r3, r2
 801082e:	d13d      	bne.n	80108ac <HAL_SPI_MspInit+0x9c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8010830:	4b21      	ldr	r3, [pc, #132]	; (80108b8 <HAL_SPI_MspInit+0xa8>)
 8010832:	699b      	ldr	r3, [r3, #24]
 8010834:	4a20      	ldr	r2, [pc, #128]	; (80108b8 <HAL_SPI_MspInit+0xa8>)
 8010836:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 801083a:	6193      	str	r3, [r2, #24]
 801083c:	4b1e      	ldr	r3, [pc, #120]	; (80108b8 <HAL_SPI_MspInit+0xa8>)
 801083e:	699b      	ldr	r3, [r3, #24]
 8010840:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8010844:	613b      	str	r3, [r7, #16]
 8010846:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8010848:	4b1b      	ldr	r3, [pc, #108]	; (80108b8 <HAL_SPI_MspInit+0xa8>)
 801084a:	699b      	ldr	r3, [r3, #24]
 801084c:	4a1a      	ldr	r2, [pc, #104]	; (80108b8 <HAL_SPI_MspInit+0xa8>)
 801084e:	f043 0308 	orr.w	r3, r3, #8
 8010852:	6193      	str	r3, [r2, #24]
 8010854:	4b18      	ldr	r3, [pc, #96]	; (80108b8 <HAL_SPI_MspInit+0xa8>)
 8010856:	699b      	ldr	r3, [r3, #24]
 8010858:	f003 0308 	and.w	r3, r3, #8
 801085c:	60fb      	str	r3, [r7, #12]
 801085e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8010860:	2328      	movs	r3, #40	; 0x28
 8010862:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8010864:	2302      	movs	r3, #2
 8010866:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8010868:	2303      	movs	r3, #3
 801086a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801086c:	f107 0314 	add.w	r3, r7, #20
 8010870:	4619      	mov	r1, r3
 8010872:	4812      	ldr	r0, [pc, #72]	; (80108bc <HAL_SPI_MspInit+0xac>)
 8010874:	f001 f9de 	bl	8011c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8010878:	2310      	movs	r3, #16
 801087a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801087c:	2300      	movs	r3, #0
 801087e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010880:	2300      	movs	r3, #0
 8010882:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8010884:	f107 0314 	add.w	r3, r7, #20
 8010888:	4619      	mov	r1, r3
 801088a:	480c      	ldr	r0, [pc, #48]	; (80108bc <HAL_SPI_MspInit+0xac>)
 801088c:	f001 f9d2 	bl	8011c34 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8010890:	4b0b      	ldr	r3, [pc, #44]	; (80108c0 <HAL_SPI_MspInit+0xb0>)
 8010892:	685b      	ldr	r3, [r3, #4]
 8010894:	627b      	str	r3, [r7, #36]	; 0x24
 8010896:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010898:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 801089c:	627b      	str	r3, [r7, #36]	; 0x24
 801089e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80108a0:	f043 0301 	orr.w	r3, r3, #1
 80108a4:	627b      	str	r3, [r7, #36]	; 0x24
 80108a6:	4a06      	ldr	r2, [pc, #24]	; (80108c0 <HAL_SPI_MspInit+0xb0>)
 80108a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80108aa:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80108ac:	bf00      	nop
 80108ae:	3728      	adds	r7, #40	; 0x28
 80108b0:	46bd      	mov	sp, r7
 80108b2:	bd80      	pop	{r7, pc}
 80108b4:	40013000 	.word	0x40013000
 80108b8:	40021000 	.word	0x40021000
 80108bc:	40010c00 	.word	0x40010c00
 80108c0:	40010000 	.word	0x40010000

080108c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80108c4:	b480      	push	{r7}
 80108c6:	b085      	sub	sp, #20
 80108c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80108ca:	4b15      	ldr	r3, [pc, #84]	; (8010920 <HAL_MspInit+0x5c>)
 80108cc:	699b      	ldr	r3, [r3, #24]
 80108ce:	4a14      	ldr	r2, [pc, #80]	; (8010920 <HAL_MspInit+0x5c>)
 80108d0:	f043 0301 	orr.w	r3, r3, #1
 80108d4:	6193      	str	r3, [r2, #24]
 80108d6:	4b12      	ldr	r3, [pc, #72]	; (8010920 <HAL_MspInit+0x5c>)
 80108d8:	699b      	ldr	r3, [r3, #24]
 80108da:	f003 0301 	and.w	r3, r3, #1
 80108de:	60bb      	str	r3, [r7, #8]
 80108e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80108e2:	4b0f      	ldr	r3, [pc, #60]	; (8010920 <HAL_MspInit+0x5c>)
 80108e4:	69db      	ldr	r3, [r3, #28]
 80108e6:	4a0e      	ldr	r2, [pc, #56]	; (8010920 <HAL_MspInit+0x5c>)
 80108e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80108ec:	61d3      	str	r3, [r2, #28]
 80108ee:	4b0c      	ldr	r3, [pc, #48]	; (8010920 <HAL_MspInit+0x5c>)
 80108f0:	69db      	ldr	r3, [r3, #28]
 80108f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80108f6:	607b      	str	r3, [r7, #4]
 80108f8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80108fa:	4b0a      	ldr	r3, [pc, #40]	; (8010924 <HAL_MspInit+0x60>)
 80108fc:	685b      	ldr	r3, [r3, #4]
 80108fe:	60fb      	str	r3, [r7, #12]
 8010900:	68fb      	ldr	r3, [r7, #12]
 8010902:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8010906:	60fb      	str	r3, [r7, #12]
 8010908:	68fb      	ldr	r3, [r7, #12]
 801090a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 801090e:	60fb      	str	r3, [r7, #12]
 8010910:	4a04      	ldr	r2, [pc, #16]	; (8010924 <HAL_MspInit+0x60>)
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8010916:	bf00      	nop
 8010918:	3714      	adds	r7, #20
 801091a:	46bd      	mov	sp, r7
 801091c:	bc80      	pop	{r7}
 801091e:	4770      	bx	lr
 8010920:	40021000 	.word	0x40021000
 8010924:	40010000 	.word	0x40010000

08010928 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8010928:	b480      	push	{r7}
 801092a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 801092c:	e7fe      	b.n	801092c <NMI_Handler+0x4>

0801092e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 801092e:	b480      	push	{r7}
 8010930:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8010932:	e7fe      	b.n	8010932 <HardFault_Handler+0x4>

08010934 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8010934:	b480      	push	{r7}
 8010936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8010938:	e7fe      	b.n	8010938 <MemManage_Handler+0x4>

0801093a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 801093a:	b480      	push	{r7}
 801093c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 801093e:	e7fe      	b.n	801093e <BusFault_Handler+0x4>

08010940 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8010940:	b480      	push	{r7}
 8010942:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8010944:	e7fe      	b.n	8010944 <UsageFault_Handler+0x4>

08010946 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8010946:	b480      	push	{r7}
 8010948:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 801094a:	bf00      	nop
 801094c:	46bd      	mov	sp, r7
 801094e:	bc80      	pop	{r7}
 8010950:	4770      	bx	lr

08010952 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8010952:	b480      	push	{r7}
 8010954:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8010956:	bf00      	nop
 8010958:	46bd      	mov	sp, r7
 801095a:	bc80      	pop	{r7}
 801095c:	4770      	bx	lr

0801095e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 801095e:	b480      	push	{r7}
 8010960:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8010962:	bf00      	nop
 8010964:	46bd      	mov	sp, r7
 8010966:	bc80      	pop	{r7}
 8010968:	4770      	bx	lr

0801096a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 801096a:	b580      	push	{r7, lr}
 801096c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 801096e:	f000 fef5 	bl	801175c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8010972:	bf00      	nop
 8010974:	bd80      	pop	{r7, pc}

08010976 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8010976:	b580      	push	{r7, lr}
 8010978:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 801097a:	2001      	movs	r0, #1
 801097c:	f001 fb06 	bl	8011f8c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8010980:	bf00      	nop
 8010982:	bd80      	pop	{r7, pc}

08010984 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8010984:	b580      	push	{r7, lr}
 8010986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8010988:	4802      	ldr	r0, [pc, #8]	; (8010994 <TIM1_UP_IRQHandler+0x10>)
 801098a:	f002 ffff 	bl	801398c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 801098e:	bf00      	nop
 8010990:	bd80      	pop	{r7, pc}
 8010992:	bf00      	nop
 8010994:	20001580 	.word	0x20001580

08010998 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8010998:	b580      	push	{r7, lr}
 801099a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 801099c:	4802      	ldr	r0, [pc, #8]	; (80109a8 <USART1_IRQHandler+0x10>)
 801099e:	f003 ff09 	bl	80147b4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80109a2:	bf00      	nop
 80109a4:	bd80      	pop	{r7, pc}
 80109a6:	bf00      	nop
 80109a8:	20001610 	.word	0x20001610

080109ac <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80109ac:	b580      	push	{r7, lr}
 80109ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 80109b0:	4802      	ldr	r0, [pc, #8]	; (80109bc <TIM5_IRQHandler+0x10>)
 80109b2:	f002 ffeb 	bl	801398c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 80109b6:	bf00      	nop
 80109b8:	bd80      	pop	{r7, pc}
 80109ba:	bf00      	nop
 80109bc:	200014f0 	.word	0x200014f0

080109c0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80109c0:	b480      	push	{r7}
 80109c2:	af00      	add	r7, sp, #0
	return 1;
 80109c4:	2301      	movs	r3, #1
}
 80109c6:	4618      	mov	r0, r3
 80109c8:	46bd      	mov	sp, r7
 80109ca:	bc80      	pop	{r7}
 80109cc:	4770      	bx	lr

080109ce <_kill>:

int _kill(int pid, int sig)
{
 80109ce:	b580      	push	{r7, lr}
 80109d0:	b082      	sub	sp, #8
 80109d2:	af00      	add	r7, sp, #0
 80109d4:	6078      	str	r0, [r7, #4]
 80109d6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80109d8:	f004 fb0c 	bl	8014ff4 <__errno>
 80109dc:	4603      	mov	r3, r0
 80109de:	2216      	movs	r2, #22
 80109e0:	601a      	str	r2, [r3, #0]
	return -1;
 80109e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80109e6:	4618      	mov	r0, r3
 80109e8:	3708      	adds	r7, #8
 80109ea:	46bd      	mov	sp, r7
 80109ec:	bd80      	pop	{r7, pc}

080109ee <_exit>:

void _exit (int status)
{
 80109ee:	b580      	push	{r7, lr}
 80109f0:	b082      	sub	sp, #8
 80109f2:	af00      	add	r7, sp, #0
 80109f4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80109f6:	f04f 31ff 	mov.w	r1, #4294967295
 80109fa:	6878      	ldr	r0, [r7, #4]
 80109fc:	f7ff ffe7 	bl	80109ce <_kill>
	while (1) {}		/* Make sure we hang here */
 8010a00:	e7fe      	b.n	8010a00 <_exit+0x12>

08010a02 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8010a02:	b580      	push	{r7, lr}
 8010a04:	b086      	sub	sp, #24
 8010a06:	af00      	add	r7, sp, #0
 8010a08:	60f8      	str	r0, [r7, #12]
 8010a0a:	60b9      	str	r1, [r7, #8]
 8010a0c:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010a0e:	2300      	movs	r3, #0
 8010a10:	617b      	str	r3, [r7, #20]
 8010a12:	e00a      	b.n	8010a2a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8010a14:	f3af 8000 	nop.w
 8010a18:	4601      	mov	r1, r0
 8010a1a:	68bb      	ldr	r3, [r7, #8]
 8010a1c:	1c5a      	adds	r2, r3, #1
 8010a1e:	60ba      	str	r2, [r7, #8]
 8010a20:	b2ca      	uxtb	r2, r1
 8010a22:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010a24:	697b      	ldr	r3, [r7, #20]
 8010a26:	3301      	adds	r3, #1
 8010a28:	617b      	str	r3, [r7, #20]
 8010a2a:	697a      	ldr	r2, [r7, #20]
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	429a      	cmp	r2, r3
 8010a30:	dbf0      	blt.n	8010a14 <_read+0x12>
	}

return len;
 8010a32:	687b      	ldr	r3, [r7, #4]
}
 8010a34:	4618      	mov	r0, r3
 8010a36:	3718      	adds	r7, #24
 8010a38:	46bd      	mov	sp, r7
 8010a3a:	bd80      	pop	{r7, pc}

08010a3c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8010a3c:	b580      	push	{r7, lr}
 8010a3e:	b086      	sub	sp, #24
 8010a40:	af00      	add	r7, sp, #0
 8010a42:	60f8      	str	r0, [r7, #12]
 8010a44:	60b9      	str	r1, [r7, #8]
 8010a46:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010a48:	2300      	movs	r3, #0
 8010a4a:	617b      	str	r3, [r7, #20]
 8010a4c:	e009      	b.n	8010a62 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8010a4e:	68bb      	ldr	r3, [r7, #8]
 8010a50:	1c5a      	adds	r2, r3, #1
 8010a52:	60ba      	str	r2, [r7, #8]
 8010a54:	781b      	ldrb	r3, [r3, #0]
 8010a56:	4618      	mov	r0, r3
 8010a58:	f7fe fc1e 	bl	800f298 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8010a5c:	697b      	ldr	r3, [r7, #20]
 8010a5e:	3301      	adds	r3, #1
 8010a60:	617b      	str	r3, [r7, #20]
 8010a62:	697a      	ldr	r2, [r7, #20]
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	429a      	cmp	r2, r3
 8010a68:	dbf1      	blt.n	8010a4e <_write+0x12>
	}
	return len;
 8010a6a:	687b      	ldr	r3, [r7, #4]
}
 8010a6c:	4618      	mov	r0, r3
 8010a6e:	3718      	adds	r7, #24
 8010a70:	46bd      	mov	sp, r7
 8010a72:	bd80      	pop	{r7, pc}

08010a74 <_close>:

int _close(int file)
{
 8010a74:	b480      	push	{r7}
 8010a76:	b083      	sub	sp, #12
 8010a78:	af00      	add	r7, sp, #0
 8010a7a:	6078      	str	r0, [r7, #4]
	return -1;
 8010a7c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010a80:	4618      	mov	r0, r3
 8010a82:	370c      	adds	r7, #12
 8010a84:	46bd      	mov	sp, r7
 8010a86:	bc80      	pop	{r7}
 8010a88:	4770      	bx	lr

08010a8a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8010a8a:	b480      	push	{r7}
 8010a8c:	b083      	sub	sp, #12
 8010a8e:	af00      	add	r7, sp, #0
 8010a90:	6078      	str	r0, [r7, #4]
 8010a92:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8010a94:	683b      	ldr	r3, [r7, #0]
 8010a96:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8010a9a:	605a      	str	r2, [r3, #4]
	return 0;
 8010a9c:	2300      	movs	r3, #0
}
 8010a9e:	4618      	mov	r0, r3
 8010aa0:	370c      	adds	r7, #12
 8010aa2:	46bd      	mov	sp, r7
 8010aa4:	bc80      	pop	{r7}
 8010aa6:	4770      	bx	lr

08010aa8 <_isatty>:

int _isatty(int file)
{
 8010aa8:	b480      	push	{r7}
 8010aaa:	b083      	sub	sp, #12
 8010aac:	af00      	add	r7, sp, #0
 8010aae:	6078      	str	r0, [r7, #4]
	return 1;
 8010ab0:	2301      	movs	r3, #1
}
 8010ab2:	4618      	mov	r0, r3
 8010ab4:	370c      	adds	r7, #12
 8010ab6:	46bd      	mov	sp, r7
 8010ab8:	bc80      	pop	{r7}
 8010aba:	4770      	bx	lr

08010abc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8010abc:	b480      	push	{r7}
 8010abe:	b085      	sub	sp, #20
 8010ac0:	af00      	add	r7, sp, #0
 8010ac2:	60f8      	str	r0, [r7, #12]
 8010ac4:	60b9      	str	r1, [r7, #8]
 8010ac6:	607a      	str	r2, [r7, #4]
	return 0;
 8010ac8:	2300      	movs	r3, #0
}
 8010aca:	4618      	mov	r0, r3
 8010acc:	3714      	adds	r7, #20
 8010ace:	46bd      	mov	sp, r7
 8010ad0:	bc80      	pop	{r7}
 8010ad2:	4770      	bx	lr

08010ad4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8010ad4:	b580      	push	{r7, lr}
 8010ad6:	b086      	sub	sp, #24
 8010ad8:	af00      	add	r7, sp, #0
 8010ada:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8010adc:	4a14      	ldr	r2, [pc, #80]	; (8010b30 <_sbrk+0x5c>)
 8010ade:	4b15      	ldr	r3, [pc, #84]	; (8010b34 <_sbrk+0x60>)
 8010ae0:	1ad3      	subs	r3, r2, r3
 8010ae2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8010ae4:	697b      	ldr	r3, [r7, #20]
 8010ae6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8010ae8:	4b13      	ldr	r3, [pc, #76]	; (8010b38 <_sbrk+0x64>)
 8010aea:	681b      	ldr	r3, [r3, #0]
 8010aec:	2b00      	cmp	r3, #0
 8010aee:	d102      	bne.n	8010af6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8010af0:	4b11      	ldr	r3, [pc, #68]	; (8010b38 <_sbrk+0x64>)
 8010af2:	4a12      	ldr	r2, [pc, #72]	; (8010b3c <_sbrk+0x68>)
 8010af4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8010af6:	4b10      	ldr	r3, [pc, #64]	; (8010b38 <_sbrk+0x64>)
 8010af8:	681a      	ldr	r2, [r3, #0]
 8010afa:	687b      	ldr	r3, [r7, #4]
 8010afc:	4413      	add	r3, r2
 8010afe:	693a      	ldr	r2, [r7, #16]
 8010b00:	429a      	cmp	r2, r3
 8010b02:	d207      	bcs.n	8010b14 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8010b04:	f004 fa76 	bl	8014ff4 <__errno>
 8010b08:	4603      	mov	r3, r0
 8010b0a:	220c      	movs	r2, #12
 8010b0c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8010b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8010b12:	e009      	b.n	8010b28 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8010b14:	4b08      	ldr	r3, [pc, #32]	; (8010b38 <_sbrk+0x64>)
 8010b16:	681b      	ldr	r3, [r3, #0]
 8010b18:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8010b1a:	4b07      	ldr	r3, [pc, #28]	; (8010b38 <_sbrk+0x64>)
 8010b1c:	681a      	ldr	r2, [r3, #0]
 8010b1e:	687b      	ldr	r3, [r7, #4]
 8010b20:	4413      	add	r3, r2
 8010b22:	4a05      	ldr	r2, [pc, #20]	; (8010b38 <_sbrk+0x64>)
 8010b24:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8010b26:	68fb      	ldr	r3, [r7, #12]
}
 8010b28:	4618      	mov	r0, r3
 8010b2a:	3718      	adds	r7, #24
 8010b2c:	46bd      	mov	sp, r7
 8010b2e:	bd80      	pop	{r7, pc}
 8010b30:	2000c000 	.word	0x2000c000
 8010b34:	00000400 	.word	0x00000400
 8010b38:	20001294 	.word	0x20001294
 8010b3c:	20001e60 	.word	0x20001e60

08010b40 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8010b40:	b480      	push	{r7}
 8010b42:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8010b44:	bf00      	nop
 8010b46:	46bd      	mov	sp, r7
 8010b48:	bc80      	pop	{r7}
 8010b4a:	4770      	bx	lr

08010b4c <MX_TIM1_Init>:
TIM_HandleTypeDef htim4;
TIM_HandleTypeDef htim5;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8010b4c:	b580      	push	{r7, lr}
 8010b4e:	b086      	sub	sp, #24
 8010b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8010b52:	f107 0308 	add.w	r3, r7, #8
 8010b56:	2200      	movs	r2, #0
 8010b58:	601a      	str	r2, [r3, #0]
 8010b5a:	605a      	str	r2, [r3, #4]
 8010b5c:	609a      	str	r2, [r3, #8]
 8010b5e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8010b60:	463b      	mov	r3, r7
 8010b62:	2200      	movs	r2, #0
 8010b64:	601a      	str	r2, [r3, #0]
 8010b66:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8010b68:	4b1e      	ldr	r3, [pc, #120]	; (8010be4 <MX_TIM1_Init+0x98>)
 8010b6a:	4a1f      	ldr	r2, [pc, #124]	; (8010be8 <MX_TIM1_Init+0x9c>)
 8010b6c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 72-1;
 8010b6e:	4b1d      	ldr	r3, [pc, #116]	; (8010be4 <MX_TIM1_Init+0x98>)
 8010b70:	2247      	movs	r2, #71	; 0x47
 8010b72:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010b74:	4b1b      	ldr	r3, [pc, #108]	; (8010be4 <MX_TIM1_Init+0x98>)
 8010b76:	2200      	movs	r2, #0
 8010b78:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 8010b7a:	4b1a      	ldr	r3, [pc, #104]	; (8010be4 <MX_TIM1_Init+0x98>)
 8010b7c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8010b80:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8010b82:	4b18      	ldr	r3, [pc, #96]	; (8010be4 <MX_TIM1_Init+0x98>)
 8010b84:	2200      	movs	r2, #0
 8010b86:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8010b88:	4b16      	ldr	r3, [pc, #88]	; (8010be4 <MX_TIM1_Init+0x98>)
 8010b8a:	2200      	movs	r2, #0
 8010b8c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8010b8e:	4b15      	ldr	r3, [pc, #84]	; (8010be4 <MX_TIM1_Init+0x98>)
 8010b90:	2200      	movs	r2, #0
 8010b92:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8010b94:	4813      	ldr	r0, [pc, #76]	; (8010be4 <MX_TIM1_Init+0x98>)
 8010b96:	f002 fb97 	bl	80132c8 <HAL_TIM_Base_Init>
 8010b9a:	4603      	mov	r3, r0
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d001      	beq.n	8010ba4 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8010ba0:	f7ff fd15 	bl	80105ce <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8010ba4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010ba8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8010baa:	f107 0308 	add.w	r3, r7, #8
 8010bae:	4619      	mov	r1, r3
 8010bb0:	480c      	ldr	r0, [pc, #48]	; (8010be4 <MX_TIM1_Init+0x98>)
 8010bb2:	f003 f8b1 	bl	8013d18 <HAL_TIM_ConfigClockSource>
 8010bb6:	4603      	mov	r3, r0
 8010bb8:	2b00      	cmp	r3, #0
 8010bba:	d001      	beq.n	8010bc0 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8010bbc:	f7ff fd07 	bl	80105ce <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8010bc0:	2300      	movs	r3, #0
 8010bc2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010bc4:	2300      	movs	r3, #0
 8010bc6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8010bc8:	463b      	mov	r3, r7
 8010bca:	4619      	mov	r1, r3
 8010bcc:	4805      	ldr	r0, [pc, #20]	; (8010be4 <MX_TIM1_Init+0x98>)
 8010bce:	f003 fc63 	bl	8014498 <HAL_TIMEx_MasterConfigSynchronization>
 8010bd2:	4603      	mov	r3, r0
 8010bd4:	2b00      	cmp	r3, #0
 8010bd6:	d001      	beq.n	8010bdc <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8010bd8:	f7ff fcf9 	bl	80105ce <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8010bdc:	bf00      	nop
 8010bde:	3718      	adds	r7, #24
 8010be0:	46bd      	mov	sp, r7
 8010be2:	bd80      	pop	{r7, pc}
 8010be4:	20001580 	.word	0x20001580
 8010be8:	40012c00 	.word	0x40012c00

08010bec <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8010bec:	b580      	push	{r7, lr}
 8010bee:	b08e      	sub	sp, #56	; 0x38
 8010bf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8010bf2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8010bf6:	2200      	movs	r2, #0
 8010bf8:	601a      	str	r2, [r3, #0]
 8010bfa:	605a      	str	r2, [r3, #4]
 8010bfc:	609a      	str	r2, [r3, #8]
 8010bfe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8010c00:	f107 0320 	add.w	r3, r7, #32
 8010c04:	2200      	movs	r2, #0
 8010c06:	601a      	str	r2, [r3, #0]
 8010c08:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8010c0a:	1d3b      	adds	r3, r7, #4
 8010c0c:	2200      	movs	r2, #0
 8010c0e:	601a      	str	r2, [r3, #0]
 8010c10:	605a      	str	r2, [r3, #4]
 8010c12:	609a      	str	r2, [r3, #8]
 8010c14:	60da      	str	r2, [r3, #12]
 8010c16:	611a      	str	r2, [r3, #16]
 8010c18:	615a      	str	r2, [r3, #20]
 8010c1a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8010c1c:	4b32      	ldr	r3, [pc, #200]	; (8010ce8 <MX_TIM2_Init+0xfc>)
 8010c1e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8010c22:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8010c24:	4b30      	ldr	r3, [pc, #192]	; (8010ce8 <MX_TIM2_Init+0xfc>)
 8010c26:	2200      	movs	r2, #0
 8010c28:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010c2a:	4b2f      	ldr	r3, [pc, #188]	; (8010ce8 <MX_TIM2_Init+0xfc>)
 8010c2c:	2200      	movs	r2, #0
 8010c2e:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 14400-1;
 8010c30:	4b2d      	ldr	r3, [pc, #180]	; (8010ce8 <MX_TIM2_Init+0xfc>)
 8010c32:	f643 023f 	movw	r2, #14399	; 0x383f
 8010c36:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8010c38:	4b2b      	ldr	r3, [pc, #172]	; (8010ce8 <MX_TIM2_Init+0xfc>)
 8010c3a:	2200      	movs	r2, #0
 8010c3c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8010c3e:	4b2a      	ldr	r3, [pc, #168]	; (8010ce8 <MX_TIM2_Init+0xfc>)
 8010c40:	2200      	movs	r2, #0
 8010c42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8010c44:	4828      	ldr	r0, [pc, #160]	; (8010ce8 <MX_TIM2_Init+0xfc>)
 8010c46:	f002 fb3f 	bl	80132c8 <HAL_TIM_Base_Init>
 8010c4a:	4603      	mov	r3, r0
 8010c4c:	2b00      	cmp	r3, #0
 8010c4e:	d001      	beq.n	8010c54 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8010c50:	f7ff fcbd 	bl	80105ce <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8010c54:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010c58:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8010c5a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8010c5e:	4619      	mov	r1, r3
 8010c60:	4821      	ldr	r0, [pc, #132]	; (8010ce8 <MX_TIM2_Init+0xfc>)
 8010c62:	f003 f859 	bl	8013d18 <HAL_TIM_ConfigClockSource>
 8010c66:	4603      	mov	r3, r0
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d001      	beq.n	8010c70 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8010c6c:	f7ff fcaf 	bl	80105ce <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8010c70:	481d      	ldr	r0, [pc, #116]	; (8010ce8 <MX_TIM2_Init+0xfc>)
 8010c72:	f002 fbd9 	bl	8013428 <HAL_TIM_PWM_Init>
 8010c76:	4603      	mov	r3, r0
 8010c78:	2b00      	cmp	r3, #0
 8010c7a:	d001      	beq.n	8010c80 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8010c7c:	f7ff fca7 	bl	80105ce <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8010c80:	2300      	movs	r3, #0
 8010c82:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010c84:	2300      	movs	r3, #0
 8010c86:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8010c88:	f107 0320 	add.w	r3, r7, #32
 8010c8c:	4619      	mov	r1, r3
 8010c8e:	4816      	ldr	r0, [pc, #88]	; (8010ce8 <MX_TIM2_Init+0xfc>)
 8010c90:	f003 fc02 	bl	8014498 <HAL_TIMEx_MasterConfigSynchronization>
 8010c94:	4603      	mov	r3, r0
 8010c96:	2b00      	cmp	r3, #0
 8010c98:	d001      	beq.n	8010c9e <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8010c9a:	f7ff fc98 	bl	80105ce <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8010c9e:	2360      	movs	r3, #96	; 0x60
 8010ca0:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8010ca2:	2300      	movs	r3, #0
 8010ca4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8010ca6:	2300      	movs	r3, #0
 8010ca8:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8010caa:	2300      	movs	r3, #0
 8010cac:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8010cae:	1d3b      	adds	r3, r7, #4
 8010cb0:	2208      	movs	r2, #8
 8010cb2:	4619      	mov	r1, r3
 8010cb4:	480c      	ldr	r0, [pc, #48]	; (8010ce8 <MX_TIM2_Init+0xfc>)
 8010cb6:	f002 ff71 	bl	8013b9c <HAL_TIM_PWM_ConfigChannel>
 8010cba:	4603      	mov	r3, r0
 8010cbc:	2b00      	cmp	r3, #0
 8010cbe:	d001      	beq.n	8010cc4 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8010cc0:	f7ff fc85 	bl	80105ce <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8010cc4:	1d3b      	adds	r3, r7, #4
 8010cc6:	220c      	movs	r2, #12
 8010cc8:	4619      	mov	r1, r3
 8010cca:	4807      	ldr	r0, [pc, #28]	; (8010ce8 <MX_TIM2_Init+0xfc>)
 8010ccc:	f002 ff66 	bl	8013b9c <HAL_TIM_PWM_ConfigChannel>
 8010cd0:	4603      	mov	r3, r0
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d001      	beq.n	8010cda <MX_TIM2_Init+0xee>
  {
    Error_Handler();
 8010cd6:	f7ff fc7a 	bl	80105ce <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8010cda:	4803      	ldr	r0, [pc, #12]	; (8010ce8 <MX_TIM2_Init+0xfc>)
 8010cdc:	f000 f9bc 	bl	8011058 <HAL_TIM_MspPostInit>

}
 8010ce0:	bf00      	nop
 8010ce2:	3738      	adds	r7, #56	; 0x38
 8010ce4:	46bd      	mov	sp, r7
 8010ce6:	bd80      	pop	{r7, pc}
 8010ce8:	200015c8 	.word	0x200015c8

08010cec <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8010cec:	b580      	push	{r7, lr}
 8010cee:	b08c      	sub	sp, #48	; 0x30
 8010cf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8010cf2:	f107 030c 	add.w	r3, r7, #12
 8010cf6:	2224      	movs	r2, #36	; 0x24
 8010cf8:	2100      	movs	r1, #0
 8010cfa:	4618      	mov	r0, r3
 8010cfc:	f004 fa1d 	bl	801513a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8010d00:	1d3b      	adds	r3, r7, #4
 8010d02:	2200      	movs	r2, #0
 8010d04:	601a      	str	r2, [r3, #0]
 8010d06:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8010d08:	4b20      	ldr	r3, [pc, #128]	; (8010d8c <MX_TIM3_Init+0xa0>)
 8010d0a:	4a21      	ldr	r2, [pc, #132]	; (8010d90 <MX_TIM3_Init+0xa4>)
 8010d0c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8010d0e:	4b1f      	ldr	r3, [pc, #124]	; (8010d8c <MX_TIM3_Init+0xa0>)
 8010d10:	2200      	movs	r2, #0
 8010d12:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010d14:	4b1d      	ldr	r3, [pc, #116]	; (8010d8c <MX_TIM3_Init+0xa0>)
 8010d16:	2200      	movs	r2, #0
 8010d18:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8010d1a:	4b1c      	ldr	r3, [pc, #112]	; (8010d8c <MX_TIM3_Init+0xa0>)
 8010d1c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010d20:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8010d22:	4b1a      	ldr	r3, [pc, #104]	; (8010d8c <MX_TIM3_Init+0xa0>)
 8010d24:	2200      	movs	r2, #0
 8010d26:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8010d28:	4b18      	ldr	r3, [pc, #96]	; (8010d8c <MX_TIM3_Init+0xa0>)
 8010d2a:	2200      	movs	r2, #0
 8010d2c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8010d2e:	2303      	movs	r3, #3
 8010d30:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8010d32:	2300      	movs	r3, #0
 8010d34:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8010d36:	2301      	movs	r3, #1
 8010d38:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8010d3a:	2300      	movs	r3, #0
 8010d3c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 3;
 8010d3e:	2303      	movs	r3, #3
 8010d40:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8010d42:	2300      	movs	r3, #0
 8010d44:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8010d46:	2301      	movs	r3, #1
 8010d48:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8010d4a:	2300      	movs	r3, #0
 8010d4c:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 3;
 8010d4e:	2303      	movs	r3, #3
 8010d50:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8010d52:	f107 030c 	add.w	r3, r7, #12
 8010d56:	4619      	mov	r1, r3
 8010d58:	480c      	ldr	r0, [pc, #48]	; (8010d8c <MX_TIM3_Init+0xa0>)
 8010d5a:	f002 fce7 	bl	801372c <HAL_TIM_Encoder_Init>
 8010d5e:	4603      	mov	r3, r0
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d001      	beq.n	8010d68 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8010d64:	f7ff fc33 	bl	80105ce <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8010d68:	2300      	movs	r3, #0
 8010d6a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010d6c:	2300      	movs	r3, #0
 8010d6e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8010d70:	1d3b      	adds	r3, r7, #4
 8010d72:	4619      	mov	r1, r3
 8010d74:	4805      	ldr	r0, [pc, #20]	; (8010d8c <MX_TIM3_Init+0xa0>)
 8010d76:	f003 fb8f 	bl	8014498 <HAL_TIMEx_MasterConfigSynchronization>
 8010d7a:	4603      	mov	r3, r0
 8010d7c:	2b00      	cmp	r3, #0
 8010d7e:	d001      	beq.n	8010d84 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8010d80:	f7ff fc25 	bl	80105ce <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8010d84:	bf00      	nop
 8010d86:	3730      	adds	r7, #48	; 0x30
 8010d88:	46bd      	mov	sp, r7
 8010d8a:	bd80      	pop	{r7, pc}
 8010d8c:	20001538 	.word	0x20001538
 8010d90:	40000400 	.word	0x40000400

08010d94 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8010d94:	b580      	push	{r7, lr}
 8010d96:	b08c      	sub	sp, #48	; 0x30
 8010d98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8010d9a:	f107 030c 	add.w	r3, r7, #12
 8010d9e:	2224      	movs	r2, #36	; 0x24
 8010da0:	2100      	movs	r1, #0
 8010da2:	4618      	mov	r0, r3
 8010da4:	f004 f9c9 	bl	801513a <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8010da8:	1d3b      	adds	r3, r7, #4
 8010daa:	2200      	movs	r2, #0
 8010dac:	601a      	str	r2, [r3, #0]
 8010dae:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8010db0:	4b20      	ldr	r3, [pc, #128]	; (8010e34 <MX_TIM4_Init+0xa0>)
 8010db2:	4a21      	ldr	r2, [pc, #132]	; (8010e38 <MX_TIM4_Init+0xa4>)
 8010db4:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8010db6:	4b1f      	ldr	r3, [pc, #124]	; (8010e34 <MX_TIM4_Init+0xa0>)
 8010db8:	2200      	movs	r2, #0
 8010dba:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010dbc:	4b1d      	ldr	r3, [pc, #116]	; (8010e34 <MX_TIM4_Init+0xa0>)
 8010dbe:	2200      	movs	r2, #0
 8010dc0:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8010dc2:	4b1c      	ldr	r3, [pc, #112]	; (8010e34 <MX_TIM4_Init+0xa0>)
 8010dc4:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8010dc8:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8010dca:	4b1a      	ldr	r3, [pc, #104]	; (8010e34 <MX_TIM4_Init+0xa0>)
 8010dcc:	2200      	movs	r2, #0
 8010dce:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8010dd0:	4b18      	ldr	r3, [pc, #96]	; (8010e34 <MX_TIM4_Init+0xa0>)
 8010dd2:	2200      	movs	r2, #0
 8010dd4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8010dd6:	2303      	movs	r3, #3
 8010dd8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8010dda:	2300      	movs	r3, #0
 8010ddc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8010dde:	2301      	movs	r3, #1
 8010de0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8010de2:	2300      	movs	r3, #0
 8010de4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 3;
 8010de6:	2303      	movs	r3, #3
 8010de8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8010dea:	2300      	movs	r3, #0
 8010dec:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8010dee:	2301      	movs	r3, #1
 8010df0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8010df2:	2300      	movs	r3, #0
 8010df4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 3;
 8010df6:	2303      	movs	r3, #3
 8010df8:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8010dfa:	f107 030c 	add.w	r3, r7, #12
 8010dfe:	4619      	mov	r1, r3
 8010e00:	480c      	ldr	r0, [pc, #48]	; (8010e34 <MX_TIM4_Init+0xa0>)
 8010e02:	f002 fc93 	bl	801372c <HAL_TIM_Encoder_Init>
 8010e06:	4603      	mov	r3, r0
 8010e08:	2b00      	cmp	r3, #0
 8010e0a:	d001      	beq.n	8010e10 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8010e0c:	f7ff fbdf 	bl	80105ce <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8010e10:	2300      	movs	r3, #0
 8010e12:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010e14:	2300      	movs	r3, #0
 8010e16:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8010e18:	1d3b      	adds	r3, r7, #4
 8010e1a:	4619      	mov	r1, r3
 8010e1c:	4805      	ldr	r0, [pc, #20]	; (8010e34 <MX_TIM4_Init+0xa0>)
 8010e1e:	f003 fb3b 	bl	8014498 <HAL_TIMEx_MasterConfigSynchronization>
 8010e22:	4603      	mov	r3, r0
 8010e24:	2b00      	cmp	r3, #0
 8010e26:	d001      	beq.n	8010e2c <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8010e28:	f7ff fbd1 	bl	80105ce <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8010e2c:	bf00      	nop
 8010e2e:	3730      	adds	r7, #48	; 0x30
 8010e30:	46bd      	mov	sp, r7
 8010e32:	bd80      	pop	{r7, pc}
 8010e34:	200014a8 	.word	0x200014a8
 8010e38:	40000800 	.word	0x40000800

08010e3c <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8010e3c:	b580      	push	{r7, lr}
 8010e3e:	b086      	sub	sp, #24
 8010e40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8010e42:	f107 0308 	add.w	r3, r7, #8
 8010e46:	2200      	movs	r2, #0
 8010e48:	601a      	str	r2, [r3, #0]
 8010e4a:	605a      	str	r2, [r3, #4]
 8010e4c:	609a      	str	r2, [r3, #8]
 8010e4e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8010e50:	463b      	mov	r3, r7
 8010e52:	2200      	movs	r2, #0
 8010e54:	601a      	str	r2, [r3, #0]
 8010e56:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8010e58:	4b1d      	ldr	r3, [pc, #116]	; (8010ed0 <MX_TIM5_Init+0x94>)
 8010e5a:	4a1e      	ldr	r2, [pc, #120]	; (8010ed4 <MX_TIM5_Init+0x98>)
 8010e5c:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 72-1;
 8010e5e:	4b1c      	ldr	r3, [pc, #112]	; (8010ed0 <MX_TIM5_Init+0x94>)
 8010e60:	2247      	movs	r2, #71	; 0x47
 8010e62:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8010e64:	4b1a      	ldr	r3, [pc, #104]	; (8010ed0 <MX_TIM5_Init+0x94>)
 8010e66:	2200      	movs	r2, #0
 8010e68:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 50000;
 8010e6a:	4b19      	ldr	r3, [pc, #100]	; (8010ed0 <MX_TIM5_Init+0x94>)
 8010e6c:	f24c 3250 	movw	r2, #50000	; 0xc350
 8010e70:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8010e72:	4b17      	ldr	r3, [pc, #92]	; (8010ed0 <MX_TIM5_Init+0x94>)
 8010e74:	2200      	movs	r2, #0
 8010e76:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8010e78:	4b15      	ldr	r3, [pc, #84]	; (8010ed0 <MX_TIM5_Init+0x94>)
 8010e7a:	2200      	movs	r2, #0
 8010e7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8010e7e:	4814      	ldr	r0, [pc, #80]	; (8010ed0 <MX_TIM5_Init+0x94>)
 8010e80:	f002 fa22 	bl	80132c8 <HAL_TIM_Base_Init>
 8010e84:	4603      	mov	r3, r0
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d001      	beq.n	8010e8e <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8010e8a:	f7ff fba0 	bl	80105ce <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8010e8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8010e92:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8010e94:	f107 0308 	add.w	r3, r7, #8
 8010e98:	4619      	mov	r1, r3
 8010e9a:	480d      	ldr	r0, [pc, #52]	; (8010ed0 <MX_TIM5_Init+0x94>)
 8010e9c:	f002 ff3c 	bl	8013d18 <HAL_TIM_ConfigClockSource>
 8010ea0:	4603      	mov	r3, r0
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d001      	beq.n	8010eaa <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8010ea6:	f7ff fb92 	bl	80105ce <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8010eaa:	2300      	movs	r3, #0
 8010eac:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8010eae:	2300      	movs	r3, #0
 8010eb0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8010eb2:	463b      	mov	r3, r7
 8010eb4:	4619      	mov	r1, r3
 8010eb6:	4806      	ldr	r0, [pc, #24]	; (8010ed0 <MX_TIM5_Init+0x94>)
 8010eb8:	f003 faee 	bl	8014498 <HAL_TIMEx_MasterConfigSynchronization>
 8010ebc:	4603      	mov	r3, r0
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d001      	beq.n	8010ec6 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8010ec2:	f7ff fb84 	bl	80105ce <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8010ec6:	bf00      	nop
 8010ec8:	3718      	adds	r7, #24
 8010eca:	46bd      	mov	sp, r7
 8010ecc:	bd80      	pop	{r7, pc}
 8010ece:	bf00      	nop
 8010ed0:	200014f0 	.word	0x200014f0
 8010ed4:	40000c00 	.word	0x40000c00

08010ed8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8010ed8:	b580      	push	{r7, lr}
 8010eda:	b086      	sub	sp, #24
 8010edc:	af00      	add	r7, sp, #0
 8010ede:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8010ee0:	687b      	ldr	r3, [r7, #4]
 8010ee2:	681b      	ldr	r3, [r3, #0]
 8010ee4:	4a23      	ldr	r2, [pc, #140]	; (8010f74 <HAL_TIM_Base_MspInit+0x9c>)
 8010ee6:	4293      	cmp	r3, r2
 8010ee8:	d114      	bne.n	8010f14 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8010eea:	4b23      	ldr	r3, [pc, #140]	; (8010f78 <HAL_TIM_Base_MspInit+0xa0>)
 8010eec:	699b      	ldr	r3, [r3, #24]
 8010eee:	4a22      	ldr	r2, [pc, #136]	; (8010f78 <HAL_TIM_Base_MspInit+0xa0>)
 8010ef0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8010ef4:	6193      	str	r3, [r2, #24]
 8010ef6:	4b20      	ldr	r3, [pc, #128]	; (8010f78 <HAL_TIM_Base_MspInit+0xa0>)
 8010ef8:	699b      	ldr	r3, [r3, #24]
 8010efa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8010efe:	617b      	str	r3, [r7, #20]
 8010f00:	697b      	ldr	r3, [r7, #20]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 2, 0);
 8010f02:	2200      	movs	r2, #0
 8010f04:	2102      	movs	r1, #2
 8010f06:	2019      	movs	r0, #25
 8010f08:	f000 fd1b 	bl	8011942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8010f0c:	2019      	movs	r0, #25
 8010f0e:	f000 fd34 	bl	801197a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8010f12:	e02a      	b.n	8010f6a <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM2)
 8010f14:	687b      	ldr	r3, [r7, #4]
 8010f16:	681b      	ldr	r3, [r3, #0]
 8010f18:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010f1c:	d10c      	bne.n	8010f38 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8010f1e:	4b16      	ldr	r3, [pc, #88]	; (8010f78 <HAL_TIM_Base_MspInit+0xa0>)
 8010f20:	69db      	ldr	r3, [r3, #28]
 8010f22:	4a15      	ldr	r2, [pc, #84]	; (8010f78 <HAL_TIM_Base_MspInit+0xa0>)
 8010f24:	f043 0301 	orr.w	r3, r3, #1
 8010f28:	61d3      	str	r3, [r2, #28]
 8010f2a:	4b13      	ldr	r3, [pc, #76]	; (8010f78 <HAL_TIM_Base_MspInit+0xa0>)
 8010f2c:	69db      	ldr	r3, [r3, #28]
 8010f2e:	f003 0301 	and.w	r3, r3, #1
 8010f32:	613b      	str	r3, [r7, #16]
 8010f34:	693b      	ldr	r3, [r7, #16]
}
 8010f36:	e018      	b.n	8010f6a <HAL_TIM_Base_MspInit+0x92>
  else if(tim_baseHandle->Instance==TIM5)
 8010f38:	687b      	ldr	r3, [r7, #4]
 8010f3a:	681b      	ldr	r3, [r3, #0]
 8010f3c:	4a0f      	ldr	r2, [pc, #60]	; (8010f7c <HAL_TIM_Base_MspInit+0xa4>)
 8010f3e:	4293      	cmp	r3, r2
 8010f40:	d113      	bne.n	8010f6a <HAL_TIM_Base_MspInit+0x92>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8010f42:	4b0d      	ldr	r3, [pc, #52]	; (8010f78 <HAL_TIM_Base_MspInit+0xa0>)
 8010f44:	69db      	ldr	r3, [r3, #28]
 8010f46:	4a0c      	ldr	r2, [pc, #48]	; (8010f78 <HAL_TIM_Base_MspInit+0xa0>)
 8010f48:	f043 0308 	orr.w	r3, r3, #8
 8010f4c:	61d3      	str	r3, [r2, #28]
 8010f4e:	4b0a      	ldr	r3, [pc, #40]	; (8010f78 <HAL_TIM_Base_MspInit+0xa0>)
 8010f50:	69db      	ldr	r3, [r3, #28]
 8010f52:	f003 0308 	and.w	r3, r3, #8
 8010f56:	60fb      	str	r3, [r7, #12]
 8010f58:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 2, 0);
 8010f5a:	2200      	movs	r2, #0
 8010f5c:	2102      	movs	r1, #2
 8010f5e:	2032      	movs	r0, #50	; 0x32
 8010f60:	f000 fcef 	bl	8011942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8010f64:	2032      	movs	r0, #50	; 0x32
 8010f66:	f000 fd08 	bl	801197a <HAL_NVIC_EnableIRQ>
}
 8010f6a:	bf00      	nop
 8010f6c:	3718      	adds	r7, #24
 8010f6e:	46bd      	mov	sp, r7
 8010f70:	bd80      	pop	{r7, pc}
 8010f72:	bf00      	nop
 8010f74:	40012c00 	.word	0x40012c00
 8010f78:	40021000 	.word	0x40021000
 8010f7c:	40000c00 	.word	0x40000c00

08010f80 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8010f80:	b580      	push	{r7, lr}
 8010f82:	b08a      	sub	sp, #40	; 0x28
 8010f84:	af00      	add	r7, sp, #0
 8010f86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8010f88:	f107 0318 	add.w	r3, r7, #24
 8010f8c:	2200      	movs	r2, #0
 8010f8e:	601a      	str	r2, [r3, #0]
 8010f90:	605a      	str	r2, [r3, #4]
 8010f92:	609a      	str	r2, [r3, #8]
 8010f94:	60da      	str	r2, [r3, #12]
  if(tim_encoderHandle->Instance==TIM3)
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	681b      	ldr	r3, [r3, #0]
 8010f9a:	4a2a      	ldr	r2, [pc, #168]	; (8011044 <HAL_TIM_Encoder_MspInit+0xc4>)
 8010f9c:	4293      	cmp	r3, r2
 8010f9e:	d124      	bne.n	8010fea <HAL_TIM_Encoder_MspInit+0x6a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8010fa0:	4b29      	ldr	r3, [pc, #164]	; (8011048 <HAL_TIM_Encoder_MspInit+0xc8>)
 8010fa2:	69db      	ldr	r3, [r3, #28]
 8010fa4:	4a28      	ldr	r2, [pc, #160]	; (8011048 <HAL_TIM_Encoder_MspInit+0xc8>)
 8010fa6:	f043 0302 	orr.w	r3, r3, #2
 8010faa:	61d3      	str	r3, [r2, #28]
 8010fac:	4b26      	ldr	r3, [pc, #152]	; (8011048 <HAL_TIM_Encoder_MspInit+0xc8>)
 8010fae:	69db      	ldr	r3, [r3, #28]
 8010fb0:	f003 0302 	and.w	r3, r3, #2
 8010fb4:	617b      	str	r3, [r7, #20]
 8010fb6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8010fb8:	4b23      	ldr	r3, [pc, #140]	; (8011048 <HAL_TIM_Encoder_MspInit+0xc8>)
 8010fba:	699b      	ldr	r3, [r3, #24]
 8010fbc:	4a22      	ldr	r2, [pc, #136]	; (8011048 <HAL_TIM_Encoder_MspInit+0xc8>)
 8010fbe:	f043 0304 	orr.w	r3, r3, #4
 8010fc2:	6193      	str	r3, [r2, #24]
 8010fc4:	4b20      	ldr	r3, [pc, #128]	; (8011048 <HAL_TIM_Encoder_MspInit+0xc8>)
 8010fc6:	699b      	ldr	r3, [r3, #24]
 8010fc8:	f003 0304 	and.w	r3, r3, #4
 8010fcc:	613b      	str	r3, [r7, #16]
 8010fce:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8010fd0:	23c0      	movs	r3, #192	; 0xc0
 8010fd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8010fd4:	2300      	movs	r3, #0
 8010fd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8010fd8:	2300      	movs	r3, #0
 8010fda:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8010fdc:	f107 0318 	add.w	r3, r7, #24
 8010fe0:	4619      	mov	r1, r3
 8010fe2:	481a      	ldr	r0, [pc, #104]	; (801104c <HAL_TIM_Encoder_MspInit+0xcc>)
 8010fe4:	f000 fe26 	bl	8011c34 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8010fe8:	e028      	b.n	801103c <HAL_TIM_Encoder_MspInit+0xbc>
  else if(tim_encoderHandle->Instance==TIM4)
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	681b      	ldr	r3, [r3, #0]
 8010fee:	4a18      	ldr	r2, [pc, #96]	; (8011050 <HAL_TIM_Encoder_MspInit+0xd0>)
 8010ff0:	4293      	cmp	r3, r2
 8010ff2:	d123      	bne.n	801103c <HAL_TIM_Encoder_MspInit+0xbc>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8010ff4:	4b14      	ldr	r3, [pc, #80]	; (8011048 <HAL_TIM_Encoder_MspInit+0xc8>)
 8010ff6:	69db      	ldr	r3, [r3, #28]
 8010ff8:	4a13      	ldr	r2, [pc, #76]	; (8011048 <HAL_TIM_Encoder_MspInit+0xc8>)
 8010ffa:	f043 0304 	orr.w	r3, r3, #4
 8010ffe:	61d3      	str	r3, [r2, #28]
 8011000:	4b11      	ldr	r3, [pc, #68]	; (8011048 <HAL_TIM_Encoder_MspInit+0xc8>)
 8011002:	69db      	ldr	r3, [r3, #28]
 8011004:	f003 0304 	and.w	r3, r3, #4
 8011008:	60fb      	str	r3, [r7, #12]
 801100a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 801100c:	4b0e      	ldr	r3, [pc, #56]	; (8011048 <HAL_TIM_Encoder_MspInit+0xc8>)
 801100e:	699b      	ldr	r3, [r3, #24]
 8011010:	4a0d      	ldr	r2, [pc, #52]	; (8011048 <HAL_TIM_Encoder_MspInit+0xc8>)
 8011012:	f043 0308 	orr.w	r3, r3, #8
 8011016:	6193      	str	r3, [r2, #24]
 8011018:	4b0b      	ldr	r3, [pc, #44]	; (8011048 <HAL_TIM_Encoder_MspInit+0xc8>)
 801101a:	699b      	ldr	r3, [r3, #24]
 801101c:	f003 0308 	and.w	r3, r3, #8
 8011020:	60bb      	str	r3, [r7, #8]
 8011022:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8011024:	23c0      	movs	r3, #192	; 0xc0
 8011026:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8011028:	2300      	movs	r3, #0
 801102a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801102c:	2300      	movs	r3, #0
 801102e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8011030:	f107 0318 	add.w	r3, r7, #24
 8011034:	4619      	mov	r1, r3
 8011036:	4807      	ldr	r0, [pc, #28]	; (8011054 <HAL_TIM_Encoder_MspInit+0xd4>)
 8011038:	f000 fdfc 	bl	8011c34 <HAL_GPIO_Init>
}
 801103c:	bf00      	nop
 801103e:	3728      	adds	r7, #40	; 0x28
 8011040:	46bd      	mov	sp, r7
 8011042:	bd80      	pop	{r7, pc}
 8011044:	40000400 	.word	0x40000400
 8011048:	40021000 	.word	0x40021000
 801104c:	40010800 	.word	0x40010800
 8011050:	40000800 	.word	0x40000800
 8011054:	40010c00 	.word	0x40010c00

08011058 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8011058:	b580      	push	{r7, lr}
 801105a:	b088      	sub	sp, #32
 801105c:	af00      	add	r7, sp, #0
 801105e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011060:	f107 0310 	add.w	r3, r7, #16
 8011064:	2200      	movs	r2, #0
 8011066:	601a      	str	r2, [r3, #0]
 8011068:	605a      	str	r2, [r3, #4]
 801106a:	609a      	str	r2, [r3, #8]
 801106c:	60da      	str	r2, [r3, #12]
  if(timHandle->Instance==TIM2)
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	681b      	ldr	r3, [r3, #0]
 8011072:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011076:	d117      	bne.n	80110a8 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011078:	4b0d      	ldr	r3, [pc, #52]	; (80110b0 <HAL_TIM_MspPostInit+0x58>)
 801107a:	699b      	ldr	r3, [r3, #24]
 801107c:	4a0c      	ldr	r2, [pc, #48]	; (80110b0 <HAL_TIM_MspPostInit+0x58>)
 801107e:	f043 0304 	orr.w	r3, r3, #4
 8011082:	6193      	str	r3, [r2, #24]
 8011084:	4b0a      	ldr	r3, [pc, #40]	; (80110b0 <HAL_TIM_MspPostInit+0x58>)
 8011086:	699b      	ldr	r3, [r3, #24]
 8011088:	f003 0304 	and.w	r3, r3, #4
 801108c:	60fb      	str	r3, [r7, #12]
 801108e:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8011090:	230c      	movs	r3, #12
 8011092:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011094:	2302      	movs	r3, #2
 8011096:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8011098:	2302      	movs	r3, #2
 801109a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801109c:	f107 0310 	add.w	r3, r7, #16
 80110a0:	4619      	mov	r1, r3
 80110a2:	4804      	ldr	r0, [pc, #16]	; (80110b4 <HAL_TIM_MspPostInit+0x5c>)
 80110a4:	f000 fdc6 	bl	8011c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80110a8:	bf00      	nop
 80110aa:	3720      	adds	r7, #32
 80110ac:	46bd      	mov	sp, r7
 80110ae:	bd80      	pop	{r7, pc}
 80110b0:	40021000 	.word	0x40021000
 80110b4:	40010800 	.word	0x40010800

080110b8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80110b8:	b580      	push	{r7, lr}
 80110ba:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80110bc:	4b11      	ldr	r3, [pc, #68]	; (8011104 <MX_USART1_UART_Init+0x4c>)
 80110be:	4a12      	ldr	r2, [pc, #72]	; (8011108 <MX_USART1_UART_Init+0x50>)
 80110c0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80110c2:	4b10      	ldr	r3, [pc, #64]	; (8011104 <MX_USART1_UART_Init+0x4c>)
 80110c4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80110c8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80110ca:	4b0e      	ldr	r3, [pc, #56]	; (8011104 <MX_USART1_UART_Init+0x4c>)
 80110cc:	2200      	movs	r2, #0
 80110ce:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80110d0:	4b0c      	ldr	r3, [pc, #48]	; (8011104 <MX_USART1_UART_Init+0x4c>)
 80110d2:	2200      	movs	r2, #0
 80110d4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80110d6:	4b0b      	ldr	r3, [pc, #44]	; (8011104 <MX_USART1_UART_Init+0x4c>)
 80110d8:	2200      	movs	r2, #0
 80110da:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80110dc:	4b09      	ldr	r3, [pc, #36]	; (8011104 <MX_USART1_UART_Init+0x4c>)
 80110de:	220c      	movs	r2, #12
 80110e0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80110e2:	4b08      	ldr	r3, [pc, #32]	; (8011104 <MX_USART1_UART_Init+0x4c>)
 80110e4:	2200      	movs	r2, #0
 80110e6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80110e8:	4b06      	ldr	r3, [pc, #24]	; (8011104 <MX_USART1_UART_Init+0x4c>)
 80110ea:	2200      	movs	r2, #0
 80110ec:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80110ee:	4805      	ldr	r0, [pc, #20]	; (8011104 <MX_USART1_UART_Init+0x4c>)
 80110f0:	f003 fa50 	bl	8014594 <HAL_UART_Init>
 80110f4:	4603      	mov	r3, r0
 80110f6:	2b00      	cmp	r3, #0
 80110f8:	d001      	beq.n	80110fe <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80110fa:	f7ff fa68 	bl	80105ce <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80110fe:	bf00      	nop
 8011100:	bd80      	pop	{r7, pc}
 8011102:	bf00      	nop
 8011104:	20001610 	.word	0x20001610
 8011108:	40013800 	.word	0x40013800

0801110c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 801110c:	b580      	push	{r7, lr}
 801110e:	b088      	sub	sp, #32
 8011110:	af00      	add	r7, sp, #0
 8011112:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8011114:	f107 0310 	add.w	r3, r7, #16
 8011118:	2200      	movs	r2, #0
 801111a:	601a      	str	r2, [r3, #0]
 801111c:	605a      	str	r2, [r3, #4]
 801111e:	609a      	str	r2, [r3, #8]
 8011120:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8011122:	687b      	ldr	r3, [r7, #4]
 8011124:	681b      	ldr	r3, [r3, #0]
 8011126:	4a20      	ldr	r2, [pc, #128]	; (80111a8 <HAL_UART_MspInit+0x9c>)
 8011128:	4293      	cmp	r3, r2
 801112a:	d139      	bne.n	80111a0 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 801112c:	4b1f      	ldr	r3, [pc, #124]	; (80111ac <HAL_UART_MspInit+0xa0>)
 801112e:	699b      	ldr	r3, [r3, #24]
 8011130:	4a1e      	ldr	r2, [pc, #120]	; (80111ac <HAL_UART_MspInit+0xa0>)
 8011132:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8011136:	6193      	str	r3, [r2, #24]
 8011138:	4b1c      	ldr	r3, [pc, #112]	; (80111ac <HAL_UART_MspInit+0xa0>)
 801113a:	699b      	ldr	r3, [r3, #24]
 801113c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8011140:	60fb      	str	r3, [r7, #12]
 8011142:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8011144:	4b19      	ldr	r3, [pc, #100]	; (80111ac <HAL_UART_MspInit+0xa0>)
 8011146:	699b      	ldr	r3, [r3, #24]
 8011148:	4a18      	ldr	r2, [pc, #96]	; (80111ac <HAL_UART_MspInit+0xa0>)
 801114a:	f043 0304 	orr.w	r3, r3, #4
 801114e:	6193      	str	r3, [r2, #24]
 8011150:	4b16      	ldr	r3, [pc, #88]	; (80111ac <HAL_UART_MspInit+0xa0>)
 8011152:	699b      	ldr	r3, [r3, #24]
 8011154:	f003 0304 	and.w	r3, r3, #4
 8011158:	60bb      	str	r3, [r7, #8]
 801115a:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 801115c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8011160:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8011162:	2302      	movs	r3, #2
 8011164:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8011166:	2303      	movs	r3, #3
 8011168:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 801116a:	f107 0310 	add.w	r3, r7, #16
 801116e:	4619      	mov	r1, r3
 8011170:	480f      	ldr	r0, [pc, #60]	; (80111b0 <HAL_UART_MspInit+0xa4>)
 8011172:	f000 fd5f 	bl	8011c34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8011176:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801117a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 801117c:	2300      	movs	r3, #0
 801117e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8011180:	2300      	movs	r3, #0
 8011182:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8011184:	f107 0310 	add.w	r3, r7, #16
 8011188:	4619      	mov	r1, r3
 801118a:	4809      	ldr	r0, [pc, #36]	; (80111b0 <HAL_UART_MspInit+0xa4>)
 801118c:	f000 fd52 	bl	8011c34 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 8011190:	2200      	movs	r2, #0
 8011192:	2101      	movs	r1, #1
 8011194:	2025      	movs	r0, #37	; 0x25
 8011196:	f000 fbd4 	bl	8011942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 801119a:	2025      	movs	r0, #37	; 0x25
 801119c:	f000 fbed 	bl	801197a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80111a0:	bf00      	nop
 80111a2:	3720      	adds	r7, #32
 80111a4:	46bd      	mov	sp, r7
 80111a6:	bd80      	pop	{r7, pc}
 80111a8:	40013800 	.word	0x40013800
 80111ac:	40021000 	.word	0x40021000
 80111b0:	40010800 	.word	0x40010800

080111b4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80111b4:	480c      	ldr	r0, [pc, #48]	; (80111e8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80111b6:	490d      	ldr	r1, [pc, #52]	; (80111ec <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80111b8:	4a0d      	ldr	r2, [pc, #52]	; (80111f0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80111ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80111bc:	e002      	b.n	80111c4 <LoopCopyDataInit>

080111be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80111be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80111c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80111c2:	3304      	adds	r3, #4

080111c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80111c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80111c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80111c8:	d3f9      	bcc.n	80111be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80111ca:	4a0a      	ldr	r2, [pc, #40]	; (80111f4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80111cc:	4c0a      	ldr	r4, [pc, #40]	; (80111f8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80111ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80111d0:	e001      	b.n	80111d6 <LoopFillZerobss>

080111d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80111d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80111d4:	3204      	adds	r2, #4

080111d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80111d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80111d8:	d3fb      	bcc.n	80111d2 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80111da:	f7ff fcb1 	bl	8010b40 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80111de:	f003 ff4f 	bl	8015080 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80111e2:	f7fe fe17 	bl	800fe14 <main>
  bx lr
 80111e6:	4770      	bx	lr
  ldr r0, =_sdata
 80111e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80111ec:	200002dc 	.word	0x200002dc
  ldr r2, =_sidata
 80111f0:	0801cdf0 	.word	0x0801cdf0
  ldr r2, =_sbss
 80111f4:	200002e0 	.word	0x200002e0
  ldr r4, =_ebss
 80111f8:	20001e60 	.word	0x20001e60

080111fc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80111fc:	e7fe      	b.n	80111fc <ADC1_2_IRQHandler>

080111fe <BSP_W25Qx_Init>:
/**
  * @brief  Initializes the W25Q128FV interface.
  * @retval None
  */
uint8_t BSP_W25Qx_Init(void)
{ 
 80111fe:	b580      	push	{r7, lr}
 8011200:	af00      	add	r7, sp, #0
	/* Reset W25Qxxx */
	BSP_W25Qx_Reset();
 8011202:	f000 f805 	bl	8011210 <BSP_W25Qx_Reset>
	
	return BSP_W25Qx_GetStatus();
 8011206:	f000 f825 	bl	8011254 <BSP_W25Qx_GetStatus>
 801120a:	4603      	mov	r3, r0
}
 801120c:	4618      	mov	r0, r3
 801120e:	bd80      	pop	{r7, pc}

08011210 <BSP_W25Qx_Reset>:
/**
  * @brief  This function reset the W25Qx.
  * @retval None
  */
static void	BSP_W25Qx_Reset(void)
{
 8011210:	b580      	push	{r7, lr}
 8011212:	b082      	sub	sp, #8
 8011214:	af00      	add	r7, sp, #0
	uint8_t cmd[2] = {RESET_ENABLE_CMD,RESET_MEMORY_CMD};
 8011216:	f649 1366 	movw	r3, #39270	; 0x9966
 801121a:	80bb      	strh	r3, [r7, #4]
	
	W25Qx_Enable();
 801121c:	2200      	movs	r2, #0
 801121e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8011222:	480a      	ldr	r0, [pc, #40]	; (801124c <BSP_W25Qx_Reset+0x3c>)
 8011224:	f000 fe9a 	bl	8011f5c <HAL_GPIO_WritePin>
	/* Send the reset command */
	HAL_SPI_Transmit(&hspi1, cmd, 2, W25Qx_TIMEOUT_VALUE);	
 8011228:	1d39      	adds	r1, r7, #4
 801122a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801122e:	2202      	movs	r2, #2
 8011230:	4807      	ldr	r0, [pc, #28]	; (8011250 <BSP_W25Qx_Reset+0x40>)
 8011232:	f001 fb61 	bl	80128f8 <HAL_SPI_Transmit>
	W25Qx_Disable();
 8011236:	2201      	movs	r2, #1
 8011238:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 801123c:	4803      	ldr	r0, [pc, #12]	; (801124c <BSP_W25Qx_Reset+0x3c>)
 801123e:	f000 fe8d 	bl	8011f5c <HAL_GPIO_WritePin>

}
 8011242:	bf00      	nop
 8011244:	3708      	adds	r7, #8
 8011246:	46bd      	mov	sp, r7
 8011248:	bd80      	pop	{r7, pc}
 801124a:	bf00      	nop
 801124c:	40010800 	.word	0x40010800
 8011250:	20001450 	.word	0x20001450

08011254 <BSP_W25Qx_GetStatus>:
/**
  * @brief  Reads current status of the W25Q128FV.
  * @retval W25Q128FV memory status
  */
static uint8_t BSP_W25Qx_GetStatus(void)
{
 8011254:	b580      	push	{r7, lr}
 8011256:	b082      	sub	sp, #8
 8011258:	af00      	add	r7, sp, #0
	uint8_t cmd[] = {READ_STATUS_REG1_CMD};
 801125a:	2305      	movs	r3, #5
 801125c:	713b      	strb	r3, [r7, #4]
	uint8_t status;
	
	W25Qx_Enable();
 801125e:	2200      	movs	r2, #0
 8011260:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8011264:	4811      	ldr	r0, [pc, #68]	; (80112ac <BSP_W25Qx_GetStatus+0x58>)
 8011266:	f000 fe79 	bl	8011f5c <HAL_GPIO_WritePin>
	/* Send the read status command */
	HAL_SPI_Transmit(&hspi1, cmd, 1, W25Qx_TIMEOUT_VALUE);	
 801126a:	1d39      	adds	r1, r7, #4
 801126c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8011270:	2201      	movs	r2, #1
 8011272:	480f      	ldr	r0, [pc, #60]	; (80112b0 <BSP_W25Qx_GetStatus+0x5c>)
 8011274:	f001 fb40 	bl	80128f8 <HAL_SPI_Transmit>
	/* Reception of the data */
	HAL_SPI_Receive(&hspi1,&status, 1, W25Qx_TIMEOUT_VALUE);
 8011278:	1cf9      	adds	r1, r7, #3
 801127a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801127e:	2201      	movs	r2, #1
 8011280:	480b      	ldr	r0, [pc, #44]	; (80112b0 <BSP_W25Qx_GetStatus+0x5c>)
 8011282:	f001 fc75 	bl	8012b70 <HAL_SPI_Receive>
	W25Qx_Disable();
 8011286:	2201      	movs	r2, #1
 8011288:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 801128c:	4807      	ldr	r0, [pc, #28]	; (80112ac <BSP_W25Qx_GetStatus+0x58>)
 801128e:	f000 fe65 	bl	8011f5c <HAL_GPIO_WritePin>
	
	/* Check the value of the register */
  if((status & W25Q128FV_FSR_BUSY) != 0)
 8011292:	78fb      	ldrb	r3, [r7, #3]
 8011294:	f003 0301 	and.w	r3, r3, #1
 8011298:	2b00      	cmp	r3, #0
 801129a:	d001      	beq.n	80112a0 <BSP_W25Qx_GetStatus+0x4c>
  {
    return W25Qx_BUSY;
 801129c:	2302      	movs	r3, #2
 801129e:	e000      	b.n	80112a2 <BSP_W25Qx_GetStatus+0x4e>
  }
	else
	{
		return W25Qx_OK;
 80112a0:	2300      	movs	r3, #0
	}		
}
 80112a2:	4618      	mov	r0, r3
 80112a4:	3708      	adds	r7, #8
 80112a6:	46bd      	mov	sp, r7
 80112a8:	bd80      	pop	{r7, pc}
 80112aa:	bf00      	nop
 80112ac:	40010800 	.word	0x40010800
 80112b0:	20001450 	.word	0x20001450

080112b4 <BSP_W25Qx_WriteEnable>:
/**
  * @brief  This function send a Write Enable and wait it is effective.
  * @retval None
  */
uint8_t BSP_W25Qx_WriteEnable(void)
{
 80112b4:	b580      	push	{r7, lr}
 80112b6:	b082      	sub	sp, #8
 80112b8:	af00      	add	r7, sp, #0
	uint8_t cmd[] = {WRITE_ENABLE_CMD};
 80112ba:	2306      	movs	r3, #6
 80112bc:	703b      	strb	r3, [r7, #0]
	uint32_t tickstart = HAL_GetTick();
 80112be:	f000 fa5f 	bl	8011780 <HAL_GetTick>
 80112c2:	6078      	str	r0, [r7, #4]

	/*Select the FLASH: Chip Select low */
	W25Qx_Enable();
 80112c4:	2200      	movs	r2, #0
 80112c6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80112ca:	4812      	ldr	r0, [pc, #72]	; (8011314 <BSP_W25Qx_WriteEnable+0x60>)
 80112cc:	f000 fe46 	bl	8011f5c <HAL_GPIO_WritePin>
	/* Send the read ID command */
	HAL_SPI_Transmit(&hspi1, cmd, 1, W25Qx_TIMEOUT_VALUE);	
 80112d0:	4639      	mov	r1, r7
 80112d2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80112d6:	2201      	movs	r2, #1
 80112d8:	480f      	ldr	r0, [pc, #60]	; (8011318 <BSP_W25Qx_WriteEnable+0x64>)
 80112da:	f001 fb0d 	bl	80128f8 <HAL_SPI_Transmit>
	/*Deselect the FLASH: Chip Select high */
	W25Qx_Disable();
 80112de:	2201      	movs	r2, #1
 80112e0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80112e4:	480b      	ldr	r0, [pc, #44]	; (8011314 <BSP_W25Qx_WriteEnable+0x60>)
 80112e6:	f000 fe39 	bl	8011f5c <HAL_GPIO_WritePin>
	
	/* Wait the end of Flash writing */
	while(BSP_W25Qx_GetStatus() == W25Qx_BUSY)
 80112ea:	e009      	b.n	8011300 <BSP_W25Qx_WriteEnable+0x4c>
	{
		/* Check for the Timeout */
		if((HAL_GetTick() - tickstart) > W25Qx_TIMEOUT_VALUE)
 80112ec:	f000 fa48 	bl	8011780 <HAL_GetTick>
 80112f0:	4602      	mov	r2, r0
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	1ad3      	subs	r3, r2, r3
 80112f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80112fa:	d901      	bls.n	8011300 <BSP_W25Qx_WriteEnable+0x4c>
		{
				return W25Qx_TIMEOUT;
 80112fc:	2303      	movs	r3, #3
 80112fe:	e005      	b.n	801130c <BSP_W25Qx_WriteEnable+0x58>
	while(BSP_W25Qx_GetStatus() == W25Qx_BUSY)
 8011300:	f7ff ffa8 	bl	8011254 <BSP_W25Qx_GetStatus>
 8011304:	4603      	mov	r3, r0
 8011306:	2b02      	cmp	r3, #2
 8011308:	d0f0      	beq.n	80112ec <BSP_W25Qx_WriteEnable+0x38>
		}
	}
	
	return W25Qx_OK;
 801130a:	2300      	movs	r3, #0
}
 801130c:	4618      	mov	r0, r3
 801130e:	3708      	adds	r7, #8
 8011310:	46bd      	mov	sp, r7
 8011312:	bd80      	pop	{r7, pc}
 8011314:	40010800 	.word	0x40010800
 8011318:	20001450 	.word	0x20001450

0801131c <BSP_W25Qx_Read_ID>:
  * @brief  Read Manufacture/Device ID.
	* @param  return value address
  * @retval None
  */
void BSP_W25Qx_Read_ID(uint8_t *ID)
{
 801131c:	b580      	push	{r7, lr}
 801131e:	b084      	sub	sp, #16
 8011320:	af00      	add	r7, sp, #0
 8011322:	6078      	str	r0, [r7, #4]
	uint8_t cmd[4] = {READ_ID_CMD,0x00,0x00,0x00};
 8011324:	2390      	movs	r3, #144	; 0x90
 8011326:	60fb      	str	r3, [r7, #12]
	
	W25Qx_Enable();
 8011328:	2200      	movs	r2, #0
 801132a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 801132e:	480e      	ldr	r0, [pc, #56]	; (8011368 <BSP_W25Qx_Read_ID+0x4c>)
 8011330:	f000 fe14 	bl	8011f5c <HAL_GPIO_WritePin>
	/* Send the read ID command */
	HAL_SPI_Transmit(&hspi1, cmd, 4, W25Qx_TIMEOUT_VALUE);	
 8011334:	f107 010c 	add.w	r1, r7, #12
 8011338:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801133c:	2204      	movs	r2, #4
 801133e:	480b      	ldr	r0, [pc, #44]	; (801136c <BSP_W25Qx_Read_ID+0x50>)
 8011340:	f001 fada 	bl	80128f8 <HAL_SPI_Transmit>
	/* Reception of the data */
	HAL_SPI_Receive(&hspi1,ID, 2, W25Qx_TIMEOUT_VALUE);
 8011344:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8011348:	2202      	movs	r2, #2
 801134a:	6879      	ldr	r1, [r7, #4]
 801134c:	4807      	ldr	r0, [pc, #28]	; (801136c <BSP_W25Qx_Read_ID+0x50>)
 801134e:	f001 fc0f 	bl	8012b70 <HAL_SPI_Receive>
	W25Qx_Disable();
 8011352:	2201      	movs	r2, #1
 8011354:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8011358:	4803      	ldr	r0, [pc, #12]	; (8011368 <BSP_W25Qx_Read_ID+0x4c>)
 801135a:	f000 fdff 	bl	8011f5c <HAL_GPIO_WritePin>
		
}
 801135e:	bf00      	nop
 8011360:	3710      	adds	r7, #16
 8011362:	46bd      	mov	sp, r7
 8011364:	bd80      	pop	{r7, pc}
 8011366:	bf00      	nop
 8011368:	40010800 	.word	0x40010800
 801136c:	20001450 	.word	0x20001450

08011370 <BSP_W25Qx_Read>:
  * @param  ReadAddr: Read start address
  * @param  Size: Size of data to read    
  * @retval QSPI memory status
  */
uint8_t BSP_W25Qx_Read(uint8_t* pData, uint32_t ReadAddr, uint32_t Size)
{
 8011370:	b580      	push	{r7, lr}
 8011372:	b086      	sub	sp, #24
 8011374:	af00      	add	r7, sp, #0
 8011376:	60f8      	str	r0, [r7, #12]
 8011378:	60b9      	str	r1, [r7, #8]
 801137a:	607a      	str	r2, [r7, #4]
	uint8_t cmd[4];

	/* Configure the command */
	cmd[0] = READ_CMD;
 801137c:	2303      	movs	r3, #3
 801137e:	753b      	strb	r3, [r7, #20]
	cmd[1] = (uint8_t)(ReadAddr >> 16);
 8011380:	68bb      	ldr	r3, [r7, #8]
 8011382:	0c1b      	lsrs	r3, r3, #16
 8011384:	b2db      	uxtb	r3, r3
 8011386:	757b      	strb	r3, [r7, #21]
	cmd[2] = (uint8_t)(ReadAddr >> 8);
 8011388:	68bb      	ldr	r3, [r7, #8]
 801138a:	0a1b      	lsrs	r3, r3, #8
 801138c:	b2db      	uxtb	r3, r3
 801138e:	75bb      	strb	r3, [r7, #22]
	cmd[3] = (uint8_t)(ReadAddr);
 8011390:	68bb      	ldr	r3, [r7, #8]
 8011392:	b2db      	uxtb	r3, r3
 8011394:	75fb      	strb	r3, [r7, #23]
	
	W25Qx_Enable();
 8011396:	2200      	movs	r2, #0
 8011398:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 801139c:	4811      	ldr	r0, [pc, #68]	; (80113e4 <BSP_W25Qx_Read+0x74>)
 801139e:	f000 fddd 	bl	8011f5c <HAL_GPIO_WritePin>
	/* Send the read ID command */
	HAL_SPI_Transmit(&hspi1, cmd, 4, W25Qx_TIMEOUT_VALUE);	
 80113a2:	f107 0114 	add.w	r1, r7, #20
 80113a6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80113aa:	2204      	movs	r2, #4
 80113ac:	480e      	ldr	r0, [pc, #56]	; (80113e8 <BSP_W25Qx_Read+0x78>)
 80113ae:	f001 faa3 	bl	80128f8 <HAL_SPI_Transmit>
	/* Reception of the data */
	if (HAL_SPI_Receive(&hspi1, pData,Size,W25Qx_TIMEOUT_VALUE) != HAL_OK)
 80113b2:	687b      	ldr	r3, [r7, #4]
 80113b4:	b29a      	uxth	r2, r3
 80113b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80113ba:	68f9      	ldr	r1, [r7, #12]
 80113bc:	480a      	ldr	r0, [pc, #40]	; (80113e8 <BSP_W25Qx_Read+0x78>)
 80113be:	f001 fbd7 	bl	8012b70 <HAL_SPI_Receive>
 80113c2:	4603      	mov	r3, r0
 80113c4:	2b00      	cmp	r3, #0
 80113c6:	d001      	beq.n	80113cc <BSP_W25Qx_Read+0x5c>
  {
    return W25Qx_ERROR;
 80113c8:	2301      	movs	r3, #1
 80113ca:	e006      	b.n	80113da <BSP_W25Qx_Read+0x6a>
  }
	W25Qx_Disable();
 80113cc:	2201      	movs	r2, #1
 80113ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80113d2:	4804      	ldr	r0, [pc, #16]	; (80113e4 <BSP_W25Qx_Read+0x74>)
 80113d4:	f000 fdc2 	bl	8011f5c <HAL_GPIO_WritePin>
	return W25Qx_OK;
 80113d8:	2300      	movs	r3, #0
}
 80113da:	4618      	mov	r0, r3
 80113dc:	3718      	adds	r7, #24
 80113de:	46bd      	mov	sp, r7
 80113e0:	bd80      	pop	{r7, pc}
 80113e2:	bf00      	nop
 80113e4:	40010800 	.word	0x40010800
 80113e8:	20001450 	.word	0x20001450

080113ec <BSP_W25Qx_Write>:
  * @param  WriteAddr: Write start address
  * @param  Size: Size of data to write,No more than 256byte.    
  * @retval QSPI memory status
  */
uint8_t BSP_W25Qx_Write(uint8_t* pData, uint32_t WriteAddr, uint32_t Size)
{
 80113ec:	b580      	push	{r7, lr}
 80113ee:	b08a      	sub	sp, #40	; 0x28
 80113f0:	af00      	add	r7, sp, #0
 80113f2:	60f8      	str	r0, [r7, #12]
 80113f4:	60b9      	str	r1, [r7, #8]
 80113f6:	607a      	str	r2, [r7, #4]
	uint8_t cmd[4];
	uint32_t end_addr, current_size, current_addr;
	uint32_t tickstart = HAL_GetTick();
 80113f8:	f000 f9c2 	bl	8011780 <HAL_GetTick>
 80113fc:	61f8      	str	r0, [r7, #28]
	
	/* Calculation of the size between the write address and the end of the page */
  current_addr = 0;
 80113fe:	2300      	movs	r3, #0
 8011400:	623b      	str	r3, [r7, #32]

  while (current_addr <= WriteAddr)
 8011402:	e003      	b.n	801140c <BSP_W25Qx_Write+0x20>
  {
    current_addr += W25Q128FV_PAGE_SIZE;
 8011404:	6a3b      	ldr	r3, [r7, #32]
 8011406:	f503 7380 	add.w	r3, r3, #256	; 0x100
 801140a:	623b      	str	r3, [r7, #32]
  while (current_addr <= WriteAddr)
 801140c:	6a3a      	ldr	r2, [r7, #32]
 801140e:	68bb      	ldr	r3, [r7, #8]
 8011410:	429a      	cmp	r2, r3
 8011412:	d9f7      	bls.n	8011404 <BSP_W25Qx_Write+0x18>
  }
  current_size = current_addr - WriteAddr;
 8011414:	6a3a      	ldr	r2, [r7, #32]
 8011416:	68bb      	ldr	r3, [r7, #8]
 8011418:	1ad3      	subs	r3, r2, r3
 801141a:	627b      	str	r3, [r7, #36]	; 0x24

  /* Check if the size of the data is less than the remaining place in the page */
  if (current_size > Size)
 801141c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801141e:	687b      	ldr	r3, [r7, #4]
 8011420:	429a      	cmp	r2, r3
 8011422:	d901      	bls.n	8011428 <BSP_W25Qx_Write+0x3c>
  {
    current_size = Size;
 8011424:	687b      	ldr	r3, [r7, #4]
 8011426:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Initialize the adress variables */
  current_addr = WriteAddr;
 8011428:	68bb      	ldr	r3, [r7, #8]
 801142a:	623b      	str	r3, [r7, #32]
  end_addr = WriteAddr + Size;
 801142c:	68ba      	ldr	r2, [r7, #8]
 801142e:	687b      	ldr	r3, [r7, #4]
 8011430:	4413      	add	r3, r2
 8011432:	61bb      	str	r3, [r7, #24]
	
  /* Perform the write page by page */
  do
  {
		/* Configure the command */
		cmd[0] = PAGE_PROG_CMD;
 8011434:	2302      	movs	r3, #2
 8011436:	753b      	strb	r3, [r7, #20]
		cmd[1] = (uint8_t)(current_addr >> 16);
 8011438:	6a3b      	ldr	r3, [r7, #32]
 801143a:	0c1b      	lsrs	r3, r3, #16
 801143c:	b2db      	uxtb	r3, r3
 801143e:	757b      	strb	r3, [r7, #21]
		cmd[2] = (uint8_t)(current_addr >> 8);
 8011440:	6a3b      	ldr	r3, [r7, #32]
 8011442:	0a1b      	lsrs	r3, r3, #8
 8011444:	b2db      	uxtb	r3, r3
 8011446:	75bb      	strb	r3, [r7, #22]
		cmd[3] = (uint8_t)(current_addr);
 8011448:	6a3b      	ldr	r3, [r7, #32]
 801144a:	b2db      	uxtb	r3, r3
 801144c:	75fb      	strb	r3, [r7, #23]

		/* Enable write operations */
		BSP_W25Qx_WriteEnable();
 801144e:	f7ff ff31 	bl	80112b4 <BSP_W25Qx_WriteEnable>
	
		W25Qx_Enable();
 8011452:	2200      	movs	r2, #0
 8011454:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8011458:	4828      	ldr	r0, [pc, #160]	; (80114fc <BSP_W25Qx_Write+0x110>)
 801145a:	f000 fd7f 	bl	8011f5c <HAL_GPIO_WritePin>
    /* Send the command */
    if (HAL_SPI_Transmit(&hspi1,cmd, 4, W25Qx_TIMEOUT_VALUE) != HAL_OK)
 801145e:	f107 0114 	add.w	r1, r7, #20
 8011462:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8011466:	2204      	movs	r2, #4
 8011468:	4825      	ldr	r0, [pc, #148]	; (8011500 <BSP_W25Qx_Write+0x114>)
 801146a:	f001 fa45 	bl	80128f8 <HAL_SPI_Transmit>
 801146e:	4603      	mov	r3, r0
 8011470:	2b00      	cmp	r3, #0
 8011472:	d001      	beq.n	8011478 <BSP_W25Qx_Write+0x8c>
    {
      return W25Qx_ERROR;
 8011474:	2301      	movs	r3, #1
 8011476:	e03c      	b.n	80114f2 <BSP_W25Qx_Write+0x106>
    }
    
    /* Transmission of the data */
    if (HAL_SPI_Transmit(&hspi1, pData,current_size, W25Qx_TIMEOUT_VALUE) != HAL_OK)
 8011478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801147a:	b29a      	uxth	r2, r3
 801147c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8011480:	68f9      	ldr	r1, [r7, #12]
 8011482:	481f      	ldr	r0, [pc, #124]	; (8011500 <BSP_W25Qx_Write+0x114>)
 8011484:	f001 fa38 	bl	80128f8 <HAL_SPI_Transmit>
 8011488:	4603      	mov	r3, r0
 801148a:	2b00      	cmp	r3, #0
 801148c:	d001      	beq.n	8011492 <BSP_W25Qx_Write+0xa6>
    {
      return W25Qx_ERROR;
 801148e:	2301      	movs	r3, #1
 8011490:	e02f      	b.n	80114f2 <BSP_W25Qx_Write+0x106>
    }
			W25Qx_Disable();
 8011492:	2201      	movs	r2, #1
 8011494:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8011498:	4818      	ldr	r0, [pc, #96]	; (80114fc <BSP_W25Qx_Write+0x110>)
 801149a:	f000 fd5f 	bl	8011f5c <HAL_GPIO_WritePin>
    	/* Wait the end of Flash writing */
		while(BSP_W25Qx_GetStatus() == W25Qx_BUSY)
 801149e:	e009      	b.n	80114b4 <BSP_W25Qx_Write+0xc8>
		{
			/* Check for the Timeout */
			if((HAL_GetTick() - tickstart) > W25Qx_TIMEOUT_VALUE)
 80114a0:	f000 f96e 	bl	8011780 <HAL_GetTick>
 80114a4:	4602      	mov	r2, r0
 80114a6:	69fb      	ldr	r3, [r7, #28]
 80114a8:	1ad3      	subs	r3, r2, r3
 80114aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80114ae:	d901      	bls.n	80114b4 <BSP_W25Qx_Write+0xc8>
			{        
				return W25Qx_TIMEOUT;
 80114b0:	2303      	movs	r3, #3
 80114b2:	e01e      	b.n	80114f2 <BSP_W25Qx_Write+0x106>
		while(BSP_W25Qx_GetStatus() == W25Qx_BUSY)
 80114b4:	f7ff fece 	bl	8011254 <BSP_W25Qx_GetStatus>
 80114b8:	4603      	mov	r3, r0
 80114ba:	2b02      	cmp	r3, #2
 80114bc:	d0f0      	beq.n	80114a0 <BSP_W25Qx_Write+0xb4>
			}
		}
    
    /* Update the address and size variables for next page programming */
    current_addr += current_size;
 80114be:	6a3a      	ldr	r2, [r7, #32]
 80114c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114c2:	4413      	add	r3, r2
 80114c4:	623b      	str	r3, [r7, #32]
    pData += current_size;
 80114c6:	68fa      	ldr	r2, [r7, #12]
 80114c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80114ca:	4413      	add	r3, r2
 80114cc:	60fb      	str	r3, [r7, #12]
    current_size = ((current_addr + W25Q128FV_PAGE_SIZE) > end_addr) ? (end_addr - current_addr) : W25Q128FV_PAGE_SIZE;
 80114ce:	6a3b      	ldr	r3, [r7, #32]
 80114d0:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80114d4:	69ba      	ldr	r2, [r7, #24]
 80114d6:	429a      	cmp	r2, r3
 80114d8:	d203      	bcs.n	80114e2 <BSP_W25Qx_Write+0xf6>
 80114da:	69ba      	ldr	r2, [r7, #24]
 80114dc:	6a3b      	ldr	r3, [r7, #32]
 80114de:	1ad3      	subs	r3, r2, r3
 80114e0:	e001      	b.n	80114e6 <BSP_W25Qx_Write+0xfa>
 80114e2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80114e6:	627b      	str	r3, [r7, #36]	; 0x24
  } while (current_addr < end_addr);
 80114e8:	6a3a      	ldr	r2, [r7, #32]
 80114ea:	69bb      	ldr	r3, [r7, #24]
 80114ec:	429a      	cmp	r2, r3
 80114ee:	d3a1      	bcc.n	8011434 <BSP_W25Qx_Write+0x48>

	
	return W25Qx_OK;
 80114f0:	2300      	movs	r3, #0
}
 80114f2:	4618      	mov	r0, r3
 80114f4:	3728      	adds	r7, #40	; 0x28
 80114f6:	46bd      	mov	sp, r7
 80114f8:	bd80      	pop	{r7, pc}
 80114fa:	bf00      	nop
 80114fc:	40010800 	.word	0x40010800
 8011500:	20001450 	.word	0x20001450

08011504 <BSP_W25Qx_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress: Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_W25Qx_Erase_Block(uint32_t Address)
{
 8011504:	b580      	push	{r7, lr}
 8011506:	b084      	sub	sp, #16
 8011508:	af00      	add	r7, sp, #0
 801150a:	6078      	str	r0, [r7, #4]
	uint8_t cmd[4];
	uint32_t tickstart = HAL_GetTick();
 801150c:	f000 f938 	bl	8011780 <HAL_GetTick>
 8011510:	60f8      	str	r0, [r7, #12]
	cmd[0] = SECTOR_ERASE_CMD;
 8011512:	2320      	movs	r3, #32
 8011514:	723b      	strb	r3, [r7, #8]
	cmd[1] = (uint8_t)(Address >> 16);
 8011516:	687b      	ldr	r3, [r7, #4]
 8011518:	0c1b      	lsrs	r3, r3, #16
 801151a:	b2db      	uxtb	r3, r3
 801151c:	727b      	strb	r3, [r7, #9]
	cmd[2] = (uint8_t)(Address >> 8);
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	0a1b      	lsrs	r3, r3, #8
 8011522:	b2db      	uxtb	r3, r3
 8011524:	72bb      	strb	r3, [r7, #10]
	cmd[3] = (uint8_t)(Address);
 8011526:	687b      	ldr	r3, [r7, #4]
 8011528:	b2db      	uxtb	r3, r3
 801152a:	72fb      	strb	r3, [r7, #11]
	
	/* Enable write operations */
	BSP_W25Qx_WriteEnable();
 801152c:	f7ff fec2 	bl	80112b4 <BSP_W25Qx_WriteEnable>
	
	/*Select the FLASH: Chip Select low */
	W25Qx_Enable();
 8011530:	2200      	movs	r2, #0
 8011532:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8011536:	4813      	ldr	r0, [pc, #76]	; (8011584 <BSP_W25Qx_Erase_Block+0x80>)
 8011538:	f000 fd10 	bl	8011f5c <HAL_GPIO_WritePin>
	/* Send the read ID command */
	HAL_SPI_Transmit(&hspi1, cmd, 4, W25Qx_TIMEOUT_VALUE);	
 801153c:	f107 0108 	add.w	r1, r7, #8
 8011540:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8011544:	2204      	movs	r2, #4
 8011546:	4810      	ldr	r0, [pc, #64]	; (8011588 <BSP_W25Qx_Erase_Block+0x84>)
 8011548:	f001 f9d6 	bl	80128f8 <HAL_SPI_Transmit>
	/*Deselect the FLASH: Chip Select high */
	W25Qx_Disable();
 801154c:	2201      	movs	r2, #1
 801154e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8011552:	480c      	ldr	r0, [pc, #48]	; (8011584 <BSP_W25Qx_Erase_Block+0x80>)
 8011554:	f000 fd02 	bl	8011f5c <HAL_GPIO_WritePin>
	
	/* Wait the end of Flash writing */
	while(BSP_W25Qx_GetStatus() == W25Qx_BUSY)
 8011558:	e00a      	b.n	8011570 <BSP_W25Qx_Erase_Block+0x6c>
	{
		/* Check for the Timeout */
		if((HAL_GetTick() - tickstart) > W25Q128FV_SECTOR_ERASE_MAX_TIME)
 801155a:	f000 f911 	bl	8011780 <HAL_GetTick>
 801155e:	4602      	mov	r2, r0
 8011560:	68fb      	ldr	r3, [r7, #12]
 8011562:	1ad3      	subs	r3, r2, r3
 8011564:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8011568:	4293      	cmp	r3, r2
 801156a:	d901      	bls.n	8011570 <BSP_W25Qx_Erase_Block+0x6c>
		{
				return W25Qx_TIMEOUT;
 801156c:	2303      	movs	r3, #3
 801156e:	e005      	b.n	801157c <BSP_W25Qx_Erase_Block+0x78>
	while(BSP_W25Qx_GetStatus() == W25Qx_BUSY)
 8011570:	f7ff fe70 	bl	8011254 <BSP_W25Qx_GetStatus>
 8011574:	4603      	mov	r3, r0
 8011576:	2b02      	cmp	r3, #2
 8011578:	d0ef      	beq.n	801155a <BSP_W25Qx_Erase_Block+0x56>
		}
	}
	return W25Qx_OK;
 801157a:	2300      	movs	r3, #0
}
 801157c:	4618      	mov	r0, r3
 801157e:	3710      	adds	r7, #16
 8011580:	46bd      	mov	sp, r7
 8011582:	bd80      	pop	{r7, pc}
 8011584:	40010800 	.word	0x40010800
 8011588:	20001450 	.word	0x20001450

0801158c <SysTick_CLKSourceConfig>:
    OSIntExit();        //
}
#endif

void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 801158c:	b480      	push	{r7}
 801158e:	b083      	sub	sp, #12
 8011590:	af00      	add	r7, sp, #0
 8011592:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	2b04      	cmp	r3, #4
 8011598:	d106      	bne.n	80115a8 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 801159a:	4b08      	ldr	r3, [pc, #32]	; (80115bc <SysTick_CLKSourceConfig+0x30>)
 801159c:	681b      	ldr	r3, [r3, #0]
 801159e:	4a07      	ldr	r2, [pc, #28]	; (80115bc <SysTick_CLKSourceConfig+0x30>)
 80115a0:	f043 0304 	orr.w	r3, r3, #4
 80115a4:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SYSTICK_CLKSOURCE_HCLK_DIV8;
  }
}
 80115a6:	e004      	b.n	80115b2 <SysTick_CLKSourceConfig+0x26>
    SysTick->CTRL &= SYSTICK_CLKSOURCE_HCLK_DIV8;
 80115a8:	4b04      	ldr	r3, [pc, #16]	; (80115bc <SysTick_CLKSourceConfig+0x30>)
 80115aa:	681b      	ldr	r3, [r3, #0]
 80115ac:	4b03      	ldr	r3, [pc, #12]	; (80115bc <SysTick_CLKSourceConfig+0x30>)
 80115ae:	2200      	movs	r2, #0
 80115b0:	601a      	str	r2, [r3, #0]
}
 80115b2:	bf00      	nop
 80115b4:	370c      	adds	r7, #12
 80115b6:	46bd      	mov	sp, r7
 80115b8:	bc80      	pop	{r7}
 80115ba:	4770      	bx	lr
 80115bc:	e000e010 	.word	0xe000e010

080115c0 <delay_init>:
//
//ucos,cos
//SYSTICKHCLK1/8
//SYSCLK:
void delay_init(u8 SYSCLK)
{
 80115c0:	b580      	push	{r7, lr}
 80115c2:	b082      	sub	sp, #8
 80115c4:	af00      	add	r7, sp, #0
 80115c6:	4603      	mov	r3, r0
 80115c8:	71fb      	strb	r3, [r7, #7]
#ifdef OS_CRITICAL_METHOD 	//S_CRITICAL_METHOD,ucosII.
	u32 reload;
#endif
	SysTick_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK_DIV8);	//  HCLK/8
 80115ca:	2000      	movs	r0, #0
 80115cc:	f7ff ffde 	bl	801158c <SysTick_CLKSourceConfig>
	fac_us=72000000/8000000;
 80115d0:	4b09      	ldr	r3, [pc, #36]	; (80115f8 <delay_init+0x38>)
 80115d2:	2209      	movs	r2, #9
 80115d4:	701a      	strb	r2, [r3, #0]
	fac_ms=1000/OS_TICKS_PER_SEC;//ucos
	SysTick->CTRL|=1<<1;   	//SYSTICK
	SysTick->LOAD=reload; 	//1/OS_TICKS_PER_SEC
	SysTick->CTRL|=1<<0;   	//SYSTICK
#else
	fac_ms=(u16)fac_us*1000;//ucos,mssystick
 80115d6:	4b08      	ldr	r3, [pc, #32]	; (80115f8 <delay_init+0x38>)
 80115d8:	781b      	ldrb	r3, [r3, #0]
 80115da:	b29b      	uxth	r3, r3
 80115dc:	461a      	mov	r2, r3
 80115de:	0152      	lsls	r2, r2, #5
 80115e0:	1ad2      	subs	r2, r2, r3
 80115e2:	0092      	lsls	r2, r2, #2
 80115e4:	4413      	add	r3, r2
 80115e6:	00db      	lsls	r3, r3, #3
 80115e8:	b29a      	uxth	r2, r3
 80115ea:	4b04      	ldr	r3, [pc, #16]	; (80115fc <delay_init+0x3c>)
 80115ec:	801a      	strh	r2, [r3, #0]
#endif
}								    
 80115ee:	bf00      	nop
 80115f0:	3708      	adds	r7, #8
 80115f2:	46bd      	mov	sp, r7
 80115f4:	bd80      	pop	{r7, pc}
 80115f6:	bf00      	nop
 80115f8:	20001298 	.word	0x20001298
 80115fc:	2000129a 	.word	0x2000129a

08011600 <delay_us>:
}
#else//ucos
//nus
//nusus.
void delay_us(u32 nus)
{
 8011600:	b480      	push	{r7}
 8011602:	b085      	sub	sp, #20
 8011604:	af00      	add	r7, sp, #0
 8011606:	6078      	str	r0, [r7, #4]
	u32 temp;
	SysTick->LOAD=nus*fac_us; //
 8011608:	4b15      	ldr	r3, [pc, #84]	; (8011660 <delay_us+0x60>)
 801160a:	781b      	ldrb	r3, [r3, #0]
 801160c:	4619      	mov	r1, r3
 801160e:	4a15      	ldr	r2, [pc, #84]	; (8011664 <delay_us+0x64>)
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	fb03 f301 	mul.w	r3, r3, r1
 8011616:	6053      	str	r3, [r2, #4]
	SysTick->VAL=0x00;        //
 8011618:	4b12      	ldr	r3, [pc, #72]	; (8011664 <delay_us+0x64>)
 801161a:	2200      	movs	r2, #0
 801161c:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=0x01 ;      //
 801161e:	4b11      	ldr	r3, [pc, #68]	; (8011664 <delay_us+0x64>)
 8011620:	681b      	ldr	r3, [r3, #0]
 8011622:	4a10      	ldr	r2, [pc, #64]	; (8011664 <delay_us+0x64>)
 8011624:	f043 0301 	orr.w	r3, r3, #1
 8011628:	6013      	str	r3, [r2, #0]
	do
	{
		temp=SysTick->CTRL;
 801162a:	4b0e      	ldr	r3, [pc, #56]	; (8011664 <delay_us+0x64>)
 801162c:	681b      	ldr	r3, [r3, #0]
 801162e:	60fb      	str	r3, [r7, #12]
	}
	while((temp&0x01)&&!(temp&(1<<16)));//
 8011630:	68fb      	ldr	r3, [r7, #12]
 8011632:	f003 0301 	and.w	r3, r3, #1
 8011636:	2b00      	cmp	r3, #0
 8011638:	d004      	beq.n	8011644 <delay_us+0x44>
 801163a:	68fb      	ldr	r3, [r7, #12]
 801163c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011640:	2b00      	cmp	r3, #0
 8011642:	d0f2      	beq.n	801162a <delay_us+0x2a>
	SysTick->CTRL&=0x00;       //
 8011644:	4b07      	ldr	r3, [pc, #28]	; (8011664 <delay_us+0x64>)
 8011646:	681b      	ldr	r3, [r3, #0]
 8011648:	4b06      	ldr	r3, [pc, #24]	; (8011664 <delay_us+0x64>)
 801164a:	2200      	movs	r2, #0
 801164c:	601a      	str	r2, [r3, #0]
	SysTick->VAL =0X00;       //
 801164e:	4b05      	ldr	r3, [pc, #20]	; (8011664 <delay_us+0x64>)
 8011650:	2200      	movs	r2, #0
 8011652:	609a      	str	r2, [r3, #8]
}
 8011654:	bf00      	nop
 8011656:	3714      	adds	r7, #20
 8011658:	46bd      	mov	sp, r7
 801165a:	bc80      	pop	{r7}
 801165c:	4770      	bx	lr
 801165e:	bf00      	nop
 8011660:	20001298 	.word	0x20001298
 8011664:	e000e010 	.word	0xe000e010

08011668 <delay_ms>:
////SysTick->LOAD24,,:
////nms<=0xffffff*8*1000/SYSCLK
////SYSCLKHz,nmsms
////72M,nms<=1864
void delay_ms(u16 nms)
{
 8011668:	b480      	push	{r7}
 801166a:	b085      	sub	sp, #20
 801166c:	af00      	add	r7, sp, #0
 801166e:	4603      	mov	r3, r0
 8011670:	80fb      	strh	r3, [r7, #6]
	u32 temp;
	SysTick->LOAD=(u32)nms*fac_ms;//(SysTick->LOAD24bit)
 8011672:	88fb      	ldrh	r3, [r7, #6]
 8011674:	4a14      	ldr	r2, [pc, #80]	; (80116c8 <delay_ms+0x60>)
 8011676:	8812      	ldrh	r2, [r2, #0]
 8011678:	4611      	mov	r1, r2
 801167a:	4a14      	ldr	r2, [pc, #80]	; (80116cc <delay_ms+0x64>)
 801167c:	fb01 f303 	mul.w	r3, r1, r3
 8011680:	6053      	str	r3, [r2, #4]
	SysTick->VAL =0x00;           //
 8011682:	4b12      	ldr	r3, [pc, #72]	; (80116cc <delay_ms+0x64>)
 8011684:	2200      	movs	r2, #0
 8011686:	609a      	str	r2, [r3, #8]
	SysTick->CTRL|=0x01 ;          //
 8011688:	4b10      	ldr	r3, [pc, #64]	; (80116cc <delay_ms+0x64>)
 801168a:	681b      	ldr	r3, [r3, #0]
 801168c:	4a0f      	ldr	r2, [pc, #60]	; (80116cc <delay_ms+0x64>)
 801168e:	f043 0301 	orr.w	r3, r3, #1
 8011692:	6013      	str	r3, [r2, #0]
	do
	{
		temp=SysTick->CTRL;
 8011694:	4b0d      	ldr	r3, [pc, #52]	; (80116cc <delay_ms+0x64>)
 8011696:	681b      	ldr	r3, [r3, #0]
 8011698:	60fb      	str	r3, [r7, #12]
	}
	while((temp&0x01)&&!(temp&(1<<16)));//
 801169a:	68fb      	ldr	r3, [r7, #12]
 801169c:	f003 0301 	and.w	r3, r3, #1
 80116a0:	2b00      	cmp	r3, #0
 80116a2:	d004      	beq.n	80116ae <delay_ms+0x46>
 80116a4:	68fb      	ldr	r3, [r7, #12]
 80116a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80116aa:	2b00      	cmp	r3, #0
 80116ac:	d0f2      	beq.n	8011694 <delay_ms+0x2c>
	SysTick->CTRL&=0x00;       //
 80116ae:	4b07      	ldr	r3, [pc, #28]	; (80116cc <delay_ms+0x64>)
 80116b0:	681b      	ldr	r3, [r3, #0]
 80116b2:	4b06      	ldr	r3, [pc, #24]	; (80116cc <delay_ms+0x64>)
 80116b4:	2200      	movs	r2, #0
 80116b6:	601a      	str	r2, [r3, #0]
	SysTick->VAL =0X00;       //
 80116b8:	4b04      	ldr	r3, [pc, #16]	; (80116cc <delay_ms+0x64>)
 80116ba:	2200      	movs	r2, #0
 80116bc:	609a      	str	r2, [r3, #8]
}
 80116be:	bf00      	nop
 80116c0:	3714      	adds	r7, #20
 80116c2:	46bd      	mov	sp, r7
 80116c4:	bc80      	pop	{r7}
 80116c6:	4770      	bx	lr
 80116c8:	2000129a 	.word	0x2000129a
 80116cc:	e000e010 	.word	0xe000e010

080116d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80116d0:	b580      	push	{r7, lr}
 80116d2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80116d4:	4b08      	ldr	r3, [pc, #32]	; (80116f8 <HAL_Init+0x28>)
 80116d6:	681b      	ldr	r3, [r3, #0]
 80116d8:	4a07      	ldr	r2, [pc, #28]	; (80116f8 <HAL_Init+0x28>)
 80116da:	f043 0310 	orr.w	r3, r3, #16
 80116de:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80116e0:	2003      	movs	r0, #3
 80116e2:	f000 f923 	bl	801192c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80116e6:	200f      	movs	r0, #15
 80116e8:	f000 f808 	bl	80116fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80116ec:	f7ff f8ea 	bl	80108c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80116f0:	2300      	movs	r3, #0
}
 80116f2:	4618      	mov	r0, r3
 80116f4:	bd80      	pop	{r7, pc}
 80116f6:	bf00      	nop
 80116f8:	40022000 	.word	0x40022000

080116fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80116fc:	b580      	push	{r7, lr}
 80116fe:	b082      	sub	sp, #8
 8011700:	af00      	add	r7, sp, #0
 8011702:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8011704:	4b12      	ldr	r3, [pc, #72]	; (8011750 <HAL_InitTick+0x54>)
 8011706:	681a      	ldr	r2, [r3, #0]
 8011708:	4b12      	ldr	r3, [pc, #72]	; (8011754 <HAL_InitTick+0x58>)
 801170a:	781b      	ldrb	r3, [r3, #0]
 801170c:	4619      	mov	r1, r3
 801170e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8011712:	fbb3 f3f1 	udiv	r3, r3, r1
 8011716:	fbb2 f3f3 	udiv	r3, r2, r3
 801171a:	4618      	mov	r0, r3
 801171c:	f000 f93b 	bl	8011996 <HAL_SYSTICK_Config>
 8011720:	4603      	mov	r3, r0
 8011722:	2b00      	cmp	r3, #0
 8011724:	d001      	beq.n	801172a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8011726:	2301      	movs	r3, #1
 8011728:	e00e      	b.n	8011748 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 801172a:	687b      	ldr	r3, [r7, #4]
 801172c:	2b0f      	cmp	r3, #15
 801172e:	d80a      	bhi.n	8011746 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8011730:	2200      	movs	r2, #0
 8011732:	6879      	ldr	r1, [r7, #4]
 8011734:	f04f 30ff 	mov.w	r0, #4294967295
 8011738:	f000 f903 	bl	8011942 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 801173c:	4a06      	ldr	r2, [pc, #24]	; (8011758 <HAL_InitTick+0x5c>)
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8011742:	2300      	movs	r3, #0
 8011744:	e000      	b.n	8011748 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8011746:	2301      	movs	r3, #1
}
 8011748:	4618      	mov	r0, r3
 801174a:	3708      	adds	r7, #8
 801174c:	46bd      	mov	sp, r7
 801174e:	bd80      	pop	{r7, pc}
 8011750:	200000fc 	.word	0x200000fc
 8011754:	20000104 	.word	0x20000104
 8011758:	20000100 	.word	0x20000100

0801175c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 801175c:	b480      	push	{r7}
 801175e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8011760:	4b05      	ldr	r3, [pc, #20]	; (8011778 <HAL_IncTick+0x1c>)
 8011762:	781b      	ldrb	r3, [r3, #0]
 8011764:	461a      	mov	r2, r3
 8011766:	4b05      	ldr	r3, [pc, #20]	; (801177c <HAL_IncTick+0x20>)
 8011768:	681b      	ldr	r3, [r3, #0]
 801176a:	4413      	add	r3, r2
 801176c:	4a03      	ldr	r2, [pc, #12]	; (801177c <HAL_IncTick+0x20>)
 801176e:	6013      	str	r3, [r2, #0]
}
 8011770:	bf00      	nop
 8011772:	46bd      	mov	sp, r7
 8011774:	bc80      	pop	{r7}
 8011776:	4770      	bx	lr
 8011778:	20000104 	.word	0x20000104
 801177c:	20001654 	.word	0x20001654

08011780 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8011780:	b480      	push	{r7}
 8011782:	af00      	add	r7, sp, #0
  return uwTick;
 8011784:	4b02      	ldr	r3, [pc, #8]	; (8011790 <HAL_GetTick+0x10>)
 8011786:	681b      	ldr	r3, [r3, #0]
}
 8011788:	4618      	mov	r0, r3
 801178a:	46bd      	mov	sp, r7
 801178c:	bc80      	pop	{r7}
 801178e:	4770      	bx	lr
 8011790:	20001654 	.word	0x20001654

08011794 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8011794:	b480      	push	{r7}
 8011796:	b085      	sub	sp, #20
 8011798:	af00      	add	r7, sp, #0
 801179a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	f003 0307 	and.w	r3, r3, #7
 80117a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80117a4:	4b0c      	ldr	r3, [pc, #48]	; (80117d8 <__NVIC_SetPriorityGrouping+0x44>)
 80117a6:	68db      	ldr	r3, [r3, #12]
 80117a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80117aa:	68ba      	ldr	r2, [r7, #8]
 80117ac:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80117b0:	4013      	ands	r3, r2
 80117b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80117b4:	68fb      	ldr	r3, [r7, #12]
 80117b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80117b8:	68bb      	ldr	r3, [r7, #8]
 80117ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80117bc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80117c0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80117c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80117c6:	4a04      	ldr	r2, [pc, #16]	; (80117d8 <__NVIC_SetPriorityGrouping+0x44>)
 80117c8:	68bb      	ldr	r3, [r7, #8]
 80117ca:	60d3      	str	r3, [r2, #12]
}
 80117cc:	bf00      	nop
 80117ce:	3714      	adds	r7, #20
 80117d0:	46bd      	mov	sp, r7
 80117d2:	bc80      	pop	{r7}
 80117d4:	4770      	bx	lr
 80117d6:	bf00      	nop
 80117d8:	e000ed00 	.word	0xe000ed00

080117dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80117dc:	b480      	push	{r7}
 80117de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80117e0:	4b04      	ldr	r3, [pc, #16]	; (80117f4 <__NVIC_GetPriorityGrouping+0x18>)
 80117e2:	68db      	ldr	r3, [r3, #12]
 80117e4:	0a1b      	lsrs	r3, r3, #8
 80117e6:	f003 0307 	and.w	r3, r3, #7
}
 80117ea:	4618      	mov	r0, r3
 80117ec:	46bd      	mov	sp, r7
 80117ee:	bc80      	pop	{r7}
 80117f0:	4770      	bx	lr
 80117f2:	bf00      	nop
 80117f4:	e000ed00 	.word	0xe000ed00

080117f8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80117f8:	b480      	push	{r7}
 80117fa:	b083      	sub	sp, #12
 80117fc:	af00      	add	r7, sp, #0
 80117fe:	4603      	mov	r3, r0
 8011800:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8011802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011806:	2b00      	cmp	r3, #0
 8011808:	db0b      	blt.n	8011822 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 801180a:	79fb      	ldrb	r3, [r7, #7]
 801180c:	f003 021f 	and.w	r2, r3, #31
 8011810:	4906      	ldr	r1, [pc, #24]	; (801182c <__NVIC_EnableIRQ+0x34>)
 8011812:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011816:	095b      	lsrs	r3, r3, #5
 8011818:	2001      	movs	r0, #1
 801181a:	fa00 f202 	lsl.w	r2, r0, r2
 801181e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8011822:	bf00      	nop
 8011824:	370c      	adds	r7, #12
 8011826:	46bd      	mov	sp, r7
 8011828:	bc80      	pop	{r7}
 801182a:	4770      	bx	lr
 801182c:	e000e100 	.word	0xe000e100

08011830 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8011830:	b480      	push	{r7}
 8011832:	b083      	sub	sp, #12
 8011834:	af00      	add	r7, sp, #0
 8011836:	4603      	mov	r3, r0
 8011838:	6039      	str	r1, [r7, #0]
 801183a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 801183c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011840:	2b00      	cmp	r3, #0
 8011842:	db0a      	blt.n	801185a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8011844:	683b      	ldr	r3, [r7, #0]
 8011846:	b2da      	uxtb	r2, r3
 8011848:	490c      	ldr	r1, [pc, #48]	; (801187c <__NVIC_SetPriority+0x4c>)
 801184a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801184e:	0112      	lsls	r2, r2, #4
 8011850:	b2d2      	uxtb	r2, r2
 8011852:	440b      	add	r3, r1
 8011854:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8011858:	e00a      	b.n	8011870 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 801185a:	683b      	ldr	r3, [r7, #0]
 801185c:	b2da      	uxtb	r2, r3
 801185e:	4908      	ldr	r1, [pc, #32]	; (8011880 <__NVIC_SetPriority+0x50>)
 8011860:	79fb      	ldrb	r3, [r7, #7]
 8011862:	f003 030f 	and.w	r3, r3, #15
 8011866:	3b04      	subs	r3, #4
 8011868:	0112      	lsls	r2, r2, #4
 801186a:	b2d2      	uxtb	r2, r2
 801186c:	440b      	add	r3, r1
 801186e:	761a      	strb	r2, [r3, #24]
}
 8011870:	bf00      	nop
 8011872:	370c      	adds	r7, #12
 8011874:	46bd      	mov	sp, r7
 8011876:	bc80      	pop	{r7}
 8011878:	4770      	bx	lr
 801187a:	bf00      	nop
 801187c:	e000e100 	.word	0xe000e100
 8011880:	e000ed00 	.word	0xe000ed00

08011884 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8011884:	b480      	push	{r7}
 8011886:	b089      	sub	sp, #36	; 0x24
 8011888:	af00      	add	r7, sp, #0
 801188a:	60f8      	str	r0, [r7, #12]
 801188c:	60b9      	str	r1, [r7, #8]
 801188e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8011890:	68fb      	ldr	r3, [r7, #12]
 8011892:	f003 0307 	and.w	r3, r3, #7
 8011896:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8011898:	69fb      	ldr	r3, [r7, #28]
 801189a:	f1c3 0307 	rsb	r3, r3, #7
 801189e:	2b04      	cmp	r3, #4
 80118a0:	bf28      	it	cs
 80118a2:	2304      	movcs	r3, #4
 80118a4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80118a6:	69fb      	ldr	r3, [r7, #28]
 80118a8:	3304      	adds	r3, #4
 80118aa:	2b06      	cmp	r3, #6
 80118ac:	d902      	bls.n	80118b4 <NVIC_EncodePriority+0x30>
 80118ae:	69fb      	ldr	r3, [r7, #28]
 80118b0:	3b03      	subs	r3, #3
 80118b2:	e000      	b.n	80118b6 <NVIC_EncodePriority+0x32>
 80118b4:	2300      	movs	r3, #0
 80118b6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80118b8:	f04f 32ff 	mov.w	r2, #4294967295
 80118bc:	69bb      	ldr	r3, [r7, #24]
 80118be:	fa02 f303 	lsl.w	r3, r2, r3
 80118c2:	43da      	mvns	r2, r3
 80118c4:	68bb      	ldr	r3, [r7, #8]
 80118c6:	401a      	ands	r2, r3
 80118c8:	697b      	ldr	r3, [r7, #20]
 80118ca:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80118cc:	f04f 31ff 	mov.w	r1, #4294967295
 80118d0:	697b      	ldr	r3, [r7, #20]
 80118d2:	fa01 f303 	lsl.w	r3, r1, r3
 80118d6:	43d9      	mvns	r1, r3
 80118d8:	687b      	ldr	r3, [r7, #4]
 80118da:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80118dc:	4313      	orrs	r3, r2
         );
}
 80118de:	4618      	mov	r0, r3
 80118e0:	3724      	adds	r7, #36	; 0x24
 80118e2:	46bd      	mov	sp, r7
 80118e4:	bc80      	pop	{r7}
 80118e6:	4770      	bx	lr

080118e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80118e8:	b580      	push	{r7, lr}
 80118ea:	b082      	sub	sp, #8
 80118ec:	af00      	add	r7, sp, #0
 80118ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80118f0:	687b      	ldr	r3, [r7, #4]
 80118f2:	3b01      	subs	r3, #1
 80118f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80118f8:	d301      	bcc.n	80118fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80118fa:	2301      	movs	r3, #1
 80118fc:	e00f      	b.n	801191e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80118fe:	4a0a      	ldr	r2, [pc, #40]	; (8011928 <SysTick_Config+0x40>)
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	3b01      	subs	r3, #1
 8011904:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8011906:	210f      	movs	r1, #15
 8011908:	f04f 30ff 	mov.w	r0, #4294967295
 801190c:	f7ff ff90 	bl	8011830 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8011910:	4b05      	ldr	r3, [pc, #20]	; (8011928 <SysTick_Config+0x40>)
 8011912:	2200      	movs	r2, #0
 8011914:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8011916:	4b04      	ldr	r3, [pc, #16]	; (8011928 <SysTick_Config+0x40>)
 8011918:	2207      	movs	r2, #7
 801191a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 801191c:	2300      	movs	r3, #0
}
 801191e:	4618      	mov	r0, r3
 8011920:	3708      	adds	r7, #8
 8011922:	46bd      	mov	sp, r7
 8011924:	bd80      	pop	{r7, pc}
 8011926:	bf00      	nop
 8011928:	e000e010 	.word	0xe000e010

0801192c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 801192c:	b580      	push	{r7, lr}
 801192e:	b082      	sub	sp, #8
 8011930:	af00      	add	r7, sp, #0
 8011932:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8011934:	6878      	ldr	r0, [r7, #4]
 8011936:	f7ff ff2d 	bl	8011794 <__NVIC_SetPriorityGrouping>
}
 801193a:	bf00      	nop
 801193c:	3708      	adds	r7, #8
 801193e:	46bd      	mov	sp, r7
 8011940:	bd80      	pop	{r7, pc}

08011942 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8011942:	b580      	push	{r7, lr}
 8011944:	b086      	sub	sp, #24
 8011946:	af00      	add	r7, sp, #0
 8011948:	4603      	mov	r3, r0
 801194a:	60b9      	str	r1, [r7, #8]
 801194c:	607a      	str	r2, [r7, #4]
 801194e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8011950:	2300      	movs	r3, #0
 8011952:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8011954:	f7ff ff42 	bl	80117dc <__NVIC_GetPriorityGrouping>
 8011958:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 801195a:	687a      	ldr	r2, [r7, #4]
 801195c:	68b9      	ldr	r1, [r7, #8]
 801195e:	6978      	ldr	r0, [r7, #20]
 8011960:	f7ff ff90 	bl	8011884 <NVIC_EncodePriority>
 8011964:	4602      	mov	r2, r0
 8011966:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801196a:	4611      	mov	r1, r2
 801196c:	4618      	mov	r0, r3
 801196e:	f7ff ff5f 	bl	8011830 <__NVIC_SetPriority>
}
 8011972:	bf00      	nop
 8011974:	3718      	adds	r7, #24
 8011976:	46bd      	mov	sp, r7
 8011978:	bd80      	pop	{r7, pc}

0801197a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 801197a:	b580      	push	{r7, lr}
 801197c:	b082      	sub	sp, #8
 801197e:	af00      	add	r7, sp, #0
 8011980:	4603      	mov	r3, r0
 8011982:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8011984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011988:	4618      	mov	r0, r3
 801198a:	f7ff ff35 	bl	80117f8 <__NVIC_EnableIRQ>
}
 801198e:	bf00      	nop
 8011990:	3708      	adds	r7, #8
 8011992:	46bd      	mov	sp, r7
 8011994:	bd80      	pop	{r7, pc}

08011996 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8011996:	b580      	push	{r7, lr}
 8011998:	b082      	sub	sp, #8
 801199a:	af00      	add	r7, sp, #0
 801199c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 801199e:	6878      	ldr	r0, [r7, #4]
 80119a0:	f7ff ffa2 	bl	80118e8 <SysTick_Config>
 80119a4:	4603      	mov	r3, r0
}
 80119a6:	4618      	mov	r0, r3
 80119a8:	3708      	adds	r7, #8
 80119aa:	46bd      	mov	sp, r7
 80119ac:	bd80      	pop	{r7, pc}

080119ae <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80119ae:	b480      	push	{r7}
 80119b0:	b085      	sub	sp, #20
 80119b2:	af00      	add	r7, sp, #0
 80119b4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80119b6:	2300      	movs	r3, #0
 80119b8:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80119ba:	687b      	ldr	r3, [r7, #4]
 80119bc:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80119c0:	2b02      	cmp	r3, #2
 80119c2:	d008      	beq.n	80119d6 <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	2204      	movs	r2, #4
 80119c8:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	2200      	movs	r2, #0
 80119ce:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80119d2:	2301      	movs	r3, #1
 80119d4:	e020      	b.n	8011a18 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80119d6:	687b      	ldr	r3, [r7, #4]
 80119d8:	681b      	ldr	r3, [r3, #0]
 80119da:	681a      	ldr	r2, [r3, #0]
 80119dc:	687b      	ldr	r3, [r7, #4]
 80119de:	681b      	ldr	r3, [r3, #0]
 80119e0:	f022 020e 	bic.w	r2, r2, #14
 80119e4:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	681b      	ldr	r3, [r3, #0]
 80119ea:	681a      	ldr	r2, [r3, #0]
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	681b      	ldr	r3, [r3, #0]
 80119f0:	f022 0201 	bic.w	r2, r2, #1
 80119f4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80119f6:	687b      	ldr	r3, [r7, #4]
 80119f8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80119fa:	687b      	ldr	r3, [r7, #4]
 80119fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80119fe:	2101      	movs	r1, #1
 8011a00:	fa01 f202 	lsl.w	r2, r1, r2
 8011a04:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8011a06:	687b      	ldr	r3, [r7, #4]
 8011a08:	2201      	movs	r2, #1
 8011a0a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8011a0e:	687b      	ldr	r3, [r7, #4]
 8011a10:	2200      	movs	r2, #0
 8011a12:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8011a16:	7bfb      	ldrb	r3, [r7, #15]
}
 8011a18:	4618      	mov	r0, r3
 8011a1a:	3714      	adds	r7, #20
 8011a1c:	46bd      	mov	sp, r7
 8011a1e:	bc80      	pop	{r7}
 8011a20:	4770      	bx	lr
	...

08011a24 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8011a24:	b580      	push	{r7, lr}
 8011a26:	b084      	sub	sp, #16
 8011a28:	af00      	add	r7, sp, #0
 8011a2a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8011a2c:	2300      	movs	r3, #0
 8011a2e:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8011a36:	2b02      	cmp	r3, #2
 8011a38:	d005      	beq.n	8011a46 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8011a3a:	687b      	ldr	r3, [r7, #4]
 8011a3c:	2204      	movs	r2, #4
 8011a3e:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8011a40:	2301      	movs	r3, #1
 8011a42:	73fb      	strb	r3, [r7, #15]
 8011a44:	e0d6      	b.n	8011bf4 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	681b      	ldr	r3, [r3, #0]
 8011a4a:	681a      	ldr	r2, [r3, #0]
 8011a4c:	687b      	ldr	r3, [r7, #4]
 8011a4e:	681b      	ldr	r3, [r3, #0]
 8011a50:	f022 020e 	bic.w	r2, r2, #14
 8011a54:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8011a56:	687b      	ldr	r3, [r7, #4]
 8011a58:	681b      	ldr	r3, [r3, #0]
 8011a5a:	681a      	ldr	r2, [r3, #0]
 8011a5c:	687b      	ldr	r3, [r7, #4]
 8011a5e:	681b      	ldr	r3, [r3, #0]
 8011a60:	f022 0201 	bic.w	r2, r2, #1
 8011a64:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8011a66:	687b      	ldr	r3, [r7, #4]
 8011a68:	681b      	ldr	r3, [r3, #0]
 8011a6a:	461a      	mov	r2, r3
 8011a6c:	4b64      	ldr	r3, [pc, #400]	; (8011c00 <HAL_DMA_Abort_IT+0x1dc>)
 8011a6e:	429a      	cmp	r2, r3
 8011a70:	d958      	bls.n	8011b24 <HAL_DMA_Abort_IT+0x100>
 8011a72:	687b      	ldr	r3, [r7, #4]
 8011a74:	681b      	ldr	r3, [r3, #0]
 8011a76:	4a63      	ldr	r2, [pc, #396]	; (8011c04 <HAL_DMA_Abort_IT+0x1e0>)
 8011a78:	4293      	cmp	r3, r2
 8011a7a:	d04f      	beq.n	8011b1c <HAL_DMA_Abort_IT+0xf8>
 8011a7c:	687b      	ldr	r3, [r7, #4]
 8011a7e:	681b      	ldr	r3, [r3, #0]
 8011a80:	4a61      	ldr	r2, [pc, #388]	; (8011c08 <HAL_DMA_Abort_IT+0x1e4>)
 8011a82:	4293      	cmp	r3, r2
 8011a84:	d048      	beq.n	8011b18 <HAL_DMA_Abort_IT+0xf4>
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	681b      	ldr	r3, [r3, #0]
 8011a8a:	4a60      	ldr	r2, [pc, #384]	; (8011c0c <HAL_DMA_Abort_IT+0x1e8>)
 8011a8c:	4293      	cmp	r3, r2
 8011a8e:	d040      	beq.n	8011b12 <HAL_DMA_Abort_IT+0xee>
 8011a90:	687b      	ldr	r3, [r7, #4]
 8011a92:	681b      	ldr	r3, [r3, #0]
 8011a94:	4a5e      	ldr	r2, [pc, #376]	; (8011c10 <HAL_DMA_Abort_IT+0x1ec>)
 8011a96:	4293      	cmp	r3, r2
 8011a98:	d038      	beq.n	8011b0c <HAL_DMA_Abort_IT+0xe8>
 8011a9a:	687b      	ldr	r3, [r7, #4]
 8011a9c:	681b      	ldr	r3, [r3, #0]
 8011a9e:	4a5d      	ldr	r2, [pc, #372]	; (8011c14 <HAL_DMA_Abort_IT+0x1f0>)
 8011aa0:	4293      	cmp	r3, r2
 8011aa2:	d030      	beq.n	8011b06 <HAL_DMA_Abort_IT+0xe2>
 8011aa4:	687b      	ldr	r3, [r7, #4]
 8011aa6:	681b      	ldr	r3, [r3, #0]
 8011aa8:	4a5b      	ldr	r2, [pc, #364]	; (8011c18 <HAL_DMA_Abort_IT+0x1f4>)
 8011aaa:	4293      	cmp	r3, r2
 8011aac:	d028      	beq.n	8011b00 <HAL_DMA_Abort_IT+0xdc>
 8011aae:	687b      	ldr	r3, [r7, #4]
 8011ab0:	681b      	ldr	r3, [r3, #0]
 8011ab2:	4a53      	ldr	r2, [pc, #332]	; (8011c00 <HAL_DMA_Abort_IT+0x1dc>)
 8011ab4:	4293      	cmp	r3, r2
 8011ab6:	d020      	beq.n	8011afa <HAL_DMA_Abort_IT+0xd6>
 8011ab8:	687b      	ldr	r3, [r7, #4]
 8011aba:	681b      	ldr	r3, [r3, #0]
 8011abc:	4a57      	ldr	r2, [pc, #348]	; (8011c1c <HAL_DMA_Abort_IT+0x1f8>)
 8011abe:	4293      	cmp	r3, r2
 8011ac0:	d019      	beq.n	8011af6 <HAL_DMA_Abort_IT+0xd2>
 8011ac2:	687b      	ldr	r3, [r7, #4]
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	4a56      	ldr	r2, [pc, #344]	; (8011c20 <HAL_DMA_Abort_IT+0x1fc>)
 8011ac8:	4293      	cmp	r3, r2
 8011aca:	d012      	beq.n	8011af2 <HAL_DMA_Abort_IT+0xce>
 8011acc:	687b      	ldr	r3, [r7, #4]
 8011ace:	681b      	ldr	r3, [r3, #0]
 8011ad0:	4a54      	ldr	r2, [pc, #336]	; (8011c24 <HAL_DMA_Abort_IT+0x200>)
 8011ad2:	4293      	cmp	r3, r2
 8011ad4:	d00a      	beq.n	8011aec <HAL_DMA_Abort_IT+0xc8>
 8011ad6:	687b      	ldr	r3, [r7, #4]
 8011ad8:	681b      	ldr	r3, [r3, #0]
 8011ada:	4a53      	ldr	r2, [pc, #332]	; (8011c28 <HAL_DMA_Abort_IT+0x204>)
 8011adc:	4293      	cmp	r3, r2
 8011ade:	d102      	bne.n	8011ae6 <HAL_DMA_Abort_IT+0xc2>
 8011ae0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011ae4:	e01b      	b.n	8011b1e <HAL_DMA_Abort_IT+0xfa>
 8011ae6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8011aea:	e018      	b.n	8011b1e <HAL_DMA_Abort_IT+0xfa>
 8011aec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011af0:	e015      	b.n	8011b1e <HAL_DMA_Abort_IT+0xfa>
 8011af2:	2310      	movs	r3, #16
 8011af4:	e013      	b.n	8011b1e <HAL_DMA_Abort_IT+0xfa>
 8011af6:	2301      	movs	r3, #1
 8011af8:	e011      	b.n	8011b1e <HAL_DMA_Abort_IT+0xfa>
 8011afa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8011afe:	e00e      	b.n	8011b1e <HAL_DMA_Abort_IT+0xfa>
 8011b00:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011b04:	e00b      	b.n	8011b1e <HAL_DMA_Abort_IT+0xfa>
 8011b06:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8011b0a:	e008      	b.n	8011b1e <HAL_DMA_Abort_IT+0xfa>
 8011b0c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011b10:	e005      	b.n	8011b1e <HAL_DMA_Abort_IT+0xfa>
 8011b12:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011b16:	e002      	b.n	8011b1e <HAL_DMA_Abort_IT+0xfa>
 8011b18:	2310      	movs	r3, #16
 8011b1a:	e000      	b.n	8011b1e <HAL_DMA_Abort_IT+0xfa>
 8011b1c:	2301      	movs	r3, #1
 8011b1e:	4a43      	ldr	r2, [pc, #268]	; (8011c2c <HAL_DMA_Abort_IT+0x208>)
 8011b20:	6053      	str	r3, [r2, #4]
 8011b22:	e057      	b.n	8011bd4 <HAL_DMA_Abort_IT+0x1b0>
 8011b24:	687b      	ldr	r3, [r7, #4]
 8011b26:	681b      	ldr	r3, [r3, #0]
 8011b28:	4a36      	ldr	r2, [pc, #216]	; (8011c04 <HAL_DMA_Abort_IT+0x1e0>)
 8011b2a:	4293      	cmp	r3, r2
 8011b2c:	d04f      	beq.n	8011bce <HAL_DMA_Abort_IT+0x1aa>
 8011b2e:	687b      	ldr	r3, [r7, #4]
 8011b30:	681b      	ldr	r3, [r3, #0]
 8011b32:	4a35      	ldr	r2, [pc, #212]	; (8011c08 <HAL_DMA_Abort_IT+0x1e4>)
 8011b34:	4293      	cmp	r3, r2
 8011b36:	d048      	beq.n	8011bca <HAL_DMA_Abort_IT+0x1a6>
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	681b      	ldr	r3, [r3, #0]
 8011b3c:	4a33      	ldr	r2, [pc, #204]	; (8011c0c <HAL_DMA_Abort_IT+0x1e8>)
 8011b3e:	4293      	cmp	r3, r2
 8011b40:	d040      	beq.n	8011bc4 <HAL_DMA_Abort_IT+0x1a0>
 8011b42:	687b      	ldr	r3, [r7, #4]
 8011b44:	681b      	ldr	r3, [r3, #0]
 8011b46:	4a32      	ldr	r2, [pc, #200]	; (8011c10 <HAL_DMA_Abort_IT+0x1ec>)
 8011b48:	4293      	cmp	r3, r2
 8011b4a:	d038      	beq.n	8011bbe <HAL_DMA_Abort_IT+0x19a>
 8011b4c:	687b      	ldr	r3, [r7, #4]
 8011b4e:	681b      	ldr	r3, [r3, #0]
 8011b50:	4a30      	ldr	r2, [pc, #192]	; (8011c14 <HAL_DMA_Abort_IT+0x1f0>)
 8011b52:	4293      	cmp	r3, r2
 8011b54:	d030      	beq.n	8011bb8 <HAL_DMA_Abort_IT+0x194>
 8011b56:	687b      	ldr	r3, [r7, #4]
 8011b58:	681b      	ldr	r3, [r3, #0]
 8011b5a:	4a2f      	ldr	r2, [pc, #188]	; (8011c18 <HAL_DMA_Abort_IT+0x1f4>)
 8011b5c:	4293      	cmp	r3, r2
 8011b5e:	d028      	beq.n	8011bb2 <HAL_DMA_Abort_IT+0x18e>
 8011b60:	687b      	ldr	r3, [r7, #4]
 8011b62:	681b      	ldr	r3, [r3, #0]
 8011b64:	4a26      	ldr	r2, [pc, #152]	; (8011c00 <HAL_DMA_Abort_IT+0x1dc>)
 8011b66:	4293      	cmp	r3, r2
 8011b68:	d020      	beq.n	8011bac <HAL_DMA_Abort_IT+0x188>
 8011b6a:	687b      	ldr	r3, [r7, #4]
 8011b6c:	681b      	ldr	r3, [r3, #0]
 8011b6e:	4a2b      	ldr	r2, [pc, #172]	; (8011c1c <HAL_DMA_Abort_IT+0x1f8>)
 8011b70:	4293      	cmp	r3, r2
 8011b72:	d019      	beq.n	8011ba8 <HAL_DMA_Abort_IT+0x184>
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	681b      	ldr	r3, [r3, #0]
 8011b78:	4a29      	ldr	r2, [pc, #164]	; (8011c20 <HAL_DMA_Abort_IT+0x1fc>)
 8011b7a:	4293      	cmp	r3, r2
 8011b7c:	d012      	beq.n	8011ba4 <HAL_DMA_Abort_IT+0x180>
 8011b7e:	687b      	ldr	r3, [r7, #4]
 8011b80:	681b      	ldr	r3, [r3, #0]
 8011b82:	4a28      	ldr	r2, [pc, #160]	; (8011c24 <HAL_DMA_Abort_IT+0x200>)
 8011b84:	4293      	cmp	r3, r2
 8011b86:	d00a      	beq.n	8011b9e <HAL_DMA_Abort_IT+0x17a>
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	4a26      	ldr	r2, [pc, #152]	; (8011c28 <HAL_DMA_Abort_IT+0x204>)
 8011b8e:	4293      	cmp	r3, r2
 8011b90:	d102      	bne.n	8011b98 <HAL_DMA_Abort_IT+0x174>
 8011b92:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011b96:	e01b      	b.n	8011bd0 <HAL_DMA_Abort_IT+0x1ac>
 8011b98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8011b9c:	e018      	b.n	8011bd0 <HAL_DMA_Abort_IT+0x1ac>
 8011b9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011ba2:	e015      	b.n	8011bd0 <HAL_DMA_Abort_IT+0x1ac>
 8011ba4:	2310      	movs	r3, #16
 8011ba6:	e013      	b.n	8011bd0 <HAL_DMA_Abort_IT+0x1ac>
 8011ba8:	2301      	movs	r3, #1
 8011baa:	e011      	b.n	8011bd0 <HAL_DMA_Abort_IT+0x1ac>
 8011bac:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8011bb0:	e00e      	b.n	8011bd0 <HAL_DMA_Abort_IT+0x1ac>
 8011bb2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8011bb6:	e00b      	b.n	8011bd0 <HAL_DMA_Abort_IT+0x1ac>
 8011bb8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8011bbc:	e008      	b.n	8011bd0 <HAL_DMA_Abort_IT+0x1ac>
 8011bbe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8011bc2:	e005      	b.n	8011bd0 <HAL_DMA_Abort_IT+0x1ac>
 8011bc4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8011bc8:	e002      	b.n	8011bd0 <HAL_DMA_Abort_IT+0x1ac>
 8011bca:	2310      	movs	r3, #16
 8011bcc:	e000      	b.n	8011bd0 <HAL_DMA_Abort_IT+0x1ac>
 8011bce:	2301      	movs	r3, #1
 8011bd0:	4a17      	ldr	r2, [pc, #92]	; (8011c30 <HAL_DMA_Abort_IT+0x20c>)
 8011bd2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8011bd4:	687b      	ldr	r3, [r7, #4]
 8011bd6:	2201      	movs	r2, #1
 8011bd8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8011bdc:	687b      	ldr	r3, [r7, #4]
 8011bde:	2200      	movs	r2, #0
 8011be0:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8011be4:	687b      	ldr	r3, [r7, #4]
 8011be6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011be8:	2b00      	cmp	r3, #0
 8011bea:	d003      	beq.n	8011bf4 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 8011bec:	687b      	ldr	r3, [r7, #4]
 8011bee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011bf0:	6878      	ldr	r0, [r7, #4]
 8011bf2:	4798      	blx	r3
    } 
  }
  return status;
 8011bf4:	7bfb      	ldrb	r3, [r7, #15]
}
 8011bf6:	4618      	mov	r0, r3
 8011bf8:	3710      	adds	r7, #16
 8011bfa:	46bd      	mov	sp, r7
 8011bfc:	bd80      	pop	{r7, pc}
 8011bfe:	bf00      	nop
 8011c00:	40020080 	.word	0x40020080
 8011c04:	40020008 	.word	0x40020008
 8011c08:	4002001c 	.word	0x4002001c
 8011c0c:	40020030 	.word	0x40020030
 8011c10:	40020044 	.word	0x40020044
 8011c14:	40020058 	.word	0x40020058
 8011c18:	4002006c 	.word	0x4002006c
 8011c1c:	40020408 	.word	0x40020408
 8011c20:	4002041c 	.word	0x4002041c
 8011c24:	40020430 	.word	0x40020430
 8011c28:	40020444 	.word	0x40020444
 8011c2c:	40020400 	.word	0x40020400
 8011c30:	40020000 	.word	0x40020000

08011c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8011c34:	b480      	push	{r7}
 8011c36:	b08b      	sub	sp, #44	; 0x2c
 8011c38:	af00      	add	r7, sp, #0
 8011c3a:	6078      	str	r0, [r7, #4]
 8011c3c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8011c3e:	2300      	movs	r3, #0
 8011c40:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8011c42:	2300      	movs	r3, #0
 8011c44:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8011c46:	e179      	b.n	8011f3c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8011c48:	2201      	movs	r2, #1
 8011c4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8011c50:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8011c52:	683b      	ldr	r3, [r7, #0]
 8011c54:	681b      	ldr	r3, [r3, #0]
 8011c56:	69fa      	ldr	r2, [r7, #28]
 8011c58:	4013      	ands	r3, r2
 8011c5a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8011c5c:	69ba      	ldr	r2, [r7, #24]
 8011c5e:	69fb      	ldr	r3, [r7, #28]
 8011c60:	429a      	cmp	r2, r3
 8011c62:	f040 8168 	bne.w	8011f36 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8011c66:	683b      	ldr	r3, [r7, #0]
 8011c68:	685b      	ldr	r3, [r3, #4]
 8011c6a:	4aa0      	ldr	r2, [pc, #640]	; (8011eec <HAL_GPIO_Init+0x2b8>)
 8011c6c:	4293      	cmp	r3, r2
 8011c6e:	d05e      	beq.n	8011d2e <HAL_GPIO_Init+0xfa>
 8011c70:	4a9e      	ldr	r2, [pc, #632]	; (8011eec <HAL_GPIO_Init+0x2b8>)
 8011c72:	4293      	cmp	r3, r2
 8011c74:	d875      	bhi.n	8011d62 <HAL_GPIO_Init+0x12e>
 8011c76:	4a9e      	ldr	r2, [pc, #632]	; (8011ef0 <HAL_GPIO_Init+0x2bc>)
 8011c78:	4293      	cmp	r3, r2
 8011c7a:	d058      	beq.n	8011d2e <HAL_GPIO_Init+0xfa>
 8011c7c:	4a9c      	ldr	r2, [pc, #624]	; (8011ef0 <HAL_GPIO_Init+0x2bc>)
 8011c7e:	4293      	cmp	r3, r2
 8011c80:	d86f      	bhi.n	8011d62 <HAL_GPIO_Init+0x12e>
 8011c82:	4a9c      	ldr	r2, [pc, #624]	; (8011ef4 <HAL_GPIO_Init+0x2c0>)
 8011c84:	4293      	cmp	r3, r2
 8011c86:	d052      	beq.n	8011d2e <HAL_GPIO_Init+0xfa>
 8011c88:	4a9a      	ldr	r2, [pc, #616]	; (8011ef4 <HAL_GPIO_Init+0x2c0>)
 8011c8a:	4293      	cmp	r3, r2
 8011c8c:	d869      	bhi.n	8011d62 <HAL_GPIO_Init+0x12e>
 8011c8e:	4a9a      	ldr	r2, [pc, #616]	; (8011ef8 <HAL_GPIO_Init+0x2c4>)
 8011c90:	4293      	cmp	r3, r2
 8011c92:	d04c      	beq.n	8011d2e <HAL_GPIO_Init+0xfa>
 8011c94:	4a98      	ldr	r2, [pc, #608]	; (8011ef8 <HAL_GPIO_Init+0x2c4>)
 8011c96:	4293      	cmp	r3, r2
 8011c98:	d863      	bhi.n	8011d62 <HAL_GPIO_Init+0x12e>
 8011c9a:	4a98      	ldr	r2, [pc, #608]	; (8011efc <HAL_GPIO_Init+0x2c8>)
 8011c9c:	4293      	cmp	r3, r2
 8011c9e:	d046      	beq.n	8011d2e <HAL_GPIO_Init+0xfa>
 8011ca0:	4a96      	ldr	r2, [pc, #600]	; (8011efc <HAL_GPIO_Init+0x2c8>)
 8011ca2:	4293      	cmp	r3, r2
 8011ca4:	d85d      	bhi.n	8011d62 <HAL_GPIO_Init+0x12e>
 8011ca6:	2b12      	cmp	r3, #18
 8011ca8:	d82a      	bhi.n	8011d00 <HAL_GPIO_Init+0xcc>
 8011caa:	2b12      	cmp	r3, #18
 8011cac:	d859      	bhi.n	8011d62 <HAL_GPIO_Init+0x12e>
 8011cae:	a201      	add	r2, pc, #4	; (adr r2, 8011cb4 <HAL_GPIO_Init+0x80>)
 8011cb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011cb4:	08011d2f 	.word	0x08011d2f
 8011cb8:	08011d09 	.word	0x08011d09
 8011cbc:	08011d1b 	.word	0x08011d1b
 8011cc0:	08011d5d 	.word	0x08011d5d
 8011cc4:	08011d63 	.word	0x08011d63
 8011cc8:	08011d63 	.word	0x08011d63
 8011ccc:	08011d63 	.word	0x08011d63
 8011cd0:	08011d63 	.word	0x08011d63
 8011cd4:	08011d63 	.word	0x08011d63
 8011cd8:	08011d63 	.word	0x08011d63
 8011cdc:	08011d63 	.word	0x08011d63
 8011ce0:	08011d63 	.word	0x08011d63
 8011ce4:	08011d63 	.word	0x08011d63
 8011ce8:	08011d63 	.word	0x08011d63
 8011cec:	08011d63 	.word	0x08011d63
 8011cf0:	08011d63 	.word	0x08011d63
 8011cf4:	08011d63 	.word	0x08011d63
 8011cf8:	08011d11 	.word	0x08011d11
 8011cfc:	08011d25 	.word	0x08011d25
 8011d00:	4a7f      	ldr	r2, [pc, #508]	; (8011f00 <HAL_GPIO_Init+0x2cc>)
 8011d02:	4293      	cmp	r3, r2
 8011d04:	d013      	beq.n	8011d2e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8011d06:	e02c      	b.n	8011d62 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8011d08:	683b      	ldr	r3, [r7, #0]
 8011d0a:	68db      	ldr	r3, [r3, #12]
 8011d0c:	623b      	str	r3, [r7, #32]
          break;
 8011d0e:	e029      	b.n	8011d64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8011d10:	683b      	ldr	r3, [r7, #0]
 8011d12:	68db      	ldr	r3, [r3, #12]
 8011d14:	3304      	adds	r3, #4
 8011d16:	623b      	str	r3, [r7, #32]
          break;
 8011d18:	e024      	b.n	8011d64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8011d1a:	683b      	ldr	r3, [r7, #0]
 8011d1c:	68db      	ldr	r3, [r3, #12]
 8011d1e:	3308      	adds	r3, #8
 8011d20:	623b      	str	r3, [r7, #32]
          break;
 8011d22:	e01f      	b.n	8011d64 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8011d24:	683b      	ldr	r3, [r7, #0]
 8011d26:	68db      	ldr	r3, [r3, #12]
 8011d28:	330c      	adds	r3, #12
 8011d2a:	623b      	str	r3, [r7, #32]
          break;
 8011d2c:	e01a      	b.n	8011d64 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8011d2e:	683b      	ldr	r3, [r7, #0]
 8011d30:	689b      	ldr	r3, [r3, #8]
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	d102      	bne.n	8011d3c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8011d36:	2304      	movs	r3, #4
 8011d38:	623b      	str	r3, [r7, #32]
          break;
 8011d3a:	e013      	b.n	8011d64 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8011d3c:	683b      	ldr	r3, [r7, #0]
 8011d3e:	689b      	ldr	r3, [r3, #8]
 8011d40:	2b01      	cmp	r3, #1
 8011d42:	d105      	bne.n	8011d50 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8011d44:	2308      	movs	r3, #8
 8011d46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8011d48:	687b      	ldr	r3, [r7, #4]
 8011d4a:	69fa      	ldr	r2, [r7, #28]
 8011d4c:	611a      	str	r2, [r3, #16]
          break;
 8011d4e:	e009      	b.n	8011d64 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8011d50:	2308      	movs	r3, #8
 8011d52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8011d54:	687b      	ldr	r3, [r7, #4]
 8011d56:	69fa      	ldr	r2, [r7, #28]
 8011d58:	615a      	str	r2, [r3, #20]
          break;
 8011d5a:	e003      	b.n	8011d64 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	623b      	str	r3, [r7, #32]
          break;
 8011d60:	e000      	b.n	8011d64 <HAL_GPIO_Init+0x130>
          break;
 8011d62:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8011d64:	69bb      	ldr	r3, [r7, #24]
 8011d66:	2bff      	cmp	r3, #255	; 0xff
 8011d68:	d801      	bhi.n	8011d6e <HAL_GPIO_Init+0x13a>
 8011d6a:	687b      	ldr	r3, [r7, #4]
 8011d6c:	e001      	b.n	8011d72 <HAL_GPIO_Init+0x13e>
 8011d6e:	687b      	ldr	r3, [r7, #4]
 8011d70:	3304      	adds	r3, #4
 8011d72:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8011d74:	69bb      	ldr	r3, [r7, #24]
 8011d76:	2bff      	cmp	r3, #255	; 0xff
 8011d78:	d802      	bhi.n	8011d80 <HAL_GPIO_Init+0x14c>
 8011d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d7c:	009b      	lsls	r3, r3, #2
 8011d7e:	e002      	b.n	8011d86 <HAL_GPIO_Init+0x152>
 8011d80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d82:	3b08      	subs	r3, #8
 8011d84:	009b      	lsls	r3, r3, #2
 8011d86:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8011d88:	697b      	ldr	r3, [r7, #20]
 8011d8a:	681a      	ldr	r2, [r3, #0]
 8011d8c:	210f      	movs	r1, #15
 8011d8e:	693b      	ldr	r3, [r7, #16]
 8011d90:	fa01 f303 	lsl.w	r3, r1, r3
 8011d94:	43db      	mvns	r3, r3
 8011d96:	401a      	ands	r2, r3
 8011d98:	6a39      	ldr	r1, [r7, #32]
 8011d9a:	693b      	ldr	r3, [r7, #16]
 8011d9c:	fa01 f303 	lsl.w	r3, r1, r3
 8011da0:	431a      	orrs	r2, r3
 8011da2:	697b      	ldr	r3, [r7, #20]
 8011da4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8011da6:	683b      	ldr	r3, [r7, #0]
 8011da8:	685b      	ldr	r3, [r3, #4]
 8011daa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8011dae:	2b00      	cmp	r3, #0
 8011db0:	f000 80c1 	beq.w	8011f36 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8011db4:	4b53      	ldr	r3, [pc, #332]	; (8011f04 <HAL_GPIO_Init+0x2d0>)
 8011db6:	699b      	ldr	r3, [r3, #24]
 8011db8:	4a52      	ldr	r2, [pc, #328]	; (8011f04 <HAL_GPIO_Init+0x2d0>)
 8011dba:	f043 0301 	orr.w	r3, r3, #1
 8011dbe:	6193      	str	r3, [r2, #24]
 8011dc0:	4b50      	ldr	r3, [pc, #320]	; (8011f04 <HAL_GPIO_Init+0x2d0>)
 8011dc2:	699b      	ldr	r3, [r3, #24]
 8011dc4:	f003 0301 	and.w	r3, r3, #1
 8011dc8:	60bb      	str	r3, [r7, #8]
 8011dca:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8011dcc:	4a4e      	ldr	r2, [pc, #312]	; (8011f08 <HAL_GPIO_Init+0x2d4>)
 8011dce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011dd0:	089b      	lsrs	r3, r3, #2
 8011dd2:	3302      	adds	r3, #2
 8011dd4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011dd8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8011dda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011ddc:	f003 0303 	and.w	r3, r3, #3
 8011de0:	009b      	lsls	r3, r3, #2
 8011de2:	220f      	movs	r2, #15
 8011de4:	fa02 f303 	lsl.w	r3, r2, r3
 8011de8:	43db      	mvns	r3, r3
 8011dea:	68fa      	ldr	r2, [r7, #12]
 8011dec:	4013      	ands	r3, r2
 8011dee:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8011df0:	687b      	ldr	r3, [r7, #4]
 8011df2:	4a46      	ldr	r2, [pc, #280]	; (8011f0c <HAL_GPIO_Init+0x2d8>)
 8011df4:	4293      	cmp	r3, r2
 8011df6:	d01f      	beq.n	8011e38 <HAL_GPIO_Init+0x204>
 8011df8:	687b      	ldr	r3, [r7, #4]
 8011dfa:	4a45      	ldr	r2, [pc, #276]	; (8011f10 <HAL_GPIO_Init+0x2dc>)
 8011dfc:	4293      	cmp	r3, r2
 8011dfe:	d019      	beq.n	8011e34 <HAL_GPIO_Init+0x200>
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	4a44      	ldr	r2, [pc, #272]	; (8011f14 <HAL_GPIO_Init+0x2e0>)
 8011e04:	4293      	cmp	r3, r2
 8011e06:	d013      	beq.n	8011e30 <HAL_GPIO_Init+0x1fc>
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	4a43      	ldr	r2, [pc, #268]	; (8011f18 <HAL_GPIO_Init+0x2e4>)
 8011e0c:	4293      	cmp	r3, r2
 8011e0e:	d00d      	beq.n	8011e2c <HAL_GPIO_Init+0x1f8>
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	4a42      	ldr	r2, [pc, #264]	; (8011f1c <HAL_GPIO_Init+0x2e8>)
 8011e14:	4293      	cmp	r3, r2
 8011e16:	d007      	beq.n	8011e28 <HAL_GPIO_Init+0x1f4>
 8011e18:	687b      	ldr	r3, [r7, #4]
 8011e1a:	4a41      	ldr	r2, [pc, #260]	; (8011f20 <HAL_GPIO_Init+0x2ec>)
 8011e1c:	4293      	cmp	r3, r2
 8011e1e:	d101      	bne.n	8011e24 <HAL_GPIO_Init+0x1f0>
 8011e20:	2305      	movs	r3, #5
 8011e22:	e00a      	b.n	8011e3a <HAL_GPIO_Init+0x206>
 8011e24:	2306      	movs	r3, #6
 8011e26:	e008      	b.n	8011e3a <HAL_GPIO_Init+0x206>
 8011e28:	2304      	movs	r3, #4
 8011e2a:	e006      	b.n	8011e3a <HAL_GPIO_Init+0x206>
 8011e2c:	2303      	movs	r3, #3
 8011e2e:	e004      	b.n	8011e3a <HAL_GPIO_Init+0x206>
 8011e30:	2302      	movs	r3, #2
 8011e32:	e002      	b.n	8011e3a <HAL_GPIO_Init+0x206>
 8011e34:	2301      	movs	r3, #1
 8011e36:	e000      	b.n	8011e3a <HAL_GPIO_Init+0x206>
 8011e38:	2300      	movs	r3, #0
 8011e3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8011e3c:	f002 0203 	and.w	r2, r2, #3
 8011e40:	0092      	lsls	r2, r2, #2
 8011e42:	4093      	lsls	r3, r2
 8011e44:	68fa      	ldr	r2, [r7, #12]
 8011e46:	4313      	orrs	r3, r2
 8011e48:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8011e4a:	492f      	ldr	r1, [pc, #188]	; (8011f08 <HAL_GPIO_Init+0x2d4>)
 8011e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011e4e:	089b      	lsrs	r3, r3, #2
 8011e50:	3302      	adds	r3, #2
 8011e52:	68fa      	ldr	r2, [r7, #12]
 8011e54:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8011e58:	683b      	ldr	r3, [r7, #0]
 8011e5a:	685b      	ldr	r3, [r3, #4]
 8011e5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011e60:	2b00      	cmp	r3, #0
 8011e62:	d006      	beq.n	8011e72 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8011e64:	4b2f      	ldr	r3, [pc, #188]	; (8011f24 <HAL_GPIO_Init+0x2f0>)
 8011e66:	681a      	ldr	r2, [r3, #0]
 8011e68:	492e      	ldr	r1, [pc, #184]	; (8011f24 <HAL_GPIO_Init+0x2f0>)
 8011e6a:	69bb      	ldr	r3, [r7, #24]
 8011e6c:	4313      	orrs	r3, r2
 8011e6e:	600b      	str	r3, [r1, #0]
 8011e70:	e006      	b.n	8011e80 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8011e72:	4b2c      	ldr	r3, [pc, #176]	; (8011f24 <HAL_GPIO_Init+0x2f0>)
 8011e74:	681a      	ldr	r2, [r3, #0]
 8011e76:	69bb      	ldr	r3, [r7, #24]
 8011e78:	43db      	mvns	r3, r3
 8011e7a:	492a      	ldr	r1, [pc, #168]	; (8011f24 <HAL_GPIO_Init+0x2f0>)
 8011e7c:	4013      	ands	r3, r2
 8011e7e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8011e80:	683b      	ldr	r3, [r7, #0]
 8011e82:	685b      	ldr	r3, [r3, #4]
 8011e84:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	d006      	beq.n	8011e9a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8011e8c:	4b25      	ldr	r3, [pc, #148]	; (8011f24 <HAL_GPIO_Init+0x2f0>)
 8011e8e:	685a      	ldr	r2, [r3, #4]
 8011e90:	4924      	ldr	r1, [pc, #144]	; (8011f24 <HAL_GPIO_Init+0x2f0>)
 8011e92:	69bb      	ldr	r3, [r7, #24]
 8011e94:	4313      	orrs	r3, r2
 8011e96:	604b      	str	r3, [r1, #4]
 8011e98:	e006      	b.n	8011ea8 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8011e9a:	4b22      	ldr	r3, [pc, #136]	; (8011f24 <HAL_GPIO_Init+0x2f0>)
 8011e9c:	685a      	ldr	r2, [r3, #4]
 8011e9e:	69bb      	ldr	r3, [r7, #24]
 8011ea0:	43db      	mvns	r3, r3
 8011ea2:	4920      	ldr	r1, [pc, #128]	; (8011f24 <HAL_GPIO_Init+0x2f0>)
 8011ea4:	4013      	ands	r3, r2
 8011ea6:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8011ea8:	683b      	ldr	r3, [r7, #0]
 8011eaa:	685b      	ldr	r3, [r3, #4]
 8011eac:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8011eb0:	2b00      	cmp	r3, #0
 8011eb2:	d006      	beq.n	8011ec2 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8011eb4:	4b1b      	ldr	r3, [pc, #108]	; (8011f24 <HAL_GPIO_Init+0x2f0>)
 8011eb6:	689a      	ldr	r2, [r3, #8]
 8011eb8:	491a      	ldr	r1, [pc, #104]	; (8011f24 <HAL_GPIO_Init+0x2f0>)
 8011eba:	69bb      	ldr	r3, [r7, #24]
 8011ebc:	4313      	orrs	r3, r2
 8011ebe:	608b      	str	r3, [r1, #8]
 8011ec0:	e006      	b.n	8011ed0 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8011ec2:	4b18      	ldr	r3, [pc, #96]	; (8011f24 <HAL_GPIO_Init+0x2f0>)
 8011ec4:	689a      	ldr	r2, [r3, #8]
 8011ec6:	69bb      	ldr	r3, [r7, #24]
 8011ec8:	43db      	mvns	r3, r3
 8011eca:	4916      	ldr	r1, [pc, #88]	; (8011f24 <HAL_GPIO_Init+0x2f0>)
 8011ecc:	4013      	ands	r3, r2
 8011ece:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8011ed0:	683b      	ldr	r3, [r7, #0]
 8011ed2:	685b      	ldr	r3, [r3, #4]
 8011ed4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8011ed8:	2b00      	cmp	r3, #0
 8011eda:	d025      	beq.n	8011f28 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8011edc:	4b11      	ldr	r3, [pc, #68]	; (8011f24 <HAL_GPIO_Init+0x2f0>)
 8011ede:	68da      	ldr	r2, [r3, #12]
 8011ee0:	4910      	ldr	r1, [pc, #64]	; (8011f24 <HAL_GPIO_Init+0x2f0>)
 8011ee2:	69bb      	ldr	r3, [r7, #24]
 8011ee4:	4313      	orrs	r3, r2
 8011ee6:	60cb      	str	r3, [r1, #12]
 8011ee8:	e025      	b.n	8011f36 <HAL_GPIO_Init+0x302>
 8011eea:	bf00      	nop
 8011eec:	10320000 	.word	0x10320000
 8011ef0:	10310000 	.word	0x10310000
 8011ef4:	10220000 	.word	0x10220000
 8011ef8:	10210000 	.word	0x10210000
 8011efc:	10120000 	.word	0x10120000
 8011f00:	10110000 	.word	0x10110000
 8011f04:	40021000 	.word	0x40021000
 8011f08:	40010000 	.word	0x40010000
 8011f0c:	40010800 	.word	0x40010800
 8011f10:	40010c00 	.word	0x40010c00
 8011f14:	40011000 	.word	0x40011000
 8011f18:	40011400 	.word	0x40011400
 8011f1c:	40011800 	.word	0x40011800
 8011f20:	40011c00 	.word	0x40011c00
 8011f24:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8011f28:	4b0b      	ldr	r3, [pc, #44]	; (8011f58 <HAL_GPIO_Init+0x324>)
 8011f2a:	68da      	ldr	r2, [r3, #12]
 8011f2c:	69bb      	ldr	r3, [r7, #24]
 8011f2e:	43db      	mvns	r3, r3
 8011f30:	4909      	ldr	r1, [pc, #36]	; (8011f58 <HAL_GPIO_Init+0x324>)
 8011f32:	4013      	ands	r3, r2
 8011f34:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8011f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f38:	3301      	adds	r3, #1
 8011f3a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8011f3c:	683b      	ldr	r3, [r7, #0]
 8011f3e:	681a      	ldr	r2, [r3, #0]
 8011f40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011f42:	fa22 f303 	lsr.w	r3, r2, r3
 8011f46:	2b00      	cmp	r3, #0
 8011f48:	f47f ae7e 	bne.w	8011c48 <HAL_GPIO_Init+0x14>
  }
}
 8011f4c:	bf00      	nop
 8011f4e:	bf00      	nop
 8011f50:	372c      	adds	r7, #44	; 0x2c
 8011f52:	46bd      	mov	sp, r7
 8011f54:	bc80      	pop	{r7}
 8011f56:	4770      	bx	lr
 8011f58:	40010400 	.word	0x40010400

08011f5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8011f5c:	b480      	push	{r7}
 8011f5e:	b083      	sub	sp, #12
 8011f60:	af00      	add	r7, sp, #0
 8011f62:	6078      	str	r0, [r7, #4]
 8011f64:	460b      	mov	r3, r1
 8011f66:	807b      	strh	r3, [r7, #2]
 8011f68:	4613      	mov	r3, r2
 8011f6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8011f6c:	787b      	ldrb	r3, [r7, #1]
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d003      	beq.n	8011f7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8011f72:	887a      	ldrh	r2, [r7, #2]
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8011f78:	e003      	b.n	8011f82 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8011f7a:	887b      	ldrh	r3, [r7, #2]
 8011f7c:	041a      	lsls	r2, r3, #16
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	611a      	str	r2, [r3, #16]
}
 8011f82:	bf00      	nop
 8011f84:	370c      	adds	r7, #12
 8011f86:	46bd      	mov	sp, r7
 8011f88:	bc80      	pop	{r7}
 8011f8a:	4770      	bx	lr

08011f8c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8011f8c:	b580      	push	{r7, lr}
 8011f8e:	b082      	sub	sp, #8
 8011f90:	af00      	add	r7, sp, #0
 8011f92:	4603      	mov	r3, r0
 8011f94:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8011f96:	4b08      	ldr	r3, [pc, #32]	; (8011fb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8011f98:	695a      	ldr	r2, [r3, #20]
 8011f9a:	88fb      	ldrh	r3, [r7, #6]
 8011f9c:	4013      	ands	r3, r2
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	d006      	beq.n	8011fb0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8011fa2:	4a05      	ldr	r2, [pc, #20]	; (8011fb8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8011fa4:	88fb      	ldrh	r3, [r7, #6]
 8011fa6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8011fa8:	88fb      	ldrh	r3, [r7, #6]
 8011faa:	4618      	mov	r0, r3
 8011fac:	f7fd fb8c 	bl	800f6c8 <HAL_GPIO_EXTI_Callback>
  }
}
 8011fb0:	bf00      	nop
 8011fb2:	3708      	adds	r7, #8
 8011fb4:	46bd      	mov	sp, r7
 8011fb6:	bd80      	pop	{r7, pc}
 8011fb8:	40010400 	.word	0x40010400

08011fbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8011fbc:	b580      	push	{r7, lr}
 8011fbe:	b086      	sub	sp, #24
 8011fc0:	af00      	add	r7, sp, #0
 8011fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8011fc4:	687b      	ldr	r3, [r7, #4]
 8011fc6:	2b00      	cmp	r3, #0
 8011fc8:	d101      	bne.n	8011fce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8011fca:	2301      	movs	r3, #1
 8011fcc:	e26c      	b.n	80124a8 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	681b      	ldr	r3, [r3, #0]
 8011fd2:	f003 0301 	and.w	r3, r3, #1
 8011fd6:	2b00      	cmp	r3, #0
 8011fd8:	f000 8087 	beq.w	80120ea <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8011fdc:	4b92      	ldr	r3, [pc, #584]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 8011fde:	685b      	ldr	r3, [r3, #4]
 8011fe0:	f003 030c 	and.w	r3, r3, #12
 8011fe4:	2b04      	cmp	r3, #4
 8011fe6:	d00c      	beq.n	8012002 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8011fe8:	4b8f      	ldr	r3, [pc, #572]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 8011fea:	685b      	ldr	r3, [r3, #4]
 8011fec:	f003 030c 	and.w	r3, r3, #12
 8011ff0:	2b08      	cmp	r3, #8
 8011ff2:	d112      	bne.n	801201a <HAL_RCC_OscConfig+0x5e>
 8011ff4:	4b8c      	ldr	r3, [pc, #560]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 8011ff6:	685b      	ldr	r3, [r3, #4]
 8011ff8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011ffc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012000:	d10b      	bne.n	801201a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8012002:	4b89      	ldr	r3, [pc, #548]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 8012004:	681b      	ldr	r3, [r3, #0]
 8012006:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801200a:	2b00      	cmp	r3, #0
 801200c:	d06c      	beq.n	80120e8 <HAL_RCC_OscConfig+0x12c>
 801200e:	687b      	ldr	r3, [r7, #4]
 8012010:	685b      	ldr	r3, [r3, #4]
 8012012:	2b00      	cmp	r3, #0
 8012014:	d168      	bne.n	80120e8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8012016:	2301      	movs	r3, #1
 8012018:	e246      	b.n	80124a8 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 801201a:	687b      	ldr	r3, [r7, #4]
 801201c:	685b      	ldr	r3, [r3, #4]
 801201e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8012022:	d106      	bne.n	8012032 <HAL_RCC_OscConfig+0x76>
 8012024:	4b80      	ldr	r3, [pc, #512]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 8012026:	681b      	ldr	r3, [r3, #0]
 8012028:	4a7f      	ldr	r2, [pc, #508]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 801202a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 801202e:	6013      	str	r3, [r2, #0]
 8012030:	e02e      	b.n	8012090 <HAL_RCC_OscConfig+0xd4>
 8012032:	687b      	ldr	r3, [r7, #4]
 8012034:	685b      	ldr	r3, [r3, #4]
 8012036:	2b00      	cmp	r3, #0
 8012038:	d10c      	bne.n	8012054 <HAL_RCC_OscConfig+0x98>
 801203a:	4b7b      	ldr	r3, [pc, #492]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 801203c:	681b      	ldr	r3, [r3, #0]
 801203e:	4a7a      	ldr	r2, [pc, #488]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 8012040:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8012044:	6013      	str	r3, [r2, #0]
 8012046:	4b78      	ldr	r3, [pc, #480]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 8012048:	681b      	ldr	r3, [r3, #0]
 801204a:	4a77      	ldr	r2, [pc, #476]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 801204c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8012050:	6013      	str	r3, [r2, #0]
 8012052:	e01d      	b.n	8012090 <HAL_RCC_OscConfig+0xd4>
 8012054:	687b      	ldr	r3, [r7, #4]
 8012056:	685b      	ldr	r3, [r3, #4]
 8012058:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 801205c:	d10c      	bne.n	8012078 <HAL_RCC_OscConfig+0xbc>
 801205e:	4b72      	ldr	r3, [pc, #456]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 8012060:	681b      	ldr	r3, [r3, #0]
 8012062:	4a71      	ldr	r2, [pc, #452]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 8012064:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8012068:	6013      	str	r3, [r2, #0]
 801206a:	4b6f      	ldr	r3, [pc, #444]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 801206c:	681b      	ldr	r3, [r3, #0]
 801206e:	4a6e      	ldr	r2, [pc, #440]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 8012070:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8012074:	6013      	str	r3, [r2, #0]
 8012076:	e00b      	b.n	8012090 <HAL_RCC_OscConfig+0xd4>
 8012078:	4b6b      	ldr	r3, [pc, #428]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 801207a:	681b      	ldr	r3, [r3, #0]
 801207c:	4a6a      	ldr	r2, [pc, #424]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 801207e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8012082:	6013      	str	r3, [r2, #0]
 8012084:	4b68      	ldr	r3, [pc, #416]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 8012086:	681b      	ldr	r3, [r3, #0]
 8012088:	4a67      	ldr	r2, [pc, #412]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 801208a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 801208e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8012090:	687b      	ldr	r3, [r7, #4]
 8012092:	685b      	ldr	r3, [r3, #4]
 8012094:	2b00      	cmp	r3, #0
 8012096:	d013      	beq.n	80120c0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012098:	f7ff fb72 	bl	8011780 <HAL_GetTick>
 801209c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 801209e:	e008      	b.n	80120b2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80120a0:	f7ff fb6e 	bl	8011780 <HAL_GetTick>
 80120a4:	4602      	mov	r2, r0
 80120a6:	693b      	ldr	r3, [r7, #16]
 80120a8:	1ad3      	subs	r3, r2, r3
 80120aa:	2b64      	cmp	r3, #100	; 0x64
 80120ac:	d901      	bls.n	80120b2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80120ae:	2303      	movs	r3, #3
 80120b0:	e1fa      	b.n	80124a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80120b2:	4b5d      	ldr	r3, [pc, #372]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 80120b4:	681b      	ldr	r3, [r3, #0]
 80120b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80120ba:	2b00      	cmp	r3, #0
 80120bc:	d0f0      	beq.n	80120a0 <HAL_RCC_OscConfig+0xe4>
 80120be:	e014      	b.n	80120ea <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80120c0:	f7ff fb5e 	bl	8011780 <HAL_GetTick>
 80120c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80120c6:	e008      	b.n	80120da <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80120c8:	f7ff fb5a 	bl	8011780 <HAL_GetTick>
 80120cc:	4602      	mov	r2, r0
 80120ce:	693b      	ldr	r3, [r7, #16]
 80120d0:	1ad3      	subs	r3, r2, r3
 80120d2:	2b64      	cmp	r3, #100	; 0x64
 80120d4:	d901      	bls.n	80120da <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80120d6:	2303      	movs	r3, #3
 80120d8:	e1e6      	b.n	80124a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80120da:	4b53      	ldr	r3, [pc, #332]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 80120dc:	681b      	ldr	r3, [r3, #0]
 80120de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80120e2:	2b00      	cmp	r3, #0
 80120e4:	d1f0      	bne.n	80120c8 <HAL_RCC_OscConfig+0x10c>
 80120e6:	e000      	b.n	80120ea <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80120e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80120ea:	687b      	ldr	r3, [r7, #4]
 80120ec:	681b      	ldr	r3, [r3, #0]
 80120ee:	f003 0302 	and.w	r3, r3, #2
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	d063      	beq.n	80121be <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80120f6:	4b4c      	ldr	r3, [pc, #304]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 80120f8:	685b      	ldr	r3, [r3, #4]
 80120fa:	f003 030c 	and.w	r3, r3, #12
 80120fe:	2b00      	cmp	r3, #0
 8012100:	d00b      	beq.n	801211a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8012102:	4b49      	ldr	r3, [pc, #292]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 8012104:	685b      	ldr	r3, [r3, #4]
 8012106:	f003 030c 	and.w	r3, r3, #12
 801210a:	2b08      	cmp	r3, #8
 801210c:	d11c      	bne.n	8012148 <HAL_RCC_OscConfig+0x18c>
 801210e:	4b46      	ldr	r3, [pc, #280]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 8012110:	685b      	ldr	r3, [r3, #4]
 8012112:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8012116:	2b00      	cmp	r3, #0
 8012118:	d116      	bne.n	8012148 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 801211a:	4b43      	ldr	r3, [pc, #268]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 801211c:	681b      	ldr	r3, [r3, #0]
 801211e:	f003 0302 	and.w	r3, r3, #2
 8012122:	2b00      	cmp	r3, #0
 8012124:	d005      	beq.n	8012132 <HAL_RCC_OscConfig+0x176>
 8012126:	687b      	ldr	r3, [r7, #4]
 8012128:	691b      	ldr	r3, [r3, #16]
 801212a:	2b01      	cmp	r3, #1
 801212c:	d001      	beq.n	8012132 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 801212e:	2301      	movs	r3, #1
 8012130:	e1ba      	b.n	80124a8 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8012132:	4b3d      	ldr	r3, [pc, #244]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 8012134:	681b      	ldr	r3, [r3, #0]
 8012136:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 801213a:	687b      	ldr	r3, [r7, #4]
 801213c:	695b      	ldr	r3, [r3, #20]
 801213e:	00db      	lsls	r3, r3, #3
 8012140:	4939      	ldr	r1, [pc, #228]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 8012142:	4313      	orrs	r3, r2
 8012144:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8012146:	e03a      	b.n	80121be <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	691b      	ldr	r3, [r3, #16]
 801214c:	2b00      	cmp	r3, #0
 801214e:	d020      	beq.n	8012192 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8012150:	4b36      	ldr	r3, [pc, #216]	; (801222c <HAL_RCC_OscConfig+0x270>)
 8012152:	2201      	movs	r2, #1
 8012154:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012156:	f7ff fb13 	bl	8011780 <HAL_GetTick>
 801215a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801215c:	e008      	b.n	8012170 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801215e:	f7ff fb0f 	bl	8011780 <HAL_GetTick>
 8012162:	4602      	mov	r2, r0
 8012164:	693b      	ldr	r3, [r7, #16]
 8012166:	1ad3      	subs	r3, r2, r3
 8012168:	2b02      	cmp	r3, #2
 801216a:	d901      	bls.n	8012170 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 801216c:	2303      	movs	r3, #3
 801216e:	e19b      	b.n	80124a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8012170:	4b2d      	ldr	r3, [pc, #180]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 8012172:	681b      	ldr	r3, [r3, #0]
 8012174:	f003 0302 	and.w	r3, r3, #2
 8012178:	2b00      	cmp	r3, #0
 801217a:	d0f0      	beq.n	801215e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801217c:	4b2a      	ldr	r3, [pc, #168]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 801217e:	681b      	ldr	r3, [r3, #0]
 8012180:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8012184:	687b      	ldr	r3, [r7, #4]
 8012186:	695b      	ldr	r3, [r3, #20]
 8012188:	00db      	lsls	r3, r3, #3
 801218a:	4927      	ldr	r1, [pc, #156]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 801218c:	4313      	orrs	r3, r2
 801218e:	600b      	str	r3, [r1, #0]
 8012190:	e015      	b.n	80121be <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8012192:	4b26      	ldr	r3, [pc, #152]	; (801222c <HAL_RCC_OscConfig+0x270>)
 8012194:	2200      	movs	r2, #0
 8012196:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8012198:	f7ff faf2 	bl	8011780 <HAL_GetTick>
 801219c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 801219e:	e008      	b.n	80121b2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80121a0:	f7ff faee 	bl	8011780 <HAL_GetTick>
 80121a4:	4602      	mov	r2, r0
 80121a6:	693b      	ldr	r3, [r7, #16]
 80121a8:	1ad3      	subs	r3, r2, r3
 80121aa:	2b02      	cmp	r3, #2
 80121ac:	d901      	bls.n	80121b2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80121ae:	2303      	movs	r3, #3
 80121b0:	e17a      	b.n	80124a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80121b2:	4b1d      	ldr	r3, [pc, #116]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 80121b4:	681b      	ldr	r3, [r3, #0]
 80121b6:	f003 0302 	and.w	r3, r3, #2
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d1f0      	bne.n	80121a0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	681b      	ldr	r3, [r3, #0]
 80121c2:	f003 0308 	and.w	r3, r3, #8
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	d03a      	beq.n	8012240 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80121ca:	687b      	ldr	r3, [r7, #4]
 80121cc:	699b      	ldr	r3, [r3, #24]
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	d019      	beq.n	8012206 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80121d2:	4b17      	ldr	r3, [pc, #92]	; (8012230 <HAL_RCC_OscConfig+0x274>)
 80121d4:	2201      	movs	r2, #1
 80121d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80121d8:	f7ff fad2 	bl	8011780 <HAL_GetTick>
 80121dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80121de:	e008      	b.n	80121f2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80121e0:	f7ff face 	bl	8011780 <HAL_GetTick>
 80121e4:	4602      	mov	r2, r0
 80121e6:	693b      	ldr	r3, [r7, #16]
 80121e8:	1ad3      	subs	r3, r2, r3
 80121ea:	2b02      	cmp	r3, #2
 80121ec:	d901      	bls.n	80121f2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80121ee:	2303      	movs	r3, #3
 80121f0:	e15a      	b.n	80124a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80121f2:	4b0d      	ldr	r3, [pc, #52]	; (8012228 <HAL_RCC_OscConfig+0x26c>)
 80121f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80121f6:	f003 0302 	and.w	r3, r3, #2
 80121fa:	2b00      	cmp	r3, #0
 80121fc:	d0f0      	beq.n	80121e0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80121fe:	2001      	movs	r0, #1
 8012200:	f000 fad8 	bl	80127b4 <RCC_Delay>
 8012204:	e01c      	b.n	8012240 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8012206:	4b0a      	ldr	r3, [pc, #40]	; (8012230 <HAL_RCC_OscConfig+0x274>)
 8012208:	2200      	movs	r2, #0
 801220a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 801220c:	f7ff fab8 	bl	8011780 <HAL_GetTick>
 8012210:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8012212:	e00f      	b.n	8012234 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8012214:	f7ff fab4 	bl	8011780 <HAL_GetTick>
 8012218:	4602      	mov	r2, r0
 801221a:	693b      	ldr	r3, [r7, #16]
 801221c:	1ad3      	subs	r3, r2, r3
 801221e:	2b02      	cmp	r3, #2
 8012220:	d908      	bls.n	8012234 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8012222:	2303      	movs	r3, #3
 8012224:	e140      	b.n	80124a8 <HAL_RCC_OscConfig+0x4ec>
 8012226:	bf00      	nop
 8012228:	40021000 	.word	0x40021000
 801222c:	42420000 	.word	0x42420000
 8012230:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8012234:	4b9e      	ldr	r3, [pc, #632]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 8012236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012238:	f003 0302 	and.w	r3, r3, #2
 801223c:	2b00      	cmp	r3, #0
 801223e:	d1e9      	bne.n	8012214 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8012240:	687b      	ldr	r3, [r7, #4]
 8012242:	681b      	ldr	r3, [r3, #0]
 8012244:	f003 0304 	and.w	r3, r3, #4
 8012248:	2b00      	cmp	r3, #0
 801224a:	f000 80a6 	beq.w	801239a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 801224e:	2300      	movs	r3, #0
 8012250:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8012252:	4b97      	ldr	r3, [pc, #604]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 8012254:	69db      	ldr	r3, [r3, #28]
 8012256:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 801225a:	2b00      	cmp	r3, #0
 801225c:	d10d      	bne.n	801227a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 801225e:	4b94      	ldr	r3, [pc, #592]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 8012260:	69db      	ldr	r3, [r3, #28]
 8012262:	4a93      	ldr	r2, [pc, #588]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 8012264:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8012268:	61d3      	str	r3, [r2, #28]
 801226a:	4b91      	ldr	r3, [pc, #580]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 801226c:	69db      	ldr	r3, [r3, #28]
 801226e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8012272:	60bb      	str	r3, [r7, #8]
 8012274:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8012276:	2301      	movs	r3, #1
 8012278:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 801227a:	4b8e      	ldr	r3, [pc, #568]	; (80124b4 <HAL_RCC_OscConfig+0x4f8>)
 801227c:	681b      	ldr	r3, [r3, #0]
 801227e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8012282:	2b00      	cmp	r3, #0
 8012284:	d118      	bne.n	80122b8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8012286:	4b8b      	ldr	r3, [pc, #556]	; (80124b4 <HAL_RCC_OscConfig+0x4f8>)
 8012288:	681b      	ldr	r3, [r3, #0]
 801228a:	4a8a      	ldr	r2, [pc, #552]	; (80124b4 <HAL_RCC_OscConfig+0x4f8>)
 801228c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8012290:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8012292:	f7ff fa75 	bl	8011780 <HAL_GetTick>
 8012296:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8012298:	e008      	b.n	80122ac <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801229a:	f7ff fa71 	bl	8011780 <HAL_GetTick>
 801229e:	4602      	mov	r2, r0
 80122a0:	693b      	ldr	r3, [r7, #16]
 80122a2:	1ad3      	subs	r3, r2, r3
 80122a4:	2b64      	cmp	r3, #100	; 0x64
 80122a6:	d901      	bls.n	80122ac <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80122a8:	2303      	movs	r3, #3
 80122aa:	e0fd      	b.n	80124a8 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80122ac:	4b81      	ldr	r3, [pc, #516]	; (80124b4 <HAL_RCC_OscConfig+0x4f8>)
 80122ae:	681b      	ldr	r3, [r3, #0]
 80122b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d0f0      	beq.n	801229a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80122b8:	687b      	ldr	r3, [r7, #4]
 80122ba:	68db      	ldr	r3, [r3, #12]
 80122bc:	2b01      	cmp	r3, #1
 80122be:	d106      	bne.n	80122ce <HAL_RCC_OscConfig+0x312>
 80122c0:	4b7b      	ldr	r3, [pc, #492]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 80122c2:	6a1b      	ldr	r3, [r3, #32]
 80122c4:	4a7a      	ldr	r2, [pc, #488]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 80122c6:	f043 0301 	orr.w	r3, r3, #1
 80122ca:	6213      	str	r3, [r2, #32]
 80122cc:	e02d      	b.n	801232a <HAL_RCC_OscConfig+0x36e>
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	68db      	ldr	r3, [r3, #12]
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	d10c      	bne.n	80122f0 <HAL_RCC_OscConfig+0x334>
 80122d6:	4b76      	ldr	r3, [pc, #472]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 80122d8:	6a1b      	ldr	r3, [r3, #32]
 80122da:	4a75      	ldr	r2, [pc, #468]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 80122dc:	f023 0301 	bic.w	r3, r3, #1
 80122e0:	6213      	str	r3, [r2, #32]
 80122e2:	4b73      	ldr	r3, [pc, #460]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 80122e4:	6a1b      	ldr	r3, [r3, #32]
 80122e6:	4a72      	ldr	r2, [pc, #456]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 80122e8:	f023 0304 	bic.w	r3, r3, #4
 80122ec:	6213      	str	r3, [r2, #32]
 80122ee:	e01c      	b.n	801232a <HAL_RCC_OscConfig+0x36e>
 80122f0:	687b      	ldr	r3, [r7, #4]
 80122f2:	68db      	ldr	r3, [r3, #12]
 80122f4:	2b05      	cmp	r3, #5
 80122f6:	d10c      	bne.n	8012312 <HAL_RCC_OscConfig+0x356>
 80122f8:	4b6d      	ldr	r3, [pc, #436]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 80122fa:	6a1b      	ldr	r3, [r3, #32]
 80122fc:	4a6c      	ldr	r2, [pc, #432]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 80122fe:	f043 0304 	orr.w	r3, r3, #4
 8012302:	6213      	str	r3, [r2, #32]
 8012304:	4b6a      	ldr	r3, [pc, #424]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 8012306:	6a1b      	ldr	r3, [r3, #32]
 8012308:	4a69      	ldr	r2, [pc, #420]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 801230a:	f043 0301 	orr.w	r3, r3, #1
 801230e:	6213      	str	r3, [r2, #32]
 8012310:	e00b      	b.n	801232a <HAL_RCC_OscConfig+0x36e>
 8012312:	4b67      	ldr	r3, [pc, #412]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 8012314:	6a1b      	ldr	r3, [r3, #32]
 8012316:	4a66      	ldr	r2, [pc, #408]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 8012318:	f023 0301 	bic.w	r3, r3, #1
 801231c:	6213      	str	r3, [r2, #32]
 801231e:	4b64      	ldr	r3, [pc, #400]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 8012320:	6a1b      	ldr	r3, [r3, #32]
 8012322:	4a63      	ldr	r2, [pc, #396]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 8012324:	f023 0304 	bic.w	r3, r3, #4
 8012328:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 801232a:	687b      	ldr	r3, [r7, #4]
 801232c:	68db      	ldr	r3, [r3, #12]
 801232e:	2b00      	cmp	r3, #0
 8012330:	d015      	beq.n	801235e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8012332:	f7ff fa25 	bl	8011780 <HAL_GetTick>
 8012336:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8012338:	e00a      	b.n	8012350 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801233a:	f7ff fa21 	bl	8011780 <HAL_GetTick>
 801233e:	4602      	mov	r2, r0
 8012340:	693b      	ldr	r3, [r7, #16]
 8012342:	1ad3      	subs	r3, r2, r3
 8012344:	f241 3288 	movw	r2, #5000	; 0x1388
 8012348:	4293      	cmp	r3, r2
 801234a:	d901      	bls.n	8012350 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 801234c:	2303      	movs	r3, #3
 801234e:	e0ab      	b.n	80124a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8012350:	4b57      	ldr	r3, [pc, #348]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 8012352:	6a1b      	ldr	r3, [r3, #32]
 8012354:	f003 0302 	and.w	r3, r3, #2
 8012358:	2b00      	cmp	r3, #0
 801235a:	d0ee      	beq.n	801233a <HAL_RCC_OscConfig+0x37e>
 801235c:	e014      	b.n	8012388 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 801235e:	f7ff fa0f 	bl	8011780 <HAL_GetTick>
 8012362:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8012364:	e00a      	b.n	801237c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8012366:	f7ff fa0b 	bl	8011780 <HAL_GetTick>
 801236a:	4602      	mov	r2, r0
 801236c:	693b      	ldr	r3, [r7, #16]
 801236e:	1ad3      	subs	r3, r2, r3
 8012370:	f241 3288 	movw	r2, #5000	; 0x1388
 8012374:	4293      	cmp	r3, r2
 8012376:	d901      	bls.n	801237c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8012378:	2303      	movs	r3, #3
 801237a:	e095      	b.n	80124a8 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 801237c:	4b4c      	ldr	r3, [pc, #304]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 801237e:	6a1b      	ldr	r3, [r3, #32]
 8012380:	f003 0302 	and.w	r3, r3, #2
 8012384:	2b00      	cmp	r3, #0
 8012386:	d1ee      	bne.n	8012366 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8012388:	7dfb      	ldrb	r3, [r7, #23]
 801238a:	2b01      	cmp	r3, #1
 801238c:	d105      	bne.n	801239a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 801238e:	4b48      	ldr	r3, [pc, #288]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 8012390:	69db      	ldr	r3, [r3, #28]
 8012392:	4a47      	ldr	r2, [pc, #284]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 8012394:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8012398:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 801239a:	687b      	ldr	r3, [r7, #4]
 801239c:	69db      	ldr	r3, [r3, #28]
 801239e:	2b00      	cmp	r3, #0
 80123a0:	f000 8081 	beq.w	80124a6 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80123a4:	4b42      	ldr	r3, [pc, #264]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 80123a6:	685b      	ldr	r3, [r3, #4]
 80123a8:	f003 030c 	and.w	r3, r3, #12
 80123ac:	2b08      	cmp	r3, #8
 80123ae:	d061      	beq.n	8012474 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80123b0:	687b      	ldr	r3, [r7, #4]
 80123b2:	69db      	ldr	r3, [r3, #28]
 80123b4:	2b02      	cmp	r3, #2
 80123b6:	d146      	bne.n	8012446 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80123b8:	4b3f      	ldr	r3, [pc, #252]	; (80124b8 <HAL_RCC_OscConfig+0x4fc>)
 80123ba:	2200      	movs	r2, #0
 80123bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80123be:	f7ff f9df 	bl	8011780 <HAL_GetTick>
 80123c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80123c4:	e008      	b.n	80123d8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80123c6:	f7ff f9db 	bl	8011780 <HAL_GetTick>
 80123ca:	4602      	mov	r2, r0
 80123cc:	693b      	ldr	r3, [r7, #16]
 80123ce:	1ad3      	subs	r3, r2, r3
 80123d0:	2b02      	cmp	r3, #2
 80123d2:	d901      	bls.n	80123d8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80123d4:	2303      	movs	r3, #3
 80123d6:	e067      	b.n	80124a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80123d8:	4b35      	ldr	r3, [pc, #212]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 80123da:	681b      	ldr	r3, [r3, #0]
 80123dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d1f0      	bne.n	80123c6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80123e4:	687b      	ldr	r3, [r7, #4]
 80123e6:	6a1b      	ldr	r3, [r3, #32]
 80123e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80123ec:	d108      	bne.n	8012400 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80123ee:	4b30      	ldr	r3, [pc, #192]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 80123f0:	685b      	ldr	r3, [r3, #4]
 80123f2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80123f6:	687b      	ldr	r3, [r7, #4]
 80123f8:	689b      	ldr	r3, [r3, #8]
 80123fa:	492d      	ldr	r1, [pc, #180]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 80123fc:	4313      	orrs	r3, r2
 80123fe:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8012400:	4b2b      	ldr	r3, [pc, #172]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 8012402:	685b      	ldr	r3, [r3, #4]
 8012404:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8012408:	687b      	ldr	r3, [r7, #4]
 801240a:	6a19      	ldr	r1, [r3, #32]
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012410:	430b      	orrs	r3, r1
 8012412:	4927      	ldr	r1, [pc, #156]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 8012414:	4313      	orrs	r3, r2
 8012416:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8012418:	4b27      	ldr	r3, [pc, #156]	; (80124b8 <HAL_RCC_OscConfig+0x4fc>)
 801241a:	2201      	movs	r2, #1
 801241c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801241e:	f7ff f9af 	bl	8011780 <HAL_GetTick>
 8012422:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8012424:	e008      	b.n	8012438 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8012426:	f7ff f9ab 	bl	8011780 <HAL_GetTick>
 801242a:	4602      	mov	r2, r0
 801242c:	693b      	ldr	r3, [r7, #16]
 801242e:	1ad3      	subs	r3, r2, r3
 8012430:	2b02      	cmp	r3, #2
 8012432:	d901      	bls.n	8012438 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8012434:	2303      	movs	r3, #3
 8012436:	e037      	b.n	80124a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8012438:	4b1d      	ldr	r3, [pc, #116]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 801243a:	681b      	ldr	r3, [r3, #0]
 801243c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012440:	2b00      	cmp	r3, #0
 8012442:	d0f0      	beq.n	8012426 <HAL_RCC_OscConfig+0x46a>
 8012444:	e02f      	b.n	80124a6 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8012446:	4b1c      	ldr	r3, [pc, #112]	; (80124b8 <HAL_RCC_OscConfig+0x4fc>)
 8012448:	2200      	movs	r2, #0
 801244a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 801244c:	f7ff f998 	bl	8011780 <HAL_GetTick>
 8012450:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8012452:	e008      	b.n	8012466 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8012454:	f7ff f994 	bl	8011780 <HAL_GetTick>
 8012458:	4602      	mov	r2, r0
 801245a:	693b      	ldr	r3, [r7, #16]
 801245c:	1ad3      	subs	r3, r2, r3
 801245e:	2b02      	cmp	r3, #2
 8012460:	d901      	bls.n	8012466 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8012462:	2303      	movs	r3, #3
 8012464:	e020      	b.n	80124a8 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8012466:	4b12      	ldr	r3, [pc, #72]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 8012468:	681b      	ldr	r3, [r3, #0]
 801246a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 801246e:	2b00      	cmp	r3, #0
 8012470:	d1f0      	bne.n	8012454 <HAL_RCC_OscConfig+0x498>
 8012472:	e018      	b.n	80124a6 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8012474:	687b      	ldr	r3, [r7, #4]
 8012476:	69db      	ldr	r3, [r3, #28]
 8012478:	2b01      	cmp	r3, #1
 801247a:	d101      	bne.n	8012480 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 801247c:	2301      	movs	r3, #1
 801247e:	e013      	b.n	80124a8 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8012480:	4b0b      	ldr	r3, [pc, #44]	; (80124b0 <HAL_RCC_OscConfig+0x4f4>)
 8012482:	685b      	ldr	r3, [r3, #4]
 8012484:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8012486:	68fb      	ldr	r3, [r7, #12]
 8012488:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 801248c:	687b      	ldr	r3, [r7, #4]
 801248e:	6a1b      	ldr	r3, [r3, #32]
 8012490:	429a      	cmp	r2, r3
 8012492:	d106      	bne.n	80124a2 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8012494:	68fb      	ldr	r3, [r7, #12]
 8012496:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 801249a:	687b      	ldr	r3, [r7, #4]
 801249c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801249e:	429a      	cmp	r2, r3
 80124a0:	d001      	beq.n	80124a6 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80124a2:	2301      	movs	r3, #1
 80124a4:	e000      	b.n	80124a8 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80124a6:	2300      	movs	r3, #0
}
 80124a8:	4618      	mov	r0, r3
 80124aa:	3718      	adds	r7, #24
 80124ac:	46bd      	mov	sp, r7
 80124ae:	bd80      	pop	{r7, pc}
 80124b0:	40021000 	.word	0x40021000
 80124b4:	40007000 	.word	0x40007000
 80124b8:	42420060 	.word	0x42420060

080124bc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80124bc:	b580      	push	{r7, lr}
 80124be:	b084      	sub	sp, #16
 80124c0:	af00      	add	r7, sp, #0
 80124c2:	6078      	str	r0, [r7, #4]
 80124c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80124c6:	687b      	ldr	r3, [r7, #4]
 80124c8:	2b00      	cmp	r3, #0
 80124ca:	d101      	bne.n	80124d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80124cc:	2301      	movs	r3, #1
 80124ce:	e0d0      	b.n	8012672 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80124d0:	4b6a      	ldr	r3, [pc, #424]	; (801267c <HAL_RCC_ClockConfig+0x1c0>)
 80124d2:	681b      	ldr	r3, [r3, #0]
 80124d4:	f003 0307 	and.w	r3, r3, #7
 80124d8:	683a      	ldr	r2, [r7, #0]
 80124da:	429a      	cmp	r2, r3
 80124dc:	d910      	bls.n	8012500 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80124de:	4b67      	ldr	r3, [pc, #412]	; (801267c <HAL_RCC_ClockConfig+0x1c0>)
 80124e0:	681b      	ldr	r3, [r3, #0]
 80124e2:	f023 0207 	bic.w	r2, r3, #7
 80124e6:	4965      	ldr	r1, [pc, #404]	; (801267c <HAL_RCC_ClockConfig+0x1c0>)
 80124e8:	683b      	ldr	r3, [r7, #0]
 80124ea:	4313      	orrs	r3, r2
 80124ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80124ee:	4b63      	ldr	r3, [pc, #396]	; (801267c <HAL_RCC_ClockConfig+0x1c0>)
 80124f0:	681b      	ldr	r3, [r3, #0]
 80124f2:	f003 0307 	and.w	r3, r3, #7
 80124f6:	683a      	ldr	r2, [r7, #0]
 80124f8:	429a      	cmp	r2, r3
 80124fa:	d001      	beq.n	8012500 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80124fc:	2301      	movs	r3, #1
 80124fe:	e0b8      	b.n	8012672 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	681b      	ldr	r3, [r3, #0]
 8012504:	f003 0302 	and.w	r3, r3, #2
 8012508:	2b00      	cmp	r3, #0
 801250a:	d020      	beq.n	801254e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	681b      	ldr	r3, [r3, #0]
 8012510:	f003 0304 	and.w	r3, r3, #4
 8012514:	2b00      	cmp	r3, #0
 8012516:	d005      	beq.n	8012524 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8012518:	4b59      	ldr	r3, [pc, #356]	; (8012680 <HAL_RCC_ClockConfig+0x1c4>)
 801251a:	685b      	ldr	r3, [r3, #4]
 801251c:	4a58      	ldr	r2, [pc, #352]	; (8012680 <HAL_RCC_ClockConfig+0x1c4>)
 801251e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8012522:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8012524:	687b      	ldr	r3, [r7, #4]
 8012526:	681b      	ldr	r3, [r3, #0]
 8012528:	f003 0308 	and.w	r3, r3, #8
 801252c:	2b00      	cmp	r3, #0
 801252e:	d005      	beq.n	801253c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8012530:	4b53      	ldr	r3, [pc, #332]	; (8012680 <HAL_RCC_ClockConfig+0x1c4>)
 8012532:	685b      	ldr	r3, [r3, #4]
 8012534:	4a52      	ldr	r2, [pc, #328]	; (8012680 <HAL_RCC_ClockConfig+0x1c4>)
 8012536:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 801253a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 801253c:	4b50      	ldr	r3, [pc, #320]	; (8012680 <HAL_RCC_ClockConfig+0x1c4>)
 801253e:	685b      	ldr	r3, [r3, #4]
 8012540:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8012544:	687b      	ldr	r3, [r7, #4]
 8012546:	689b      	ldr	r3, [r3, #8]
 8012548:	494d      	ldr	r1, [pc, #308]	; (8012680 <HAL_RCC_ClockConfig+0x1c4>)
 801254a:	4313      	orrs	r3, r2
 801254c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	681b      	ldr	r3, [r3, #0]
 8012552:	f003 0301 	and.w	r3, r3, #1
 8012556:	2b00      	cmp	r3, #0
 8012558:	d040      	beq.n	80125dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 801255a:	687b      	ldr	r3, [r7, #4]
 801255c:	685b      	ldr	r3, [r3, #4]
 801255e:	2b01      	cmp	r3, #1
 8012560:	d107      	bne.n	8012572 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8012562:	4b47      	ldr	r3, [pc, #284]	; (8012680 <HAL_RCC_ClockConfig+0x1c4>)
 8012564:	681b      	ldr	r3, [r3, #0]
 8012566:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 801256a:	2b00      	cmp	r3, #0
 801256c:	d115      	bne.n	801259a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 801256e:	2301      	movs	r3, #1
 8012570:	e07f      	b.n	8012672 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8012572:	687b      	ldr	r3, [r7, #4]
 8012574:	685b      	ldr	r3, [r3, #4]
 8012576:	2b02      	cmp	r3, #2
 8012578:	d107      	bne.n	801258a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 801257a:	4b41      	ldr	r3, [pc, #260]	; (8012680 <HAL_RCC_ClockConfig+0x1c4>)
 801257c:	681b      	ldr	r3, [r3, #0]
 801257e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8012582:	2b00      	cmp	r3, #0
 8012584:	d109      	bne.n	801259a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8012586:	2301      	movs	r3, #1
 8012588:	e073      	b.n	8012672 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 801258a:	4b3d      	ldr	r3, [pc, #244]	; (8012680 <HAL_RCC_ClockConfig+0x1c4>)
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	f003 0302 	and.w	r3, r3, #2
 8012592:	2b00      	cmp	r3, #0
 8012594:	d101      	bne.n	801259a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8012596:	2301      	movs	r3, #1
 8012598:	e06b      	b.n	8012672 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 801259a:	4b39      	ldr	r3, [pc, #228]	; (8012680 <HAL_RCC_ClockConfig+0x1c4>)
 801259c:	685b      	ldr	r3, [r3, #4]
 801259e:	f023 0203 	bic.w	r2, r3, #3
 80125a2:	687b      	ldr	r3, [r7, #4]
 80125a4:	685b      	ldr	r3, [r3, #4]
 80125a6:	4936      	ldr	r1, [pc, #216]	; (8012680 <HAL_RCC_ClockConfig+0x1c4>)
 80125a8:	4313      	orrs	r3, r2
 80125aa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80125ac:	f7ff f8e8 	bl	8011780 <HAL_GetTick>
 80125b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80125b2:	e00a      	b.n	80125ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80125b4:	f7ff f8e4 	bl	8011780 <HAL_GetTick>
 80125b8:	4602      	mov	r2, r0
 80125ba:	68fb      	ldr	r3, [r7, #12]
 80125bc:	1ad3      	subs	r3, r2, r3
 80125be:	f241 3288 	movw	r2, #5000	; 0x1388
 80125c2:	4293      	cmp	r3, r2
 80125c4:	d901      	bls.n	80125ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80125c6:	2303      	movs	r3, #3
 80125c8:	e053      	b.n	8012672 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80125ca:	4b2d      	ldr	r3, [pc, #180]	; (8012680 <HAL_RCC_ClockConfig+0x1c4>)
 80125cc:	685b      	ldr	r3, [r3, #4]
 80125ce:	f003 020c 	and.w	r2, r3, #12
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	685b      	ldr	r3, [r3, #4]
 80125d6:	009b      	lsls	r3, r3, #2
 80125d8:	429a      	cmp	r2, r3
 80125da:	d1eb      	bne.n	80125b4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80125dc:	4b27      	ldr	r3, [pc, #156]	; (801267c <HAL_RCC_ClockConfig+0x1c0>)
 80125de:	681b      	ldr	r3, [r3, #0]
 80125e0:	f003 0307 	and.w	r3, r3, #7
 80125e4:	683a      	ldr	r2, [r7, #0]
 80125e6:	429a      	cmp	r2, r3
 80125e8:	d210      	bcs.n	801260c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80125ea:	4b24      	ldr	r3, [pc, #144]	; (801267c <HAL_RCC_ClockConfig+0x1c0>)
 80125ec:	681b      	ldr	r3, [r3, #0]
 80125ee:	f023 0207 	bic.w	r2, r3, #7
 80125f2:	4922      	ldr	r1, [pc, #136]	; (801267c <HAL_RCC_ClockConfig+0x1c0>)
 80125f4:	683b      	ldr	r3, [r7, #0]
 80125f6:	4313      	orrs	r3, r2
 80125f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80125fa:	4b20      	ldr	r3, [pc, #128]	; (801267c <HAL_RCC_ClockConfig+0x1c0>)
 80125fc:	681b      	ldr	r3, [r3, #0]
 80125fe:	f003 0307 	and.w	r3, r3, #7
 8012602:	683a      	ldr	r2, [r7, #0]
 8012604:	429a      	cmp	r2, r3
 8012606:	d001      	beq.n	801260c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8012608:	2301      	movs	r3, #1
 801260a:	e032      	b.n	8012672 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 801260c:	687b      	ldr	r3, [r7, #4]
 801260e:	681b      	ldr	r3, [r3, #0]
 8012610:	f003 0304 	and.w	r3, r3, #4
 8012614:	2b00      	cmp	r3, #0
 8012616:	d008      	beq.n	801262a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8012618:	4b19      	ldr	r3, [pc, #100]	; (8012680 <HAL_RCC_ClockConfig+0x1c4>)
 801261a:	685b      	ldr	r3, [r3, #4]
 801261c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	68db      	ldr	r3, [r3, #12]
 8012624:	4916      	ldr	r1, [pc, #88]	; (8012680 <HAL_RCC_ClockConfig+0x1c4>)
 8012626:	4313      	orrs	r3, r2
 8012628:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 801262a:	687b      	ldr	r3, [r7, #4]
 801262c:	681b      	ldr	r3, [r3, #0]
 801262e:	f003 0308 	and.w	r3, r3, #8
 8012632:	2b00      	cmp	r3, #0
 8012634:	d009      	beq.n	801264a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8012636:	4b12      	ldr	r3, [pc, #72]	; (8012680 <HAL_RCC_ClockConfig+0x1c4>)
 8012638:	685b      	ldr	r3, [r3, #4]
 801263a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	691b      	ldr	r3, [r3, #16]
 8012642:	00db      	lsls	r3, r3, #3
 8012644:	490e      	ldr	r1, [pc, #56]	; (8012680 <HAL_RCC_ClockConfig+0x1c4>)
 8012646:	4313      	orrs	r3, r2
 8012648:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 801264a:	f000 f821 	bl	8012690 <HAL_RCC_GetSysClockFreq>
 801264e:	4602      	mov	r2, r0
 8012650:	4b0b      	ldr	r3, [pc, #44]	; (8012680 <HAL_RCC_ClockConfig+0x1c4>)
 8012652:	685b      	ldr	r3, [r3, #4]
 8012654:	091b      	lsrs	r3, r3, #4
 8012656:	f003 030f 	and.w	r3, r3, #15
 801265a:	490a      	ldr	r1, [pc, #40]	; (8012684 <HAL_RCC_ClockConfig+0x1c8>)
 801265c:	5ccb      	ldrb	r3, [r1, r3]
 801265e:	fa22 f303 	lsr.w	r3, r2, r3
 8012662:	4a09      	ldr	r2, [pc, #36]	; (8012688 <HAL_RCC_ClockConfig+0x1cc>)
 8012664:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8012666:	4b09      	ldr	r3, [pc, #36]	; (801268c <HAL_RCC_ClockConfig+0x1d0>)
 8012668:	681b      	ldr	r3, [r3, #0]
 801266a:	4618      	mov	r0, r3
 801266c:	f7ff f846 	bl	80116fc <HAL_InitTick>

  return HAL_OK;
 8012670:	2300      	movs	r3, #0
}
 8012672:	4618      	mov	r0, r3
 8012674:	3710      	adds	r7, #16
 8012676:	46bd      	mov	sp, r7
 8012678:	bd80      	pop	{r7, pc}
 801267a:	bf00      	nop
 801267c:	40022000 	.word	0x40022000
 8012680:	40021000 	.word	0x40021000
 8012684:	0801c3e8 	.word	0x0801c3e8
 8012688:	200000fc 	.word	0x200000fc
 801268c:	20000100 	.word	0x20000100

08012690 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8012690:	b490      	push	{r4, r7}
 8012692:	b08a      	sub	sp, #40	; 0x28
 8012694:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8012696:	4b2a      	ldr	r3, [pc, #168]	; (8012740 <HAL_RCC_GetSysClockFreq+0xb0>)
 8012698:	1d3c      	adds	r4, r7, #4
 801269a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 801269c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80126a0:	f240 2301 	movw	r3, #513	; 0x201
 80126a4:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80126a6:	2300      	movs	r3, #0
 80126a8:	61fb      	str	r3, [r7, #28]
 80126aa:	2300      	movs	r3, #0
 80126ac:	61bb      	str	r3, [r7, #24]
 80126ae:	2300      	movs	r3, #0
 80126b0:	627b      	str	r3, [r7, #36]	; 0x24
 80126b2:	2300      	movs	r3, #0
 80126b4:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80126b6:	2300      	movs	r3, #0
 80126b8:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80126ba:	4b22      	ldr	r3, [pc, #136]	; (8012744 <HAL_RCC_GetSysClockFreq+0xb4>)
 80126bc:	685b      	ldr	r3, [r3, #4]
 80126be:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80126c0:	69fb      	ldr	r3, [r7, #28]
 80126c2:	f003 030c 	and.w	r3, r3, #12
 80126c6:	2b04      	cmp	r3, #4
 80126c8:	d002      	beq.n	80126d0 <HAL_RCC_GetSysClockFreq+0x40>
 80126ca:	2b08      	cmp	r3, #8
 80126cc:	d003      	beq.n	80126d6 <HAL_RCC_GetSysClockFreq+0x46>
 80126ce:	e02d      	b.n	801272c <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80126d0:	4b1d      	ldr	r3, [pc, #116]	; (8012748 <HAL_RCC_GetSysClockFreq+0xb8>)
 80126d2:	623b      	str	r3, [r7, #32]
      break;
 80126d4:	e02d      	b.n	8012732 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80126d6:	69fb      	ldr	r3, [r7, #28]
 80126d8:	0c9b      	lsrs	r3, r3, #18
 80126da:	f003 030f 	and.w	r3, r3, #15
 80126de:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80126e2:	4413      	add	r3, r2
 80126e4:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80126e8:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80126ea:	69fb      	ldr	r3, [r7, #28]
 80126ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	d013      	beq.n	801271c <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80126f4:	4b13      	ldr	r3, [pc, #76]	; (8012744 <HAL_RCC_GetSysClockFreq+0xb4>)
 80126f6:	685b      	ldr	r3, [r3, #4]
 80126f8:	0c5b      	lsrs	r3, r3, #17
 80126fa:	f003 0301 	and.w	r3, r3, #1
 80126fe:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8012702:	4413      	add	r3, r2
 8012704:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8012708:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 801270a:	697b      	ldr	r3, [r7, #20]
 801270c:	4a0e      	ldr	r2, [pc, #56]	; (8012748 <HAL_RCC_GetSysClockFreq+0xb8>)
 801270e:	fb02 f203 	mul.w	r2, r2, r3
 8012712:	69bb      	ldr	r3, [r7, #24]
 8012714:	fbb2 f3f3 	udiv	r3, r2, r3
 8012718:	627b      	str	r3, [r7, #36]	; 0x24
 801271a:	e004      	b.n	8012726 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 801271c:	697b      	ldr	r3, [r7, #20]
 801271e:	4a0b      	ldr	r2, [pc, #44]	; (801274c <HAL_RCC_GetSysClockFreq+0xbc>)
 8012720:	fb02 f303 	mul.w	r3, r2, r3
 8012724:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8012726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012728:	623b      	str	r3, [r7, #32]
      break;
 801272a:	e002      	b.n	8012732 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 801272c:	4b06      	ldr	r3, [pc, #24]	; (8012748 <HAL_RCC_GetSysClockFreq+0xb8>)
 801272e:	623b      	str	r3, [r7, #32]
      break;
 8012730:	bf00      	nop
    }
  }
  return sysclockfreq;
 8012732:	6a3b      	ldr	r3, [r7, #32]
}
 8012734:	4618      	mov	r0, r3
 8012736:	3728      	adds	r7, #40	; 0x28
 8012738:	46bd      	mov	sp, r7
 801273a:	bc90      	pop	{r4, r7}
 801273c:	4770      	bx	lr
 801273e:	bf00      	nop
 8012740:	0801b354 	.word	0x0801b354
 8012744:	40021000 	.word	0x40021000
 8012748:	007a1200 	.word	0x007a1200
 801274c:	003d0900 	.word	0x003d0900

08012750 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8012750:	b480      	push	{r7}
 8012752:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8012754:	4b02      	ldr	r3, [pc, #8]	; (8012760 <HAL_RCC_GetHCLKFreq+0x10>)
 8012756:	681b      	ldr	r3, [r3, #0]
}
 8012758:	4618      	mov	r0, r3
 801275a:	46bd      	mov	sp, r7
 801275c:	bc80      	pop	{r7}
 801275e:	4770      	bx	lr
 8012760:	200000fc 	.word	0x200000fc

08012764 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8012764:	b580      	push	{r7, lr}
 8012766:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8012768:	f7ff fff2 	bl	8012750 <HAL_RCC_GetHCLKFreq>
 801276c:	4602      	mov	r2, r0
 801276e:	4b05      	ldr	r3, [pc, #20]	; (8012784 <HAL_RCC_GetPCLK1Freq+0x20>)
 8012770:	685b      	ldr	r3, [r3, #4]
 8012772:	0a1b      	lsrs	r3, r3, #8
 8012774:	f003 0307 	and.w	r3, r3, #7
 8012778:	4903      	ldr	r1, [pc, #12]	; (8012788 <HAL_RCC_GetPCLK1Freq+0x24>)
 801277a:	5ccb      	ldrb	r3, [r1, r3]
 801277c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8012780:	4618      	mov	r0, r3
 8012782:	bd80      	pop	{r7, pc}
 8012784:	40021000 	.word	0x40021000
 8012788:	0801c3f8 	.word	0x0801c3f8

0801278c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 801278c:	b580      	push	{r7, lr}
 801278e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8012790:	f7ff ffde 	bl	8012750 <HAL_RCC_GetHCLKFreq>
 8012794:	4602      	mov	r2, r0
 8012796:	4b05      	ldr	r3, [pc, #20]	; (80127ac <HAL_RCC_GetPCLK2Freq+0x20>)
 8012798:	685b      	ldr	r3, [r3, #4]
 801279a:	0adb      	lsrs	r3, r3, #11
 801279c:	f003 0307 	and.w	r3, r3, #7
 80127a0:	4903      	ldr	r1, [pc, #12]	; (80127b0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80127a2:	5ccb      	ldrb	r3, [r1, r3]
 80127a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80127a8:	4618      	mov	r0, r3
 80127aa:	bd80      	pop	{r7, pc}
 80127ac:	40021000 	.word	0x40021000
 80127b0:	0801c3f8 	.word	0x0801c3f8

080127b4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80127b4:	b480      	push	{r7}
 80127b6:	b085      	sub	sp, #20
 80127b8:	af00      	add	r7, sp, #0
 80127ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80127bc:	4b0a      	ldr	r3, [pc, #40]	; (80127e8 <RCC_Delay+0x34>)
 80127be:	681b      	ldr	r3, [r3, #0]
 80127c0:	4a0a      	ldr	r2, [pc, #40]	; (80127ec <RCC_Delay+0x38>)
 80127c2:	fba2 2303 	umull	r2, r3, r2, r3
 80127c6:	0a5b      	lsrs	r3, r3, #9
 80127c8:	687a      	ldr	r2, [r7, #4]
 80127ca:	fb02 f303 	mul.w	r3, r2, r3
 80127ce:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80127d0:	bf00      	nop
  }
  while (Delay --);
 80127d2:	68fb      	ldr	r3, [r7, #12]
 80127d4:	1e5a      	subs	r2, r3, #1
 80127d6:	60fa      	str	r2, [r7, #12]
 80127d8:	2b00      	cmp	r3, #0
 80127da:	d1f9      	bne.n	80127d0 <RCC_Delay+0x1c>
}
 80127dc:	bf00      	nop
 80127de:	bf00      	nop
 80127e0:	3714      	adds	r7, #20
 80127e2:	46bd      	mov	sp, r7
 80127e4:	bc80      	pop	{r7}
 80127e6:	4770      	bx	lr
 80127e8:	200000fc 	.word	0x200000fc
 80127ec:	10624dd3 	.word	0x10624dd3

080127f0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80127f0:	b580      	push	{r7, lr}
 80127f2:	b082      	sub	sp, #8
 80127f4:	af00      	add	r7, sp, #0
 80127f6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80127f8:	687b      	ldr	r3, [r7, #4]
 80127fa:	2b00      	cmp	r3, #0
 80127fc:	d101      	bne.n	8012802 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80127fe:	2301      	movs	r3, #1
 8012800:	e076      	b.n	80128f0 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8012802:	687b      	ldr	r3, [r7, #4]
 8012804:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012806:	2b00      	cmp	r3, #0
 8012808:	d108      	bne.n	801281c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 801280a:	687b      	ldr	r3, [r7, #4]
 801280c:	685b      	ldr	r3, [r3, #4]
 801280e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012812:	d009      	beq.n	8012828 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8012814:	687b      	ldr	r3, [r7, #4]
 8012816:	2200      	movs	r2, #0
 8012818:	61da      	str	r2, [r3, #28]
 801281a:	e005      	b.n	8012828 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 801281c:	687b      	ldr	r3, [r7, #4]
 801281e:	2200      	movs	r2, #0
 8012820:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8012822:	687b      	ldr	r3, [r7, #4]
 8012824:	2200      	movs	r2, #0
 8012826:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8012828:	687b      	ldr	r3, [r7, #4]
 801282a:	2200      	movs	r2, #0
 801282c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 801282e:	687b      	ldr	r3, [r7, #4]
 8012830:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012834:	b2db      	uxtb	r3, r3
 8012836:	2b00      	cmp	r3, #0
 8012838:	d106      	bne.n	8012848 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 801283a:	687b      	ldr	r3, [r7, #4]
 801283c:	2200      	movs	r2, #0
 801283e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8012842:	6878      	ldr	r0, [r7, #4]
 8012844:	f7fd ffe4 	bl	8010810 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8012848:	687b      	ldr	r3, [r7, #4]
 801284a:	2202      	movs	r2, #2
 801284c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	681b      	ldr	r3, [r3, #0]
 8012854:	681a      	ldr	r2, [r3, #0]
 8012856:	687b      	ldr	r3, [r7, #4]
 8012858:	681b      	ldr	r3, [r3, #0]
 801285a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801285e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8012860:	687b      	ldr	r3, [r7, #4]
 8012862:	685b      	ldr	r3, [r3, #4]
 8012864:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	689b      	ldr	r3, [r3, #8]
 801286c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8012870:	431a      	orrs	r2, r3
 8012872:	687b      	ldr	r3, [r7, #4]
 8012874:	68db      	ldr	r3, [r3, #12]
 8012876:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801287a:	431a      	orrs	r2, r3
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	691b      	ldr	r3, [r3, #16]
 8012880:	f003 0302 	and.w	r3, r3, #2
 8012884:	431a      	orrs	r2, r3
 8012886:	687b      	ldr	r3, [r7, #4]
 8012888:	695b      	ldr	r3, [r3, #20]
 801288a:	f003 0301 	and.w	r3, r3, #1
 801288e:	431a      	orrs	r2, r3
 8012890:	687b      	ldr	r3, [r7, #4]
 8012892:	699b      	ldr	r3, [r3, #24]
 8012894:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8012898:	431a      	orrs	r2, r3
 801289a:	687b      	ldr	r3, [r7, #4]
 801289c:	69db      	ldr	r3, [r3, #28]
 801289e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80128a2:	431a      	orrs	r2, r3
 80128a4:	687b      	ldr	r3, [r7, #4]
 80128a6:	6a1b      	ldr	r3, [r3, #32]
 80128a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80128ac:	ea42 0103 	orr.w	r1, r2, r3
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80128b4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	681b      	ldr	r3, [r3, #0]
 80128bc:	430a      	orrs	r2, r1
 80128be:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	699b      	ldr	r3, [r3, #24]
 80128c4:	0c1a      	lsrs	r2, r3, #16
 80128c6:	687b      	ldr	r3, [r7, #4]
 80128c8:	681b      	ldr	r3, [r3, #0]
 80128ca:	f002 0204 	and.w	r2, r2, #4
 80128ce:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80128d0:	687b      	ldr	r3, [r7, #4]
 80128d2:	681b      	ldr	r3, [r3, #0]
 80128d4:	69da      	ldr	r2, [r3, #28]
 80128d6:	687b      	ldr	r3, [r7, #4]
 80128d8:	681b      	ldr	r3, [r3, #0]
 80128da:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80128de:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80128e0:	687b      	ldr	r3, [r7, #4]
 80128e2:	2200      	movs	r2, #0
 80128e4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80128e6:	687b      	ldr	r3, [r7, #4]
 80128e8:	2201      	movs	r2, #1
 80128ea:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80128ee:	2300      	movs	r3, #0
}
 80128f0:	4618      	mov	r0, r3
 80128f2:	3708      	adds	r7, #8
 80128f4:	46bd      	mov	sp, r7
 80128f6:	bd80      	pop	{r7, pc}

080128f8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80128f8:	b580      	push	{r7, lr}
 80128fa:	b088      	sub	sp, #32
 80128fc:	af00      	add	r7, sp, #0
 80128fe:	60f8      	str	r0, [r7, #12]
 8012900:	60b9      	str	r1, [r7, #8]
 8012902:	603b      	str	r3, [r7, #0]
 8012904:	4613      	mov	r3, r2
 8012906:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8012908:	2300      	movs	r3, #0
 801290a:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 801290c:	68fb      	ldr	r3, [r7, #12]
 801290e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8012912:	2b01      	cmp	r3, #1
 8012914:	d101      	bne.n	801291a <HAL_SPI_Transmit+0x22>
 8012916:	2302      	movs	r3, #2
 8012918:	e126      	b.n	8012b68 <HAL_SPI_Transmit+0x270>
 801291a:	68fb      	ldr	r3, [r7, #12]
 801291c:	2201      	movs	r2, #1
 801291e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012922:	f7fe ff2d 	bl	8011780 <HAL_GetTick>
 8012926:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8012928:	88fb      	ldrh	r3, [r7, #6]
 801292a:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 801292c:	68fb      	ldr	r3, [r7, #12]
 801292e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012932:	b2db      	uxtb	r3, r3
 8012934:	2b01      	cmp	r3, #1
 8012936:	d002      	beq.n	801293e <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8012938:	2302      	movs	r3, #2
 801293a:	77fb      	strb	r3, [r7, #31]
    goto error;
 801293c:	e10b      	b.n	8012b56 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 801293e:	68bb      	ldr	r3, [r7, #8]
 8012940:	2b00      	cmp	r3, #0
 8012942:	d002      	beq.n	801294a <HAL_SPI_Transmit+0x52>
 8012944:	88fb      	ldrh	r3, [r7, #6]
 8012946:	2b00      	cmp	r3, #0
 8012948:	d102      	bne.n	8012950 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 801294a:	2301      	movs	r3, #1
 801294c:	77fb      	strb	r3, [r7, #31]
    goto error;
 801294e:	e102      	b.n	8012b56 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8012950:	68fb      	ldr	r3, [r7, #12]
 8012952:	2203      	movs	r2, #3
 8012954:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012958:	68fb      	ldr	r3, [r7, #12]
 801295a:	2200      	movs	r2, #0
 801295c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 801295e:	68fb      	ldr	r3, [r7, #12]
 8012960:	68ba      	ldr	r2, [r7, #8]
 8012962:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8012964:	68fb      	ldr	r3, [r7, #12]
 8012966:	88fa      	ldrh	r2, [r7, #6]
 8012968:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 801296a:	68fb      	ldr	r3, [r7, #12]
 801296c:	88fa      	ldrh	r2, [r7, #6]
 801296e:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8012970:	68fb      	ldr	r3, [r7, #12]
 8012972:	2200      	movs	r2, #0
 8012974:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8012976:	68fb      	ldr	r3, [r7, #12]
 8012978:	2200      	movs	r2, #0
 801297a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 801297c:	68fb      	ldr	r3, [r7, #12]
 801297e:	2200      	movs	r2, #0
 8012980:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8012982:	68fb      	ldr	r3, [r7, #12]
 8012984:	2200      	movs	r2, #0
 8012986:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8012988:	68fb      	ldr	r3, [r7, #12]
 801298a:	2200      	movs	r2, #0
 801298c:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801298e:	68fb      	ldr	r3, [r7, #12]
 8012990:	689b      	ldr	r3, [r3, #8]
 8012992:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012996:	d10f      	bne.n	80129b8 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8012998:	68fb      	ldr	r3, [r7, #12]
 801299a:	681b      	ldr	r3, [r3, #0]
 801299c:	681a      	ldr	r2, [r3, #0]
 801299e:	68fb      	ldr	r3, [r7, #12]
 80129a0:	681b      	ldr	r3, [r3, #0]
 80129a2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80129a6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80129a8:	68fb      	ldr	r3, [r7, #12]
 80129aa:	681b      	ldr	r3, [r3, #0]
 80129ac:	681a      	ldr	r2, [r3, #0]
 80129ae:	68fb      	ldr	r3, [r7, #12]
 80129b0:	681b      	ldr	r3, [r3, #0]
 80129b2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80129b6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80129b8:	68fb      	ldr	r3, [r7, #12]
 80129ba:	681b      	ldr	r3, [r3, #0]
 80129bc:	681b      	ldr	r3, [r3, #0]
 80129be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80129c2:	2b40      	cmp	r3, #64	; 0x40
 80129c4:	d007      	beq.n	80129d6 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80129c6:	68fb      	ldr	r3, [r7, #12]
 80129c8:	681b      	ldr	r3, [r3, #0]
 80129ca:	681a      	ldr	r2, [r3, #0]
 80129cc:	68fb      	ldr	r3, [r7, #12]
 80129ce:	681b      	ldr	r3, [r3, #0]
 80129d0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80129d4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80129d6:	68fb      	ldr	r3, [r7, #12]
 80129d8:	68db      	ldr	r3, [r3, #12]
 80129da:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80129de:	d14b      	bne.n	8012a78 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80129e0:	68fb      	ldr	r3, [r7, #12]
 80129e2:	685b      	ldr	r3, [r3, #4]
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	d002      	beq.n	80129ee <HAL_SPI_Transmit+0xf6>
 80129e8:	8afb      	ldrh	r3, [r7, #22]
 80129ea:	2b01      	cmp	r3, #1
 80129ec:	d13e      	bne.n	8012a6c <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80129ee:	68fb      	ldr	r3, [r7, #12]
 80129f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80129f2:	881a      	ldrh	r2, [r3, #0]
 80129f4:	68fb      	ldr	r3, [r7, #12]
 80129f6:	681b      	ldr	r3, [r3, #0]
 80129f8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80129fa:	68fb      	ldr	r3, [r7, #12]
 80129fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80129fe:	1c9a      	adds	r2, r3, #2
 8012a00:	68fb      	ldr	r3, [r7, #12]
 8012a02:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8012a04:	68fb      	ldr	r3, [r7, #12]
 8012a06:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012a08:	b29b      	uxth	r3, r3
 8012a0a:	3b01      	subs	r3, #1
 8012a0c:	b29a      	uxth	r2, r3
 8012a0e:	68fb      	ldr	r3, [r7, #12]
 8012a10:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8012a12:	e02b      	b.n	8012a6c <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8012a14:	68fb      	ldr	r3, [r7, #12]
 8012a16:	681b      	ldr	r3, [r3, #0]
 8012a18:	689b      	ldr	r3, [r3, #8]
 8012a1a:	f003 0302 	and.w	r3, r3, #2
 8012a1e:	2b02      	cmp	r3, #2
 8012a20:	d112      	bne.n	8012a48 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8012a22:	68fb      	ldr	r3, [r7, #12]
 8012a24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a26:	881a      	ldrh	r2, [r3, #0]
 8012a28:	68fb      	ldr	r3, [r7, #12]
 8012a2a:	681b      	ldr	r3, [r3, #0]
 8012a2c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8012a2e:	68fb      	ldr	r3, [r7, #12]
 8012a30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a32:	1c9a      	adds	r2, r3, #2
 8012a34:	68fb      	ldr	r3, [r7, #12]
 8012a36:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012a38:	68fb      	ldr	r3, [r7, #12]
 8012a3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012a3c:	b29b      	uxth	r3, r3
 8012a3e:	3b01      	subs	r3, #1
 8012a40:	b29a      	uxth	r2, r3
 8012a42:	68fb      	ldr	r3, [r7, #12]
 8012a44:	86da      	strh	r2, [r3, #54]	; 0x36
 8012a46:	e011      	b.n	8012a6c <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012a48:	f7fe fe9a 	bl	8011780 <HAL_GetTick>
 8012a4c:	4602      	mov	r2, r0
 8012a4e:	69bb      	ldr	r3, [r7, #24]
 8012a50:	1ad3      	subs	r3, r2, r3
 8012a52:	683a      	ldr	r2, [r7, #0]
 8012a54:	429a      	cmp	r2, r3
 8012a56:	d803      	bhi.n	8012a60 <HAL_SPI_Transmit+0x168>
 8012a58:	683b      	ldr	r3, [r7, #0]
 8012a5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012a5e:	d102      	bne.n	8012a66 <HAL_SPI_Transmit+0x16e>
 8012a60:	683b      	ldr	r3, [r7, #0]
 8012a62:	2b00      	cmp	r3, #0
 8012a64:	d102      	bne.n	8012a6c <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8012a66:	2303      	movs	r3, #3
 8012a68:	77fb      	strb	r3, [r7, #31]
          goto error;
 8012a6a:	e074      	b.n	8012b56 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8012a6c:	68fb      	ldr	r3, [r7, #12]
 8012a6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012a70:	b29b      	uxth	r3, r3
 8012a72:	2b00      	cmp	r3, #0
 8012a74:	d1ce      	bne.n	8012a14 <HAL_SPI_Transmit+0x11c>
 8012a76:	e04c      	b.n	8012b12 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012a78:	68fb      	ldr	r3, [r7, #12]
 8012a7a:	685b      	ldr	r3, [r3, #4]
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d002      	beq.n	8012a86 <HAL_SPI_Transmit+0x18e>
 8012a80:	8afb      	ldrh	r3, [r7, #22]
 8012a82:	2b01      	cmp	r3, #1
 8012a84:	d140      	bne.n	8012b08 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8012a86:	68fb      	ldr	r3, [r7, #12]
 8012a88:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012a8a:	68fb      	ldr	r3, [r7, #12]
 8012a8c:	681b      	ldr	r3, [r3, #0]
 8012a8e:	330c      	adds	r3, #12
 8012a90:	7812      	ldrb	r2, [r2, #0]
 8012a92:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8012a94:	68fb      	ldr	r3, [r7, #12]
 8012a96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012a98:	1c5a      	adds	r2, r3, #1
 8012a9a:	68fb      	ldr	r3, [r7, #12]
 8012a9c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8012a9e:	68fb      	ldr	r3, [r7, #12]
 8012aa0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012aa2:	b29b      	uxth	r3, r3
 8012aa4:	3b01      	subs	r3, #1
 8012aa6:	b29a      	uxth	r2, r3
 8012aa8:	68fb      	ldr	r3, [r7, #12]
 8012aaa:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8012aac:	e02c      	b.n	8012b08 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8012aae:	68fb      	ldr	r3, [r7, #12]
 8012ab0:	681b      	ldr	r3, [r3, #0]
 8012ab2:	689b      	ldr	r3, [r3, #8]
 8012ab4:	f003 0302 	and.w	r3, r3, #2
 8012ab8:	2b02      	cmp	r3, #2
 8012aba:	d113      	bne.n	8012ae4 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8012abc:	68fb      	ldr	r3, [r7, #12]
 8012abe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012ac0:	68fb      	ldr	r3, [r7, #12]
 8012ac2:	681b      	ldr	r3, [r3, #0]
 8012ac4:	330c      	adds	r3, #12
 8012ac6:	7812      	ldrb	r2, [r2, #0]
 8012ac8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8012aca:	68fb      	ldr	r3, [r7, #12]
 8012acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012ace:	1c5a      	adds	r2, r3, #1
 8012ad0:	68fb      	ldr	r3, [r7, #12]
 8012ad2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012ad4:	68fb      	ldr	r3, [r7, #12]
 8012ad6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012ad8:	b29b      	uxth	r3, r3
 8012ada:	3b01      	subs	r3, #1
 8012adc:	b29a      	uxth	r2, r3
 8012ade:	68fb      	ldr	r3, [r7, #12]
 8012ae0:	86da      	strh	r2, [r3, #54]	; 0x36
 8012ae2:	e011      	b.n	8012b08 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012ae4:	f7fe fe4c 	bl	8011780 <HAL_GetTick>
 8012ae8:	4602      	mov	r2, r0
 8012aea:	69bb      	ldr	r3, [r7, #24]
 8012aec:	1ad3      	subs	r3, r2, r3
 8012aee:	683a      	ldr	r2, [r7, #0]
 8012af0:	429a      	cmp	r2, r3
 8012af2:	d803      	bhi.n	8012afc <HAL_SPI_Transmit+0x204>
 8012af4:	683b      	ldr	r3, [r7, #0]
 8012af6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012afa:	d102      	bne.n	8012b02 <HAL_SPI_Transmit+0x20a>
 8012afc:	683b      	ldr	r3, [r7, #0]
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	d102      	bne.n	8012b08 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8012b02:	2303      	movs	r3, #3
 8012b04:	77fb      	strb	r3, [r7, #31]
          goto error;
 8012b06:	e026      	b.n	8012b56 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8012b08:	68fb      	ldr	r3, [r7, #12]
 8012b0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012b0c:	b29b      	uxth	r3, r3
 8012b0e:	2b00      	cmp	r3, #0
 8012b10:	d1cd      	bne.n	8012aae <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012b12:	69ba      	ldr	r2, [r7, #24]
 8012b14:	6839      	ldr	r1, [r7, #0]
 8012b16:	68f8      	ldr	r0, [r7, #12]
 8012b18:	f000 fbb8 	bl	801328c <SPI_EndRxTxTransaction>
 8012b1c:	4603      	mov	r3, r0
 8012b1e:	2b00      	cmp	r3, #0
 8012b20:	d002      	beq.n	8012b28 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012b22:	68fb      	ldr	r3, [r7, #12]
 8012b24:	2220      	movs	r2, #32
 8012b26:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8012b28:	68fb      	ldr	r3, [r7, #12]
 8012b2a:	689b      	ldr	r3, [r3, #8]
 8012b2c:	2b00      	cmp	r3, #0
 8012b2e:	d10a      	bne.n	8012b46 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8012b30:	2300      	movs	r3, #0
 8012b32:	613b      	str	r3, [r7, #16]
 8012b34:	68fb      	ldr	r3, [r7, #12]
 8012b36:	681b      	ldr	r3, [r3, #0]
 8012b38:	68db      	ldr	r3, [r3, #12]
 8012b3a:	613b      	str	r3, [r7, #16]
 8012b3c:	68fb      	ldr	r3, [r7, #12]
 8012b3e:	681b      	ldr	r3, [r3, #0]
 8012b40:	689b      	ldr	r3, [r3, #8]
 8012b42:	613b      	str	r3, [r7, #16]
 8012b44:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012b46:	68fb      	ldr	r3, [r7, #12]
 8012b48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012b4a:	2b00      	cmp	r3, #0
 8012b4c:	d002      	beq.n	8012b54 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8012b4e:	2301      	movs	r3, #1
 8012b50:	77fb      	strb	r3, [r7, #31]
 8012b52:	e000      	b.n	8012b56 <HAL_SPI_Transmit+0x25e>
  }

error:
 8012b54:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8012b56:	68fb      	ldr	r3, [r7, #12]
 8012b58:	2201      	movs	r2, #1
 8012b5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8012b5e:	68fb      	ldr	r3, [r7, #12]
 8012b60:	2200      	movs	r2, #0
 8012b62:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8012b66:	7ffb      	ldrb	r3, [r7, #31]
}
 8012b68:	4618      	mov	r0, r3
 8012b6a:	3720      	adds	r7, #32
 8012b6c:	46bd      	mov	sp, r7
 8012b6e:	bd80      	pop	{r7, pc}

08012b70 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8012b70:	b580      	push	{r7, lr}
 8012b72:	b088      	sub	sp, #32
 8012b74:	af02      	add	r7, sp, #8
 8012b76:	60f8      	str	r0, [r7, #12]
 8012b78:	60b9      	str	r1, [r7, #8]
 8012b7a:	603b      	str	r3, [r7, #0]
 8012b7c:	4613      	mov	r3, r2
 8012b7e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8012b80:	2300      	movs	r3, #0
 8012b82:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8012b84:	68fb      	ldr	r3, [r7, #12]
 8012b86:	685b      	ldr	r3, [r3, #4]
 8012b88:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012b8c:	d112      	bne.n	8012bb4 <HAL_SPI_Receive+0x44>
 8012b8e:	68fb      	ldr	r3, [r7, #12]
 8012b90:	689b      	ldr	r3, [r3, #8]
 8012b92:	2b00      	cmp	r3, #0
 8012b94:	d10e      	bne.n	8012bb4 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8012b96:	68fb      	ldr	r3, [r7, #12]
 8012b98:	2204      	movs	r2, #4
 8012b9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8012b9e:	88fa      	ldrh	r2, [r7, #6]
 8012ba0:	683b      	ldr	r3, [r7, #0]
 8012ba2:	9300      	str	r3, [sp, #0]
 8012ba4:	4613      	mov	r3, r2
 8012ba6:	68ba      	ldr	r2, [r7, #8]
 8012ba8:	68b9      	ldr	r1, [r7, #8]
 8012baa:	68f8      	ldr	r0, [r7, #12]
 8012bac:	f000 f8f1 	bl	8012d92 <HAL_SPI_TransmitReceive>
 8012bb0:	4603      	mov	r3, r0
 8012bb2:	e0ea      	b.n	8012d8a <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8012bb4:	68fb      	ldr	r3, [r7, #12]
 8012bb6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8012bba:	2b01      	cmp	r3, #1
 8012bbc:	d101      	bne.n	8012bc2 <HAL_SPI_Receive+0x52>
 8012bbe:	2302      	movs	r3, #2
 8012bc0:	e0e3      	b.n	8012d8a <HAL_SPI_Receive+0x21a>
 8012bc2:	68fb      	ldr	r3, [r7, #12]
 8012bc4:	2201      	movs	r2, #1
 8012bc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012bca:	f7fe fdd9 	bl	8011780 <HAL_GetTick>
 8012bce:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8012bd0:	68fb      	ldr	r3, [r7, #12]
 8012bd2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012bd6:	b2db      	uxtb	r3, r3
 8012bd8:	2b01      	cmp	r3, #1
 8012bda:	d002      	beq.n	8012be2 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8012bdc:	2302      	movs	r3, #2
 8012bde:	75fb      	strb	r3, [r7, #23]
    goto error;
 8012be0:	e0ca      	b.n	8012d78 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8012be2:	68bb      	ldr	r3, [r7, #8]
 8012be4:	2b00      	cmp	r3, #0
 8012be6:	d002      	beq.n	8012bee <HAL_SPI_Receive+0x7e>
 8012be8:	88fb      	ldrh	r3, [r7, #6]
 8012bea:	2b00      	cmp	r3, #0
 8012bec:	d102      	bne.n	8012bf4 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8012bee:	2301      	movs	r3, #1
 8012bf0:	75fb      	strb	r3, [r7, #23]
    goto error;
 8012bf2:	e0c1      	b.n	8012d78 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8012bf4:	68fb      	ldr	r3, [r7, #12]
 8012bf6:	2204      	movs	r2, #4
 8012bf8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012bfc:	68fb      	ldr	r3, [r7, #12]
 8012bfe:	2200      	movs	r2, #0
 8012c00:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8012c02:	68fb      	ldr	r3, [r7, #12]
 8012c04:	68ba      	ldr	r2, [r7, #8]
 8012c06:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8012c08:	68fb      	ldr	r3, [r7, #12]
 8012c0a:	88fa      	ldrh	r2, [r7, #6]
 8012c0c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8012c0e:	68fb      	ldr	r3, [r7, #12]
 8012c10:	88fa      	ldrh	r2, [r7, #6]
 8012c12:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8012c14:	68fb      	ldr	r3, [r7, #12]
 8012c16:	2200      	movs	r2, #0
 8012c18:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8012c1a:	68fb      	ldr	r3, [r7, #12]
 8012c1c:	2200      	movs	r2, #0
 8012c1e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8012c20:	68fb      	ldr	r3, [r7, #12]
 8012c22:	2200      	movs	r2, #0
 8012c24:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8012c26:	68fb      	ldr	r3, [r7, #12]
 8012c28:	2200      	movs	r2, #0
 8012c2a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8012c2c:	68fb      	ldr	r3, [r7, #12]
 8012c2e:	2200      	movs	r2, #0
 8012c30:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8012c32:	68fb      	ldr	r3, [r7, #12]
 8012c34:	689b      	ldr	r3, [r3, #8]
 8012c36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8012c3a:	d10f      	bne.n	8012c5c <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8012c3c:	68fb      	ldr	r3, [r7, #12]
 8012c3e:	681b      	ldr	r3, [r3, #0]
 8012c40:	681a      	ldr	r2, [r3, #0]
 8012c42:	68fb      	ldr	r3, [r7, #12]
 8012c44:	681b      	ldr	r3, [r3, #0]
 8012c46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8012c4a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8012c4c:	68fb      	ldr	r3, [r7, #12]
 8012c4e:	681b      	ldr	r3, [r3, #0]
 8012c50:	681a      	ldr	r2, [r3, #0]
 8012c52:	68fb      	ldr	r3, [r7, #12]
 8012c54:	681b      	ldr	r3, [r3, #0]
 8012c56:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8012c5a:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012c5c:	68fb      	ldr	r3, [r7, #12]
 8012c5e:	681b      	ldr	r3, [r3, #0]
 8012c60:	681b      	ldr	r3, [r3, #0]
 8012c62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012c66:	2b40      	cmp	r3, #64	; 0x40
 8012c68:	d007      	beq.n	8012c7a <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012c6a:	68fb      	ldr	r3, [r7, #12]
 8012c6c:	681b      	ldr	r3, [r3, #0]
 8012c6e:	681a      	ldr	r2, [r3, #0]
 8012c70:	68fb      	ldr	r3, [r7, #12]
 8012c72:	681b      	ldr	r3, [r3, #0]
 8012c74:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012c78:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8012c7a:	68fb      	ldr	r3, [r7, #12]
 8012c7c:	68db      	ldr	r3, [r3, #12]
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d162      	bne.n	8012d48 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8012c82:	e02e      	b.n	8012ce2 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8012c84:	68fb      	ldr	r3, [r7, #12]
 8012c86:	681b      	ldr	r3, [r3, #0]
 8012c88:	689b      	ldr	r3, [r3, #8]
 8012c8a:	f003 0301 	and.w	r3, r3, #1
 8012c8e:	2b01      	cmp	r3, #1
 8012c90:	d115      	bne.n	8012cbe <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8012c92:	68fb      	ldr	r3, [r7, #12]
 8012c94:	681b      	ldr	r3, [r3, #0]
 8012c96:	f103 020c 	add.w	r2, r3, #12
 8012c9a:	68fb      	ldr	r3, [r7, #12]
 8012c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012c9e:	7812      	ldrb	r2, [r2, #0]
 8012ca0:	b2d2      	uxtb	r2, r2
 8012ca2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8012ca4:	68fb      	ldr	r3, [r7, #12]
 8012ca6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012ca8:	1c5a      	adds	r2, r3, #1
 8012caa:	68fb      	ldr	r3, [r7, #12]
 8012cac:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012cae:	68fb      	ldr	r3, [r7, #12]
 8012cb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012cb2:	b29b      	uxth	r3, r3
 8012cb4:	3b01      	subs	r3, #1
 8012cb6:	b29a      	uxth	r2, r3
 8012cb8:	68fb      	ldr	r3, [r7, #12]
 8012cba:	87da      	strh	r2, [r3, #62]	; 0x3e
 8012cbc:	e011      	b.n	8012ce2 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012cbe:	f7fe fd5f 	bl	8011780 <HAL_GetTick>
 8012cc2:	4602      	mov	r2, r0
 8012cc4:	693b      	ldr	r3, [r7, #16]
 8012cc6:	1ad3      	subs	r3, r2, r3
 8012cc8:	683a      	ldr	r2, [r7, #0]
 8012cca:	429a      	cmp	r2, r3
 8012ccc:	d803      	bhi.n	8012cd6 <HAL_SPI_Receive+0x166>
 8012cce:	683b      	ldr	r3, [r7, #0]
 8012cd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012cd4:	d102      	bne.n	8012cdc <HAL_SPI_Receive+0x16c>
 8012cd6:	683b      	ldr	r3, [r7, #0]
 8012cd8:	2b00      	cmp	r3, #0
 8012cda:	d102      	bne.n	8012ce2 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8012cdc:	2303      	movs	r3, #3
 8012cde:	75fb      	strb	r3, [r7, #23]
          goto error;
 8012ce0:	e04a      	b.n	8012d78 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8012ce2:	68fb      	ldr	r3, [r7, #12]
 8012ce4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012ce6:	b29b      	uxth	r3, r3
 8012ce8:	2b00      	cmp	r3, #0
 8012cea:	d1cb      	bne.n	8012c84 <HAL_SPI_Receive+0x114>
 8012cec:	e031      	b.n	8012d52 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8012cee:	68fb      	ldr	r3, [r7, #12]
 8012cf0:	681b      	ldr	r3, [r3, #0]
 8012cf2:	689b      	ldr	r3, [r3, #8]
 8012cf4:	f003 0301 	and.w	r3, r3, #1
 8012cf8:	2b01      	cmp	r3, #1
 8012cfa:	d113      	bne.n	8012d24 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8012cfc:	68fb      	ldr	r3, [r7, #12]
 8012cfe:	681b      	ldr	r3, [r3, #0]
 8012d00:	68da      	ldr	r2, [r3, #12]
 8012d02:	68fb      	ldr	r3, [r7, #12]
 8012d04:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012d06:	b292      	uxth	r2, r2
 8012d08:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8012d0a:	68fb      	ldr	r3, [r7, #12]
 8012d0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012d0e:	1c9a      	adds	r2, r3, #2
 8012d10:	68fb      	ldr	r3, [r7, #12]
 8012d12:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012d14:	68fb      	ldr	r3, [r7, #12]
 8012d16:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012d18:	b29b      	uxth	r3, r3
 8012d1a:	3b01      	subs	r3, #1
 8012d1c:	b29a      	uxth	r2, r3
 8012d1e:	68fb      	ldr	r3, [r7, #12]
 8012d20:	87da      	strh	r2, [r3, #62]	; 0x3e
 8012d22:	e011      	b.n	8012d48 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8012d24:	f7fe fd2c 	bl	8011780 <HAL_GetTick>
 8012d28:	4602      	mov	r2, r0
 8012d2a:	693b      	ldr	r3, [r7, #16]
 8012d2c:	1ad3      	subs	r3, r2, r3
 8012d2e:	683a      	ldr	r2, [r7, #0]
 8012d30:	429a      	cmp	r2, r3
 8012d32:	d803      	bhi.n	8012d3c <HAL_SPI_Receive+0x1cc>
 8012d34:	683b      	ldr	r3, [r7, #0]
 8012d36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012d3a:	d102      	bne.n	8012d42 <HAL_SPI_Receive+0x1d2>
 8012d3c:	683b      	ldr	r3, [r7, #0]
 8012d3e:	2b00      	cmp	r3, #0
 8012d40:	d102      	bne.n	8012d48 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8012d42:	2303      	movs	r3, #3
 8012d44:	75fb      	strb	r3, [r7, #23]
          goto error;
 8012d46:	e017      	b.n	8012d78 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8012d48:	68fb      	ldr	r3, [r7, #12]
 8012d4a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012d4c:	b29b      	uxth	r3, r3
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d1cd      	bne.n	8012cee <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8012d52:	693a      	ldr	r2, [r7, #16]
 8012d54:	6839      	ldr	r1, [r7, #0]
 8012d56:	68f8      	ldr	r0, [r7, #12]
 8012d58:	f000 fa46 	bl	80131e8 <SPI_EndRxTransaction>
 8012d5c:	4603      	mov	r3, r0
 8012d5e:	2b00      	cmp	r3, #0
 8012d60:	d002      	beq.n	8012d68 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8012d62:	68fb      	ldr	r3, [r7, #12]
 8012d64:	2220      	movs	r2, #32
 8012d66:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8012d68:	68fb      	ldr	r3, [r7, #12]
 8012d6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8012d6c:	2b00      	cmp	r3, #0
 8012d6e:	d002      	beq.n	8012d76 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8012d70:	2301      	movs	r3, #1
 8012d72:	75fb      	strb	r3, [r7, #23]
 8012d74:	e000      	b.n	8012d78 <HAL_SPI_Receive+0x208>
  }

error :
 8012d76:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8012d78:	68fb      	ldr	r3, [r7, #12]
 8012d7a:	2201      	movs	r2, #1
 8012d7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8012d80:	68fb      	ldr	r3, [r7, #12]
 8012d82:	2200      	movs	r2, #0
 8012d84:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8012d88:	7dfb      	ldrb	r3, [r7, #23]
}
 8012d8a:	4618      	mov	r0, r3
 8012d8c:	3718      	adds	r7, #24
 8012d8e:	46bd      	mov	sp, r7
 8012d90:	bd80      	pop	{r7, pc}

08012d92 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8012d92:	b580      	push	{r7, lr}
 8012d94:	b08c      	sub	sp, #48	; 0x30
 8012d96:	af00      	add	r7, sp, #0
 8012d98:	60f8      	str	r0, [r7, #12]
 8012d9a:	60b9      	str	r1, [r7, #8]
 8012d9c:	607a      	str	r2, [r7, #4]
 8012d9e:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8012da0:	2301      	movs	r3, #1
 8012da2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8012da4:	2300      	movs	r3, #0
 8012da6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8012daa:	68fb      	ldr	r3, [r7, #12]
 8012dac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8012db0:	2b01      	cmp	r3, #1
 8012db2:	d101      	bne.n	8012db8 <HAL_SPI_TransmitReceive+0x26>
 8012db4:	2302      	movs	r3, #2
 8012db6:	e18a      	b.n	80130ce <HAL_SPI_TransmitReceive+0x33c>
 8012db8:	68fb      	ldr	r3, [r7, #12]
 8012dba:	2201      	movs	r2, #1
 8012dbc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8012dc0:	f7fe fcde 	bl	8011780 <HAL_GetTick>
 8012dc4:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8012dc6:	68fb      	ldr	r3, [r7, #12]
 8012dc8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012dcc:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8012dd0:	68fb      	ldr	r3, [r7, #12]
 8012dd2:	685b      	ldr	r3, [r3, #4]
 8012dd4:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8012dd6:	887b      	ldrh	r3, [r7, #2]
 8012dd8:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8012dda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012dde:	2b01      	cmp	r3, #1
 8012de0:	d00f      	beq.n	8012e02 <HAL_SPI_TransmitReceive+0x70>
 8012de2:	69fb      	ldr	r3, [r7, #28]
 8012de4:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8012de8:	d107      	bne.n	8012dfa <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8012dea:	68fb      	ldr	r3, [r7, #12]
 8012dec:	689b      	ldr	r3, [r3, #8]
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	d103      	bne.n	8012dfa <HAL_SPI_TransmitReceive+0x68>
 8012df2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8012df6:	2b04      	cmp	r3, #4
 8012df8:	d003      	beq.n	8012e02 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8012dfa:	2302      	movs	r3, #2
 8012dfc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8012e00:	e15b      	b.n	80130ba <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8012e02:	68bb      	ldr	r3, [r7, #8]
 8012e04:	2b00      	cmp	r3, #0
 8012e06:	d005      	beq.n	8012e14 <HAL_SPI_TransmitReceive+0x82>
 8012e08:	687b      	ldr	r3, [r7, #4]
 8012e0a:	2b00      	cmp	r3, #0
 8012e0c:	d002      	beq.n	8012e14 <HAL_SPI_TransmitReceive+0x82>
 8012e0e:	887b      	ldrh	r3, [r7, #2]
 8012e10:	2b00      	cmp	r3, #0
 8012e12:	d103      	bne.n	8012e1c <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8012e14:	2301      	movs	r3, #1
 8012e16:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8012e1a:	e14e      	b.n	80130ba <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8012e1c:	68fb      	ldr	r3, [r7, #12]
 8012e1e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8012e22:	b2db      	uxtb	r3, r3
 8012e24:	2b04      	cmp	r3, #4
 8012e26:	d003      	beq.n	8012e30 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8012e28:	68fb      	ldr	r3, [r7, #12]
 8012e2a:	2205      	movs	r2, #5
 8012e2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8012e30:	68fb      	ldr	r3, [r7, #12]
 8012e32:	2200      	movs	r2, #0
 8012e34:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8012e36:	68fb      	ldr	r3, [r7, #12]
 8012e38:	687a      	ldr	r2, [r7, #4]
 8012e3a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8012e3c:	68fb      	ldr	r3, [r7, #12]
 8012e3e:	887a      	ldrh	r2, [r7, #2]
 8012e40:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8012e42:	68fb      	ldr	r3, [r7, #12]
 8012e44:	887a      	ldrh	r2, [r7, #2]
 8012e46:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8012e48:	68fb      	ldr	r3, [r7, #12]
 8012e4a:	68ba      	ldr	r2, [r7, #8]
 8012e4c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8012e4e:	68fb      	ldr	r3, [r7, #12]
 8012e50:	887a      	ldrh	r2, [r7, #2]
 8012e52:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8012e54:	68fb      	ldr	r3, [r7, #12]
 8012e56:	887a      	ldrh	r2, [r7, #2]
 8012e58:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8012e5a:	68fb      	ldr	r3, [r7, #12]
 8012e5c:	2200      	movs	r2, #0
 8012e5e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8012e60:	68fb      	ldr	r3, [r7, #12]
 8012e62:	2200      	movs	r2, #0
 8012e64:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8012e66:	68fb      	ldr	r3, [r7, #12]
 8012e68:	681b      	ldr	r3, [r3, #0]
 8012e6a:	681b      	ldr	r3, [r3, #0]
 8012e6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012e70:	2b40      	cmp	r3, #64	; 0x40
 8012e72:	d007      	beq.n	8012e84 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8012e74:	68fb      	ldr	r3, [r7, #12]
 8012e76:	681b      	ldr	r3, [r3, #0]
 8012e78:	681a      	ldr	r2, [r3, #0]
 8012e7a:	68fb      	ldr	r3, [r7, #12]
 8012e7c:	681b      	ldr	r3, [r3, #0]
 8012e7e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8012e82:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8012e84:	68fb      	ldr	r3, [r7, #12]
 8012e86:	68db      	ldr	r3, [r3, #12]
 8012e88:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8012e8c:	d178      	bne.n	8012f80 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012e8e:	68fb      	ldr	r3, [r7, #12]
 8012e90:	685b      	ldr	r3, [r3, #4]
 8012e92:	2b00      	cmp	r3, #0
 8012e94:	d002      	beq.n	8012e9c <HAL_SPI_TransmitReceive+0x10a>
 8012e96:	8b7b      	ldrh	r3, [r7, #26]
 8012e98:	2b01      	cmp	r3, #1
 8012e9a:	d166      	bne.n	8012f6a <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8012e9c:	68fb      	ldr	r3, [r7, #12]
 8012e9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012ea0:	881a      	ldrh	r2, [r3, #0]
 8012ea2:	68fb      	ldr	r3, [r7, #12]
 8012ea4:	681b      	ldr	r3, [r3, #0]
 8012ea6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8012ea8:	68fb      	ldr	r3, [r7, #12]
 8012eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012eac:	1c9a      	adds	r2, r3, #2
 8012eae:	68fb      	ldr	r3, [r7, #12]
 8012eb0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8012eb2:	68fb      	ldr	r3, [r7, #12]
 8012eb4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012eb6:	b29b      	uxth	r3, r3
 8012eb8:	3b01      	subs	r3, #1
 8012eba:	b29a      	uxth	r2, r3
 8012ebc:	68fb      	ldr	r3, [r7, #12]
 8012ebe:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012ec0:	e053      	b.n	8012f6a <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8012ec2:	68fb      	ldr	r3, [r7, #12]
 8012ec4:	681b      	ldr	r3, [r3, #0]
 8012ec6:	689b      	ldr	r3, [r3, #8]
 8012ec8:	f003 0302 	and.w	r3, r3, #2
 8012ecc:	2b02      	cmp	r3, #2
 8012ece:	d11b      	bne.n	8012f08 <HAL_SPI_TransmitReceive+0x176>
 8012ed0:	68fb      	ldr	r3, [r7, #12]
 8012ed2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012ed4:	b29b      	uxth	r3, r3
 8012ed6:	2b00      	cmp	r3, #0
 8012ed8:	d016      	beq.n	8012f08 <HAL_SPI_TransmitReceive+0x176>
 8012eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012edc:	2b01      	cmp	r3, #1
 8012ede:	d113      	bne.n	8012f08 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8012ee0:	68fb      	ldr	r3, [r7, #12]
 8012ee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012ee4:	881a      	ldrh	r2, [r3, #0]
 8012ee6:	68fb      	ldr	r3, [r7, #12]
 8012ee8:	681b      	ldr	r3, [r3, #0]
 8012eea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8012eec:	68fb      	ldr	r3, [r7, #12]
 8012eee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012ef0:	1c9a      	adds	r2, r3, #2
 8012ef2:	68fb      	ldr	r3, [r7, #12]
 8012ef4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012ef6:	68fb      	ldr	r3, [r7, #12]
 8012ef8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012efa:	b29b      	uxth	r3, r3
 8012efc:	3b01      	subs	r3, #1
 8012efe:	b29a      	uxth	r2, r3
 8012f00:	68fb      	ldr	r3, [r7, #12]
 8012f02:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8012f04:	2300      	movs	r3, #0
 8012f06:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8012f08:	68fb      	ldr	r3, [r7, #12]
 8012f0a:	681b      	ldr	r3, [r3, #0]
 8012f0c:	689b      	ldr	r3, [r3, #8]
 8012f0e:	f003 0301 	and.w	r3, r3, #1
 8012f12:	2b01      	cmp	r3, #1
 8012f14:	d119      	bne.n	8012f4a <HAL_SPI_TransmitReceive+0x1b8>
 8012f16:	68fb      	ldr	r3, [r7, #12]
 8012f18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012f1a:	b29b      	uxth	r3, r3
 8012f1c:	2b00      	cmp	r3, #0
 8012f1e:	d014      	beq.n	8012f4a <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8012f20:	68fb      	ldr	r3, [r7, #12]
 8012f22:	681b      	ldr	r3, [r3, #0]
 8012f24:	68da      	ldr	r2, [r3, #12]
 8012f26:	68fb      	ldr	r3, [r7, #12]
 8012f28:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012f2a:	b292      	uxth	r2, r2
 8012f2c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8012f2e:	68fb      	ldr	r3, [r7, #12]
 8012f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012f32:	1c9a      	adds	r2, r3, #2
 8012f34:	68fb      	ldr	r3, [r7, #12]
 8012f36:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8012f38:	68fb      	ldr	r3, [r7, #12]
 8012f3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012f3c:	b29b      	uxth	r3, r3
 8012f3e:	3b01      	subs	r3, #1
 8012f40:	b29a      	uxth	r2, r3
 8012f42:	68fb      	ldr	r3, [r7, #12]
 8012f44:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8012f46:	2301      	movs	r3, #1
 8012f48:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8012f4a:	f7fe fc19 	bl	8011780 <HAL_GetTick>
 8012f4e:	4602      	mov	r2, r0
 8012f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f52:	1ad3      	subs	r3, r2, r3
 8012f54:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8012f56:	429a      	cmp	r2, r3
 8012f58:	d807      	bhi.n	8012f6a <HAL_SPI_TransmitReceive+0x1d8>
 8012f5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012f5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012f60:	d003      	beq.n	8012f6a <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8012f62:	2303      	movs	r3, #3
 8012f64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8012f68:	e0a7      	b.n	80130ba <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012f6a:	68fb      	ldr	r3, [r7, #12]
 8012f6c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012f6e:	b29b      	uxth	r3, r3
 8012f70:	2b00      	cmp	r3, #0
 8012f72:	d1a6      	bne.n	8012ec2 <HAL_SPI_TransmitReceive+0x130>
 8012f74:	68fb      	ldr	r3, [r7, #12]
 8012f76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8012f78:	b29b      	uxth	r3, r3
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	d1a1      	bne.n	8012ec2 <HAL_SPI_TransmitReceive+0x130>
 8012f7e:	e07c      	b.n	801307a <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8012f80:	68fb      	ldr	r3, [r7, #12]
 8012f82:	685b      	ldr	r3, [r3, #4]
 8012f84:	2b00      	cmp	r3, #0
 8012f86:	d002      	beq.n	8012f8e <HAL_SPI_TransmitReceive+0x1fc>
 8012f88:	8b7b      	ldrh	r3, [r7, #26]
 8012f8a:	2b01      	cmp	r3, #1
 8012f8c:	d16b      	bne.n	8013066 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8012f8e:	68fb      	ldr	r3, [r7, #12]
 8012f90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012f92:	68fb      	ldr	r3, [r7, #12]
 8012f94:	681b      	ldr	r3, [r3, #0]
 8012f96:	330c      	adds	r3, #12
 8012f98:	7812      	ldrb	r2, [r2, #0]
 8012f9a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8012f9c:	68fb      	ldr	r3, [r7, #12]
 8012f9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012fa0:	1c5a      	adds	r2, r3, #1
 8012fa2:	68fb      	ldr	r3, [r7, #12]
 8012fa4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8012fa6:	68fb      	ldr	r3, [r7, #12]
 8012fa8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012faa:	b29b      	uxth	r3, r3
 8012fac:	3b01      	subs	r3, #1
 8012fae:	b29a      	uxth	r2, r3
 8012fb0:	68fb      	ldr	r3, [r7, #12]
 8012fb2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8012fb4:	e057      	b.n	8013066 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8012fb6:	68fb      	ldr	r3, [r7, #12]
 8012fb8:	681b      	ldr	r3, [r3, #0]
 8012fba:	689b      	ldr	r3, [r3, #8]
 8012fbc:	f003 0302 	and.w	r3, r3, #2
 8012fc0:	2b02      	cmp	r3, #2
 8012fc2:	d11c      	bne.n	8012ffe <HAL_SPI_TransmitReceive+0x26c>
 8012fc4:	68fb      	ldr	r3, [r7, #12]
 8012fc6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012fc8:	b29b      	uxth	r3, r3
 8012fca:	2b00      	cmp	r3, #0
 8012fcc:	d017      	beq.n	8012ffe <HAL_SPI_TransmitReceive+0x26c>
 8012fce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012fd0:	2b01      	cmp	r3, #1
 8012fd2:	d114      	bne.n	8012ffe <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8012fd4:	68fb      	ldr	r3, [r7, #12]
 8012fd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8012fd8:	68fb      	ldr	r3, [r7, #12]
 8012fda:	681b      	ldr	r3, [r3, #0]
 8012fdc:	330c      	adds	r3, #12
 8012fde:	7812      	ldrb	r2, [r2, #0]
 8012fe0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8012fe2:	68fb      	ldr	r3, [r7, #12]
 8012fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8012fe6:	1c5a      	adds	r2, r3, #1
 8012fe8:	68fb      	ldr	r3, [r7, #12]
 8012fea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8012fec:	68fb      	ldr	r3, [r7, #12]
 8012fee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8012ff0:	b29b      	uxth	r3, r3
 8012ff2:	3b01      	subs	r3, #1
 8012ff4:	b29a      	uxth	r2, r3
 8012ff6:	68fb      	ldr	r3, [r7, #12]
 8012ff8:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8012ffa:	2300      	movs	r3, #0
 8012ffc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8012ffe:	68fb      	ldr	r3, [r7, #12]
 8013000:	681b      	ldr	r3, [r3, #0]
 8013002:	689b      	ldr	r3, [r3, #8]
 8013004:	f003 0301 	and.w	r3, r3, #1
 8013008:	2b01      	cmp	r3, #1
 801300a:	d119      	bne.n	8013040 <HAL_SPI_TransmitReceive+0x2ae>
 801300c:	68fb      	ldr	r3, [r7, #12]
 801300e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013010:	b29b      	uxth	r3, r3
 8013012:	2b00      	cmp	r3, #0
 8013014:	d014      	beq.n	8013040 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8013016:	68fb      	ldr	r3, [r7, #12]
 8013018:	681b      	ldr	r3, [r3, #0]
 801301a:	68da      	ldr	r2, [r3, #12]
 801301c:	68fb      	ldr	r3, [r7, #12]
 801301e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013020:	b2d2      	uxtb	r2, r2
 8013022:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8013024:	68fb      	ldr	r3, [r7, #12]
 8013026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8013028:	1c5a      	adds	r2, r3, #1
 801302a:	68fb      	ldr	r3, [r7, #12]
 801302c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 801302e:	68fb      	ldr	r3, [r7, #12]
 8013030:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013032:	b29b      	uxth	r3, r3
 8013034:	3b01      	subs	r3, #1
 8013036:	b29a      	uxth	r2, r3
 8013038:	68fb      	ldr	r3, [r7, #12]
 801303a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 801303c:	2301      	movs	r3, #1
 801303e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8013040:	f7fe fb9e 	bl	8011780 <HAL_GetTick>
 8013044:	4602      	mov	r2, r0
 8013046:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013048:	1ad3      	subs	r3, r2, r3
 801304a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801304c:	429a      	cmp	r2, r3
 801304e:	d803      	bhi.n	8013058 <HAL_SPI_TransmitReceive+0x2c6>
 8013050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8013052:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013056:	d102      	bne.n	801305e <HAL_SPI_TransmitReceive+0x2cc>
 8013058:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801305a:	2b00      	cmp	r3, #0
 801305c:	d103      	bne.n	8013066 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 801305e:	2303      	movs	r3, #3
 8013060:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8013064:	e029      	b.n	80130ba <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8013066:	68fb      	ldr	r3, [r7, #12]
 8013068:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 801306a:	b29b      	uxth	r3, r3
 801306c:	2b00      	cmp	r3, #0
 801306e:	d1a2      	bne.n	8012fb6 <HAL_SPI_TransmitReceive+0x224>
 8013070:	68fb      	ldr	r3, [r7, #12]
 8013072:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8013074:	b29b      	uxth	r3, r3
 8013076:	2b00      	cmp	r3, #0
 8013078:	d19d      	bne.n	8012fb6 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 801307a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801307c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801307e:	68f8      	ldr	r0, [r7, #12]
 8013080:	f000 f904 	bl	801328c <SPI_EndRxTxTransaction>
 8013084:	4603      	mov	r3, r0
 8013086:	2b00      	cmp	r3, #0
 8013088:	d006      	beq.n	8013098 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 801308a:	2301      	movs	r3, #1
 801308c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8013090:	68fb      	ldr	r3, [r7, #12]
 8013092:	2220      	movs	r2, #32
 8013094:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8013096:	e010      	b.n	80130ba <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8013098:	68fb      	ldr	r3, [r7, #12]
 801309a:	689b      	ldr	r3, [r3, #8]
 801309c:	2b00      	cmp	r3, #0
 801309e:	d10b      	bne.n	80130b8 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80130a0:	2300      	movs	r3, #0
 80130a2:	617b      	str	r3, [r7, #20]
 80130a4:	68fb      	ldr	r3, [r7, #12]
 80130a6:	681b      	ldr	r3, [r3, #0]
 80130a8:	68db      	ldr	r3, [r3, #12]
 80130aa:	617b      	str	r3, [r7, #20]
 80130ac:	68fb      	ldr	r3, [r7, #12]
 80130ae:	681b      	ldr	r3, [r3, #0]
 80130b0:	689b      	ldr	r3, [r3, #8]
 80130b2:	617b      	str	r3, [r7, #20]
 80130b4:	697b      	ldr	r3, [r7, #20]
 80130b6:	e000      	b.n	80130ba <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80130b8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80130ba:	68fb      	ldr	r3, [r7, #12]
 80130bc:	2201      	movs	r2, #1
 80130be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80130c2:	68fb      	ldr	r3, [r7, #12]
 80130c4:	2200      	movs	r2, #0
 80130c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80130ca:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80130ce:	4618      	mov	r0, r3
 80130d0:	3730      	adds	r7, #48	; 0x30
 80130d2:	46bd      	mov	sp, r7
 80130d4:	bd80      	pop	{r7, pc}
	...

080130d8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80130d8:	b580      	push	{r7, lr}
 80130da:	b088      	sub	sp, #32
 80130dc:	af00      	add	r7, sp, #0
 80130de:	60f8      	str	r0, [r7, #12]
 80130e0:	60b9      	str	r1, [r7, #8]
 80130e2:	603b      	str	r3, [r7, #0]
 80130e4:	4613      	mov	r3, r2
 80130e6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80130e8:	f7fe fb4a 	bl	8011780 <HAL_GetTick>
 80130ec:	4602      	mov	r2, r0
 80130ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80130f0:	1a9b      	subs	r3, r3, r2
 80130f2:	683a      	ldr	r2, [r7, #0]
 80130f4:	4413      	add	r3, r2
 80130f6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80130f8:	f7fe fb42 	bl	8011780 <HAL_GetTick>
 80130fc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80130fe:	4b39      	ldr	r3, [pc, #228]	; (80131e4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8013100:	681b      	ldr	r3, [r3, #0]
 8013102:	015b      	lsls	r3, r3, #5
 8013104:	0d1b      	lsrs	r3, r3, #20
 8013106:	69fa      	ldr	r2, [r7, #28]
 8013108:	fb02 f303 	mul.w	r3, r2, r3
 801310c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 801310e:	e054      	b.n	80131ba <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8013110:	683b      	ldr	r3, [r7, #0]
 8013112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013116:	d050      	beq.n	80131ba <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8013118:	f7fe fb32 	bl	8011780 <HAL_GetTick>
 801311c:	4602      	mov	r2, r0
 801311e:	69bb      	ldr	r3, [r7, #24]
 8013120:	1ad3      	subs	r3, r2, r3
 8013122:	69fa      	ldr	r2, [r7, #28]
 8013124:	429a      	cmp	r2, r3
 8013126:	d902      	bls.n	801312e <SPI_WaitFlagStateUntilTimeout+0x56>
 8013128:	69fb      	ldr	r3, [r7, #28]
 801312a:	2b00      	cmp	r3, #0
 801312c:	d13d      	bne.n	80131aa <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 801312e:	68fb      	ldr	r3, [r7, #12]
 8013130:	681b      	ldr	r3, [r3, #0]
 8013132:	685a      	ldr	r2, [r3, #4]
 8013134:	68fb      	ldr	r3, [r7, #12]
 8013136:	681b      	ldr	r3, [r3, #0]
 8013138:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 801313c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 801313e:	68fb      	ldr	r3, [r7, #12]
 8013140:	685b      	ldr	r3, [r3, #4]
 8013142:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8013146:	d111      	bne.n	801316c <SPI_WaitFlagStateUntilTimeout+0x94>
 8013148:	68fb      	ldr	r3, [r7, #12]
 801314a:	689b      	ldr	r3, [r3, #8]
 801314c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8013150:	d004      	beq.n	801315c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8013152:	68fb      	ldr	r3, [r7, #12]
 8013154:	689b      	ldr	r3, [r3, #8]
 8013156:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 801315a:	d107      	bne.n	801316c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 801315c:	68fb      	ldr	r3, [r7, #12]
 801315e:	681b      	ldr	r3, [r3, #0]
 8013160:	681a      	ldr	r2, [r3, #0]
 8013162:	68fb      	ldr	r3, [r7, #12]
 8013164:	681b      	ldr	r3, [r3, #0]
 8013166:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801316a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 801316c:	68fb      	ldr	r3, [r7, #12]
 801316e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8013170:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8013174:	d10f      	bne.n	8013196 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8013176:	68fb      	ldr	r3, [r7, #12]
 8013178:	681b      	ldr	r3, [r3, #0]
 801317a:	681a      	ldr	r2, [r3, #0]
 801317c:	68fb      	ldr	r3, [r7, #12]
 801317e:	681b      	ldr	r3, [r3, #0]
 8013180:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8013184:	601a      	str	r2, [r3, #0]
 8013186:	68fb      	ldr	r3, [r7, #12]
 8013188:	681b      	ldr	r3, [r3, #0]
 801318a:	681a      	ldr	r2, [r3, #0]
 801318c:	68fb      	ldr	r3, [r7, #12]
 801318e:	681b      	ldr	r3, [r3, #0]
 8013190:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8013194:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8013196:	68fb      	ldr	r3, [r7, #12]
 8013198:	2201      	movs	r2, #1
 801319a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 801319e:	68fb      	ldr	r3, [r7, #12]
 80131a0:	2200      	movs	r2, #0
 80131a2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80131a6:	2303      	movs	r3, #3
 80131a8:	e017      	b.n	80131da <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80131aa:	697b      	ldr	r3, [r7, #20]
 80131ac:	2b00      	cmp	r3, #0
 80131ae:	d101      	bne.n	80131b4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80131b0:	2300      	movs	r3, #0
 80131b2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 80131b4:	697b      	ldr	r3, [r7, #20]
 80131b6:	3b01      	subs	r3, #1
 80131b8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80131ba:	68fb      	ldr	r3, [r7, #12]
 80131bc:	681b      	ldr	r3, [r3, #0]
 80131be:	689a      	ldr	r2, [r3, #8]
 80131c0:	68bb      	ldr	r3, [r7, #8]
 80131c2:	4013      	ands	r3, r2
 80131c4:	68ba      	ldr	r2, [r7, #8]
 80131c6:	429a      	cmp	r2, r3
 80131c8:	bf0c      	ite	eq
 80131ca:	2301      	moveq	r3, #1
 80131cc:	2300      	movne	r3, #0
 80131ce:	b2db      	uxtb	r3, r3
 80131d0:	461a      	mov	r2, r3
 80131d2:	79fb      	ldrb	r3, [r7, #7]
 80131d4:	429a      	cmp	r2, r3
 80131d6:	d19b      	bne.n	8013110 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80131d8:	2300      	movs	r3, #0
}
 80131da:	4618      	mov	r0, r3
 80131dc:	3720      	adds	r7, #32
 80131de:	46bd      	mov	sp, r7
 80131e0:	bd80      	pop	{r7, pc}
 80131e2:	bf00      	nop
 80131e4:	200000fc 	.word	0x200000fc

080131e8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80131e8:	b580      	push	{r7, lr}
 80131ea:	b086      	sub	sp, #24
 80131ec:	af02      	add	r7, sp, #8
 80131ee:	60f8      	str	r0, [r7, #12]
 80131f0:	60b9      	str	r1, [r7, #8]
 80131f2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80131f4:	68fb      	ldr	r3, [r7, #12]
 80131f6:	685b      	ldr	r3, [r3, #4]
 80131f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80131fc:	d111      	bne.n	8013222 <SPI_EndRxTransaction+0x3a>
 80131fe:	68fb      	ldr	r3, [r7, #12]
 8013200:	689b      	ldr	r3, [r3, #8]
 8013202:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8013206:	d004      	beq.n	8013212 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8013208:	68fb      	ldr	r3, [r7, #12]
 801320a:	689b      	ldr	r3, [r3, #8]
 801320c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013210:	d107      	bne.n	8013222 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8013212:	68fb      	ldr	r3, [r7, #12]
 8013214:	681b      	ldr	r3, [r3, #0]
 8013216:	681a      	ldr	r2, [r3, #0]
 8013218:	68fb      	ldr	r3, [r7, #12]
 801321a:	681b      	ldr	r3, [r3, #0]
 801321c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8013220:	601a      	str	r2, [r3, #0]
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))
 8013222:	68fb      	ldr	r3, [r7, #12]
 8013224:	685b      	ldr	r3, [r3, #4]
 8013226:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 801322a:	d117      	bne.n	801325c <SPI_EndRxTransaction+0x74>
 801322c:	68fb      	ldr	r3, [r7, #12]
 801322e:	689b      	ldr	r3, [r3, #8]
 8013230:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8013234:	d112      	bne.n	801325c <SPI_EndRxTransaction+0x74>
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	9300      	str	r3, [sp, #0]
 801323a:	68bb      	ldr	r3, [r7, #8]
 801323c:	2200      	movs	r2, #0
 801323e:	2101      	movs	r1, #1
 8013240:	68f8      	ldr	r0, [r7, #12]
 8013242:	f7ff ff49 	bl	80130d8 <SPI_WaitFlagStateUntilTimeout>
 8013246:	4603      	mov	r3, r0
 8013248:	2b00      	cmp	r3, #0
 801324a:	d01a      	beq.n	8013282 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 801324c:	68fb      	ldr	r3, [r7, #12]
 801324e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013250:	f043 0220 	orr.w	r2, r3, #32
 8013254:	68fb      	ldr	r3, [r7, #12]
 8013256:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8013258:	2303      	movs	r3, #3
 801325a:	e013      	b.n	8013284 <SPI_EndRxTransaction+0x9c>
    }
  }
  else
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 801325c:	687b      	ldr	r3, [r7, #4]
 801325e:	9300      	str	r3, [sp, #0]
 8013260:	68bb      	ldr	r3, [r7, #8]
 8013262:	2200      	movs	r2, #0
 8013264:	2180      	movs	r1, #128	; 0x80
 8013266:	68f8      	ldr	r0, [r7, #12]
 8013268:	f7ff ff36 	bl	80130d8 <SPI_WaitFlagStateUntilTimeout>
 801326c:	4603      	mov	r3, r0
 801326e:	2b00      	cmp	r3, #0
 8013270:	d007      	beq.n	8013282 <SPI_EndRxTransaction+0x9a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8013272:	68fb      	ldr	r3, [r7, #12]
 8013274:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8013276:	f043 0220 	orr.w	r2, r3, #32
 801327a:	68fb      	ldr	r3, [r7, #12]
 801327c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 801327e:	2303      	movs	r3, #3
 8013280:	e000      	b.n	8013284 <SPI_EndRxTransaction+0x9c>
    }
  }
  return HAL_OK;
 8013282:	2300      	movs	r3, #0
}
 8013284:	4618      	mov	r0, r3
 8013286:	3710      	adds	r7, #16
 8013288:	46bd      	mov	sp, r7
 801328a:	bd80      	pop	{r7, pc}

0801328c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 801328c:	b580      	push	{r7, lr}
 801328e:	b086      	sub	sp, #24
 8013290:	af02      	add	r7, sp, #8
 8013292:	60f8      	str	r0, [r7, #12]
 8013294:	60b9      	str	r1, [r7, #8]
 8013296:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8013298:	687b      	ldr	r3, [r7, #4]
 801329a:	9300      	str	r3, [sp, #0]
 801329c:	68bb      	ldr	r3, [r7, #8]
 801329e:	2200      	movs	r2, #0
 80132a0:	2180      	movs	r1, #128	; 0x80
 80132a2:	68f8      	ldr	r0, [r7, #12]
 80132a4:	f7ff ff18 	bl	80130d8 <SPI_WaitFlagStateUntilTimeout>
 80132a8:	4603      	mov	r3, r0
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	d007      	beq.n	80132be <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80132ae:	68fb      	ldr	r3, [r7, #12]
 80132b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80132b2:	f043 0220 	orr.w	r2, r3, #32
 80132b6:	68fb      	ldr	r3, [r7, #12]
 80132b8:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80132ba:	2303      	movs	r3, #3
 80132bc:	e000      	b.n	80132c0 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80132be:	2300      	movs	r3, #0
}
 80132c0:	4618      	mov	r0, r3
 80132c2:	3710      	adds	r7, #16
 80132c4:	46bd      	mov	sp, r7
 80132c6:	bd80      	pop	{r7, pc}

080132c8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80132c8:	b580      	push	{r7, lr}
 80132ca:	b082      	sub	sp, #8
 80132cc:	af00      	add	r7, sp, #0
 80132ce:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80132d0:	687b      	ldr	r3, [r7, #4]
 80132d2:	2b00      	cmp	r3, #0
 80132d4:	d101      	bne.n	80132da <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80132d6:	2301      	movs	r3, #1
 80132d8:	e041      	b.n	801335e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80132da:	687b      	ldr	r3, [r7, #4]
 80132dc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80132e0:	b2db      	uxtb	r3, r3
 80132e2:	2b00      	cmp	r3, #0
 80132e4:	d106      	bne.n	80132f4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80132e6:	687b      	ldr	r3, [r7, #4]
 80132e8:	2200      	movs	r2, #0
 80132ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80132ee:	6878      	ldr	r0, [r7, #4]
 80132f0:	f7fd fdf2 	bl	8010ed8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80132f4:	687b      	ldr	r3, [r7, #4]
 80132f6:	2202      	movs	r2, #2
 80132f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80132fc:	687b      	ldr	r3, [r7, #4]
 80132fe:	681a      	ldr	r2, [r3, #0]
 8013300:	687b      	ldr	r3, [r7, #4]
 8013302:	3304      	adds	r3, #4
 8013304:	4619      	mov	r1, r3
 8013306:	4610      	mov	r0, r2
 8013308:	f000 fde6 	bl	8013ed8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801330c:	687b      	ldr	r3, [r7, #4]
 801330e:	2201      	movs	r2, #1
 8013310:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8013314:	687b      	ldr	r3, [r7, #4]
 8013316:	2201      	movs	r2, #1
 8013318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 801331c:	687b      	ldr	r3, [r7, #4]
 801331e:	2201      	movs	r2, #1
 8013320:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8013324:	687b      	ldr	r3, [r7, #4]
 8013326:	2201      	movs	r2, #1
 8013328:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 801332c:	687b      	ldr	r3, [r7, #4]
 801332e:	2201      	movs	r2, #1
 8013330:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8013334:	687b      	ldr	r3, [r7, #4]
 8013336:	2201      	movs	r2, #1
 8013338:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	2201      	movs	r2, #1
 8013340:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8013344:	687b      	ldr	r3, [r7, #4]
 8013346:	2201      	movs	r2, #1
 8013348:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801334c:	687b      	ldr	r3, [r7, #4]
 801334e:	2201      	movs	r2, #1
 8013350:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	2201      	movs	r2, #1
 8013358:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 801335c:	2300      	movs	r3, #0
}
 801335e:	4618      	mov	r0, r3
 8013360:	3708      	adds	r7, #8
 8013362:	46bd      	mov	sp, r7
 8013364:	bd80      	pop	{r7, pc}
	...

08013368 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8013368:	b480      	push	{r7}
 801336a:	b085      	sub	sp, #20
 801336c:	af00      	add	r7, sp, #0
 801336e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8013370:	687b      	ldr	r3, [r7, #4]
 8013372:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8013376:	b2db      	uxtb	r3, r3
 8013378:	2b01      	cmp	r3, #1
 801337a:	d001      	beq.n	8013380 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 801337c:	2301      	movs	r3, #1
 801337e:	e044      	b.n	801340a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013380:	687b      	ldr	r3, [r7, #4]
 8013382:	2202      	movs	r2, #2
 8013384:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8013388:	687b      	ldr	r3, [r7, #4]
 801338a:	681b      	ldr	r3, [r3, #0]
 801338c:	68da      	ldr	r2, [r3, #12]
 801338e:	687b      	ldr	r3, [r7, #4]
 8013390:	681b      	ldr	r3, [r3, #0]
 8013392:	f042 0201 	orr.w	r2, r2, #1
 8013396:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8013398:	687b      	ldr	r3, [r7, #4]
 801339a:	681b      	ldr	r3, [r3, #0]
 801339c:	4a1d      	ldr	r2, [pc, #116]	; (8013414 <HAL_TIM_Base_Start_IT+0xac>)
 801339e:	4293      	cmp	r3, r2
 80133a0:	d018      	beq.n	80133d4 <HAL_TIM_Base_Start_IT+0x6c>
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	681b      	ldr	r3, [r3, #0]
 80133a6:	4a1c      	ldr	r2, [pc, #112]	; (8013418 <HAL_TIM_Base_Start_IT+0xb0>)
 80133a8:	4293      	cmp	r3, r2
 80133aa:	d013      	beq.n	80133d4 <HAL_TIM_Base_Start_IT+0x6c>
 80133ac:	687b      	ldr	r3, [r7, #4]
 80133ae:	681b      	ldr	r3, [r3, #0]
 80133b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80133b4:	d00e      	beq.n	80133d4 <HAL_TIM_Base_Start_IT+0x6c>
 80133b6:	687b      	ldr	r3, [r7, #4]
 80133b8:	681b      	ldr	r3, [r3, #0]
 80133ba:	4a18      	ldr	r2, [pc, #96]	; (801341c <HAL_TIM_Base_Start_IT+0xb4>)
 80133bc:	4293      	cmp	r3, r2
 80133be:	d009      	beq.n	80133d4 <HAL_TIM_Base_Start_IT+0x6c>
 80133c0:	687b      	ldr	r3, [r7, #4]
 80133c2:	681b      	ldr	r3, [r3, #0]
 80133c4:	4a16      	ldr	r2, [pc, #88]	; (8013420 <HAL_TIM_Base_Start_IT+0xb8>)
 80133c6:	4293      	cmp	r3, r2
 80133c8:	d004      	beq.n	80133d4 <HAL_TIM_Base_Start_IT+0x6c>
 80133ca:	687b      	ldr	r3, [r7, #4]
 80133cc:	681b      	ldr	r3, [r3, #0]
 80133ce:	4a15      	ldr	r2, [pc, #84]	; (8013424 <HAL_TIM_Base_Start_IT+0xbc>)
 80133d0:	4293      	cmp	r3, r2
 80133d2:	d111      	bne.n	80133f8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80133d4:	687b      	ldr	r3, [r7, #4]
 80133d6:	681b      	ldr	r3, [r3, #0]
 80133d8:	689b      	ldr	r3, [r3, #8]
 80133da:	f003 0307 	and.w	r3, r3, #7
 80133de:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80133e0:	68fb      	ldr	r3, [r7, #12]
 80133e2:	2b06      	cmp	r3, #6
 80133e4:	d010      	beq.n	8013408 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80133e6:	687b      	ldr	r3, [r7, #4]
 80133e8:	681b      	ldr	r3, [r3, #0]
 80133ea:	681a      	ldr	r2, [r3, #0]
 80133ec:	687b      	ldr	r3, [r7, #4]
 80133ee:	681b      	ldr	r3, [r3, #0]
 80133f0:	f042 0201 	orr.w	r2, r2, #1
 80133f4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80133f6:	e007      	b.n	8013408 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	681b      	ldr	r3, [r3, #0]
 80133fc:	681a      	ldr	r2, [r3, #0]
 80133fe:	687b      	ldr	r3, [r7, #4]
 8013400:	681b      	ldr	r3, [r3, #0]
 8013402:	f042 0201 	orr.w	r2, r2, #1
 8013406:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8013408:	2300      	movs	r3, #0
}
 801340a:	4618      	mov	r0, r3
 801340c:	3714      	adds	r7, #20
 801340e:	46bd      	mov	sp, r7
 8013410:	bc80      	pop	{r7}
 8013412:	4770      	bx	lr
 8013414:	40012c00 	.word	0x40012c00
 8013418:	40013400 	.word	0x40013400
 801341c:	40000400 	.word	0x40000400
 8013420:	40000800 	.word	0x40000800
 8013424:	40000c00 	.word	0x40000c00

08013428 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8013428:	b580      	push	{r7, lr}
 801342a:	b082      	sub	sp, #8
 801342c:	af00      	add	r7, sp, #0
 801342e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8013430:	687b      	ldr	r3, [r7, #4]
 8013432:	2b00      	cmp	r3, #0
 8013434:	d101      	bne.n	801343a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8013436:	2301      	movs	r3, #1
 8013438:	e041      	b.n	80134be <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 801343a:	687b      	ldr	r3, [r7, #4]
 801343c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8013440:	b2db      	uxtb	r3, r3
 8013442:	2b00      	cmp	r3, #0
 8013444:	d106      	bne.n	8013454 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8013446:	687b      	ldr	r3, [r7, #4]
 8013448:	2200      	movs	r2, #0
 801344a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 801344e:	6878      	ldr	r0, [r7, #4]
 8013450:	f000 f839 	bl	80134c6 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8013454:	687b      	ldr	r3, [r7, #4]
 8013456:	2202      	movs	r2, #2
 8013458:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 801345c:	687b      	ldr	r3, [r7, #4]
 801345e:	681a      	ldr	r2, [r3, #0]
 8013460:	687b      	ldr	r3, [r7, #4]
 8013462:	3304      	adds	r3, #4
 8013464:	4619      	mov	r1, r3
 8013466:	4610      	mov	r0, r2
 8013468:	f000 fd36 	bl	8013ed8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 801346c:	687b      	ldr	r3, [r7, #4]
 801346e:	2201      	movs	r2, #1
 8013470:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	2201      	movs	r2, #1
 8013478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	2201      	movs	r2, #1
 8013480:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8013484:	687b      	ldr	r3, [r7, #4]
 8013486:	2201      	movs	r2, #1
 8013488:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 801348c:	687b      	ldr	r3, [r7, #4]
 801348e:	2201      	movs	r2, #1
 8013490:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8013494:	687b      	ldr	r3, [r7, #4]
 8013496:	2201      	movs	r2, #1
 8013498:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 801349c:	687b      	ldr	r3, [r7, #4]
 801349e:	2201      	movs	r2, #1
 80134a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80134a4:	687b      	ldr	r3, [r7, #4]
 80134a6:	2201      	movs	r2, #1
 80134a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80134ac:	687b      	ldr	r3, [r7, #4]
 80134ae:	2201      	movs	r2, #1
 80134b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80134b4:	687b      	ldr	r3, [r7, #4]
 80134b6:	2201      	movs	r2, #1
 80134b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80134bc:	2300      	movs	r3, #0
}
 80134be:	4618      	mov	r0, r3
 80134c0:	3708      	adds	r7, #8
 80134c2:	46bd      	mov	sp, r7
 80134c4:	bd80      	pop	{r7, pc}

080134c6 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80134c6:	b480      	push	{r7}
 80134c8:	b083      	sub	sp, #12
 80134ca:	af00      	add	r7, sp, #0
 80134cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80134ce:	bf00      	nop
 80134d0:	370c      	adds	r7, #12
 80134d2:	46bd      	mov	sp, r7
 80134d4:	bc80      	pop	{r7}
 80134d6:	4770      	bx	lr

080134d8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80134d8:	b580      	push	{r7, lr}
 80134da:	b084      	sub	sp, #16
 80134dc:	af00      	add	r7, sp, #0
 80134de:	6078      	str	r0, [r7, #4]
 80134e0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80134e2:	683b      	ldr	r3, [r7, #0]
 80134e4:	2b00      	cmp	r3, #0
 80134e6:	d109      	bne.n	80134fc <HAL_TIM_PWM_Start+0x24>
 80134e8:	687b      	ldr	r3, [r7, #4]
 80134ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80134ee:	b2db      	uxtb	r3, r3
 80134f0:	2b01      	cmp	r3, #1
 80134f2:	bf14      	ite	ne
 80134f4:	2301      	movne	r3, #1
 80134f6:	2300      	moveq	r3, #0
 80134f8:	b2db      	uxtb	r3, r3
 80134fa:	e022      	b.n	8013542 <HAL_TIM_PWM_Start+0x6a>
 80134fc:	683b      	ldr	r3, [r7, #0]
 80134fe:	2b04      	cmp	r3, #4
 8013500:	d109      	bne.n	8013516 <HAL_TIM_PWM_Start+0x3e>
 8013502:	687b      	ldr	r3, [r7, #4]
 8013504:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8013508:	b2db      	uxtb	r3, r3
 801350a:	2b01      	cmp	r3, #1
 801350c:	bf14      	ite	ne
 801350e:	2301      	movne	r3, #1
 8013510:	2300      	moveq	r3, #0
 8013512:	b2db      	uxtb	r3, r3
 8013514:	e015      	b.n	8013542 <HAL_TIM_PWM_Start+0x6a>
 8013516:	683b      	ldr	r3, [r7, #0]
 8013518:	2b08      	cmp	r3, #8
 801351a:	d109      	bne.n	8013530 <HAL_TIM_PWM_Start+0x58>
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8013522:	b2db      	uxtb	r3, r3
 8013524:	2b01      	cmp	r3, #1
 8013526:	bf14      	ite	ne
 8013528:	2301      	movne	r3, #1
 801352a:	2300      	moveq	r3, #0
 801352c:	b2db      	uxtb	r3, r3
 801352e:	e008      	b.n	8013542 <HAL_TIM_PWM_Start+0x6a>
 8013530:	687b      	ldr	r3, [r7, #4]
 8013532:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8013536:	b2db      	uxtb	r3, r3
 8013538:	2b01      	cmp	r3, #1
 801353a:	bf14      	ite	ne
 801353c:	2301      	movne	r3, #1
 801353e:	2300      	moveq	r3, #0
 8013540:	b2db      	uxtb	r3, r3
 8013542:	2b00      	cmp	r3, #0
 8013544:	d001      	beq.n	801354a <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8013546:	2301      	movs	r3, #1
 8013548:	e072      	b.n	8013630 <HAL_TIM_PWM_Start+0x158>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 801354a:	683b      	ldr	r3, [r7, #0]
 801354c:	2b00      	cmp	r3, #0
 801354e:	d104      	bne.n	801355a <HAL_TIM_PWM_Start+0x82>
 8013550:	687b      	ldr	r3, [r7, #4]
 8013552:	2202      	movs	r2, #2
 8013554:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8013558:	e013      	b.n	8013582 <HAL_TIM_PWM_Start+0xaa>
 801355a:	683b      	ldr	r3, [r7, #0]
 801355c:	2b04      	cmp	r3, #4
 801355e:	d104      	bne.n	801356a <HAL_TIM_PWM_Start+0x92>
 8013560:	687b      	ldr	r3, [r7, #4]
 8013562:	2202      	movs	r2, #2
 8013564:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8013568:	e00b      	b.n	8013582 <HAL_TIM_PWM_Start+0xaa>
 801356a:	683b      	ldr	r3, [r7, #0]
 801356c:	2b08      	cmp	r3, #8
 801356e:	d104      	bne.n	801357a <HAL_TIM_PWM_Start+0xa2>
 8013570:	687b      	ldr	r3, [r7, #4]
 8013572:	2202      	movs	r2, #2
 8013574:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8013578:	e003      	b.n	8013582 <HAL_TIM_PWM_Start+0xaa>
 801357a:	687b      	ldr	r3, [r7, #4]
 801357c:	2202      	movs	r2, #2
 801357e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8013582:	687b      	ldr	r3, [r7, #4]
 8013584:	681b      	ldr	r3, [r3, #0]
 8013586:	2201      	movs	r2, #1
 8013588:	6839      	ldr	r1, [r7, #0]
 801358a:	4618      	mov	r0, r3
 801358c:	f000 ff60 	bl	8014450 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	681b      	ldr	r3, [r3, #0]
 8013594:	4a28      	ldr	r2, [pc, #160]	; (8013638 <HAL_TIM_PWM_Start+0x160>)
 8013596:	4293      	cmp	r3, r2
 8013598:	d004      	beq.n	80135a4 <HAL_TIM_PWM_Start+0xcc>
 801359a:	687b      	ldr	r3, [r7, #4]
 801359c:	681b      	ldr	r3, [r3, #0]
 801359e:	4a27      	ldr	r2, [pc, #156]	; (801363c <HAL_TIM_PWM_Start+0x164>)
 80135a0:	4293      	cmp	r3, r2
 80135a2:	d101      	bne.n	80135a8 <HAL_TIM_PWM_Start+0xd0>
 80135a4:	2301      	movs	r3, #1
 80135a6:	e000      	b.n	80135aa <HAL_TIM_PWM_Start+0xd2>
 80135a8:	2300      	movs	r3, #0
 80135aa:	2b00      	cmp	r3, #0
 80135ac:	d007      	beq.n	80135be <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80135ae:	687b      	ldr	r3, [r7, #4]
 80135b0:	681b      	ldr	r3, [r3, #0]
 80135b2:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80135b4:	687b      	ldr	r3, [r7, #4]
 80135b6:	681b      	ldr	r3, [r3, #0]
 80135b8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80135bc:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80135be:	687b      	ldr	r3, [r7, #4]
 80135c0:	681b      	ldr	r3, [r3, #0]
 80135c2:	4a1d      	ldr	r2, [pc, #116]	; (8013638 <HAL_TIM_PWM_Start+0x160>)
 80135c4:	4293      	cmp	r3, r2
 80135c6:	d018      	beq.n	80135fa <HAL_TIM_PWM_Start+0x122>
 80135c8:	687b      	ldr	r3, [r7, #4]
 80135ca:	681b      	ldr	r3, [r3, #0]
 80135cc:	4a1b      	ldr	r2, [pc, #108]	; (801363c <HAL_TIM_PWM_Start+0x164>)
 80135ce:	4293      	cmp	r3, r2
 80135d0:	d013      	beq.n	80135fa <HAL_TIM_PWM_Start+0x122>
 80135d2:	687b      	ldr	r3, [r7, #4]
 80135d4:	681b      	ldr	r3, [r3, #0]
 80135d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80135da:	d00e      	beq.n	80135fa <HAL_TIM_PWM_Start+0x122>
 80135dc:	687b      	ldr	r3, [r7, #4]
 80135de:	681b      	ldr	r3, [r3, #0]
 80135e0:	4a17      	ldr	r2, [pc, #92]	; (8013640 <HAL_TIM_PWM_Start+0x168>)
 80135e2:	4293      	cmp	r3, r2
 80135e4:	d009      	beq.n	80135fa <HAL_TIM_PWM_Start+0x122>
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	681b      	ldr	r3, [r3, #0]
 80135ea:	4a16      	ldr	r2, [pc, #88]	; (8013644 <HAL_TIM_PWM_Start+0x16c>)
 80135ec:	4293      	cmp	r3, r2
 80135ee:	d004      	beq.n	80135fa <HAL_TIM_PWM_Start+0x122>
 80135f0:	687b      	ldr	r3, [r7, #4]
 80135f2:	681b      	ldr	r3, [r3, #0]
 80135f4:	4a14      	ldr	r2, [pc, #80]	; (8013648 <HAL_TIM_PWM_Start+0x170>)
 80135f6:	4293      	cmp	r3, r2
 80135f8:	d111      	bne.n	801361e <HAL_TIM_PWM_Start+0x146>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80135fa:	687b      	ldr	r3, [r7, #4]
 80135fc:	681b      	ldr	r3, [r3, #0]
 80135fe:	689b      	ldr	r3, [r3, #8]
 8013600:	f003 0307 	and.w	r3, r3, #7
 8013604:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8013606:	68fb      	ldr	r3, [r7, #12]
 8013608:	2b06      	cmp	r3, #6
 801360a:	d010      	beq.n	801362e <HAL_TIM_PWM_Start+0x156>
    {
      __HAL_TIM_ENABLE(htim);
 801360c:	687b      	ldr	r3, [r7, #4]
 801360e:	681b      	ldr	r3, [r3, #0]
 8013610:	681a      	ldr	r2, [r3, #0]
 8013612:	687b      	ldr	r3, [r7, #4]
 8013614:	681b      	ldr	r3, [r3, #0]
 8013616:	f042 0201 	orr.w	r2, r2, #1
 801361a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 801361c:	e007      	b.n	801362e <HAL_TIM_PWM_Start+0x156>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 801361e:	687b      	ldr	r3, [r7, #4]
 8013620:	681b      	ldr	r3, [r3, #0]
 8013622:	681a      	ldr	r2, [r3, #0]
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	681b      	ldr	r3, [r3, #0]
 8013628:	f042 0201 	orr.w	r2, r2, #1
 801362c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 801362e:	2300      	movs	r3, #0
}
 8013630:	4618      	mov	r0, r3
 8013632:	3710      	adds	r7, #16
 8013634:	46bd      	mov	sp, r7
 8013636:	bd80      	pop	{r7, pc}
 8013638:	40012c00 	.word	0x40012c00
 801363c:	40013400 	.word	0x40013400
 8013640:	40000400 	.word	0x40000400
 8013644:	40000800 	.word	0x40000800
 8013648:	40000c00 	.word	0x40000c00

0801364c <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 801364c:	b580      	push	{r7, lr}
 801364e:	b082      	sub	sp, #8
 8013650:	af00      	add	r7, sp, #0
 8013652:	6078      	str	r0, [r7, #4]
 8013654:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8013656:	687b      	ldr	r3, [r7, #4]
 8013658:	681b      	ldr	r3, [r3, #0]
 801365a:	2200      	movs	r2, #0
 801365c:	6839      	ldr	r1, [r7, #0]
 801365e:	4618      	mov	r0, r3
 8013660:	f000 fef6 	bl	8014450 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8013664:	687b      	ldr	r3, [r7, #4]
 8013666:	681b      	ldr	r3, [r3, #0]
 8013668:	4a2e      	ldr	r2, [pc, #184]	; (8013724 <HAL_TIM_PWM_Stop+0xd8>)
 801366a:	4293      	cmp	r3, r2
 801366c:	d004      	beq.n	8013678 <HAL_TIM_PWM_Stop+0x2c>
 801366e:	687b      	ldr	r3, [r7, #4]
 8013670:	681b      	ldr	r3, [r3, #0]
 8013672:	4a2d      	ldr	r2, [pc, #180]	; (8013728 <HAL_TIM_PWM_Stop+0xdc>)
 8013674:	4293      	cmp	r3, r2
 8013676:	d101      	bne.n	801367c <HAL_TIM_PWM_Stop+0x30>
 8013678:	2301      	movs	r3, #1
 801367a:	e000      	b.n	801367e <HAL_TIM_PWM_Stop+0x32>
 801367c:	2300      	movs	r3, #0
 801367e:	2b00      	cmp	r3, #0
 8013680:	d017      	beq.n	80136b2 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8013682:	687b      	ldr	r3, [r7, #4]
 8013684:	681b      	ldr	r3, [r3, #0]
 8013686:	6a1a      	ldr	r2, [r3, #32]
 8013688:	f241 1311 	movw	r3, #4369	; 0x1111
 801368c:	4013      	ands	r3, r2
 801368e:	2b00      	cmp	r3, #0
 8013690:	d10f      	bne.n	80136b2 <HAL_TIM_PWM_Stop+0x66>
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	681b      	ldr	r3, [r3, #0]
 8013696:	6a1a      	ldr	r2, [r3, #32]
 8013698:	f240 4344 	movw	r3, #1092	; 0x444
 801369c:	4013      	ands	r3, r2
 801369e:	2b00      	cmp	r3, #0
 80136a0:	d107      	bne.n	80136b2 <HAL_TIM_PWM_Stop+0x66>
 80136a2:	687b      	ldr	r3, [r7, #4]
 80136a4:	681b      	ldr	r3, [r3, #0]
 80136a6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80136a8:	687b      	ldr	r3, [r7, #4]
 80136aa:	681b      	ldr	r3, [r3, #0]
 80136ac:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80136b0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80136b2:	687b      	ldr	r3, [r7, #4]
 80136b4:	681b      	ldr	r3, [r3, #0]
 80136b6:	6a1a      	ldr	r2, [r3, #32]
 80136b8:	f241 1311 	movw	r3, #4369	; 0x1111
 80136bc:	4013      	ands	r3, r2
 80136be:	2b00      	cmp	r3, #0
 80136c0:	d10f      	bne.n	80136e2 <HAL_TIM_PWM_Stop+0x96>
 80136c2:	687b      	ldr	r3, [r7, #4]
 80136c4:	681b      	ldr	r3, [r3, #0]
 80136c6:	6a1a      	ldr	r2, [r3, #32]
 80136c8:	f240 4344 	movw	r3, #1092	; 0x444
 80136cc:	4013      	ands	r3, r2
 80136ce:	2b00      	cmp	r3, #0
 80136d0:	d107      	bne.n	80136e2 <HAL_TIM_PWM_Stop+0x96>
 80136d2:	687b      	ldr	r3, [r7, #4]
 80136d4:	681b      	ldr	r3, [r3, #0]
 80136d6:	681a      	ldr	r2, [r3, #0]
 80136d8:	687b      	ldr	r3, [r7, #4]
 80136da:	681b      	ldr	r3, [r3, #0]
 80136dc:	f022 0201 	bic.w	r2, r2, #1
 80136e0:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80136e2:	683b      	ldr	r3, [r7, #0]
 80136e4:	2b00      	cmp	r3, #0
 80136e6:	d104      	bne.n	80136f2 <HAL_TIM_PWM_Stop+0xa6>
 80136e8:	687b      	ldr	r3, [r7, #4]
 80136ea:	2201      	movs	r2, #1
 80136ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80136f0:	e013      	b.n	801371a <HAL_TIM_PWM_Stop+0xce>
 80136f2:	683b      	ldr	r3, [r7, #0]
 80136f4:	2b04      	cmp	r3, #4
 80136f6:	d104      	bne.n	8013702 <HAL_TIM_PWM_Stop+0xb6>
 80136f8:	687b      	ldr	r3, [r7, #4]
 80136fa:	2201      	movs	r2, #1
 80136fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8013700:	e00b      	b.n	801371a <HAL_TIM_PWM_Stop+0xce>
 8013702:	683b      	ldr	r3, [r7, #0]
 8013704:	2b08      	cmp	r3, #8
 8013706:	d104      	bne.n	8013712 <HAL_TIM_PWM_Stop+0xc6>
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	2201      	movs	r2, #1
 801370c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8013710:	e003      	b.n	801371a <HAL_TIM_PWM_Stop+0xce>
 8013712:	687b      	ldr	r3, [r7, #4]
 8013714:	2201      	movs	r2, #1
 8013716:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 801371a:	2300      	movs	r3, #0
}
 801371c:	4618      	mov	r0, r3
 801371e:	3708      	adds	r7, #8
 8013720:	46bd      	mov	sp, r7
 8013722:	bd80      	pop	{r7, pc}
 8013724:	40012c00 	.word	0x40012c00
 8013728:	40013400 	.word	0x40013400

0801372c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 801372c:	b580      	push	{r7, lr}
 801372e:	b086      	sub	sp, #24
 8013730:	af00      	add	r7, sp, #0
 8013732:	6078      	str	r0, [r7, #4]
 8013734:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8013736:	687b      	ldr	r3, [r7, #4]
 8013738:	2b00      	cmp	r3, #0
 801373a:	d101      	bne.n	8013740 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 801373c:	2301      	movs	r3, #1
 801373e:	e093      	b.n	8013868 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8013740:	687b      	ldr	r3, [r7, #4]
 8013742:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8013746:	b2db      	uxtb	r3, r3
 8013748:	2b00      	cmp	r3, #0
 801374a:	d106      	bne.n	801375a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	2200      	movs	r2, #0
 8013750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8013754:	6878      	ldr	r0, [r7, #4]
 8013756:	f7fd fc13 	bl	8010f80 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 801375a:	687b      	ldr	r3, [r7, #4]
 801375c:	2202      	movs	r2, #2
 801375e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8013762:	687b      	ldr	r3, [r7, #4]
 8013764:	681b      	ldr	r3, [r3, #0]
 8013766:	689b      	ldr	r3, [r3, #8]
 8013768:	687a      	ldr	r2, [r7, #4]
 801376a:	6812      	ldr	r2, [r2, #0]
 801376c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8013770:	f023 0307 	bic.w	r3, r3, #7
 8013774:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8013776:	687b      	ldr	r3, [r7, #4]
 8013778:	681a      	ldr	r2, [r3, #0]
 801377a:	687b      	ldr	r3, [r7, #4]
 801377c:	3304      	adds	r3, #4
 801377e:	4619      	mov	r1, r3
 8013780:	4610      	mov	r0, r2
 8013782:	f000 fba9 	bl	8013ed8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8013786:	687b      	ldr	r3, [r7, #4]
 8013788:	681b      	ldr	r3, [r3, #0]
 801378a:	689b      	ldr	r3, [r3, #8]
 801378c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 801378e:	687b      	ldr	r3, [r7, #4]
 8013790:	681b      	ldr	r3, [r3, #0]
 8013792:	699b      	ldr	r3, [r3, #24]
 8013794:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8013796:	687b      	ldr	r3, [r7, #4]
 8013798:	681b      	ldr	r3, [r3, #0]
 801379a:	6a1b      	ldr	r3, [r3, #32]
 801379c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 801379e:	683b      	ldr	r3, [r7, #0]
 80137a0:	681b      	ldr	r3, [r3, #0]
 80137a2:	697a      	ldr	r2, [r7, #20]
 80137a4:	4313      	orrs	r3, r2
 80137a6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80137a8:	693b      	ldr	r3, [r7, #16]
 80137aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80137ae:	f023 0303 	bic.w	r3, r3, #3
 80137b2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80137b4:	683b      	ldr	r3, [r7, #0]
 80137b6:	689a      	ldr	r2, [r3, #8]
 80137b8:	683b      	ldr	r3, [r7, #0]
 80137ba:	699b      	ldr	r3, [r3, #24]
 80137bc:	021b      	lsls	r3, r3, #8
 80137be:	4313      	orrs	r3, r2
 80137c0:	693a      	ldr	r2, [r7, #16]
 80137c2:	4313      	orrs	r3, r2
 80137c4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80137c6:	693b      	ldr	r3, [r7, #16]
 80137c8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80137cc:	f023 030c 	bic.w	r3, r3, #12
 80137d0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80137d2:	693b      	ldr	r3, [r7, #16]
 80137d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80137d8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80137dc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80137de:	683b      	ldr	r3, [r7, #0]
 80137e0:	68da      	ldr	r2, [r3, #12]
 80137e2:	683b      	ldr	r3, [r7, #0]
 80137e4:	69db      	ldr	r3, [r3, #28]
 80137e6:	021b      	lsls	r3, r3, #8
 80137e8:	4313      	orrs	r3, r2
 80137ea:	693a      	ldr	r2, [r7, #16]
 80137ec:	4313      	orrs	r3, r2
 80137ee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80137f0:	683b      	ldr	r3, [r7, #0]
 80137f2:	691b      	ldr	r3, [r3, #16]
 80137f4:	011a      	lsls	r2, r3, #4
 80137f6:	683b      	ldr	r3, [r7, #0]
 80137f8:	6a1b      	ldr	r3, [r3, #32]
 80137fa:	031b      	lsls	r3, r3, #12
 80137fc:	4313      	orrs	r3, r2
 80137fe:	693a      	ldr	r2, [r7, #16]
 8013800:	4313      	orrs	r3, r2
 8013802:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8013804:	68fb      	ldr	r3, [r7, #12]
 8013806:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 801380a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 801380c:	683b      	ldr	r3, [r7, #0]
 801380e:	685a      	ldr	r2, [r3, #4]
 8013810:	683b      	ldr	r3, [r7, #0]
 8013812:	695b      	ldr	r3, [r3, #20]
 8013814:	011b      	lsls	r3, r3, #4
 8013816:	4313      	orrs	r3, r2
 8013818:	68fa      	ldr	r2, [r7, #12]
 801381a:	4313      	orrs	r3, r2
 801381c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 801381e:	687b      	ldr	r3, [r7, #4]
 8013820:	681b      	ldr	r3, [r3, #0]
 8013822:	697a      	ldr	r2, [r7, #20]
 8013824:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	681b      	ldr	r3, [r3, #0]
 801382a:	693a      	ldr	r2, [r7, #16]
 801382c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 801382e:	687b      	ldr	r3, [r7, #4]
 8013830:	681b      	ldr	r3, [r3, #0]
 8013832:	68fa      	ldr	r2, [r7, #12]
 8013834:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	2201      	movs	r2, #1
 801383a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801383e:	687b      	ldr	r3, [r7, #4]
 8013840:	2201      	movs	r2, #1
 8013842:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8013846:	687b      	ldr	r3, [r7, #4]
 8013848:	2201      	movs	r2, #1
 801384a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 801384e:	687b      	ldr	r3, [r7, #4]
 8013850:	2201      	movs	r2, #1
 8013852:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8013856:	687b      	ldr	r3, [r7, #4]
 8013858:	2201      	movs	r2, #1
 801385a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 801385e:	687b      	ldr	r3, [r7, #4]
 8013860:	2201      	movs	r2, #1
 8013862:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8013866:	2300      	movs	r3, #0
}
 8013868:	4618      	mov	r0, r3
 801386a:	3718      	adds	r7, #24
 801386c:	46bd      	mov	sp, r7
 801386e:	bd80      	pop	{r7, pc}

08013870 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8013870:	b580      	push	{r7, lr}
 8013872:	b084      	sub	sp, #16
 8013874:	af00      	add	r7, sp, #0
 8013876:	6078      	str	r0, [r7, #4]
 8013878:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 801387a:	687b      	ldr	r3, [r7, #4]
 801387c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8013880:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8013888:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 801388a:	687b      	ldr	r3, [r7, #4]
 801388c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8013890:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8013898:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 801389a:	683b      	ldr	r3, [r7, #0]
 801389c:	2b00      	cmp	r3, #0
 801389e:	d110      	bne.n	80138c2 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80138a0:	7bfb      	ldrb	r3, [r7, #15]
 80138a2:	2b01      	cmp	r3, #1
 80138a4:	d102      	bne.n	80138ac <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80138a6:	7b7b      	ldrb	r3, [r7, #13]
 80138a8:	2b01      	cmp	r3, #1
 80138aa:	d001      	beq.n	80138b0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80138ac:	2301      	movs	r3, #1
 80138ae:	e069      	b.n	8013984 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80138b0:	687b      	ldr	r3, [r7, #4]
 80138b2:	2202      	movs	r2, #2
 80138b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80138b8:	687b      	ldr	r3, [r7, #4]
 80138ba:	2202      	movs	r2, #2
 80138bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80138c0:	e031      	b.n	8013926 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 80138c2:	683b      	ldr	r3, [r7, #0]
 80138c4:	2b04      	cmp	r3, #4
 80138c6:	d110      	bne.n	80138ea <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80138c8:	7bbb      	ldrb	r3, [r7, #14]
 80138ca:	2b01      	cmp	r3, #1
 80138cc:	d102      	bne.n	80138d4 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80138ce:	7b3b      	ldrb	r3, [r7, #12]
 80138d0:	2b01      	cmp	r3, #1
 80138d2:	d001      	beq.n	80138d8 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 80138d4:	2301      	movs	r3, #1
 80138d6:	e055      	b.n	8013984 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	2202      	movs	r2, #2
 80138dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80138e0:	687b      	ldr	r3, [r7, #4]
 80138e2:	2202      	movs	r2, #2
 80138e4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80138e8:	e01d      	b.n	8013926 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80138ea:	7bfb      	ldrb	r3, [r7, #15]
 80138ec:	2b01      	cmp	r3, #1
 80138ee:	d108      	bne.n	8013902 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 80138f0:	7bbb      	ldrb	r3, [r7, #14]
 80138f2:	2b01      	cmp	r3, #1
 80138f4:	d105      	bne.n	8013902 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80138f6:	7b7b      	ldrb	r3, [r7, #13]
 80138f8:	2b01      	cmp	r3, #1
 80138fa:	d102      	bne.n	8013902 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 80138fc:	7b3b      	ldrb	r3, [r7, #12]
 80138fe:	2b01      	cmp	r3, #1
 8013900:	d001      	beq.n	8013906 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8013902:	2301      	movs	r3, #1
 8013904:	e03e      	b.n	8013984 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8013906:	687b      	ldr	r3, [r7, #4]
 8013908:	2202      	movs	r2, #2
 801390a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 801390e:	687b      	ldr	r3, [r7, #4]
 8013910:	2202      	movs	r2, #2
 8013912:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8013916:	687b      	ldr	r3, [r7, #4]
 8013918:	2202      	movs	r2, #2
 801391a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	2202      	movs	r2, #2
 8013922:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8013926:	683b      	ldr	r3, [r7, #0]
 8013928:	2b00      	cmp	r3, #0
 801392a:	d003      	beq.n	8013934 <HAL_TIM_Encoder_Start+0xc4>
 801392c:	683b      	ldr	r3, [r7, #0]
 801392e:	2b04      	cmp	r3, #4
 8013930:	d008      	beq.n	8013944 <HAL_TIM_Encoder_Start+0xd4>
 8013932:	e00f      	b.n	8013954 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	681b      	ldr	r3, [r3, #0]
 8013938:	2201      	movs	r2, #1
 801393a:	2100      	movs	r1, #0
 801393c:	4618      	mov	r0, r3
 801393e:	f000 fd87 	bl	8014450 <TIM_CCxChannelCmd>
      break;
 8013942:	e016      	b.n	8013972 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8013944:	687b      	ldr	r3, [r7, #4]
 8013946:	681b      	ldr	r3, [r3, #0]
 8013948:	2201      	movs	r2, #1
 801394a:	2104      	movs	r1, #4
 801394c:	4618      	mov	r0, r3
 801394e:	f000 fd7f 	bl	8014450 <TIM_CCxChannelCmd>
      break;
 8013952:	e00e      	b.n	8013972 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8013954:	687b      	ldr	r3, [r7, #4]
 8013956:	681b      	ldr	r3, [r3, #0]
 8013958:	2201      	movs	r2, #1
 801395a:	2100      	movs	r1, #0
 801395c:	4618      	mov	r0, r3
 801395e:	f000 fd77 	bl	8014450 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8013962:	687b      	ldr	r3, [r7, #4]
 8013964:	681b      	ldr	r3, [r3, #0]
 8013966:	2201      	movs	r2, #1
 8013968:	2104      	movs	r1, #4
 801396a:	4618      	mov	r0, r3
 801396c:	f000 fd70 	bl	8014450 <TIM_CCxChannelCmd>
      break;
 8013970:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8013972:	687b      	ldr	r3, [r7, #4]
 8013974:	681b      	ldr	r3, [r3, #0]
 8013976:	681a      	ldr	r2, [r3, #0]
 8013978:	687b      	ldr	r3, [r7, #4]
 801397a:	681b      	ldr	r3, [r3, #0]
 801397c:	f042 0201 	orr.w	r2, r2, #1
 8013980:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8013982:	2300      	movs	r3, #0
}
 8013984:	4618      	mov	r0, r3
 8013986:	3710      	adds	r7, #16
 8013988:	46bd      	mov	sp, r7
 801398a:	bd80      	pop	{r7, pc}

0801398c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 801398c:	b580      	push	{r7, lr}
 801398e:	b082      	sub	sp, #8
 8013990:	af00      	add	r7, sp, #0
 8013992:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8013994:	687b      	ldr	r3, [r7, #4]
 8013996:	681b      	ldr	r3, [r3, #0]
 8013998:	691b      	ldr	r3, [r3, #16]
 801399a:	f003 0302 	and.w	r3, r3, #2
 801399e:	2b02      	cmp	r3, #2
 80139a0:	d122      	bne.n	80139e8 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80139a2:	687b      	ldr	r3, [r7, #4]
 80139a4:	681b      	ldr	r3, [r3, #0]
 80139a6:	68db      	ldr	r3, [r3, #12]
 80139a8:	f003 0302 	and.w	r3, r3, #2
 80139ac:	2b02      	cmp	r3, #2
 80139ae:	d11b      	bne.n	80139e8 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	681b      	ldr	r3, [r3, #0]
 80139b4:	f06f 0202 	mvn.w	r2, #2
 80139b8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80139ba:	687b      	ldr	r3, [r7, #4]
 80139bc:	2201      	movs	r2, #1
 80139be:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80139c0:	687b      	ldr	r3, [r7, #4]
 80139c2:	681b      	ldr	r3, [r3, #0]
 80139c4:	699b      	ldr	r3, [r3, #24]
 80139c6:	f003 0303 	and.w	r3, r3, #3
 80139ca:	2b00      	cmp	r3, #0
 80139cc:	d003      	beq.n	80139d6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80139ce:	6878      	ldr	r0, [r7, #4]
 80139d0:	f7fb fe8c 	bl	800f6ec <HAL_TIM_IC_CaptureCallback>
 80139d4:	e005      	b.n	80139e2 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80139d6:	6878      	ldr	r0, [r7, #4]
 80139d8:	f000 fa62 	bl	8013ea0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80139dc:	6878      	ldr	r0, [r7, #4]
 80139de:	f000 fa68 	bl	8013eb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80139e2:	687b      	ldr	r3, [r7, #4]
 80139e4:	2200      	movs	r2, #0
 80139e6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	681b      	ldr	r3, [r3, #0]
 80139ec:	691b      	ldr	r3, [r3, #16]
 80139ee:	f003 0304 	and.w	r3, r3, #4
 80139f2:	2b04      	cmp	r3, #4
 80139f4:	d122      	bne.n	8013a3c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80139f6:	687b      	ldr	r3, [r7, #4]
 80139f8:	681b      	ldr	r3, [r3, #0]
 80139fa:	68db      	ldr	r3, [r3, #12]
 80139fc:	f003 0304 	and.w	r3, r3, #4
 8013a00:	2b04      	cmp	r3, #4
 8013a02:	d11b      	bne.n	8013a3c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8013a04:	687b      	ldr	r3, [r7, #4]
 8013a06:	681b      	ldr	r3, [r3, #0]
 8013a08:	f06f 0204 	mvn.w	r2, #4
 8013a0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8013a0e:	687b      	ldr	r3, [r7, #4]
 8013a10:	2202      	movs	r2, #2
 8013a12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8013a14:	687b      	ldr	r3, [r7, #4]
 8013a16:	681b      	ldr	r3, [r3, #0]
 8013a18:	699b      	ldr	r3, [r3, #24]
 8013a1a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8013a1e:	2b00      	cmp	r3, #0
 8013a20:	d003      	beq.n	8013a2a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013a22:	6878      	ldr	r0, [r7, #4]
 8013a24:	f7fb fe62 	bl	800f6ec <HAL_TIM_IC_CaptureCallback>
 8013a28:	e005      	b.n	8013a36 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013a2a:	6878      	ldr	r0, [r7, #4]
 8013a2c:	f000 fa38 	bl	8013ea0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013a30:	6878      	ldr	r0, [r7, #4]
 8013a32:	f000 fa3e 	bl	8013eb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013a36:	687b      	ldr	r3, [r7, #4]
 8013a38:	2200      	movs	r2, #0
 8013a3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8013a3c:	687b      	ldr	r3, [r7, #4]
 8013a3e:	681b      	ldr	r3, [r3, #0]
 8013a40:	691b      	ldr	r3, [r3, #16]
 8013a42:	f003 0308 	and.w	r3, r3, #8
 8013a46:	2b08      	cmp	r3, #8
 8013a48:	d122      	bne.n	8013a90 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8013a4a:	687b      	ldr	r3, [r7, #4]
 8013a4c:	681b      	ldr	r3, [r3, #0]
 8013a4e:	68db      	ldr	r3, [r3, #12]
 8013a50:	f003 0308 	and.w	r3, r3, #8
 8013a54:	2b08      	cmp	r3, #8
 8013a56:	d11b      	bne.n	8013a90 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8013a58:	687b      	ldr	r3, [r7, #4]
 8013a5a:	681b      	ldr	r3, [r3, #0]
 8013a5c:	f06f 0208 	mvn.w	r2, #8
 8013a60:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8013a62:	687b      	ldr	r3, [r7, #4]
 8013a64:	2204      	movs	r2, #4
 8013a66:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8013a68:	687b      	ldr	r3, [r7, #4]
 8013a6a:	681b      	ldr	r3, [r3, #0]
 8013a6c:	69db      	ldr	r3, [r3, #28]
 8013a6e:	f003 0303 	and.w	r3, r3, #3
 8013a72:	2b00      	cmp	r3, #0
 8013a74:	d003      	beq.n	8013a7e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013a76:	6878      	ldr	r0, [r7, #4]
 8013a78:	f7fb fe38 	bl	800f6ec <HAL_TIM_IC_CaptureCallback>
 8013a7c:	e005      	b.n	8013a8a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013a7e:	6878      	ldr	r0, [r7, #4]
 8013a80:	f000 fa0e 	bl	8013ea0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013a84:	6878      	ldr	r0, [r7, #4]
 8013a86:	f000 fa14 	bl	8013eb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013a8a:	687b      	ldr	r3, [r7, #4]
 8013a8c:	2200      	movs	r2, #0
 8013a8e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	681b      	ldr	r3, [r3, #0]
 8013a94:	691b      	ldr	r3, [r3, #16]
 8013a96:	f003 0310 	and.w	r3, r3, #16
 8013a9a:	2b10      	cmp	r3, #16
 8013a9c:	d122      	bne.n	8013ae4 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8013a9e:	687b      	ldr	r3, [r7, #4]
 8013aa0:	681b      	ldr	r3, [r3, #0]
 8013aa2:	68db      	ldr	r3, [r3, #12]
 8013aa4:	f003 0310 	and.w	r3, r3, #16
 8013aa8:	2b10      	cmp	r3, #16
 8013aaa:	d11b      	bne.n	8013ae4 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	681b      	ldr	r3, [r3, #0]
 8013ab0:	f06f 0210 	mvn.w	r2, #16
 8013ab4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8013ab6:	687b      	ldr	r3, [r7, #4]
 8013ab8:	2208      	movs	r2, #8
 8013aba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8013abc:	687b      	ldr	r3, [r7, #4]
 8013abe:	681b      	ldr	r3, [r3, #0]
 8013ac0:	69db      	ldr	r3, [r3, #28]
 8013ac2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8013ac6:	2b00      	cmp	r3, #0
 8013ac8:	d003      	beq.n	8013ad2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8013aca:	6878      	ldr	r0, [r7, #4]
 8013acc:	f7fb fe0e 	bl	800f6ec <HAL_TIM_IC_CaptureCallback>
 8013ad0:	e005      	b.n	8013ade <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8013ad2:	6878      	ldr	r0, [r7, #4]
 8013ad4:	f000 f9e4 	bl	8013ea0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8013ad8:	6878      	ldr	r0, [r7, #4]
 8013ada:	f000 f9ea 	bl	8013eb2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8013ade:	687b      	ldr	r3, [r7, #4]
 8013ae0:	2200      	movs	r2, #0
 8013ae2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8013ae4:	687b      	ldr	r3, [r7, #4]
 8013ae6:	681b      	ldr	r3, [r3, #0]
 8013ae8:	691b      	ldr	r3, [r3, #16]
 8013aea:	f003 0301 	and.w	r3, r3, #1
 8013aee:	2b01      	cmp	r3, #1
 8013af0:	d10e      	bne.n	8013b10 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8013af2:	687b      	ldr	r3, [r7, #4]
 8013af4:	681b      	ldr	r3, [r3, #0]
 8013af6:	68db      	ldr	r3, [r3, #12]
 8013af8:	f003 0301 	and.w	r3, r3, #1
 8013afc:	2b01      	cmp	r3, #1
 8013afe:	d107      	bne.n	8013b10 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8013b00:	687b      	ldr	r3, [r7, #4]
 8013b02:	681b      	ldr	r3, [r3, #0]
 8013b04:	f06f 0201 	mvn.w	r2, #1
 8013b08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8013b0a:	6878      	ldr	r0, [r7, #4]
 8013b0c:	f7fc f832 	bl	800fb74 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8013b10:	687b      	ldr	r3, [r7, #4]
 8013b12:	681b      	ldr	r3, [r3, #0]
 8013b14:	691b      	ldr	r3, [r3, #16]
 8013b16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013b1a:	2b80      	cmp	r3, #128	; 0x80
 8013b1c:	d10e      	bne.n	8013b3c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	681b      	ldr	r3, [r3, #0]
 8013b22:	68db      	ldr	r3, [r3, #12]
 8013b24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8013b28:	2b80      	cmp	r3, #128	; 0x80
 8013b2a:	d107      	bne.n	8013b3c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8013b2c:	687b      	ldr	r3, [r7, #4]
 8013b2e:	681b      	ldr	r3, [r3, #0]
 8013b30:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8013b34:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8013b36:	6878      	ldr	r0, [r7, #4]
 8013b38:	f000 fd23 	bl	8014582 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8013b3c:	687b      	ldr	r3, [r7, #4]
 8013b3e:	681b      	ldr	r3, [r3, #0]
 8013b40:	691b      	ldr	r3, [r3, #16]
 8013b42:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013b46:	2b40      	cmp	r3, #64	; 0x40
 8013b48:	d10e      	bne.n	8013b68 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8013b4a:	687b      	ldr	r3, [r7, #4]
 8013b4c:	681b      	ldr	r3, [r3, #0]
 8013b4e:	68db      	ldr	r3, [r3, #12]
 8013b50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8013b54:	2b40      	cmp	r3, #64	; 0x40
 8013b56:	d107      	bne.n	8013b68 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	681b      	ldr	r3, [r3, #0]
 8013b5c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8013b60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8013b62:	6878      	ldr	r0, [r7, #4]
 8013b64:	f000 f9ae 	bl	8013ec4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8013b68:	687b      	ldr	r3, [r7, #4]
 8013b6a:	681b      	ldr	r3, [r3, #0]
 8013b6c:	691b      	ldr	r3, [r3, #16]
 8013b6e:	f003 0320 	and.w	r3, r3, #32
 8013b72:	2b20      	cmp	r3, #32
 8013b74:	d10e      	bne.n	8013b94 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8013b76:	687b      	ldr	r3, [r7, #4]
 8013b78:	681b      	ldr	r3, [r3, #0]
 8013b7a:	68db      	ldr	r3, [r3, #12]
 8013b7c:	f003 0320 	and.w	r3, r3, #32
 8013b80:	2b20      	cmp	r3, #32
 8013b82:	d107      	bne.n	8013b94 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8013b84:	687b      	ldr	r3, [r7, #4]
 8013b86:	681b      	ldr	r3, [r3, #0]
 8013b88:	f06f 0220 	mvn.w	r2, #32
 8013b8c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8013b8e:	6878      	ldr	r0, [r7, #4]
 8013b90:	f000 fcee 	bl	8014570 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8013b94:	bf00      	nop
 8013b96:	3708      	adds	r7, #8
 8013b98:	46bd      	mov	sp, r7
 8013b9a:	bd80      	pop	{r7, pc}

08013b9c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8013b9c:	b580      	push	{r7, lr}
 8013b9e:	b084      	sub	sp, #16
 8013ba0:	af00      	add	r7, sp, #0
 8013ba2:	60f8      	str	r0, [r7, #12]
 8013ba4:	60b9      	str	r1, [r7, #8]
 8013ba6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8013ba8:	68fb      	ldr	r3, [r7, #12]
 8013baa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013bae:	2b01      	cmp	r3, #1
 8013bb0:	d101      	bne.n	8013bb6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8013bb2:	2302      	movs	r3, #2
 8013bb4:	e0ac      	b.n	8013d10 <HAL_TIM_PWM_ConfigChannel+0x174>
 8013bb6:	68fb      	ldr	r3, [r7, #12]
 8013bb8:	2201      	movs	r2, #1
 8013bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8013bbe:	687b      	ldr	r3, [r7, #4]
 8013bc0:	2b0c      	cmp	r3, #12
 8013bc2:	f200 809f 	bhi.w	8013d04 <HAL_TIM_PWM_ConfigChannel+0x168>
 8013bc6:	a201      	add	r2, pc, #4	; (adr r2, 8013bcc <HAL_TIM_PWM_ConfigChannel+0x30>)
 8013bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013bcc:	08013c01 	.word	0x08013c01
 8013bd0:	08013d05 	.word	0x08013d05
 8013bd4:	08013d05 	.word	0x08013d05
 8013bd8:	08013d05 	.word	0x08013d05
 8013bdc:	08013c41 	.word	0x08013c41
 8013be0:	08013d05 	.word	0x08013d05
 8013be4:	08013d05 	.word	0x08013d05
 8013be8:	08013d05 	.word	0x08013d05
 8013bec:	08013c83 	.word	0x08013c83
 8013bf0:	08013d05 	.word	0x08013d05
 8013bf4:	08013d05 	.word	0x08013d05
 8013bf8:	08013d05 	.word	0x08013d05
 8013bfc:	08013cc3 	.word	0x08013cc3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8013c00:	68fb      	ldr	r3, [r7, #12]
 8013c02:	681b      	ldr	r3, [r3, #0]
 8013c04:	68b9      	ldr	r1, [r7, #8]
 8013c06:	4618      	mov	r0, r3
 8013c08:	f000 f9e0 	bl	8013fcc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8013c0c:	68fb      	ldr	r3, [r7, #12]
 8013c0e:	681b      	ldr	r3, [r3, #0]
 8013c10:	699a      	ldr	r2, [r3, #24]
 8013c12:	68fb      	ldr	r3, [r7, #12]
 8013c14:	681b      	ldr	r3, [r3, #0]
 8013c16:	f042 0208 	orr.w	r2, r2, #8
 8013c1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8013c1c:	68fb      	ldr	r3, [r7, #12]
 8013c1e:	681b      	ldr	r3, [r3, #0]
 8013c20:	699a      	ldr	r2, [r3, #24]
 8013c22:	68fb      	ldr	r3, [r7, #12]
 8013c24:	681b      	ldr	r3, [r3, #0]
 8013c26:	f022 0204 	bic.w	r2, r2, #4
 8013c2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8013c2c:	68fb      	ldr	r3, [r7, #12]
 8013c2e:	681b      	ldr	r3, [r3, #0]
 8013c30:	6999      	ldr	r1, [r3, #24]
 8013c32:	68bb      	ldr	r3, [r7, #8]
 8013c34:	691a      	ldr	r2, [r3, #16]
 8013c36:	68fb      	ldr	r3, [r7, #12]
 8013c38:	681b      	ldr	r3, [r3, #0]
 8013c3a:	430a      	orrs	r2, r1
 8013c3c:	619a      	str	r2, [r3, #24]
      break;
 8013c3e:	e062      	b.n	8013d06 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8013c40:	68fb      	ldr	r3, [r7, #12]
 8013c42:	681b      	ldr	r3, [r3, #0]
 8013c44:	68b9      	ldr	r1, [r7, #8]
 8013c46:	4618      	mov	r0, r3
 8013c48:	f000 fa30 	bl	80140ac <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8013c4c:	68fb      	ldr	r3, [r7, #12]
 8013c4e:	681b      	ldr	r3, [r3, #0]
 8013c50:	699a      	ldr	r2, [r3, #24]
 8013c52:	68fb      	ldr	r3, [r7, #12]
 8013c54:	681b      	ldr	r3, [r3, #0]
 8013c56:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8013c5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8013c5c:	68fb      	ldr	r3, [r7, #12]
 8013c5e:	681b      	ldr	r3, [r3, #0]
 8013c60:	699a      	ldr	r2, [r3, #24]
 8013c62:	68fb      	ldr	r3, [r7, #12]
 8013c64:	681b      	ldr	r3, [r3, #0]
 8013c66:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8013c6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8013c6c:	68fb      	ldr	r3, [r7, #12]
 8013c6e:	681b      	ldr	r3, [r3, #0]
 8013c70:	6999      	ldr	r1, [r3, #24]
 8013c72:	68bb      	ldr	r3, [r7, #8]
 8013c74:	691b      	ldr	r3, [r3, #16]
 8013c76:	021a      	lsls	r2, r3, #8
 8013c78:	68fb      	ldr	r3, [r7, #12]
 8013c7a:	681b      	ldr	r3, [r3, #0]
 8013c7c:	430a      	orrs	r2, r1
 8013c7e:	619a      	str	r2, [r3, #24]
      break;
 8013c80:	e041      	b.n	8013d06 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8013c82:	68fb      	ldr	r3, [r7, #12]
 8013c84:	681b      	ldr	r3, [r3, #0]
 8013c86:	68b9      	ldr	r1, [r7, #8]
 8013c88:	4618      	mov	r0, r3
 8013c8a:	f000 fa83 	bl	8014194 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8013c8e:	68fb      	ldr	r3, [r7, #12]
 8013c90:	681b      	ldr	r3, [r3, #0]
 8013c92:	69da      	ldr	r2, [r3, #28]
 8013c94:	68fb      	ldr	r3, [r7, #12]
 8013c96:	681b      	ldr	r3, [r3, #0]
 8013c98:	f042 0208 	orr.w	r2, r2, #8
 8013c9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8013c9e:	68fb      	ldr	r3, [r7, #12]
 8013ca0:	681b      	ldr	r3, [r3, #0]
 8013ca2:	69da      	ldr	r2, [r3, #28]
 8013ca4:	68fb      	ldr	r3, [r7, #12]
 8013ca6:	681b      	ldr	r3, [r3, #0]
 8013ca8:	f022 0204 	bic.w	r2, r2, #4
 8013cac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8013cae:	68fb      	ldr	r3, [r7, #12]
 8013cb0:	681b      	ldr	r3, [r3, #0]
 8013cb2:	69d9      	ldr	r1, [r3, #28]
 8013cb4:	68bb      	ldr	r3, [r7, #8]
 8013cb6:	691a      	ldr	r2, [r3, #16]
 8013cb8:	68fb      	ldr	r3, [r7, #12]
 8013cba:	681b      	ldr	r3, [r3, #0]
 8013cbc:	430a      	orrs	r2, r1
 8013cbe:	61da      	str	r2, [r3, #28]
      break;
 8013cc0:	e021      	b.n	8013d06 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8013cc2:	68fb      	ldr	r3, [r7, #12]
 8013cc4:	681b      	ldr	r3, [r3, #0]
 8013cc6:	68b9      	ldr	r1, [r7, #8]
 8013cc8:	4618      	mov	r0, r3
 8013cca:	f000 fad7 	bl	801427c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8013cce:	68fb      	ldr	r3, [r7, #12]
 8013cd0:	681b      	ldr	r3, [r3, #0]
 8013cd2:	69da      	ldr	r2, [r3, #28]
 8013cd4:	68fb      	ldr	r3, [r7, #12]
 8013cd6:	681b      	ldr	r3, [r3, #0]
 8013cd8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8013cdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8013cde:	68fb      	ldr	r3, [r7, #12]
 8013ce0:	681b      	ldr	r3, [r3, #0]
 8013ce2:	69da      	ldr	r2, [r3, #28]
 8013ce4:	68fb      	ldr	r3, [r7, #12]
 8013ce6:	681b      	ldr	r3, [r3, #0]
 8013ce8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8013cec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8013cee:	68fb      	ldr	r3, [r7, #12]
 8013cf0:	681b      	ldr	r3, [r3, #0]
 8013cf2:	69d9      	ldr	r1, [r3, #28]
 8013cf4:	68bb      	ldr	r3, [r7, #8]
 8013cf6:	691b      	ldr	r3, [r3, #16]
 8013cf8:	021a      	lsls	r2, r3, #8
 8013cfa:	68fb      	ldr	r3, [r7, #12]
 8013cfc:	681b      	ldr	r3, [r3, #0]
 8013cfe:	430a      	orrs	r2, r1
 8013d00:	61da      	str	r2, [r3, #28]
      break;
 8013d02:	e000      	b.n	8013d06 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 8013d04:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8013d06:	68fb      	ldr	r3, [r7, #12]
 8013d08:	2200      	movs	r2, #0
 8013d0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8013d0e:	2300      	movs	r3, #0
}
 8013d10:	4618      	mov	r0, r3
 8013d12:	3710      	adds	r7, #16
 8013d14:	46bd      	mov	sp, r7
 8013d16:	bd80      	pop	{r7, pc}

08013d18 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8013d18:	b580      	push	{r7, lr}
 8013d1a:	b084      	sub	sp, #16
 8013d1c:	af00      	add	r7, sp, #0
 8013d1e:	6078      	str	r0, [r7, #4]
 8013d20:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8013d22:	687b      	ldr	r3, [r7, #4]
 8013d24:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8013d28:	2b01      	cmp	r3, #1
 8013d2a:	d101      	bne.n	8013d30 <HAL_TIM_ConfigClockSource+0x18>
 8013d2c:	2302      	movs	r3, #2
 8013d2e:	e0b3      	b.n	8013e98 <HAL_TIM_ConfigClockSource+0x180>
 8013d30:	687b      	ldr	r3, [r7, #4]
 8013d32:	2201      	movs	r2, #1
 8013d34:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8013d38:	687b      	ldr	r3, [r7, #4]
 8013d3a:	2202      	movs	r2, #2
 8013d3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8013d40:	687b      	ldr	r3, [r7, #4]
 8013d42:	681b      	ldr	r3, [r3, #0]
 8013d44:	689b      	ldr	r3, [r3, #8]
 8013d46:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8013d48:	68fb      	ldr	r3, [r7, #12]
 8013d4a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8013d4e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8013d50:	68fb      	ldr	r3, [r7, #12]
 8013d52:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8013d56:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8013d58:	687b      	ldr	r3, [r7, #4]
 8013d5a:	681b      	ldr	r3, [r3, #0]
 8013d5c:	68fa      	ldr	r2, [r7, #12]
 8013d5e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8013d60:	683b      	ldr	r3, [r7, #0]
 8013d62:	681b      	ldr	r3, [r3, #0]
 8013d64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8013d68:	d03e      	beq.n	8013de8 <HAL_TIM_ConfigClockSource+0xd0>
 8013d6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8013d6e:	f200 8087 	bhi.w	8013e80 <HAL_TIM_ConfigClockSource+0x168>
 8013d72:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013d76:	f000 8085 	beq.w	8013e84 <HAL_TIM_ConfigClockSource+0x16c>
 8013d7a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8013d7e:	d87f      	bhi.n	8013e80 <HAL_TIM_ConfigClockSource+0x168>
 8013d80:	2b70      	cmp	r3, #112	; 0x70
 8013d82:	d01a      	beq.n	8013dba <HAL_TIM_ConfigClockSource+0xa2>
 8013d84:	2b70      	cmp	r3, #112	; 0x70
 8013d86:	d87b      	bhi.n	8013e80 <HAL_TIM_ConfigClockSource+0x168>
 8013d88:	2b60      	cmp	r3, #96	; 0x60
 8013d8a:	d050      	beq.n	8013e2e <HAL_TIM_ConfigClockSource+0x116>
 8013d8c:	2b60      	cmp	r3, #96	; 0x60
 8013d8e:	d877      	bhi.n	8013e80 <HAL_TIM_ConfigClockSource+0x168>
 8013d90:	2b50      	cmp	r3, #80	; 0x50
 8013d92:	d03c      	beq.n	8013e0e <HAL_TIM_ConfigClockSource+0xf6>
 8013d94:	2b50      	cmp	r3, #80	; 0x50
 8013d96:	d873      	bhi.n	8013e80 <HAL_TIM_ConfigClockSource+0x168>
 8013d98:	2b40      	cmp	r3, #64	; 0x40
 8013d9a:	d058      	beq.n	8013e4e <HAL_TIM_ConfigClockSource+0x136>
 8013d9c:	2b40      	cmp	r3, #64	; 0x40
 8013d9e:	d86f      	bhi.n	8013e80 <HAL_TIM_ConfigClockSource+0x168>
 8013da0:	2b30      	cmp	r3, #48	; 0x30
 8013da2:	d064      	beq.n	8013e6e <HAL_TIM_ConfigClockSource+0x156>
 8013da4:	2b30      	cmp	r3, #48	; 0x30
 8013da6:	d86b      	bhi.n	8013e80 <HAL_TIM_ConfigClockSource+0x168>
 8013da8:	2b20      	cmp	r3, #32
 8013daa:	d060      	beq.n	8013e6e <HAL_TIM_ConfigClockSource+0x156>
 8013dac:	2b20      	cmp	r3, #32
 8013dae:	d867      	bhi.n	8013e80 <HAL_TIM_ConfigClockSource+0x168>
 8013db0:	2b00      	cmp	r3, #0
 8013db2:	d05c      	beq.n	8013e6e <HAL_TIM_ConfigClockSource+0x156>
 8013db4:	2b10      	cmp	r3, #16
 8013db6:	d05a      	beq.n	8013e6e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8013db8:	e062      	b.n	8013e80 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8013dba:	687b      	ldr	r3, [r7, #4]
 8013dbc:	6818      	ldr	r0, [r3, #0]
 8013dbe:	683b      	ldr	r3, [r7, #0]
 8013dc0:	6899      	ldr	r1, [r3, #8]
 8013dc2:	683b      	ldr	r3, [r7, #0]
 8013dc4:	685a      	ldr	r2, [r3, #4]
 8013dc6:	683b      	ldr	r3, [r7, #0]
 8013dc8:	68db      	ldr	r3, [r3, #12]
 8013dca:	f000 fb22 	bl	8014412 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8013dce:	687b      	ldr	r3, [r7, #4]
 8013dd0:	681b      	ldr	r3, [r3, #0]
 8013dd2:	689b      	ldr	r3, [r3, #8]
 8013dd4:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8013dd6:	68fb      	ldr	r3, [r7, #12]
 8013dd8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8013ddc:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8013dde:	687b      	ldr	r3, [r7, #4]
 8013de0:	681b      	ldr	r3, [r3, #0]
 8013de2:	68fa      	ldr	r2, [r7, #12]
 8013de4:	609a      	str	r2, [r3, #8]
      break;
 8013de6:	e04e      	b.n	8013e86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8013de8:	687b      	ldr	r3, [r7, #4]
 8013dea:	6818      	ldr	r0, [r3, #0]
 8013dec:	683b      	ldr	r3, [r7, #0]
 8013dee:	6899      	ldr	r1, [r3, #8]
 8013df0:	683b      	ldr	r3, [r7, #0]
 8013df2:	685a      	ldr	r2, [r3, #4]
 8013df4:	683b      	ldr	r3, [r7, #0]
 8013df6:	68db      	ldr	r3, [r3, #12]
 8013df8:	f000 fb0b 	bl	8014412 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8013dfc:	687b      	ldr	r3, [r7, #4]
 8013dfe:	681b      	ldr	r3, [r3, #0]
 8013e00:	689a      	ldr	r2, [r3, #8]
 8013e02:	687b      	ldr	r3, [r7, #4]
 8013e04:	681b      	ldr	r3, [r3, #0]
 8013e06:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8013e0a:	609a      	str	r2, [r3, #8]
      break;
 8013e0c:	e03b      	b.n	8013e86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	6818      	ldr	r0, [r3, #0]
 8013e12:	683b      	ldr	r3, [r7, #0]
 8013e14:	6859      	ldr	r1, [r3, #4]
 8013e16:	683b      	ldr	r3, [r7, #0]
 8013e18:	68db      	ldr	r3, [r3, #12]
 8013e1a:	461a      	mov	r2, r3
 8013e1c:	f000 fa82 	bl	8014324 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8013e20:	687b      	ldr	r3, [r7, #4]
 8013e22:	681b      	ldr	r3, [r3, #0]
 8013e24:	2150      	movs	r1, #80	; 0x50
 8013e26:	4618      	mov	r0, r3
 8013e28:	f000 fad9 	bl	80143de <TIM_ITRx_SetConfig>
      break;
 8013e2c:	e02b      	b.n	8013e86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	6818      	ldr	r0, [r3, #0]
 8013e32:	683b      	ldr	r3, [r7, #0]
 8013e34:	6859      	ldr	r1, [r3, #4]
 8013e36:	683b      	ldr	r3, [r7, #0]
 8013e38:	68db      	ldr	r3, [r3, #12]
 8013e3a:	461a      	mov	r2, r3
 8013e3c:	f000 faa0 	bl	8014380 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8013e40:	687b      	ldr	r3, [r7, #4]
 8013e42:	681b      	ldr	r3, [r3, #0]
 8013e44:	2160      	movs	r1, #96	; 0x60
 8013e46:	4618      	mov	r0, r3
 8013e48:	f000 fac9 	bl	80143de <TIM_ITRx_SetConfig>
      break;
 8013e4c:	e01b      	b.n	8013e86 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8013e4e:	687b      	ldr	r3, [r7, #4]
 8013e50:	6818      	ldr	r0, [r3, #0]
 8013e52:	683b      	ldr	r3, [r7, #0]
 8013e54:	6859      	ldr	r1, [r3, #4]
 8013e56:	683b      	ldr	r3, [r7, #0]
 8013e58:	68db      	ldr	r3, [r3, #12]
 8013e5a:	461a      	mov	r2, r3
 8013e5c:	f000 fa62 	bl	8014324 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	681b      	ldr	r3, [r3, #0]
 8013e64:	2140      	movs	r1, #64	; 0x40
 8013e66:	4618      	mov	r0, r3
 8013e68:	f000 fab9 	bl	80143de <TIM_ITRx_SetConfig>
      break;
 8013e6c:	e00b      	b.n	8013e86 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8013e6e:	687b      	ldr	r3, [r7, #4]
 8013e70:	681a      	ldr	r2, [r3, #0]
 8013e72:	683b      	ldr	r3, [r7, #0]
 8013e74:	681b      	ldr	r3, [r3, #0]
 8013e76:	4619      	mov	r1, r3
 8013e78:	4610      	mov	r0, r2
 8013e7a:	f000 fab0 	bl	80143de <TIM_ITRx_SetConfig>
        break;
 8013e7e:	e002      	b.n	8013e86 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8013e80:	bf00      	nop
 8013e82:	e000      	b.n	8013e86 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8013e84:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8013e86:	687b      	ldr	r3, [r7, #4]
 8013e88:	2201      	movs	r2, #1
 8013e8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8013e8e:	687b      	ldr	r3, [r7, #4]
 8013e90:	2200      	movs	r2, #0
 8013e92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8013e96:	2300      	movs	r3, #0
}
 8013e98:	4618      	mov	r0, r3
 8013e9a:	3710      	adds	r7, #16
 8013e9c:	46bd      	mov	sp, r7
 8013e9e:	bd80      	pop	{r7, pc}

08013ea0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8013ea0:	b480      	push	{r7}
 8013ea2:	b083      	sub	sp, #12
 8013ea4:	af00      	add	r7, sp, #0
 8013ea6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8013ea8:	bf00      	nop
 8013eaa:	370c      	adds	r7, #12
 8013eac:	46bd      	mov	sp, r7
 8013eae:	bc80      	pop	{r7}
 8013eb0:	4770      	bx	lr

08013eb2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8013eb2:	b480      	push	{r7}
 8013eb4:	b083      	sub	sp, #12
 8013eb6:	af00      	add	r7, sp, #0
 8013eb8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8013eba:	bf00      	nop
 8013ebc:	370c      	adds	r7, #12
 8013ebe:	46bd      	mov	sp, r7
 8013ec0:	bc80      	pop	{r7}
 8013ec2:	4770      	bx	lr

08013ec4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8013ec4:	b480      	push	{r7}
 8013ec6:	b083      	sub	sp, #12
 8013ec8:	af00      	add	r7, sp, #0
 8013eca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8013ecc:	bf00      	nop
 8013ece:	370c      	adds	r7, #12
 8013ed0:	46bd      	mov	sp, r7
 8013ed2:	bc80      	pop	{r7}
 8013ed4:	4770      	bx	lr
	...

08013ed8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8013ed8:	b480      	push	{r7}
 8013eda:	b085      	sub	sp, #20
 8013edc:	af00      	add	r7, sp, #0
 8013ede:	6078      	str	r0, [r7, #4]
 8013ee0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8013ee2:	687b      	ldr	r3, [r7, #4]
 8013ee4:	681b      	ldr	r3, [r3, #0]
 8013ee6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8013ee8:	687b      	ldr	r3, [r7, #4]
 8013eea:	4a33      	ldr	r2, [pc, #204]	; (8013fb8 <TIM_Base_SetConfig+0xe0>)
 8013eec:	4293      	cmp	r3, r2
 8013eee:	d013      	beq.n	8013f18 <TIM_Base_SetConfig+0x40>
 8013ef0:	687b      	ldr	r3, [r7, #4]
 8013ef2:	4a32      	ldr	r2, [pc, #200]	; (8013fbc <TIM_Base_SetConfig+0xe4>)
 8013ef4:	4293      	cmp	r3, r2
 8013ef6:	d00f      	beq.n	8013f18 <TIM_Base_SetConfig+0x40>
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013efe:	d00b      	beq.n	8013f18 <TIM_Base_SetConfig+0x40>
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	4a2f      	ldr	r2, [pc, #188]	; (8013fc0 <TIM_Base_SetConfig+0xe8>)
 8013f04:	4293      	cmp	r3, r2
 8013f06:	d007      	beq.n	8013f18 <TIM_Base_SetConfig+0x40>
 8013f08:	687b      	ldr	r3, [r7, #4]
 8013f0a:	4a2e      	ldr	r2, [pc, #184]	; (8013fc4 <TIM_Base_SetConfig+0xec>)
 8013f0c:	4293      	cmp	r3, r2
 8013f0e:	d003      	beq.n	8013f18 <TIM_Base_SetConfig+0x40>
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	4a2d      	ldr	r2, [pc, #180]	; (8013fc8 <TIM_Base_SetConfig+0xf0>)
 8013f14:	4293      	cmp	r3, r2
 8013f16:	d108      	bne.n	8013f2a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8013f18:	68fb      	ldr	r3, [r7, #12]
 8013f1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013f1e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8013f20:	683b      	ldr	r3, [r7, #0]
 8013f22:	685b      	ldr	r3, [r3, #4]
 8013f24:	68fa      	ldr	r2, [r7, #12]
 8013f26:	4313      	orrs	r3, r2
 8013f28:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	4a22      	ldr	r2, [pc, #136]	; (8013fb8 <TIM_Base_SetConfig+0xe0>)
 8013f2e:	4293      	cmp	r3, r2
 8013f30:	d013      	beq.n	8013f5a <TIM_Base_SetConfig+0x82>
 8013f32:	687b      	ldr	r3, [r7, #4]
 8013f34:	4a21      	ldr	r2, [pc, #132]	; (8013fbc <TIM_Base_SetConfig+0xe4>)
 8013f36:	4293      	cmp	r3, r2
 8013f38:	d00f      	beq.n	8013f5a <TIM_Base_SetConfig+0x82>
 8013f3a:	687b      	ldr	r3, [r7, #4]
 8013f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013f40:	d00b      	beq.n	8013f5a <TIM_Base_SetConfig+0x82>
 8013f42:	687b      	ldr	r3, [r7, #4]
 8013f44:	4a1e      	ldr	r2, [pc, #120]	; (8013fc0 <TIM_Base_SetConfig+0xe8>)
 8013f46:	4293      	cmp	r3, r2
 8013f48:	d007      	beq.n	8013f5a <TIM_Base_SetConfig+0x82>
 8013f4a:	687b      	ldr	r3, [r7, #4]
 8013f4c:	4a1d      	ldr	r2, [pc, #116]	; (8013fc4 <TIM_Base_SetConfig+0xec>)
 8013f4e:	4293      	cmp	r3, r2
 8013f50:	d003      	beq.n	8013f5a <TIM_Base_SetConfig+0x82>
 8013f52:	687b      	ldr	r3, [r7, #4]
 8013f54:	4a1c      	ldr	r2, [pc, #112]	; (8013fc8 <TIM_Base_SetConfig+0xf0>)
 8013f56:	4293      	cmp	r3, r2
 8013f58:	d108      	bne.n	8013f6c <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8013f5a:	68fb      	ldr	r3, [r7, #12]
 8013f5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8013f60:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8013f62:	683b      	ldr	r3, [r7, #0]
 8013f64:	68db      	ldr	r3, [r3, #12]
 8013f66:	68fa      	ldr	r2, [r7, #12]
 8013f68:	4313      	orrs	r3, r2
 8013f6a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8013f6c:	68fb      	ldr	r3, [r7, #12]
 8013f6e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8013f72:	683b      	ldr	r3, [r7, #0]
 8013f74:	695b      	ldr	r3, [r3, #20]
 8013f76:	4313      	orrs	r3, r2
 8013f78:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8013f7a:	687b      	ldr	r3, [r7, #4]
 8013f7c:	68fa      	ldr	r2, [r7, #12]
 8013f7e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8013f80:	683b      	ldr	r3, [r7, #0]
 8013f82:	689a      	ldr	r2, [r3, #8]
 8013f84:	687b      	ldr	r3, [r7, #4]
 8013f86:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8013f88:	683b      	ldr	r3, [r7, #0]
 8013f8a:	681a      	ldr	r2, [r3, #0]
 8013f8c:	687b      	ldr	r3, [r7, #4]
 8013f8e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8013f90:	687b      	ldr	r3, [r7, #4]
 8013f92:	4a09      	ldr	r2, [pc, #36]	; (8013fb8 <TIM_Base_SetConfig+0xe0>)
 8013f94:	4293      	cmp	r3, r2
 8013f96:	d003      	beq.n	8013fa0 <TIM_Base_SetConfig+0xc8>
 8013f98:	687b      	ldr	r3, [r7, #4]
 8013f9a:	4a08      	ldr	r2, [pc, #32]	; (8013fbc <TIM_Base_SetConfig+0xe4>)
 8013f9c:	4293      	cmp	r3, r2
 8013f9e:	d103      	bne.n	8013fa8 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8013fa0:	683b      	ldr	r3, [r7, #0]
 8013fa2:	691a      	ldr	r2, [r3, #16]
 8013fa4:	687b      	ldr	r3, [r7, #4]
 8013fa6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8013fa8:	687b      	ldr	r3, [r7, #4]
 8013faa:	2201      	movs	r2, #1
 8013fac:	615a      	str	r2, [r3, #20]
}
 8013fae:	bf00      	nop
 8013fb0:	3714      	adds	r7, #20
 8013fb2:	46bd      	mov	sp, r7
 8013fb4:	bc80      	pop	{r7}
 8013fb6:	4770      	bx	lr
 8013fb8:	40012c00 	.word	0x40012c00
 8013fbc:	40013400 	.word	0x40013400
 8013fc0:	40000400 	.word	0x40000400
 8013fc4:	40000800 	.word	0x40000800
 8013fc8:	40000c00 	.word	0x40000c00

08013fcc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8013fcc:	b480      	push	{r7}
 8013fce:	b087      	sub	sp, #28
 8013fd0:	af00      	add	r7, sp, #0
 8013fd2:	6078      	str	r0, [r7, #4]
 8013fd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8013fd6:	687b      	ldr	r3, [r7, #4]
 8013fd8:	6a1b      	ldr	r3, [r3, #32]
 8013fda:	f023 0201 	bic.w	r2, r3, #1
 8013fde:	687b      	ldr	r3, [r7, #4]
 8013fe0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8013fe2:	687b      	ldr	r3, [r7, #4]
 8013fe4:	6a1b      	ldr	r3, [r3, #32]
 8013fe6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8013fe8:	687b      	ldr	r3, [r7, #4]
 8013fea:	685b      	ldr	r3, [r3, #4]
 8013fec:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8013fee:	687b      	ldr	r3, [r7, #4]
 8013ff0:	699b      	ldr	r3, [r3, #24]
 8013ff2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8013ff4:	68fb      	ldr	r3, [r7, #12]
 8013ff6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8013ffa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8013ffc:	68fb      	ldr	r3, [r7, #12]
 8013ffe:	f023 0303 	bic.w	r3, r3, #3
 8014002:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8014004:	683b      	ldr	r3, [r7, #0]
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	68fa      	ldr	r2, [r7, #12]
 801400a:	4313      	orrs	r3, r2
 801400c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 801400e:	697b      	ldr	r3, [r7, #20]
 8014010:	f023 0302 	bic.w	r3, r3, #2
 8014014:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8014016:	683b      	ldr	r3, [r7, #0]
 8014018:	689b      	ldr	r3, [r3, #8]
 801401a:	697a      	ldr	r2, [r7, #20]
 801401c:	4313      	orrs	r3, r2
 801401e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8014020:	687b      	ldr	r3, [r7, #4]
 8014022:	4a20      	ldr	r2, [pc, #128]	; (80140a4 <TIM_OC1_SetConfig+0xd8>)
 8014024:	4293      	cmp	r3, r2
 8014026:	d003      	beq.n	8014030 <TIM_OC1_SetConfig+0x64>
 8014028:	687b      	ldr	r3, [r7, #4]
 801402a:	4a1f      	ldr	r2, [pc, #124]	; (80140a8 <TIM_OC1_SetConfig+0xdc>)
 801402c:	4293      	cmp	r3, r2
 801402e:	d10c      	bne.n	801404a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8014030:	697b      	ldr	r3, [r7, #20]
 8014032:	f023 0308 	bic.w	r3, r3, #8
 8014036:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8014038:	683b      	ldr	r3, [r7, #0]
 801403a:	68db      	ldr	r3, [r3, #12]
 801403c:	697a      	ldr	r2, [r7, #20]
 801403e:	4313      	orrs	r3, r2
 8014040:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8014042:	697b      	ldr	r3, [r7, #20]
 8014044:	f023 0304 	bic.w	r3, r3, #4
 8014048:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801404a:	687b      	ldr	r3, [r7, #4]
 801404c:	4a15      	ldr	r2, [pc, #84]	; (80140a4 <TIM_OC1_SetConfig+0xd8>)
 801404e:	4293      	cmp	r3, r2
 8014050:	d003      	beq.n	801405a <TIM_OC1_SetConfig+0x8e>
 8014052:	687b      	ldr	r3, [r7, #4]
 8014054:	4a14      	ldr	r2, [pc, #80]	; (80140a8 <TIM_OC1_SetConfig+0xdc>)
 8014056:	4293      	cmp	r3, r2
 8014058:	d111      	bne.n	801407e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 801405a:	693b      	ldr	r3, [r7, #16]
 801405c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8014060:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8014062:	693b      	ldr	r3, [r7, #16]
 8014064:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8014068:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 801406a:	683b      	ldr	r3, [r7, #0]
 801406c:	695b      	ldr	r3, [r3, #20]
 801406e:	693a      	ldr	r2, [r7, #16]
 8014070:	4313      	orrs	r3, r2
 8014072:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8014074:	683b      	ldr	r3, [r7, #0]
 8014076:	699b      	ldr	r3, [r3, #24]
 8014078:	693a      	ldr	r2, [r7, #16]
 801407a:	4313      	orrs	r3, r2
 801407c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801407e:	687b      	ldr	r3, [r7, #4]
 8014080:	693a      	ldr	r2, [r7, #16]
 8014082:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8014084:	687b      	ldr	r3, [r7, #4]
 8014086:	68fa      	ldr	r2, [r7, #12]
 8014088:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 801408a:	683b      	ldr	r3, [r7, #0]
 801408c:	685a      	ldr	r2, [r3, #4]
 801408e:	687b      	ldr	r3, [r7, #4]
 8014090:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	697a      	ldr	r2, [r7, #20]
 8014096:	621a      	str	r2, [r3, #32]
}
 8014098:	bf00      	nop
 801409a:	371c      	adds	r7, #28
 801409c:	46bd      	mov	sp, r7
 801409e:	bc80      	pop	{r7}
 80140a0:	4770      	bx	lr
 80140a2:	bf00      	nop
 80140a4:	40012c00 	.word	0x40012c00
 80140a8:	40013400 	.word	0x40013400

080140ac <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80140ac:	b480      	push	{r7}
 80140ae:	b087      	sub	sp, #28
 80140b0:	af00      	add	r7, sp, #0
 80140b2:	6078      	str	r0, [r7, #4]
 80140b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80140b6:	687b      	ldr	r3, [r7, #4]
 80140b8:	6a1b      	ldr	r3, [r3, #32]
 80140ba:	f023 0210 	bic.w	r2, r3, #16
 80140be:	687b      	ldr	r3, [r7, #4]
 80140c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80140c2:	687b      	ldr	r3, [r7, #4]
 80140c4:	6a1b      	ldr	r3, [r3, #32]
 80140c6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80140c8:	687b      	ldr	r3, [r7, #4]
 80140ca:	685b      	ldr	r3, [r3, #4]
 80140cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80140ce:	687b      	ldr	r3, [r7, #4]
 80140d0:	699b      	ldr	r3, [r3, #24]
 80140d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80140d4:	68fb      	ldr	r3, [r7, #12]
 80140d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80140da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80140dc:	68fb      	ldr	r3, [r7, #12]
 80140de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80140e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80140e4:	683b      	ldr	r3, [r7, #0]
 80140e6:	681b      	ldr	r3, [r3, #0]
 80140e8:	021b      	lsls	r3, r3, #8
 80140ea:	68fa      	ldr	r2, [r7, #12]
 80140ec:	4313      	orrs	r3, r2
 80140ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80140f0:	697b      	ldr	r3, [r7, #20]
 80140f2:	f023 0320 	bic.w	r3, r3, #32
 80140f6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80140f8:	683b      	ldr	r3, [r7, #0]
 80140fa:	689b      	ldr	r3, [r3, #8]
 80140fc:	011b      	lsls	r3, r3, #4
 80140fe:	697a      	ldr	r2, [r7, #20]
 8014100:	4313      	orrs	r3, r2
 8014102:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8014104:	687b      	ldr	r3, [r7, #4]
 8014106:	4a21      	ldr	r2, [pc, #132]	; (801418c <TIM_OC2_SetConfig+0xe0>)
 8014108:	4293      	cmp	r3, r2
 801410a:	d003      	beq.n	8014114 <TIM_OC2_SetConfig+0x68>
 801410c:	687b      	ldr	r3, [r7, #4]
 801410e:	4a20      	ldr	r2, [pc, #128]	; (8014190 <TIM_OC2_SetConfig+0xe4>)
 8014110:	4293      	cmp	r3, r2
 8014112:	d10d      	bne.n	8014130 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8014114:	697b      	ldr	r3, [r7, #20]
 8014116:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801411a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 801411c:	683b      	ldr	r3, [r7, #0]
 801411e:	68db      	ldr	r3, [r3, #12]
 8014120:	011b      	lsls	r3, r3, #4
 8014122:	697a      	ldr	r2, [r7, #20]
 8014124:	4313      	orrs	r3, r2
 8014126:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8014128:	697b      	ldr	r3, [r7, #20]
 801412a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 801412e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8014130:	687b      	ldr	r3, [r7, #4]
 8014132:	4a16      	ldr	r2, [pc, #88]	; (801418c <TIM_OC2_SetConfig+0xe0>)
 8014134:	4293      	cmp	r3, r2
 8014136:	d003      	beq.n	8014140 <TIM_OC2_SetConfig+0x94>
 8014138:	687b      	ldr	r3, [r7, #4]
 801413a:	4a15      	ldr	r2, [pc, #84]	; (8014190 <TIM_OC2_SetConfig+0xe4>)
 801413c:	4293      	cmp	r3, r2
 801413e:	d113      	bne.n	8014168 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8014140:	693b      	ldr	r3, [r7, #16]
 8014142:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8014146:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8014148:	693b      	ldr	r3, [r7, #16]
 801414a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801414e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8014150:	683b      	ldr	r3, [r7, #0]
 8014152:	695b      	ldr	r3, [r3, #20]
 8014154:	009b      	lsls	r3, r3, #2
 8014156:	693a      	ldr	r2, [r7, #16]
 8014158:	4313      	orrs	r3, r2
 801415a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 801415c:	683b      	ldr	r3, [r7, #0]
 801415e:	699b      	ldr	r3, [r3, #24]
 8014160:	009b      	lsls	r3, r3, #2
 8014162:	693a      	ldr	r2, [r7, #16]
 8014164:	4313      	orrs	r3, r2
 8014166:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8014168:	687b      	ldr	r3, [r7, #4]
 801416a:	693a      	ldr	r2, [r7, #16]
 801416c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 801416e:	687b      	ldr	r3, [r7, #4]
 8014170:	68fa      	ldr	r2, [r7, #12]
 8014172:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8014174:	683b      	ldr	r3, [r7, #0]
 8014176:	685a      	ldr	r2, [r3, #4]
 8014178:	687b      	ldr	r3, [r7, #4]
 801417a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801417c:	687b      	ldr	r3, [r7, #4]
 801417e:	697a      	ldr	r2, [r7, #20]
 8014180:	621a      	str	r2, [r3, #32]
}
 8014182:	bf00      	nop
 8014184:	371c      	adds	r7, #28
 8014186:	46bd      	mov	sp, r7
 8014188:	bc80      	pop	{r7}
 801418a:	4770      	bx	lr
 801418c:	40012c00 	.word	0x40012c00
 8014190:	40013400 	.word	0x40013400

08014194 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8014194:	b480      	push	{r7}
 8014196:	b087      	sub	sp, #28
 8014198:	af00      	add	r7, sp, #0
 801419a:	6078      	str	r0, [r7, #4]
 801419c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 801419e:	687b      	ldr	r3, [r7, #4]
 80141a0:	6a1b      	ldr	r3, [r3, #32]
 80141a2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80141a6:	687b      	ldr	r3, [r7, #4]
 80141a8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	6a1b      	ldr	r3, [r3, #32]
 80141ae:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80141b0:	687b      	ldr	r3, [r7, #4]
 80141b2:	685b      	ldr	r3, [r3, #4]
 80141b4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80141b6:	687b      	ldr	r3, [r7, #4]
 80141b8:	69db      	ldr	r3, [r3, #28]
 80141ba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80141bc:	68fb      	ldr	r3, [r7, #12]
 80141be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80141c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80141c4:	68fb      	ldr	r3, [r7, #12]
 80141c6:	f023 0303 	bic.w	r3, r3, #3
 80141ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80141cc:	683b      	ldr	r3, [r7, #0]
 80141ce:	681b      	ldr	r3, [r3, #0]
 80141d0:	68fa      	ldr	r2, [r7, #12]
 80141d2:	4313      	orrs	r3, r2
 80141d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80141d6:	697b      	ldr	r3, [r7, #20]
 80141d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80141dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80141de:	683b      	ldr	r3, [r7, #0]
 80141e0:	689b      	ldr	r3, [r3, #8]
 80141e2:	021b      	lsls	r3, r3, #8
 80141e4:	697a      	ldr	r2, [r7, #20]
 80141e6:	4313      	orrs	r3, r2
 80141e8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80141ea:	687b      	ldr	r3, [r7, #4]
 80141ec:	4a21      	ldr	r2, [pc, #132]	; (8014274 <TIM_OC3_SetConfig+0xe0>)
 80141ee:	4293      	cmp	r3, r2
 80141f0:	d003      	beq.n	80141fa <TIM_OC3_SetConfig+0x66>
 80141f2:	687b      	ldr	r3, [r7, #4]
 80141f4:	4a20      	ldr	r2, [pc, #128]	; (8014278 <TIM_OC3_SetConfig+0xe4>)
 80141f6:	4293      	cmp	r3, r2
 80141f8:	d10d      	bne.n	8014216 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80141fa:	697b      	ldr	r3, [r7, #20]
 80141fc:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8014200:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8014202:	683b      	ldr	r3, [r7, #0]
 8014204:	68db      	ldr	r3, [r3, #12]
 8014206:	021b      	lsls	r3, r3, #8
 8014208:	697a      	ldr	r2, [r7, #20]
 801420a:	4313      	orrs	r3, r2
 801420c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 801420e:	697b      	ldr	r3, [r7, #20]
 8014210:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8014214:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8014216:	687b      	ldr	r3, [r7, #4]
 8014218:	4a16      	ldr	r2, [pc, #88]	; (8014274 <TIM_OC3_SetConfig+0xe0>)
 801421a:	4293      	cmp	r3, r2
 801421c:	d003      	beq.n	8014226 <TIM_OC3_SetConfig+0x92>
 801421e:	687b      	ldr	r3, [r7, #4]
 8014220:	4a15      	ldr	r2, [pc, #84]	; (8014278 <TIM_OC3_SetConfig+0xe4>)
 8014222:	4293      	cmp	r3, r2
 8014224:	d113      	bne.n	801424e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8014226:	693b      	ldr	r3, [r7, #16]
 8014228:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801422c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 801422e:	693b      	ldr	r3, [r7, #16]
 8014230:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8014234:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8014236:	683b      	ldr	r3, [r7, #0]
 8014238:	695b      	ldr	r3, [r3, #20]
 801423a:	011b      	lsls	r3, r3, #4
 801423c:	693a      	ldr	r2, [r7, #16]
 801423e:	4313      	orrs	r3, r2
 8014240:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8014242:	683b      	ldr	r3, [r7, #0]
 8014244:	699b      	ldr	r3, [r3, #24]
 8014246:	011b      	lsls	r3, r3, #4
 8014248:	693a      	ldr	r2, [r7, #16]
 801424a:	4313      	orrs	r3, r2
 801424c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 801424e:	687b      	ldr	r3, [r7, #4]
 8014250:	693a      	ldr	r2, [r7, #16]
 8014252:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8014254:	687b      	ldr	r3, [r7, #4]
 8014256:	68fa      	ldr	r2, [r7, #12]
 8014258:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 801425a:	683b      	ldr	r3, [r7, #0]
 801425c:	685a      	ldr	r2, [r3, #4]
 801425e:	687b      	ldr	r3, [r7, #4]
 8014260:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8014262:	687b      	ldr	r3, [r7, #4]
 8014264:	697a      	ldr	r2, [r7, #20]
 8014266:	621a      	str	r2, [r3, #32]
}
 8014268:	bf00      	nop
 801426a:	371c      	adds	r7, #28
 801426c:	46bd      	mov	sp, r7
 801426e:	bc80      	pop	{r7}
 8014270:	4770      	bx	lr
 8014272:	bf00      	nop
 8014274:	40012c00 	.word	0x40012c00
 8014278:	40013400 	.word	0x40013400

0801427c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 801427c:	b480      	push	{r7}
 801427e:	b087      	sub	sp, #28
 8014280:	af00      	add	r7, sp, #0
 8014282:	6078      	str	r0, [r7, #4]
 8014284:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8014286:	687b      	ldr	r3, [r7, #4]
 8014288:	6a1b      	ldr	r3, [r3, #32]
 801428a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801428e:	687b      	ldr	r3, [r7, #4]
 8014290:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8014292:	687b      	ldr	r3, [r7, #4]
 8014294:	6a1b      	ldr	r3, [r3, #32]
 8014296:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8014298:	687b      	ldr	r3, [r7, #4]
 801429a:	685b      	ldr	r3, [r3, #4]
 801429c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 801429e:	687b      	ldr	r3, [r7, #4]
 80142a0:	69db      	ldr	r3, [r3, #28]
 80142a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80142a4:	68fb      	ldr	r3, [r7, #12]
 80142a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80142aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80142ac:	68fb      	ldr	r3, [r7, #12]
 80142ae:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80142b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80142b4:	683b      	ldr	r3, [r7, #0]
 80142b6:	681b      	ldr	r3, [r3, #0]
 80142b8:	021b      	lsls	r3, r3, #8
 80142ba:	68fa      	ldr	r2, [r7, #12]
 80142bc:	4313      	orrs	r3, r2
 80142be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80142c0:	693b      	ldr	r3, [r7, #16]
 80142c2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80142c6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80142c8:	683b      	ldr	r3, [r7, #0]
 80142ca:	689b      	ldr	r3, [r3, #8]
 80142cc:	031b      	lsls	r3, r3, #12
 80142ce:	693a      	ldr	r2, [r7, #16]
 80142d0:	4313      	orrs	r3, r2
 80142d2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80142d4:	687b      	ldr	r3, [r7, #4]
 80142d6:	4a11      	ldr	r2, [pc, #68]	; (801431c <TIM_OC4_SetConfig+0xa0>)
 80142d8:	4293      	cmp	r3, r2
 80142da:	d003      	beq.n	80142e4 <TIM_OC4_SetConfig+0x68>
 80142dc:	687b      	ldr	r3, [r7, #4]
 80142de:	4a10      	ldr	r2, [pc, #64]	; (8014320 <TIM_OC4_SetConfig+0xa4>)
 80142e0:	4293      	cmp	r3, r2
 80142e2:	d109      	bne.n	80142f8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80142e4:	697b      	ldr	r3, [r7, #20]
 80142e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80142ea:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80142ec:	683b      	ldr	r3, [r7, #0]
 80142ee:	695b      	ldr	r3, [r3, #20]
 80142f0:	019b      	lsls	r3, r3, #6
 80142f2:	697a      	ldr	r2, [r7, #20]
 80142f4:	4313      	orrs	r3, r2
 80142f6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80142f8:	687b      	ldr	r3, [r7, #4]
 80142fa:	697a      	ldr	r2, [r7, #20]
 80142fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80142fe:	687b      	ldr	r3, [r7, #4]
 8014300:	68fa      	ldr	r2, [r7, #12]
 8014302:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8014304:	683b      	ldr	r3, [r7, #0]
 8014306:	685a      	ldr	r2, [r3, #4]
 8014308:	687b      	ldr	r3, [r7, #4]
 801430a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 801430c:	687b      	ldr	r3, [r7, #4]
 801430e:	693a      	ldr	r2, [r7, #16]
 8014310:	621a      	str	r2, [r3, #32]
}
 8014312:	bf00      	nop
 8014314:	371c      	adds	r7, #28
 8014316:	46bd      	mov	sp, r7
 8014318:	bc80      	pop	{r7}
 801431a:	4770      	bx	lr
 801431c:	40012c00 	.word	0x40012c00
 8014320:	40013400 	.word	0x40013400

08014324 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8014324:	b480      	push	{r7}
 8014326:	b087      	sub	sp, #28
 8014328:	af00      	add	r7, sp, #0
 801432a:	60f8      	str	r0, [r7, #12]
 801432c:	60b9      	str	r1, [r7, #8]
 801432e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8014330:	68fb      	ldr	r3, [r7, #12]
 8014332:	6a1b      	ldr	r3, [r3, #32]
 8014334:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8014336:	68fb      	ldr	r3, [r7, #12]
 8014338:	6a1b      	ldr	r3, [r3, #32]
 801433a:	f023 0201 	bic.w	r2, r3, #1
 801433e:	68fb      	ldr	r3, [r7, #12]
 8014340:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8014342:	68fb      	ldr	r3, [r7, #12]
 8014344:	699b      	ldr	r3, [r3, #24]
 8014346:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8014348:	693b      	ldr	r3, [r7, #16]
 801434a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 801434e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8014350:	687b      	ldr	r3, [r7, #4]
 8014352:	011b      	lsls	r3, r3, #4
 8014354:	693a      	ldr	r2, [r7, #16]
 8014356:	4313      	orrs	r3, r2
 8014358:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 801435a:	697b      	ldr	r3, [r7, #20]
 801435c:	f023 030a 	bic.w	r3, r3, #10
 8014360:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8014362:	697a      	ldr	r2, [r7, #20]
 8014364:	68bb      	ldr	r3, [r7, #8]
 8014366:	4313      	orrs	r3, r2
 8014368:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 801436a:	68fb      	ldr	r3, [r7, #12]
 801436c:	693a      	ldr	r2, [r7, #16]
 801436e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8014370:	68fb      	ldr	r3, [r7, #12]
 8014372:	697a      	ldr	r2, [r7, #20]
 8014374:	621a      	str	r2, [r3, #32]
}
 8014376:	bf00      	nop
 8014378:	371c      	adds	r7, #28
 801437a:	46bd      	mov	sp, r7
 801437c:	bc80      	pop	{r7}
 801437e:	4770      	bx	lr

08014380 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8014380:	b480      	push	{r7}
 8014382:	b087      	sub	sp, #28
 8014384:	af00      	add	r7, sp, #0
 8014386:	60f8      	str	r0, [r7, #12]
 8014388:	60b9      	str	r1, [r7, #8]
 801438a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 801438c:	68fb      	ldr	r3, [r7, #12]
 801438e:	6a1b      	ldr	r3, [r3, #32]
 8014390:	f023 0210 	bic.w	r2, r3, #16
 8014394:	68fb      	ldr	r3, [r7, #12]
 8014396:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8014398:	68fb      	ldr	r3, [r7, #12]
 801439a:	699b      	ldr	r3, [r3, #24]
 801439c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 801439e:	68fb      	ldr	r3, [r7, #12]
 80143a0:	6a1b      	ldr	r3, [r3, #32]
 80143a2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80143a4:	697b      	ldr	r3, [r7, #20]
 80143a6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80143aa:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80143ac:	687b      	ldr	r3, [r7, #4]
 80143ae:	031b      	lsls	r3, r3, #12
 80143b0:	697a      	ldr	r2, [r7, #20]
 80143b2:	4313      	orrs	r3, r2
 80143b4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80143b6:	693b      	ldr	r3, [r7, #16]
 80143b8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80143bc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80143be:	68bb      	ldr	r3, [r7, #8]
 80143c0:	011b      	lsls	r3, r3, #4
 80143c2:	693a      	ldr	r2, [r7, #16]
 80143c4:	4313      	orrs	r3, r2
 80143c6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80143c8:	68fb      	ldr	r3, [r7, #12]
 80143ca:	697a      	ldr	r2, [r7, #20]
 80143cc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80143ce:	68fb      	ldr	r3, [r7, #12]
 80143d0:	693a      	ldr	r2, [r7, #16]
 80143d2:	621a      	str	r2, [r3, #32]
}
 80143d4:	bf00      	nop
 80143d6:	371c      	adds	r7, #28
 80143d8:	46bd      	mov	sp, r7
 80143da:	bc80      	pop	{r7}
 80143dc:	4770      	bx	lr

080143de <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80143de:	b480      	push	{r7}
 80143e0:	b085      	sub	sp, #20
 80143e2:	af00      	add	r7, sp, #0
 80143e4:	6078      	str	r0, [r7, #4]
 80143e6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	689b      	ldr	r3, [r3, #8]
 80143ec:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80143ee:	68fb      	ldr	r3, [r7, #12]
 80143f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80143f4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80143f6:	683a      	ldr	r2, [r7, #0]
 80143f8:	68fb      	ldr	r3, [r7, #12]
 80143fa:	4313      	orrs	r3, r2
 80143fc:	f043 0307 	orr.w	r3, r3, #7
 8014400:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8014402:	687b      	ldr	r3, [r7, #4]
 8014404:	68fa      	ldr	r2, [r7, #12]
 8014406:	609a      	str	r2, [r3, #8]
}
 8014408:	bf00      	nop
 801440a:	3714      	adds	r7, #20
 801440c:	46bd      	mov	sp, r7
 801440e:	bc80      	pop	{r7}
 8014410:	4770      	bx	lr

08014412 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8014412:	b480      	push	{r7}
 8014414:	b087      	sub	sp, #28
 8014416:	af00      	add	r7, sp, #0
 8014418:	60f8      	str	r0, [r7, #12]
 801441a:	60b9      	str	r1, [r7, #8]
 801441c:	607a      	str	r2, [r7, #4]
 801441e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8014420:	68fb      	ldr	r3, [r7, #12]
 8014422:	689b      	ldr	r3, [r3, #8]
 8014424:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8014426:	697b      	ldr	r3, [r7, #20]
 8014428:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 801442c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 801442e:	683b      	ldr	r3, [r7, #0]
 8014430:	021a      	lsls	r2, r3, #8
 8014432:	687b      	ldr	r3, [r7, #4]
 8014434:	431a      	orrs	r2, r3
 8014436:	68bb      	ldr	r3, [r7, #8]
 8014438:	4313      	orrs	r3, r2
 801443a:	697a      	ldr	r2, [r7, #20]
 801443c:	4313      	orrs	r3, r2
 801443e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8014440:	68fb      	ldr	r3, [r7, #12]
 8014442:	697a      	ldr	r2, [r7, #20]
 8014444:	609a      	str	r2, [r3, #8]
}
 8014446:	bf00      	nop
 8014448:	371c      	adds	r7, #28
 801444a:	46bd      	mov	sp, r7
 801444c:	bc80      	pop	{r7}
 801444e:	4770      	bx	lr

08014450 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8014450:	b480      	push	{r7}
 8014452:	b087      	sub	sp, #28
 8014454:	af00      	add	r7, sp, #0
 8014456:	60f8      	str	r0, [r7, #12]
 8014458:	60b9      	str	r1, [r7, #8]
 801445a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 801445c:	68bb      	ldr	r3, [r7, #8]
 801445e:	f003 031f 	and.w	r3, r3, #31
 8014462:	2201      	movs	r2, #1
 8014464:	fa02 f303 	lsl.w	r3, r2, r3
 8014468:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 801446a:	68fb      	ldr	r3, [r7, #12]
 801446c:	6a1a      	ldr	r2, [r3, #32]
 801446e:	697b      	ldr	r3, [r7, #20]
 8014470:	43db      	mvns	r3, r3
 8014472:	401a      	ands	r2, r3
 8014474:	68fb      	ldr	r3, [r7, #12]
 8014476:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8014478:	68fb      	ldr	r3, [r7, #12]
 801447a:	6a1a      	ldr	r2, [r3, #32]
 801447c:	68bb      	ldr	r3, [r7, #8]
 801447e:	f003 031f 	and.w	r3, r3, #31
 8014482:	6879      	ldr	r1, [r7, #4]
 8014484:	fa01 f303 	lsl.w	r3, r1, r3
 8014488:	431a      	orrs	r2, r3
 801448a:	68fb      	ldr	r3, [r7, #12]
 801448c:	621a      	str	r2, [r3, #32]
}
 801448e:	bf00      	nop
 8014490:	371c      	adds	r7, #28
 8014492:	46bd      	mov	sp, r7
 8014494:	bc80      	pop	{r7}
 8014496:	4770      	bx	lr

08014498 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8014498:	b480      	push	{r7}
 801449a:	b085      	sub	sp, #20
 801449c:	af00      	add	r7, sp, #0
 801449e:	6078      	str	r0, [r7, #4]
 80144a0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80144a2:	687b      	ldr	r3, [r7, #4]
 80144a4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80144a8:	2b01      	cmp	r3, #1
 80144aa:	d101      	bne.n	80144b0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80144ac:	2302      	movs	r3, #2
 80144ae:	e050      	b.n	8014552 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80144b0:	687b      	ldr	r3, [r7, #4]
 80144b2:	2201      	movs	r2, #1
 80144b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80144b8:	687b      	ldr	r3, [r7, #4]
 80144ba:	2202      	movs	r2, #2
 80144bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80144c0:	687b      	ldr	r3, [r7, #4]
 80144c2:	681b      	ldr	r3, [r3, #0]
 80144c4:	685b      	ldr	r3, [r3, #4]
 80144c6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80144c8:	687b      	ldr	r3, [r7, #4]
 80144ca:	681b      	ldr	r3, [r3, #0]
 80144cc:	689b      	ldr	r3, [r3, #8]
 80144ce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80144d0:	68fb      	ldr	r3, [r7, #12]
 80144d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80144d6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80144d8:	683b      	ldr	r3, [r7, #0]
 80144da:	681b      	ldr	r3, [r3, #0]
 80144dc:	68fa      	ldr	r2, [r7, #12]
 80144de:	4313      	orrs	r3, r2
 80144e0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80144e2:	687b      	ldr	r3, [r7, #4]
 80144e4:	681b      	ldr	r3, [r3, #0]
 80144e6:	68fa      	ldr	r2, [r7, #12]
 80144e8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80144ea:	687b      	ldr	r3, [r7, #4]
 80144ec:	681b      	ldr	r3, [r3, #0]
 80144ee:	4a1b      	ldr	r2, [pc, #108]	; (801455c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 80144f0:	4293      	cmp	r3, r2
 80144f2:	d018      	beq.n	8014526 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80144f4:	687b      	ldr	r3, [r7, #4]
 80144f6:	681b      	ldr	r3, [r3, #0]
 80144f8:	4a19      	ldr	r2, [pc, #100]	; (8014560 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80144fa:	4293      	cmp	r3, r2
 80144fc:	d013      	beq.n	8014526 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80144fe:	687b      	ldr	r3, [r7, #4]
 8014500:	681b      	ldr	r3, [r3, #0]
 8014502:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8014506:	d00e      	beq.n	8014526 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8014508:	687b      	ldr	r3, [r7, #4]
 801450a:	681b      	ldr	r3, [r3, #0]
 801450c:	4a15      	ldr	r2, [pc, #84]	; (8014564 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 801450e:	4293      	cmp	r3, r2
 8014510:	d009      	beq.n	8014526 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8014512:	687b      	ldr	r3, [r7, #4]
 8014514:	681b      	ldr	r3, [r3, #0]
 8014516:	4a14      	ldr	r2, [pc, #80]	; (8014568 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8014518:	4293      	cmp	r3, r2
 801451a:	d004      	beq.n	8014526 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 801451c:	687b      	ldr	r3, [r7, #4]
 801451e:	681b      	ldr	r3, [r3, #0]
 8014520:	4a12      	ldr	r2, [pc, #72]	; (801456c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8014522:	4293      	cmp	r3, r2
 8014524:	d10c      	bne.n	8014540 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8014526:	68bb      	ldr	r3, [r7, #8]
 8014528:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801452c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 801452e:	683b      	ldr	r3, [r7, #0]
 8014530:	685b      	ldr	r3, [r3, #4]
 8014532:	68ba      	ldr	r2, [r7, #8]
 8014534:	4313      	orrs	r3, r2
 8014536:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8014538:	687b      	ldr	r3, [r7, #4]
 801453a:	681b      	ldr	r3, [r3, #0]
 801453c:	68ba      	ldr	r2, [r7, #8]
 801453e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8014540:	687b      	ldr	r3, [r7, #4]
 8014542:	2201      	movs	r2, #1
 8014544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8014548:	687b      	ldr	r3, [r7, #4]
 801454a:	2200      	movs	r2, #0
 801454c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8014550:	2300      	movs	r3, #0
}
 8014552:	4618      	mov	r0, r3
 8014554:	3714      	adds	r7, #20
 8014556:	46bd      	mov	sp, r7
 8014558:	bc80      	pop	{r7}
 801455a:	4770      	bx	lr
 801455c:	40012c00 	.word	0x40012c00
 8014560:	40013400 	.word	0x40013400
 8014564:	40000400 	.word	0x40000400
 8014568:	40000800 	.word	0x40000800
 801456c:	40000c00 	.word	0x40000c00

08014570 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8014570:	b480      	push	{r7}
 8014572:	b083      	sub	sp, #12
 8014574:	af00      	add	r7, sp, #0
 8014576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8014578:	bf00      	nop
 801457a:	370c      	adds	r7, #12
 801457c:	46bd      	mov	sp, r7
 801457e:	bc80      	pop	{r7}
 8014580:	4770      	bx	lr

08014582 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8014582:	b480      	push	{r7}
 8014584:	b083      	sub	sp, #12
 8014586:	af00      	add	r7, sp, #0
 8014588:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 801458a:	bf00      	nop
 801458c:	370c      	adds	r7, #12
 801458e:	46bd      	mov	sp, r7
 8014590:	bc80      	pop	{r7}
 8014592:	4770      	bx	lr

08014594 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8014594:	b580      	push	{r7, lr}
 8014596:	b082      	sub	sp, #8
 8014598:	af00      	add	r7, sp, #0
 801459a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 801459c:	687b      	ldr	r3, [r7, #4]
 801459e:	2b00      	cmp	r3, #0
 80145a0:	d101      	bne.n	80145a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80145a2:	2301      	movs	r3, #1
 80145a4:	e03f      	b.n	8014626 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80145a6:	687b      	ldr	r3, [r7, #4]
 80145a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80145ac:	b2db      	uxtb	r3, r3
 80145ae:	2b00      	cmp	r3, #0
 80145b0:	d106      	bne.n	80145c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80145b2:	687b      	ldr	r3, [r7, #4]
 80145b4:	2200      	movs	r2, #0
 80145b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80145ba:	6878      	ldr	r0, [r7, #4]
 80145bc:	f7fc fda6 	bl	801110c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80145c0:	687b      	ldr	r3, [r7, #4]
 80145c2:	2224      	movs	r2, #36	; 0x24
 80145c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80145c8:	687b      	ldr	r3, [r7, #4]
 80145ca:	681b      	ldr	r3, [r3, #0]
 80145cc:	68da      	ldr	r2, [r3, #12]
 80145ce:	687b      	ldr	r3, [r7, #4]
 80145d0:	681b      	ldr	r3, [r3, #0]
 80145d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80145d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80145d8:	6878      	ldr	r0, [r7, #4]
 80145da:	f000 fc7d 	bl	8014ed8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80145de:	687b      	ldr	r3, [r7, #4]
 80145e0:	681b      	ldr	r3, [r3, #0]
 80145e2:	691a      	ldr	r2, [r3, #16]
 80145e4:	687b      	ldr	r3, [r7, #4]
 80145e6:	681b      	ldr	r3, [r3, #0]
 80145e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80145ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80145ee:	687b      	ldr	r3, [r7, #4]
 80145f0:	681b      	ldr	r3, [r3, #0]
 80145f2:	695a      	ldr	r2, [r3, #20]
 80145f4:	687b      	ldr	r3, [r7, #4]
 80145f6:	681b      	ldr	r3, [r3, #0]
 80145f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80145fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80145fe:	687b      	ldr	r3, [r7, #4]
 8014600:	681b      	ldr	r3, [r3, #0]
 8014602:	68da      	ldr	r2, [r3, #12]
 8014604:	687b      	ldr	r3, [r7, #4]
 8014606:	681b      	ldr	r3, [r3, #0]
 8014608:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 801460c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 801460e:	687b      	ldr	r3, [r7, #4]
 8014610:	2200      	movs	r2, #0
 8014612:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8014614:	687b      	ldr	r3, [r7, #4]
 8014616:	2220      	movs	r2, #32
 8014618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 801461c:	687b      	ldr	r3, [r7, #4]
 801461e:	2220      	movs	r2, #32
 8014620:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8014624:	2300      	movs	r3, #0
}
 8014626:	4618      	mov	r0, r3
 8014628:	3708      	adds	r7, #8
 801462a:	46bd      	mov	sp, r7
 801462c:	bd80      	pop	{r7, pc}

0801462e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 801462e:	b580      	push	{r7, lr}
 8014630:	b08a      	sub	sp, #40	; 0x28
 8014632:	af02      	add	r7, sp, #8
 8014634:	60f8      	str	r0, [r7, #12]
 8014636:	60b9      	str	r1, [r7, #8]
 8014638:	603b      	str	r3, [r7, #0]
 801463a:	4613      	mov	r3, r2
 801463c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 801463e:	2300      	movs	r3, #0
 8014640:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8014642:	68fb      	ldr	r3, [r7, #12]
 8014644:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8014648:	b2db      	uxtb	r3, r3
 801464a:	2b20      	cmp	r3, #32
 801464c:	d17c      	bne.n	8014748 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 801464e:	68bb      	ldr	r3, [r7, #8]
 8014650:	2b00      	cmp	r3, #0
 8014652:	d002      	beq.n	801465a <HAL_UART_Transmit+0x2c>
 8014654:	88fb      	ldrh	r3, [r7, #6]
 8014656:	2b00      	cmp	r3, #0
 8014658:	d101      	bne.n	801465e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 801465a:	2301      	movs	r3, #1
 801465c:	e075      	b.n	801474a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 801465e:	68fb      	ldr	r3, [r7, #12]
 8014660:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8014664:	2b01      	cmp	r3, #1
 8014666:	d101      	bne.n	801466c <HAL_UART_Transmit+0x3e>
 8014668:	2302      	movs	r3, #2
 801466a:	e06e      	b.n	801474a <HAL_UART_Transmit+0x11c>
 801466c:	68fb      	ldr	r3, [r7, #12]
 801466e:	2201      	movs	r2, #1
 8014670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014674:	68fb      	ldr	r3, [r7, #12]
 8014676:	2200      	movs	r2, #0
 8014678:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 801467a:	68fb      	ldr	r3, [r7, #12]
 801467c:	2221      	movs	r2, #33	; 0x21
 801467e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8014682:	f7fd f87d 	bl	8011780 <HAL_GetTick>
 8014686:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8014688:	68fb      	ldr	r3, [r7, #12]
 801468a:	88fa      	ldrh	r2, [r7, #6]
 801468c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 801468e:	68fb      	ldr	r3, [r7, #12]
 8014690:	88fa      	ldrh	r2, [r7, #6]
 8014692:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014694:	68fb      	ldr	r3, [r7, #12]
 8014696:	689b      	ldr	r3, [r3, #8]
 8014698:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801469c:	d108      	bne.n	80146b0 <HAL_UART_Transmit+0x82>
 801469e:	68fb      	ldr	r3, [r7, #12]
 80146a0:	691b      	ldr	r3, [r3, #16]
 80146a2:	2b00      	cmp	r3, #0
 80146a4:	d104      	bne.n	80146b0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80146a6:	2300      	movs	r3, #0
 80146a8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80146aa:	68bb      	ldr	r3, [r7, #8]
 80146ac:	61bb      	str	r3, [r7, #24]
 80146ae:	e003      	b.n	80146b8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 80146b0:	68bb      	ldr	r3, [r7, #8]
 80146b2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80146b4:	2300      	movs	r3, #0
 80146b6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80146b8:	68fb      	ldr	r3, [r7, #12]
 80146ba:	2200      	movs	r2, #0
 80146bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80146c0:	e02a      	b.n	8014718 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80146c2:	683b      	ldr	r3, [r7, #0]
 80146c4:	9300      	str	r3, [sp, #0]
 80146c6:	697b      	ldr	r3, [r7, #20]
 80146c8:	2200      	movs	r2, #0
 80146ca:	2180      	movs	r1, #128	; 0x80
 80146cc:	68f8      	ldr	r0, [r7, #12]
 80146ce:	f000 fa2f 	bl	8014b30 <UART_WaitOnFlagUntilTimeout>
 80146d2:	4603      	mov	r3, r0
 80146d4:	2b00      	cmp	r3, #0
 80146d6:	d001      	beq.n	80146dc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80146d8:	2303      	movs	r3, #3
 80146da:	e036      	b.n	801474a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80146dc:	69fb      	ldr	r3, [r7, #28]
 80146de:	2b00      	cmp	r3, #0
 80146e0:	d10b      	bne.n	80146fa <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80146e2:	69bb      	ldr	r3, [r7, #24]
 80146e4:	881b      	ldrh	r3, [r3, #0]
 80146e6:	461a      	mov	r2, r3
 80146e8:	68fb      	ldr	r3, [r7, #12]
 80146ea:	681b      	ldr	r3, [r3, #0]
 80146ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80146f0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80146f2:	69bb      	ldr	r3, [r7, #24]
 80146f4:	3302      	adds	r3, #2
 80146f6:	61bb      	str	r3, [r7, #24]
 80146f8:	e007      	b.n	801470a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80146fa:	69fb      	ldr	r3, [r7, #28]
 80146fc:	781a      	ldrb	r2, [r3, #0]
 80146fe:	68fb      	ldr	r3, [r7, #12]
 8014700:	681b      	ldr	r3, [r3, #0]
 8014702:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8014704:	69fb      	ldr	r3, [r7, #28]
 8014706:	3301      	adds	r3, #1
 8014708:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 801470a:	68fb      	ldr	r3, [r7, #12]
 801470c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801470e:	b29b      	uxth	r3, r3
 8014710:	3b01      	subs	r3, #1
 8014712:	b29a      	uxth	r2, r3
 8014714:	68fb      	ldr	r3, [r7, #12]
 8014716:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8014718:	68fb      	ldr	r3, [r7, #12]
 801471a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 801471c:	b29b      	uxth	r3, r3
 801471e:	2b00      	cmp	r3, #0
 8014720:	d1cf      	bne.n	80146c2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8014722:	683b      	ldr	r3, [r7, #0]
 8014724:	9300      	str	r3, [sp, #0]
 8014726:	697b      	ldr	r3, [r7, #20]
 8014728:	2200      	movs	r2, #0
 801472a:	2140      	movs	r1, #64	; 0x40
 801472c:	68f8      	ldr	r0, [r7, #12]
 801472e:	f000 f9ff 	bl	8014b30 <UART_WaitOnFlagUntilTimeout>
 8014732:	4603      	mov	r3, r0
 8014734:	2b00      	cmp	r3, #0
 8014736:	d001      	beq.n	801473c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8014738:	2303      	movs	r3, #3
 801473a:	e006      	b.n	801474a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 801473c:	68fb      	ldr	r3, [r7, #12]
 801473e:	2220      	movs	r2, #32
 8014740:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8014744:	2300      	movs	r3, #0
 8014746:	e000      	b.n	801474a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8014748:	2302      	movs	r3, #2
  }
}
 801474a:	4618      	mov	r0, r3
 801474c:	3720      	adds	r7, #32
 801474e:	46bd      	mov	sp, r7
 8014750:	bd80      	pop	{r7, pc}

08014752 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8014752:	b580      	push	{r7, lr}
 8014754:	b084      	sub	sp, #16
 8014756:	af00      	add	r7, sp, #0
 8014758:	60f8      	str	r0, [r7, #12]
 801475a:	60b9      	str	r1, [r7, #8]
 801475c:	4613      	mov	r3, r2
 801475e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8014760:	68fb      	ldr	r3, [r7, #12]
 8014762:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8014766:	b2db      	uxtb	r3, r3
 8014768:	2b20      	cmp	r3, #32
 801476a:	d11d      	bne.n	80147a8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 801476c:	68bb      	ldr	r3, [r7, #8]
 801476e:	2b00      	cmp	r3, #0
 8014770:	d002      	beq.n	8014778 <HAL_UART_Receive_IT+0x26>
 8014772:	88fb      	ldrh	r3, [r7, #6]
 8014774:	2b00      	cmp	r3, #0
 8014776:	d101      	bne.n	801477c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8014778:	2301      	movs	r3, #1
 801477a:	e016      	b.n	80147aa <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 801477c:	68fb      	ldr	r3, [r7, #12]
 801477e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8014782:	2b01      	cmp	r3, #1
 8014784:	d101      	bne.n	801478a <HAL_UART_Receive_IT+0x38>
 8014786:	2302      	movs	r3, #2
 8014788:	e00f      	b.n	80147aa <HAL_UART_Receive_IT+0x58>
 801478a:	68fb      	ldr	r3, [r7, #12]
 801478c:	2201      	movs	r2, #1
 801478e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014792:	68fb      	ldr	r3, [r7, #12]
 8014794:	2200      	movs	r2, #0
 8014796:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8014798:	88fb      	ldrh	r3, [r7, #6]
 801479a:	461a      	mov	r2, r3
 801479c:	68b9      	ldr	r1, [r7, #8]
 801479e:	68f8      	ldr	r0, [r7, #12]
 80147a0:	f000 fa10 	bl	8014bc4 <UART_Start_Receive_IT>
 80147a4:	4603      	mov	r3, r0
 80147a6:	e000      	b.n	80147aa <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80147a8:	2302      	movs	r3, #2
  }
}
 80147aa:	4618      	mov	r0, r3
 80147ac:	3710      	adds	r7, #16
 80147ae:	46bd      	mov	sp, r7
 80147b0:	bd80      	pop	{r7, pc}
	...

080147b4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80147b4:	b580      	push	{r7, lr}
 80147b6:	b08a      	sub	sp, #40	; 0x28
 80147b8:	af00      	add	r7, sp, #0
 80147ba:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80147bc:	687b      	ldr	r3, [r7, #4]
 80147be:	681b      	ldr	r3, [r3, #0]
 80147c0:	681b      	ldr	r3, [r3, #0]
 80147c2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80147c4:	687b      	ldr	r3, [r7, #4]
 80147c6:	681b      	ldr	r3, [r3, #0]
 80147c8:	68db      	ldr	r3, [r3, #12]
 80147ca:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80147cc:	687b      	ldr	r3, [r7, #4]
 80147ce:	681b      	ldr	r3, [r3, #0]
 80147d0:	695b      	ldr	r3, [r3, #20]
 80147d2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80147d4:	2300      	movs	r3, #0
 80147d6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80147d8:	2300      	movs	r3, #0
 80147da:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80147dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80147de:	f003 030f 	and.w	r3, r3, #15
 80147e2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80147e4:	69bb      	ldr	r3, [r7, #24]
 80147e6:	2b00      	cmp	r3, #0
 80147e8:	d10d      	bne.n	8014806 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80147ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80147ec:	f003 0320 	and.w	r3, r3, #32
 80147f0:	2b00      	cmp	r3, #0
 80147f2:	d008      	beq.n	8014806 <HAL_UART_IRQHandler+0x52>
 80147f4:	6a3b      	ldr	r3, [r7, #32]
 80147f6:	f003 0320 	and.w	r3, r3, #32
 80147fa:	2b00      	cmp	r3, #0
 80147fc:	d003      	beq.n	8014806 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80147fe:	6878      	ldr	r0, [r7, #4]
 8014800:	f000 fac0 	bl	8014d84 <UART_Receive_IT>
      return;
 8014804:	e17b      	b.n	8014afe <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8014806:	69bb      	ldr	r3, [r7, #24]
 8014808:	2b00      	cmp	r3, #0
 801480a:	f000 80b1 	beq.w	8014970 <HAL_UART_IRQHandler+0x1bc>
 801480e:	69fb      	ldr	r3, [r7, #28]
 8014810:	f003 0301 	and.w	r3, r3, #1
 8014814:	2b00      	cmp	r3, #0
 8014816:	d105      	bne.n	8014824 <HAL_UART_IRQHandler+0x70>
 8014818:	6a3b      	ldr	r3, [r7, #32]
 801481a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 801481e:	2b00      	cmp	r3, #0
 8014820:	f000 80a6 	beq.w	8014970 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8014824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014826:	f003 0301 	and.w	r3, r3, #1
 801482a:	2b00      	cmp	r3, #0
 801482c:	d00a      	beq.n	8014844 <HAL_UART_IRQHandler+0x90>
 801482e:	6a3b      	ldr	r3, [r7, #32]
 8014830:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8014834:	2b00      	cmp	r3, #0
 8014836:	d005      	beq.n	8014844 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8014838:	687b      	ldr	r3, [r7, #4]
 801483a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801483c:	f043 0201 	orr.w	r2, r3, #1
 8014840:	687b      	ldr	r3, [r7, #4]
 8014842:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8014844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014846:	f003 0304 	and.w	r3, r3, #4
 801484a:	2b00      	cmp	r3, #0
 801484c:	d00a      	beq.n	8014864 <HAL_UART_IRQHandler+0xb0>
 801484e:	69fb      	ldr	r3, [r7, #28]
 8014850:	f003 0301 	and.w	r3, r3, #1
 8014854:	2b00      	cmp	r3, #0
 8014856:	d005      	beq.n	8014864 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8014858:	687b      	ldr	r3, [r7, #4]
 801485a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801485c:	f043 0202 	orr.w	r2, r3, #2
 8014860:	687b      	ldr	r3, [r7, #4]
 8014862:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8014864:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014866:	f003 0302 	and.w	r3, r3, #2
 801486a:	2b00      	cmp	r3, #0
 801486c:	d00a      	beq.n	8014884 <HAL_UART_IRQHandler+0xd0>
 801486e:	69fb      	ldr	r3, [r7, #28]
 8014870:	f003 0301 	and.w	r3, r3, #1
 8014874:	2b00      	cmp	r3, #0
 8014876:	d005      	beq.n	8014884 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8014878:	687b      	ldr	r3, [r7, #4]
 801487a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801487c:	f043 0204 	orr.w	r2, r3, #4
 8014880:	687b      	ldr	r3, [r7, #4]
 8014882:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8014884:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014886:	f003 0308 	and.w	r3, r3, #8
 801488a:	2b00      	cmp	r3, #0
 801488c:	d00f      	beq.n	80148ae <HAL_UART_IRQHandler+0xfa>
 801488e:	6a3b      	ldr	r3, [r7, #32]
 8014890:	f003 0320 	and.w	r3, r3, #32
 8014894:	2b00      	cmp	r3, #0
 8014896:	d104      	bne.n	80148a2 <HAL_UART_IRQHandler+0xee>
 8014898:	69fb      	ldr	r3, [r7, #28]
 801489a:	f003 0301 	and.w	r3, r3, #1
 801489e:	2b00      	cmp	r3, #0
 80148a0:	d005      	beq.n	80148ae <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80148a2:	687b      	ldr	r3, [r7, #4]
 80148a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80148a6:	f043 0208 	orr.w	r2, r3, #8
 80148aa:	687b      	ldr	r3, [r7, #4]
 80148ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80148ae:	687b      	ldr	r3, [r7, #4]
 80148b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80148b2:	2b00      	cmp	r3, #0
 80148b4:	f000 811e 	beq.w	8014af4 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80148b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80148ba:	f003 0320 	and.w	r3, r3, #32
 80148be:	2b00      	cmp	r3, #0
 80148c0:	d007      	beq.n	80148d2 <HAL_UART_IRQHandler+0x11e>
 80148c2:	6a3b      	ldr	r3, [r7, #32]
 80148c4:	f003 0320 	and.w	r3, r3, #32
 80148c8:	2b00      	cmp	r3, #0
 80148ca:	d002      	beq.n	80148d2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80148cc:	6878      	ldr	r0, [r7, #4]
 80148ce:	f000 fa59 	bl	8014d84 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80148d2:	687b      	ldr	r3, [r7, #4]
 80148d4:	681b      	ldr	r3, [r3, #0]
 80148d6:	695b      	ldr	r3, [r3, #20]
 80148d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80148dc:	2b00      	cmp	r3, #0
 80148de:	bf14      	ite	ne
 80148e0:	2301      	movne	r3, #1
 80148e2:	2300      	moveq	r3, #0
 80148e4:	b2db      	uxtb	r3, r3
 80148e6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80148ec:	f003 0308 	and.w	r3, r3, #8
 80148f0:	2b00      	cmp	r3, #0
 80148f2:	d102      	bne.n	80148fa <HAL_UART_IRQHandler+0x146>
 80148f4:	697b      	ldr	r3, [r7, #20]
 80148f6:	2b00      	cmp	r3, #0
 80148f8:	d031      	beq.n	801495e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80148fa:	6878      	ldr	r0, [r7, #4]
 80148fc:	f000 f99b 	bl	8014c36 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014900:	687b      	ldr	r3, [r7, #4]
 8014902:	681b      	ldr	r3, [r3, #0]
 8014904:	695b      	ldr	r3, [r3, #20]
 8014906:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801490a:	2b00      	cmp	r3, #0
 801490c:	d023      	beq.n	8014956 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 801490e:	687b      	ldr	r3, [r7, #4]
 8014910:	681b      	ldr	r3, [r3, #0]
 8014912:	695a      	ldr	r2, [r3, #20]
 8014914:	687b      	ldr	r3, [r7, #4]
 8014916:	681b      	ldr	r3, [r3, #0]
 8014918:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 801491c:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 801491e:	687b      	ldr	r3, [r7, #4]
 8014920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014922:	2b00      	cmp	r3, #0
 8014924:	d013      	beq.n	801494e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8014926:	687b      	ldr	r3, [r7, #4]
 8014928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801492a:	4a76      	ldr	r2, [pc, #472]	; (8014b04 <HAL_UART_IRQHandler+0x350>)
 801492c:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 801492e:	687b      	ldr	r3, [r7, #4]
 8014930:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014932:	4618      	mov	r0, r3
 8014934:	f7fd f876 	bl	8011a24 <HAL_DMA_Abort_IT>
 8014938:	4603      	mov	r3, r0
 801493a:	2b00      	cmp	r3, #0
 801493c:	d016      	beq.n	801496c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 801493e:	687b      	ldr	r3, [r7, #4]
 8014940:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014942:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014944:	687a      	ldr	r2, [r7, #4]
 8014946:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8014948:	4610      	mov	r0, r2
 801494a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801494c:	e00e      	b.n	801496c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 801494e:	6878      	ldr	r0, [r7, #4]
 8014950:	f7fa ff1e 	bl	800f790 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8014954:	e00a      	b.n	801496c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8014956:	6878      	ldr	r0, [r7, #4]
 8014958:	f7fa ff1a 	bl	800f790 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801495c:	e006      	b.n	801496c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 801495e:	6878      	ldr	r0, [r7, #4]
 8014960:	f7fa ff16 	bl	800f790 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014964:	687b      	ldr	r3, [r7, #4]
 8014966:	2200      	movs	r2, #0
 8014968:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 801496a:	e0c3      	b.n	8014af4 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 801496c:	bf00      	nop
    return;
 801496e:	e0c1      	b.n	8014af4 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014970:	687b      	ldr	r3, [r7, #4]
 8014972:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014974:	2b01      	cmp	r3, #1
 8014976:	f040 80a1 	bne.w	8014abc <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 801497a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801497c:	f003 0310 	and.w	r3, r3, #16
 8014980:	2b00      	cmp	r3, #0
 8014982:	f000 809b 	beq.w	8014abc <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8014986:	6a3b      	ldr	r3, [r7, #32]
 8014988:	f003 0310 	and.w	r3, r3, #16
 801498c:	2b00      	cmp	r3, #0
 801498e:	f000 8095 	beq.w	8014abc <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8014992:	2300      	movs	r3, #0
 8014994:	60fb      	str	r3, [r7, #12]
 8014996:	687b      	ldr	r3, [r7, #4]
 8014998:	681b      	ldr	r3, [r3, #0]
 801499a:	681b      	ldr	r3, [r3, #0]
 801499c:	60fb      	str	r3, [r7, #12]
 801499e:	687b      	ldr	r3, [r7, #4]
 80149a0:	681b      	ldr	r3, [r3, #0]
 80149a2:	685b      	ldr	r3, [r3, #4]
 80149a4:	60fb      	str	r3, [r7, #12]
 80149a6:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	681b      	ldr	r3, [r3, #0]
 80149ac:	695b      	ldr	r3, [r3, #20]
 80149ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80149b2:	2b00      	cmp	r3, #0
 80149b4:	d04e      	beq.n	8014a54 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80149b6:	687b      	ldr	r3, [r7, #4]
 80149b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80149ba:	681b      	ldr	r3, [r3, #0]
 80149bc:	685b      	ldr	r3, [r3, #4]
 80149be:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80149c0:	8a3b      	ldrh	r3, [r7, #16]
 80149c2:	2b00      	cmp	r3, #0
 80149c4:	f000 8098 	beq.w	8014af8 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80149cc:	8a3a      	ldrh	r2, [r7, #16]
 80149ce:	429a      	cmp	r2, r3
 80149d0:	f080 8092 	bcs.w	8014af8 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80149d4:	687b      	ldr	r3, [r7, #4]
 80149d6:	8a3a      	ldrh	r2, [r7, #16]
 80149d8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80149da:	687b      	ldr	r3, [r7, #4]
 80149dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80149de:	699b      	ldr	r3, [r3, #24]
 80149e0:	2b20      	cmp	r3, #32
 80149e2:	d02b      	beq.n	8014a3c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80149e4:	687b      	ldr	r3, [r7, #4]
 80149e6:	681b      	ldr	r3, [r3, #0]
 80149e8:	68da      	ldr	r2, [r3, #12]
 80149ea:	687b      	ldr	r3, [r7, #4]
 80149ec:	681b      	ldr	r3, [r3, #0]
 80149ee:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80149f2:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80149f4:	687b      	ldr	r3, [r7, #4]
 80149f6:	681b      	ldr	r3, [r3, #0]
 80149f8:	695a      	ldr	r2, [r3, #20]
 80149fa:	687b      	ldr	r3, [r7, #4]
 80149fc:	681b      	ldr	r3, [r3, #0]
 80149fe:	f022 0201 	bic.w	r2, r2, #1
 8014a02:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8014a04:	687b      	ldr	r3, [r7, #4]
 8014a06:	681b      	ldr	r3, [r3, #0]
 8014a08:	695a      	ldr	r2, [r3, #20]
 8014a0a:	687b      	ldr	r3, [r7, #4]
 8014a0c:	681b      	ldr	r3, [r3, #0]
 8014a0e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8014a12:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8014a14:	687b      	ldr	r3, [r7, #4]
 8014a16:	2220      	movs	r2, #32
 8014a18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014a1c:	687b      	ldr	r3, [r7, #4]
 8014a1e:	2200      	movs	r2, #0
 8014a20:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014a22:	687b      	ldr	r3, [r7, #4]
 8014a24:	681b      	ldr	r3, [r3, #0]
 8014a26:	68da      	ldr	r2, [r3, #12]
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	681b      	ldr	r3, [r3, #0]
 8014a2c:	f022 0210 	bic.w	r2, r2, #16
 8014a30:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8014a32:	687b      	ldr	r3, [r7, #4]
 8014a34:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8014a36:	4618      	mov	r0, r3
 8014a38:	f7fc ffb9 	bl	80119ae <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8014a3c:	687b      	ldr	r3, [r7, #4]
 8014a3e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8014a40:	687b      	ldr	r3, [r7, #4]
 8014a42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8014a44:	b29b      	uxth	r3, r3
 8014a46:	1ad3      	subs	r3, r2, r3
 8014a48:	b29b      	uxth	r3, r3
 8014a4a:	4619      	mov	r1, r3
 8014a4c:	6878      	ldr	r0, [r7, #4]
 8014a4e:	f000 f864 	bl	8014b1a <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8014a52:	e051      	b.n	8014af8 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8014a54:	687b      	ldr	r3, [r7, #4]
 8014a56:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8014a58:	687b      	ldr	r3, [r7, #4]
 8014a5a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8014a5c:	b29b      	uxth	r3, r3
 8014a5e:	1ad3      	subs	r3, r2, r3
 8014a60:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8014a66:	b29b      	uxth	r3, r3
 8014a68:	2b00      	cmp	r3, #0
 8014a6a:	d047      	beq.n	8014afc <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8014a6c:	8a7b      	ldrh	r3, [r7, #18]
 8014a6e:	2b00      	cmp	r3, #0
 8014a70:	d044      	beq.n	8014afc <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8014a72:	687b      	ldr	r3, [r7, #4]
 8014a74:	681b      	ldr	r3, [r3, #0]
 8014a76:	68da      	ldr	r2, [r3, #12]
 8014a78:	687b      	ldr	r3, [r7, #4]
 8014a7a:	681b      	ldr	r3, [r3, #0]
 8014a7c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8014a80:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014a82:	687b      	ldr	r3, [r7, #4]
 8014a84:	681b      	ldr	r3, [r3, #0]
 8014a86:	695a      	ldr	r2, [r3, #20]
 8014a88:	687b      	ldr	r3, [r7, #4]
 8014a8a:	681b      	ldr	r3, [r3, #0]
 8014a8c:	f022 0201 	bic.w	r2, r2, #1
 8014a90:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8014a92:	687b      	ldr	r3, [r7, #4]
 8014a94:	2220      	movs	r2, #32
 8014a96:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014a9a:	687b      	ldr	r3, [r7, #4]
 8014a9c:	2200      	movs	r2, #0
 8014a9e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014aa0:	687b      	ldr	r3, [r7, #4]
 8014aa2:	681b      	ldr	r3, [r3, #0]
 8014aa4:	68da      	ldr	r2, [r3, #12]
 8014aa6:	687b      	ldr	r3, [r7, #4]
 8014aa8:	681b      	ldr	r3, [r3, #0]
 8014aaa:	f022 0210 	bic.w	r2, r2, #16
 8014aae:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8014ab0:	8a7b      	ldrh	r3, [r7, #18]
 8014ab2:	4619      	mov	r1, r3
 8014ab4:	6878      	ldr	r0, [r7, #4]
 8014ab6:	f000 f830 	bl	8014b1a <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8014aba:	e01f      	b.n	8014afc <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8014abc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014abe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014ac2:	2b00      	cmp	r3, #0
 8014ac4:	d008      	beq.n	8014ad8 <HAL_UART_IRQHandler+0x324>
 8014ac6:	6a3b      	ldr	r3, [r7, #32]
 8014ac8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014acc:	2b00      	cmp	r3, #0
 8014ace:	d003      	beq.n	8014ad8 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8014ad0:	6878      	ldr	r0, [r7, #4]
 8014ad2:	f000 f8f0 	bl	8014cb6 <UART_Transmit_IT>
    return;
 8014ad6:	e012      	b.n	8014afe <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8014ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014ada:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014ade:	2b00      	cmp	r3, #0
 8014ae0:	d00d      	beq.n	8014afe <HAL_UART_IRQHandler+0x34a>
 8014ae2:	6a3b      	ldr	r3, [r7, #32]
 8014ae4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8014ae8:	2b00      	cmp	r3, #0
 8014aea:	d008      	beq.n	8014afe <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8014aec:	6878      	ldr	r0, [r7, #4]
 8014aee:	f000 f931 	bl	8014d54 <UART_EndTransmit_IT>
    return;
 8014af2:	e004      	b.n	8014afe <HAL_UART_IRQHandler+0x34a>
    return;
 8014af4:	bf00      	nop
 8014af6:	e002      	b.n	8014afe <HAL_UART_IRQHandler+0x34a>
      return;
 8014af8:	bf00      	nop
 8014afa:	e000      	b.n	8014afe <HAL_UART_IRQHandler+0x34a>
      return;
 8014afc:	bf00      	nop
  }
}
 8014afe:	3728      	adds	r7, #40	; 0x28
 8014b00:	46bd      	mov	sp, r7
 8014b02:	bd80      	pop	{r7, pc}
 8014b04:	08014c8f 	.word	0x08014c8f

08014b08 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8014b08:	b480      	push	{r7}
 8014b0a:	b083      	sub	sp, #12
 8014b0c:	af00      	add	r7, sp, #0
 8014b0e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8014b10:	bf00      	nop
 8014b12:	370c      	adds	r7, #12
 8014b14:	46bd      	mov	sp, r7
 8014b16:	bc80      	pop	{r7}
 8014b18:	4770      	bx	lr

08014b1a <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8014b1a:	b480      	push	{r7}
 8014b1c:	b083      	sub	sp, #12
 8014b1e:	af00      	add	r7, sp, #0
 8014b20:	6078      	str	r0, [r7, #4]
 8014b22:	460b      	mov	r3, r1
 8014b24:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8014b26:	bf00      	nop
 8014b28:	370c      	adds	r7, #12
 8014b2a:	46bd      	mov	sp, r7
 8014b2c:	bc80      	pop	{r7}
 8014b2e:	4770      	bx	lr

08014b30 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8014b30:	b580      	push	{r7, lr}
 8014b32:	b084      	sub	sp, #16
 8014b34:	af00      	add	r7, sp, #0
 8014b36:	60f8      	str	r0, [r7, #12]
 8014b38:	60b9      	str	r1, [r7, #8]
 8014b3a:	603b      	str	r3, [r7, #0]
 8014b3c:	4613      	mov	r3, r2
 8014b3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014b40:	e02c      	b.n	8014b9c <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8014b42:	69bb      	ldr	r3, [r7, #24]
 8014b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014b48:	d028      	beq.n	8014b9c <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8014b4a:	69bb      	ldr	r3, [r7, #24]
 8014b4c:	2b00      	cmp	r3, #0
 8014b4e:	d007      	beq.n	8014b60 <UART_WaitOnFlagUntilTimeout+0x30>
 8014b50:	f7fc fe16 	bl	8011780 <HAL_GetTick>
 8014b54:	4602      	mov	r2, r0
 8014b56:	683b      	ldr	r3, [r7, #0]
 8014b58:	1ad3      	subs	r3, r2, r3
 8014b5a:	69ba      	ldr	r2, [r7, #24]
 8014b5c:	429a      	cmp	r2, r3
 8014b5e:	d21d      	bcs.n	8014b9c <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8014b60:	68fb      	ldr	r3, [r7, #12]
 8014b62:	681b      	ldr	r3, [r3, #0]
 8014b64:	68da      	ldr	r2, [r3, #12]
 8014b66:	68fb      	ldr	r3, [r7, #12]
 8014b68:	681b      	ldr	r3, [r3, #0]
 8014b6a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8014b6e:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014b70:	68fb      	ldr	r3, [r7, #12]
 8014b72:	681b      	ldr	r3, [r3, #0]
 8014b74:	695a      	ldr	r2, [r3, #20]
 8014b76:	68fb      	ldr	r3, [r7, #12]
 8014b78:	681b      	ldr	r3, [r3, #0]
 8014b7a:	f022 0201 	bic.w	r2, r2, #1
 8014b7e:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8014b80:	68fb      	ldr	r3, [r7, #12]
 8014b82:	2220      	movs	r2, #32
 8014b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8014b88:	68fb      	ldr	r3, [r7, #12]
 8014b8a:	2220      	movs	r2, #32
 8014b8c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8014b90:	68fb      	ldr	r3, [r7, #12]
 8014b92:	2200      	movs	r2, #0
 8014b94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8014b98:	2303      	movs	r3, #3
 8014b9a:	e00f      	b.n	8014bbc <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8014b9c:	68fb      	ldr	r3, [r7, #12]
 8014b9e:	681b      	ldr	r3, [r3, #0]
 8014ba0:	681a      	ldr	r2, [r3, #0]
 8014ba2:	68bb      	ldr	r3, [r7, #8]
 8014ba4:	4013      	ands	r3, r2
 8014ba6:	68ba      	ldr	r2, [r7, #8]
 8014ba8:	429a      	cmp	r2, r3
 8014baa:	bf0c      	ite	eq
 8014bac:	2301      	moveq	r3, #1
 8014bae:	2300      	movne	r3, #0
 8014bb0:	b2db      	uxtb	r3, r3
 8014bb2:	461a      	mov	r2, r3
 8014bb4:	79fb      	ldrb	r3, [r7, #7]
 8014bb6:	429a      	cmp	r2, r3
 8014bb8:	d0c3      	beq.n	8014b42 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8014bba:	2300      	movs	r3, #0
}
 8014bbc:	4618      	mov	r0, r3
 8014bbe:	3710      	adds	r7, #16
 8014bc0:	46bd      	mov	sp, r7
 8014bc2:	bd80      	pop	{r7, pc}

08014bc4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8014bc4:	b480      	push	{r7}
 8014bc6:	b085      	sub	sp, #20
 8014bc8:	af00      	add	r7, sp, #0
 8014bca:	60f8      	str	r0, [r7, #12]
 8014bcc:	60b9      	str	r1, [r7, #8]
 8014bce:	4613      	mov	r3, r2
 8014bd0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8014bd2:	68fb      	ldr	r3, [r7, #12]
 8014bd4:	68ba      	ldr	r2, [r7, #8]
 8014bd6:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8014bd8:	68fb      	ldr	r3, [r7, #12]
 8014bda:	88fa      	ldrh	r2, [r7, #6]
 8014bdc:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8014bde:	68fb      	ldr	r3, [r7, #12]
 8014be0:	88fa      	ldrh	r2, [r7, #6]
 8014be2:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8014be4:	68fb      	ldr	r3, [r7, #12]
 8014be6:	2200      	movs	r2, #0
 8014be8:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8014bea:	68fb      	ldr	r3, [r7, #12]
 8014bec:	2222      	movs	r2, #34	; 0x22
 8014bee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8014bf2:	68fb      	ldr	r3, [r7, #12]
 8014bf4:	2200      	movs	r2, #0
 8014bf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8014bfa:	68fb      	ldr	r3, [r7, #12]
 8014bfc:	681b      	ldr	r3, [r3, #0]
 8014bfe:	68da      	ldr	r2, [r3, #12]
 8014c00:	68fb      	ldr	r3, [r7, #12]
 8014c02:	681b      	ldr	r3, [r3, #0]
 8014c04:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8014c08:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8014c0a:	68fb      	ldr	r3, [r7, #12]
 8014c0c:	681b      	ldr	r3, [r3, #0]
 8014c0e:	695a      	ldr	r2, [r3, #20]
 8014c10:	68fb      	ldr	r3, [r7, #12]
 8014c12:	681b      	ldr	r3, [r3, #0]
 8014c14:	f042 0201 	orr.w	r2, r2, #1
 8014c18:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8014c1a:	68fb      	ldr	r3, [r7, #12]
 8014c1c:	681b      	ldr	r3, [r3, #0]
 8014c1e:	68da      	ldr	r2, [r3, #12]
 8014c20:	68fb      	ldr	r3, [r7, #12]
 8014c22:	681b      	ldr	r3, [r3, #0]
 8014c24:	f042 0220 	orr.w	r2, r2, #32
 8014c28:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8014c2a:	2300      	movs	r3, #0
}
 8014c2c:	4618      	mov	r0, r3
 8014c2e:	3714      	adds	r7, #20
 8014c30:	46bd      	mov	sp, r7
 8014c32:	bc80      	pop	{r7}
 8014c34:	4770      	bx	lr

08014c36 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8014c36:	b480      	push	{r7}
 8014c38:	b083      	sub	sp, #12
 8014c3a:	af00      	add	r7, sp, #0
 8014c3c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8014c3e:	687b      	ldr	r3, [r7, #4]
 8014c40:	681b      	ldr	r3, [r3, #0]
 8014c42:	68da      	ldr	r2, [r3, #12]
 8014c44:	687b      	ldr	r3, [r7, #4]
 8014c46:	681b      	ldr	r3, [r3, #0]
 8014c48:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8014c4c:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8014c4e:	687b      	ldr	r3, [r7, #4]
 8014c50:	681b      	ldr	r3, [r3, #0]
 8014c52:	695a      	ldr	r2, [r3, #20]
 8014c54:	687b      	ldr	r3, [r7, #4]
 8014c56:	681b      	ldr	r3, [r3, #0]
 8014c58:	f022 0201 	bic.w	r2, r2, #1
 8014c5c:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014c5e:	687b      	ldr	r3, [r7, #4]
 8014c60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014c62:	2b01      	cmp	r3, #1
 8014c64:	d107      	bne.n	8014c76 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014c66:	687b      	ldr	r3, [r7, #4]
 8014c68:	681b      	ldr	r3, [r3, #0]
 8014c6a:	68da      	ldr	r2, [r3, #12]
 8014c6c:	687b      	ldr	r3, [r7, #4]
 8014c6e:	681b      	ldr	r3, [r3, #0]
 8014c70:	f022 0210 	bic.w	r2, r2, #16
 8014c74:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8014c76:	687b      	ldr	r3, [r7, #4]
 8014c78:	2220      	movs	r2, #32
 8014c7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014c7e:	687b      	ldr	r3, [r7, #4]
 8014c80:	2200      	movs	r2, #0
 8014c82:	631a      	str	r2, [r3, #48]	; 0x30
}
 8014c84:	bf00      	nop
 8014c86:	370c      	adds	r7, #12
 8014c88:	46bd      	mov	sp, r7
 8014c8a:	bc80      	pop	{r7}
 8014c8c:	4770      	bx	lr

08014c8e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8014c8e:	b580      	push	{r7, lr}
 8014c90:	b084      	sub	sp, #16
 8014c92:	af00      	add	r7, sp, #0
 8014c94:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8014c96:	687b      	ldr	r3, [r7, #4]
 8014c98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8014c9a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8014c9c:	68fb      	ldr	r3, [r7, #12]
 8014c9e:	2200      	movs	r2, #0
 8014ca0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8014ca2:	68fb      	ldr	r3, [r7, #12]
 8014ca4:	2200      	movs	r2, #0
 8014ca6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8014ca8:	68f8      	ldr	r0, [r7, #12]
 8014caa:	f7fa fd71 	bl	800f790 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8014cae:	bf00      	nop
 8014cb0:	3710      	adds	r7, #16
 8014cb2:	46bd      	mov	sp, r7
 8014cb4:	bd80      	pop	{r7, pc}

08014cb6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8014cb6:	b480      	push	{r7}
 8014cb8:	b085      	sub	sp, #20
 8014cba:	af00      	add	r7, sp, #0
 8014cbc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8014cbe:	687b      	ldr	r3, [r7, #4]
 8014cc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8014cc4:	b2db      	uxtb	r3, r3
 8014cc6:	2b21      	cmp	r3, #33	; 0x21
 8014cc8:	d13e      	bne.n	8014d48 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014cca:	687b      	ldr	r3, [r7, #4]
 8014ccc:	689b      	ldr	r3, [r3, #8]
 8014cce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014cd2:	d114      	bne.n	8014cfe <UART_Transmit_IT+0x48>
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	691b      	ldr	r3, [r3, #16]
 8014cd8:	2b00      	cmp	r3, #0
 8014cda:	d110      	bne.n	8014cfe <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8014cdc:	687b      	ldr	r3, [r7, #4]
 8014cde:	6a1b      	ldr	r3, [r3, #32]
 8014ce0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8014ce2:	68fb      	ldr	r3, [r7, #12]
 8014ce4:	881b      	ldrh	r3, [r3, #0]
 8014ce6:	461a      	mov	r2, r3
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	681b      	ldr	r3, [r3, #0]
 8014cec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8014cf0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8014cf2:	687b      	ldr	r3, [r7, #4]
 8014cf4:	6a1b      	ldr	r3, [r3, #32]
 8014cf6:	1c9a      	adds	r2, r3, #2
 8014cf8:	687b      	ldr	r3, [r7, #4]
 8014cfa:	621a      	str	r2, [r3, #32]
 8014cfc:	e008      	b.n	8014d10 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8014cfe:	687b      	ldr	r3, [r7, #4]
 8014d00:	6a1b      	ldr	r3, [r3, #32]
 8014d02:	1c59      	adds	r1, r3, #1
 8014d04:	687a      	ldr	r2, [r7, #4]
 8014d06:	6211      	str	r1, [r2, #32]
 8014d08:	781a      	ldrb	r2, [r3, #0]
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	681b      	ldr	r3, [r3, #0]
 8014d0e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8014d10:	687b      	ldr	r3, [r7, #4]
 8014d12:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8014d14:	b29b      	uxth	r3, r3
 8014d16:	3b01      	subs	r3, #1
 8014d18:	b29b      	uxth	r3, r3
 8014d1a:	687a      	ldr	r2, [r7, #4]
 8014d1c:	4619      	mov	r1, r3
 8014d1e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8014d20:	2b00      	cmp	r3, #0
 8014d22:	d10f      	bne.n	8014d44 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8014d24:	687b      	ldr	r3, [r7, #4]
 8014d26:	681b      	ldr	r3, [r3, #0]
 8014d28:	68da      	ldr	r2, [r3, #12]
 8014d2a:	687b      	ldr	r3, [r7, #4]
 8014d2c:	681b      	ldr	r3, [r3, #0]
 8014d2e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8014d32:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8014d34:	687b      	ldr	r3, [r7, #4]
 8014d36:	681b      	ldr	r3, [r3, #0]
 8014d38:	68da      	ldr	r2, [r3, #12]
 8014d3a:	687b      	ldr	r3, [r7, #4]
 8014d3c:	681b      	ldr	r3, [r3, #0]
 8014d3e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8014d42:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8014d44:	2300      	movs	r3, #0
 8014d46:	e000      	b.n	8014d4a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8014d48:	2302      	movs	r3, #2
  }
}
 8014d4a:	4618      	mov	r0, r3
 8014d4c:	3714      	adds	r7, #20
 8014d4e:	46bd      	mov	sp, r7
 8014d50:	bc80      	pop	{r7}
 8014d52:	4770      	bx	lr

08014d54 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8014d54:	b580      	push	{r7, lr}
 8014d56:	b082      	sub	sp, #8
 8014d58:	af00      	add	r7, sp, #0
 8014d5a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8014d5c:	687b      	ldr	r3, [r7, #4]
 8014d5e:	681b      	ldr	r3, [r3, #0]
 8014d60:	68da      	ldr	r2, [r3, #12]
 8014d62:	687b      	ldr	r3, [r7, #4]
 8014d64:	681b      	ldr	r3, [r3, #0]
 8014d66:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8014d6a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8014d6c:	687b      	ldr	r3, [r7, #4]
 8014d6e:	2220      	movs	r2, #32
 8014d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8014d74:	6878      	ldr	r0, [r7, #4]
 8014d76:	f7ff fec7 	bl	8014b08 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8014d7a:	2300      	movs	r3, #0
}
 8014d7c:	4618      	mov	r0, r3
 8014d7e:	3708      	adds	r7, #8
 8014d80:	46bd      	mov	sp, r7
 8014d82:	bd80      	pop	{r7, pc}

08014d84 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8014d84:	b580      	push	{r7, lr}
 8014d86:	b086      	sub	sp, #24
 8014d88:	af00      	add	r7, sp, #0
 8014d8a:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8014d8c:	687b      	ldr	r3, [r7, #4]
 8014d8e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8014d92:	b2db      	uxtb	r3, r3
 8014d94:	2b22      	cmp	r3, #34	; 0x22
 8014d96:	f040 8099 	bne.w	8014ecc <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8014d9a:	687b      	ldr	r3, [r7, #4]
 8014d9c:	689b      	ldr	r3, [r3, #8]
 8014d9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014da2:	d117      	bne.n	8014dd4 <UART_Receive_IT+0x50>
 8014da4:	687b      	ldr	r3, [r7, #4]
 8014da6:	691b      	ldr	r3, [r3, #16]
 8014da8:	2b00      	cmp	r3, #0
 8014daa:	d113      	bne.n	8014dd4 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8014dac:	2300      	movs	r3, #0
 8014dae:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8014db0:	687b      	ldr	r3, [r7, #4]
 8014db2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014db4:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8014db6:	687b      	ldr	r3, [r7, #4]
 8014db8:	681b      	ldr	r3, [r3, #0]
 8014dba:	685b      	ldr	r3, [r3, #4]
 8014dbc:	b29b      	uxth	r3, r3
 8014dbe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014dc2:	b29a      	uxth	r2, r3
 8014dc4:	693b      	ldr	r3, [r7, #16]
 8014dc6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8014dc8:	687b      	ldr	r3, [r7, #4]
 8014dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014dcc:	1c9a      	adds	r2, r3, #2
 8014dce:	687b      	ldr	r3, [r7, #4]
 8014dd0:	629a      	str	r2, [r3, #40]	; 0x28
 8014dd2:	e026      	b.n	8014e22 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8014dd4:	687b      	ldr	r3, [r7, #4]
 8014dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014dd8:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8014dda:	2300      	movs	r3, #0
 8014ddc:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8014dde:	687b      	ldr	r3, [r7, #4]
 8014de0:	689b      	ldr	r3, [r3, #8]
 8014de2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8014de6:	d007      	beq.n	8014df8 <UART_Receive_IT+0x74>
 8014de8:	687b      	ldr	r3, [r7, #4]
 8014dea:	689b      	ldr	r3, [r3, #8]
 8014dec:	2b00      	cmp	r3, #0
 8014dee:	d10a      	bne.n	8014e06 <UART_Receive_IT+0x82>
 8014df0:	687b      	ldr	r3, [r7, #4]
 8014df2:	691b      	ldr	r3, [r3, #16]
 8014df4:	2b00      	cmp	r3, #0
 8014df6:	d106      	bne.n	8014e06 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8014df8:	687b      	ldr	r3, [r7, #4]
 8014dfa:	681b      	ldr	r3, [r3, #0]
 8014dfc:	685b      	ldr	r3, [r3, #4]
 8014dfe:	b2da      	uxtb	r2, r3
 8014e00:	697b      	ldr	r3, [r7, #20]
 8014e02:	701a      	strb	r2, [r3, #0]
 8014e04:	e008      	b.n	8014e18 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8014e06:	687b      	ldr	r3, [r7, #4]
 8014e08:	681b      	ldr	r3, [r3, #0]
 8014e0a:	685b      	ldr	r3, [r3, #4]
 8014e0c:	b2db      	uxtb	r3, r3
 8014e0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8014e12:	b2da      	uxtb	r2, r3
 8014e14:	697b      	ldr	r3, [r7, #20]
 8014e16:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8014e18:	687b      	ldr	r3, [r7, #4]
 8014e1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8014e1c:	1c5a      	adds	r2, r3, #1
 8014e1e:	687b      	ldr	r3, [r7, #4]
 8014e20:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8014e22:	687b      	ldr	r3, [r7, #4]
 8014e24:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8014e26:	b29b      	uxth	r3, r3
 8014e28:	3b01      	subs	r3, #1
 8014e2a:	b29b      	uxth	r3, r3
 8014e2c:	687a      	ldr	r2, [r7, #4]
 8014e2e:	4619      	mov	r1, r3
 8014e30:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8014e32:	2b00      	cmp	r3, #0
 8014e34:	d148      	bne.n	8014ec8 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8014e36:	687b      	ldr	r3, [r7, #4]
 8014e38:	681b      	ldr	r3, [r3, #0]
 8014e3a:	68da      	ldr	r2, [r3, #12]
 8014e3c:	687b      	ldr	r3, [r7, #4]
 8014e3e:	681b      	ldr	r3, [r3, #0]
 8014e40:	f022 0220 	bic.w	r2, r2, #32
 8014e44:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8014e46:	687b      	ldr	r3, [r7, #4]
 8014e48:	681b      	ldr	r3, [r3, #0]
 8014e4a:	68da      	ldr	r2, [r3, #12]
 8014e4c:	687b      	ldr	r3, [r7, #4]
 8014e4e:	681b      	ldr	r3, [r3, #0]
 8014e50:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8014e54:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8014e56:	687b      	ldr	r3, [r7, #4]
 8014e58:	681b      	ldr	r3, [r3, #0]
 8014e5a:	695a      	ldr	r2, [r3, #20]
 8014e5c:	687b      	ldr	r3, [r7, #4]
 8014e5e:	681b      	ldr	r3, [r3, #0]
 8014e60:	f022 0201 	bic.w	r2, r2, #1
 8014e64:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8014e66:	687b      	ldr	r3, [r7, #4]
 8014e68:	2220      	movs	r2, #32
 8014e6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8014e6e:	687b      	ldr	r3, [r7, #4]
 8014e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014e72:	2b01      	cmp	r3, #1
 8014e74:	d123      	bne.n	8014ebe <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8014e76:	687b      	ldr	r3, [r7, #4]
 8014e78:	2200      	movs	r2, #0
 8014e7a:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8014e7c:	687b      	ldr	r3, [r7, #4]
 8014e7e:	681b      	ldr	r3, [r3, #0]
 8014e80:	68da      	ldr	r2, [r3, #12]
 8014e82:	687b      	ldr	r3, [r7, #4]
 8014e84:	681b      	ldr	r3, [r3, #0]
 8014e86:	f022 0210 	bic.w	r2, r2, #16
 8014e8a:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8014e8c:	687b      	ldr	r3, [r7, #4]
 8014e8e:	681b      	ldr	r3, [r3, #0]
 8014e90:	681b      	ldr	r3, [r3, #0]
 8014e92:	f003 0310 	and.w	r3, r3, #16
 8014e96:	2b10      	cmp	r3, #16
 8014e98:	d10a      	bne.n	8014eb0 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8014e9a:	2300      	movs	r3, #0
 8014e9c:	60fb      	str	r3, [r7, #12]
 8014e9e:	687b      	ldr	r3, [r7, #4]
 8014ea0:	681b      	ldr	r3, [r3, #0]
 8014ea2:	681b      	ldr	r3, [r3, #0]
 8014ea4:	60fb      	str	r3, [r7, #12]
 8014ea6:	687b      	ldr	r3, [r7, #4]
 8014ea8:	681b      	ldr	r3, [r3, #0]
 8014eaa:	685b      	ldr	r3, [r3, #4]
 8014eac:	60fb      	str	r3, [r7, #12]
 8014eae:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8014eb0:	687b      	ldr	r3, [r7, #4]
 8014eb2:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8014eb4:	4619      	mov	r1, r3
 8014eb6:	6878      	ldr	r0, [r7, #4]
 8014eb8:	f7ff fe2f 	bl	8014b1a <HAL_UARTEx_RxEventCallback>
 8014ebc:	e002      	b.n	8014ec4 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8014ebe:	6878      	ldr	r0, [r7, #4]
 8014ec0:	f7fa fc8a 	bl	800f7d8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8014ec4:	2300      	movs	r3, #0
 8014ec6:	e002      	b.n	8014ece <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8014ec8:	2300      	movs	r3, #0
 8014eca:	e000      	b.n	8014ece <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8014ecc:	2302      	movs	r3, #2
  }
}
 8014ece:	4618      	mov	r0, r3
 8014ed0:	3718      	adds	r7, #24
 8014ed2:	46bd      	mov	sp, r7
 8014ed4:	bd80      	pop	{r7, pc}
	...

08014ed8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8014ed8:	b580      	push	{r7, lr}
 8014eda:	b084      	sub	sp, #16
 8014edc:	af00      	add	r7, sp, #0
 8014ede:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8014ee0:	687b      	ldr	r3, [r7, #4]
 8014ee2:	681b      	ldr	r3, [r3, #0]
 8014ee4:	691b      	ldr	r3, [r3, #16]
 8014ee6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8014eea:	687b      	ldr	r3, [r7, #4]
 8014eec:	68da      	ldr	r2, [r3, #12]
 8014eee:	687b      	ldr	r3, [r7, #4]
 8014ef0:	681b      	ldr	r3, [r3, #0]
 8014ef2:	430a      	orrs	r2, r1
 8014ef4:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8014ef6:	687b      	ldr	r3, [r7, #4]
 8014ef8:	689a      	ldr	r2, [r3, #8]
 8014efa:	687b      	ldr	r3, [r7, #4]
 8014efc:	691b      	ldr	r3, [r3, #16]
 8014efe:	431a      	orrs	r2, r3
 8014f00:	687b      	ldr	r3, [r7, #4]
 8014f02:	695b      	ldr	r3, [r3, #20]
 8014f04:	4313      	orrs	r3, r2
 8014f06:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8014f08:	687b      	ldr	r3, [r7, #4]
 8014f0a:	681b      	ldr	r3, [r3, #0]
 8014f0c:	68db      	ldr	r3, [r3, #12]
 8014f0e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8014f12:	f023 030c 	bic.w	r3, r3, #12
 8014f16:	687a      	ldr	r2, [r7, #4]
 8014f18:	6812      	ldr	r2, [r2, #0]
 8014f1a:	68b9      	ldr	r1, [r7, #8]
 8014f1c:	430b      	orrs	r3, r1
 8014f1e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8014f20:	687b      	ldr	r3, [r7, #4]
 8014f22:	681b      	ldr	r3, [r3, #0]
 8014f24:	695b      	ldr	r3, [r3, #20]
 8014f26:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8014f2a:	687b      	ldr	r3, [r7, #4]
 8014f2c:	699a      	ldr	r2, [r3, #24]
 8014f2e:	687b      	ldr	r3, [r7, #4]
 8014f30:	681b      	ldr	r3, [r3, #0]
 8014f32:	430a      	orrs	r2, r1
 8014f34:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8014f36:	687b      	ldr	r3, [r7, #4]
 8014f38:	681b      	ldr	r3, [r3, #0]
 8014f3a:	4a2c      	ldr	r2, [pc, #176]	; (8014fec <UART_SetConfig+0x114>)
 8014f3c:	4293      	cmp	r3, r2
 8014f3e:	d103      	bne.n	8014f48 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8014f40:	f7fd fc24 	bl	801278c <HAL_RCC_GetPCLK2Freq>
 8014f44:	60f8      	str	r0, [r7, #12]
 8014f46:	e002      	b.n	8014f4e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8014f48:	f7fd fc0c 	bl	8012764 <HAL_RCC_GetPCLK1Freq>
 8014f4c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8014f4e:	68fa      	ldr	r2, [r7, #12]
 8014f50:	4613      	mov	r3, r2
 8014f52:	009b      	lsls	r3, r3, #2
 8014f54:	4413      	add	r3, r2
 8014f56:	009a      	lsls	r2, r3, #2
 8014f58:	441a      	add	r2, r3
 8014f5a:	687b      	ldr	r3, [r7, #4]
 8014f5c:	685b      	ldr	r3, [r3, #4]
 8014f5e:	009b      	lsls	r3, r3, #2
 8014f60:	fbb2 f3f3 	udiv	r3, r2, r3
 8014f64:	4a22      	ldr	r2, [pc, #136]	; (8014ff0 <UART_SetConfig+0x118>)
 8014f66:	fba2 2303 	umull	r2, r3, r2, r3
 8014f6a:	095b      	lsrs	r3, r3, #5
 8014f6c:	0119      	lsls	r1, r3, #4
 8014f6e:	68fa      	ldr	r2, [r7, #12]
 8014f70:	4613      	mov	r3, r2
 8014f72:	009b      	lsls	r3, r3, #2
 8014f74:	4413      	add	r3, r2
 8014f76:	009a      	lsls	r2, r3, #2
 8014f78:	441a      	add	r2, r3
 8014f7a:	687b      	ldr	r3, [r7, #4]
 8014f7c:	685b      	ldr	r3, [r3, #4]
 8014f7e:	009b      	lsls	r3, r3, #2
 8014f80:	fbb2 f2f3 	udiv	r2, r2, r3
 8014f84:	4b1a      	ldr	r3, [pc, #104]	; (8014ff0 <UART_SetConfig+0x118>)
 8014f86:	fba3 0302 	umull	r0, r3, r3, r2
 8014f8a:	095b      	lsrs	r3, r3, #5
 8014f8c:	2064      	movs	r0, #100	; 0x64
 8014f8e:	fb00 f303 	mul.w	r3, r0, r3
 8014f92:	1ad3      	subs	r3, r2, r3
 8014f94:	011b      	lsls	r3, r3, #4
 8014f96:	3332      	adds	r3, #50	; 0x32
 8014f98:	4a15      	ldr	r2, [pc, #84]	; (8014ff0 <UART_SetConfig+0x118>)
 8014f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8014f9e:	095b      	lsrs	r3, r3, #5
 8014fa0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8014fa4:	4419      	add	r1, r3
 8014fa6:	68fa      	ldr	r2, [r7, #12]
 8014fa8:	4613      	mov	r3, r2
 8014faa:	009b      	lsls	r3, r3, #2
 8014fac:	4413      	add	r3, r2
 8014fae:	009a      	lsls	r2, r3, #2
 8014fb0:	441a      	add	r2, r3
 8014fb2:	687b      	ldr	r3, [r7, #4]
 8014fb4:	685b      	ldr	r3, [r3, #4]
 8014fb6:	009b      	lsls	r3, r3, #2
 8014fb8:	fbb2 f2f3 	udiv	r2, r2, r3
 8014fbc:	4b0c      	ldr	r3, [pc, #48]	; (8014ff0 <UART_SetConfig+0x118>)
 8014fbe:	fba3 0302 	umull	r0, r3, r3, r2
 8014fc2:	095b      	lsrs	r3, r3, #5
 8014fc4:	2064      	movs	r0, #100	; 0x64
 8014fc6:	fb00 f303 	mul.w	r3, r0, r3
 8014fca:	1ad3      	subs	r3, r2, r3
 8014fcc:	011b      	lsls	r3, r3, #4
 8014fce:	3332      	adds	r3, #50	; 0x32
 8014fd0:	4a07      	ldr	r2, [pc, #28]	; (8014ff0 <UART_SetConfig+0x118>)
 8014fd2:	fba2 2303 	umull	r2, r3, r2, r3
 8014fd6:	095b      	lsrs	r3, r3, #5
 8014fd8:	f003 020f 	and.w	r2, r3, #15
 8014fdc:	687b      	ldr	r3, [r7, #4]
 8014fde:	681b      	ldr	r3, [r3, #0]
 8014fe0:	440a      	add	r2, r1
 8014fe2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8014fe4:	bf00      	nop
 8014fe6:	3710      	adds	r7, #16
 8014fe8:	46bd      	mov	sp, r7
 8014fea:	bd80      	pop	{r7, pc}
 8014fec:	40013800 	.word	0x40013800
 8014ff0:	51eb851f 	.word	0x51eb851f

08014ff4 <__errno>:
 8014ff4:	4b01      	ldr	r3, [pc, #4]	; (8014ffc <__errno+0x8>)
 8014ff6:	6818      	ldr	r0, [r3, #0]
 8014ff8:	4770      	bx	lr
 8014ffa:	bf00      	nop
 8014ffc:	20000108 	.word	0x20000108

08015000 <_fputc_r>:
 8015000:	b570      	push	{r4, r5, r6, lr}
 8015002:	460e      	mov	r6, r1
 8015004:	4614      	mov	r4, r2
 8015006:	4605      	mov	r5, r0
 8015008:	b118      	cbz	r0, 8015012 <_fputc_r+0x12>
 801500a:	6983      	ldr	r3, [r0, #24]
 801500c:	b90b      	cbnz	r3, 8015012 <_fputc_r+0x12>
 801500e:	f001 fe47 	bl	8016ca0 <__sinit>
 8015012:	4b14      	ldr	r3, [pc, #80]	; (8015064 <_fputc_r+0x64>)
 8015014:	429c      	cmp	r4, r3
 8015016:	d11a      	bne.n	801504e <_fputc_r+0x4e>
 8015018:	686c      	ldr	r4, [r5, #4]
 801501a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801501c:	07d8      	lsls	r0, r3, #31
 801501e:	d405      	bmi.n	801502c <_fputc_r+0x2c>
 8015020:	89a3      	ldrh	r3, [r4, #12]
 8015022:	0599      	lsls	r1, r3, #22
 8015024:	d402      	bmi.n	801502c <_fputc_r+0x2c>
 8015026:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015028:	f000 f84f 	bl	80150ca <__retarget_lock_acquire_recursive>
 801502c:	4622      	mov	r2, r4
 801502e:	4628      	mov	r0, r5
 8015030:	4631      	mov	r1, r6
 8015032:	f000 fd01 	bl	8015a38 <_putc_r>
 8015036:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015038:	4605      	mov	r5, r0
 801503a:	07da      	lsls	r2, r3, #31
 801503c:	d405      	bmi.n	801504a <_fputc_r+0x4a>
 801503e:	89a3      	ldrh	r3, [r4, #12]
 8015040:	059b      	lsls	r3, r3, #22
 8015042:	d402      	bmi.n	801504a <_fputc_r+0x4a>
 8015044:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015046:	f000 f841 	bl	80150cc <__retarget_lock_release_recursive>
 801504a:	4628      	mov	r0, r5
 801504c:	bd70      	pop	{r4, r5, r6, pc}
 801504e:	4b06      	ldr	r3, [pc, #24]	; (8015068 <_fputc_r+0x68>)
 8015050:	429c      	cmp	r4, r3
 8015052:	d101      	bne.n	8015058 <_fputc_r+0x58>
 8015054:	68ac      	ldr	r4, [r5, #8]
 8015056:	e7e0      	b.n	801501a <_fputc_r+0x1a>
 8015058:	4b04      	ldr	r3, [pc, #16]	; (801506c <_fputc_r+0x6c>)
 801505a:	429c      	cmp	r4, r3
 801505c:	bf08      	it	eq
 801505e:	68ec      	ldreq	r4, [r5, #12]
 8015060:	e7db      	b.n	801501a <_fputc_r+0x1a>
 8015062:	bf00      	nop
 8015064:	0801c4f8 	.word	0x0801c4f8
 8015068:	0801c518 	.word	0x0801c518
 801506c:	0801c4d8 	.word	0x0801c4d8

08015070 <fputc>:
 8015070:	4b02      	ldr	r3, [pc, #8]	; (801507c <fputc+0xc>)
 8015072:	460a      	mov	r2, r1
 8015074:	4601      	mov	r1, r0
 8015076:	6818      	ldr	r0, [r3, #0]
 8015078:	f7ff bfc2 	b.w	8015000 <_fputc_r>
 801507c:	20000108 	.word	0x20000108

08015080 <__libc_init_array>:
 8015080:	b570      	push	{r4, r5, r6, lr}
 8015082:	2600      	movs	r6, #0
 8015084:	4d0c      	ldr	r5, [pc, #48]	; (80150b8 <__libc_init_array+0x38>)
 8015086:	4c0d      	ldr	r4, [pc, #52]	; (80150bc <__libc_init_array+0x3c>)
 8015088:	1b64      	subs	r4, r4, r5
 801508a:	10a4      	asrs	r4, r4, #2
 801508c:	42a6      	cmp	r6, r4
 801508e:	d109      	bne.n	80150a4 <__libc_init_array+0x24>
 8015090:	f005 fd8a 	bl	801aba8 <_init>
 8015094:	2600      	movs	r6, #0
 8015096:	4d0a      	ldr	r5, [pc, #40]	; (80150c0 <__libc_init_array+0x40>)
 8015098:	4c0a      	ldr	r4, [pc, #40]	; (80150c4 <__libc_init_array+0x44>)
 801509a:	1b64      	subs	r4, r4, r5
 801509c:	10a4      	asrs	r4, r4, #2
 801509e:	42a6      	cmp	r6, r4
 80150a0:	d105      	bne.n	80150ae <__libc_init_array+0x2e>
 80150a2:	bd70      	pop	{r4, r5, r6, pc}
 80150a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80150a8:	4798      	blx	r3
 80150aa:	3601      	adds	r6, #1
 80150ac:	e7ee      	b.n	801508c <__libc_init_array+0xc>
 80150ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80150b2:	4798      	blx	r3
 80150b4:	3601      	adds	r6, #1
 80150b6:	e7f2      	b.n	801509e <__libc_init_array+0x1e>
 80150b8:	0801cde8 	.word	0x0801cde8
 80150bc:	0801cde8 	.word	0x0801cde8
 80150c0:	0801cde8 	.word	0x0801cde8
 80150c4:	0801cdec 	.word	0x0801cdec

080150c8 <__retarget_lock_init_recursive>:
 80150c8:	4770      	bx	lr

080150ca <__retarget_lock_acquire_recursive>:
 80150ca:	4770      	bx	lr

080150cc <__retarget_lock_release_recursive>:
 80150cc:	4770      	bx	lr

080150ce <memcmp>:
 80150ce:	b530      	push	{r4, r5, lr}
 80150d0:	2400      	movs	r4, #0
 80150d2:	3901      	subs	r1, #1
 80150d4:	42a2      	cmp	r2, r4
 80150d6:	d101      	bne.n	80150dc <memcmp+0xe>
 80150d8:	2000      	movs	r0, #0
 80150da:	e005      	b.n	80150e8 <memcmp+0x1a>
 80150dc:	5d03      	ldrb	r3, [r0, r4]
 80150de:	3401      	adds	r4, #1
 80150e0:	5d0d      	ldrb	r5, [r1, r4]
 80150e2:	42ab      	cmp	r3, r5
 80150e4:	d0f6      	beq.n	80150d4 <memcmp+0x6>
 80150e6:	1b58      	subs	r0, r3, r5
 80150e8:	bd30      	pop	{r4, r5, pc}

080150ea <memcpy>:
 80150ea:	440a      	add	r2, r1
 80150ec:	4291      	cmp	r1, r2
 80150ee:	f100 33ff 	add.w	r3, r0, #4294967295
 80150f2:	d100      	bne.n	80150f6 <memcpy+0xc>
 80150f4:	4770      	bx	lr
 80150f6:	b510      	push	{r4, lr}
 80150f8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80150fc:	4291      	cmp	r1, r2
 80150fe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015102:	d1f9      	bne.n	80150f8 <memcpy+0xe>
 8015104:	bd10      	pop	{r4, pc}

08015106 <memmove>:
 8015106:	4288      	cmp	r0, r1
 8015108:	b510      	push	{r4, lr}
 801510a:	eb01 0402 	add.w	r4, r1, r2
 801510e:	d902      	bls.n	8015116 <memmove+0x10>
 8015110:	4284      	cmp	r4, r0
 8015112:	4623      	mov	r3, r4
 8015114:	d807      	bhi.n	8015126 <memmove+0x20>
 8015116:	1e43      	subs	r3, r0, #1
 8015118:	42a1      	cmp	r1, r4
 801511a:	d008      	beq.n	801512e <memmove+0x28>
 801511c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015120:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015124:	e7f8      	b.n	8015118 <memmove+0x12>
 8015126:	4601      	mov	r1, r0
 8015128:	4402      	add	r2, r0
 801512a:	428a      	cmp	r2, r1
 801512c:	d100      	bne.n	8015130 <memmove+0x2a>
 801512e:	bd10      	pop	{r4, pc}
 8015130:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015134:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8015138:	e7f7      	b.n	801512a <memmove+0x24>

0801513a <memset>:
 801513a:	4603      	mov	r3, r0
 801513c:	4402      	add	r2, r0
 801513e:	4293      	cmp	r3, r2
 8015140:	d100      	bne.n	8015144 <memset+0xa>
 8015142:	4770      	bx	lr
 8015144:	f803 1b01 	strb.w	r1, [r3], #1
 8015148:	e7f9      	b.n	801513e <memset+0x4>

0801514a <__cvt>:
 801514a:	2b00      	cmp	r3, #0
 801514c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015150:	461f      	mov	r7, r3
 8015152:	bfbb      	ittet	lt
 8015154:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8015158:	461f      	movlt	r7, r3
 801515a:	2300      	movge	r3, #0
 801515c:	232d      	movlt	r3, #45	; 0x2d
 801515e:	b088      	sub	sp, #32
 8015160:	4614      	mov	r4, r2
 8015162:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8015164:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8015166:	7013      	strb	r3, [r2, #0]
 8015168:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801516a:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 801516e:	f023 0820 	bic.w	r8, r3, #32
 8015172:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8015176:	d005      	beq.n	8015184 <__cvt+0x3a>
 8015178:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801517c:	d100      	bne.n	8015180 <__cvt+0x36>
 801517e:	3501      	adds	r5, #1
 8015180:	2302      	movs	r3, #2
 8015182:	e000      	b.n	8015186 <__cvt+0x3c>
 8015184:	2303      	movs	r3, #3
 8015186:	aa07      	add	r2, sp, #28
 8015188:	9204      	str	r2, [sp, #16]
 801518a:	aa06      	add	r2, sp, #24
 801518c:	e9cd a202 	strd	sl, r2, [sp, #8]
 8015190:	e9cd 3500 	strd	r3, r5, [sp]
 8015194:	4622      	mov	r2, r4
 8015196:	463b      	mov	r3, r7
 8015198:	f000 fe7a 	bl	8015e90 <_dtoa_r>
 801519c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80151a0:	4606      	mov	r6, r0
 80151a2:	d102      	bne.n	80151aa <__cvt+0x60>
 80151a4:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80151a6:	07db      	lsls	r3, r3, #31
 80151a8:	d522      	bpl.n	80151f0 <__cvt+0xa6>
 80151aa:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80151ae:	eb06 0905 	add.w	r9, r6, r5
 80151b2:	d110      	bne.n	80151d6 <__cvt+0x8c>
 80151b4:	7833      	ldrb	r3, [r6, #0]
 80151b6:	2b30      	cmp	r3, #48	; 0x30
 80151b8:	d10a      	bne.n	80151d0 <__cvt+0x86>
 80151ba:	2200      	movs	r2, #0
 80151bc:	2300      	movs	r3, #0
 80151be:	4620      	mov	r0, r4
 80151c0:	4639      	mov	r1, r7
 80151c2:	f7f1 fa3d 	bl	8006640 <__aeabi_dcmpeq>
 80151c6:	b918      	cbnz	r0, 80151d0 <__cvt+0x86>
 80151c8:	f1c5 0501 	rsb	r5, r5, #1
 80151cc:	f8ca 5000 	str.w	r5, [sl]
 80151d0:	f8da 3000 	ldr.w	r3, [sl]
 80151d4:	4499      	add	r9, r3
 80151d6:	2200      	movs	r2, #0
 80151d8:	2300      	movs	r3, #0
 80151da:	4620      	mov	r0, r4
 80151dc:	4639      	mov	r1, r7
 80151de:	f7f1 fa2f 	bl	8006640 <__aeabi_dcmpeq>
 80151e2:	b108      	cbz	r0, 80151e8 <__cvt+0x9e>
 80151e4:	f8cd 901c 	str.w	r9, [sp, #28]
 80151e8:	2230      	movs	r2, #48	; 0x30
 80151ea:	9b07      	ldr	r3, [sp, #28]
 80151ec:	454b      	cmp	r3, r9
 80151ee:	d307      	bcc.n	8015200 <__cvt+0xb6>
 80151f0:	4630      	mov	r0, r6
 80151f2:	9b07      	ldr	r3, [sp, #28]
 80151f4:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80151f6:	1b9b      	subs	r3, r3, r6
 80151f8:	6013      	str	r3, [r2, #0]
 80151fa:	b008      	add	sp, #32
 80151fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015200:	1c59      	adds	r1, r3, #1
 8015202:	9107      	str	r1, [sp, #28]
 8015204:	701a      	strb	r2, [r3, #0]
 8015206:	e7f0      	b.n	80151ea <__cvt+0xa0>

08015208 <__exponent>:
 8015208:	4603      	mov	r3, r0
 801520a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801520c:	2900      	cmp	r1, #0
 801520e:	f803 2b02 	strb.w	r2, [r3], #2
 8015212:	bfb6      	itet	lt
 8015214:	222d      	movlt	r2, #45	; 0x2d
 8015216:	222b      	movge	r2, #43	; 0x2b
 8015218:	4249      	neglt	r1, r1
 801521a:	2909      	cmp	r1, #9
 801521c:	7042      	strb	r2, [r0, #1]
 801521e:	dd2b      	ble.n	8015278 <__exponent+0x70>
 8015220:	f10d 0407 	add.w	r4, sp, #7
 8015224:	46a4      	mov	ip, r4
 8015226:	270a      	movs	r7, #10
 8015228:	fb91 f6f7 	sdiv	r6, r1, r7
 801522c:	460a      	mov	r2, r1
 801522e:	46a6      	mov	lr, r4
 8015230:	fb07 1516 	mls	r5, r7, r6, r1
 8015234:	2a63      	cmp	r2, #99	; 0x63
 8015236:	f105 0530 	add.w	r5, r5, #48	; 0x30
 801523a:	4631      	mov	r1, r6
 801523c:	f104 34ff 	add.w	r4, r4, #4294967295
 8015240:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8015244:	dcf0      	bgt.n	8015228 <__exponent+0x20>
 8015246:	3130      	adds	r1, #48	; 0x30
 8015248:	f1ae 0502 	sub.w	r5, lr, #2
 801524c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8015250:	4629      	mov	r1, r5
 8015252:	1c44      	adds	r4, r0, #1
 8015254:	4561      	cmp	r1, ip
 8015256:	d30a      	bcc.n	801526e <__exponent+0x66>
 8015258:	f10d 0209 	add.w	r2, sp, #9
 801525c:	eba2 020e 	sub.w	r2, r2, lr
 8015260:	4565      	cmp	r5, ip
 8015262:	bf88      	it	hi
 8015264:	2200      	movhi	r2, #0
 8015266:	4413      	add	r3, r2
 8015268:	1a18      	subs	r0, r3, r0
 801526a:	b003      	add	sp, #12
 801526c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801526e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015272:	f804 2f01 	strb.w	r2, [r4, #1]!
 8015276:	e7ed      	b.n	8015254 <__exponent+0x4c>
 8015278:	2330      	movs	r3, #48	; 0x30
 801527a:	3130      	adds	r1, #48	; 0x30
 801527c:	7083      	strb	r3, [r0, #2]
 801527e:	70c1      	strb	r1, [r0, #3]
 8015280:	1d03      	adds	r3, r0, #4
 8015282:	e7f1      	b.n	8015268 <__exponent+0x60>

08015284 <_printf_float>:
 8015284:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015288:	b091      	sub	sp, #68	; 0x44
 801528a:	460c      	mov	r4, r1
 801528c:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8015290:	4616      	mov	r6, r2
 8015292:	461f      	mov	r7, r3
 8015294:	4605      	mov	r5, r0
 8015296:	f001 fda1 	bl	8016ddc <_localeconv_r>
 801529a:	6803      	ldr	r3, [r0, #0]
 801529c:	4618      	mov	r0, r3
 801529e:	9309      	str	r3, [sp, #36]	; 0x24
 80152a0:	f7f0 fda2 	bl	8005de8 <strlen>
 80152a4:	2300      	movs	r3, #0
 80152a6:	930e      	str	r3, [sp, #56]	; 0x38
 80152a8:	f8d8 3000 	ldr.w	r3, [r8]
 80152ac:	900a      	str	r0, [sp, #40]	; 0x28
 80152ae:	3307      	adds	r3, #7
 80152b0:	f023 0307 	bic.w	r3, r3, #7
 80152b4:	f103 0208 	add.w	r2, r3, #8
 80152b8:	f894 9018 	ldrb.w	r9, [r4, #24]
 80152bc:	f8d4 b000 	ldr.w	fp, [r4]
 80152c0:	f8c8 2000 	str.w	r2, [r8]
 80152c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152c8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80152cc:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80152d0:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80152d4:	930b      	str	r3, [sp, #44]	; 0x2c
 80152d6:	f04f 32ff 	mov.w	r2, #4294967295
 80152da:	4640      	mov	r0, r8
 80152dc:	4b9c      	ldr	r3, [pc, #624]	; (8015550 <_printf_float+0x2cc>)
 80152de:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80152e0:	f7f1 f9e0 	bl	80066a4 <__aeabi_dcmpun>
 80152e4:	bb70      	cbnz	r0, 8015344 <_printf_float+0xc0>
 80152e6:	f04f 32ff 	mov.w	r2, #4294967295
 80152ea:	4640      	mov	r0, r8
 80152ec:	4b98      	ldr	r3, [pc, #608]	; (8015550 <_printf_float+0x2cc>)
 80152ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80152f0:	f7f1 f9ba 	bl	8006668 <__aeabi_dcmple>
 80152f4:	bb30      	cbnz	r0, 8015344 <_printf_float+0xc0>
 80152f6:	2200      	movs	r2, #0
 80152f8:	2300      	movs	r3, #0
 80152fa:	4640      	mov	r0, r8
 80152fc:	4651      	mov	r1, sl
 80152fe:	f7f1 f9a9 	bl	8006654 <__aeabi_dcmplt>
 8015302:	b110      	cbz	r0, 801530a <_printf_float+0x86>
 8015304:	232d      	movs	r3, #45	; 0x2d
 8015306:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801530a:	4b92      	ldr	r3, [pc, #584]	; (8015554 <_printf_float+0x2d0>)
 801530c:	4892      	ldr	r0, [pc, #584]	; (8015558 <_printf_float+0x2d4>)
 801530e:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8015312:	bf94      	ite	ls
 8015314:	4698      	movls	r8, r3
 8015316:	4680      	movhi	r8, r0
 8015318:	2303      	movs	r3, #3
 801531a:	f04f 0a00 	mov.w	sl, #0
 801531e:	6123      	str	r3, [r4, #16]
 8015320:	f02b 0304 	bic.w	r3, fp, #4
 8015324:	6023      	str	r3, [r4, #0]
 8015326:	4633      	mov	r3, r6
 8015328:	4621      	mov	r1, r4
 801532a:	4628      	mov	r0, r5
 801532c:	9700      	str	r7, [sp, #0]
 801532e:	aa0f      	add	r2, sp, #60	; 0x3c
 8015330:	f000 f9d4 	bl	80156dc <_printf_common>
 8015334:	3001      	adds	r0, #1
 8015336:	f040 8090 	bne.w	801545a <_printf_float+0x1d6>
 801533a:	f04f 30ff 	mov.w	r0, #4294967295
 801533e:	b011      	add	sp, #68	; 0x44
 8015340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015344:	4642      	mov	r2, r8
 8015346:	4653      	mov	r3, sl
 8015348:	4640      	mov	r0, r8
 801534a:	4651      	mov	r1, sl
 801534c:	f7f1 f9aa 	bl	80066a4 <__aeabi_dcmpun>
 8015350:	b148      	cbz	r0, 8015366 <_printf_float+0xe2>
 8015352:	f1ba 0f00 	cmp.w	sl, #0
 8015356:	bfb8      	it	lt
 8015358:	232d      	movlt	r3, #45	; 0x2d
 801535a:	4880      	ldr	r0, [pc, #512]	; (801555c <_printf_float+0x2d8>)
 801535c:	bfb8      	it	lt
 801535e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8015362:	4b7f      	ldr	r3, [pc, #508]	; (8015560 <_printf_float+0x2dc>)
 8015364:	e7d3      	b.n	801530e <_printf_float+0x8a>
 8015366:	6863      	ldr	r3, [r4, #4]
 8015368:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 801536c:	1c5a      	adds	r2, r3, #1
 801536e:	d142      	bne.n	80153f6 <_printf_float+0x172>
 8015370:	2306      	movs	r3, #6
 8015372:	6063      	str	r3, [r4, #4]
 8015374:	2200      	movs	r2, #0
 8015376:	9206      	str	r2, [sp, #24]
 8015378:	aa0e      	add	r2, sp, #56	; 0x38
 801537a:	e9cd 9204 	strd	r9, r2, [sp, #16]
 801537e:	aa0d      	add	r2, sp, #52	; 0x34
 8015380:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8015384:	9203      	str	r2, [sp, #12]
 8015386:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 801538a:	e9cd 3201 	strd	r3, r2, [sp, #4]
 801538e:	6023      	str	r3, [r4, #0]
 8015390:	6863      	ldr	r3, [r4, #4]
 8015392:	4642      	mov	r2, r8
 8015394:	9300      	str	r3, [sp, #0]
 8015396:	4628      	mov	r0, r5
 8015398:	4653      	mov	r3, sl
 801539a:	910b      	str	r1, [sp, #44]	; 0x2c
 801539c:	f7ff fed5 	bl	801514a <__cvt>
 80153a0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80153a2:	4680      	mov	r8, r0
 80153a4:	2947      	cmp	r1, #71	; 0x47
 80153a6:	990d      	ldr	r1, [sp, #52]	; 0x34
 80153a8:	d108      	bne.n	80153bc <_printf_float+0x138>
 80153aa:	1cc8      	adds	r0, r1, #3
 80153ac:	db02      	blt.n	80153b4 <_printf_float+0x130>
 80153ae:	6863      	ldr	r3, [r4, #4]
 80153b0:	4299      	cmp	r1, r3
 80153b2:	dd40      	ble.n	8015436 <_printf_float+0x1b2>
 80153b4:	f1a9 0902 	sub.w	r9, r9, #2
 80153b8:	fa5f f989 	uxtb.w	r9, r9
 80153bc:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80153c0:	d81f      	bhi.n	8015402 <_printf_float+0x17e>
 80153c2:	464a      	mov	r2, r9
 80153c4:	3901      	subs	r1, #1
 80153c6:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80153ca:	910d      	str	r1, [sp, #52]	; 0x34
 80153cc:	f7ff ff1c 	bl	8015208 <__exponent>
 80153d0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80153d2:	4682      	mov	sl, r0
 80153d4:	1813      	adds	r3, r2, r0
 80153d6:	2a01      	cmp	r2, #1
 80153d8:	6123      	str	r3, [r4, #16]
 80153da:	dc02      	bgt.n	80153e2 <_printf_float+0x15e>
 80153dc:	6822      	ldr	r2, [r4, #0]
 80153de:	07d2      	lsls	r2, r2, #31
 80153e0:	d501      	bpl.n	80153e6 <_printf_float+0x162>
 80153e2:	3301      	adds	r3, #1
 80153e4:	6123      	str	r3, [r4, #16]
 80153e6:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80153ea:	2b00      	cmp	r3, #0
 80153ec:	d09b      	beq.n	8015326 <_printf_float+0xa2>
 80153ee:	232d      	movs	r3, #45	; 0x2d
 80153f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80153f4:	e797      	b.n	8015326 <_printf_float+0xa2>
 80153f6:	2947      	cmp	r1, #71	; 0x47
 80153f8:	d1bc      	bne.n	8015374 <_printf_float+0xf0>
 80153fa:	2b00      	cmp	r3, #0
 80153fc:	d1ba      	bne.n	8015374 <_printf_float+0xf0>
 80153fe:	2301      	movs	r3, #1
 8015400:	e7b7      	b.n	8015372 <_printf_float+0xee>
 8015402:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8015406:	d118      	bne.n	801543a <_printf_float+0x1b6>
 8015408:	2900      	cmp	r1, #0
 801540a:	6863      	ldr	r3, [r4, #4]
 801540c:	dd0b      	ble.n	8015426 <_printf_float+0x1a2>
 801540e:	6121      	str	r1, [r4, #16]
 8015410:	b913      	cbnz	r3, 8015418 <_printf_float+0x194>
 8015412:	6822      	ldr	r2, [r4, #0]
 8015414:	07d0      	lsls	r0, r2, #31
 8015416:	d502      	bpl.n	801541e <_printf_float+0x19a>
 8015418:	3301      	adds	r3, #1
 801541a:	440b      	add	r3, r1
 801541c:	6123      	str	r3, [r4, #16]
 801541e:	f04f 0a00 	mov.w	sl, #0
 8015422:	65a1      	str	r1, [r4, #88]	; 0x58
 8015424:	e7df      	b.n	80153e6 <_printf_float+0x162>
 8015426:	b913      	cbnz	r3, 801542e <_printf_float+0x1aa>
 8015428:	6822      	ldr	r2, [r4, #0]
 801542a:	07d2      	lsls	r2, r2, #31
 801542c:	d501      	bpl.n	8015432 <_printf_float+0x1ae>
 801542e:	3302      	adds	r3, #2
 8015430:	e7f4      	b.n	801541c <_printf_float+0x198>
 8015432:	2301      	movs	r3, #1
 8015434:	e7f2      	b.n	801541c <_printf_float+0x198>
 8015436:	f04f 0967 	mov.w	r9, #103	; 0x67
 801543a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801543c:	4299      	cmp	r1, r3
 801543e:	db05      	blt.n	801544c <_printf_float+0x1c8>
 8015440:	6823      	ldr	r3, [r4, #0]
 8015442:	6121      	str	r1, [r4, #16]
 8015444:	07d8      	lsls	r0, r3, #31
 8015446:	d5ea      	bpl.n	801541e <_printf_float+0x19a>
 8015448:	1c4b      	adds	r3, r1, #1
 801544a:	e7e7      	b.n	801541c <_printf_float+0x198>
 801544c:	2900      	cmp	r1, #0
 801544e:	bfcc      	ite	gt
 8015450:	2201      	movgt	r2, #1
 8015452:	f1c1 0202 	rsble	r2, r1, #2
 8015456:	4413      	add	r3, r2
 8015458:	e7e0      	b.n	801541c <_printf_float+0x198>
 801545a:	6823      	ldr	r3, [r4, #0]
 801545c:	055a      	lsls	r2, r3, #21
 801545e:	d407      	bmi.n	8015470 <_printf_float+0x1ec>
 8015460:	6923      	ldr	r3, [r4, #16]
 8015462:	4642      	mov	r2, r8
 8015464:	4631      	mov	r1, r6
 8015466:	4628      	mov	r0, r5
 8015468:	47b8      	blx	r7
 801546a:	3001      	adds	r0, #1
 801546c:	d12b      	bne.n	80154c6 <_printf_float+0x242>
 801546e:	e764      	b.n	801533a <_printf_float+0xb6>
 8015470:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8015474:	f240 80dd 	bls.w	8015632 <_printf_float+0x3ae>
 8015478:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 801547c:	2200      	movs	r2, #0
 801547e:	2300      	movs	r3, #0
 8015480:	f7f1 f8de 	bl	8006640 <__aeabi_dcmpeq>
 8015484:	2800      	cmp	r0, #0
 8015486:	d033      	beq.n	80154f0 <_printf_float+0x26c>
 8015488:	2301      	movs	r3, #1
 801548a:	4631      	mov	r1, r6
 801548c:	4628      	mov	r0, r5
 801548e:	4a35      	ldr	r2, [pc, #212]	; (8015564 <_printf_float+0x2e0>)
 8015490:	47b8      	blx	r7
 8015492:	3001      	adds	r0, #1
 8015494:	f43f af51 	beq.w	801533a <_printf_float+0xb6>
 8015498:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 801549c:	429a      	cmp	r2, r3
 801549e:	db02      	blt.n	80154a6 <_printf_float+0x222>
 80154a0:	6823      	ldr	r3, [r4, #0]
 80154a2:	07d8      	lsls	r0, r3, #31
 80154a4:	d50f      	bpl.n	80154c6 <_printf_float+0x242>
 80154a6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80154aa:	4631      	mov	r1, r6
 80154ac:	4628      	mov	r0, r5
 80154ae:	47b8      	blx	r7
 80154b0:	3001      	adds	r0, #1
 80154b2:	f43f af42 	beq.w	801533a <_printf_float+0xb6>
 80154b6:	f04f 0800 	mov.w	r8, #0
 80154ba:	f104 091a 	add.w	r9, r4, #26
 80154be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80154c0:	3b01      	subs	r3, #1
 80154c2:	4543      	cmp	r3, r8
 80154c4:	dc09      	bgt.n	80154da <_printf_float+0x256>
 80154c6:	6823      	ldr	r3, [r4, #0]
 80154c8:	079b      	lsls	r3, r3, #30
 80154ca:	f100 8102 	bmi.w	80156d2 <_printf_float+0x44e>
 80154ce:	68e0      	ldr	r0, [r4, #12]
 80154d0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80154d2:	4298      	cmp	r0, r3
 80154d4:	bfb8      	it	lt
 80154d6:	4618      	movlt	r0, r3
 80154d8:	e731      	b.n	801533e <_printf_float+0xba>
 80154da:	2301      	movs	r3, #1
 80154dc:	464a      	mov	r2, r9
 80154de:	4631      	mov	r1, r6
 80154e0:	4628      	mov	r0, r5
 80154e2:	47b8      	blx	r7
 80154e4:	3001      	adds	r0, #1
 80154e6:	f43f af28 	beq.w	801533a <_printf_float+0xb6>
 80154ea:	f108 0801 	add.w	r8, r8, #1
 80154ee:	e7e6      	b.n	80154be <_printf_float+0x23a>
 80154f0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80154f2:	2b00      	cmp	r3, #0
 80154f4:	dc38      	bgt.n	8015568 <_printf_float+0x2e4>
 80154f6:	2301      	movs	r3, #1
 80154f8:	4631      	mov	r1, r6
 80154fa:	4628      	mov	r0, r5
 80154fc:	4a19      	ldr	r2, [pc, #100]	; (8015564 <_printf_float+0x2e0>)
 80154fe:	47b8      	blx	r7
 8015500:	3001      	adds	r0, #1
 8015502:	f43f af1a 	beq.w	801533a <_printf_float+0xb6>
 8015506:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 801550a:	4313      	orrs	r3, r2
 801550c:	d102      	bne.n	8015514 <_printf_float+0x290>
 801550e:	6823      	ldr	r3, [r4, #0]
 8015510:	07d9      	lsls	r1, r3, #31
 8015512:	d5d8      	bpl.n	80154c6 <_printf_float+0x242>
 8015514:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015518:	4631      	mov	r1, r6
 801551a:	4628      	mov	r0, r5
 801551c:	47b8      	blx	r7
 801551e:	3001      	adds	r0, #1
 8015520:	f43f af0b 	beq.w	801533a <_printf_float+0xb6>
 8015524:	f04f 0900 	mov.w	r9, #0
 8015528:	f104 0a1a 	add.w	sl, r4, #26
 801552c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801552e:	425b      	negs	r3, r3
 8015530:	454b      	cmp	r3, r9
 8015532:	dc01      	bgt.n	8015538 <_printf_float+0x2b4>
 8015534:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015536:	e794      	b.n	8015462 <_printf_float+0x1de>
 8015538:	2301      	movs	r3, #1
 801553a:	4652      	mov	r2, sl
 801553c:	4631      	mov	r1, r6
 801553e:	4628      	mov	r0, r5
 8015540:	47b8      	blx	r7
 8015542:	3001      	adds	r0, #1
 8015544:	f43f aef9 	beq.w	801533a <_printf_float+0xb6>
 8015548:	f109 0901 	add.w	r9, r9, #1
 801554c:	e7ee      	b.n	801552c <_printf_float+0x2a8>
 801554e:	bf00      	nop
 8015550:	7fefffff 	.word	0x7fefffff
 8015554:	0801c410 	.word	0x0801c410
 8015558:	0801c414 	.word	0x0801c414
 801555c:	0801c41c 	.word	0x0801c41c
 8015560:	0801c418 	.word	0x0801c418
 8015564:	0801c420 	.word	0x0801c420
 8015568:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 801556a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801556c:	429a      	cmp	r2, r3
 801556e:	bfa8      	it	ge
 8015570:	461a      	movge	r2, r3
 8015572:	2a00      	cmp	r2, #0
 8015574:	4691      	mov	r9, r2
 8015576:	dc37      	bgt.n	80155e8 <_printf_float+0x364>
 8015578:	f04f 0b00 	mov.w	fp, #0
 801557c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015580:	f104 021a 	add.w	r2, r4, #26
 8015584:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8015588:	ebaa 0309 	sub.w	r3, sl, r9
 801558c:	455b      	cmp	r3, fp
 801558e:	dc33      	bgt.n	80155f8 <_printf_float+0x374>
 8015590:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8015594:	429a      	cmp	r2, r3
 8015596:	db3b      	blt.n	8015610 <_printf_float+0x38c>
 8015598:	6823      	ldr	r3, [r4, #0]
 801559a:	07da      	lsls	r2, r3, #31
 801559c:	d438      	bmi.n	8015610 <_printf_float+0x38c>
 801559e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80155a0:	990d      	ldr	r1, [sp, #52]	; 0x34
 80155a2:	eba2 030a 	sub.w	r3, r2, sl
 80155a6:	eba2 0901 	sub.w	r9, r2, r1
 80155aa:	4599      	cmp	r9, r3
 80155ac:	bfa8      	it	ge
 80155ae:	4699      	movge	r9, r3
 80155b0:	f1b9 0f00 	cmp.w	r9, #0
 80155b4:	dc34      	bgt.n	8015620 <_printf_float+0x39c>
 80155b6:	f04f 0800 	mov.w	r8, #0
 80155ba:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80155be:	f104 0a1a 	add.w	sl, r4, #26
 80155c2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80155c6:	1a9b      	subs	r3, r3, r2
 80155c8:	eba3 0309 	sub.w	r3, r3, r9
 80155cc:	4543      	cmp	r3, r8
 80155ce:	f77f af7a 	ble.w	80154c6 <_printf_float+0x242>
 80155d2:	2301      	movs	r3, #1
 80155d4:	4652      	mov	r2, sl
 80155d6:	4631      	mov	r1, r6
 80155d8:	4628      	mov	r0, r5
 80155da:	47b8      	blx	r7
 80155dc:	3001      	adds	r0, #1
 80155de:	f43f aeac 	beq.w	801533a <_printf_float+0xb6>
 80155e2:	f108 0801 	add.w	r8, r8, #1
 80155e6:	e7ec      	b.n	80155c2 <_printf_float+0x33e>
 80155e8:	4613      	mov	r3, r2
 80155ea:	4631      	mov	r1, r6
 80155ec:	4642      	mov	r2, r8
 80155ee:	4628      	mov	r0, r5
 80155f0:	47b8      	blx	r7
 80155f2:	3001      	adds	r0, #1
 80155f4:	d1c0      	bne.n	8015578 <_printf_float+0x2f4>
 80155f6:	e6a0      	b.n	801533a <_printf_float+0xb6>
 80155f8:	2301      	movs	r3, #1
 80155fa:	4631      	mov	r1, r6
 80155fc:	4628      	mov	r0, r5
 80155fe:	920b      	str	r2, [sp, #44]	; 0x2c
 8015600:	47b8      	blx	r7
 8015602:	3001      	adds	r0, #1
 8015604:	f43f ae99 	beq.w	801533a <_printf_float+0xb6>
 8015608:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 801560a:	f10b 0b01 	add.w	fp, fp, #1
 801560e:	e7b9      	b.n	8015584 <_printf_float+0x300>
 8015610:	4631      	mov	r1, r6
 8015612:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015616:	4628      	mov	r0, r5
 8015618:	47b8      	blx	r7
 801561a:	3001      	adds	r0, #1
 801561c:	d1bf      	bne.n	801559e <_printf_float+0x31a>
 801561e:	e68c      	b.n	801533a <_printf_float+0xb6>
 8015620:	464b      	mov	r3, r9
 8015622:	4631      	mov	r1, r6
 8015624:	4628      	mov	r0, r5
 8015626:	eb08 020a 	add.w	r2, r8, sl
 801562a:	47b8      	blx	r7
 801562c:	3001      	adds	r0, #1
 801562e:	d1c2      	bne.n	80155b6 <_printf_float+0x332>
 8015630:	e683      	b.n	801533a <_printf_float+0xb6>
 8015632:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8015634:	2a01      	cmp	r2, #1
 8015636:	dc01      	bgt.n	801563c <_printf_float+0x3b8>
 8015638:	07db      	lsls	r3, r3, #31
 801563a:	d537      	bpl.n	80156ac <_printf_float+0x428>
 801563c:	2301      	movs	r3, #1
 801563e:	4642      	mov	r2, r8
 8015640:	4631      	mov	r1, r6
 8015642:	4628      	mov	r0, r5
 8015644:	47b8      	blx	r7
 8015646:	3001      	adds	r0, #1
 8015648:	f43f ae77 	beq.w	801533a <_printf_float+0xb6>
 801564c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015650:	4631      	mov	r1, r6
 8015652:	4628      	mov	r0, r5
 8015654:	47b8      	blx	r7
 8015656:	3001      	adds	r0, #1
 8015658:	f43f ae6f 	beq.w	801533a <_printf_float+0xb6>
 801565c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015660:	2200      	movs	r2, #0
 8015662:	2300      	movs	r3, #0
 8015664:	f7f0 ffec 	bl	8006640 <__aeabi_dcmpeq>
 8015668:	b9d8      	cbnz	r0, 80156a2 <_printf_float+0x41e>
 801566a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801566c:	f108 0201 	add.w	r2, r8, #1
 8015670:	3b01      	subs	r3, #1
 8015672:	4631      	mov	r1, r6
 8015674:	4628      	mov	r0, r5
 8015676:	47b8      	blx	r7
 8015678:	3001      	adds	r0, #1
 801567a:	d10e      	bne.n	801569a <_printf_float+0x416>
 801567c:	e65d      	b.n	801533a <_printf_float+0xb6>
 801567e:	2301      	movs	r3, #1
 8015680:	464a      	mov	r2, r9
 8015682:	4631      	mov	r1, r6
 8015684:	4628      	mov	r0, r5
 8015686:	47b8      	blx	r7
 8015688:	3001      	adds	r0, #1
 801568a:	f43f ae56 	beq.w	801533a <_printf_float+0xb6>
 801568e:	f108 0801 	add.w	r8, r8, #1
 8015692:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8015694:	3b01      	subs	r3, #1
 8015696:	4543      	cmp	r3, r8
 8015698:	dcf1      	bgt.n	801567e <_printf_float+0x3fa>
 801569a:	4653      	mov	r3, sl
 801569c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80156a0:	e6e0      	b.n	8015464 <_printf_float+0x1e0>
 80156a2:	f04f 0800 	mov.w	r8, #0
 80156a6:	f104 091a 	add.w	r9, r4, #26
 80156aa:	e7f2      	b.n	8015692 <_printf_float+0x40e>
 80156ac:	2301      	movs	r3, #1
 80156ae:	4642      	mov	r2, r8
 80156b0:	e7df      	b.n	8015672 <_printf_float+0x3ee>
 80156b2:	2301      	movs	r3, #1
 80156b4:	464a      	mov	r2, r9
 80156b6:	4631      	mov	r1, r6
 80156b8:	4628      	mov	r0, r5
 80156ba:	47b8      	blx	r7
 80156bc:	3001      	adds	r0, #1
 80156be:	f43f ae3c 	beq.w	801533a <_printf_float+0xb6>
 80156c2:	f108 0801 	add.w	r8, r8, #1
 80156c6:	68e3      	ldr	r3, [r4, #12]
 80156c8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80156ca:	1a5b      	subs	r3, r3, r1
 80156cc:	4543      	cmp	r3, r8
 80156ce:	dcf0      	bgt.n	80156b2 <_printf_float+0x42e>
 80156d0:	e6fd      	b.n	80154ce <_printf_float+0x24a>
 80156d2:	f04f 0800 	mov.w	r8, #0
 80156d6:	f104 0919 	add.w	r9, r4, #25
 80156da:	e7f4      	b.n	80156c6 <_printf_float+0x442>

080156dc <_printf_common>:
 80156dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80156e0:	4616      	mov	r6, r2
 80156e2:	4699      	mov	r9, r3
 80156e4:	688a      	ldr	r2, [r1, #8]
 80156e6:	690b      	ldr	r3, [r1, #16]
 80156e8:	4607      	mov	r7, r0
 80156ea:	4293      	cmp	r3, r2
 80156ec:	bfb8      	it	lt
 80156ee:	4613      	movlt	r3, r2
 80156f0:	6033      	str	r3, [r6, #0]
 80156f2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80156f6:	460c      	mov	r4, r1
 80156f8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80156fc:	b10a      	cbz	r2, 8015702 <_printf_common+0x26>
 80156fe:	3301      	adds	r3, #1
 8015700:	6033      	str	r3, [r6, #0]
 8015702:	6823      	ldr	r3, [r4, #0]
 8015704:	0699      	lsls	r1, r3, #26
 8015706:	bf42      	ittt	mi
 8015708:	6833      	ldrmi	r3, [r6, #0]
 801570a:	3302      	addmi	r3, #2
 801570c:	6033      	strmi	r3, [r6, #0]
 801570e:	6825      	ldr	r5, [r4, #0]
 8015710:	f015 0506 	ands.w	r5, r5, #6
 8015714:	d106      	bne.n	8015724 <_printf_common+0x48>
 8015716:	f104 0a19 	add.w	sl, r4, #25
 801571a:	68e3      	ldr	r3, [r4, #12]
 801571c:	6832      	ldr	r2, [r6, #0]
 801571e:	1a9b      	subs	r3, r3, r2
 8015720:	42ab      	cmp	r3, r5
 8015722:	dc28      	bgt.n	8015776 <_printf_common+0x9a>
 8015724:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8015728:	1e13      	subs	r3, r2, #0
 801572a:	6822      	ldr	r2, [r4, #0]
 801572c:	bf18      	it	ne
 801572e:	2301      	movne	r3, #1
 8015730:	0692      	lsls	r2, r2, #26
 8015732:	d42d      	bmi.n	8015790 <_printf_common+0xb4>
 8015734:	4649      	mov	r1, r9
 8015736:	4638      	mov	r0, r7
 8015738:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801573c:	47c0      	blx	r8
 801573e:	3001      	adds	r0, #1
 8015740:	d020      	beq.n	8015784 <_printf_common+0xa8>
 8015742:	6823      	ldr	r3, [r4, #0]
 8015744:	68e5      	ldr	r5, [r4, #12]
 8015746:	f003 0306 	and.w	r3, r3, #6
 801574a:	2b04      	cmp	r3, #4
 801574c:	bf18      	it	ne
 801574e:	2500      	movne	r5, #0
 8015750:	6832      	ldr	r2, [r6, #0]
 8015752:	f04f 0600 	mov.w	r6, #0
 8015756:	68a3      	ldr	r3, [r4, #8]
 8015758:	bf08      	it	eq
 801575a:	1aad      	subeq	r5, r5, r2
 801575c:	6922      	ldr	r2, [r4, #16]
 801575e:	bf08      	it	eq
 8015760:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015764:	4293      	cmp	r3, r2
 8015766:	bfc4      	itt	gt
 8015768:	1a9b      	subgt	r3, r3, r2
 801576a:	18ed      	addgt	r5, r5, r3
 801576c:	341a      	adds	r4, #26
 801576e:	42b5      	cmp	r5, r6
 8015770:	d11a      	bne.n	80157a8 <_printf_common+0xcc>
 8015772:	2000      	movs	r0, #0
 8015774:	e008      	b.n	8015788 <_printf_common+0xac>
 8015776:	2301      	movs	r3, #1
 8015778:	4652      	mov	r2, sl
 801577a:	4649      	mov	r1, r9
 801577c:	4638      	mov	r0, r7
 801577e:	47c0      	blx	r8
 8015780:	3001      	adds	r0, #1
 8015782:	d103      	bne.n	801578c <_printf_common+0xb0>
 8015784:	f04f 30ff 	mov.w	r0, #4294967295
 8015788:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801578c:	3501      	adds	r5, #1
 801578e:	e7c4      	b.n	801571a <_printf_common+0x3e>
 8015790:	2030      	movs	r0, #48	; 0x30
 8015792:	18e1      	adds	r1, r4, r3
 8015794:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8015798:	1c5a      	adds	r2, r3, #1
 801579a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801579e:	4422      	add	r2, r4
 80157a0:	3302      	adds	r3, #2
 80157a2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80157a6:	e7c5      	b.n	8015734 <_printf_common+0x58>
 80157a8:	2301      	movs	r3, #1
 80157aa:	4622      	mov	r2, r4
 80157ac:	4649      	mov	r1, r9
 80157ae:	4638      	mov	r0, r7
 80157b0:	47c0      	blx	r8
 80157b2:	3001      	adds	r0, #1
 80157b4:	d0e6      	beq.n	8015784 <_printf_common+0xa8>
 80157b6:	3601      	adds	r6, #1
 80157b8:	e7d9      	b.n	801576e <_printf_common+0x92>
	...

080157bc <_printf_i>:
 80157bc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80157c0:	460c      	mov	r4, r1
 80157c2:	7e27      	ldrb	r7, [r4, #24]
 80157c4:	4691      	mov	r9, r2
 80157c6:	2f78      	cmp	r7, #120	; 0x78
 80157c8:	4680      	mov	r8, r0
 80157ca:	469a      	mov	sl, r3
 80157cc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80157ce:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80157d2:	d807      	bhi.n	80157e4 <_printf_i+0x28>
 80157d4:	2f62      	cmp	r7, #98	; 0x62
 80157d6:	d80a      	bhi.n	80157ee <_printf_i+0x32>
 80157d8:	2f00      	cmp	r7, #0
 80157da:	f000 80d9 	beq.w	8015990 <_printf_i+0x1d4>
 80157de:	2f58      	cmp	r7, #88	; 0x58
 80157e0:	f000 80a4 	beq.w	801592c <_printf_i+0x170>
 80157e4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80157e8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80157ec:	e03a      	b.n	8015864 <_printf_i+0xa8>
 80157ee:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80157f2:	2b15      	cmp	r3, #21
 80157f4:	d8f6      	bhi.n	80157e4 <_printf_i+0x28>
 80157f6:	a001      	add	r0, pc, #4	; (adr r0, 80157fc <_printf_i+0x40>)
 80157f8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80157fc:	08015855 	.word	0x08015855
 8015800:	08015869 	.word	0x08015869
 8015804:	080157e5 	.word	0x080157e5
 8015808:	080157e5 	.word	0x080157e5
 801580c:	080157e5 	.word	0x080157e5
 8015810:	080157e5 	.word	0x080157e5
 8015814:	08015869 	.word	0x08015869
 8015818:	080157e5 	.word	0x080157e5
 801581c:	080157e5 	.word	0x080157e5
 8015820:	080157e5 	.word	0x080157e5
 8015824:	080157e5 	.word	0x080157e5
 8015828:	08015977 	.word	0x08015977
 801582c:	08015899 	.word	0x08015899
 8015830:	08015959 	.word	0x08015959
 8015834:	080157e5 	.word	0x080157e5
 8015838:	080157e5 	.word	0x080157e5
 801583c:	08015999 	.word	0x08015999
 8015840:	080157e5 	.word	0x080157e5
 8015844:	08015899 	.word	0x08015899
 8015848:	080157e5 	.word	0x080157e5
 801584c:	080157e5 	.word	0x080157e5
 8015850:	08015961 	.word	0x08015961
 8015854:	680b      	ldr	r3, [r1, #0]
 8015856:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801585a:	1d1a      	adds	r2, r3, #4
 801585c:	681b      	ldr	r3, [r3, #0]
 801585e:	600a      	str	r2, [r1, #0]
 8015860:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8015864:	2301      	movs	r3, #1
 8015866:	e0a4      	b.n	80159b2 <_printf_i+0x1f6>
 8015868:	6825      	ldr	r5, [r4, #0]
 801586a:	6808      	ldr	r0, [r1, #0]
 801586c:	062e      	lsls	r6, r5, #24
 801586e:	f100 0304 	add.w	r3, r0, #4
 8015872:	d50a      	bpl.n	801588a <_printf_i+0xce>
 8015874:	6805      	ldr	r5, [r0, #0]
 8015876:	600b      	str	r3, [r1, #0]
 8015878:	2d00      	cmp	r5, #0
 801587a:	da03      	bge.n	8015884 <_printf_i+0xc8>
 801587c:	232d      	movs	r3, #45	; 0x2d
 801587e:	426d      	negs	r5, r5
 8015880:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015884:	230a      	movs	r3, #10
 8015886:	485e      	ldr	r0, [pc, #376]	; (8015a00 <_printf_i+0x244>)
 8015888:	e019      	b.n	80158be <_printf_i+0x102>
 801588a:	f015 0f40 	tst.w	r5, #64	; 0x40
 801588e:	6805      	ldr	r5, [r0, #0]
 8015890:	600b      	str	r3, [r1, #0]
 8015892:	bf18      	it	ne
 8015894:	b22d      	sxthne	r5, r5
 8015896:	e7ef      	b.n	8015878 <_printf_i+0xbc>
 8015898:	680b      	ldr	r3, [r1, #0]
 801589a:	6825      	ldr	r5, [r4, #0]
 801589c:	1d18      	adds	r0, r3, #4
 801589e:	6008      	str	r0, [r1, #0]
 80158a0:	0628      	lsls	r0, r5, #24
 80158a2:	d501      	bpl.n	80158a8 <_printf_i+0xec>
 80158a4:	681d      	ldr	r5, [r3, #0]
 80158a6:	e002      	b.n	80158ae <_printf_i+0xf2>
 80158a8:	0669      	lsls	r1, r5, #25
 80158aa:	d5fb      	bpl.n	80158a4 <_printf_i+0xe8>
 80158ac:	881d      	ldrh	r5, [r3, #0]
 80158ae:	2f6f      	cmp	r7, #111	; 0x6f
 80158b0:	bf0c      	ite	eq
 80158b2:	2308      	moveq	r3, #8
 80158b4:	230a      	movne	r3, #10
 80158b6:	4852      	ldr	r0, [pc, #328]	; (8015a00 <_printf_i+0x244>)
 80158b8:	2100      	movs	r1, #0
 80158ba:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80158be:	6866      	ldr	r6, [r4, #4]
 80158c0:	2e00      	cmp	r6, #0
 80158c2:	bfa8      	it	ge
 80158c4:	6821      	ldrge	r1, [r4, #0]
 80158c6:	60a6      	str	r6, [r4, #8]
 80158c8:	bfa4      	itt	ge
 80158ca:	f021 0104 	bicge.w	r1, r1, #4
 80158ce:	6021      	strge	r1, [r4, #0]
 80158d0:	b90d      	cbnz	r5, 80158d6 <_printf_i+0x11a>
 80158d2:	2e00      	cmp	r6, #0
 80158d4:	d04d      	beq.n	8015972 <_printf_i+0x1b6>
 80158d6:	4616      	mov	r6, r2
 80158d8:	fbb5 f1f3 	udiv	r1, r5, r3
 80158dc:	fb03 5711 	mls	r7, r3, r1, r5
 80158e0:	5dc7      	ldrb	r7, [r0, r7]
 80158e2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80158e6:	462f      	mov	r7, r5
 80158e8:	42bb      	cmp	r3, r7
 80158ea:	460d      	mov	r5, r1
 80158ec:	d9f4      	bls.n	80158d8 <_printf_i+0x11c>
 80158ee:	2b08      	cmp	r3, #8
 80158f0:	d10b      	bne.n	801590a <_printf_i+0x14e>
 80158f2:	6823      	ldr	r3, [r4, #0]
 80158f4:	07df      	lsls	r7, r3, #31
 80158f6:	d508      	bpl.n	801590a <_printf_i+0x14e>
 80158f8:	6923      	ldr	r3, [r4, #16]
 80158fa:	6861      	ldr	r1, [r4, #4]
 80158fc:	4299      	cmp	r1, r3
 80158fe:	bfde      	ittt	le
 8015900:	2330      	movle	r3, #48	; 0x30
 8015902:	f806 3c01 	strble.w	r3, [r6, #-1]
 8015906:	f106 36ff 	addle.w	r6, r6, #4294967295
 801590a:	1b92      	subs	r2, r2, r6
 801590c:	6122      	str	r2, [r4, #16]
 801590e:	464b      	mov	r3, r9
 8015910:	4621      	mov	r1, r4
 8015912:	4640      	mov	r0, r8
 8015914:	f8cd a000 	str.w	sl, [sp]
 8015918:	aa03      	add	r2, sp, #12
 801591a:	f7ff fedf 	bl	80156dc <_printf_common>
 801591e:	3001      	adds	r0, #1
 8015920:	d14c      	bne.n	80159bc <_printf_i+0x200>
 8015922:	f04f 30ff 	mov.w	r0, #4294967295
 8015926:	b004      	add	sp, #16
 8015928:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801592c:	4834      	ldr	r0, [pc, #208]	; (8015a00 <_printf_i+0x244>)
 801592e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8015932:	680e      	ldr	r6, [r1, #0]
 8015934:	6823      	ldr	r3, [r4, #0]
 8015936:	f856 5b04 	ldr.w	r5, [r6], #4
 801593a:	061f      	lsls	r7, r3, #24
 801593c:	600e      	str	r6, [r1, #0]
 801593e:	d514      	bpl.n	801596a <_printf_i+0x1ae>
 8015940:	07d9      	lsls	r1, r3, #31
 8015942:	bf44      	itt	mi
 8015944:	f043 0320 	orrmi.w	r3, r3, #32
 8015948:	6023      	strmi	r3, [r4, #0]
 801594a:	b91d      	cbnz	r5, 8015954 <_printf_i+0x198>
 801594c:	6823      	ldr	r3, [r4, #0]
 801594e:	f023 0320 	bic.w	r3, r3, #32
 8015952:	6023      	str	r3, [r4, #0]
 8015954:	2310      	movs	r3, #16
 8015956:	e7af      	b.n	80158b8 <_printf_i+0xfc>
 8015958:	6823      	ldr	r3, [r4, #0]
 801595a:	f043 0320 	orr.w	r3, r3, #32
 801595e:	6023      	str	r3, [r4, #0]
 8015960:	2378      	movs	r3, #120	; 0x78
 8015962:	4828      	ldr	r0, [pc, #160]	; (8015a04 <_printf_i+0x248>)
 8015964:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8015968:	e7e3      	b.n	8015932 <_printf_i+0x176>
 801596a:	065e      	lsls	r6, r3, #25
 801596c:	bf48      	it	mi
 801596e:	b2ad      	uxthmi	r5, r5
 8015970:	e7e6      	b.n	8015940 <_printf_i+0x184>
 8015972:	4616      	mov	r6, r2
 8015974:	e7bb      	b.n	80158ee <_printf_i+0x132>
 8015976:	680b      	ldr	r3, [r1, #0]
 8015978:	6826      	ldr	r6, [r4, #0]
 801597a:	1d1d      	adds	r5, r3, #4
 801597c:	6960      	ldr	r0, [r4, #20]
 801597e:	600d      	str	r5, [r1, #0]
 8015980:	0635      	lsls	r5, r6, #24
 8015982:	681b      	ldr	r3, [r3, #0]
 8015984:	d501      	bpl.n	801598a <_printf_i+0x1ce>
 8015986:	6018      	str	r0, [r3, #0]
 8015988:	e002      	b.n	8015990 <_printf_i+0x1d4>
 801598a:	0671      	lsls	r1, r6, #25
 801598c:	d5fb      	bpl.n	8015986 <_printf_i+0x1ca>
 801598e:	8018      	strh	r0, [r3, #0]
 8015990:	2300      	movs	r3, #0
 8015992:	4616      	mov	r6, r2
 8015994:	6123      	str	r3, [r4, #16]
 8015996:	e7ba      	b.n	801590e <_printf_i+0x152>
 8015998:	680b      	ldr	r3, [r1, #0]
 801599a:	1d1a      	adds	r2, r3, #4
 801599c:	600a      	str	r2, [r1, #0]
 801599e:	681e      	ldr	r6, [r3, #0]
 80159a0:	2100      	movs	r1, #0
 80159a2:	4630      	mov	r0, r6
 80159a4:	6862      	ldr	r2, [r4, #4]
 80159a6:	f001 fa89 	bl	8016ebc <memchr>
 80159aa:	b108      	cbz	r0, 80159b0 <_printf_i+0x1f4>
 80159ac:	1b80      	subs	r0, r0, r6
 80159ae:	6060      	str	r0, [r4, #4]
 80159b0:	6863      	ldr	r3, [r4, #4]
 80159b2:	6123      	str	r3, [r4, #16]
 80159b4:	2300      	movs	r3, #0
 80159b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80159ba:	e7a8      	b.n	801590e <_printf_i+0x152>
 80159bc:	4632      	mov	r2, r6
 80159be:	4649      	mov	r1, r9
 80159c0:	4640      	mov	r0, r8
 80159c2:	6923      	ldr	r3, [r4, #16]
 80159c4:	47d0      	blx	sl
 80159c6:	3001      	adds	r0, #1
 80159c8:	d0ab      	beq.n	8015922 <_printf_i+0x166>
 80159ca:	6823      	ldr	r3, [r4, #0]
 80159cc:	079b      	lsls	r3, r3, #30
 80159ce:	d413      	bmi.n	80159f8 <_printf_i+0x23c>
 80159d0:	68e0      	ldr	r0, [r4, #12]
 80159d2:	9b03      	ldr	r3, [sp, #12]
 80159d4:	4298      	cmp	r0, r3
 80159d6:	bfb8      	it	lt
 80159d8:	4618      	movlt	r0, r3
 80159da:	e7a4      	b.n	8015926 <_printf_i+0x16a>
 80159dc:	2301      	movs	r3, #1
 80159de:	4632      	mov	r2, r6
 80159e0:	4649      	mov	r1, r9
 80159e2:	4640      	mov	r0, r8
 80159e4:	47d0      	blx	sl
 80159e6:	3001      	adds	r0, #1
 80159e8:	d09b      	beq.n	8015922 <_printf_i+0x166>
 80159ea:	3501      	adds	r5, #1
 80159ec:	68e3      	ldr	r3, [r4, #12]
 80159ee:	9903      	ldr	r1, [sp, #12]
 80159f0:	1a5b      	subs	r3, r3, r1
 80159f2:	42ab      	cmp	r3, r5
 80159f4:	dcf2      	bgt.n	80159dc <_printf_i+0x220>
 80159f6:	e7eb      	b.n	80159d0 <_printf_i+0x214>
 80159f8:	2500      	movs	r5, #0
 80159fa:	f104 0619 	add.w	r6, r4, #25
 80159fe:	e7f5      	b.n	80159ec <_printf_i+0x230>
 8015a00:	0801c422 	.word	0x0801c422
 8015a04:	0801c433 	.word	0x0801c433

08015a08 <iprintf>:
 8015a08:	b40f      	push	{r0, r1, r2, r3}
 8015a0a:	4b0a      	ldr	r3, [pc, #40]	; (8015a34 <iprintf+0x2c>)
 8015a0c:	b513      	push	{r0, r1, r4, lr}
 8015a0e:	681c      	ldr	r4, [r3, #0]
 8015a10:	b124      	cbz	r4, 8015a1c <iprintf+0x14>
 8015a12:	69a3      	ldr	r3, [r4, #24]
 8015a14:	b913      	cbnz	r3, 8015a1c <iprintf+0x14>
 8015a16:	4620      	mov	r0, r4
 8015a18:	f001 f942 	bl	8016ca0 <__sinit>
 8015a1c:	ab05      	add	r3, sp, #20
 8015a1e:	4620      	mov	r0, r4
 8015a20:	9a04      	ldr	r2, [sp, #16]
 8015a22:	68a1      	ldr	r1, [r4, #8]
 8015a24:	9301      	str	r3, [sp, #4]
 8015a26:	f002 f811 	bl	8017a4c <_vfiprintf_r>
 8015a2a:	b002      	add	sp, #8
 8015a2c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015a30:	b004      	add	sp, #16
 8015a32:	4770      	bx	lr
 8015a34:	20000108 	.word	0x20000108

08015a38 <_putc_r>:
 8015a38:	b570      	push	{r4, r5, r6, lr}
 8015a3a:	460d      	mov	r5, r1
 8015a3c:	4614      	mov	r4, r2
 8015a3e:	4606      	mov	r6, r0
 8015a40:	b118      	cbz	r0, 8015a4a <_putc_r+0x12>
 8015a42:	6983      	ldr	r3, [r0, #24]
 8015a44:	b90b      	cbnz	r3, 8015a4a <_putc_r+0x12>
 8015a46:	f001 f92b 	bl	8016ca0 <__sinit>
 8015a4a:	4b1c      	ldr	r3, [pc, #112]	; (8015abc <_putc_r+0x84>)
 8015a4c:	429c      	cmp	r4, r3
 8015a4e:	d124      	bne.n	8015a9a <_putc_r+0x62>
 8015a50:	6874      	ldr	r4, [r6, #4]
 8015a52:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015a54:	07d8      	lsls	r0, r3, #31
 8015a56:	d405      	bmi.n	8015a64 <_putc_r+0x2c>
 8015a58:	89a3      	ldrh	r3, [r4, #12]
 8015a5a:	0599      	lsls	r1, r3, #22
 8015a5c:	d402      	bmi.n	8015a64 <_putc_r+0x2c>
 8015a5e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015a60:	f7ff fb33 	bl	80150ca <__retarget_lock_acquire_recursive>
 8015a64:	68a3      	ldr	r3, [r4, #8]
 8015a66:	3b01      	subs	r3, #1
 8015a68:	2b00      	cmp	r3, #0
 8015a6a:	60a3      	str	r3, [r4, #8]
 8015a6c:	da05      	bge.n	8015a7a <_putc_r+0x42>
 8015a6e:	69a2      	ldr	r2, [r4, #24]
 8015a70:	4293      	cmp	r3, r2
 8015a72:	db1c      	blt.n	8015aae <_putc_r+0x76>
 8015a74:	b2eb      	uxtb	r3, r5
 8015a76:	2b0a      	cmp	r3, #10
 8015a78:	d019      	beq.n	8015aae <_putc_r+0x76>
 8015a7a:	6823      	ldr	r3, [r4, #0]
 8015a7c:	1c5a      	adds	r2, r3, #1
 8015a7e:	6022      	str	r2, [r4, #0]
 8015a80:	701d      	strb	r5, [r3, #0]
 8015a82:	b2ed      	uxtb	r5, r5
 8015a84:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015a86:	07da      	lsls	r2, r3, #31
 8015a88:	d405      	bmi.n	8015a96 <_putc_r+0x5e>
 8015a8a:	89a3      	ldrh	r3, [r4, #12]
 8015a8c:	059b      	lsls	r3, r3, #22
 8015a8e:	d402      	bmi.n	8015a96 <_putc_r+0x5e>
 8015a90:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015a92:	f7ff fb1b 	bl	80150cc <__retarget_lock_release_recursive>
 8015a96:	4628      	mov	r0, r5
 8015a98:	bd70      	pop	{r4, r5, r6, pc}
 8015a9a:	4b09      	ldr	r3, [pc, #36]	; (8015ac0 <_putc_r+0x88>)
 8015a9c:	429c      	cmp	r4, r3
 8015a9e:	d101      	bne.n	8015aa4 <_putc_r+0x6c>
 8015aa0:	68b4      	ldr	r4, [r6, #8]
 8015aa2:	e7d6      	b.n	8015a52 <_putc_r+0x1a>
 8015aa4:	4b07      	ldr	r3, [pc, #28]	; (8015ac4 <_putc_r+0x8c>)
 8015aa6:	429c      	cmp	r4, r3
 8015aa8:	bf08      	it	eq
 8015aaa:	68f4      	ldreq	r4, [r6, #12]
 8015aac:	e7d1      	b.n	8015a52 <_putc_r+0x1a>
 8015aae:	4629      	mov	r1, r5
 8015ab0:	4622      	mov	r2, r4
 8015ab2:	4630      	mov	r0, r6
 8015ab4:	f000 f89e 	bl	8015bf4 <__swbuf_r>
 8015ab8:	4605      	mov	r5, r0
 8015aba:	e7e3      	b.n	8015a84 <_putc_r+0x4c>
 8015abc:	0801c4f8 	.word	0x0801c4f8
 8015ac0:	0801c518 	.word	0x0801c518
 8015ac4:	0801c4d8 	.word	0x0801c4d8

08015ac8 <_puts_r>:
 8015ac8:	b570      	push	{r4, r5, r6, lr}
 8015aca:	460e      	mov	r6, r1
 8015acc:	4605      	mov	r5, r0
 8015ace:	b118      	cbz	r0, 8015ad8 <_puts_r+0x10>
 8015ad0:	6983      	ldr	r3, [r0, #24]
 8015ad2:	b90b      	cbnz	r3, 8015ad8 <_puts_r+0x10>
 8015ad4:	f001 f8e4 	bl	8016ca0 <__sinit>
 8015ad8:	69ab      	ldr	r3, [r5, #24]
 8015ada:	68ac      	ldr	r4, [r5, #8]
 8015adc:	b913      	cbnz	r3, 8015ae4 <_puts_r+0x1c>
 8015ade:	4628      	mov	r0, r5
 8015ae0:	f001 f8de 	bl	8016ca0 <__sinit>
 8015ae4:	4b2c      	ldr	r3, [pc, #176]	; (8015b98 <_puts_r+0xd0>)
 8015ae6:	429c      	cmp	r4, r3
 8015ae8:	d120      	bne.n	8015b2c <_puts_r+0x64>
 8015aea:	686c      	ldr	r4, [r5, #4]
 8015aec:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015aee:	07db      	lsls	r3, r3, #31
 8015af0:	d405      	bmi.n	8015afe <_puts_r+0x36>
 8015af2:	89a3      	ldrh	r3, [r4, #12]
 8015af4:	0598      	lsls	r0, r3, #22
 8015af6:	d402      	bmi.n	8015afe <_puts_r+0x36>
 8015af8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015afa:	f7ff fae6 	bl	80150ca <__retarget_lock_acquire_recursive>
 8015afe:	89a3      	ldrh	r3, [r4, #12]
 8015b00:	0719      	lsls	r1, r3, #28
 8015b02:	d51d      	bpl.n	8015b40 <_puts_r+0x78>
 8015b04:	6923      	ldr	r3, [r4, #16]
 8015b06:	b1db      	cbz	r3, 8015b40 <_puts_r+0x78>
 8015b08:	3e01      	subs	r6, #1
 8015b0a:	68a3      	ldr	r3, [r4, #8]
 8015b0c:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8015b10:	3b01      	subs	r3, #1
 8015b12:	60a3      	str	r3, [r4, #8]
 8015b14:	bb39      	cbnz	r1, 8015b66 <_puts_r+0x9e>
 8015b16:	2b00      	cmp	r3, #0
 8015b18:	da38      	bge.n	8015b8c <_puts_r+0xc4>
 8015b1a:	4622      	mov	r2, r4
 8015b1c:	210a      	movs	r1, #10
 8015b1e:	4628      	mov	r0, r5
 8015b20:	f000 f868 	bl	8015bf4 <__swbuf_r>
 8015b24:	3001      	adds	r0, #1
 8015b26:	d011      	beq.n	8015b4c <_puts_r+0x84>
 8015b28:	250a      	movs	r5, #10
 8015b2a:	e011      	b.n	8015b50 <_puts_r+0x88>
 8015b2c:	4b1b      	ldr	r3, [pc, #108]	; (8015b9c <_puts_r+0xd4>)
 8015b2e:	429c      	cmp	r4, r3
 8015b30:	d101      	bne.n	8015b36 <_puts_r+0x6e>
 8015b32:	68ac      	ldr	r4, [r5, #8]
 8015b34:	e7da      	b.n	8015aec <_puts_r+0x24>
 8015b36:	4b1a      	ldr	r3, [pc, #104]	; (8015ba0 <_puts_r+0xd8>)
 8015b38:	429c      	cmp	r4, r3
 8015b3a:	bf08      	it	eq
 8015b3c:	68ec      	ldreq	r4, [r5, #12]
 8015b3e:	e7d5      	b.n	8015aec <_puts_r+0x24>
 8015b40:	4621      	mov	r1, r4
 8015b42:	4628      	mov	r0, r5
 8015b44:	f000 f8a8 	bl	8015c98 <__swsetup_r>
 8015b48:	2800      	cmp	r0, #0
 8015b4a:	d0dd      	beq.n	8015b08 <_puts_r+0x40>
 8015b4c:	f04f 35ff 	mov.w	r5, #4294967295
 8015b50:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8015b52:	07da      	lsls	r2, r3, #31
 8015b54:	d405      	bmi.n	8015b62 <_puts_r+0x9a>
 8015b56:	89a3      	ldrh	r3, [r4, #12]
 8015b58:	059b      	lsls	r3, r3, #22
 8015b5a:	d402      	bmi.n	8015b62 <_puts_r+0x9a>
 8015b5c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8015b5e:	f7ff fab5 	bl	80150cc <__retarget_lock_release_recursive>
 8015b62:	4628      	mov	r0, r5
 8015b64:	bd70      	pop	{r4, r5, r6, pc}
 8015b66:	2b00      	cmp	r3, #0
 8015b68:	da04      	bge.n	8015b74 <_puts_r+0xac>
 8015b6a:	69a2      	ldr	r2, [r4, #24]
 8015b6c:	429a      	cmp	r2, r3
 8015b6e:	dc06      	bgt.n	8015b7e <_puts_r+0xb6>
 8015b70:	290a      	cmp	r1, #10
 8015b72:	d004      	beq.n	8015b7e <_puts_r+0xb6>
 8015b74:	6823      	ldr	r3, [r4, #0]
 8015b76:	1c5a      	adds	r2, r3, #1
 8015b78:	6022      	str	r2, [r4, #0]
 8015b7a:	7019      	strb	r1, [r3, #0]
 8015b7c:	e7c5      	b.n	8015b0a <_puts_r+0x42>
 8015b7e:	4622      	mov	r2, r4
 8015b80:	4628      	mov	r0, r5
 8015b82:	f000 f837 	bl	8015bf4 <__swbuf_r>
 8015b86:	3001      	adds	r0, #1
 8015b88:	d1bf      	bne.n	8015b0a <_puts_r+0x42>
 8015b8a:	e7df      	b.n	8015b4c <_puts_r+0x84>
 8015b8c:	250a      	movs	r5, #10
 8015b8e:	6823      	ldr	r3, [r4, #0]
 8015b90:	1c5a      	adds	r2, r3, #1
 8015b92:	6022      	str	r2, [r4, #0]
 8015b94:	701d      	strb	r5, [r3, #0]
 8015b96:	e7db      	b.n	8015b50 <_puts_r+0x88>
 8015b98:	0801c4f8 	.word	0x0801c4f8
 8015b9c:	0801c518 	.word	0x0801c518
 8015ba0:	0801c4d8 	.word	0x0801c4d8

08015ba4 <puts>:
 8015ba4:	4b02      	ldr	r3, [pc, #8]	; (8015bb0 <puts+0xc>)
 8015ba6:	4601      	mov	r1, r0
 8015ba8:	6818      	ldr	r0, [r3, #0]
 8015baa:	f7ff bf8d 	b.w	8015ac8 <_puts_r>
 8015bae:	bf00      	nop
 8015bb0:	20000108 	.word	0x20000108

08015bb4 <_vsiprintf_r>:
 8015bb4:	b500      	push	{lr}
 8015bb6:	b09b      	sub	sp, #108	; 0x6c
 8015bb8:	9100      	str	r1, [sp, #0]
 8015bba:	9104      	str	r1, [sp, #16]
 8015bbc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8015bc0:	9105      	str	r1, [sp, #20]
 8015bc2:	9102      	str	r1, [sp, #8]
 8015bc4:	4905      	ldr	r1, [pc, #20]	; (8015bdc <_vsiprintf_r+0x28>)
 8015bc6:	9103      	str	r1, [sp, #12]
 8015bc8:	4669      	mov	r1, sp
 8015bca:	f001 fe17 	bl	80177fc <_svfiprintf_r>
 8015bce:	2200      	movs	r2, #0
 8015bd0:	9b00      	ldr	r3, [sp, #0]
 8015bd2:	701a      	strb	r2, [r3, #0]
 8015bd4:	b01b      	add	sp, #108	; 0x6c
 8015bd6:	f85d fb04 	ldr.w	pc, [sp], #4
 8015bda:	bf00      	nop
 8015bdc:	ffff0208 	.word	0xffff0208

08015be0 <vsiprintf>:
 8015be0:	4613      	mov	r3, r2
 8015be2:	460a      	mov	r2, r1
 8015be4:	4601      	mov	r1, r0
 8015be6:	4802      	ldr	r0, [pc, #8]	; (8015bf0 <vsiprintf+0x10>)
 8015be8:	6800      	ldr	r0, [r0, #0]
 8015bea:	f7ff bfe3 	b.w	8015bb4 <_vsiprintf_r>
 8015bee:	bf00      	nop
 8015bf0:	20000108 	.word	0x20000108

08015bf4 <__swbuf_r>:
 8015bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015bf6:	460e      	mov	r6, r1
 8015bf8:	4614      	mov	r4, r2
 8015bfa:	4605      	mov	r5, r0
 8015bfc:	b118      	cbz	r0, 8015c06 <__swbuf_r+0x12>
 8015bfe:	6983      	ldr	r3, [r0, #24]
 8015c00:	b90b      	cbnz	r3, 8015c06 <__swbuf_r+0x12>
 8015c02:	f001 f84d 	bl	8016ca0 <__sinit>
 8015c06:	4b21      	ldr	r3, [pc, #132]	; (8015c8c <__swbuf_r+0x98>)
 8015c08:	429c      	cmp	r4, r3
 8015c0a:	d12b      	bne.n	8015c64 <__swbuf_r+0x70>
 8015c0c:	686c      	ldr	r4, [r5, #4]
 8015c0e:	69a3      	ldr	r3, [r4, #24]
 8015c10:	60a3      	str	r3, [r4, #8]
 8015c12:	89a3      	ldrh	r3, [r4, #12]
 8015c14:	071a      	lsls	r2, r3, #28
 8015c16:	d52f      	bpl.n	8015c78 <__swbuf_r+0x84>
 8015c18:	6923      	ldr	r3, [r4, #16]
 8015c1a:	b36b      	cbz	r3, 8015c78 <__swbuf_r+0x84>
 8015c1c:	6923      	ldr	r3, [r4, #16]
 8015c1e:	6820      	ldr	r0, [r4, #0]
 8015c20:	b2f6      	uxtb	r6, r6
 8015c22:	1ac0      	subs	r0, r0, r3
 8015c24:	6963      	ldr	r3, [r4, #20]
 8015c26:	4637      	mov	r7, r6
 8015c28:	4283      	cmp	r3, r0
 8015c2a:	dc04      	bgt.n	8015c36 <__swbuf_r+0x42>
 8015c2c:	4621      	mov	r1, r4
 8015c2e:	4628      	mov	r0, r5
 8015c30:	f000 ffa2 	bl	8016b78 <_fflush_r>
 8015c34:	bb30      	cbnz	r0, 8015c84 <__swbuf_r+0x90>
 8015c36:	68a3      	ldr	r3, [r4, #8]
 8015c38:	3001      	adds	r0, #1
 8015c3a:	3b01      	subs	r3, #1
 8015c3c:	60a3      	str	r3, [r4, #8]
 8015c3e:	6823      	ldr	r3, [r4, #0]
 8015c40:	1c5a      	adds	r2, r3, #1
 8015c42:	6022      	str	r2, [r4, #0]
 8015c44:	701e      	strb	r6, [r3, #0]
 8015c46:	6963      	ldr	r3, [r4, #20]
 8015c48:	4283      	cmp	r3, r0
 8015c4a:	d004      	beq.n	8015c56 <__swbuf_r+0x62>
 8015c4c:	89a3      	ldrh	r3, [r4, #12]
 8015c4e:	07db      	lsls	r3, r3, #31
 8015c50:	d506      	bpl.n	8015c60 <__swbuf_r+0x6c>
 8015c52:	2e0a      	cmp	r6, #10
 8015c54:	d104      	bne.n	8015c60 <__swbuf_r+0x6c>
 8015c56:	4621      	mov	r1, r4
 8015c58:	4628      	mov	r0, r5
 8015c5a:	f000 ff8d 	bl	8016b78 <_fflush_r>
 8015c5e:	b988      	cbnz	r0, 8015c84 <__swbuf_r+0x90>
 8015c60:	4638      	mov	r0, r7
 8015c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015c64:	4b0a      	ldr	r3, [pc, #40]	; (8015c90 <__swbuf_r+0x9c>)
 8015c66:	429c      	cmp	r4, r3
 8015c68:	d101      	bne.n	8015c6e <__swbuf_r+0x7a>
 8015c6a:	68ac      	ldr	r4, [r5, #8]
 8015c6c:	e7cf      	b.n	8015c0e <__swbuf_r+0x1a>
 8015c6e:	4b09      	ldr	r3, [pc, #36]	; (8015c94 <__swbuf_r+0xa0>)
 8015c70:	429c      	cmp	r4, r3
 8015c72:	bf08      	it	eq
 8015c74:	68ec      	ldreq	r4, [r5, #12]
 8015c76:	e7ca      	b.n	8015c0e <__swbuf_r+0x1a>
 8015c78:	4621      	mov	r1, r4
 8015c7a:	4628      	mov	r0, r5
 8015c7c:	f000 f80c 	bl	8015c98 <__swsetup_r>
 8015c80:	2800      	cmp	r0, #0
 8015c82:	d0cb      	beq.n	8015c1c <__swbuf_r+0x28>
 8015c84:	f04f 37ff 	mov.w	r7, #4294967295
 8015c88:	e7ea      	b.n	8015c60 <__swbuf_r+0x6c>
 8015c8a:	bf00      	nop
 8015c8c:	0801c4f8 	.word	0x0801c4f8
 8015c90:	0801c518 	.word	0x0801c518
 8015c94:	0801c4d8 	.word	0x0801c4d8

08015c98 <__swsetup_r>:
 8015c98:	4b32      	ldr	r3, [pc, #200]	; (8015d64 <__swsetup_r+0xcc>)
 8015c9a:	b570      	push	{r4, r5, r6, lr}
 8015c9c:	681d      	ldr	r5, [r3, #0]
 8015c9e:	4606      	mov	r6, r0
 8015ca0:	460c      	mov	r4, r1
 8015ca2:	b125      	cbz	r5, 8015cae <__swsetup_r+0x16>
 8015ca4:	69ab      	ldr	r3, [r5, #24]
 8015ca6:	b913      	cbnz	r3, 8015cae <__swsetup_r+0x16>
 8015ca8:	4628      	mov	r0, r5
 8015caa:	f000 fff9 	bl	8016ca0 <__sinit>
 8015cae:	4b2e      	ldr	r3, [pc, #184]	; (8015d68 <__swsetup_r+0xd0>)
 8015cb0:	429c      	cmp	r4, r3
 8015cb2:	d10f      	bne.n	8015cd4 <__swsetup_r+0x3c>
 8015cb4:	686c      	ldr	r4, [r5, #4]
 8015cb6:	89a3      	ldrh	r3, [r4, #12]
 8015cb8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015cbc:	0719      	lsls	r1, r3, #28
 8015cbe:	d42c      	bmi.n	8015d1a <__swsetup_r+0x82>
 8015cc0:	06dd      	lsls	r5, r3, #27
 8015cc2:	d411      	bmi.n	8015ce8 <__swsetup_r+0x50>
 8015cc4:	2309      	movs	r3, #9
 8015cc6:	6033      	str	r3, [r6, #0]
 8015cc8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8015ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8015cd0:	81a3      	strh	r3, [r4, #12]
 8015cd2:	e03e      	b.n	8015d52 <__swsetup_r+0xba>
 8015cd4:	4b25      	ldr	r3, [pc, #148]	; (8015d6c <__swsetup_r+0xd4>)
 8015cd6:	429c      	cmp	r4, r3
 8015cd8:	d101      	bne.n	8015cde <__swsetup_r+0x46>
 8015cda:	68ac      	ldr	r4, [r5, #8]
 8015cdc:	e7eb      	b.n	8015cb6 <__swsetup_r+0x1e>
 8015cde:	4b24      	ldr	r3, [pc, #144]	; (8015d70 <__swsetup_r+0xd8>)
 8015ce0:	429c      	cmp	r4, r3
 8015ce2:	bf08      	it	eq
 8015ce4:	68ec      	ldreq	r4, [r5, #12]
 8015ce6:	e7e6      	b.n	8015cb6 <__swsetup_r+0x1e>
 8015ce8:	0758      	lsls	r0, r3, #29
 8015cea:	d512      	bpl.n	8015d12 <__swsetup_r+0x7a>
 8015cec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8015cee:	b141      	cbz	r1, 8015d02 <__swsetup_r+0x6a>
 8015cf0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8015cf4:	4299      	cmp	r1, r3
 8015cf6:	d002      	beq.n	8015cfe <__swsetup_r+0x66>
 8015cf8:	4630      	mov	r0, r6
 8015cfa:	f001 fc7d 	bl	80175f8 <_free_r>
 8015cfe:	2300      	movs	r3, #0
 8015d00:	6363      	str	r3, [r4, #52]	; 0x34
 8015d02:	89a3      	ldrh	r3, [r4, #12]
 8015d04:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8015d08:	81a3      	strh	r3, [r4, #12]
 8015d0a:	2300      	movs	r3, #0
 8015d0c:	6063      	str	r3, [r4, #4]
 8015d0e:	6923      	ldr	r3, [r4, #16]
 8015d10:	6023      	str	r3, [r4, #0]
 8015d12:	89a3      	ldrh	r3, [r4, #12]
 8015d14:	f043 0308 	orr.w	r3, r3, #8
 8015d18:	81a3      	strh	r3, [r4, #12]
 8015d1a:	6923      	ldr	r3, [r4, #16]
 8015d1c:	b94b      	cbnz	r3, 8015d32 <__swsetup_r+0x9a>
 8015d1e:	89a3      	ldrh	r3, [r4, #12]
 8015d20:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8015d24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8015d28:	d003      	beq.n	8015d32 <__swsetup_r+0x9a>
 8015d2a:	4621      	mov	r1, r4
 8015d2c:	4630      	mov	r0, r6
 8015d2e:	f001 f87d 	bl	8016e2c <__smakebuf_r>
 8015d32:	89a0      	ldrh	r0, [r4, #12]
 8015d34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8015d38:	f010 0301 	ands.w	r3, r0, #1
 8015d3c:	d00a      	beq.n	8015d54 <__swsetup_r+0xbc>
 8015d3e:	2300      	movs	r3, #0
 8015d40:	60a3      	str	r3, [r4, #8]
 8015d42:	6963      	ldr	r3, [r4, #20]
 8015d44:	425b      	negs	r3, r3
 8015d46:	61a3      	str	r3, [r4, #24]
 8015d48:	6923      	ldr	r3, [r4, #16]
 8015d4a:	b943      	cbnz	r3, 8015d5e <__swsetup_r+0xc6>
 8015d4c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8015d50:	d1ba      	bne.n	8015cc8 <__swsetup_r+0x30>
 8015d52:	bd70      	pop	{r4, r5, r6, pc}
 8015d54:	0781      	lsls	r1, r0, #30
 8015d56:	bf58      	it	pl
 8015d58:	6963      	ldrpl	r3, [r4, #20]
 8015d5a:	60a3      	str	r3, [r4, #8]
 8015d5c:	e7f4      	b.n	8015d48 <__swsetup_r+0xb0>
 8015d5e:	2000      	movs	r0, #0
 8015d60:	e7f7      	b.n	8015d52 <__swsetup_r+0xba>
 8015d62:	bf00      	nop
 8015d64:	20000108 	.word	0x20000108
 8015d68:	0801c4f8 	.word	0x0801c4f8
 8015d6c:	0801c518 	.word	0x0801c518
 8015d70:	0801c4d8 	.word	0x0801c4d8

08015d74 <quorem>:
 8015d74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015d78:	6903      	ldr	r3, [r0, #16]
 8015d7a:	690c      	ldr	r4, [r1, #16]
 8015d7c:	4607      	mov	r7, r0
 8015d7e:	42a3      	cmp	r3, r4
 8015d80:	f2c0 8083 	blt.w	8015e8a <quorem+0x116>
 8015d84:	3c01      	subs	r4, #1
 8015d86:	f100 0514 	add.w	r5, r0, #20
 8015d8a:	f101 0814 	add.w	r8, r1, #20
 8015d8e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015d92:	9301      	str	r3, [sp, #4]
 8015d94:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8015d98:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015d9c:	3301      	adds	r3, #1
 8015d9e:	429a      	cmp	r2, r3
 8015da0:	fbb2 f6f3 	udiv	r6, r2, r3
 8015da4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8015da8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8015dac:	d332      	bcc.n	8015e14 <quorem+0xa0>
 8015dae:	f04f 0e00 	mov.w	lr, #0
 8015db2:	4640      	mov	r0, r8
 8015db4:	46ac      	mov	ip, r5
 8015db6:	46f2      	mov	sl, lr
 8015db8:	f850 2b04 	ldr.w	r2, [r0], #4
 8015dbc:	b293      	uxth	r3, r2
 8015dbe:	fb06 e303 	mla	r3, r6, r3, lr
 8015dc2:	0c12      	lsrs	r2, r2, #16
 8015dc4:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8015dc8:	fb06 e202 	mla	r2, r6, r2, lr
 8015dcc:	b29b      	uxth	r3, r3
 8015dce:	ebaa 0303 	sub.w	r3, sl, r3
 8015dd2:	f8dc a000 	ldr.w	sl, [ip]
 8015dd6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8015dda:	fa1f fa8a 	uxth.w	sl, sl
 8015dde:	4453      	add	r3, sl
 8015de0:	fa1f fa82 	uxth.w	sl, r2
 8015de4:	f8dc 2000 	ldr.w	r2, [ip]
 8015de8:	4581      	cmp	r9, r0
 8015dea:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8015dee:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015df2:	b29b      	uxth	r3, r3
 8015df4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015df8:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8015dfc:	f84c 3b04 	str.w	r3, [ip], #4
 8015e00:	d2da      	bcs.n	8015db8 <quorem+0x44>
 8015e02:	f855 300b 	ldr.w	r3, [r5, fp]
 8015e06:	b92b      	cbnz	r3, 8015e14 <quorem+0xa0>
 8015e08:	9b01      	ldr	r3, [sp, #4]
 8015e0a:	3b04      	subs	r3, #4
 8015e0c:	429d      	cmp	r5, r3
 8015e0e:	461a      	mov	r2, r3
 8015e10:	d32f      	bcc.n	8015e72 <quorem+0xfe>
 8015e12:	613c      	str	r4, [r7, #16]
 8015e14:	4638      	mov	r0, r7
 8015e16:	f001 fad9 	bl	80173cc <__mcmp>
 8015e1a:	2800      	cmp	r0, #0
 8015e1c:	db25      	blt.n	8015e6a <quorem+0xf6>
 8015e1e:	4628      	mov	r0, r5
 8015e20:	f04f 0c00 	mov.w	ip, #0
 8015e24:	3601      	adds	r6, #1
 8015e26:	f858 1b04 	ldr.w	r1, [r8], #4
 8015e2a:	f8d0 e000 	ldr.w	lr, [r0]
 8015e2e:	b28b      	uxth	r3, r1
 8015e30:	ebac 0303 	sub.w	r3, ip, r3
 8015e34:	fa1f f28e 	uxth.w	r2, lr
 8015e38:	4413      	add	r3, r2
 8015e3a:	0c0a      	lsrs	r2, r1, #16
 8015e3c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8015e40:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8015e44:	b29b      	uxth	r3, r3
 8015e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8015e4a:	45c1      	cmp	r9, r8
 8015e4c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8015e50:	f840 3b04 	str.w	r3, [r0], #4
 8015e54:	d2e7      	bcs.n	8015e26 <quorem+0xb2>
 8015e56:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8015e5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8015e5e:	b922      	cbnz	r2, 8015e6a <quorem+0xf6>
 8015e60:	3b04      	subs	r3, #4
 8015e62:	429d      	cmp	r5, r3
 8015e64:	461a      	mov	r2, r3
 8015e66:	d30a      	bcc.n	8015e7e <quorem+0x10a>
 8015e68:	613c      	str	r4, [r7, #16]
 8015e6a:	4630      	mov	r0, r6
 8015e6c:	b003      	add	sp, #12
 8015e6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015e72:	6812      	ldr	r2, [r2, #0]
 8015e74:	3b04      	subs	r3, #4
 8015e76:	2a00      	cmp	r2, #0
 8015e78:	d1cb      	bne.n	8015e12 <quorem+0x9e>
 8015e7a:	3c01      	subs	r4, #1
 8015e7c:	e7c6      	b.n	8015e0c <quorem+0x98>
 8015e7e:	6812      	ldr	r2, [r2, #0]
 8015e80:	3b04      	subs	r3, #4
 8015e82:	2a00      	cmp	r2, #0
 8015e84:	d1f0      	bne.n	8015e68 <quorem+0xf4>
 8015e86:	3c01      	subs	r4, #1
 8015e88:	e7eb      	b.n	8015e62 <quorem+0xee>
 8015e8a:	2000      	movs	r0, #0
 8015e8c:	e7ee      	b.n	8015e6c <quorem+0xf8>
	...

08015e90 <_dtoa_r>:
 8015e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015e94:	4616      	mov	r6, r2
 8015e96:	461f      	mov	r7, r3
 8015e98:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8015e9a:	b099      	sub	sp, #100	; 0x64
 8015e9c:	4605      	mov	r5, r0
 8015e9e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8015ea2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8015ea6:	b974      	cbnz	r4, 8015ec6 <_dtoa_r+0x36>
 8015ea8:	2010      	movs	r0, #16
 8015eaa:	f000 ffff 	bl	8016eac <malloc>
 8015eae:	4602      	mov	r2, r0
 8015eb0:	6268      	str	r0, [r5, #36]	; 0x24
 8015eb2:	b920      	cbnz	r0, 8015ebe <_dtoa_r+0x2e>
 8015eb4:	21ea      	movs	r1, #234	; 0xea
 8015eb6:	4bae      	ldr	r3, [pc, #696]	; (8016170 <_dtoa_r+0x2e0>)
 8015eb8:	48ae      	ldr	r0, [pc, #696]	; (8016174 <_dtoa_r+0x2e4>)
 8015eba:	f001 ff5d 	bl	8017d78 <__assert_func>
 8015ebe:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8015ec2:	6004      	str	r4, [r0, #0]
 8015ec4:	60c4      	str	r4, [r0, #12]
 8015ec6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015ec8:	6819      	ldr	r1, [r3, #0]
 8015eca:	b151      	cbz	r1, 8015ee2 <_dtoa_r+0x52>
 8015ecc:	685a      	ldr	r2, [r3, #4]
 8015ece:	2301      	movs	r3, #1
 8015ed0:	4093      	lsls	r3, r2
 8015ed2:	604a      	str	r2, [r1, #4]
 8015ed4:	608b      	str	r3, [r1, #8]
 8015ed6:	4628      	mov	r0, r5
 8015ed8:	f001 f83e 	bl	8016f58 <_Bfree>
 8015edc:	2200      	movs	r2, #0
 8015ede:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015ee0:	601a      	str	r2, [r3, #0]
 8015ee2:	1e3b      	subs	r3, r7, #0
 8015ee4:	bfaf      	iteee	ge
 8015ee6:	2300      	movge	r3, #0
 8015ee8:	2201      	movlt	r2, #1
 8015eea:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8015eee:	9305      	strlt	r3, [sp, #20]
 8015ef0:	bfa8      	it	ge
 8015ef2:	f8c8 3000 	strge.w	r3, [r8]
 8015ef6:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8015efa:	4b9f      	ldr	r3, [pc, #636]	; (8016178 <_dtoa_r+0x2e8>)
 8015efc:	bfb8      	it	lt
 8015efe:	f8c8 2000 	strlt.w	r2, [r8]
 8015f02:	ea33 0309 	bics.w	r3, r3, r9
 8015f06:	d119      	bne.n	8015f3c <_dtoa_r+0xac>
 8015f08:	f242 730f 	movw	r3, #9999	; 0x270f
 8015f0c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8015f0e:	6013      	str	r3, [r2, #0]
 8015f10:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8015f14:	4333      	orrs	r3, r6
 8015f16:	f000 8580 	beq.w	8016a1a <_dtoa_r+0xb8a>
 8015f1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8015f1c:	b953      	cbnz	r3, 8015f34 <_dtoa_r+0xa4>
 8015f1e:	4b97      	ldr	r3, [pc, #604]	; (801617c <_dtoa_r+0x2ec>)
 8015f20:	e022      	b.n	8015f68 <_dtoa_r+0xd8>
 8015f22:	4b97      	ldr	r3, [pc, #604]	; (8016180 <_dtoa_r+0x2f0>)
 8015f24:	9308      	str	r3, [sp, #32]
 8015f26:	3308      	adds	r3, #8
 8015f28:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8015f2a:	6013      	str	r3, [r2, #0]
 8015f2c:	9808      	ldr	r0, [sp, #32]
 8015f2e:	b019      	add	sp, #100	; 0x64
 8015f30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015f34:	4b91      	ldr	r3, [pc, #580]	; (801617c <_dtoa_r+0x2ec>)
 8015f36:	9308      	str	r3, [sp, #32]
 8015f38:	3303      	adds	r3, #3
 8015f3a:	e7f5      	b.n	8015f28 <_dtoa_r+0x98>
 8015f3c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8015f40:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8015f44:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015f48:	2200      	movs	r2, #0
 8015f4a:	2300      	movs	r3, #0
 8015f4c:	f7f0 fb78 	bl	8006640 <__aeabi_dcmpeq>
 8015f50:	4680      	mov	r8, r0
 8015f52:	b158      	cbz	r0, 8015f6c <_dtoa_r+0xdc>
 8015f54:	2301      	movs	r3, #1
 8015f56:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8015f58:	6013      	str	r3, [r2, #0]
 8015f5a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8015f5c:	2b00      	cmp	r3, #0
 8015f5e:	f000 8559 	beq.w	8016a14 <_dtoa_r+0xb84>
 8015f62:	4888      	ldr	r0, [pc, #544]	; (8016184 <_dtoa_r+0x2f4>)
 8015f64:	6018      	str	r0, [r3, #0]
 8015f66:	1e43      	subs	r3, r0, #1
 8015f68:	9308      	str	r3, [sp, #32]
 8015f6a:	e7df      	b.n	8015f2c <_dtoa_r+0x9c>
 8015f6c:	ab16      	add	r3, sp, #88	; 0x58
 8015f6e:	9301      	str	r3, [sp, #4]
 8015f70:	ab17      	add	r3, sp, #92	; 0x5c
 8015f72:	9300      	str	r3, [sp, #0]
 8015f74:	4628      	mov	r0, r5
 8015f76:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8015f7a:	f001 fad3 	bl	8017524 <__d2b>
 8015f7e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8015f82:	4682      	mov	sl, r0
 8015f84:	2c00      	cmp	r4, #0
 8015f86:	d07e      	beq.n	8016086 <_dtoa_r+0x1f6>
 8015f88:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8015f8c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015f8e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8015f92:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8015f96:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8015f9a:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8015f9e:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8015fa2:	2200      	movs	r2, #0
 8015fa4:	4b78      	ldr	r3, [pc, #480]	; (8016188 <_dtoa_r+0x2f8>)
 8015fa6:	f7ef ff2b 	bl	8005e00 <__aeabi_dsub>
 8015faa:	a36b      	add	r3, pc, #428	; (adr r3, 8016158 <_dtoa_r+0x2c8>)
 8015fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015fb0:	f7f0 f8de 	bl	8006170 <__aeabi_dmul>
 8015fb4:	a36a      	add	r3, pc, #424	; (adr r3, 8016160 <_dtoa_r+0x2d0>)
 8015fb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015fba:	f7ef ff23 	bl	8005e04 <__adddf3>
 8015fbe:	4606      	mov	r6, r0
 8015fc0:	4620      	mov	r0, r4
 8015fc2:	460f      	mov	r7, r1
 8015fc4:	f7f0 f86a 	bl	800609c <__aeabi_i2d>
 8015fc8:	a367      	add	r3, pc, #412	; (adr r3, 8016168 <_dtoa_r+0x2d8>)
 8015fca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015fce:	f7f0 f8cf 	bl	8006170 <__aeabi_dmul>
 8015fd2:	4602      	mov	r2, r0
 8015fd4:	460b      	mov	r3, r1
 8015fd6:	4630      	mov	r0, r6
 8015fd8:	4639      	mov	r1, r7
 8015fda:	f7ef ff13 	bl	8005e04 <__adddf3>
 8015fde:	4606      	mov	r6, r0
 8015fe0:	460f      	mov	r7, r1
 8015fe2:	f7f0 fb75 	bl	80066d0 <__aeabi_d2iz>
 8015fe6:	2200      	movs	r2, #0
 8015fe8:	4681      	mov	r9, r0
 8015fea:	2300      	movs	r3, #0
 8015fec:	4630      	mov	r0, r6
 8015fee:	4639      	mov	r1, r7
 8015ff0:	f7f0 fb30 	bl	8006654 <__aeabi_dcmplt>
 8015ff4:	b148      	cbz	r0, 801600a <_dtoa_r+0x17a>
 8015ff6:	4648      	mov	r0, r9
 8015ff8:	f7f0 f850 	bl	800609c <__aeabi_i2d>
 8015ffc:	4632      	mov	r2, r6
 8015ffe:	463b      	mov	r3, r7
 8016000:	f7f0 fb1e 	bl	8006640 <__aeabi_dcmpeq>
 8016004:	b908      	cbnz	r0, 801600a <_dtoa_r+0x17a>
 8016006:	f109 39ff 	add.w	r9, r9, #4294967295
 801600a:	f1b9 0f16 	cmp.w	r9, #22
 801600e:	d857      	bhi.n	80160c0 <_dtoa_r+0x230>
 8016010:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8016014:	4b5d      	ldr	r3, [pc, #372]	; (801618c <_dtoa_r+0x2fc>)
 8016016:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 801601a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801601e:	f7f0 fb19 	bl	8006654 <__aeabi_dcmplt>
 8016022:	2800      	cmp	r0, #0
 8016024:	d04e      	beq.n	80160c4 <_dtoa_r+0x234>
 8016026:	2300      	movs	r3, #0
 8016028:	f109 39ff 	add.w	r9, r9, #4294967295
 801602c:	930f      	str	r3, [sp, #60]	; 0x3c
 801602e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8016030:	1b1c      	subs	r4, r3, r4
 8016032:	1e63      	subs	r3, r4, #1
 8016034:	9309      	str	r3, [sp, #36]	; 0x24
 8016036:	bf49      	itett	mi
 8016038:	f1c4 0301 	rsbmi	r3, r4, #1
 801603c:	2300      	movpl	r3, #0
 801603e:	9306      	strmi	r3, [sp, #24]
 8016040:	2300      	movmi	r3, #0
 8016042:	bf54      	ite	pl
 8016044:	9306      	strpl	r3, [sp, #24]
 8016046:	9309      	strmi	r3, [sp, #36]	; 0x24
 8016048:	f1b9 0f00 	cmp.w	r9, #0
 801604c:	db3c      	blt.n	80160c8 <_dtoa_r+0x238>
 801604e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8016050:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8016054:	444b      	add	r3, r9
 8016056:	9309      	str	r3, [sp, #36]	; 0x24
 8016058:	2300      	movs	r3, #0
 801605a:	930a      	str	r3, [sp, #40]	; 0x28
 801605c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801605e:	2b09      	cmp	r3, #9
 8016060:	d86c      	bhi.n	801613c <_dtoa_r+0x2ac>
 8016062:	2b05      	cmp	r3, #5
 8016064:	bfc4      	itt	gt
 8016066:	3b04      	subgt	r3, #4
 8016068:	9322      	strgt	r3, [sp, #136]	; 0x88
 801606a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801606c:	bfc8      	it	gt
 801606e:	2400      	movgt	r4, #0
 8016070:	f1a3 0302 	sub.w	r3, r3, #2
 8016074:	bfd8      	it	le
 8016076:	2401      	movle	r4, #1
 8016078:	2b03      	cmp	r3, #3
 801607a:	f200 808b 	bhi.w	8016194 <_dtoa_r+0x304>
 801607e:	e8df f003 	tbb	[pc, r3]
 8016082:	4f2d      	.short	0x4f2d
 8016084:	5b4d      	.short	0x5b4d
 8016086:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 801608a:	441c      	add	r4, r3
 801608c:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8016090:	2b20      	cmp	r3, #32
 8016092:	bfc3      	ittte	gt
 8016094:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8016098:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 801609c:	fa09 f303 	lslgt.w	r3, r9, r3
 80160a0:	f1c3 0320 	rsble	r3, r3, #32
 80160a4:	bfc6      	itte	gt
 80160a6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80160aa:	4318      	orrgt	r0, r3
 80160ac:	fa06 f003 	lslle.w	r0, r6, r3
 80160b0:	f7ef ffe4 	bl	800607c <__aeabi_ui2d>
 80160b4:	2301      	movs	r3, #1
 80160b6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80160ba:	3c01      	subs	r4, #1
 80160bc:	9313      	str	r3, [sp, #76]	; 0x4c
 80160be:	e770      	b.n	8015fa2 <_dtoa_r+0x112>
 80160c0:	2301      	movs	r3, #1
 80160c2:	e7b3      	b.n	801602c <_dtoa_r+0x19c>
 80160c4:	900f      	str	r0, [sp, #60]	; 0x3c
 80160c6:	e7b2      	b.n	801602e <_dtoa_r+0x19e>
 80160c8:	9b06      	ldr	r3, [sp, #24]
 80160ca:	eba3 0309 	sub.w	r3, r3, r9
 80160ce:	9306      	str	r3, [sp, #24]
 80160d0:	f1c9 0300 	rsb	r3, r9, #0
 80160d4:	930a      	str	r3, [sp, #40]	; 0x28
 80160d6:	2300      	movs	r3, #0
 80160d8:	930e      	str	r3, [sp, #56]	; 0x38
 80160da:	e7bf      	b.n	801605c <_dtoa_r+0x1cc>
 80160dc:	2300      	movs	r3, #0
 80160de:	930b      	str	r3, [sp, #44]	; 0x2c
 80160e0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80160e2:	2b00      	cmp	r3, #0
 80160e4:	dc59      	bgt.n	801619a <_dtoa_r+0x30a>
 80160e6:	f04f 0b01 	mov.w	fp, #1
 80160ea:	465b      	mov	r3, fp
 80160ec:	f8cd b008 	str.w	fp, [sp, #8]
 80160f0:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 80160f4:	2200      	movs	r2, #0
 80160f6:	6a68      	ldr	r0, [r5, #36]	; 0x24
 80160f8:	6042      	str	r2, [r0, #4]
 80160fa:	2204      	movs	r2, #4
 80160fc:	f102 0614 	add.w	r6, r2, #20
 8016100:	429e      	cmp	r6, r3
 8016102:	6841      	ldr	r1, [r0, #4]
 8016104:	d94f      	bls.n	80161a6 <_dtoa_r+0x316>
 8016106:	4628      	mov	r0, r5
 8016108:	f000 fee6 	bl	8016ed8 <_Balloc>
 801610c:	9008      	str	r0, [sp, #32]
 801610e:	2800      	cmp	r0, #0
 8016110:	d14d      	bne.n	80161ae <_dtoa_r+0x31e>
 8016112:	4602      	mov	r2, r0
 8016114:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8016118:	4b1d      	ldr	r3, [pc, #116]	; (8016190 <_dtoa_r+0x300>)
 801611a:	e6cd      	b.n	8015eb8 <_dtoa_r+0x28>
 801611c:	2301      	movs	r3, #1
 801611e:	e7de      	b.n	80160de <_dtoa_r+0x24e>
 8016120:	2300      	movs	r3, #0
 8016122:	930b      	str	r3, [sp, #44]	; 0x2c
 8016124:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8016126:	eb09 0b03 	add.w	fp, r9, r3
 801612a:	f10b 0301 	add.w	r3, fp, #1
 801612e:	2b01      	cmp	r3, #1
 8016130:	9302      	str	r3, [sp, #8]
 8016132:	bfb8      	it	lt
 8016134:	2301      	movlt	r3, #1
 8016136:	e7dd      	b.n	80160f4 <_dtoa_r+0x264>
 8016138:	2301      	movs	r3, #1
 801613a:	e7f2      	b.n	8016122 <_dtoa_r+0x292>
 801613c:	2401      	movs	r4, #1
 801613e:	2300      	movs	r3, #0
 8016140:	940b      	str	r4, [sp, #44]	; 0x2c
 8016142:	9322      	str	r3, [sp, #136]	; 0x88
 8016144:	f04f 3bff 	mov.w	fp, #4294967295
 8016148:	2200      	movs	r2, #0
 801614a:	2312      	movs	r3, #18
 801614c:	f8cd b008 	str.w	fp, [sp, #8]
 8016150:	9223      	str	r2, [sp, #140]	; 0x8c
 8016152:	e7cf      	b.n	80160f4 <_dtoa_r+0x264>
 8016154:	f3af 8000 	nop.w
 8016158:	636f4361 	.word	0x636f4361
 801615c:	3fd287a7 	.word	0x3fd287a7
 8016160:	8b60c8b3 	.word	0x8b60c8b3
 8016164:	3fc68a28 	.word	0x3fc68a28
 8016168:	509f79fb 	.word	0x509f79fb
 801616c:	3fd34413 	.word	0x3fd34413
 8016170:	0801c451 	.word	0x0801c451
 8016174:	0801c468 	.word	0x0801c468
 8016178:	7ff00000 	.word	0x7ff00000
 801617c:	0801c44d 	.word	0x0801c44d
 8016180:	0801c444 	.word	0x0801c444
 8016184:	0801c421 	.word	0x0801c421
 8016188:	3ff80000 	.word	0x3ff80000
 801618c:	0801c5c0 	.word	0x0801c5c0
 8016190:	0801c4c7 	.word	0x0801c4c7
 8016194:	2301      	movs	r3, #1
 8016196:	930b      	str	r3, [sp, #44]	; 0x2c
 8016198:	e7d4      	b.n	8016144 <_dtoa_r+0x2b4>
 801619a:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 801619e:	465b      	mov	r3, fp
 80161a0:	f8cd b008 	str.w	fp, [sp, #8]
 80161a4:	e7a6      	b.n	80160f4 <_dtoa_r+0x264>
 80161a6:	3101      	adds	r1, #1
 80161a8:	6041      	str	r1, [r0, #4]
 80161aa:	0052      	lsls	r2, r2, #1
 80161ac:	e7a6      	b.n	80160fc <_dtoa_r+0x26c>
 80161ae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80161b0:	9a08      	ldr	r2, [sp, #32]
 80161b2:	601a      	str	r2, [r3, #0]
 80161b4:	9b02      	ldr	r3, [sp, #8]
 80161b6:	2b0e      	cmp	r3, #14
 80161b8:	f200 80a8 	bhi.w	801630c <_dtoa_r+0x47c>
 80161bc:	2c00      	cmp	r4, #0
 80161be:	f000 80a5 	beq.w	801630c <_dtoa_r+0x47c>
 80161c2:	f1b9 0f00 	cmp.w	r9, #0
 80161c6:	dd34      	ble.n	8016232 <_dtoa_r+0x3a2>
 80161c8:	4a9a      	ldr	r2, [pc, #616]	; (8016434 <_dtoa_r+0x5a4>)
 80161ca:	f009 030f 	and.w	r3, r9, #15
 80161ce:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80161d2:	f419 7f80 	tst.w	r9, #256	; 0x100
 80161d6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80161da:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80161de:	ea4f 1429 	mov.w	r4, r9, asr #4
 80161e2:	d016      	beq.n	8016212 <_dtoa_r+0x382>
 80161e4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80161e8:	4b93      	ldr	r3, [pc, #588]	; (8016438 <_dtoa_r+0x5a8>)
 80161ea:	2703      	movs	r7, #3
 80161ec:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80161f0:	f7f0 f8e8 	bl	80063c4 <__aeabi_ddiv>
 80161f4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80161f8:	f004 040f 	and.w	r4, r4, #15
 80161fc:	4e8e      	ldr	r6, [pc, #568]	; (8016438 <_dtoa_r+0x5a8>)
 80161fe:	b954      	cbnz	r4, 8016216 <_dtoa_r+0x386>
 8016200:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8016204:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016208:	f7f0 f8dc 	bl	80063c4 <__aeabi_ddiv>
 801620c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016210:	e029      	b.n	8016266 <_dtoa_r+0x3d6>
 8016212:	2702      	movs	r7, #2
 8016214:	e7f2      	b.n	80161fc <_dtoa_r+0x36c>
 8016216:	07e1      	lsls	r1, r4, #31
 8016218:	d508      	bpl.n	801622c <_dtoa_r+0x39c>
 801621a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801621e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8016222:	f7ef ffa5 	bl	8006170 <__aeabi_dmul>
 8016226:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801622a:	3701      	adds	r7, #1
 801622c:	1064      	asrs	r4, r4, #1
 801622e:	3608      	adds	r6, #8
 8016230:	e7e5      	b.n	80161fe <_dtoa_r+0x36e>
 8016232:	f000 80a5 	beq.w	8016380 <_dtoa_r+0x4f0>
 8016236:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801623a:	f1c9 0400 	rsb	r4, r9, #0
 801623e:	4b7d      	ldr	r3, [pc, #500]	; (8016434 <_dtoa_r+0x5a4>)
 8016240:	f004 020f 	and.w	r2, r4, #15
 8016244:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8016248:	e9d3 2300 	ldrd	r2, r3, [r3]
 801624c:	f7ef ff90 	bl	8006170 <__aeabi_dmul>
 8016250:	2702      	movs	r7, #2
 8016252:	2300      	movs	r3, #0
 8016254:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016258:	4e77      	ldr	r6, [pc, #476]	; (8016438 <_dtoa_r+0x5a8>)
 801625a:	1124      	asrs	r4, r4, #4
 801625c:	2c00      	cmp	r4, #0
 801625e:	f040 8084 	bne.w	801636a <_dtoa_r+0x4da>
 8016262:	2b00      	cmp	r3, #0
 8016264:	d1d2      	bne.n	801620c <_dtoa_r+0x37c>
 8016266:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8016268:	2b00      	cmp	r3, #0
 801626a:	f000 808b 	beq.w	8016384 <_dtoa_r+0x4f4>
 801626e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8016272:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8016276:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 801627a:	2200      	movs	r2, #0
 801627c:	4b6f      	ldr	r3, [pc, #444]	; (801643c <_dtoa_r+0x5ac>)
 801627e:	f7f0 f9e9 	bl	8006654 <__aeabi_dcmplt>
 8016282:	2800      	cmp	r0, #0
 8016284:	d07e      	beq.n	8016384 <_dtoa_r+0x4f4>
 8016286:	9b02      	ldr	r3, [sp, #8]
 8016288:	2b00      	cmp	r3, #0
 801628a:	d07b      	beq.n	8016384 <_dtoa_r+0x4f4>
 801628c:	f1bb 0f00 	cmp.w	fp, #0
 8016290:	dd38      	ble.n	8016304 <_dtoa_r+0x474>
 8016292:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8016296:	2200      	movs	r2, #0
 8016298:	4b69      	ldr	r3, [pc, #420]	; (8016440 <_dtoa_r+0x5b0>)
 801629a:	f7ef ff69 	bl	8006170 <__aeabi_dmul>
 801629e:	465c      	mov	r4, fp
 80162a0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80162a4:	f109 38ff 	add.w	r8, r9, #4294967295
 80162a8:	3701      	adds	r7, #1
 80162aa:	4638      	mov	r0, r7
 80162ac:	f7ef fef6 	bl	800609c <__aeabi_i2d>
 80162b0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80162b4:	f7ef ff5c 	bl	8006170 <__aeabi_dmul>
 80162b8:	2200      	movs	r2, #0
 80162ba:	4b62      	ldr	r3, [pc, #392]	; (8016444 <_dtoa_r+0x5b4>)
 80162bc:	f7ef fda2 	bl	8005e04 <__adddf3>
 80162c0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80162c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80162c8:	9611      	str	r6, [sp, #68]	; 0x44
 80162ca:	2c00      	cmp	r4, #0
 80162cc:	d15d      	bne.n	801638a <_dtoa_r+0x4fa>
 80162ce:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80162d2:	2200      	movs	r2, #0
 80162d4:	4b5c      	ldr	r3, [pc, #368]	; (8016448 <_dtoa_r+0x5b8>)
 80162d6:	f7ef fd93 	bl	8005e00 <__aeabi_dsub>
 80162da:	4602      	mov	r2, r0
 80162dc:	460b      	mov	r3, r1
 80162de:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80162e2:	4633      	mov	r3, r6
 80162e4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80162e6:	f7f0 f9d3 	bl	8006690 <__aeabi_dcmpgt>
 80162ea:	2800      	cmp	r0, #0
 80162ec:	f040 829e 	bne.w	801682c <_dtoa_r+0x99c>
 80162f0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80162f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80162f6:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80162fa:	f7f0 f9ab 	bl	8006654 <__aeabi_dcmplt>
 80162fe:	2800      	cmp	r0, #0
 8016300:	f040 8292 	bne.w	8016828 <_dtoa_r+0x998>
 8016304:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8016308:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801630c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 801630e:	2b00      	cmp	r3, #0
 8016310:	f2c0 8153 	blt.w	80165ba <_dtoa_r+0x72a>
 8016314:	f1b9 0f0e 	cmp.w	r9, #14
 8016318:	f300 814f 	bgt.w	80165ba <_dtoa_r+0x72a>
 801631c:	4b45      	ldr	r3, [pc, #276]	; (8016434 <_dtoa_r+0x5a4>)
 801631e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8016322:	e9d3 3400 	ldrd	r3, r4, [r3]
 8016326:	e9cd 3406 	strd	r3, r4, [sp, #24]
 801632a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 801632c:	2b00      	cmp	r3, #0
 801632e:	f280 80db 	bge.w	80164e8 <_dtoa_r+0x658>
 8016332:	9b02      	ldr	r3, [sp, #8]
 8016334:	2b00      	cmp	r3, #0
 8016336:	f300 80d7 	bgt.w	80164e8 <_dtoa_r+0x658>
 801633a:	f040 8274 	bne.w	8016826 <_dtoa_r+0x996>
 801633e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8016342:	2200      	movs	r2, #0
 8016344:	4b40      	ldr	r3, [pc, #256]	; (8016448 <_dtoa_r+0x5b8>)
 8016346:	f7ef ff13 	bl	8006170 <__aeabi_dmul>
 801634a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801634e:	f7f0 f995 	bl	800667c <__aeabi_dcmpge>
 8016352:	9c02      	ldr	r4, [sp, #8]
 8016354:	4626      	mov	r6, r4
 8016356:	2800      	cmp	r0, #0
 8016358:	f040 824a 	bne.w	80167f0 <_dtoa_r+0x960>
 801635c:	2331      	movs	r3, #49	; 0x31
 801635e:	9f08      	ldr	r7, [sp, #32]
 8016360:	f109 0901 	add.w	r9, r9, #1
 8016364:	f807 3b01 	strb.w	r3, [r7], #1
 8016368:	e246      	b.n	80167f8 <_dtoa_r+0x968>
 801636a:	07e2      	lsls	r2, r4, #31
 801636c:	d505      	bpl.n	801637a <_dtoa_r+0x4ea>
 801636e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8016372:	f7ef fefd 	bl	8006170 <__aeabi_dmul>
 8016376:	2301      	movs	r3, #1
 8016378:	3701      	adds	r7, #1
 801637a:	1064      	asrs	r4, r4, #1
 801637c:	3608      	adds	r6, #8
 801637e:	e76d      	b.n	801625c <_dtoa_r+0x3cc>
 8016380:	2702      	movs	r7, #2
 8016382:	e770      	b.n	8016266 <_dtoa_r+0x3d6>
 8016384:	46c8      	mov	r8, r9
 8016386:	9c02      	ldr	r4, [sp, #8]
 8016388:	e78f      	b.n	80162aa <_dtoa_r+0x41a>
 801638a:	9908      	ldr	r1, [sp, #32]
 801638c:	4b29      	ldr	r3, [pc, #164]	; (8016434 <_dtoa_r+0x5a4>)
 801638e:	4421      	add	r1, r4
 8016390:	9112      	str	r1, [sp, #72]	; 0x48
 8016392:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8016394:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8016398:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 801639c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80163a0:	2900      	cmp	r1, #0
 80163a2:	d055      	beq.n	8016450 <_dtoa_r+0x5c0>
 80163a4:	2000      	movs	r0, #0
 80163a6:	4929      	ldr	r1, [pc, #164]	; (801644c <_dtoa_r+0x5bc>)
 80163a8:	f7f0 f80c 	bl	80063c4 <__aeabi_ddiv>
 80163ac:	463b      	mov	r3, r7
 80163ae:	4632      	mov	r2, r6
 80163b0:	f7ef fd26 	bl	8005e00 <__aeabi_dsub>
 80163b4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80163b8:	9f08      	ldr	r7, [sp, #32]
 80163ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80163be:	f7f0 f987 	bl	80066d0 <__aeabi_d2iz>
 80163c2:	4604      	mov	r4, r0
 80163c4:	f7ef fe6a 	bl	800609c <__aeabi_i2d>
 80163c8:	4602      	mov	r2, r0
 80163ca:	460b      	mov	r3, r1
 80163cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80163d0:	f7ef fd16 	bl	8005e00 <__aeabi_dsub>
 80163d4:	4602      	mov	r2, r0
 80163d6:	460b      	mov	r3, r1
 80163d8:	3430      	adds	r4, #48	; 0x30
 80163da:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80163de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80163e2:	f807 4b01 	strb.w	r4, [r7], #1
 80163e6:	f7f0 f935 	bl	8006654 <__aeabi_dcmplt>
 80163ea:	2800      	cmp	r0, #0
 80163ec:	d174      	bne.n	80164d8 <_dtoa_r+0x648>
 80163ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80163f2:	2000      	movs	r0, #0
 80163f4:	4911      	ldr	r1, [pc, #68]	; (801643c <_dtoa_r+0x5ac>)
 80163f6:	f7ef fd03 	bl	8005e00 <__aeabi_dsub>
 80163fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80163fe:	f7f0 f929 	bl	8006654 <__aeabi_dcmplt>
 8016402:	2800      	cmp	r0, #0
 8016404:	f040 80b6 	bne.w	8016574 <_dtoa_r+0x6e4>
 8016408:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801640a:	429f      	cmp	r7, r3
 801640c:	f43f af7a 	beq.w	8016304 <_dtoa_r+0x474>
 8016410:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8016414:	2200      	movs	r2, #0
 8016416:	4b0a      	ldr	r3, [pc, #40]	; (8016440 <_dtoa_r+0x5b0>)
 8016418:	f7ef feaa 	bl	8006170 <__aeabi_dmul>
 801641c:	2200      	movs	r2, #0
 801641e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8016422:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016426:	4b06      	ldr	r3, [pc, #24]	; (8016440 <_dtoa_r+0x5b0>)
 8016428:	f7ef fea2 	bl	8006170 <__aeabi_dmul>
 801642c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8016430:	e7c3      	b.n	80163ba <_dtoa_r+0x52a>
 8016432:	bf00      	nop
 8016434:	0801c5c0 	.word	0x0801c5c0
 8016438:	0801c598 	.word	0x0801c598
 801643c:	3ff00000 	.word	0x3ff00000
 8016440:	40240000 	.word	0x40240000
 8016444:	401c0000 	.word	0x401c0000
 8016448:	40140000 	.word	0x40140000
 801644c:	3fe00000 	.word	0x3fe00000
 8016450:	4630      	mov	r0, r6
 8016452:	4639      	mov	r1, r7
 8016454:	f7ef fe8c 	bl	8006170 <__aeabi_dmul>
 8016458:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801645a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 801645e:	9c08      	ldr	r4, [sp, #32]
 8016460:	9314      	str	r3, [sp, #80]	; 0x50
 8016462:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016466:	f7f0 f933 	bl	80066d0 <__aeabi_d2iz>
 801646a:	9015      	str	r0, [sp, #84]	; 0x54
 801646c:	f7ef fe16 	bl	800609c <__aeabi_i2d>
 8016470:	4602      	mov	r2, r0
 8016472:	460b      	mov	r3, r1
 8016474:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016478:	f7ef fcc2 	bl	8005e00 <__aeabi_dsub>
 801647c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801647e:	4606      	mov	r6, r0
 8016480:	3330      	adds	r3, #48	; 0x30
 8016482:	f804 3b01 	strb.w	r3, [r4], #1
 8016486:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8016488:	460f      	mov	r7, r1
 801648a:	429c      	cmp	r4, r3
 801648c:	f04f 0200 	mov.w	r2, #0
 8016490:	d124      	bne.n	80164dc <_dtoa_r+0x64c>
 8016492:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8016496:	4bb3      	ldr	r3, [pc, #716]	; (8016764 <_dtoa_r+0x8d4>)
 8016498:	f7ef fcb4 	bl	8005e04 <__adddf3>
 801649c:	4602      	mov	r2, r0
 801649e:	460b      	mov	r3, r1
 80164a0:	4630      	mov	r0, r6
 80164a2:	4639      	mov	r1, r7
 80164a4:	f7f0 f8f4 	bl	8006690 <__aeabi_dcmpgt>
 80164a8:	2800      	cmp	r0, #0
 80164aa:	d162      	bne.n	8016572 <_dtoa_r+0x6e2>
 80164ac:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80164b0:	2000      	movs	r0, #0
 80164b2:	49ac      	ldr	r1, [pc, #688]	; (8016764 <_dtoa_r+0x8d4>)
 80164b4:	f7ef fca4 	bl	8005e00 <__aeabi_dsub>
 80164b8:	4602      	mov	r2, r0
 80164ba:	460b      	mov	r3, r1
 80164bc:	4630      	mov	r0, r6
 80164be:	4639      	mov	r1, r7
 80164c0:	f7f0 f8c8 	bl	8006654 <__aeabi_dcmplt>
 80164c4:	2800      	cmp	r0, #0
 80164c6:	f43f af1d 	beq.w	8016304 <_dtoa_r+0x474>
 80164ca:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80164cc:	1e7b      	subs	r3, r7, #1
 80164ce:	9314      	str	r3, [sp, #80]	; 0x50
 80164d0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80164d4:	2b30      	cmp	r3, #48	; 0x30
 80164d6:	d0f8      	beq.n	80164ca <_dtoa_r+0x63a>
 80164d8:	46c1      	mov	r9, r8
 80164da:	e03a      	b.n	8016552 <_dtoa_r+0x6c2>
 80164dc:	4ba2      	ldr	r3, [pc, #648]	; (8016768 <_dtoa_r+0x8d8>)
 80164de:	f7ef fe47 	bl	8006170 <__aeabi_dmul>
 80164e2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80164e6:	e7bc      	b.n	8016462 <_dtoa_r+0x5d2>
 80164e8:	9f08      	ldr	r7, [sp, #32]
 80164ea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80164ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80164f2:	f7ef ff67 	bl	80063c4 <__aeabi_ddiv>
 80164f6:	f7f0 f8eb 	bl	80066d0 <__aeabi_d2iz>
 80164fa:	4604      	mov	r4, r0
 80164fc:	f7ef fdce 	bl	800609c <__aeabi_i2d>
 8016500:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016504:	f7ef fe34 	bl	8006170 <__aeabi_dmul>
 8016508:	f104 0630 	add.w	r6, r4, #48	; 0x30
 801650c:	460b      	mov	r3, r1
 801650e:	4602      	mov	r2, r0
 8016510:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016514:	f7ef fc74 	bl	8005e00 <__aeabi_dsub>
 8016518:	f807 6b01 	strb.w	r6, [r7], #1
 801651c:	9e08      	ldr	r6, [sp, #32]
 801651e:	9b02      	ldr	r3, [sp, #8]
 8016520:	1bbe      	subs	r6, r7, r6
 8016522:	42b3      	cmp	r3, r6
 8016524:	d13a      	bne.n	801659c <_dtoa_r+0x70c>
 8016526:	4602      	mov	r2, r0
 8016528:	460b      	mov	r3, r1
 801652a:	f7ef fc6b 	bl	8005e04 <__adddf3>
 801652e:	4602      	mov	r2, r0
 8016530:	460b      	mov	r3, r1
 8016532:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8016536:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801653a:	f7f0 f8a9 	bl	8006690 <__aeabi_dcmpgt>
 801653e:	bb58      	cbnz	r0, 8016598 <_dtoa_r+0x708>
 8016540:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016544:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8016548:	f7f0 f87a 	bl	8006640 <__aeabi_dcmpeq>
 801654c:	b108      	cbz	r0, 8016552 <_dtoa_r+0x6c2>
 801654e:	07e1      	lsls	r1, r4, #31
 8016550:	d422      	bmi.n	8016598 <_dtoa_r+0x708>
 8016552:	4628      	mov	r0, r5
 8016554:	4651      	mov	r1, sl
 8016556:	f000 fcff 	bl	8016f58 <_Bfree>
 801655a:	2300      	movs	r3, #0
 801655c:	703b      	strb	r3, [r7, #0]
 801655e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8016560:	f109 0001 	add.w	r0, r9, #1
 8016564:	6018      	str	r0, [r3, #0]
 8016566:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8016568:	2b00      	cmp	r3, #0
 801656a:	f43f acdf 	beq.w	8015f2c <_dtoa_r+0x9c>
 801656e:	601f      	str	r7, [r3, #0]
 8016570:	e4dc      	b.n	8015f2c <_dtoa_r+0x9c>
 8016572:	4627      	mov	r7, r4
 8016574:	463b      	mov	r3, r7
 8016576:	461f      	mov	r7, r3
 8016578:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801657c:	2a39      	cmp	r2, #57	; 0x39
 801657e:	d107      	bne.n	8016590 <_dtoa_r+0x700>
 8016580:	9a08      	ldr	r2, [sp, #32]
 8016582:	429a      	cmp	r2, r3
 8016584:	d1f7      	bne.n	8016576 <_dtoa_r+0x6e6>
 8016586:	2230      	movs	r2, #48	; 0x30
 8016588:	9908      	ldr	r1, [sp, #32]
 801658a:	f108 0801 	add.w	r8, r8, #1
 801658e:	700a      	strb	r2, [r1, #0]
 8016590:	781a      	ldrb	r2, [r3, #0]
 8016592:	3201      	adds	r2, #1
 8016594:	701a      	strb	r2, [r3, #0]
 8016596:	e79f      	b.n	80164d8 <_dtoa_r+0x648>
 8016598:	46c8      	mov	r8, r9
 801659a:	e7eb      	b.n	8016574 <_dtoa_r+0x6e4>
 801659c:	2200      	movs	r2, #0
 801659e:	4b72      	ldr	r3, [pc, #456]	; (8016768 <_dtoa_r+0x8d8>)
 80165a0:	f7ef fde6 	bl	8006170 <__aeabi_dmul>
 80165a4:	4602      	mov	r2, r0
 80165a6:	460b      	mov	r3, r1
 80165a8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80165ac:	2200      	movs	r2, #0
 80165ae:	2300      	movs	r3, #0
 80165b0:	f7f0 f846 	bl	8006640 <__aeabi_dcmpeq>
 80165b4:	2800      	cmp	r0, #0
 80165b6:	d098      	beq.n	80164ea <_dtoa_r+0x65a>
 80165b8:	e7cb      	b.n	8016552 <_dtoa_r+0x6c2>
 80165ba:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80165bc:	2a00      	cmp	r2, #0
 80165be:	f000 80cd 	beq.w	801675c <_dtoa_r+0x8cc>
 80165c2:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80165c4:	2a01      	cmp	r2, #1
 80165c6:	f300 80af 	bgt.w	8016728 <_dtoa_r+0x898>
 80165ca:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80165cc:	2a00      	cmp	r2, #0
 80165ce:	f000 80a7 	beq.w	8016720 <_dtoa_r+0x890>
 80165d2:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80165d6:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80165d8:	9f06      	ldr	r7, [sp, #24]
 80165da:	9a06      	ldr	r2, [sp, #24]
 80165dc:	2101      	movs	r1, #1
 80165de:	441a      	add	r2, r3
 80165e0:	9206      	str	r2, [sp, #24]
 80165e2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80165e4:	4628      	mov	r0, r5
 80165e6:	441a      	add	r2, r3
 80165e8:	9209      	str	r2, [sp, #36]	; 0x24
 80165ea:	f000 fd6f 	bl	80170cc <__i2b>
 80165ee:	4606      	mov	r6, r0
 80165f0:	2f00      	cmp	r7, #0
 80165f2:	dd0c      	ble.n	801660e <_dtoa_r+0x77e>
 80165f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80165f6:	2b00      	cmp	r3, #0
 80165f8:	dd09      	ble.n	801660e <_dtoa_r+0x77e>
 80165fa:	42bb      	cmp	r3, r7
 80165fc:	bfa8      	it	ge
 80165fe:	463b      	movge	r3, r7
 8016600:	9a06      	ldr	r2, [sp, #24]
 8016602:	1aff      	subs	r7, r7, r3
 8016604:	1ad2      	subs	r2, r2, r3
 8016606:	9206      	str	r2, [sp, #24]
 8016608:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801660a:	1ad3      	subs	r3, r2, r3
 801660c:	9309      	str	r3, [sp, #36]	; 0x24
 801660e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016610:	b1f3      	cbz	r3, 8016650 <_dtoa_r+0x7c0>
 8016612:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016614:	2b00      	cmp	r3, #0
 8016616:	f000 80a9 	beq.w	801676c <_dtoa_r+0x8dc>
 801661a:	2c00      	cmp	r4, #0
 801661c:	dd10      	ble.n	8016640 <_dtoa_r+0x7b0>
 801661e:	4631      	mov	r1, r6
 8016620:	4622      	mov	r2, r4
 8016622:	4628      	mov	r0, r5
 8016624:	f000 fe0c 	bl	8017240 <__pow5mult>
 8016628:	4652      	mov	r2, sl
 801662a:	4601      	mov	r1, r0
 801662c:	4606      	mov	r6, r0
 801662e:	4628      	mov	r0, r5
 8016630:	f000 fd62 	bl	80170f8 <__multiply>
 8016634:	4680      	mov	r8, r0
 8016636:	4651      	mov	r1, sl
 8016638:	4628      	mov	r0, r5
 801663a:	f000 fc8d 	bl	8016f58 <_Bfree>
 801663e:	46c2      	mov	sl, r8
 8016640:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016642:	1b1a      	subs	r2, r3, r4
 8016644:	d004      	beq.n	8016650 <_dtoa_r+0x7c0>
 8016646:	4651      	mov	r1, sl
 8016648:	4628      	mov	r0, r5
 801664a:	f000 fdf9 	bl	8017240 <__pow5mult>
 801664e:	4682      	mov	sl, r0
 8016650:	2101      	movs	r1, #1
 8016652:	4628      	mov	r0, r5
 8016654:	f000 fd3a 	bl	80170cc <__i2b>
 8016658:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801665a:	4604      	mov	r4, r0
 801665c:	2b00      	cmp	r3, #0
 801665e:	f340 8087 	ble.w	8016770 <_dtoa_r+0x8e0>
 8016662:	461a      	mov	r2, r3
 8016664:	4601      	mov	r1, r0
 8016666:	4628      	mov	r0, r5
 8016668:	f000 fdea 	bl	8017240 <__pow5mult>
 801666c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801666e:	4604      	mov	r4, r0
 8016670:	2b01      	cmp	r3, #1
 8016672:	f340 8080 	ble.w	8016776 <_dtoa_r+0x8e6>
 8016676:	f04f 0800 	mov.w	r8, #0
 801667a:	6923      	ldr	r3, [r4, #16]
 801667c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8016680:	6918      	ldr	r0, [r3, #16]
 8016682:	f000 fcd5 	bl	8017030 <__hi0bits>
 8016686:	f1c0 0020 	rsb	r0, r0, #32
 801668a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801668c:	4418      	add	r0, r3
 801668e:	f010 001f 	ands.w	r0, r0, #31
 8016692:	f000 8092 	beq.w	80167ba <_dtoa_r+0x92a>
 8016696:	f1c0 0320 	rsb	r3, r0, #32
 801669a:	2b04      	cmp	r3, #4
 801669c:	f340 808a 	ble.w	80167b4 <_dtoa_r+0x924>
 80166a0:	f1c0 001c 	rsb	r0, r0, #28
 80166a4:	9b06      	ldr	r3, [sp, #24]
 80166a6:	4407      	add	r7, r0
 80166a8:	4403      	add	r3, r0
 80166aa:	9306      	str	r3, [sp, #24]
 80166ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80166ae:	4403      	add	r3, r0
 80166b0:	9309      	str	r3, [sp, #36]	; 0x24
 80166b2:	9b06      	ldr	r3, [sp, #24]
 80166b4:	2b00      	cmp	r3, #0
 80166b6:	dd05      	ble.n	80166c4 <_dtoa_r+0x834>
 80166b8:	4651      	mov	r1, sl
 80166ba:	461a      	mov	r2, r3
 80166bc:	4628      	mov	r0, r5
 80166be:	f000 fe19 	bl	80172f4 <__lshift>
 80166c2:	4682      	mov	sl, r0
 80166c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80166c6:	2b00      	cmp	r3, #0
 80166c8:	dd05      	ble.n	80166d6 <_dtoa_r+0x846>
 80166ca:	4621      	mov	r1, r4
 80166cc:	461a      	mov	r2, r3
 80166ce:	4628      	mov	r0, r5
 80166d0:	f000 fe10 	bl	80172f4 <__lshift>
 80166d4:	4604      	mov	r4, r0
 80166d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80166d8:	2b00      	cmp	r3, #0
 80166da:	d070      	beq.n	80167be <_dtoa_r+0x92e>
 80166dc:	4621      	mov	r1, r4
 80166de:	4650      	mov	r0, sl
 80166e0:	f000 fe74 	bl	80173cc <__mcmp>
 80166e4:	2800      	cmp	r0, #0
 80166e6:	da6a      	bge.n	80167be <_dtoa_r+0x92e>
 80166e8:	2300      	movs	r3, #0
 80166ea:	4651      	mov	r1, sl
 80166ec:	220a      	movs	r2, #10
 80166ee:	4628      	mov	r0, r5
 80166f0:	f000 fc54 	bl	8016f9c <__multadd>
 80166f4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80166f6:	4682      	mov	sl, r0
 80166f8:	f109 39ff 	add.w	r9, r9, #4294967295
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	f000 8193 	beq.w	8016a28 <_dtoa_r+0xb98>
 8016702:	4631      	mov	r1, r6
 8016704:	2300      	movs	r3, #0
 8016706:	220a      	movs	r2, #10
 8016708:	4628      	mov	r0, r5
 801670a:	f000 fc47 	bl	8016f9c <__multadd>
 801670e:	f1bb 0f00 	cmp.w	fp, #0
 8016712:	4606      	mov	r6, r0
 8016714:	f300 8093 	bgt.w	801683e <_dtoa_r+0x9ae>
 8016718:	9b22      	ldr	r3, [sp, #136]	; 0x88
 801671a:	2b02      	cmp	r3, #2
 801671c:	dc57      	bgt.n	80167ce <_dtoa_r+0x93e>
 801671e:	e08e      	b.n	801683e <_dtoa_r+0x9ae>
 8016720:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8016722:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8016726:	e756      	b.n	80165d6 <_dtoa_r+0x746>
 8016728:	9b02      	ldr	r3, [sp, #8]
 801672a:	1e5c      	subs	r4, r3, #1
 801672c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801672e:	42a3      	cmp	r3, r4
 8016730:	bfb7      	itett	lt
 8016732:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8016734:	1b1c      	subge	r4, r3, r4
 8016736:	1ae2      	sublt	r2, r4, r3
 8016738:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 801673a:	bfbe      	ittt	lt
 801673c:	940a      	strlt	r4, [sp, #40]	; 0x28
 801673e:	189b      	addlt	r3, r3, r2
 8016740:	930e      	strlt	r3, [sp, #56]	; 0x38
 8016742:	9b02      	ldr	r3, [sp, #8]
 8016744:	bfb8      	it	lt
 8016746:	2400      	movlt	r4, #0
 8016748:	2b00      	cmp	r3, #0
 801674a:	bfbb      	ittet	lt
 801674c:	9b06      	ldrlt	r3, [sp, #24]
 801674e:	9a02      	ldrlt	r2, [sp, #8]
 8016750:	9f06      	ldrge	r7, [sp, #24]
 8016752:	1a9f      	sublt	r7, r3, r2
 8016754:	bfac      	ite	ge
 8016756:	9b02      	ldrge	r3, [sp, #8]
 8016758:	2300      	movlt	r3, #0
 801675a:	e73e      	b.n	80165da <_dtoa_r+0x74a>
 801675c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 801675e:	9f06      	ldr	r7, [sp, #24]
 8016760:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8016762:	e745      	b.n	80165f0 <_dtoa_r+0x760>
 8016764:	3fe00000 	.word	0x3fe00000
 8016768:	40240000 	.word	0x40240000
 801676c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801676e:	e76a      	b.n	8016646 <_dtoa_r+0x7b6>
 8016770:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8016772:	2b01      	cmp	r3, #1
 8016774:	dc19      	bgt.n	80167aa <_dtoa_r+0x91a>
 8016776:	9b04      	ldr	r3, [sp, #16]
 8016778:	b9bb      	cbnz	r3, 80167aa <_dtoa_r+0x91a>
 801677a:	9b05      	ldr	r3, [sp, #20]
 801677c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016780:	b99b      	cbnz	r3, 80167aa <_dtoa_r+0x91a>
 8016782:	9b05      	ldr	r3, [sp, #20]
 8016784:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8016788:	0d1b      	lsrs	r3, r3, #20
 801678a:	051b      	lsls	r3, r3, #20
 801678c:	b183      	cbz	r3, 80167b0 <_dtoa_r+0x920>
 801678e:	f04f 0801 	mov.w	r8, #1
 8016792:	9b06      	ldr	r3, [sp, #24]
 8016794:	3301      	adds	r3, #1
 8016796:	9306      	str	r3, [sp, #24]
 8016798:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801679a:	3301      	adds	r3, #1
 801679c:	9309      	str	r3, [sp, #36]	; 0x24
 801679e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80167a0:	2b00      	cmp	r3, #0
 80167a2:	f47f af6a 	bne.w	801667a <_dtoa_r+0x7ea>
 80167a6:	2001      	movs	r0, #1
 80167a8:	e76f      	b.n	801668a <_dtoa_r+0x7fa>
 80167aa:	f04f 0800 	mov.w	r8, #0
 80167ae:	e7f6      	b.n	801679e <_dtoa_r+0x90e>
 80167b0:	4698      	mov	r8, r3
 80167b2:	e7f4      	b.n	801679e <_dtoa_r+0x90e>
 80167b4:	f43f af7d 	beq.w	80166b2 <_dtoa_r+0x822>
 80167b8:	4618      	mov	r0, r3
 80167ba:	301c      	adds	r0, #28
 80167bc:	e772      	b.n	80166a4 <_dtoa_r+0x814>
 80167be:	9b02      	ldr	r3, [sp, #8]
 80167c0:	2b00      	cmp	r3, #0
 80167c2:	dc36      	bgt.n	8016832 <_dtoa_r+0x9a2>
 80167c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80167c6:	2b02      	cmp	r3, #2
 80167c8:	dd33      	ble.n	8016832 <_dtoa_r+0x9a2>
 80167ca:	f8dd b008 	ldr.w	fp, [sp, #8]
 80167ce:	f1bb 0f00 	cmp.w	fp, #0
 80167d2:	d10d      	bne.n	80167f0 <_dtoa_r+0x960>
 80167d4:	4621      	mov	r1, r4
 80167d6:	465b      	mov	r3, fp
 80167d8:	2205      	movs	r2, #5
 80167da:	4628      	mov	r0, r5
 80167dc:	f000 fbde 	bl	8016f9c <__multadd>
 80167e0:	4601      	mov	r1, r0
 80167e2:	4604      	mov	r4, r0
 80167e4:	4650      	mov	r0, sl
 80167e6:	f000 fdf1 	bl	80173cc <__mcmp>
 80167ea:	2800      	cmp	r0, #0
 80167ec:	f73f adb6 	bgt.w	801635c <_dtoa_r+0x4cc>
 80167f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80167f2:	9f08      	ldr	r7, [sp, #32]
 80167f4:	ea6f 0903 	mvn.w	r9, r3
 80167f8:	f04f 0800 	mov.w	r8, #0
 80167fc:	4621      	mov	r1, r4
 80167fe:	4628      	mov	r0, r5
 8016800:	f000 fbaa 	bl	8016f58 <_Bfree>
 8016804:	2e00      	cmp	r6, #0
 8016806:	f43f aea4 	beq.w	8016552 <_dtoa_r+0x6c2>
 801680a:	f1b8 0f00 	cmp.w	r8, #0
 801680e:	d005      	beq.n	801681c <_dtoa_r+0x98c>
 8016810:	45b0      	cmp	r8, r6
 8016812:	d003      	beq.n	801681c <_dtoa_r+0x98c>
 8016814:	4641      	mov	r1, r8
 8016816:	4628      	mov	r0, r5
 8016818:	f000 fb9e 	bl	8016f58 <_Bfree>
 801681c:	4631      	mov	r1, r6
 801681e:	4628      	mov	r0, r5
 8016820:	f000 fb9a 	bl	8016f58 <_Bfree>
 8016824:	e695      	b.n	8016552 <_dtoa_r+0x6c2>
 8016826:	2400      	movs	r4, #0
 8016828:	4626      	mov	r6, r4
 801682a:	e7e1      	b.n	80167f0 <_dtoa_r+0x960>
 801682c:	46c1      	mov	r9, r8
 801682e:	4626      	mov	r6, r4
 8016830:	e594      	b.n	801635c <_dtoa_r+0x4cc>
 8016832:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8016834:	f8dd b008 	ldr.w	fp, [sp, #8]
 8016838:	2b00      	cmp	r3, #0
 801683a:	f000 80fc 	beq.w	8016a36 <_dtoa_r+0xba6>
 801683e:	2f00      	cmp	r7, #0
 8016840:	dd05      	ble.n	801684e <_dtoa_r+0x9be>
 8016842:	4631      	mov	r1, r6
 8016844:	463a      	mov	r2, r7
 8016846:	4628      	mov	r0, r5
 8016848:	f000 fd54 	bl	80172f4 <__lshift>
 801684c:	4606      	mov	r6, r0
 801684e:	f1b8 0f00 	cmp.w	r8, #0
 8016852:	d05c      	beq.n	801690e <_dtoa_r+0xa7e>
 8016854:	4628      	mov	r0, r5
 8016856:	6871      	ldr	r1, [r6, #4]
 8016858:	f000 fb3e 	bl	8016ed8 <_Balloc>
 801685c:	4607      	mov	r7, r0
 801685e:	b928      	cbnz	r0, 801686c <_dtoa_r+0x9dc>
 8016860:	4602      	mov	r2, r0
 8016862:	f240 21ea 	movw	r1, #746	; 0x2ea
 8016866:	4b7e      	ldr	r3, [pc, #504]	; (8016a60 <_dtoa_r+0xbd0>)
 8016868:	f7ff bb26 	b.w	8015eb8 <_dtoa_r+0x28>
 801686c:	6932      	ldr	r2, [r6, #16]
 801686e:	f106 010c 	add.w	r1, r6, #12
 8016872:	3202      	adds	r2, #2
 8016874:	0092      	lsls	r2, r2, #2
 8016876:	300c      	adds	r0, #12
 8016878:	f7fe fc37 	bl	80150ea <memcpy>
 801687c:	2201      	movs	r2, #1
 801687e:	4639      	mov	r1, r7
 8016880:	4628      	mov	r0, r5
 8016882:	f000 fd37 	bl	80172f4 <__lshift>
 8016886:	46b0      	mov	r8, r6
 8016888:	4606      	mov	r6, r0
 801688a:	9b08      	ldr	r3, [sp, #32]
 801688c:	3301      	adds	r3, #1
 801688e:	9302      	str	r3, [sp, #8]
 8016890:	9b08      	ldr	r3, [sp, #32]
 8016892:	445b      	add	r3, fp
 8016894:	930a      	str	r3, [sp, #40]	; 0x28
 8016896:	9b04      	ldr	r3, [sp, #16]
 8016898:	f003 0301 	and.w	r3, r3, #1
 801689c:	9309      	str	r3, [sp, #36]	; 0x24
 801689e:	9b02      	ldr	r3, [sp, #8]
 80168a0:	4621      	mov	r1, r4
 80168a2:	4650      	mov	r0, sl
 80168a4:	f103 3bff 	add.w	fp, r3, #4294967295
 80168a8:	f7ff fa64 	bl	8015d74 <quorem>
 80168ac:	4603      	mov	r3, r0
 80168ae:	4641      	mov	r1, r8
 80168b0:	3330      	adds	r3, #48	; 0x30
 80168b2:	9004      	str	r0, [sp, #16]
 80168b4:	4650      	mov	r0, sl
 80168b6:	930b      	str	r3, [sp, #44]	; 0x2c
 80168b8:	f000 fd88 	bl	80173cc <__mcmp>
 80168bc:	4632      	mov	r2, r6
 80168be:	9006      	str	r0, [sp, #24]
 80168c0:	4621      	mov	r1, r4
 80168c2:	4628      	mov	r0, r5
 80168c4:	f000 fd9e 	bl	8017404 <__mdiff>
 80168c8:	68c2      	ldr	r2, [r0, #12]
 80168ca:	4607      	mov	r7, r0
 80168cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80168ce:	bb02      	cbnz	r2, 8016912 <_dtoa_r+0xa82>
 80168d0:	4601      	mov	r1, r0
 80168d2:	4650      	mov	r0, sl
 80168d4:	f000 fd7a 	bl	80173cc <__mcmp>
 80168d8:	4602      	mov	r2, r0
 80168da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80168dc:	4639      	mov	r1, r7
 80168de:	4628      	mov	r0, r5
 80168e0:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80168e4:	f000 fb38 	bl	8016f58 <_Bfree>
 80168e8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80168ea:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80168ec:	9f02      	ldr	r7, [sp, #8]
 80168ee:	ea43 0102 	orr.w	r1, r3, r2
 80168f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80168f4:	430b      	orrs	r3, r1
 80168f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80168f8:	d10d      	bne.n	8016916 <_dtoa_r+0xa86>
 80168fa:	2b39      	cmp	r3, #57	; 0x39
 80168fc:	d027      	beq.n	801694e <_dtoa_r+0xabe>
 80168fe:	9a06      	ldr	r2, [sp, #24]
 8016900:	2a00      	cmp	r2, #0
 8016902:	dd01      	ble.n	8016908 <_dtoa_r+0xa78>
 8016904:	9b04      	ldr	r3, [sp, #16]
 8016906:	3331      	adds	r3, #49	; 0x31
 8016908:	f88b 3000 	strb.w	r3, [fp]
 801690c:	e776      	b.n	80167fc <_dtoa_r+0x96c>
 801690e:	4630      	mov	r0, r6
 8016910:	e7b9      	b.n	8016886 <_dtoa_r+0x9f6>
 8016912:	2201      	movs	r2, #1
 8016914:	e7e2      	b.n	80168dc <_dtoa_r+0xa4c>
 8016916:	9906      	ldr	r1, [sp, #24]
 8016918:	2900      	cmp	r1, #0
 801691a:	db04      	blt.n	8016926 <_dtoa_r+0xa96>
 801691c:	9822      	ldr	r0, [sp, #136]	; 0x88
 801691e:	4301      	orrs	r1, r0
 8016920:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016922:	4301      	orrs	r1, r0
 8016924:	d120      	bne.n	8016968 <_dtoa_r+0xad8>
 8016926:	2a00      	cmp	r2, #0
 8016928:	ddee      	ble.n	8016908 <_dtoa_r+0xa78>
 801692a:	4651      	mov	r1, sl
 801692c:	2201      	movs	r2, #1
 801692e:	4628      	mov	r0, r5
 8016930:	9302      	str	r3, [sp, #8]
 8016932:	f000 fcdf 	bl	80172f4 <__lshift>
 8016936:	4621      	mov	r1, r4
 8016938:	4682      	mov	sl, r0
 801693a:	f000 fd47 	bl	80173cc <__mcmp>
 801693e:	2800      	cmp	r0, #0
 8016940:	9b02      	ldr	r3, [sp, #8]
 8016942:	dc02      	bgt.n	801694a <_dtoa_r+0xaba>
 8016944:	d1e0      	bne.n	8016908 <_dtoa_r+0xa78>
 8016946:	07da      	lsls	r2, r3, #31
 8016948:	d5de      	bpl.n	8016908 <_dtoa_r+0xa78>
 801694a:	2b39      	cmp	r3, #57	; 0x39
 801694c:	d1da      	bne.n	8016904 <_dtoa_r+0xa74>
 801694e:	2339      	movs	r3, #57	; 0x39
 8016950:	f88b 3000 	strb.w	r3, [fp]
 8016954:	463b      	mov	r3, r7
 8016956:	461f      	mov	r7, r3
 8016958:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 801695c:	3b01      	subs	r3, #1
 801695e:	2a39      	cmp	r2, #57	; 0x39
 8016960:	d050      	beq.n	8016a04 <_dtoa_r+0xb74>
 8016962:	3201      	adds	r2, #1
 8016964:	701a      	strb	r2, [r3, #0]
 8016966:	e749      	b.n	80167fc <_dtoa_r+0x96c>
 8016968:	2a00      	cmp	r2, #0
 801696a:	dd03      	ble.n	8016974 <_dtoa_r+0xae4>
 801696c:	2b39      	cmp	r3, #57	; 0x39
 801696e:	d0ee      	beq.n	801694e <_dtoa_r+0xabe>
 8016970:	3301      	adds	r3, #1
 8016972:	e7c9      	b.n	8016908 <_dtoa_r+0xa78>
 8016974:	9a02      	ldr	r2, [sp, #8]
 8016976:	990a      	ldr	r1, [sp, #40]	; 0x28
 8016978:	f802 3c01 	strb.w	r3, [r2, #-1]
 801697c:	428a      	cmp	r2, r1
 801697e:	d02a      	beq.n	80169d6 <_dtoa_r+0xb46>
 8016980:	4651      	mov	r1, sl
 8016982:	2300      	movs	r3, #0
 8016984:	220a      	movs	r2, #10
 8016986:	4628      	mov	r0, r5
 8016988:	f000 fb08 	bl	8016f9c <__multadd>
 801698c:	45b0      	cmp	r8, r6
 801698e:	4682      	mov	sl, r0
 8016990:	f04f 0300 	mov.w	r3, #0
 8016994:	f04f 020a 	mov.w	r2, #10
 8016998:	4641      	mov	r1, r8
 801699a:	4628      	mov	r0, r5
 801699c:	d107      	bne.n	80169ae <_dtoa_r+0xb1e>
 801699e:	f000 fafd 	bl	8016f9c <__multadd>
 80169a2:	4680      	mov	r8, r0
 80169a4:	4606      	mov	r6, r0
 80169a6:	9b02      	ldr	r3, [sp, #8]
 80169a8:	3301      	adds	r3, #1
 80169aa:	9302      	str	r3, [sp, #8]
 80169ac:	e777      	b.n	801689e <_dtoa_r+0xa0e>
 80169ae:	f000 faf5 	bl	8016f9c <__multadd>
 80169b2:	4631      	mov	r1, r6
 80169b4:	4680      	mov	r8, r0
 80169b6:	2300      	movs	r3, #0
 80169b8:	220a      	movs	r2, #10
 80169ba:	4628      	mov	r0, r5
 80169bc:	f000 faee 	bl	8016f9c <__multadd>
 80169c0:	4606      	mov	r6, r0
 80169c2:	e7f0      	b.n	80169a6 <_dtoa_r+0xb16>
 80169c4:	f1bb 0f00 	cmp.w	fp, #0
 80169c8:	bfcc      	ite	gt
 80169ca:	465f      	movgt	r7, fp
 80169cc:	2701      	movle	r7, #1
 80169ce:	f04f 0800 	mov.w	r8, #0
 80169d2:	9a08      	ldr	r2, [sp, #32]
 80169d4:	4417      	add	r7, r2
 80169d6:	4651      	mov	r1, sl
 80169d8:	2201      	movs	r2, #1
 80169da:	4628      	mov	r0, r5
 80169dc:	9302      	str	r3, [sp, #8]
 80169de:	f000 fc89 	bl	80172f4 <__lshift>
 80169e2:	4621      	mov	r1, r4
 80169e4:	4682      	mov	sl, r0
 80169e6:	f000 fcf1 	bl	80173cc <__mcmp>
 80169ea:	2800      	cmp	r0, #0
 80169ec:	dcb2      	bgt.n	8016954 <_dtoa_r+0xac4>
 80169ee:	d102      	bne.n	80169f6 <_dtoa_r+0xb66>
 80169f0:	9b02      	ldr	r3, [sp, #8]
 80169f2:	07db      	lsls	r3, r3, #31
 80169f4:	d4ae      	bmi.n	8016954 <_dtoa_r+0xac4>
 80169f6:	463b      	mov	r3, r7
 80169f8:	461f      	mov	r7, r3
 80169fa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80169fe:	2a30      	cmp	r2, #48	; 0x30
 8016a00:	d0fa      	beq.n	80169f8 <_dtoa_r+0xb68>
 8016a02:	e6fb      	b.n	80167fc <_dtoa_r+0x96c>
 8016a04:	9a08      	ldr	r2, [sp, #32]
 8016a06:	429a      	cmp	r2, r3
 8016a08:	d1a5      	bne.n	8016956 <_dtoa_r+0xac6>
 8016a0a:	2331      	movs	r3, #49	; 0x31
 8016a0c:	f109 0901 	add.w	r9, r9, #1
 8016a10:	7013      	strb	r3, [r2, #0]
 8016a12:	e6f3      	b.n	80167fc <_dtoa_r+0x96c>
 8016a14:	4b13      	ldr	r3, [pc, #76]	; (8016a64 <_dtoa_r+0xbd4>)
 8016a16:	f7ff baa7 	b.w	8015f68 <_dtoa_r+0xd8>
 8016a1a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8016a1c:	2b00      	cmp	r3, #0
 8016a1e:	f47f aa80 	bne.w	8015f22 <_dtoa_r+0x92>
 8016a22:	4b11      	ldr	r3, [pc, #68]	; (8016a68 <_dtoa_r+0xbd8>)
 8016a24:	f7ff baa0 	b.w	8015f68 <_dtoa_r+0xd8>
 8016a28:	f1bb 0f00 	cmp.w	fp, #0
 8016a2c:	dc03      	bgt.n	8016a36 <_dtoa_r+0xba6>
 8016a2e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8016a30:	2b02      	cmp	r3, #2
 8016a32:	f73f aecc 	bgt.w	80167ce <_dtoa_r+0x93e>
 8016a36:	9f08      	ldr	r7, [sp, #32]
 8016a38:	4621      	mov	r1, r4
 8016a3a:	4650      	mov	r0, sl
 8016a3c:	f7ff f99a 	bl	8015d74 <quorem>
 8016a40:	9a08      	ldr	r2, [sp, #32]
 8016a42:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8016a46:	f807 3b01 	strb.w	r3, [r7], #1
 8016a4a:	1aba      	subs	r2, r7, r2
 8016a4c:	4593      	cmp	fp, r2
 8016a4e:	ddb9      	ble.n	80169c4 <_dtoa_r+0xb34>
 8016a50:	4651      	mov	r1, sl
 8016a52:	2300      	movs	r3, #0
 8016a54:	220a      	movs	r2, #10
 8016a56:	4628      	mov	r0, r5
 8016a58:	f000 faa0 	bl	8016f9c <__multadd>
 8016a5c:	4682      	mov	sl, r0
 8016a5e:	e7eb      	b.n	8016a38 <_dtoa_r+0xba8>
 8016a60:	0801c4c7 	.word	0x0801c4c7
 8016a64:	0801c420 	.word	0x0801c420
 8016a68:	0801c444 	.word	0x0801c444

08016a6c <__sflush_r>:
 8016a6c:	898a      	ldrh	r2, [r1, #12]
 8016a6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016a72:	4605      	mov	r5, r0
 8016a74:	0710      	lsls	r0, r2, #28
 8016a76:	460c      	mov	r4, r1
 8016a78:	d458      	bmi.n	8016b2c <__sflush_r+0xc0>
 8016a7a:	684b      	ldr	r3, [r1, #4]
 8016a7c:	2b00      	cmp	r3, #0
 8016a7e:	dc05      	bgt.n	8016a8c <__sflush_r+0x20>
 8016a80:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8016a82:	2b00      	cmp	r3, #0
 8016a84:	dc02      	bgt.n	8016a8c <__sflush_r+0x20>
 8016a86:	2000      	movs	r0, #0
 8016a88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016a8c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016a8e:	2e00      	cmp	r6, #0
 8016a90:	d0f9      	beq.n	8016a86 <__sflush_r+0x1a>
 8016a92:	2300      	movs	r3, #0
 8016a94:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8016a98:	682f      	ldr	r7, [r5, #0]
 8016a9a:	602b      	str	r3, [r5, #0]
 8016a9c:	d032      	beq.n	8016b04 <__sflush_r+0x98>
 8016a9e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8016aa0:	89a3      	ldrh	r3, [r4, #12]
 8016aa2:	075a      	lsls	r2, r3, #29
 8016aa4:	d505      	bpl.n	8016ab2 <__sflush_r+0x46>
 8016aa6:	6863      	ldr	r3, [r4, #4]
 8016aa8:	1ac0      	subs	r0, r0, r3
 8016aaa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8016aac:	b10b      	cbz	r3, 8016ab2 <__sflush_r+0x46>
 8016aae:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8016ab0:	1ac0      	subs	r0, r0, r3
 8016ab2:	2300      	movs	r3, #0
 8016ab4:	4602      	mov	r2, r0
 8016ab6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8016ab8:	4628      	mov	r0, r5
 8016aba:	6a21      	ldr	r1, [r4, #32]
 8016abc:	47b0      	blx	r6
 8016abe:	1c43      	adds	r3, r0, #1
 8016ac0:	89a3      	ldrh	r3, [r4, #12]
 8016ac2:	d106      	bne.n	8016ad2 <__sflush_r+0x66>
 8016ac4:	6829      	ldr	r1, [r5, #0]
 8016ac6:	291d      	cmp	r1, #29
 8016ac8:	d82c      	bhi.n	8016b24 <__sflush_r+0xb8>
 8016aca:	4a2a      	ldr	r2, [pc, #168]	; (8016b74 <__sflush_r+0x108>)
 8016acc:	40ca      	lsrs	r2, r1
 8016ace:	07d6      	lsls	r6, r2, #31
 8016ad0:	d528      	bpl.n	8016b24 <__sflush_r+0xb8>
 8016ad2:	2200      	movs	r2, #0
 8016ad4:	6062      	str	r2, [r4, #4]
 8016ad6:	6922      	ldr	r2, [r4, #16]
 8016ad8:	04d9      	lsls	r1, r3, #19
 8016ada:	6022      	str	r2, [r4, #0]
 8016adc:	d504      	bpl.n	8016ae8 <__sflush_r+0x7c>
 8016ade:	1c42      	adds	r2, r0, #1
 8016ae0:	d101      	bne.n	8016ae6 <__sflush_r+0x7a>
 8016ae2:	682b      	ldr	r3, [r5, #0]
 8016ae4:	b903      	cbnz	r3, 8016ae8 <__sflush_r+0x7c>
 8016ae6:	6560      	str	r0, [r4, #84]	; 0x54
 8016ae8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016aea:	602f      	str	r7, [r5, #0]
 8016aec:	2900      	cmp	r1, #0
 8016aee:	d0ca      	beq.n	8016a86 <__sflush_r+0x1a>
 8016af0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8016af4:	4299      	cmp	r1, r3
 8016af6:	d002      	beq.n	8016afe <__sflush_r+0x92>
 8016af8:	4628      	mov	r0, r5
 8016afa:	f000 fd7d 	bl	80175f8 <_free_r>
 8016afe:	2000      	movs	r0, #0
 8016b00:	6360      	str	r0, [r4, #52]	; 0x34
 8016b02:	e7c1      	b.n	8016a88 <__sflush_r+0x1c>
 8016b04:	6a21      	ldr	r1, [r4, #32]
 8016b06:	2301      	movs	r3, #1
 8016b08:	4628      	mov	r0, r5
 8016b0a:	47b0      	blx	r6
 8016b0c:	1c41      	adds	r1, r0, #1
 8016b0e:	d1c7      	bne.n	8016aa0 <__sflush_r+0x34>
 8016b10:	682b      	ldr	r3, [r5, #0]
 8016b12:	2b00      	cmp	r3, #0
 8016b14:	d0c4      	beq.n	8016aa0 <__sflush_r+0x34>
 8016b16:	2b1d      	cmp	r3, #29
 8016b18:	d001      	beq.n	8016b1e <__sflush_r+0xb2>
 8016b1a:	2b16      	cmp	r3, #22
 8016b1c:	d101      	bne.n	8016b22 <__sflush_r+0xb6>
 8016b1e:	602f      	str	r7, [r5, #0]
 8016b20:	e7b1      	b.n	8016a86 <__sflush_r+0x1a>
 8016b22:	89a3      	ldrh	r3, [r4, #12]
 8016b24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016b28:	81a3      	strh	r3, [r4, #12]
 8016b2a:	e7ad      	b.n	8016a88 <__sflush_r+0x1c>
 8016b2c:	690f      	ldr	r7, [r1, #16]
 8016b2e:	2f00      	cmp	r7, #0
 8016b30:	d0a9      	beq.n	8016a86 <__sflush_r+0x1a>
 8016b32:	0793      	lsls	r3, r2, #30
 8016b34:	bf18      	it	ne
 8016b36:	2300      	movne	r3, #0
 8016b38:	680e      	ldr	r6, [r1, #0]
 8016b3a:	bf08      	it	eq
 8016b3c:	694b      	ldreq	r3, [r1, #20]
 8016b3e:	eba6 0807 	sub.w	r8, r6, r7
 8016b42:	600f      	str	r7, [r1, #0]
 8016b44:	608b      	str	r3, [r1, #8]
 8016b46:	f1b8 0f00 	cmp.w	r8, #0
 8016b4a:	dd9c      	ble.n	8016a86 <__sflush_r+0x1a>
 8016b4c:	4643      	mov	r3, r8
 8016b4e:	463a      	mov	r2, r7
 8016b50:	4628      	mov	r0, r5
 8016b52:	6a21      	ldr	r1, [r4, #32]
 8016b54:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8016b56:	47b0      	blx	r6
 8016b58:	2800      	cmp	r0, #0
 8016b5a:	dc06      	bgt.n	8016b6a <__sflush_r+0xfe>
 8016b5c:	89a3      	ldrh	r3, [r4, #12]
 8016b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8016b62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8016b66:	81a3      	strh	r3, [r4, #12]
 8016b68:	e78e      	b.n	8016a88 <__sflush_r+0x1c>
 8016b6a:	4407      	add	r7, r0
 8016b6c:	eba8 0800 	sub.w	r8, r8, r0
 8016b70:	e7e9      	b.n	8016b46 <__sflush_r+0xda>
 8016b72:	bf00      	nop
 8016b74:	20400001 	.word	0x20400001

08016b78 <_fflush_r>:
 8016b78:	b538      	push	{r3, r4, r5, lr}
 8016b7a:	690b      	ldr	r3, [r1, #16]
 8016b7c:	4605      	mov	r5, r0
 8016b7e:	460c      	mov	r4, r1
 8016b80:	b913      	cbnz	r3, 8016b88 <_fflush_r+0x10>
 8016b82:	2500      	movs	r5, #0
 8016b84:	4628      	mov	r0, r5
 8016b86:	bd38      	pop	{r3, r4, r5, pc}
 8016b88:	b118      	cbz	r0, 8016b92 <_fflush_r+0x1a>
 8016b8a:	6983      	ldr	r3, [r0, #24]
 8016b8c:	b90b      	cbnz	r3, 8016b92 <_fflush_r+0x1a>
 8016b8e:	f000 f887 	bl	8016ca0 <__sinit>
 8016b92:	4b14      	ldr	r3, [pc, #80]	; (8016be4 <_fflush_r+0x6c>)
 8016b94:	429c      	cmp	r4, r3
 8016b96:	d11b      	bne.n	8016bd0 <_fflush_r+0x58>
 8016b98:	686c      	ldr	r4, [r5, #4]
 8016b9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016b9e:	2b00      	cmp	r3, #0
 8016ba0:	d0ef      	beq.n	8016b82 <_fflush_r+0xa>
 8016ba2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8016ba4:	07d0      	lsls	r0, r2, #31
 8016ba6:	d404      	bmi.n	8016bb2 <_fflush_r+0x3a>
 8016ba8:	0599      	lsls	r1, r3, #22
 8016baa:	d402      	bmi.n	8016bb2 <_fflush_r+0x3a>
 8016bac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016bae:	f7fe fa8c 	bl	80150ca <__retarget_lock_acquire_recursive>
 8016bb2:	4628      	mov	r0, r5
 8016bb4:	4621      	mov	r1, r4
 8016bb6:	f7ff ff59 	bl	8016a6c <__sflush_r>
 8016bba:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016bbc:	4605      	mov	r5, r0
 8016bbe:	07da      	lsls	r2, r3, #31
 8016bc0:	d4e0      	bmi.n	8016b84 <_fflush_r+0xc>
 8016bc2:	89a3      	ldrh	r3, [r4, #12]
 8016bc4:	059b      	lsls	r3, r3, #22
 8016bc6:	d4dd      	bmi.n	8016b84 <_fflush_r+0xc>
 8016bc8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016bca:	f7fe fa7f 	bl	80150cc <__retarget_lock_release_recursive>
 8016bce:	e7d9      	b.n	8016b84 <_fflush_r+0xc>
 8016bd0:	4b05      	ldr	r3, [pc, #20]	; (8016be8 <_fflush_r+0x70>)
 8016bd2:	429c      	cmp	r4, r3
 8016bd4:	d101      	bne.n	8016bda <_fflush_r+0x62>
 8016bd6:	68ac      	ldr	r4, [r5, #8]
 8016bd8:	e7df      	b.n	8016b9a <_fflush_r+0x22>
 8016bda:	4b04      	ldr	r3, [pc, #16]	; (8016bec <_fflush_r+0x74>)
 8016bdc:	429c      	cmp	r4, r3
 8016bde:	bf08      	it	eq
 8016be0:	68ec      	ldreq	r4, [r5, #12]
 8016be2:	e7da      	b.n	8016b9a <_fflush_r+0x22>
 8016be4:	0801c4f8 	.word	0x0801c4f8
 8016be8:	0801c518 	.word	0x0801c518
 8016bec:	0801c4d8 	.word	0x0801c4d8

08016bf0 <std>:
 8016bf0:	2300      	movs	r3, #0
 8016bf2:	b510      	push	{r4, lr}
 8016bf4:	4604      	mov	r4, r0
 8016bf6:	e9c0 3300 	strd	r3, r3, [r0]
 8016bfa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8016bfe:	6083      	str	r3, [r0, #8]
 8016c00:	8181      	strh	r1, [r0, #12]
 8016c02:	6643      	str	r3, [r0, #100]	; 0x64
 8016c04:	81c2      	strh	r2, [r0, #14]
 8016c06:	6183      	str	r3, [r0, #24]
 8016c08:	4619      	mov	r1, r3
 8016c0a:	2208      	movs	r2, #8
 8016c0c:	305c      	adds	r0, #92	; 0x5c
 8016c0e:	f7fe fa94 	bl	801513a <memset>
 8016c12:	4b05      	ldr	r3, [pc, #20]	; (8016c28 <std+0x38>)
 8016c14:	6224      	str	r4, [r4, #32]
 8016c16:	6263      	str	r3, [r4, #36]	; 0x24
 8016c18:	4b04      	ldr	r3, [pc, #16]	; (8016c2c <std+0x3c>)
 8016c1a:	62a3      	str	r3, [r4, #40]	; 0x28
 8016c1c:	4b04      	ldr	r3, [pc, #16]	; (8016c30 <std+0x40>)
 8016c1e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8016c20:	4b04      	ldr	r3, [pc, #16]	; (8016c34 <std+0x44>)
 8016c22:	6323      	str	r3, [r4, #48]	; 0x30
 8016c24:	bd10      	pop	{r4, pc}
 8016c26:	bf00      	nop
 8016c28:	08017ccd 	.word	0x08017ccd
 8016c2c:	08017cef 	.word	0x08017cef
 8016c30:	08017d27 	.word	0x08017d27
 8016c34:	08017d4b 	.word	0x08017d4b

08016c38 <_cleanup_r>:
 8016c38:	4901      	ldr	r1, [pc, #4]	; (8016c40 <_cleanup_r+0x8>)
 8016c3a:	f000 b8af 	b.w	8016d9c <_fwalk_reent>
 8016c3e:	bf00      	nop
 8016c40:	08016b79 	.word	0x08016b79

08016c44 <__sfmoreglue>:
 8016c44:	b570      	push	{r4, r5, r6, lr}
 8016c46:	2568      	movs	r5, #104	; 0x68
 8016c48:	1e4a      	subs	r2, r1, #1
 8016c4a:	4355      	muls	r5, r2
 8016c4c:	460e      	mov	r6, r1
 8016c4e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8016c52:	f000 fd1d 	bl	8017690 <_malloc_r>
 8016c56:	4604      	mov	r4, r0
 8016c58:	b140      	cbz	r0, 8016c6c <__sfmoreglue+0x28>
 8016c5a:	2100      	movs	r1, #0
 8016c5c:	e9c0 1600 	strd	r1, r6, [r0]
 8016c60:	300c      	adds	r0, #12
 8016c62:	60a0      	str	r0, [r4, #8]
 8016c64:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8016c68:	f7fe fa67 	bl	801513a <memset>
 8016c6c:	4620      	mov	r0, r4
 8016c6e:	bd70      	pop	{r4, r5, r6, pc}

08016c70 <__sfp_lock_acquire>:
 8016c70:	4801      	ldr	r0, [pc, #4]	; (8016c78 <__sfp_lock_acquire+0x8>)
 8016c72:	f7fe ba2a 	b.w	80150ca <__retarget_lock_acquire_recursive>
 8016c76:	bf00      	nop
 8016c78:	20001e58 	.word	0x20001e58

08016c7c <__sfp_lock_release>:
 8016c7c:	4801      	ldr	r0, [pc, #4]	; (8016c84 <__sfp_lock_release+0x8>)
 8016c7e:	f7fe ba25 	b.w	80150cc <__retarget_lock_release_recursive>
 8016c82:	bf00      	nop
 8016c84:	20001e58 	.word	0x20001e58

08016c88 <__sinit_lock_acquire>:
 8016c88:	4801      	ldr	r0, [pc, #4]	; (8016c90 <__sinit_lock_acquire+0x8>)
 8016c8a:	f7fe ba1e 	b.w	80150ca <__retarget_lock_acquire_recursive>
 8016c8e:	bf00      	nop
 8016c90:	20001e53 	.word	0x20001e53

08016c94 <__sinit_lock_release>:
 8016c94:	4801      	ldr	r0, [pc, #4]	; (8016c9c <__sinit_lock_release+0x8>)
 8016c96:	f7fe ba19 	b.w	80150cc <__retarget_lock_release_recursive>
 8016c9a:	bf00      	nop
 8016c9c:	20001e53 	.word	0x20001e53

08016ca0 <__sinit>:
 8016ca0:	b510      	push	{r4, lr}
 8016ca2:	4604      	mov	r4, r0
 8016ca4:	f7ff fff0 	bl	8016c88 <__sinit_lock_acquire>
 8016ca8:	69a3      	ldr	r3, [r4, #24]
 8016caa:	b11b      	cbz	r3, 8016cb4 <__sinit+0x14>
 8016cac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016cb0:	f7ff bff0 	b.w	8016c94 <__sinit_lock_release>
 8016cb4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8016cb8:	6523      	str	r3, [r4, #80]	; 0x50
 8016cba:	4b13      	ldr	r3, [pc, #76]	; (8016d08 <__sinit+0x68>)
 8016cbc:	4a13      	ldr	r2, [pc, #76]	; (8016d0c <__sinit+0x6c>)
 8016cbe:	681b      	ldr	r3, [r3, #0]
 8016cc0:	62a2      	str	r2, [r4, #40]	; 0x28
 8016cc2:	42a3      	cmp	r3, r4
 8016cc4:	bf08      	it	eq
 8016cc6:	2301      	moveq	r3, #1
 8016cc8:	4620      	mov	r0, r4
 8016cca:	bf08      	it	eq
 8016ccc:	61a3      	streq	r3, [r4, #24]
 8016cce:	f000 f81f 	bl	8016d10 <__sfp>
 8016cd2:	6060      	str	r0, [r4, #4]
 8016cd4:	4620      	mov	r0, r4
 8016cd6:	f000 f81b 	bl	8016d10 <__sfp>
 8016cda:	60a0      	str	r0, [r4, #8]
 8016cdc:	4620      	mov	r0, r4
 8016cde:	f000 f817 	bl	8016d10 <__sfp>
 8016ce2:	2200      	movs	r2, #0
 8016ce4:	2104      	movs	r1, #4
 8016ce6:	60e0      	str	r0, [r4, #12]
 8016ce8:	6860      	ldr	r0, [r4, #4]
 8016cea:	f7ff ff81 	bl	8016bf0 <std>
 8016cee:	2201      	movs	r2, #1
 8016cf0:	2109      	movs	r1, #9
 8016cf2:	68a0      	ldr	r0, [r4, #8]
 8016cf4:	f7ff ff7c 	bl	8016bf0 <std>
 8016cf8:	2202      	movs	r2, #2
 8016cfa:	2112      	movs	r1, #18
 8016cfc:	68e0      	ldr	r0, [r4, #12]
 8016cfe:	f7ff ff77 	bl	8016bf0 <std>
 8016d02:	2301      	movs	r3, #1
 8016d04:	61a3      	str	r3, [r4, #24]
 8016d06:	e7d1      	b.n	8016cac <__sinit+0xc>
 8016d08:	0801c40c 	.word	0x0801c40c
 8016d0c:	08016c39 	.word	0x08016c39

08016d10 <__sfp>:
 8016d10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016d12:	4607      	mov	r7, r0
 8016d14:	f7ff ffac 	bl	8016c70 <__sfp_lock_acquire>
 8016d18:	4b1e      	ldr	r3, [pc, #120]	; (8016d94 <__sfp+0x84>)
 8016d1a:	681e      	ldr	r6, [r3, #0]
 8016d1c:	69b3      	ldr	r3, [r6, #24]
 8016d1e:	b913      	cbnz	r3, 8016d26 <__sfp+0x16>
 8016d20:	4630      	mov	r0, r6
 8016d22:	f7ff ffbd 	bl	8016ca0 <__sinit>
 8016d26:	3648      	adds	r6, #72	; 0x48
 8016d28:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8016d2c:	3b01      	subs	r3, #1
 8016d2e:	d503      	bpl.n	8016d38 <__sfp+0x28>
 8016d30:	6833      	ldr	r3, [r6, #0]
 8016d32:	b30b      	cbz	r3, 8016d78 <__sfp+0x68>
 8016d34:	6836      	ldr	r6, [r6, #0]
 8016d36:	e7f7      	b.n	8016d28 <__sfp+0x18>
 8016d38:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8016d3c:	b9d5      	cbnz	r5, 8016d74 <__sfp+0x64>
 8016d3e:	4b16      	ldr	r3, [pc, #88]	; (8016d98 <__sfp+0x88>)
 8016d40:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8016d44:	60e3      	str	r3, [r4, #12]
 8016d46:	6665      	str	r5, [r4, #100]	; 0x64
 8016d48:	f7fe f9be 	bl	80150c8 <__retarget_lock_init_recursive>
 8016d4c:	f7ff ff96 	bl	8016c7c <__sfp_lock_release>
 8016d50:	2208      	movs	r2, #8
 8016d52:	4629      	mov	r1, r5
 8016d54:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8016d58:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8016d5c:	6025      	str	r5, [r4, #0]
 8016d5e:	61a5      	str	r5, [r4, #24]
 8016d60:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8016d64:	f7fe f9e9 	bl	801513a <memset>
 8016d68:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8016d6c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8016d70:	4620      	mov	r0, r4
 8016d72:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8016d74:	3468      	adds	r4, #104	; 0x68
 8016d76:	e7d9      	b.n	8016d2c <__sfp+0x1c>
 8016d78:	2104      	movs	r1, #4
 8016d7a:	4638      	mov	r0, r7
 8016d7c:	f7ff ff62 	bl	8016c44 <__sfmoreglue>
 8016d80:	4604      	mov	r4, r0
 8016d82:	6030      	str	r0, [r6, #0]
 8016d84:	2800      	cmp	r0, #0
 8016d86:	d1d5      	bne.n	8016d34 <__sfp+0x24>
 8016d88:	f7ff ff78 	bl	8016c7c <__sfp_lock_release>
 8016d8c:	230c      	movs	r3, #12
 8016d8e:	603b      	str	r3, [r7, #0]
 8016d90:	e7ee      	b.n	8016d70 <__sfp+0x60>
 8016d92:	bf00      	nop
 8016d94:	0801c40c 	.word	0x0801c40c
 8016d98:	ffff0001 	.word	0xffff0001

08016d9c <_fwalk_reent>:
 8016d9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8016da0:	4606      	mov	r6, r0
 8016da2:	4688      	mov	r8, r1
 8016da4:	2700      	movs	r7, #0
 8016da6:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8016daa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8016dae:	f1b9 0901 	subs.w	r9, r9, #1
 8016db2:	d505      	bpl.n	8016dc0 <_fwalk_reent+0x24>
 8016db4:	6824      	ldr	r4, [r4, #0]
 8016db6:	2c00      	cmp	r4, #0
 8016db8:	d1f7      	bne.n	8016daa <_fwalk_reent+0xe>
 8016dba:	4638      	mov	r0, r7
 8016dbc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8016dc0:	89ab      	ldrh	r3, [r5, #12]
 8016dc2:	2b01      	cmp	r3, #1
 8016dc4:	d907      	bls.n	8016dd6 <_fwalk_reent+0x3a>
 8016dc6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8016dca:	3301      	adds	r3, #1
 8016dcc:	d003      	beq.n	8016dd6 <_fwalk_reent+0x3a>
 8016dce:	4629      	mov	r1, r5
 8016dd0:	4630      	mov	r0, r6
 8016dd2:	47c0      	blx	r8
 8016dd4:	4307      	orrs	r7, r0
 8016dd6:	3568      	adds	r5, #104	; 0x68
 8016dd8:	e7e9      	b.n	8016dae <_fwalk_reent+0x12>
	...

08016ddc <_localeconv_r>:
 8016ddc:	4800      	ldr	r0, [pc, #0]	; (8016de0 <_localeconv_r+0x4>)
 8016dde:	4770      	bx	lr
 8016de0:	2000025c 	.word	0x2000025c

08016de4 <__swhatbuf_r>:
 8016de4:	b570      	push	{r4, r5, r6, lr}
 8016de6:	460e      	mov	r6, r1
 8016de8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016dec:	4614      	mov	r4, r2
 8016dee:	2900      	cmp	r1, #0
 8016df0:	461d      	mov	r5, r3
 8016df2:	b096      	sub	sp, #88	; 0x58
 8016df4:	da07      	bge.n	8016e06 <__swhatbuf_r+0x22>
 8016df6:	2300      	movs	r3, #0
 8016df8:	602b      	str	r3, [r5, #0]
 8016dfa:	89b3      	ldrh	r3, [r6, #12]
 8016dfc:	061a      	lsls	r2, r3, #24
 8016dfe:	d410      	bmi.n	8016e22 <__swhatbuf_r+0x3e>
 8016e00:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8016e04:	e00e      	b.n	8016e24 <__swhatbuf_r+0x40>
 8016e06:	466a      	mov	r2, sp
 8016e08:	f000 fff6 	bl	8017df8 <_fstat_r>
 8016e0c:	2800      	cmp	r0, #0
 8016e0e:	dbf2      	blt.n	8016df6 <__swhatbuf_r+0x12>
 8016e10:	9a01      	ldr	r2, [sp, #4]
 8016e12:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8016e16:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8016e1a:	425a      	negs	r2, r3
 8016e1c:	415a      	adcs	r2, r3
 8016e1e:	602a      	str	r2, [r5, #0]
 8016e20:	e7ee      	b.n	8016e00 <__swhatbuf_r+0x1c>
 8016e22:	2340      	movs	r3, #64	; 0x40
 8016e24:	2000      	movs	r0, #0
 8016e26:	6023      	str	r3, [r4, #0]
 8016e28:	b016      	add	sp, #88	; 0x58
 8016e2a:	bd70      	pop	{r4, r5, r6, pc}

08016e2c <__smakebuf_r>:
 8016e2c:	898b      	ldrh	r3, [r1, #12]
 8016e2e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8016e30:	079d      	lsls	r5, r3, #30
 8016e32:	4606      	mov	r6, r0
 8016e34:	460c      	mov	r4, r1
 8016e36:	d507      	bpl.n	8016e48 <__smakebuf_r+0x1c>
 8016e38:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8016e3c:	6023      	str	r3, [r4, #0]
 8016e3e:	6123      	str	r3, [r4, #16]
 8016e40:	2301      	movs	r3, #1
 8016e42:	6163      	str	r3, [r4, #20]
 8016e44:	b002      	add	sp, #8
 8016e46:	bd70      	pop	{r4, r5, r6, pc}
 8016e48:	466a      	mov	r2, sp
 8016e4a:	ab01      	add	r3, sp, #4
 8016e4c:	f7ff ffca 	bl	8016de4 <__swhatbuf_r>
 8016e50:	9900      	ldr	r1, [sp, #0]
 8016e52:	4605      	mov	r5, r0
 8016e54:	4630      	mov	r0, r6
 8016e56:	f000 fc1b 	bl	8017690 <_malloc_r>
 8016e5a:	b948      	cbnz	r0, 8016e70 <__smakebuf_r+0x44>
 8016e5c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8016e60:	059a      	lsls	r2, r3, #22
 8016e62:	d4ef      	bmi.n	8016e44 <__smakebuf_r+0x18>
 8016e64:	f023 0303 	bic.w	r3, r3, #3
 8016e68:	f043 0302 	orr.w	r3, r3, #2
 8016e6c:	81a3      	strh	r3, [r4, #12]
 8016e6e:	e7e3      	b.n	8016e38 <__smakebuf_r+0xc>
 8016e70:	4b0d      	ldr	r3, [pc, #52]	; (8016ea8 <__smakebuf_r+0x7c>)
 8016e72:	62b3      	str	r3, [r6, #40]	; 0x28
 8016e74:	89a3      	ldrh	r3, [r4, #12]
 8016e76:	6020      	str	r0, [r4, #0]
 8016e78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8016e7c:	81a3      	strh	r3, [r4, #12]
 8016e7e:	9b00      	ldr	r3, [sp, #0]
 8016e80:	6120      	str	r0, [r4, #16]
 8016e82:	6163      	str	r3, [r4, #20]
 8016e84:	9b01      	ldr	r3, [sp, #4]
 8016e86:	b15b      	cbz	r3, 8016ea0 <__smakebuf_r+0x74>
 8016e88:	4630      	mov	r0, r6
 8016e8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016e8e:	f000 ffc5 	bl	8017e1c <_isatty_r>
 8016e92:	b128      	cbz	r0, 8016ea0 <__smakebuf_r+0x74>
 8016e94:	89a3      	ldrh	r3, [r4, #12]
 8016e96:	f023 0303 	bic.w	r3, r3, #3
 8016e9a:	f043 0301 	orr.w	r3, r3, #1
 8016e9e:	81a3      	strh	r3, [r4, #12]
 8016ea0:	89a0      	ldrh	r0, [r4, #12]
 8016ea2:	4305      	orrs	r5, r0
 8016ea4:	81a5      	strh	r5, [r4, #12]
 8016ea6:	e7cd      	b.n	8016e44 <__smakebuf_r+0x18>
 8016ea8:	08016c39 	.word	0x08016c39

08016eac <malloc>:
 8016eac:	4b02      	ldr	r3, [pc, #8]	; (8016eb8 <malloc+0xc>)
 8016eae:	4601      	mov	r1, r0
 8016eb0:	6818      	ldr	r0, [r3, #0]
 8016eb2:	f000 bbed 	b.w	8017690 <_malloc_r>
 8016eb6:	bf00      	nop
 8016eb8:	20000108 	.word	0x20000108

08016ebc <memchr>:
 8016ebc:	4603      	mov	r3, r0
 8016ebe:	b510      	push	{r4, lr}
 8016ec0:	b2c9      	uxtb	r1, r1
 8016ec2:	4402      	add	r2, r0
 8016ec4:	4293      	cmp	r3, r2
 8016ec6:	4618      	mov	r0, r3
 8016ec8:	d101      	bne.n	8016ece <memchr+0x12>
 8016eca:	2000      	movs	r0, #0
 8016ecc:	e003      	b.n	8016ed6 <memchr+0x1a>
 8016ece:	7804      	ldrb	r4, [r0, #0]
 8016ed0:	3301      	adds	r3, #1
 8016ed2:	428c      	cmp	r4, r1
 8016ed4:	d1f6      	bne.n	8016ec4 <memchr+0x8>
 8016ed6:	bd10      	pop	{r4, pc}

08016ed8 <_Balloc>:
 8016ed8:	b570      	push	{r4, r5, r6, lr}
 8016eda:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8016edc:	4604      	mov	r4, r0
 8016ede:	460d      	mov	r5, r1
 8016ee0:	b976      	cbnz	r6, 8016f00 <_Balloc+0x28>
 8016ee2:	2010      	movs	r0, #16
 8016ee4:	f7ff ffe2 	bl	8016eac <malloc>
 8016ee8:	4602      	mov	r2, r0
 8016eea:	6260      	str	r0, [r4, #36]	; 0x24
 8016eec:	b920      	cbnz	r0, 8016ef8 <_Balloc+0x20>
 8016eee:	2166      	movs	r1, #102	; 0x66
 8016ef0:	4b17      	ldr	r3, [pc, #92]	; (8016f50 <_Balloc+0x78>)
 8016ef2:	4818      	ldr	r0, [pc, #96]	; (8016f54 <_Balloc+0x7c>)
 8016ef4:	f000 ff40 	bl	8017d78 <__assert_func>
 8016ef8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016efc:	6006      	str	r6, [r0, #0]
 8016efe:	60c6      	str	r6, [r0, #12]
 8016f00:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8016f02:	68f3      	ldr	r3, [r6, #12]
 8016f04:	b183      	cbz	r3, 8016f28 <_Balloc+0x50>
 8016f06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016f08:	68db      	ldr	r3, [r3, #12]
 8016f0a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8016f0e:	b9b8      	cbnz	r0, 8016f40 <_Balloc+0x68>
 8016f10:	2101      	movs	r1, #1
 8016f12:	fa01 f605 	lsl.w	r6, r1, r5
 8016f16:	1d72      	adds	r2, r6, #5
 8016f18:	4620      	mov	r0, r4
 8016f1a:	0092      	lsls	r2, r2, #2
 8016f1c:	f000 fb5e 	bl	80175dc <_calloc_r>
 8016f20:	b160      	cbz	r0, 8016f3c <_Balloc+0x64>
 8016f22:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8016f26:	e00e      	b.n	8016f46 <_Balloc+0x6e>
 8016f28:	2221      	movs	r2, #33	; 0x21
 8016f2a:	2104      	movs	r1, #4
 8016f2c:	4620      	mov	r0, r4
 8016f2e:	f000 fb55 	bl	80175dc <_calloc_r>
 8016f32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016f34:	60f0      	str	r0, [r6, #12]
 8016f36:	68db      	ldr	r3, [r3, #12]
 8016f38:	2b00      	cmp	r3, #0
 8016f3a:	d1e4      	bne.n	8016f06 <_Balloc+0x2e>
 8016f3c:	2000      	movs	r0, #0
 8016f3e:	bd70      	pop	{r4, r5, r6, pc}
 8016f40:	6802      	ldr	r2, [r0, #0]
 8016f42:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8016f46:	2300      	movs	r3, #0
 8016f48:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8016f4c:	e7f7      	b.n	8016f3e <_Balloc+0x66>
 8016f4e:	bf00      	nop
 8016f50:	0801c451 	.word	0x0801c451
 8016f54:	0801c538 	.word	0x0801c538

08016f58 <_Bfree>:
 8016f58:	b570      	push	{r4, r5, r6, lr}
 8016f5a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8016f5c:	4605      	mov	r5, r0
 8016f5e:	460c      	mov	r4, r1
 8016f60:	b976      	cbnz	r6, 8016f80 <_Bfree+0x28>
 8016f62:	2010      	movs	r0, #16
 8016f64:	f7ff ffa2 	bl	8016eac <malloc>
 8016f68:	4602      	mov	r2, r0
 8016f6a:	6268      	str	r0, [r5, #36]	; 0x24
 8016f6c:	b920      	cbnz	r0, 8016f78 <_Bfree+0x20>
 8016f6e:	218a      	movs	r1, #138	; 0x8a
 8016f70:	4b08      	ldr	r3, [pc, #32]	; (8016f94 <_Bfree+0x3c>)
 8016f72:	4809      	ldr	r0, [pc, #36]	; (8016f98 <_Bfree+0x40>)
 8016f74:	f000 ff00 	bl	8017d78 <__assert_func>
 8016f78:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8016f7c:	6006      	str	r6, [r0, #0]
 8016f7e:	60c6      	str	r6, [r0, #12]
 8016f80:	b13c      	cbz	r4, 8016f92 <_Bfree+0x3a>
 8016f82:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8016f84:	6862      	ldr	r2, [r4, #4]
 8016f86:	68db      	ldr	r3, [r3, #12]
 8016f88:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8016f8c:	6021      	str	r1, [r4, #0]
 8016f8e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8016f92:	bd70      	pop	{r4, r5, r6, pc}
 8016f94:	0801c451 	.word	0x0801c451
 8016f98:	0801c538 	.word	0x0801c538

08016f9c <__multadd>:
 8016f9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016fa0:	4698      	mov	r8, r3
 8016fa2:	460c      	mov	r4, r1
 8016fa4:	2300      	movs	r3, #0
 8016fa6:	690e      	ldr	r6, [r1, #16]
 8016fa8:	4607      	mov	r7, r0
 8016faa:	f101 0014 	add.w	r0, r1, #20
 8016fae:	6805      	ldr	r5, [r0, #0]
 8016fb0:	3301      	adds	r3, #1
 8016fb2:	b2a9      	uxth	r1, r5
 8016fb4:	fb02 8101 	mla	r1, r2, r1, r8
 8016fb8:	0c2d      	lsrs	r5, r5, #16
 8016fba:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8016fbe:	fb02 c505 	mla	r5, r2, r5, ip
 8016fc2:	b289      	uxth	r1, r1
 8016fc4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8016fc8:	429e      	cmp	r6, r3
 8016fca:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8016fce:	f840 1b04 	str.w	r1, [r0], #4
 8016fd2:	dcec      	bgt.n	8016fae <__multadd+0x12>
 8016fd4:	f1b8 0f00 	cmp.w	r8, #0
 8016fd8:	d022      	beq.n	8017020 <__multadd+0x84>
 8016fda:	68a3      	ldr	r3, [r4, #8]
 8016fdc:	42b3      	cmp	r3, r6
 8016fde:	dc19      	bgt.n	8017014 <__multadd+0x78>
 8016fe0:	6861      	ldr	r1, [r4, #4]
 8016fe2:	4638      	mov	r0, r7
 8016fe4:	3101      	adds	r1, #1
 8016fe6:	f7ff ff77 	bl	8016ed8 <_Balloc>
 8016fea:	4605      	mov	r5, r0
 8016fec:	b928      	cbnz	r0, 8016ffa <__multadd+0x5e>
 8016fee:	4602      	mov	r2, r0
 8016ff0:	21b5      	movs	r1, #181	; 0xb5
 8016ff2:	4b0d      	ldr	r3, [pc, #52]	; (8017028 <__multadd+0x8c>)
 8016ff4:	480d      	ldr	r0, [pc, #52]	; (801702c <__multadd+0x90>)
 8016ff6:	f000 febf 	bl	8017d78 <__assert_func>
 8016ffa:	6922      	ldr	r2, [r4, #16]
 8016ffc:	f104 010c 	add.w	r1, r4, #12
 8017000:	3202      	adds	r2, #2
 8017002:	0092      	lsls	r2, r2, #2
 8017004:	300c      	adds	r0, #12
 8017006:	f7fe f870 	bl	80150ea <memcpy>
 801700a:	4621      	mov	r1, r4
 801700c:	4638      	mov	r0, r7
 801700e:	f7ff ffa3 	bl	8016f58 <_Bfree>
 8017012:	462c      	mov	r4, r5
 8017014:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8017018:	3601      	adds	r6, #1
 801701a:	f8c3 8014 	str.w	r8, [r3, #20]
 801701e:	6126      	str	r6, [r4, #16]
 8017020:	4620      	mov	r0, r4
 8017022:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017026:	bf00      	nop
 8017028:	0801c4c7 	.word	0x0801c4c7
 801702c:	0801c538 	.word	0x0801c538

08017030 <__hi0bits>:
 8017030:	0c02      	lsrs	r2, r0, #16
 8017032:	0412      	lsls	r2, r2, #16
 8017034:	4603      	mov	r3, r0
 8017036:	b9ca      	cbnz	r2, 801706c <__hi0bits+0x3c>
 8017038:	0403      	lsls	r3, r0, #16
 801703a:	2010      	movs	r0, #16
 801703c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8017040:	bf04      	itt	eq
 8017042:	021b      	lsleq	r3, r3, #8
 8017044:	3008      	addeq	r0, #8
 8017046:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 801704a:	bf04      	itt	eq
 801704c:	011b      	lsleq	r3, r3, #4
 801704e:	3004      	addeq	r0, #4
 8017050:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8017054:	bf04      	itt	eq
 8017056:	009b      	lsleq	r3, r3, #2
 8017058:	3002      	addeq	r0, #2
 801705a:	2b00      	cmp	r3, #0
 801705c:	db05      	blt.n	801706a <__hi0bits+0x3a>
 801705e:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8017062:	f100 0001 	add.w	r0, r0, #1
 8017066:	bf08      	it	eq
 8017068:	2020      	moveq	r0, #32
 801706a:	4770      	bx	lr
 801706c:	2000      	movs	r0, #0
 801706e:	e7e5      	b.n	801703c <__hi0bits+0xc>

08017070 <__lo0bits>:
 8017070:	6803      	ldr	r3, [r0, #0]
 8017072:	4602      	mov	r2, r0
 8017074:	f013 0007 	ands.w	r0, r3, #7
 8017078:	d00b      	beq.n	8017092 <__lo0bits+0x22>
 801707a:	07d9      	lsls	r1, r3, #31
 801707c:	d422      	bmi.n	80170c4 <__lo0bits+0x54>
 801707e:	0798      	lsls	r0, r3, #30
 8017080:	bf49      	itett	mi
 8017082:	085b      	lsrmi	r3, r3, #1
 8017084:	089b      	lsrpl	r3, r3, #2
 8017086:	2001      	movmi	r0, #1
 8017088:	6013      	strmi	r3, [r2, #0]
 801708a:	bf5c      	itt	pl
 801708c:	2002      	movpl	r0, #2
 801708e:	6013      	strpl	r3, [r2, #0]
 8017090:	4770      	bx	lr
 8017092:	b299      	uxth	r1, r3
 8017094:	b909      	cbnz	r1, 801709a <__lo0bits+0x2a>
 8017096:	2010      	movs	r0, #16
 8017098:	0c1b      	lsrs	r3, r3, #16
 801709a:	f013 0fff 	tst.w	r3, #255	; 0xff
 801709e:	bf04      	itt	eq
 80170a0:	0a1b      	lsreq	r3, r3, #8
 80170a2:	3008      	addeq	r0, #8
 80170a4:	0719      	lsls	r1, r3, #28
 80170a6:	bf04      	itt	eq
 80170a8:	091b      	lsreq	r3, r3, #4
 80170aa:	3004      	addeq	r0, #4
 80170ac:	0799      	lsls	r1, r3, #30
 80170ae:	bf04      	itt	eq
 80170b0:	089b      	lsreq	r3, r3, #2
 80170b2:	3002      	addeq	r0, #2
 80170b4:	07d9      	lsls	r1, r3, #31
 80170b6:	d403      	bmi.n	80170c0 <__lo0bits+0x50>
 80170b8:	085b      	lsrs	r3, r3, #1
 80170ba:	f100 0001 	add.w	r0, r0, #1
 80170be:	d003      	beq.n	80170c8 <__lo0bits+0x58>
 80170c0:	6013      	str	r3, [r2, #0]
 80170c2:	4770      	bx	lr
 80170c4:	2000      	movs	r0, #0
 80170c6:	4770      	bx	lr
 80170c8:	2020      	movs	r0, #32
 80170ca:	4770      	bx	lr

080170cc <__i2b>:
 80170cc:	b510      	push	{r4, lr}
 80170ce:	460c      	mov	r4, r1
 80170d0:	2101      	movs	r1, #1
 80170d2:	f7ff ff01 	bl	8016ed8 <_Balloc>
 80170d6:	4602      	mov	r2, r0
 80170d8:	b928      	cbnz	r0, 80170e6 <__i2b+0x1a>
 80170da:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80170de:	4b04      	ldr	r3, [pc, #16]	; (80170f0 <__i2b+0x24>)
 80170e0:	4804      	ldr	r0, [pc, #16]	; (80170f4 <__i2b+0x28>)
 80170e2:	f000 fe49 	bl	8017d78 <__assert_func>
 80170e6:	2301      	movs	r3, #1
 80170e8:	6144      	str	r4, [r0, #20]
 80170ea:	6103      	str	r3, [r0, #16]
 80170ec:	bd10      	pop	{r4, pc}
 80170ee:	bf00      	nop
 80170f0:	0801c4c7 	.word	0x0801c4c7
 80170f4:	0801c538 	.word	0x0801c538

080170f8 <__multiply>:
 80170f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170fc:	4614      	mov	r4, r2
 80170fe:	690a      	ldr	r2, [r1, #16]
 8017100:	6923      	ldr	r3, [r4, #16]
 8017102:	460d      	mov	r5, r1
 8017104:	429a      	cmp	r2, r3
 8017106:	bfbe      	ittt	lt
 8017108:	460b      	movlt	r3, r1
 801710a:	4625      	movlt	r5, r4
 801710c:	461c      	movlt	r4, r3
 801710e:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8017112:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8017116:	68ab      	ldr	r3, [r5, #8]
 8017118:	6869      	ldr	r1, [r5, #4]
 801711a:	eb0a 0709 	add.w	r7, sl, r9
 801711e:	42bb      	cmp	r3, r7
 8017120:	b085      	sub	sp, #20
 8017122:	bfb8      	it	lt
 8017124:	3101      	addlt	r1, #1
 8017126:	f7ff fed7 	bl	8016ed8 <_Balloc>
 801712a:	b930      	cbnz	r0, 801713a <__multiply+0x42>
 801712c:	4602      	mov	r2, r0
 801712e:	f240 115d 	movw	r1, #349	; 0x15d
 8017132:	4b41      	ldr	r3, [pc, #260]	; (8017238 <__multiply+0x140>)
 8017134:	4841      	ldr	r0, [pc, #260]	; (801723c <__multiply+0x144>)
 8017136:	f000 fe1f 	bl	8017d78 <__assert_func>
 801713a:	f100 0614 	add.w	r6, r0, #20
 801713e:	4633      	mov	r3, r6
 8017140:	2200      	movs	r2, #0
 8017142:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8017146:	4543      	cmp	r3, r8
 8017148:	d31e      	bcc.n	8017188 <__multiply+0x90>
 801714a:	f105 0c14 	add.w	ip, r5, #20
 801714e:	f104 0314 	add.w	r3, r4, #20
 8017152:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8017156:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801715a:	9202      	str	r2, [sp, #8]
 801715c:	ebac 0205 	sub.w	r2, ip, r5
 8017160:	3a15      	subs	r2, #21
 8017162:	f022 0203 	bic.w	r2, r2, #3
 8017166:	3204      	adds	r2, #4
 8017168:	f105 0115 	add.w	r1, r5, #21
 801716c:	458c      	cmp	ip, r1
 801716e:	bf38      	it	cc
 8017170:	2204      	movcc	r2, #4
 8017172:	9201      	str	r2, [sp, #4]
 8017174:	9a02      	ldr	r2, [sp, #8]
 8017176:	9303      	str	r3, [sp, #12]
 8017178:	429a      	cmp	r2, r3
 801717a:	d808      	bhi.n	801718e <__multiply+0x96>
 801717c:	2f00      	cmp	r7, #0
 801717e:	dc55      	bgt.n	801722c <__multiply+0x134>
 8017180:	6107      	str	r7, [r0, #16]
 8017182:	b005      	add	sp, #20
 8017184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017188:	f843 2b04 	str.w	r2, [r3], #4
 801718c:	e7db      	b.n	8017146 <__multiply+0x4e>
 801718e:	f8b3 a000 	ldrh.w	sl, [r3]
 8017192:	f1ba 0f00 	cmp.w	sl, #0
 8017196:	d020      	beq.n	80171da <__multiply+0xe2>
 8017198:	46b1      	mov	r9, r6
 801719a:	2200      	movs	r2, #0
 801719c:	f105 0e14 	add.w	lr, r5, #20
 80171a0:	f85e 4b04 	ldr.w	r4, [lr], #4
 80171a4:	f8d9 b000 	ldr.w	fp, [r9]
 80171a8:	b2a1      	uxth	r1, r4
 80171aa:	fa1f fb8b 	uxth.w	fp, fp
 80171ae:	fb0a b101 	mla	r1, sl, r1, fp
 80171b2:	4411      	add	r1, r2
 80171b4:	f8d9 2000 	ldr.w	r2, [r9]
 80171b8:	0c24      	lsrs	r4, r4, #16
 80171ba:	0c12      	lsrs	r2, r2, #16
 80171bc:	fb0a 2404 	mla	r4, sl, r4, r2
 80171c0:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80171c4:	b289      	uxth	r1, r1
 80171c6:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80171ca:	45f4      	cmp	ip, lr
 80171cc:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80171d0:	f849 1b04 	str.w	r1, [r9], #4
 80171d4:	d8e4      	bhi.n	80171a0 <__multiply+0xa8>
 80171d6:	9901      	ldr	r1, [sp, #4]
 80171d8:	5072      	str	r2, [r6, r1]
 80171da:	9a03      	ldr	r2, [sp, #12]
 80171dc:	3304      	adds	r3, #4
 80171de:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80171e2:	f1b9 0f00 	cmp.w	r9, #0
 80171e6:	d01f      	beq.n	8017228 <__multiply+0x130>
 80171e8:	46b6      	mov	lr, r6
 80171ea:	f04f 0a00 	mov.w	sl, #0
 80171ee:	6834      	ldr	r4, [r6, #0]
 80171f0:	f105 0114 	add.w	r1, r5, #20
 80171f4:	880a      	ldrh	r2, [r1, #0]
 80171f6:	f8be b002 	ldrh.w	fp, [lr, #2]
 80171fa:	b2a4      	uxth	r4, r4
 80171fc:	fb09 b202 	mla	r2, r9, r2, fp
 8017200:	4492      	add	sl, r2
 8017202:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8017206:	f84e 4b04 	str.w	r4, [lr], #4
 801720a:	f851 4b04 	ldr.w	r4, [r1], #4
 801720e:	f8be 2000 	ldrh.w	r2, [lr]
 8017212:	0c24      	lsrs	r4, r4, #16
 8017214:	fb09 2404 	mla	r4, r9, r4, r2
 8017218:	458c      	cmp	ip, r1
 801721a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801721e:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8017222:	d8e7      	bhi.n	80171f4 <__multiply+0xfc>
 8017224:	9a01      	ldr	r2, [sp, #4]
 8017226:	50b4      	str	r4, [r6, r2]
 8017228:	3604      	adds	r6, #4
 801722a:	e7a3      	b.n	8017174 <__multiply+0x7c>
 801722c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8017230:	2b00      	cmp	r3, #0
 8017232:	d1a5      	bne.n	8017180 <__multiply+0x88>
 8017234:	3f01      	subs	r7, #1
 8017236:	e7a1      	b.n	801717c <__multiply+0x84>
 8017238:	0801c4c7 	.word	0x0801c4c7
 801723c:	0801c538 	.word	0x0801c538

08017240 <__pow5mult>:
 8017240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8017244:	4615      	mov	r5, r2
 8017246:	f012 0203 	ands.w	r2, r2, #3
 801724a:	4606      	mov	r6, r0
 801724c:	460f      	mov	r7, r1
 801724e:	d007      	beq.n	8017260 <__pow5mult+0x20>
 8017250:	4c25      	ldr	r4, [pc, #148]	; (80172e8 <__pow5mult+0xa8>)
 8017252:	3a01      	subs	r2, #1
 8017254:	2300      	movs	r3, #0
 8017256:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801725a:	f7ff fe9f 	bl	8016f9c <__multadd>
 801725e:	4607      	mov	r7, r0
 8017260:	10ad      	asrs	r5, r5, #2
 8017262:	d03d      	beq.n	80172e0 <__pow5mult+0xa0>
 8017264:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8017266:	b97c      	cbnz	r4, 8017288 <__pow5mult+0x48>
 8017268:	2010      	movs	r0, #16
 801726a:	f7ff fe1f 	bl	8016eac <malloc>
 801726e:	4602      	mov	r2, r0
 8017270:	6270      	str	r0, [r6, #36]	; 0x24
 8017272:	b928      	cbnz	r0, 8017280 <__pow5mult+0x40>
 8017274:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8017278:	4b1c      	ldr	r3, [pc, #112]	; (80172ec <__pow5mult+0xac>)
 801727a:	481d      	ldr	r0, [pc, #116]	; (80172f0 <__pow5mult+0xb0>)
 801727c:	f000 fd7c 	bl	8017d78 <__assert_func>
 8017280:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8017284:	6004      	str	r4, [r0, #0]
 8017286:	60c4      	str	r4, [r0, #12]
 8017288:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 801728c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8017290:	b94c      	cbnz	r4, 80172a6 <__pow5mult+0x66>
 8017292:	f240 2171 	movw	r1, #625	; 0x271
 8017296:	4630      	mov	r0, r6
 8017298:	f7ff ff18 	bl	80170cc <__i2b>
 801729c:	2300      	movs	r3, #0
 801729e:	4604      	mov	r4, r0
 80172a0:	f8c8 0008 	str.w	r0, [r8, #8]
 80172a4:	6003      	str	r3, [r0, #0]
 80172a6:	f04f 0900 	mov.w	r9, #0
 80172aa:	07eb      	lsls	r3, r5, #31
 80172ac:	d50a      	bpl.n	80172c4 <__pow5mult+0x84>
 80172ae:	4639      	mov	r1, r7
 80172b0:	4622      	mov	r2, r4
 80172b2:	4630      	mov	r0, r6
 80172b4:	f7ff ff20 	bl	80170f8 <__multiply>
 80172b8:	4680      	mov	r8, r0
 80172ba:	4639      	mov	r1, r7
 80172bc:	4630      	mov	r0, r6
 80172be:	f7ff fe4b 	bl	8016f58 <_Bfree>
 80172c2:	4647      	mov	r7, r8
 80172c4:	106d      	asrs	r5, r5, #1
 80172c6:	d00b      	beq.n	80172e0 <__pow5mult+0xa0>
 80172c8:	6820      	ldr	r0, [r4, #0]
 80172ca:	b938      	cbnz	r0, 80172dc <__pow5mult+0x9c>
 80172cc:	4622      	mov	r2, r4
 80172ce:	4621      	mov	r1, r4
 80172d0:	4630      	mov	r0, r6
 80172d2:	f7ff ff11 	bl	80170f8 <__multiply>
 80172d6:	6020      	str	r0, [r4, #0]
 80172d8:	f8c0 9000 	str.w	r9, [r0]
 80172dc:	4604      	mov	r4, r0
 80172de:	e7e4      	b.n	80172aa <__pow5mult+0x6a>
 80172e0:	4638      	mov	r0, r7
 80172e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80172e6:	bf00      	nop
 80172e8:	0801c688 	.word	0x0801c688
 80172ec:	0801c451 	.word	0x0801c451
 80172f0:	0801c538 	.word	0x0801c538

080172f4 <__lshift>:
 80172f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80172f8:	460c      	mov	r4, r1
 80172fa:	4607      	mov	r7, r0
 80172fc:	4691      	mov	r9, r2
 80172fe:	6923      	ldr	r3, [r4, #16]
 8017300:	6849      	ldr	r1, [r1, #4]
 8017302:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8017306:	68a3      	ldr	r3, [r4, #8]
 8017308:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801730c:	f108 0601 	add.w	r6, r8, #1
 8017310:	42b3      	cmp	r3, r6
 8017312:	db0b      	blt.n	801732c <__lshift+0x38>
 8017314:	4638      	mov	r0, r7
 8017316:	f7ff fddf 	bl	8016ed8 <_Balloc>
 801731a:	4605      	mov	r5, r0
 801731c:	b948      	cbnz	r0, 8017332 <__lshift+0x3e>
 801731e:	4602      	mov	r2, r0
 8017320:	f240 11d9 	movw	r1, #473	; 0x1d9
 8017324:	4b27      	ldr	r3, [pc, #156]	; (80173c4 <__lshift+0xd0>)
 8017326:	4828      	ldr	r0, [pc, #160]	; (80173c8 <__lshift+0xd4>)
 8017328:	f000 fd26 	bl	8017d78 <__assert_func>
 801732c:	3101      	adds	r1, #1
 801732e:	005b      	lsls	r3, r3, #1
 8017330:	e7ee      	b.n	8017310 <__lshift+0x1c>
 8017332:	2300      	movs	r3, #0
 8017334:	f100 0114 	add.w	r1, r0, #20
 8017338:	f100 0210 	add.w	r2, r0, #16
 801733c:	4618      	mov	r0, r3
 801733e:	4553      	cmp	r3, sl
 8017340:	db33      	blt.n	80173aa <__lshift+0xb6>
 8017342:	6920      	ldr	r0, [r4, #16]
 8017344:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8017348:	f104 0314 	add.w	r3, r4, #20
 801734c:	f019 091f 	ands.w	r9, r9, #31
 8017350:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8017354:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8017358:	d02b      	beq.n	80173b2 <__lshift+0xbe>
 801735a:	468a      	mov	sl, r1
 801735c:	2200      	movs	r2, #0
 801735e:	f1c9 0e20 	rsb	lr, r9, #32
 8017362:	6818      	ldr	r0, [r3, #0]
 8017364:	fa00 f009 	lsl.w	r0, r0, r9
 8017368:	4302      	orrs	r2, r0
 801736a:	f84a 2b04 	str.w	r2, [sl], #4
 801736e:	f853 2b04 	ldr.w	r2, [r3], #4
 8017372:	459c      	cmp	ip, r3
 8017374:	fa22 f20e 	lsr.w	r2, r2, lr
 8017378:	d8f3      	bhi.n	8017362 <__lshift+0x6e>
 801737a:	ebac 0304 	sub.w	r3, ip, r4
 801737e:	3b15      	subs	r3, #21
 8017380:	f023 0303 	bic.w	r3, r3, #3
 8017384:	3304      	adds	r3, #4
 8017386:	f104 0015 	add.w	r0, r4, #21
 801738a:	4584      	cmp	ip, r0
 801738c:	bf38      	it	cc
 801738e:	2304      	movcc	r3, #4
 8017390:	50ca      	str	r2, [r1, r3]
 8017392:	b10a      	cbz	r2, 8017398 <__lshift+0xa4>
 8017394:	f108 0602 	add.w	r6, r8, #2
 8017398:	3e01      	subs	r6, #1
 801739a:	4638      	mov	r0, r7
 801739c:	4621      	mov	r1, r4
 801739e:	612e      	str	r6, [r5, #16]
 80173a0:	f7ff fdda 	bl	8016f58 <_Bfree>
 80173a4:	4628      	mov	r0, r5
 80173a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80173aa:	f842 0f04 	str.w	r0, [r2, #4]!
 80173ae:	3301      	adds	r3, #1
 80173b0:	e7c5      	b.n	801733e <__lshift+0x4a>
 80173b2:	3904      	subs	r1, #4
 80173b4:	f853 2b04 	ldr.w	r2, [r3], #4
 80173b8:	459c      	cmp	ip, r3
 80173ba:	f841 2f04 	str.w	r2, [r1, #4]!
 80173be:	d8f9      	bhi.n	80173b4 <__lshift+0xc0>
 80173c0:	e7ea      	b.n	8017398 <__lshift+0xa4>
 80173c2:	bf00      	nop
 80173c4:	0801c4c7 	.word	0x0801c4c7
 80173c8:	0801c538 	.word	0x0801c538

080173cc <__mcmp>:
 80173cc:	4603      	mov	r3, r0
 80173ce:	690a      	ldr	r2, [r1, #16]
 80173d0:	6900      	ldr	r0, [r0, #16]
 80173d2:	b530      	push	{r4, r5, lr}
 80173d4:	1a80      	subs	r0, r0, r2
 80173d6:	d10d      	bne.n	80173f4 <__mcmp+0x28>
 80173d8:	3314      	adds	r3, #20
 80173da:	3114      	adds	r1, #20
 80173dc:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80173e0:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80173e4:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80173e8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80173ec:	4295      	cmp	r5, r2
 80173ee:	d002      	beq.n	80173f6 <__mcmp+0x2a>
 80173f0:	d304      	bcc.n	80173fc <__mcmp+0x30>
 80173f2:	2001      	movs	r0, #1
 80173f4:	bd30      	pop	{r4, r5, pc}
 80173f6:	42a3      	cmp	r3, r4
 80173f8:	d3f4      	bcc.n	80173e4 <__mcmp+0x18>
 80173fa:	e7fb      	b.n	80173f4 <__mcmp+0x28>
 80173fc:	f04f 30ff 	mov.w	r0, #4294967295
 8017400:	e7f8      	b.n	80173f4 <__mcmp+0x28>
	...

08017404 <__mdiff>:
 8017404:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017408:	460c      	mov	r4, r1
 801740a:	4606      	mov	r6, r0
 801740c:	4611      	mov	r1, r2
 801740e:	4620      	mov	r0, r4
 8017410:	4692      	mov	sl, r2
 8017412:	f7ff ffdb 	bl	80173cc <__mcmp>
 8017416:	1e05      	subs	r5, r0, #0
 8017418:	d111      	bne.n	801743e <__mdiff+0x3a>
 801741a:	4629      	mov	r1, r5
 801741c:	4630      	mov	r0, r6
 801741e:	f7ff fd5b 	bl	8016ed8 <_Balloc>
 8017422:	4602      	mov	r2, r0
 8017424:	b928      	cbnz	r0, 8017432 <__mdiff+0x2e>
 8017426:	f240 2132 	movw	r1, #562	; 0x232
 801742a:	4b3c      	ldr	r3, [pc, #240]	; (801751c <__mdiff+0x118>)
 801742c:	483c      	ldr	r0, [pc, #240]	; (8017520 <__mdiff+0x11c>)
 801742e:	f000 fca3 	bl	8017d78 <__assert_func>
 8017432:	2301      	movs	r3, #1
 8017434:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8017438:	4610      	mov	r0, r2
 801743a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801743e:	bfa4      	itt	ge
 8017440:	4653      	movge	r3, sl
 8017442:	46a2      	movge	sl, r4
 8017444:	4630      	mov	r0, r6
 8017446:	f8da 1004 	ldr.w	r1, [sl, #4]
 801744a:	bfa6      	itte	ge
 801744c:	461c      	movge	r4, r3
 801744e:	2500      	movge	r5, #0
 8017450:	2501      	movlt	r5, #1
 8017452:	f7ff fd41 	bl	8016ed8 <_Balloc>
 8017456:	4602      	mov	r2, r0
 8017458:	b918      	cbnz	r0, 8017462 <__mdiff+0x5e>
 801745a:	f44f 7110 	mov.w	r1, #576	; 0x240
 801745e:	4b2f      	ldr	r3, [pc, #188]	; (801751c <__mdiff+0x118>)
 8017460:	e7e4      	b.n	801742c <__mdiff+0x28>
 8017462:	f100 0814 	add.w	r8, r0, #20
 8017466:	f8da 7010 	ldr.w	r7, [sl, #16]
 801746a:	60c5      	str	r5, [r0, #12]
 801746c:	f04f 0c00 	mov.w	ip, #0
 8017470:	f10a 0514 	add.w	r5, sl, #20
 8017474:	f10a 0010 	add.w	r0, sl, #16
 8017478:	46c2      	mov	sl, r8
 801747a:	6926      	ldr	r6, [r4, #16]
 801747c:	f104 0914 	add.w	r9, r4, #20
 8017480:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 8017484:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8017488:	f850 bf04 	ldr.w	fp, [r0, #4]!
 801748c:	f859 3b04 	ldr.w	r3, [r9], #4
 8017490:	fa1f f18b 	uxth.w	r1, fp
 8017494:	4461      	add	r1, ip
 8017496:	fa1f fc83 	uxth.w	ip, r3
 801749a:	0c1b      	lsrs	r3, r3, #16
 801749c:	eba1 010c 	sub.w	r1, r1, ip
 80174a0:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80174a4:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80174a8:	b289      	uxth	r1, r1
 80174aa:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80174ae:	454e      	cmp	r6, r9
 80174b0:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80174b4:	f84a 3b04 	str.w	r3, [sl], #4
 80174b8:	d8e6      	bhi.n	8017488 <__mdiff+0x84>
 80174ba:	1b33      	subs	r3, r6, r4
 80174bc:	3b15      	subs	r3, #21
 80174be:	f023 0303 	bic.w	r3, r3, #3
 80174c2:	3415      	adds	r4, #21
 80174c4:	3304      	adds	r3, #4
 80174c6:	42a6      	cmp	r6, r4
 80174c8:	bf38      	it	cc
 80174ca:	2304      	movcc	r3, #4
 80174cc:	441d      	add	r5, r3
 80174ce:	4443      	add	r3, r8
 80174d0:	461e      	mov	r6, r3
 80174d2:	462c      	mov	r4, r5
 80174d4:	4574      	cmp	r4, lr
 80174d6:	d30e      	bcc.n	80174f6 <__mdiff+0xf2>
 80174d8:	f10e 0103 	add.w	r1, lr, #3
 80174dc:	1b49      	subs	r1, r1, r5
 80174de:	f021 0103 	bic.w	r1, r1, #3
 80174e2:	3d03      	subs	r5, #3
 80174e4:	45ae      	cmp	lr, r5
 80174e6:	bf38      	it	cc
 80174e8:	2100      	movcc	r1, #0
 80174ea:	4419      	add	r1, r3
 80174ec:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80174f0:	b18b      	cbz	r3, 8017516 <__mdiff+0x112>
 80174f2:	6117      	str	r7, [r2, #16]
 80174f4:	e7a0      	b.n	8017438 <__mdiff+0x34>
 80174f6:	f854 8b04 	ldr.w	r8, [r4], #4
 80174fa:	fa1f f188 	uxth.w	r1, r8
 80174fe:	4461      	add	r1, ip
 8017500:	1408      	asrs	r0, r1, #16
 8017502:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8017506:	b289      	uxth	r1, r1
 8017508:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801750c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8017510:	f846 1b04 	str.w	r1, [r6], #4
 8017514:	e7de      	b.n	80174d4 <__mdiff+0xd0>
 8017516:	3f01      	subs	r7, #1
 8017518:	e7e8      	b.n	80174ec <__mdiff+0xe8>
 801751a:	bf00      	nop
 801751c:	0801c4c7 	.word	0x0801c4c7
 8017520:	0801c538 	.word	0x0801c538

08017524 <__d2b>:
 8017524:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8017528:	2101      	movs	r1, #1
 801752a:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 801752e:	4690      	mov	r8, r2
 8017530:	461d      	mov	r5, r3
 8017532:	f7ff fcd1 	bl	8016ed8 <_Balloc>
 8017536:	4604      	mov	r4, r0
 8017538:	b930      	cbnz	r0, 8017548 <__d2b+0x24>
 801753a:	4602      	mov	r2, r0
 801753c:	f240 310a 	movw	r1, #778	; 0x30a
 8017540:	4b24      	ldr	r3, [pc, #144]	; (80175d4 <__d2b+0xb0>)
 8017542:	4825      	ldr	r0, [pc, #148]	; (80175d8 <__d2b+0xb4>)
 8017544:	f000 fc18 	bl	8017d78 <__assert_func>
 8017548:	f3c5 0313 	ubfx	r3, r5, #0, #20
 801754c:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8017550:	bb2d      	cbnz	r5, 801759e <__d2b+0x7a>
 8017552:	9301      	str	r3, [sp, #4]
 8017554:	f1b8 0300 	subs.w	r3, r8, #0
 8017558:	d026      	beq.n	80175a8 <__d2b+0x84>
 801755a:	4668      	mov	r0, sp
 801755c:	9300      	str	r3, [sp, #0]
 801755e:	f7ff fd87 	bl	8017070 <__lo0bits>
 8017562:	9900      	ldr	r1, [sp, #0]
 8017564:	b1f0      	cbz	r0, 80175a4 <__d2b+0x80>
 8017566:	9a01      	ldr	r2, [sp, #4]
 8017568:	f1c0 0320 	rsb	r3, r0, #32
 801756c:	fa02 f303 	lsl.w	r3, r2, r3
 8017570:	430b      	orrs	r3, r1
 8017572:	40c2      	lsrs	r2, r0
 8017574:	6163      	str	r3, [r4, #20]
 8017576:	9201      	str	r2, [sp, #4]
 8017578:	9b01      	ldr	r3, [sp, #4]
 801757a:	2b00      	cmp	r3, #0
 801757c:	bf14      	ite	ne
 801757e:	2102      	movne	r1, #2
 8017580:	2101      	moveq	r1, #1
 8017582:	61a3      	str	r3, [r4, #24]
 8017584:	6121      	str	r1, [r4, #16]
 8017586:	b1c5      	cbz	r5, 80175ba <__d2b+0x96>
 8017588:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 801758c:	4405      	add	r5, r0
 801758e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8017592:	603d      	str	r5, [r7, #0]
 8017594:	6030      	str	r0, [r6, #0]
 8017596:	4620      	mov	r0, r4
 8017598:	b002      	add	sp, #8
 801759a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801759e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80175a2:	e7d6      	b.n	8017552 <__d2b+0x2e>
 80175a4:	6161      	str	r1, [r4, #20]
 80175a6:	e7e7      	b.n	8017578 <__d2b+0x54>
 80175a8:	a801      	add	r0, sp, #4
 80175aa:	f7ff fd61 	bl	8017070 <__lo0bits>
 80175ae:	2101      	movs	r1, #1
 80175b0:	9b01      	ldr	r3, [sp, #4]
 80175b2:	6121      	str	r1, [r4, #16]
 80175b4:	6163      	str	r3, [r4, #20]
 80175b6:	3020      	adds	r0, #32
 80175b8:	e7e5      	b.n	8017586 <__d2b+0x62>
 80175ba:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80175be:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80175c2:	6038      	str	r0, [r7, #0]
 80175c4:	6918      	ldr	r0, [r3, #16]
 80175c6:	f7ff fd33 	bl	8017030 <__hi0bits>
 80175ca:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80175ce:	6031      	str	r1, [r6, #0]
 80175d0:	e7e1      	b.n	8017596 <__d2b+0x72>
 80175d2:	bf00      	nop
 80175d4:	0801c4c7 	.word	0x0801c4c7
 80175d8:	0801c538 	.word	0x0801c538

080175dc <_calloc_r>:
 80175dc:	b538      	push	{r3, r4, r5, lr}
 80175de:	fb02 f501 	mul.w	r5, r2, r1
 80175e2:	4629      	mov	r1, r5
 80175e4:	f000 f854 	bl	8017690 <_malloc_r>
 80175e8:	4604      	mov	r4, r0
 80175ea:	b118      	cbz	r0, 80175f4 <_calloc_r+0x18>
 80175ec:	462a      	mov	r2, r5
 80175ee:	2100      	movs	r1, #0
 80175f0:	f7fd fda3 	bl	801513a <memset>
 80175f4:	4620      	mov	r0, r4
 80175f6:	bd38      	pop	{r3, r4, r5, pc}

080175f8 <_free_r>:
 80175f8:	b538      	push	{r3, r4, r5, lr}
 80175fa:	4605      	mov	r5, r0
 80175fc:	2900      	cmp	r1, #0
 80175fe:	d043      	beq.n	8017688 <_free_r+0x90>
 8017600:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017604:	1f0c      	subs	r4, r1, #4
 8017606:	2b00      	cmp	r3, #0
 8017608:	bfb8      	it	lt
 801760a:	18e4      	addlt	r4, r4, r3
 801760c:	f000 fc3a 	bl	8017e84 <__malloc_lock>
 8017610:	4a1e      	ldr	r2, [pc, #120]	; (801768c <_free_r+0x94>)
 8017612:	6813      	ldr	r3, [r2, #0]
 8017614:	4610      	mov	r0, r2
 8017616:	b933      	cbnz	r3, 8017626 <_free_r+0x2e>
 8017618:	6063      	str	r3, [r4, #4]
 801761a:	6014      	str	r4, [r2, #0]
 801761c:	4628      	mov	r0, r5
 801761e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017622:	f000 bc35 	b.w	8017e90 <__malloc_unlock>
 8017626:	42a3      	cmp	r3, r4
 8017628:	d90a      	bls.n	8017640 <_free_r+0x48>
 801762a:	6821      	ldr	r1, [r4, #0]
 801762c:	1862      	adds	r2, r4, r1
 801762e:	4293      	cmp	r3, r2
 8017630:	bf01      	itttt	eq
 8017632:	681a      	ldreq	r2, [r3, #0]
 8017634:	685b      	ldreq	r3, [r3, #4]
 8017636:	1852      	addeq	r2, r2, r1
 8017638:	6022      	streq	r2, [r4, #0]
 801763a:	6063      	str	r3, [r4, #4]
 801763c:	6004      	str	r4, [r0, #0]
 801763e:	e7ed      	b.n	801761c <_free_r+0x24>
 8017640:	461a      	mov	r2, r3
 8017642:	685b      	ldr	r3, [r3, #4]
 8017644:	b10b      	cbz	r3, 801764a <_free_r+0x52>
 8017646:	42a3      	cmp	r3, r4
 8017648:	d9fa      	bls.n	8017640 <_free_r+0x48>
 801764a:	6811      	ldr	r1, [r2, #0]
 801764c:	1850      	adds	r0, r2, r1
 801764e:	42a0      	cmp	r0, r4
 8017650:	d10b      	bne.n	801766a <_free_r+0x72>
 8017652:	6820      	ldr	r0, [r4, #0]
 8017654:	4401      	add	r1, r0
 8017656:	1850      	adds	r0, r2, r1
 8017658:	4283      	cmp	r3, r0
 801765a:	6011      	str	r1, [r2, #0]
 801765c:	d1de      	bne.n	801761c <_free_r+0x24>
 801765e:	6818      	ldr	r0, [r3, #0]
 8017660:	685b      	ldr	r3, [r3, #4]
 8017662:	4401      	add	r1, r0
 8017664:	6011      	str	r1, [r2, #0]
 8017666:	6053      	str	r3, [r2, #4]
 8017668:	e7d8      	b.n	801761c <_free_r+0x24>
 801766a:	d902      	bls.n	8017672 <_free_r+0x7a>
 801766c:	230c      	movs	r3, #12
 801766e:	602b      	str	r3, [r5, #0]
 8017670:	e7d4      	b.n	801761c <_free_r+0x24>
 8017672:	6820      	ldr	r0, [r4, #0]
 8017674:	1821      	adds	r1, r4, r0
 8017676:	428b      	cmp	r3, r1
 8017678:	bf01      	itttt	eq
 801767a:	6819      	ldreq	r1, [r3, #0]
 801767c:	685b      	ldreq	r3, [r3, #4]
 801767e:	1809      	addeq	r1, r1, r0
 8017680:	6021      	streq	r1, [r4, #0]
 8017682:	6063      	str	r3, [r4, #4]
 8017684:	6054      	str	r4, [r2, #4]
 8017686:	e7c9      	b.n	801761c <_free_r+0x24>
 8017688:	bd38      	pop	{r3, r4, r5, pc}
 801768a:	bf00      	nop
 801768c:	2000129c 	.word	0x2000129c

08017690 <_malloc_r>:
 8017690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017692:	1ccd      	adds	r5, r1, #3
 8017694:	f025 0503 	bic.w	r5, r5, #3
 8017698:	3508      	adds	r5, #8
 801769a:	2d0c      	cmp	r5, #12
 801769c:	bf38      	it	cc
 801769e:	250c      	movcc	r5, #12
 80176a0:	2d00      	cmp	r5, #0
 80176a2:	4606      	mov	r6, r0
 80176a4:	db01      	blt.n	80176aa <_malloc_r+0x1a>
 80176a6:	42a9      	cmp	r1, r5
 80176a8:	d903      	bls.n	80176b2 <_malloc_r+0x22>
 80176aa:	230c      	movs	r3, #12
 80176ac:	6033      	str	r3, [r6, #0]
 80176ae:	2000      	movs	r0, #0
 80176b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80176b2:	f000 fbe7 	bl	8017e84 <__malloc_lock>
 80176b6:	4921      	ldr	r1, [pc, #132]	; (801773c <_malloc_r+0xac>)
 80176b8:	680a      	ldr	r2, [r1, #0]
 80176ba:	4614      	mov	r4, r2
 80176bc:	b99c      	cbnz	r4, 80176e6 <_malloc_r+0x56>
 80176be:	4f20      	ldr	r7, [pc, #128]	; (8017740 <_malloc_r+0xb0>)
 80176c0:	683b      	ldr	r3, [r7, #0]
 80176c2:	b923      	cbnz	r3, 80176ce <_malloc_r+0x3e>
 80176c4:	4621      	mov	r1, r4
 80176c6:	4630      	mov	r0, r6
 80176c8:	f000 faf0 	bl	8017cac <_sbrk_r>
 80176cc:	6038      	str	r0, [r7, #0]
 80176ce:	4629      	mov	r1, r5
 80176d0:	4630      	mov	r0, r6
 80176d2:	f000 faeb 	bl	8017cac <_sbrk_r>
 80176d6:	1c43      	adds	r3, r0, #1
 80176d8:	d123      	bne.n	8017722 <_malloc_r+0x92>
 80176da:	230c      	movs	r3, #12
 80176dc:	4630      	mov	r0, r6
 80176de:	6033      	str	r3, [r6, #0]
 80176e0:	f000 fbd6 	bl	8017e90 <__malloc_unlock>
 80176e4:	e7e3      	b.n	80176ae <_malloc_r+0x1e>
 80176e6:	6823      	ldr	r3, [r4, #0]
 80176e8:	1b5b      	subs	r3, r3, r5
 80176ea:	d417      	bmi.n	801771c <_malloc_r+0x8c>
 80176ec:	2b0b      	cmp	r3, #11
 80176ee:	d903      	bls.n	80176f8 <_malloc_r+0x68>
 80176f0:	6023      	str	r3, [r4, #0]
 80176f2:	441c      	add	r4, r3
 80176f4:	6025      	str	r5, [r4, #0]
 80176f6:	e004      	b.n	8017702 <_malloc_r+0x72>
 80176f8:	6863      	ldr	r3, [r4, #4]
 80176fa:	42a2      	cmp	r2, r4
 80176fc:	bf0c      	ite	eq
 80176fe:	600b      	streq	r3, [r1, #0]
 8017700:	6053      	strne	r3, [r2, #4]
 8017702:	4630      	mov	r0, r6
 8017704:	f000 fbc4 	bl	8017e90 <__malloc_unlock>
 8017708:	f104 000b 	add.w	r0, r4, #11
 801770c:	1d23      	adds	r3, r4, #4
 801770e:	f020 0007 	bic.w	r0, r0, #7
 8017712:	1ac2      	subs	r2, r0, r3
 8017714:	d0cc      	beq.n	80176b0 <_malloc_r+0x20>
 8017716:	1a1b      	subs	r3, r3, r0
 8017718:	50a3      	str	r3, [r4, r2]
 801771a:	e7c9      	b.n	80176b0 <_malloc_r+0x20>
 801771c:	4622      	mov	r2, r4
 801771e:	6864      	ldr	r4, [r4, #4]
 8017720:	e7cc      	b.n	80176bc <_malloc_r+0x2c>
 8017722:	1cc4      	adds	r4, r0, #3
 8017724:	f024 0403 	bic.w	r4, r4, #3
 8017728:	42a0      	cmp	r0, r4
 801772a:	d0e3      	beq.n	80176f4 <_malloc_r+0x64>
 801772c:	1a21      	subs	r1, r4, r0
 801772e:	4630      	mov	r0, r6
 8017730:	f000 fabc 	bl	8017cac <_sbrk_r>
 8017734:	3001      	adds	r0, #1
 8017736:	d1dd      	bne.n	80176f4 <_malloc_r+0x64>
 8017738:	e7cf      	b.n	80176da <_malloc_r+0x4a>
 801773a:	bf00      	nop
 801773c:	2000129c 	.word	0x2000129c
 8017740:	200012a0 	.word	0x200012a0

08017744 <__ssputs_r>:
 8017744:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8017748:	688e      	ldr	r6, [r1, #8]
 801774a:	4682      	mov	sl, r0
 801774c:	429e      	cmp	r6, r3
 801774e:	460c      	mov	r4, r1
 8017750:	4690      	mov	r8, r2
 8017752:	461f      	mov	r7, r3
 8017754:	d838      	bhi.n	80177c8 <__ssputs_r+0x84>
 8017756:	898a      	ldrh	r2, [r1, #12]
 8017758:	f412 6f90 	tst.w	r2, #1152	; 0x480
 801775c:	d032      	beq.n	80177c4 <__ssputs_r+0x80>
 801775e:	6825      	ldr	r5, [r4, #0]
 8017760:	6909      	ldr	r1, [r1, #16]
 8017762:	3301      	adds	r3, #1
 8017764:	eba5 0901 	sub.w	r9, r5, r1
 8017768:	6965      	ldr	r5, [r4, #20]
 801776a:	444b      	add	r3, r9
 801776c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8017770:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8017774:	106d      	asrs	r5, r5, #1
 8017776:	429d      	cmp	r5, r3
 8017778:	bf38      	it	cc
 801777a:	461d      	movcc	r5, r3
 801777c:	0553      	lsls	r3, r2, #21
 801777e:	d531      	bpl.n	80177e4 <__ssputs_r+0xa0>
 8017780:	4629      	mov	r1, r5
 8017782:	f7ff ff85 	bl	8017690 <_malloc_r>
 8017786:	4606      	mov	r6, r0
 8017788:	b950      	cbnz	r0, 80177a0 <__ssputs_r+0x5c>
 801778a:	230c      	movs	r3, #12
 801778c:	f04f 30ff 	mov.w	r0, #4294967295
 8017790:	f8ca 3000 	str.w	r3, [sl]
 8017794:	89a3      	ldrh	r3, [r4, #12]
 8017796:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801779a:	81a3      	strh	r3, [r4, #12]
 801779c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80177a0:	464a      	mov	r2, r9
 80177a2:	6921      	ldr	r1, [r4, #16]
 80177a4:	f7fd fca1 	bl	80150ea <memcpy>
 80177a8:	89a3      	ldrh	r3, [r4, #12]
 80177aa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80177ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80177b2:	81a3      	strh	r3, [r4, #12]
 80177b4:	6126      	str	r6, [r4, #16]
 80177b6:	444e      	add	r6, r9
 80177b8:	6026      	str	r6, [r4, #0]
 80177ba:	463e      	mov	r6, r7
 80177bc:	6165      	str	r5, [r4, #20]
 80177be:	eba5 0509 	sub.w	r5, r5, r9
 80177c2:	60a5      	str	r5, [r4, #8]
 80177c4:	42be      	cmp	r6, r7
 80177c6:	d900      	bls.n	80177ca <__ssputs_r+0x86>
 80177c8:	463e      	mov	r6, r7
 80177ca:	4632      	mov	r2, r6
 80177cc:	4641      	mov	r1, r8
 80177ce:	6820      	ldr	r0, [r4, #0]
 80177d0:	f7fd fc99 	bl	8015106 <memmove>
 80177d4:	68a3      	ldr	r3, [r4, #8]
 80177d6:	6822      	ldr	r2, [r4, #0]
 80177d8:	1b9b      	subs	r3, r3, r6
 80177da:	4432      	add	r2, r6
 80177dc:	2000      	movs	r0, #0
 80177de:	60a3      	str	r3, [r4, #8]
 80177e0:	6022      	str	r2, [r4, #0]
 80177e2:	e7db      	b.n	801779c <__ssputs_r+0x58>
 80177e4:	462a      	mov	r2, r5
 80177e6:	f000 fb59 	bl	8017e9c <_realloc_r>
 80177ea:	4606      	mov	r6, r0
 80177ec:	2800      	cmp	r0, #0
 80177ee:	d1e1      	bne.n	80177b4 <__ssputs_r+0x70>
 80177f0:	4650      	mov	r0, sl
 80177f2:	6921      	ldr	r1, [r4, #16]
 80177f4:	f7ff ff00 	bl	80175f8 <_free_r>
 80177f8:	e7c7      	b.n	801778a <__ssputs_r+0x46>
	...

080177fc <_svfiprintf_r>:
 80177fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017800:	4698      	mov	r8, r3
 8017802:	898b      	ldrh	r3, [r1, #12]
 8017804:	4607      	mov	r7, r0
 8017806:	061b      	lsls	r3, r3, #24
 8017808:	460d      	mov	r5, r1
 801780a:	4614      	mov	r4, r2
 801780c:	b09d      	sub	sp, #116	; 0x74
 801780e:	d50e      	bpl.n	801782e <_svfiprintf_r+0x32>
 8017810:	690b      	ldr	r3, [r1, #16]
 8017812:	b963      	cbnz	r3, 801782e <_svfiprintf_r+0x32>
 8017814:	2140      	movs	r1, #64	; 0x40
 8017816:	f7ff ff3b 	bl	8017690 <_malloc_r>
 801781a:	6028      	str	r0, [r5, #0]
 801781c:	6128      	str	r0, [r5, #16]
 801781e:	b920      	cbnz	r0, 801782a <_svfiprintf_r+0x2e>
 8017820:	230c      	movs	r3, #12
 8017822:	603b      	str	r3, [r7, #0]
 8017824:	f04f 30ff 	mov.w	r0, #4294967295
 8017828:	e0d1      	b.n	80179ce <_svfiprintf_r+0x1d2>
 801782a:	2340      	movs	r3, #64	; 0x40
 801782c:	616b      	str	r3, [r5, #20]
 801782e:	2300      	movs	r3, #0
 8017830:	9309      	str	r3, [sp, #36]	; 0x24
 8017832:	2320      	movs	r3, #32
 8017834:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017838:	2330      	movs	r3, #48	; 0x30
 801783a:	f04f 0901 	mov.w	r9, #1
 801783e:	f8cd 800c 	str.w	r8, [sp, #12]
 8017842:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80179e8 <_svfiprintf_r+0x1ec>
 8017846:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801784a:	4623      	mov	r3, r4
 801784c:	469a      	mov	sl, r3
 801784e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017852:	b10a      	cbz	r2, 8017858 <_svfiprintf_r+0x5c>
 8017854:	2a25      	cmp	r2, #37	; 0x25
 8017856:	d1f9      	bne.n	801784c <_svfiprintf_r+0x50>
 8017858:	ebba 0b04 	subs.w	fp, sl, r4
 801785c:	d00b      	beq.n	8017876 <_svfiprintf_r+0x7a>
 801785e:	465b      	mov	r3, fp
 8017860:	4622      	mov	r2, r4
 8017862:	4629      	mov	r1, r5
 8017864:	4638      	mov	r0, r7
 8017866:	f7ff ff6d 	bl	8017744 <__ssputs_r>
 801786a:	3001      	adds	r0, #1
 801786c:	f000 80aa 	beq.w	80179c4 <_svfiprintf_r+0x1c8>
 8017870:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017872:	445a      	add	r2, fp
 8017874:	9209      	str	r2, [sp, #36]	; 0x24
 8017876:	f89a 3000 	ldrb.w	r3, [sl]
 801787a:	2b00      	cmp	r3, #0
 801787c:	f000 80a2 	beq.w	80179c4 <_svfiprintf_r+0x1c8>
 8017880:	2300      	movs	r3, #0
 8017882:	f04f 32ff 	mov.w	r2, #4294967295
 8017886:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801788a:	f10a 0a01 	add.w	sl, sl, #1
 801788e:	9304      	str	r3, [sp, #16]
 8017890:	9307      	str	r3, [sp, #28]
 8017892:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017896:	931a      	str	r3, [sp, #104]	; 0x68
 8017898:	4654      	mov	r4, sl
 801789a:	2205      	movs	r2, #5
 801789c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80178a0:	4851      	ldr	r0, [pc, #324]	; (80179e8 <_svfiprintf_r+0x1ec>)
 80178a2:	f7ff fb0b 	bl	8016ebc <memchr>
 80178a6:	9a04      	ldr	r2, [sp, #16]
 80178a8:	b9d8      	cbnz	r0, 80178e2 <_svfiprintf_r+0xe6>
 80178aa:	06d0      	lsls	r0, r2, #27
 80178ac:	bf44      	itt	mi
 80178ae:	2320      	movmi	r3, #32
 80178b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80178b4:	0711      	lsls	r1, r2, #28
 80178b6:	bf44      	itt	mi
 80178b8:	232b      	movmi	r3, #43	; 0x2b
 80178ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80178be:	f89a 3000 	ldrb.w	r3, [sl]
 80178c2:	2b2a      	cmp	r3, #42	; 0x2a
 80178c4:	d015      	beq.n	80178f2 <_svfiprintf_r+0xf6>
 80178c6:	4654      	mov	r4, sl
 80178c8:	2000      	movs	r0, #0
 80178ca:	f04f 0c0a 	mov.w	ip, #10
 80178ce:	9a07      	ldr	r2, [sp, #28]
 80178d0:	4621      	mov	r1, r4
 80178d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80178d6:	3b30      	subs	r3, #48	; 0x30
 80178d8:	2b09      	cmp	r3, #9
 80178da:	d94e      	bls.n	801797a <_svfiprintf_r+0x17e>
 80178dc:	b1b0      	cbz	r0, 801790c <_svfiprintf_r+0x110>
 80178de:	9207      	str	r2, [sp, #28]
 80178e0:	e014      	b.n	801790c <_svfiprintf_r+0x110>
 80178e2:	eba0 0308 	sub.w	r3, r0, r8
 80178e6:	fa09 f303 	lsl.w	r3, r9, r3
 80178ea:	4313      	orrs	r3, r2
 80178ec:	46a2      	mov	sl, r4
 80178ee:	9304      	str	r3, [sp, #16]
 80178f0:	e7d2      	b.n	8017898 <_svfiprintf_r+0x9c>
 80178f2:	9b03      	ldr	r3, [sp, #12]
 80178f4:	1d19      	adds	r1, r3, #4
 80178f6:	681b      	ldr	r3, [r3, #0]
 80178f8:	9103      	str	r1, [sp, #12]
 80178fa:	2b00      	cmp	r3, #0
 80178fc:	bfbb      	ittet	lt
 80178fe:	425b      	neglt	r3, r3
 8017900:	f042 0202 	orrlt.w	r2, r2, #2
 8017904:	9307      	strge	r3, [sp, #28]
 8017906:	9307      	strlt	r3, [sp, #28]
 8017908:	bfb8      	it	lt
 801790a:	9204      	strlt	r2, [sp, #16]
 801790c:	7823      	ldrb	r3, [r4, #0]
 801790e:	2b2e      	cmp	r3, #46	; 0x2e
 8017910:	d10c      	bne.n	801792c <_svfiprintf_r+0x130>
 8017912:	7863      	ldrb	r3, [r4, #1]
 8017914:	2b2a      	cmp	r3, #42	; 0x2a
 8017916:	d135      	bne.n	8017984 <_svfiprintf_r+0x188>
 8017918:	9b03      	ldr	r3, [sp, #12]
 801791a:	3402      	adds	r4, #2
 801791c:	1d1a      	adds	r2, r3, #4
 801791e:	681b      	ldr	r3, [r3, #0]
 8017920:	9203      	str	r2, [sp, #12]
 8017922:	2b00      	cmp	r3, #0
 8017924:	bfb8      	it	lt
 8017926:	f04f 33ff 	movlt.w	r3, #4294967295
 801792a:	9305      	str	r3, [sp, #20]
 801792c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80179f8 <_svfiprintf_r+0x1fc>
 8017930:	2203      	movs	r2, #3
 8017932:	4650      	mov	r0, sl
 8017934:	7821      	ldrb	r1, [r4, #0]
 8017936:	f7ff fac1 	bl	8016ebc <memchr>
 801793a:	b140      	cbz	r0, 801794e <_svfiprintf_r+0x152>
 801793c:	2340      	movs	r3, #64	; 0x40
 801793e:	eba0 000a 	sub.w	r0, r0, sl
 8017942:	fa03 f000 	lsl.w	r0, r3, r0
 8017946:	9b04      	ldr	r3, [sp, #16]
 8017948:	3401      	adds	r4, #1
 801794a:	4303      	orrs	r3, r0
 801794c:	9304      	str	r3, [sp, #16]
 801794e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017952:	2206      	movs	r2, #6
 8017954:	4825      	ldr	r0, [pc, #148]	; (80179ec <_svfiprintf_r+0x1f0>)
 8017956:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801795a:	f7ff faaf 	bl	8016ebc <memchr>
 801795e:	2800      	cmp	r0, #0
 8017960:	d038      	beq.n	80179d4 <_svfiprintf_r+0x1d8>
 8017962:	4b23      	ldr	r3, [pc, #140]	; (80179f0 <_svfiprintf_r+0x1f4>)
 8017964:	bb1b      	cbnz	r3, 80179ae <_svfiprintf_r+0x1b2>
 8017966:	9b03      	ldr	r3, [sp, #12]
 8017968:	3307      	adds	r3, #7
 801796a:	f023 0307 	bic.w	r3, r3, #7
 801796e:	3308      	adds	r3, #8
 8017970:	9303      	str	r3, [sp, #12]
 8017972:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017974:	4433      	add	r3, r6
 8017976:	9309      	str	r3, [sp, #36]	; 0x24
 8017978:	e767      	b.n	801784a <_svfiprintf_r+0x4e>
 801797a:	460c      	mov	r4, r1
 801797c:	2001      	movs	r0, #1
 801797e:	fb0c 3202 	mla	r2, ip, r2, r3
 8017982:	e7a5      	b.n	80178d0 <_svfiprintf_r+0xd4>
 8017984:	2300      	movs	r3, #0
 8017986:	f04f 0c0a 	mov.w	ip, #10
 801798a:	4619      	mov	r1, r3
 801798c:	3401      	adds	r4, #1
 801798e:	9305      	str	r3, [sp, #20]
 8017990:	4620      	mov	r0, r4
 8017992:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017996:	3a30      	subs	r2, #48	; 0x30
 8017998:	2a09      	cmp	r2, #9
 801799a:	d903      	bls.n	80179a4 <_svfiprintf_r+0x1a8>
 801799c:	2b00      	cmp	r3, #0
 801799e:	d0c5      	beq.n	801792c <_svfiprintf_r+0x130>
 80179a0:	9105      	str	r1, [sp, #20]
 80179a2:	e7c3      	b.n	801792c <_svfiprintf_r+0x130>
 80179a4:	4604      	mov	r4, r0
 80179a6:	2301      	movs	r3, #1
 80179a8:	fb0c 2101 	mla	r1, ip, r1, r2
 80179ac:	e7f0      	b.n	8017990 <_svfiprintf_r+0x194>
 80179ae:	ab03      	add	r3, sp, #12
 80179b0:	9300      	str	r3, [sp, #0]
 80179b2:	462a      	mov	r2, r5
 80179b4:	4638      	mov	r0, r7
 80179b6:	4b0f      	ldr	r3, [pc, #60]	; (80179f4 <_svfiprintf_r+0x1f8>)
 80179b8:	a904      	add	r1, sp, #16
 80179ba:	f7fd fc63 	bl	8015284 <_printf_float>
 80179be:	1c42      	adds	r2, r0, #1
 80179c0:	4606      	mov	r6, r0
 80179c2:	d1d6      	bne.n	8017972 <_svfiprintf_r+0x176>
 80179c4:	89ab      	ldrh	r3, [r5, #12]
 80179c6:	065b      	lsls	r3, r3, #25
 80179c8:	f53f af2c 	bmi.w	8017824 <_svfiprintf_r+0x28>
 80179cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80179ce:	b01d      	add	sp, #116	; 0x74
 80179d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80179d4:	ab03      	add	r3, sp, #12
 80179d6:	9300      	str	r3, [sp, #0]
 80179d8:	462a      	mov	r2, r5
 80179da:	4638      	mov	r0, r7
 80179dc:	4b05      	ldr	r3, [pc, #20]	; (80179f4 <_svfiprintf_r+0x1f8>)
 80179de:	a904      	add	r1, sp, #16
 80179e0:	f7fd feec 	bl	80157bc <_printf_i>
 80179e4:	e7eb      	b.n	80179be <_svfiprintf_r+0x1c2>
 80179e6:	bf00      	nop
 80179e8:	0801c694 	.word	0x0801c694
 80179ec:	0801c69e 	.word	0x0801c69e
 80179f0:	08015285 	.word	0x08015285
 80179f4:	08017745 	.word	0x08017745
 80179f8:	0801c69a 	.word	0x0801c69a

080179fc <__sfputc_r>:
 80179fc:	6893      	ldr	r3, [r2, #8]
 80179fe:	b410      	push	{r4}
 8017a00:	3b01      	subs	r3, #1
 8017a02:	2b00      	cmp	r3, #0
 8017a04:	6093      	str	r3, [r2, #8]
 8017a06:	da07      	bge.n	8017a18 <__sfputc_r+0x1c>
 8017a08:	6994      	ldr	r4, [r2, #24]
 8017a0a:	42a3      	cmp	r3, r4
 8017a0c:	db01      	blt.n	8017a12 <__sfputc_r+0x16>
 8017a0e:	290a      	cmp	r1, #10
 8017a10:	d102      	bne.n	8017a18 <__sfputc_r+0x1c>
 8017a12:	bc10      	pop	{r4}
 8017a14:	f7fe b8ee 	b.w	8015bf4 <__swbuf_r>
 8017a18:	6813      	ldr	r3, [r2, #0]
 8017a1a:	1c58      	adds	r0, r3, #1
 8017a1c:	6010      	str	r0, [r2, #0]
 8017a1e:	7019      	strb	r1, [r3, #0]
 8017a20:	4608      	mov	r0, r1
 8017a22:	bc10      	pop	{r4}
 8017a24:	4770      	bx	lr

08017a26 <__sfputs_r>:
 8017a26:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017a28:	4606      	mov	r6, r0
 8017a2a:	460f      	mov	r7, r1
 8017a2c:	4614      	mov	r4, r2
 8017a2e:	18d5      	adds	r5, r2, r3
 8017a30:	42ac      	cmp	r4, r5
 8017a32:	d101      	bne.n	8017a38 <__sfputs_r+0x12>
 8017a34:	2000      	movs	r0, #0
 8017a36:	e007      	b.n	8017a48 <__sfputs_r+0x22>
 8017a38:	463a      	mov	r2, r7
 8017a3a:	4630      	mov	r0, r6
 8017a3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017a40:	f7ff ffdc 	bl	80179fc <__sfputc_r>
 8017a44:	1c43      	adds	r3, r0, #1
 8017a46:	d1f3      	bne.n	8017a30 <__sfputs_r+0xa>
 8017a48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08017a4c <_vfiprintf_r>:
 8017a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017a50:	460d      	mov	r5, r1
 8017a52:	4614      	mov	r4, r2
 8017a54:	4698      	mov	r8, r3
 8017a56:	4606      	mov	r6, r0
 8017a58:	b09d      	sub	sp, #116	; 0x74
 8017a5a:	b118      	cbz	r0, 8017a64 <_vfiprintf_r+0x18>
 8017a5c:	6983      	ldr	r3, [r0, #24]
 8017a5e:	b90b      	cbnz	r3, 8017a64 <_vfiprintf_r+0x18>
 8017a60:	f7ff f91e 	bl	8016ca0 <__sinit>
 8017a64:	4b89      	ldr	r3, [pc, #548]	; (8017c8c <_vfiprintf_r+0x240>)
 8017a66:	429d      	cmp	r5, r3
 8017a68:	d11b      	bne.n	8017aa2 <_vfiprintf_r+0x56>
 8017a6a:	6875      	ldr	r5, [r6, #4]
 8017a6c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017a6e:	07d9      	lsls	r1, r3, #31
 8017a70:	d405      	bmi.n	8017a7e <_vfiprintf_r+0x32>
 8017a72:	89ab      	ldrh	r3, [r5, #12]
 8017a74:	059a      	lsls	r2, r3, #22
 8017a76:	d402      	bmi.n	8017a7e <_vfiprintf_r+0x32>
 8017a78:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017a7a:	f7fd fb26 	bl	80150ca <__retarget_lock_acquire_recursive>
 8017a7e:	89ab      	ldrh	r3, [r5, #12]
 8017a80:	071b      	lsls	r3, r3, #28
 8017a82:	d501      	bpl.n	8017a88 <_vfiprintf_r+0x3c>
 8017a84:	692b      	ldr	r3, [r5, #16]
 8017a86:	b9eb      	cbnz	r3, 8017ac4 <_vfiprintf_r+0x78>
 8017a88:	4629      	mov	r1, r5
 8017a8a:	4630      	mov	r0, r6
 8017a8c:	f7fe f904 	bl	8015c98 <__swsetup_r>
 8017a90:	b1c0      	cbz	r0, 8017ac4 <_vfiprintf_r+0x78>
 8017a92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017a94:	07dc      	lsls	r4, r3, #31
 8017a96:	d50e      	bpl.n	8017ab6 <_vfiprintf_r+0x6a>
 8017a98:	f04f 30ff 	mov.w	r0, #4294967295
 8017a9c:	b01d      	add	sp, #116	; 0x74
 8017a9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017aa2:	4b7b      	ldr	r3, [pc, #492]	; (8017c90 <_vfiprintf_r+0x244>)
 8017aa4:	429d      	cmp	r5, r3
 8017aa6:	d101      	bne.n	8017aac <_vfiprintf_r+0x60>
 8017aa8:	68b5      	ldr	r5, [r6, #8]
 8017aaa:	e7df      	b.n	8017a6c <_vfiprintf_r+0x20>
 8017aac:	4b79      	ldr	r3, [pc, #484]	; (8017c94 <_vfiprintf_r+0x248>)
 8017aae:	429d      	cmp	r5, r3
 8017ab0:	bf08      	it	eq
 8017ab2:	68f5      	ldreq	r5, [r6, #12]
 8017ab4:	e7da      	b.n	8017a6c <_vfiprintf_r+0x20>
 8017ab6:	89ab      	ldrh	r3, [r5, #12]
 8017ab8:	0598      	lsls	r0, r3, #22
 8017aba:	d4ed      	bmi.n	8017a98 <_vfiprintf_r+0x4c>
 8017abc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017abe:	f7fd fb05 	bl	80150cc <__retarget_lock_release_recursive>
 8017ac2:	e7e9      	b.n	8017a98 <_vfiprintf_r+0x4c>
 8017ac4:	2300      	movs	r3, #0
 8017ac6:	9309      	str	r3, [sp, #36]	; 0x24
 8017ac8:	2320      	movs	r3, #32
 8017aca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8017ace:	2330      	movs	r3, #48	; 0x30
 8017ad0:	f04f 0901 	mov.w	r9, #1
 8017ad4:	f8cd 800c 	str.w	r8, [sp, #12]
 8017ad8:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8017c98 <_vfiprintf_r+0x24c>
 8017adc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8017ae0:	4623      	mov	r3, r4
 8017ae2:	469a      	mov	sl, r3
 8017ae4:	f813 2b01 	ldrb.w	r2, [r3], #1
 8017ae8:	b10a      	cbz	r2, 8017aee <_vfiprintf_r+0xa2>
 8017aea:	2a25      	cmp	r2, #37	; 0x25
 8017aec:	d1f9      	bne.n	8017ae2 <_vfiprintf_r+0x96>
 8017aee:	ebba 0b04 	subs.w	fp, sl, r4
 8017af2:	d00b      	beq.n	8017b0c <_vfiprintf_r+0xc0>
 8017af4:	465b      	mov	r3, fp
 8017af6:	4622      	mov	r2, r4
 8017af8:	4629      	mov	r1, r5
 8017afa:	4630      	mov	r0, r6
 8017afc:	f7ff ff93 	bl	8017a26 <__sfputs_r>
 8017b00:	3001      	adds	r0, #1
 8017b02:	f000 80aa 	beq.w	8017c5a <_vfiprintf_r+0x20e>
 8017b06:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8017b08:	445a      	add	r2, fp
 8017b0a:	9209      	str	r2, [sp, #36]	; 0x24
 8017b0c:	f89a 3000 	ldrb.w	r3, [sl]
 8017b10:	2b00      	cmp	r3, #0
 8017b12:	f000 80a2 	beq.w	8017c5a <_vfiprintf_r+0x20e>
 8017b16:	2300      	movs	r3, #0
 8017b18:	f04f 32ff 	mov.w	r2, #4294967295
 8017b1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8017b20:	f10a 0a01 	add.w	sl, sl, #1
 8017b24:	9304      	str	r3, [sp, #16]
 8017b26:	9307      	str	r3, [sp, #28]
 8017b28:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8017b2c:	931a      	str	r3, [sp, #104]	; 0x68
 8017b2e:	4654      	mov	r4, sl
 8017b30:	2205      	movs	r2, #5
 8017b32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017b36:	4858      	ldr	r0, [pc, #352]	; (8017c98 <_vfiprintf_r+0x24c>)
 8017b38:	f7ff f9c0 	bl	8016ebc <memchr>
 8017b3c:	9a04      	ldr	r2, [sp, #16]
 8017b3e:	b9d8      	cbnz	r0, 8017b78 <_vfiprintf_r+0x12c>
 8017b40:	06d1      	lsls	r1, r2, #27
 8017b42:	bf44      	itt	mi
 8017b44:	2320      	movmi	r3, #32
 8017b46:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017b4a:	0713      	lsls	r3, r2, #28
 8017b4c:	bf44      	itt	mi
 8017b4e:	232b      	movmi	r3, #43	; 0x2b
 8017b50:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8017b54:	f89a 3000 	ldrb.w	r3, [sl]
 8017b58:	2b2a      	cmp	r3, #42	; 0x2a
 8017b5a:	d015      	beq.n	8017b88 <_vfiprintf_r+0x13c>
 8017b5c:	4654      	mov	r4, sl
 8017b5e:	2000      	movs	r0, #0
 8017b60:	f04f 0c0a 	mov.w	ip, #10
 8017b64:	9a07      	ldr	r2, [sp, #28]
 8017b66:	4621      	mov	r1, r4
 8017b68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8017b6c:	3b30      	subs	r3, #48	; 0x30
 8017b6e:	2b09      	cmp	r3, #9
 8017b70:	d94e      	bls.n	8017c10 <_vfiprintf_r+0x1c4>
 8017b72:	b1b0      	cbz	r0, 8017ba2 <_vfiprintf_r+0x156>
 8017b74:	9207      	str	r2, [sp, #28]
 8017b76:	e014      	b.n	8017ba2 <_vfiprintf_r+0x156>
 8017b78:	eba0 0308 	sub.w	r3, r0, r8
 8017b7c:	fa09 f303 	lsl.w	r3, r9, r3
 8017b80:	4313      	orrs	r3, r2
 8017b82:	46a2      	mov	sl, r4
 8017b84:	9304      	str	r3, [sp, #16]
 8017b86:	e7d2      	b.n	8017b2e <_vfiprintf_r+0xe2>
 8017b88:	9b03      	ldr	r3, [sp, #12]
 8017b8a:	1d19      	adds	r1, r3, #4
 8017b8c:	681b      	ldr	r3, [r3, #0]
 8017b8e:	9103      	str	r1, [sp, #12]
 8017b90:	2b00      	cmp	r3, #0
 8017b92:	bfbb      	ittet	lt
 8017b94:	425b      	neglt	r3, r3
 8017b96:	f042 0202 	orrlt.w	r2, r2, #2
 8017b9a:	9307      	strge	r3, [sp, #28]
 8017b9c:	9307      	strlt	r3, [sp, #28]
 8017b9e:	bfb8      	it	lt
 8017ba0:	9204      	strlt	r2, [sp, #16]
 8017ba2:	7823      	ldrb	r3, [r4, #0]
 8017ba4:	2b2e      	cmp	r3, #46	; 0x2e
 8017ba6:	d10c      	bne.n	8017bc2 <_vfiprintf_r+0x176>
 8017ba8:	7863      	ldrb	r3, [r4, #1]
 8017baa:	2b2a      	cmp	r3, #42	; 0x2a
 8017bac:	d135      	bne.n	8017c1a <_vfiprintf_r+0x1ce>
 8017bae:	9b03      	ldr	r3, [sp, #12]
 8017bb0:	3402      	adds	r4, #2
 8017bb2:	1d1a      	adds	r2, r3, #4
 8017bb4:	681b      	ldr	r3, [r3, #0]
 8017bb6:	9203      	str	r2, [sp, #12]
 8017bb8:	2b00      	cmp	r3, #0
 8017bba:	bfb8      	it	lt
 8017bbc:	f04f 33ff 	movlt.w	r3, #4294967295
 8017bc0:	9305      	str	r3, [sp, #20]
 8017bc2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8017ca8 <_vfiprintf_r+0x25c>
 8017bc6:	2203      	movs	r2, #3
 8017bc8:	4650      	mov	r0, sl
 8017bca:	7821      	ldrb	r1, [r4, #0]
 8017bcc:	f7ff f976 	bl	8016ebc <memchr>
 8017bd0:	b140      	cbz	r0, 8017be4 <_vfiprintf_r+0x198>
 8017bd2:	2340      	movs	r3, #64	; 0x40
 8017bd4:	eba0 000a 	sub.w	r0, r0, sl
 8017bd8:	fa03 f000 	lsl.w	r0, r3, r0
 8017bdc:	9b04      	ldr	r3, [sp, #16]
 8017bde:	3401      	adds	r4, #1
 8017be0:	4303      	orrs	r3, r0
 8017be2:	9304      	str	r3, [sp, #16]
 8017be4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8017be8:	2206      	movs	r2, #6
 8017bea:	482c      	ldr	r0, [pc, #176]	; (8017c9c <_vfiprintf_r+0x250>)
 8017bec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8017bf0:	f7ff f964 	bl	8016ebc <memchr>
 8017bf4:	2800      	cmp	r0, #0
 8017bf6:	d03f      	beq.n	8017c78 <_vfiprintf_r+0x22c>
 8017bf8:	4b29      	ldr	r3, [pc, #164]	; (8017ca0 <_vfiprintf_r+0x254>)
 8017bfa:	bb1b      	cbnz	r3, 8017c44 <_vfiprintf_r+0x1f8>
 8017bfc:	9b03      	ldr	r3, [sp, #12]
 8017bfe:	3307      	adds	r3, #7
 8017c00:	f023 0307 	bic.w	r3, r3, #7
 8017c04:	3308      	adds	r3, #8
 8017c06:	9303      	str	r3, [sp, #12]
 8017c08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017c0a:	443b      	add	r3, r7
 8017c0c:	9309      	str	r3, [sp, #36]	; 0x24
 8017c0e:	e767      	b.n	8017ae0 <_vfiprintf_r+0x94>
 8017c10:	460c      	mov	r4, r1
 8017c12:	2001      	movs	r0, #1
 8017c14:	fb0c 3202 	mla	r2, ip, r2, r3
 8017c18:	e7a5      	b.n	8017b66 <_vfiprintf_r+0x11a>
 8017c1a:	2300      	movs	r3, #0
 8017c1c:	f04f 0c0a 	mov.w	ip, #10
 8017c20:	4619      	mov	r1, r3
 8017c22:	3401      	adds	r4, #1
 8017c24:	9305      	str	r3, [sp, #20]
 8017c26:	4620      	mov	r0, r4
 8017c28:	f810 2b01 	ldrb.w	r2, [r0], #1
 8017c2c:	3a30      	subs	r2, #48	; 0x30
 8017c2e:	2a09      	cmp	r2, #9
 8017c30:	d903      	bls.n	8017c3a <_vfiprintf_r+0x1ee>
 8017c32:	2b00      	cmp	r3, #0
 8017c34:	d0c5      	beq.n	8017bc2 <_vfiprintf_r+0x176>
 8017c36:	9105      	str	r1, [sp, #20]
 8017c38:	e7c3      	b.n	8017bc2 <_vfiprintf_r+0x176>
 8017c3a:	4604      	mov	r4, r0
 8017c3c:	2301      	movs	r3, #1
 8017c3e:	fb0c 2101 	mla	r1, ip, r1, r2
 8017c42:	e7f0      	b.n	8017c26 <_vfiprintf_r+0x1da>
 8017c44:	ab03      	add	r3, sp, #12
 8017c46:	9300      	str	r3, [sp, #0]
 8017c48:	462a      	mov	r2, r5
 8017c4a:	4630      	mov	r0, r6
 8017c4c:	4b15      	ldr	r3, [pc, #84]	; (8017ca4 <_vfiprintf_r+0x258>)
 8017c4e:	a904      	add	r1, sp, #16
 8017c50:	f7fd fb18 	bl	8015284 <_printf_float>
 8017c54:	4607      	mov	r7, r0
 8017c56:	1c78      	adds	r0, r7, #1
 8017c58:	d1d6      	bne.n	8017c08 <_vfiprintf_r+0x1bc>
 8017c5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8017c5c:	07d9      	lsls	r1, r3, #31
 8017c5e:	d405      	bmi.n	8017c6c <_vfiprintf_r+0x220>
 8017c60:	89ab      	ldrh	r3, [r5, #12]
 8017c62:	059a      	lsls	r2, r3, #22
 8017c64:	d402      	bmi.n	8017c6c <_vfiprintf_r+0x220>
 8017c66:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8017c68:	f7fd fa30 	bl	80150cc <__retarget_lock_release_recursive>
 8017c6c:	89ab      	ldrh	r3, [r5, #12]
 8017c6e:	065b      	lsls	r3, r3, #25
 8017c70:	f53f af12 	bmi.w	8017a98 <_vfiprintf_r+0x4c>
 8017c74:	9809      	ldr	r0, [sp, #36]	; 0x24
 8017c76:	e711      	b.n	8017a9c <_vfiprintf_r+0x50>
 8017c78:	ab03      	add	r3, sp, #12
 8017c7a:	9300      	str	r3, [sp, #0]
 8017c7c:	462a      	mov	r2, r5
 8017c7e:	4630      	mov	r0, r6
 8017c80:	4b08      	ldr	r3, [pc, #32]	; (8017ca4 <_vfiprintf_r+0x258>)
 8017c82:	a904      	add	r1, sp, #16
 8017c84:	f7fd fd9a 	bl	80157bc <_printf_i>
 8017c88:	e7e4      	b.n	8017c54 <_vfiprintf_r+0x208>
 8017c8a:	bf00      	nop
 8017c8c:	0801c4f8 	.word	0x0801c4f8
 8017c90:	0801c518 	.word	0x0801c518
 8017c94:	0801c4d8 	.word	0x0801c4d8
 8017c98:	0801c694 	.word	0x0801c694
 8017c9c:	0801c69e 	.word	0x0801c69e
 8017ca0:	08015285 	.word	0x08015285
 8017ca4:	08017a27 	.word	0x08017a27
 8017ca8:	0801c69a 	.word	0x0801c69a

08017cac <_sbrk_r>:
 8017cac:	b538      	push	{r3, r4, r5, lr}
 8017cae:	2300      	movs	r3, #0
 8017cb0:	4d05      	ldr	r5, [pc, #20]	; (8017cc8 <_sbrk_r+0x1c>)
 8017cb2:	4604      	mov	r4, r0
 8017cb4:	4608      	mov	r0, r1
 8017cb6:	602b      	str	r3, [r5, #0]
 8017cb8:	f7f8 ff0c 	bl	8010ad4 <_sbrk>
 8017cbc:	1c43      	adds	r3, r0, #1
 8017cbe:	d102      	bne.n	8017cc6 <_sbrk_r+0x1a>
 8017cc0:	682b      	ldr	r3, [r5, #0]
 8017cc2:	b103      	cbz	r3, 8017cc6 <_sbrk_r+0x1a>
 8017cc4:	6023      	str	r3, [r4, #0]
 8017cc6:	bd38      	pop	{r3, r4, r5, pc}
 8017cc8:	20001e5c 	.word	0x20001e5c

08017ccc <__sread>:
 8017ccc:	b510      	push	{r4, lr}
 8017cce:	460c      	mov	r4, r1
 8017cd0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017cd4:	f000 f908 	bl	8017ee8 <_read_r>
 8017cd8:	2800      	cmp	r0, #0
 8017cda:	bfab      	itete	ge
 8017cdc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8017cde:	89a3      	ldrhlt	r3, [r4, #12]
 8017ce0:	181b      	addge	r3, r3, r0
 8017ce2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8017ce6:	bfac      	ite	ge
 8017ce8:	6563      	strge	r3, [r4, #84]	; 0x54
 8017cea:	81a3      	strhlt	r3, [r4, #12]
 8017cec:	bd10      	pop	{r4, pc}

08017cee <__swrite>:
 8017cee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8017cf2:	461f      	mov	r7, r3
 8017cf4:	898b      	ldrh	r3, [r1, #12]
 8017cf6:	4605      	mov	r5, r0
 8017cf8:	05db      	lsls	r3, r3, #23
 8017cfa:	460c      	mov	r4, r1
 8017cfc:	4616      	mov	r6, r2
 8017cfe:	d505      	bpl.n	8017d0c <__swrite+0x1e>
 8017d00:	2302      	movs	r3, #2
 8017d02:	2200      	movs	r2, #0
 8017d04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017d08:	f000 f898 	bl	8017e3c <_lseek_r>
 8017d0c:	89a3      	ldrh	r3, [r4, #12]
 8017d0e:	4632      	mov	r2, r6
 8017d10:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8017d14:	81a3      	strh	r3, [r4, #12]
 8017d16:	4628      	mov	r0, r5
 8017d18:	463b      	mov	r3, r7
 8017d1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8017d1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8017d22:	f000 b817 	b.w	8017d54 <_write_r>

08017d26 <__sseek>:
 8017d26:	b510      	push	{r4, lr}
 8017d28:	460c      	mov	r4, r1
 8017d2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017d2e:	f000 f885 	bl	8017e3c <_lseek_r>
 8017d32:	1c43      	adds	r3, r0, #1
 8017d34:	89a3      	ldrh	r3, [r4, #12]
 8017d36:	bf15      	itete	ne
 8017d38:	6560      	strne	r0, [r4, #84]	; 0x54
 8017d3a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8017d3e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8017d42:	81a3      	strheq	r3, [r4, #12]
 8017d44:	bf18      	it	ne
 8017d46:	81a3      	strhne	r3, [r4, #12]
 8017d48:	bd10      	pop	{r4, pc}

08017d4a <__sclose>:
 8017d4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8017d4e:	f000 b831 	b.w	8017db4 <_close_r>
	...

08017d54 <_write_r>:
 8017d54:	b538      	push	{r3, r4, r5, lr}
 8017d56:	4604      	mov	r4, r0
 8017d58:	4608      	mov	r0, r1
 8017d5a:	4611      	mov	r1, r2
 8017d5c:	2200      	movs	r2, #0
 8017d5e:	4d05      	ldr	r5, [pc, #20]	; (8017d74 <_write_r+0x20>)
 8017d60:	602a      	str	r2, [r5, #0]
 8017d62:	461a      	mov	r2, r3
 8017d64:	f7f8 fe6a 	bl	8010a3c <_write>
 8017d68:	1c43      	adds	r3, r0, #1
 8017d6a:	d102      	bne.n	8017d72 <_write_r+0x1e>
 8017d6c:	682b      	ldr	r3, [r5, #0]
 8017d6e:	b103      	cbz	r3, 8017d72 <_write_r+0x1e>
 8017d70:	6023      	str	r3, [r4, #0]
 8017d72:	bd38      	pop	{r3, r4, r5, pc}
 8017d74:	20001e5c 	.word	0x20001e5c

08017d78 <__assert_func>:
 8017d78:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017d7a:	4614      	mov	r4, r2
 8017d7c:	461a      	mov	r2, r3
 8017d7e:	4b09      	ldr	r3, [pc, #36]	; (8017da4 <__assert_func+0x2c>)
 8017d80:	4605      	mov	r5, r0
 8017d82:	681b      	ldr	r3, [r3, #0]
 8017d84:	68d8      	ldr	r0, [r3, #12]
 8017d86:	b14c      	cbz	r4, 8017d9c <__assert_func+0x24>
 8017d88:	4b07      	ldr	r3, [pc, #28]	; (8017da8 <__assert_func+0x30>)
 8017d8a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8017d8e:	9100      	str	r1, [sp, #0]
 8017d90:	462b      	mov	r3, r5
 8017d92:	4906      	ldr	r1, [pc, #24]	; (8017dac <__assert_func+0x34>)
 8017d94:	f000 f81e 	bl	8017dd4 <fiprintf>
 8017d98:	f000 f8c5 	bl	8017f26 <abort>
 8017d9c:	4b04      	ldr	r3, [pc, #16]	; (8017db0 <__assert_func+0x38>)
 8017d9e:	461c      	mov	r4, r3
 8017da0:	e7f3      	b.n	8017d8a <__assert_func+0x12>
 8017da2:	bf00      	nop
 8017da4:	20000108 	.word	0x20000108
 8017da8:	0801c6a5 	.word	0x0801c6a5
 8017dac:	0801c6b2 	.word	0x0801c6b2
 8017db0:	0801c6e0 	.word	0x0801c6e0

08017db4 <_close_r>:
 8017db4:	b538      	push	{r3, r4, r5, lr}
 8017db6:	2300      	movs	r3, #0
 8017db8:	4d05      	ldr	r5, [pc, #20]	; (8017dd0 <_close_r+0x1c>)
 8017dba:	4604      	mov	r4, r0
 8017dbc:	4608      	mov	r0, r1
 8017dbe:	602b      	str	r3, [r5, #0]
 8017dc0:	f7f8 fe58 	bl	8010a74 <_close>
 8017dc4:	1c43      	adds	r3, r0, #1
 8017dc6:	d102      	bne.n	8017dce <_close_r+0x1a>
 8017dc8:	682b      	ldr	r3, [r5, #0]
 8017dca:	b103      	cbz	r3, 8017dce <_close_r+0x1a>
 8017dcc:	6023      	str	r3, [r4, #0]
 8017dce:	bd38      	pop	{r3, r4, r5, pc}
 8017dd0:	20001e5c 	.word	0x20001e5c

08017dd4 <fiprintf>:
 8017dd4:	b40e      	push	{r1, r2, r3}
 8017dd6:	b503      	push	{r0, r1, lr}
 8017dd8:	4601      	mov	r1, r0
 8017dda:	ab03      	add	r3, sp, #12
 8017ddc:	4805      	ldr	r0, [pc, #20]	; (8017df4 <fiprintf+0x20>)
 8017dde:	f853 2b04 	ldr.w	r2, [r3], #4
 8017de2:	6800      	ldr	r0, [r0, #0]
 8017de4:	9301      	str	r3, [sp, #4]
 8017de6:	f7ff fe31 	bl	8017a4c <_vfiprintf_r>
 8017dea:	b002      	add	sp, #8
 8017dec:	f85d eb04 	ldr.w	lr, [sp], #4
 8017df0:	b003      	add	sp, #12
 8017df2:	4770      	bx	lr
 8017df4:	20000108 	.word	0x20000108

08017df8 <_fstat_r>:
 8017df8:	b538      	push	{r3, r4, r5, lr}
 8017dfa:	2300      	movs	r3, #0
 8017dfc:	4d06      	ldr	r5, [pc, #24]	; (8017e18 <_fstat_r+0x20>)
 8017dfe:	4604      	mov	r4, r0
 8017e00:	4608      	mov	r0, r1
 8017e02:	4611      	mov	r1, r2
 8017e04:	602b      	str	r3, [r5, #0]
 8017e06:	f7f8 fe40 	bl	8010a8a <_fstat>
 8017e0a:	1c43      	adds	r3, r0, #1
 8017e0c:	d102      	bne.n	8017e14 <_fstat_r+0x1c>
 8017e0e:	682b      	ldr	r3, [r5, #0]
 8017e10:	b103      	cbz	r3, 8017e14 <_fstat_r+0x1c>
 8017e12:	6023      	str	r3, [r4, #0]
 8017e14:	bd38      	pop	{r3, r4, r5, pc}
 8017e16:	bf00      	nop
 8017e18:	20001e5c 	.word	0x20001e5c

08017e1c <_isatty_r>:
 8017e1c:	b538      	push	{r3, r4, r5, lr}
 8017e1e:	2300      	movs	r3, #0
 8017e20:	4d05      	ldr	r5, [pc, #20]	; (8017e38 <_isatty_r+0x1c>)
 8017e22:	4604      	mov	r4, r0
 8017e24:	4608      	mov	r0, r1
 8017e26:	602b      	str	r3, [r5, #0]
 8017e28:	f7f8 fe3e 	bl	8010aa8 <_isatty>
 8017e2c:	1c43      	adds	r3, r0, #1
 8017e2e:	d102      	bne.n	8017e36 <_isatty_r+0x1a>
 8017e30:	682b      	ldr	r3, [r5, #0]
 8017e32:	b103      	cbz	r3, 8017e36 <_isatty_r+0x1a>
 8017e34:	6023      	str	r3, [r4, #0]
 8017e36:	bd38      	pop	{r3, r4, r5, pc}
 8017e38:	20001e5c 	.word	0x20001e5c

08017e3c <_lseek_r>:
 8017e3c:	b538      	push	{r3, r4, r5, lr}
 8017e3e:	4604      	mov	r4, r0
 8017e40:	4608      	mov	r0, r1
 8017e42:	4611      	mov	r1, r2
 8017e44:	2200      	movs	r2, #0
 8017e46:	4d05      	ldr	r5, [pc, #20]	; (8017e5c <_lseek_r+0x20>)
 8017e48:	602a      	str	r2, [r5, #0]
 8017e4a:	461a      	mov	r2, r3
 8017e4c:	f7f8 fe36 	bl	8010abc <_lseek>
 8017e50:	1c43      	adds	r3, r0, #1
 8017e52:	d102      	bne.n	8017e5a <_lseek_r+0x1e>
 8017e54:	682b      	ldr	r3, [r5, #0]
 8017e56:	b103      	cbz	r3, 8017e5a <_lseek_r+0x1e>
 8017e58:	6023      	str	r3, [r4, #0]
 8017e5a:	bd38      	pop	{r3, r4, r5, pc}
 8017e5c:	20001e5c 	.word	0x20001e5c

08017e60 <__ascii_mbtowc>:
 8017e60:	b082      	sub	sp, #8
 8017e62:	b901      	cbnz	r1, 8017e66 <__ascii_mbtowc+0x6>
 8017e64:	a901      	add	r1, sp, #4
 8017e66:	b142      	cbz	r2, 8017e7a <__ascii_mbtowc+0x1a>
 8017e68:	b14b      	cbz	r3, 8017e7e <__ascii_mbtowc+0x1e>
 8017e6a:	7813      	ldrb	r3, [r2, #0]
 8017e6c:	600b      	str	r3, [r1, #0]
 8017e6e:	7812      	ldrb	r2, [r2, #0]
 8017e70:	1e10      	subs	r0, r2, #0
 8017e72:	bf18      	it	ne
 8017e74:	2001      	movne	r0, #1
 8017e76:	b002      	add	sp, #8
 8017e78:	4770      	bx	lr
 8017e7a:	4610      	mov	r0, r2
 8017e7c:	e7fb      	b.n	8017e76 <__ascii_mbtowc+0x16>
 8017e7e:	f06f 0001 	mvn.w	r0, #1
 8017e82:	e7f8      	b.n	8017e76 <__ascii_mbtowc+0x16>

08017e84 <__malloc_lock>:
 8017e84:	4801      	ldr	r0, [pc, #4]	; (8017e8c <__malloc_lock+0x8>)
 8017e86:	f7fd b920 	b.w	80150ca <__retarget_lock_acquire_recursive>
 8017e8a:	bf00      	nop
 8017e8c:	20001e54 	.word	0x20001e54

08017e90 <__malloc_unlock>:
 8017e90:	4801      	ldr	r0, [pc, #4]	; (8017e98 <__malloc_unlock+0x8>)
 8017e92:	f7fd b91b 	b.w	80150cc <__retarget_lock_release_recursive>
 8017e96:	bf00      	nop
 8017e98:	20001e54 	.word	0x20001e54

08017e9c <_realloc_r>:
 8017e9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017e9e:	4607      	mov	r7, r0
 8017ea0:	4614      	mov	r4, r2
 8017ea2:	460e      	mov	r6, r1
 8017ea4:	b921      	cbnz	r1, 8017eb0 <_realloc_r+0x14>
 8017ea6:	4611      	mov	r1, r2
 8017ea8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8017eac:	f7ff bbf0 	b.w	8017690 <_malloc_r>
 8017eb0:	b922      	cbnz	r2, 8017ebc <_realloc_r+0x20>
 8017eb2:	f7ff fba1 	bl	80175f8 <_free_r>
 8017eb6:	4625      	mov	r5, r4
 8017eb8:	4628      	mov	r0, r5
 8017eba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017ebc:	f000 f83a 	bl	8017f34 <_malloc_usable_size_r>
 8017ec0:	42a0      	cmp	r0, r4
 8017ec2:	d20f      	bcs.n	8017ee4 <_realloc_r+0x48>
 8017ec4:	4621      	mov	r1, r4
 8017ec6:	4638      	mov	r0, r7
 8017ec8:	f7ff fbe2 	bl	8017690 <_malloc_r>
 8017ecc:	4605      	mov	r5, r0
 8017ece:	2800      	cmp	r0, #0
 8017ed0:	d0f2      	beq.n	8017eb8 <_realloc_r+0x1c>
 8017ed2:	4631      	mov	r1, r6
 8017ed4:	4622      	mov	r2, r4
 8017ed6:	f7fd f908 	bl	80150ea <memcpy>
 8017eda:	4631      	mov	r1, r6
 8017edc:	4638      	mov	r0, r7
 8017ede:	f7ff fb8b 	bl	80175f8 <_free_r>
 8017ee2:	e7e9      	b.n	8017eb8 <_realloc_r+0x1c>
 8017ee4:	4635      	mov	r5, r6
 8017ee6:	e7e7      	b.n	8017eb8 <_realloc_r+0x1c>

08017ee8 <_read_r>:
 8017ee8:	b538      	push	{r3, r4, r5, lr}
 8017eea:	4604      	mov	r4, r0
 8017eec:	4608      	mov	r0, r1
 8017eee:	4611      	mov	r1, r2
 8017ef0:	2200      	movs	r2, #0
 8017ef2:	4d05      	ldr	r5, [pc, #20]	; (8017f08 <_read_r+0x20>)
 8017ef4:	602a      	str	r2, [r5, #0]
 8017ef6:	461a      	mov	r2, r3
 8017ef8:	f7f8 fd83 	bl	8010a02 <_read>
 8017efc:	1c43      	adds	r3, r0, #1
 8017efe:	d102      	bne.n	8017f06 <_read_r+0x1e>
 8017f00:	682b      	ldr	r3, [r5, #0]
 8017f02:	b103      	cbz	r3, 8017f06 <_read_r+0x1e>
 8017f04:	6023      	str	r3, [r4, #0]
 8017f06:	bd38      	pop	{r3, r4, r5, pc}
 8017f08:	20001e5c 	.word	0x20001e5c

08017f0c <__ascii_wctomb>:
 8017f0c:	4603      	mov	r3, r0
 8017f0e:	4608      	mov	r0, r1
 8017f10:	b141      	cbz	r1, 8017f24 <__ascii_wctomb+0x18>
 8017f12:	2aff      	cmp	r2, #255	; 0xff
 8017f14:	d904      	bls.n	8017f20 <__ascii_wctomb+0x14>
 8017f16:	228a      	movs	r2, #138	; 0x8a
 8017f18:	f04f 30ff 	mov.w	r0, #4294967295
 8017f1c:	601a      	str	r2, [r3, #0]
 8017f1e:	4770      	bx	lr
 8017f20:	2001      	movs	r0, #1
 8017f22:	700a      	strb	r2, [r1, #0]
 8017f24:	4770      	bx	lr

08017f26 <abort>:
 8017f26:	2006      	movs	r0, #6
 8017f28:	b508      	push	{r3, lr}
 8017f2a:	f000 f833 	bl	8017f94 <raise>
 8017f2e:	2001      	movs	r0, #1
 8017f30:	f7f8 fd5d 	bl	80109ee <_exit>

08017f34 <_malloc_usable_size_r>:
 8017f34:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8017f38:	1f18      	subs	r0, r3, #4
 8017f3a:	2b00      	cmp	r3, #0
 8017f3c:	bfbc      	itt	lt
 8017f3e:	580b      	ldrlt	r3, [r1, r0]
 8017f40:	18c0      	addlt	r0, r0, r3
 8017f42:	4770      	bx	lr

08017f44 <_raise_r>:
 8017f44:	291f      	cmp	r1, #31
 8017f46:	b538      	push	{r3, r4, r5, lr}
 8017f48:	4604      	mov	r4, r0
 8017f4a:	460d      	mov	r5, r1
 8017f4c:	d904      	bls.n	8017f58 <_raise_r+0x14>
 8017f4e:	2316      	movs	r3, #22
 8017f50:	6003      	str	r3, [r0, #0]
 8017f52:	f04f 30ff 	mov.w	r0, #4294967295
 8017f56:	bd38      	pop	{r3, r4, r5, pc}
 8017f58:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8017f5a:	b112      	cbz	r2, 8017f62 <_raise_r+0x1e>
 8017f5c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8017f60:	b94b      	cbnz	r3, 8017f76 <_raise_r+0x32>
 8017f62:	4620      	mov	r0, r4
 8017f64:	f000 f830 	bl	8017fc8 <_getpid_r>
 8017f68:	462a      	mov	r2, r5
 8017f6a:	4601      	mov	r1, r0
 8017f6c:	4620      	mov	r0, r4
 8017f6e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8017f72:	f000 b817 	b.w	8017fa4 <_kill_r>
 8017f76:	2b01      	cmp	r3, #1
 8017f78:	d00a      	beq.n	8017f90 <_raise_r+0x4c>
 8017f7a:	1c59      	adds	r1, r3, #1
 8017f7c:	d103      	bne.n	8017f86 <_raise_r+0x42>
 8017f7e:	2316      	movs	r3, #22
 8017f80:	6003      	str	r3, [r0, #0]
 8017f82:	2001      	movs	r0, #1
 8017f84:	e7e7      	b.n	8017f56 <_raise_r+0x12>
 8017f86:	2400      	movs	r4, #0
 8017f88:	4628      	mov	r0, r5
 8017f8a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8017f8e:	4798      	blx	r3
 8017f90:	2000      	movs	r0, #0
 8017f92:	e7e0      	b.n	8017f56 <_raise_r+0x12>

08017f94 <raise>:
 8017f94:	4b02      	ldr	r3, [pc, #8]	; (8017fa0 <raise+0xc>)
 8017f96:	4601      	mov	r1, r0
 8017f98:	6818      	ldr	r0, [r3, #0]
 8017f9a:	f7ff bfd3 	b.w	8017f44 <_raise_r>
 8017f9e:	bf00      	nop
 8017fa0:	20000108 	.word	0x20000108

08017fa4 <_kill_r>:
 8017fa4:	b538      	push	{r3, r4, r5, lr}
 8017fa6:	2300      	movs	r3, #0
 8017fa8:	4d06      	ldr	r5, [pc, #24]	; (8017fc4 <_kill_r+0x20>)
 8017faa:	4604      	mov	r4, r0
 8017fac:	4608      	mov	r0, r1
 8017fae:	4611      	mov	r1, r2
 8017fb0:	602b      	str	r3, [r5, #0]
 8017fb2:	f7f8 fd0c 	bl	80109ce <_kill>
 8017fb6:	1c43      	adds	r3, r0, #1
 8017fb8:	d102      	bne.n	8017fc0 <_kill_r+0x1c>
 8017fba:	682b      	ldr	r3, [r5, #0]
 8017fbc:	b103      	cbz	r3, 8017fc0 <_kill_r+0x1c>
 8017fbe:	6023      	str	r3, [r4, #0]
 8017fc0:	bd38      	pop	{r3, r4, r5, pc}
 8017fc2:	bf00      	nop
 8017fc4:	20001e5c 	.word	0x20001e5c

08017fc8 <_getpid_r>:
 8017fc8:	f7f8 bcfa 	b.w	80109c0 <_getpid>

08017fcc <cos>:
 8017fcc:	b530      	push	{r4, r5, lr}
 8017fce:	4a1e      	ldr	r2, [pc, #120]	; (8018048 <cos+0x7c>)
 8017fd0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8017fd4:	4293      	cmp	r3, r2
 8017fd6:	b087      	sub	sp, #28
 8017fd8:	dc04      	bgt.n	8017fe4 <cos+0x18>
 8017fda:	2200      	movs	r2, #0
 8017fdc:	2300      	movs	r3, #0
 8017fde:	f001 fb4b 	bl	8019678 <__kernel_cos>
 8017fe2:	e006      	b.n	8017ff2 <cos+0x26>
 8017fe4:	4a19      	ldr	r2, [pc, #100]	; (801804c <cos+0x80>)
 8017fe6:	4293      	cmp	r3, r2
 8017fe8:	dd05      	ble.n	8017ff6 <cos+0x2a>
 8017fea:	4602      	mov	r2, r0
 8017fec:	460b      	mov	r3, r1
 8017fee:	f7ed ff07 	bl	8005e00 <__aeabi_dsub>
 8017ff2:	b007      	add	sp, #28
 8017ff4:	bd30      	pop	{r4, r5, pc}
 8017ff6:	aa02      	add	r2, sp, #8
 8017ff8:	f000 fd0a 	bl	8018a10 <__ieee754_rem_pio2>
 8017ffc:	f000 0003 	and.w	r0, r0, #3
 8018000:	2801      	cmp	r0, #1
 8018002:	d007      	beq.n	8018014 <cos+0x48>
 8018004:	2802      	cmp	r0, #2
 8018006:	d00f      	beq.n	8018028 <cos+0x5c>
 8018008:	b9a8      	cbnz	r0, 8018036 <cos+0x6a>
 801800a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801800e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018012:	e7e4      	b.n	8017fde <cos+0x12>
 8018014:	9000      	str	r0, [sp, #0]
 8018016:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801801a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801801e:	f001 ff33 	bl	8019e88 <__kernel_sin>
 8018022:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8018026:	e7e4      	b.n	8017ff2 <cos+0x26>
 8018028:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801802c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018030:	f001 fb22 	bl	8019678 <__kernel_cos>
 8018034:	e7f5      	b.n	8018022 <cos+0x56>
 8018036:	2301      	movs	r3, #1
 8018038:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801803c:	9300      	str	r3, [sp, #0]
 801803e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018042:	f001 ff21 	bl	8019e88 <__kernel_sin>
 8018046:	e7d4      	b.n	8017ff2 <cos+0x26>
 8018048:	3fe921fb 	.word	0x3fe921fb
 801804c:	7fefffff 	.word	0x7fefffff

08018050 <fabs>:
 8018050:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8018054:	4770      	bx	lr
	...

08018058 <floor>:
 8018058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801805c:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8018060:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8018064:	2e13      	cmp	r6, #19
 8018066:	4602      	mov	r2, r0
 8018068:	460b      	mov	r3, r1
 801806a:	4607      	mov	r7, r0
 801806c:	460c      	mov	r4, r1
 801806e:	4605      	mov	r5, r0
 8018070:	dc34      	bgt.n	80180dc <floor+0x84>
 8018072:	2e00      	cmp	r6, #0
 8018074:	da15      	bge.n	80180a2 <floor+0x4a>
 8018076:	a334      	add	r3, pc, #208	; (adr r3, 8018148 <floor+0xf0>)
 8018078:	e9d3 2300 	ldrd	r2, r3, [r3]
 801807c:	f7ed fec2 	bl	8005e04 <__adddf3>
 8018080:	2200      	movs	r2, #0
 8018082:	2300      	movs	r3, #0
 8018084:	f7ee fb04 	bl	8006690 <__aeabi_dcmpgt>
 8018088:	b140      	cbz	r0, 801809c <floor+0x44>
 801808a:	2c00      	cmp	r4, #0
 801808c:	da59      	bge.n	8018142 <floor+0xea>
 801808e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8018092:	ea57 0503 	orrs.w	r5, r7, r3
 8018096:	d001      	beq.n	801809c <floor+0x44>
 8018098:	2500      	movs	r5, #0
 801809a:	4c2d      	ldr	r4, [pc, #180]	; (8018150 <floor+0xf8>)
 801809c:	4623      	mov	r3, r4
 801809e:	462f      	mov	r7, r5
 80180a0:	e025      	b.n	80180ee <floor+0x96>
 80180a2:	4a2c      	ldr	r2, [pc, #176]	; (8018154 <floor+0xfc>)
 80180a4:	fa42 f806 	asr.w	r8, r2, r6
 80180a8:	ea01 0208 	and.w	r2, r1, r8
 80180ac:	4302      	orrs	r2, r0
 80180ae:	d01e      	beq.n	80180ee <floor+0x96>
 80180b0:	a325      	add	r3, pc, #148	; (adr r3, 8018148 <floor+0xf0>)
 80180b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80180b6:	f7ed fea5 	bl	8005e04 <__adddf3>
 80180ba:	2200      	movs	r2, #0
 80180bc:	2300      	movs	r3, #0
 80180be:	f7ee fae7 	bl	8006690 <__aeabi_dcmpgt>
 80180c2:	2800      	cmp	r0, #0
 80180c4:	d0ea      	beq.n	801809c <floor+0x44>
 80180c6:	2c00      	cmp	r4, #0
 80180c8:	bfbe      	ittt	lt
 80180ca:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80180ce:	fa43 f606 	asrlt.w	r6, r3, r6
 80180d2:	19a4      	addlt	r4, r4, r6
 80180d4:	2500      	movs	r5, #0
 80180d6:	ea24 0408 	bic.w	r4, r4, r8
 80180da:	e7df      	b.n	801809c <floor+0x44>
 80180dc:	2e33      	cmp	r6, #51	; 0x33
 80180de:	dd0a      	ble.n	80180f6 <floor+0x9e>
 80180e0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80180e4:	d103      	bne.n	80180ee <floor+0x96>
 80180e6:	f7ed fe8d 	bl	8005e04 <__adddf3>
 80180ea:	4607      	mov	r7, r0
 80180ec:	460b      	mov	r3, r1
 80180ee:	4638      	mov	r0, r7
 80180f0:	4619      	mov	r1, r3
 80180f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80180f6:	f04f 32ff 	mov.w	r2, #4294967295
 80180fa:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 80180fe:	fa22 f808 	lsr.w	r8, r2, r8
 8018102:	ea18 0f00 	tst.w	r8, r0
 8018106:	d0f2      	beq.n	80180ee <floor+0x96>
 8018108:	a30f      	add	r3, pc, #60	; (adr r3, 8018148 <floor+0xf0>)
 801810a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801810e:	f7ed fe79 	bl	8005e04 <__adddf3>
 8018112:	2200      	movs	r2, #0
 8018114:	2300      	movs	r3, #0
 8018116:	f7ee fabb 	bl	8006690 <__aeabi_dcmpgt>
 801811a:	2800      	cmp	r0, #0
 801811c:	d0be      	beq.n	801809c <floor+0x44>
 801811e:	2c00      	cmp	r4, #0
 8018120:	da02      	bge.n	8018128 <floor+0xd0>
 8018122:	2e14      	cmp	r6, #20
 8018124:	d103      	bne.n	801812e <floor+0xd6>
 8018126:	3401      	adds	r4, #1
 8018128:	ea25 0508 	bic.w	r5, r5, r8
 801812c:	e7b6      	b.n	801809c <floor+0x44>
 801812e:	2301      	movs	r3, #1
 8018130:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8018134:	fa03 f606 	lsl.w	r6, r3, r6
 8018138:	4435      	add	r5, r6
 801813a:	42bd      	cmp	r5, r7
 801813c:	bf38      	it	cc
 801813e:	18e4      	addcc	r4, r4, r3
 8018140:	e7f2      	b.n	8018128 <floor+0xd0>
 8018142:	2500      	movs	r5, #0
 8018144:	462c      	mov	r4, r5
 8018146:	e7a9      	b.n	801809c <floor+0x44>
 8018148:	8800759c 	.word	0x8800759c
 801814c:	7e37e43c 	.word	0x7e37e43c
 8018150:	bff00000 	.word	0xbff00000
 8018154:	000fffff 	.word	0x000fffff

08018158 <sin>:
 8018158:	b530      	push	{r4, r5, lr}
 801815a:	4a20      	ldr	r2, [pc, #128]	; (80181dc <sin+0x84>)
 801815c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8018160:	4293      	cmp	r3, r2
 8018162:	b087      	sub	sp, #28
 8018164:	dc06      	bgt.n	8018174 <sin+0x1c>
 8018166:	2300      	movs	r3, #0
 8018168:	2200      	movs	r2, #0
 801816a:	9300      	str	r3, [sp, #0]
 801816c:	2300      	movs	r3, #0
 801816e:	f001 fe8b 	bl	8019e88 <__kernel_sin>
 8018172:	e006      	b.n	8018182 <sin+0x2a>
 8018174:	4a1a      	ldr	r2, [pc, #104]	; (80181e0 <sin+0x88>)
 8018176:	4293      	cmp	r3, r2
 8018178:	dd05      	ble.n	8018186 <sin+0x2e>
 801817a:	4602      	mov	r2, r0
 801817c:	460b      	mov	r3, r1
 801817e:	f7ed fe3f 	bl	8005e00 <__aeabi_dsub>
 8018182:	b007      	add	sp, #28
 8018184:	bd30      	pop	{r4, r5, pc}
 8018186:	aa02      	add	r2, sp, #8
 8018188:	f000 fc42 	bl	8018a10 <__ieee754_rem_pio2>
 801818c:	f000 0003 	and.w	r0, r0, #3
 8018190:	2801      	cmp	r0, #1
 8018192:	d009      	beq.n	80181a8 <sin+0x50>
 8018194:	2802      	cmp	r0, #2
 8018196:	d00e      	beq.n	80181b6 <sin+0x5e>
 8018198:	b9c0      	cbnz	r0, 80181cc <sin+0x74>
 801819a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801819e:	2301      	movs	r3, #1
 80181a0:	9300      	str	r3, [sp, #0]
 80181a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80181a6:	e7e2      	b.n	801816e <sin+0x16>
 80181a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80181ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80181b0:	f001 fa62 	bl	8019678 <__kernel_cos>
 80181b4:	e7e5      	b.n	8018182 <sin+0x2a>
 80181b6:	2301      	movs	r3, #1
 80181b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80181bc:	9300      	str	r3, [sp, #0]
 80181be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80181c2:	f001 fe61 	bl	8019e88 <__kernel_sin>
 80181c6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80181ca:	e7da      	b.n	8018182 <sin+0x2a>
 80181cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80181d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80181d4:	f001 fa50 	bl	8019678 <__kernel_cos>
 80181d8:	e7f5      	b.n	80181c6 <sin+0x6e>
 80181da:	bf00      	nop
 80181dc:	3fe921fb 	.word	0x3fe921fb
 80181e0:	7fefffff 	.word	0x7fefffff

080181e4 <cosf>:
 80181e4:	b507      	push	{r0, r1, r2, lr}
 80181e6:	4a18      	ldr	r2, [pc, #96]	; (8018248 <cosf+0x64>)
 80181e8:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 80181ec:	4293      	cmp	r3, r2
 80181ee:	4601      	mov	r1, r0
 80181f0:	dc03      	bgt.n	80181fa <cosf+0x16>
 80181f2:	2100      	movs	r1, #0
 80181f4:	f001 fefe 	bl	8019ff4 <__kernel_cosf>
 80181f8:	e004      	b.n	8018204 <cosf+0x20>
 80181fa:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80181fe:	db04      	blt.n	801820a <cosf+0x26>
 8018200:	f7ee fb02 	bl	8006808 <__aeabi_fsub>
 8018204:	b003      	add	sp, #12
 8018206:	f85d fb04 	ldr.w	pc, [sp], #4
 801820a:	4669      	mov	r1, sp
 801820c:	f001 f884 	bl	8019318 <__ieee754_rem_pio2f>
 8018210:	f000 0203 	and.w	r2, r0, #3
 8018214:	2a01      	cmp	r2, #1
 8018216:	d005      	beq.n	8018224 <cosf+0x40>
 8018218:	2a02      	cmp	r2, #2
 801821a:	d00a      	beq.n	8018232 <cosf+0x4e>
 801821c:	b972      	cbnz	r2, 801823c <cosf+0x58>
 801821e:	9901      	ldr	r1, [sp, #4]
 8018220:	9800      	ldr	r0, [sp, #0]
 8018222:	e7e7      	b.n	80181f4 <cosf+0x10>
 8018224:	9901      	ldr	r1, [sp, #4]
 8018226:	9800      	ldr	r0, [sp, #0]
 8018228:	f002 fa1a 	bl	801a660 <__kernel_sinf>
 801822c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8018230:	e7e8      	b.n	8018204 <cosf+0x20>
 8018232:	9901      	ldr	r1, [sp, #4]
 8018234:	9800      	ldr	r0, [sp, #0]
 8018236:	f001 fedd 	bl	8019ff4 <__kernel_cosf>
 801823a:	e7f7      	b.n	801822c <cosf+0x48>
 801823c:	2201      	movs	r2, #1
 801823e:	9901      	ldr	r1, [sp, #4]
 8018240:	9800      	ldr	r0, [sp, #0]
 8018242:	f002 fa0d 	bl	801a660 <__kernel_sinf>
 8018246:	e7dd      	b.n	8018204 <cosf+0x20>
 8018248:	3f490fd8 	.word	0x3f490fd8

0801824c <sinf>:
 801824c:	b507      	push	{r0, r1, r2, lr}
 801824e:	4a19      	ldr	r2, [pc, #100]	; (80182b4 <sinf+0x68>)
 8018250:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8018254:	4293      	cmp	r3, r2
 8018256:	4601      	mov	r1, r0
 8018258:	dc04      	bgt.n	8018264 <sinf+0x18>
 801825a:	2200      	movs	r2, #0
 801825c:	2100      	movs	r1, #0
 801825e:	f002 f9ff 	bl	801a660 <__kernel_sinf>
 8018262:	e004      	b.n	801826e <sinf+0x22>
 8018264:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8018268:	db04      	blt.n	8018274 <sinf+0x28>
 801826a:	f7ee facd 	bl	8006808 <__aeabi_fsub>
 801826e:	b003      	add	sp, #12
 8018270:	f85d fb04 	ldr.w	pc, [sp], #4
 8018274:	4669      	mov	r1, sp
 8018276:	f001 f84f 	bl	8019318 <__ieee754_rem_pio2f>
 801827a:	f000 0003 	and.w	r0, r0, #3
 801827e:	2801      	cmp	r0, #1
 8018280:	d006      	beq.n	8018290 <sinf+0x44>
 8018282:	2802      	cmp	r0, #2
 8018284:	d009      	beq.n	801829a <sinf+0x4e>
 8018286:	b980      	cbnz	r0, 80182aa <sinf+0x5e>
 8018288:	2201      	movs	r2, #1
 801828a:	9901      	ldr	r1, [sp, #4]
 801828c:	9800      	ldr	r0, [sp, #0]
 801828e:	e7e6      	b.n	801825e <sinf+0x12>
 8018290:	9901      	ldr	r1, [sp, #4]
 8018292:	9800      	ldr	r0, [sp, #0]
 8018294:	f001 feae 	bl	8019ff4 <__kernel_cosf>
 8018298:	e7e9      	b.n	801826e <sinf+0x22>
 801829a:	2201      	movs	r2, #1
 801829c:	9901      	ldr	r1, [sp, #4]
 801829e:	9800      	ldr	r0, [sp, #0]
 80182a0:	f002 f9de 	bl	801a660 <__kernel_sinf>
 80182a4:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80182a8:	e7e1      	b.n	801826e <sinf+0x22>
 80182aa:	9901      	ldr	r1, [sp, #4]
 80182ac:	9800      	ldr	r0, [sp, #0]
 80182ae:	f001 fea1 	bl	8019ff4 <__kernel_cosf>
 80182b2:	e7f7      	b.n	80182a4 <sinf+0x58>
 80182b4:	3f490fd8 	.word	0x3f490fd8

080182b8 <fmod>:
 80182b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80182bc:	461f      	mov	r7, r3
 80182be:	4680      	mov	r8, r0
 80182c0:	4689      	mov	r9, r1
 80182c2:	4616      	mov	r6, r2
 80182c4:	f000 f8de 	bl	8018484 <__ieee754_fmod>
 80182c8:	4b15      	ldr	r3, [pc, #84]	; (8018320 <fmod+0x68>)
 80182ca:	4604      	mov	r4, r0
 80182cc:	f993 3000 	ldrsb.w	r3, [r3]
 80182d0:	460d      	mov	r5, r1
 80182d2:	3301      	adds	r3, #1
 80182d4:	d020      	beq.n	8018318 <fmod+0x60>
 80182d6:	4632      	mov	r2, r6
 80182d8:	463b      	mov	r3, r7
 80182da:	4630      	mov	r0, r6
 80182dc:	4639      	mov	r1, r7
 80182de:	f7ee f9e1 	bl	80066a4 <__aeabi_dcmpun>
 80182e2:	b9c8      	cbnz	r0, 8018318 <fmod+0x60>
 80182e4:	4642      	mov	r2, r8
 80182e6:	464b      	mov	r3, r9
 80182e8:	4640      	mov	r0, r8
 80182ea:	4649      	mov	r1, r9
 80182ec:	f7ee f9da 	bl	80066a4 <__aeabi_dcmpun>
 80182f0:	b990      	cbnz	r0, 8018318 <fmod+0x60>
 80182f2:	2200      	movs	r2, #0
 80182f4:	2300      	movs	r3, #0
 80182f6:	4630      	mov	r0, r6
 80182f8:	4639      	mov	r1, r7
 80182fa:	f7ee f9a1 	bl	8006640 <__aeabi_dcmpeq>
 80182fe:	b158      	cbz	r0, 8018318 <fmod+0x60>
 8018300:	f7fc fe78 	bl	8014ff4 <__errno>
 8018304:	2321      	movs	r3, #33	; 0x21
 8018306:	2200      	movs	r2, #0
 8018308:	6003      	str	r3, [r0, #0]
 801830a:	2300      	movs	r3, #0
 801830c:	4610      	mov	r0, r2
 801830e:	4619      	mov	r1, r3
 8018310:	f7ee f858 	bl	80063c4 <__aeabi_ddiv>
 8018314:	4604      	mov	r4, r0
 8018316:	460d      	mov	r5, r1
 8018318:	4620      	mov	r0, r4
 801831a:	4629      	mov	r1, r5
 801831c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018320:	200002d8 	.word	0x200002d8

08018324 <log>:
 8018324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018326:	4604      	mov	r4, r0
 8018328:	460d      	mov	r5, r1
 801832a:	f000 f9bd 	bl	80186a8 <__ieee754_log>
 801832e:	4b17      	ldr	r3, [pc, #92]	; (801838c <log+0x68>)
 8018330:	4606      	mov	r6, r0
 8018332:	f993 3000 	ldrsb.w	r3, [r3]
 8018336:	460f      	mov	r7, r1
 8018338:	3301      	adds	r3, #1
 801833a:	d01a      	beq.n	8018372 <log+0x4e>
 801833c:	4622      	mov	r2, r4
 801833e:	462b      	mov	r3, r5
 8018340:	4620      	mov	r0, r4
 8018342:	4629      	mov	r1, r5
 8018344:	f7ee f9ae 	bl	80066a4 <__aeabi_dcmpun>
 8018348:	b998      	cbnz	r0, 8018372 <log+0x4e>
 801834a:	2200      	movs	r2, #0
 801834c:	2300      	movs	r3, #0
 801834e:	4620      	mov	r0, r4
 8018350:	4629      	mov	r1, r5
 8018352:	f7ee f99d 	bl	8006690 <__aeabi_dcmpgt>
 8018356:	b960      	cbnz	r0, 8018372 <log+0x4e>
 8018358:	2200      	movs	r2, #0
 801835a:	2300      	movs	r3, #0
 801835c:	4620      	mov	r0, r4
 801835e:	4629      	mov	r1, r5
 8018360:	f7ee f96e 	bl	8006640 <__aeabi_dcmpeq>
 8018364:	b140      	cbz	r0, 8018378 <log+0x54>
 8018366:	f7fc fe45 	bl	8014ff4 <__errno>
 801836a:	2322      	movs	r3, #34	; 0x22
 801836c:	2600      	movs	r6, #0
 801836e:	4f08      	ldr	r7, [pc, #32]	; (8018390 <log+0x6c>)
 8018370:	6003      	str	r3, [r0, #0]
 8018372:	4630      	mov	r0, r6
 8018374:	4639      	mov	r1, r7
 8018376:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018378:	f7fc fe3c 	bl	8014ff4 <__errno>
 801837c:	2321      	movs	r3, #33	; 0x21
 801837e:	6003      	str	r3, [r0, #0]
 8018380:	4804      	ldr	r0, [pc, #16]	; (8018394 <log+0x70>)
 8018382:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8018386:	f002 b9e1 	b.w	801a74c <nan>
 801838a:	bf00      	nop
 801838c:	200002d8 	.word	0x200002d8
 8018390:	fff00000 	.word	0xfff00000
 8018394:	0801c6e0 	.word	0x0801c6e0

08018398 <sqrt>:
 8018398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801839a:	4606      	mov	r6, r0
 801839c:	460f      	mov	r7, r1
 801839e:	f000 fd27 	bl	8018df0 <__ieee754_sqrt>
 80183a2:	4b12      	ldr	r3, [pc, #72]	; (80183ec <sqrt+0x54>)
 80183a4:	4604      	mov	r4, r0
 80183a6:	f993 3000 	ldrsb.w	r3, [r3]
 80183aa:	460d      	mov	r5, r1
 80183ac:	3301      	adds	r3, #1
 80183ae:	d019      	beq.n	80183e4 <sqrt+0x4c>
 80183b0:	4632      	mov	r2, r6
 80183b2:	463b      	mov	r3, r7
 80183b4:	4630      	mov	r0, r6
 80183b6:	4639      	mov	r1, r7
 80183b8:	f7ee f974 	bl	80066a4 <__aeabi_dcmpun>
 80183bc:	b990      	cbnz	r0, 80183e4 <sqrt+0x4c>
 80183be:	2200      	movs	r2, #0
 80183c0:	2300      	movs	r3, #0
 80183c2:	4630      	mov	r0, r6
 80183c4:	4639      	mov	r1, r7
 80183c6:	f7ee f945 	bl	8006654 <__aeabi_dcmplt>
 80183ca:	b158      	cbz	r0, 80183e4 <sqrt+0x4c>
 80183cc:	f7fc fe12 	bl	8014ff4 <__errno>
 80183d0:	2321      	movs	r3, #33	; 0x21
 80183d2:	2200      	movs	r2, #0
 80183d4:	6003      	str	r3, [r0, #0]
 80183d6:	2300      	movs	r3, #0
 80183d8:	4610      	mov	r0, r2
 80183da:	4619      	mov	r1, r3
 80183dc:	f7ed fff2 	bl	80063c4 <__aeabi_ddiv>
 80183e0:	4604      	mov	r4, r0
 80183e2:	460d      	mov	r5, r1
 80183e4:	4620      	mov	r0, r4
 80183e6:	4629      	mov	r1, r5
 80183e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80183ea:	bf00      	nop
 80183ec:	200002d8 	.word	0x200002d8

080183f0 <acosf>:
 80183f0:	b538      	push	{r3, r4, r5, lr}
 80183f2:	4604      	mov	r4, r0
 80183f4:	f000 fda8 	bl	8018f48 <__ieee754_acosf>
 80183f8:	4b0e      	ldr	r3, [pc, #56]	; (8018434 <acosf+0x44>)
 80183fa:	4605      	mov	r5, r0
 80183fc:	f993 3000 	ldrsb.w	r3, [r3]
 8018400:	3301      	adds	r3, #1
 8018402:	d015      	beq.n	8018430 <acosf+0x40>
 8018404:	4621      	mov	r1, r4
 8018406:	4620      	mov	r0, r4
 8018408:	f7ee fcce 	bl	8006da8 <__aeabi_fcmpun>
 801840c:	b980      	cbnz	r0, 8018430 <acosf+0x40>
 801840e:	4620      	mov	r0, r4
 8018410:	f002 fb34 	bl	801aa7c <fabsf>
 8018414:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8018418:	f7ee fcbc 	bl	8006d94 <__aeabi_fcmpgt>
 801841c:	b140      	cbz	r0, 8018430 <acosf+0x40>
 801841e:	f7fc fde9 	bl	8014ff4 <__errno>
 8018422:	2321      	movs	r3, #33	; 0x21
 8018424:	6003      	str	r3, [r0, #0]
 8018426:	4804      	ldr	r0, [pc, #16]	; (8018438 <acosf+0x48>)
 8018428:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801842c:	f002 bb6c 	b.w	801ab08 <nanf>
 8018430:	4628      	mov	r0, r5
 8018432:	bd38      	pop	{r3, r4, r5, pc}
 8018434:	200002d8 	.word	0x200002d8
 8018438:	0801c6e0 	.word	0x0801c6e0

0801843c <atan2f>:
 801843c:	f000 bee6 	b.w	801920c <__ieee754_atan2f>

08018440 <sqrtf>:
 8018440:	b538      	push	{r3, r4, r5, lr}
 8018442:	4605      	mov	r5, r0
 8018444:	f001 f8c6 	bl	80195d4 <__ieee754_sqrtf>
 8018448:	4b0d      	ldr	r3, [pc, #52]	; (8018480 <sqrtf+0x40>)
 801844a:	4604      	mov	r4, r0
 801844c:	f993 3000 	ldrsb.w	r3, [r3]
 8018450:	3301      	adds	r3, #1
 8018452:	d012      	beq.n	801847a <sqrtf+0x3a>
 8018454:	4629      	mov	r1, r5
 8018456:	4628      	mov	r0, r5
 8018458:	f7ee fca6 	bl	8006da8 <__aeabi_fcmpun>
 801845c:	b968      	cbnz	r0, 801847a <sqrtf+0x3a>
 801845e:	2100      	movs	r1, #0
 8018460:	4628      	mov	r0, r5
 8018462:	f7ee fc79 	bl	8006d58 <__aeabi_fcmplt>
 8018466:	b140      	cbz	r0, 801847a <sqrtf+0x3a>
 8018468:	f7fc fdc4 	bl	8014ff4 <__errno>
 801846c:	2321      	movs	r3, #33	; 0x21
 801846e:	2100      	movs	r1, #0
 8018470:	6003      	str	r3, [r0, #0]
 8018472:	4608      	mov	r0, r1
 8018474:	f7ee fb86 	bl	8006b84 <__aeabi_fdiv>
 8018478:	4604      	mov	r4, r0
 801847a:	4620      	mov	r0, r4
 801847c:	bd38      	pop	{r3, r4, r5, pc}
 801847e:	bf00      	nop
 8018480:	200002d8 	.word	0x200002d8

08018484 <__ieee754_fmod>:
 8018484:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018488:	f023 4800 	bic.w	r8, r3, #2147483648	; 0x80000000
 801848c:	4607      	mov	r7, r0
 801848e:	461d      	mov	r5, r3
 8018490:	4618      	mov	r0, r3
 8018492:	ea58 0302 	orrs.w	r3, r8, r2
 8018496:	460e      	mov	r6, r1
 8018498:	4614      	mov	r4, r2
 801849a:	4694      	mov	ip, r2
 801849c:	4696      	mov	lr, r2
 801849e:	d00d      	beq.n	80184bc <__ieee754_fmod+0x38>
 80184a0:	4a7b      	ldr	r2, [pc, #492]	; (8018690 <__ieee754_fmod+0x20c>)
 80184a2:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80184a6:	4293      	cmp	r3, r2
 80184a8:	468a      	mov	sl, r1
 80184aa:	dc07      	bgt.n	80184bc <__ieee754_fmod+0x38>
 80184ac:	4262      	negs	r2, r4
 80184ae:	4979      	ldr	r1, [pc, #484]	; (8018694 <__ieee754_fmod+0x210>)
 80184b0:	4322      	orrs	r2, r4
 80184b2:	ea48 72d2 	orr.w	r2, r8, r2, lsr #31
 80184b6:	428a      	cmp	r2, r1
 80184b8:	460a      	mov	r2, r1
 80184ba:	d90c      	bls.n	80184d6 <__ieee754_fmod+0x52>
 80184bc:	4603      	mov	r3, r0
 80184be:	4622      	mov	r2, r4
 80184c0:	4638      	mov	r0, r7
 80184c2:	4631      	mov	r1, r6
 80184c4:	f7ed fe54 	bl	8006170 <__aeabi_dmul>
 80184c8:	4602      	mov	r2, r0
 80184ca:	460b      	mov	r3, r1
 80184cc:	f7ed ff7a 	bl	80063c4 <__aeabi_ddiv>
 80184d0:	4607      	mov	r7, r0
 80184d2:	460e      	mov	r6, r1
 80184d4:	e00f      	b.n	80184f6 <__ieee754_fmod+0x72>
 80184d6:	4543      	cmp	r3, r8
 80184d8:	46b9      	mov	r9, r7
 80184da:	4639      	mov	r1, r7
 80184dc:	f006 4400 	and.w	r4, r6, #2147483648	; 0x80000000
 80184e0:	dc0d      	bgt.n	80184fe <__ieee754_fmod+0x7a>
 80184e2:	db08      	blt.n	80184f6 <__ieee754_fmod+0x72>
 80184e4:	4567      	cmp	r7, ip
 80184e6:	d306      	bcc.n	80184f6 <__ieee754_fmod+0x72>
 80184e8:	d109      	bne.n	80184fe <__ieee754_fmod+0x7a>
 80184ea:	4a6b      	ldr	r2, [pc, #428]	; (8018698 <__ieee754_fmod+0x214>)
 80184ec:	0fe4      	lsrs	r4, r4, #31
 80184ee:	eb02 04c4 	add.w	r4, r2, r4, lsl #3
 80184f2:	e9d4 7600 	ldrd	r7, r6, [r4]
 80184f6:	4638      	mov	r0, r7
 80184f8:	4631      	mov	r1, r6
 80184fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80184fe:	ea1a 0f02 	tst.w	sl, r2
 8018502:	d14a      	bne.n	801859a <__ieee754_fmod+0x116>
 8018504:	2b00      	cmp	r3, #0
 8018506:	d141      	bne.n	801858c <__ieee754_fmod+0x108>
 8018508:	464a      	mov	r2, r9
 801850a:	4864      	ldr	r0, [pc, #400]	; (801869c <__ieee754_fmod+0x218>)
 801850c:	2a00      	cmp	r2, #0
 801850e:	dc3a      	bgt.n	8018586 <__ieee754_fmod+0x102>
 8018510:	4a60      	ldr	r2, [pc, #384]	; (8018694 <__ieee754_fmod+0x210>)
 8018512:	402a      	ands	r2, r5
 8018514:	2a00      	cmp	r2, #0
 8018516:	d14f      	bne.n	80185b8 <__ieee754_fmod+0x134>
 8018518:	f1b8 0f00 	cmp.w	r8, #0
 801851c:	d144      	bne.n	80185a8 <__ieee754_fmod+0x124>
 801851e:	4666      	mov	r6, ip
 8018520:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8018524:	2e00      	cmp	r6, #0
 8018526:	dc3c      	bgt.n	80185a2 <__ieee754_fmod+0x11e>
 8018528:	4e5d      	ldr	r6, [pc, #372]	; (80186a0 <__ieee754_fmod+0x21c>)
 801852a:	42b0      	cmp	r0, r6
 801852c:	db49      	blt.n	80185c2 <__ieee754_fmod+0x13e>
 801852e:	f3ca 0313 	ubfx	r3, sl, #0, #20
 8018532:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8018536:	4e5a      	ldr	r6, [pc, #360]	; (80186a0 <__ieee754_fmod+0x21c>)
 8018538:	42b2      	cmp	r2, r6
 801853a:	db54      	blt.n	80185e6 <__ieee754_fmod+0x162>
 801853c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8018540:	f445 1580 	orr.w	r5, r5, #1048576	; 0x100000
 8018544:	1a80      	subs	r0, r0, r2
 8018546:	1b5e      	subs	r6, r3, r5
 8018548:	eba1 070e 	sub.w	r7, r1, lr
 801854c:	2800      	cmp	r0, #0
 801854e:	d161      	bne.n	8018614 <__ieee754_fmod+0x190>
 8018550:	4571      	cmp	r1, lr
 8018552:	bf38      	it	cc
 8018554:	f106 36ff 	addcc.w	r6, r6, #4294967295
 8018558:	2e00      	cmp	r6, #0
 801855a:	bfa4      	itt	ge
 801855c:	4639      	movge	r1, r7
 801855e:	4633      	movge	r3, r6
 8018560:	ea53 0001 	orrs.w	r0, r3, r1
 8018564:	d0c1      	beq.n	80184ea <__ieee754_fmod+0x66>
 8018566:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801856a:	db68      	blt.n	801863e <__ieee754_fmod+0x1ba>
 801856c:	484c      	ldr	r0, [pc, #304]	; (80186a0 <__ieee754_fmod+0x21c>)
 801856e:	4282      	cmp	r2, r0
 8018570:	db6b      	blt.n	801864a <__ieee754_fmod+0x1c6>
 8018572:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8018576:	f202 32ff 	addw	r2, r2, #1023	; 0x3ff
 801857a:	431c      	orrs	r4, r3
 801857c:	ea44 5902 	orr.w	r9, r4, r2, lsl #20
 8018580:	460f      	mov	r7, r1
 8018582:	464e      	mov	r6, r9
 8018584:	e7b7      	b.n	80184f6 <__ieee754_fmod+0x72>
 8018586:	3801      	subs	r0, #1
 8018588:	0052      	lsls	r2, r2, #1
 801858a:	e7bf      	b.n	801850c <__ieee754_fmod+0x88>
 801858c:	4844      	ldr	r0, [pc, #272]	; (80186a0 <__ieee754_fmod+0x21c>)
 801858e:	02da      	lsls	r2, r3, #11
 8018590:	2a00      	cmp	r2, #0
 8018592:	ddbd      	ble.n	8018510 <__ieee754_fmod+0x8c>
 8018594:	3801      	subs	r0, #1
 8018596:	0052      	lsls	r2, r2, #1
 8018598:	e7fa      	b.n	8018590 <__ieee754_fmod+0x10c>
 801859a:	1518      	asrs	r0, r3, #20
 801859c:	f2a0 30ff 	subw	r0, r0, #1023	; 0x3ff
 80185a0:	e7b6      	b.n	8018510 <__ieee754_fmod+0x8c>
 80185a2:	3a01      	subs	r2, #1
 80185a4:	0076      	lsls	r6, r6, #1
 80185a6:	e7bd      	b.n	8018524 <__ieee754_fmod+0xa0>
 80185a8:	4a3d      	ldr	r2, [pc, #244]	; (80186a0 <__ieee754_fmod+0x21c>)
 80185aa:	ea4f 26c8 	mov.w	r6, r8, lsl #11
 80185ae:	2e00      	cmp	r6, #0
 80185b0:	ddba      	ble.n	8018528 <__ieee754_fmod+0xa4>
 80185b2:	3a01      	subs	r2, #1
 80185b4:	0076      	lsls	r6, r6, #1
 80185b6:	e7fa      	b.n	80185ae <__ieee754_fmod+0x12a>
 80185b8:	ea4f 5228 	mov.w	r2, r8, asr #20
 80185bc:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 80185c0:	e7b2      	b.n	8018528 <__ieee754_fmod+0xa4>
 80185c2:	1a31      	subs	r1, r6, r0
 80185c4:	291f      	cmp	r1, #31
 80185c6:	dc08      	bgt.n	80185da <__ieee754_fmod+0x156>
 80185c8:	f200 461e 	addw	r6, r0, #1054	; 0x41e
 80185cc:	408b      	lsls	r3, r1
 80185ce:	fa29 f606 	lsr.w	r6, r9, r6
 80185d2:	4333      	orrs	r3, r6
 80185d4:	fa09 f101 	lsl.w	r1, r9, r1
 80185d8:	e7ad      	b.n	8018536 <__ieee754_fmod+0xb2>
 80185da:	4b32      	ldr	r3, [pc, #200]	; (80186a4 <__ieee754_fmod+0x220>)
 80185dc:	2100      	movs	r1, #0
 80185de:	1a1b      	subs	r3, r3, r0
 80185e0:	fa09 f303 	lsl.w	r3, r9, r3
 80185e4:	e7a7      	b.n	8018536 <__ieee754_fmod+0xb2>
 80185e6:	eba6 0e02 	sub.w	lr, r6, r2
 80185ea:	f1be 0f1f 	cmp.w	lr, #31
 80185ee:	dc0a      	bgt.n	8018606 <__ieee754_fmod+0x182>
 80185f0:	f202 451e 	addw	r5, r2, #1054	; 0x41e
 80185f4:	fa08 f80e 	lsl.w	r8, r8, lr
 80185f8:	fa2c f505 	lsr.w	r5, ip, r5
 80185fc:	ea45 0508 	orr.w	r5, r5, r8
 8018600:	fa0c fe0e 	lsl.w	lr, ip, lr
 8018604:	e79e      	b.n	8018544 <__ieee754_fmod+0xc0>
 8018606:	4d27      	ldr	r5, [pc, #156]	; (80186a4 <__ieee754_fmod+0x220>)
 8018608:	f04f 0e00 	mov.w	lr, #0
 801860c:	1aad      	subs	r5, r5, r2
 801860e:	fa0c f505 	lsl.w	r5, ip, r5
 8018612:	e797      	b.n	8018544 <__ieee754_fmod+0xc0>
 8018614:	4571      	cmp	r1, lr
 8018616:	bf38      	it	cc
 8018618:	f106 36ff 	addcc.w	r6, r6, #4294967295
 801861c:	2e00      	cmp	r6, #0
 801861e:	da05      	bge.n	801862c <__ieee754_fmod+0x1a8>
 8018620:	0fce      	lsrs	r6, r1, #31
 8018622:	eb06 0343 	add.w	r3, r6, r3, lsl #1
 8018626:	0049      	lsls	r1, r1, #1
 8018628:	3801      	subs	r0, #1
 801862a:	e78c      	b.n	8018546 <__ieee754_fmod+0xc2>
 801862c:	ea56 0307 	orrs.w	r3, r6, r7
 8018630:	f43f af5b 	beq.w	80184ea <__ieee754_fmod+0x66>
 8018634:	0ffb      	lsrs	r3, r7, #31
 8018636:	eb03 0346 	add.w	r3, r3, r6, lsl #1
 801863a:	0079      	lsls	r1, r7, #1
 801863c:	e7f4      	b.n	8018628 <__ieee754_fmod+0x1a4>
 801863e:	0fc8      	lsrs	r0, r1, #31
 8018640:	eb00 0343 	add.w	r3, r0, r3, lsl #1
 8018644:	0049      	lsls	r1, r1, #1
 8018646:	3a01      	subs	r2, #1
 8018648:	e78d      	b.n	8018566 <__ieee754_fmod+0xe2>
 801864a:	1a80      	subs	r0, r0, r2
 801864c:	2814      	cmp	r0, #20
 801864e:	dc0a      	bgt.n	8018666 <__ieee754_fmod+0x1e2>
 8018650:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 8018654:	fa03 f202 	lsl.w	r2, r3, r2
 8018658:	40c1      	lsrs	r1, r0
 801865a:	430a      	orrs	r2, r1
 801865c:	4103      	asrs	r3, r0
 801865e:	4610      	mov	r0, r2
 8018660:	ea43 0104 	orr.w	r1, r3, r4
 8018664:	e734      	b.n	80184d0 <__ieee754_fmod+0x4c>
 8018666:	281f      	cmp	r0, #31
 8018668:	dc07      	bgt.n	801867a <__ieee754_fmod+0x1f6>
 801866a:	f202 421e 	addw	r2, r2, #1054	; 0x41e
 801866e:	40c1      	lsrs	r1, r0
 8018670:	fa03 f202 	lsl.w	r2, r3, r2
 8018674:	430a      	orrs	r2, r1
 8018676:	4623      	mov	r3, r4
 8018678:	e7f1      	b.n	801865e <__ieee754_fmod+0x1da>
 801867a:	f1c2 427f 	rsb	r2, r2, #4278190080	; 0xff000000
 801867e:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8018682:	f502 427b 	add.w	r2, r2, #64256	; 0xfb00
 8018686:	32e2      	adds	r2, #226	; 0xe2
 8018688:	fa43 f202 	asr.w	r2, r3, r2
 801868c:	e7f3      	b.n	8018676 <__ieee754_fmod+0x1f2>
 801868e:	bf00      	nop
 8018690:	7fefffff 	.word	0x7fefffff
 8018694:	7ff00000 	.word	0x7ff00000
 8018698:	0801c7f0 	.word	0x0801c7f0
 801869c:	fffffbed 	.word	0xfffffbed
 80186a0:	fffffc02 	.word	0xfffffc02
 80186a4:	fffffbe2 	.word	0xfffffbe2

080186a8 <__ieee754_log>:
 80186a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80186ac:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80186b0:	4602      	mov	r2, r0
 80186b2:	460b      	mov	r3, r1
 80186b4:	460d      	mov	r5, r1
 80186b6:	b087      	sub	sp, #28
 80186b8:	da24      	bge.n	8018704 <__ieee754_log+0x5c>
 80186ba:	f021 4400 	bic.w	r4, r1, #2147483648	; 0x80000000
 80186be:	4304      	orrs	r4, r0
 80186c0:	d108      	bne.n	80186d4 <__ieee754_log+0x2c>
 80186c2:	2200      	movs	r2, #0
 80186c4:	2300      	movs	r3, #0
 80186c6:	2000      	movs	r0, #0
 80186c8:	49cb      	ldr	r1, [pc, #812]	; (80189f8 <__ieee754_log+0x350>)
 80186ca:	f7ed fe7b 	bl	80063c4 <__aeabi_ddiv>
 80186ce:	b007      	add	sp, #28
 80186d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80186d4:	2900      	cmp	r1, #0
 80186d6:	da04      	bge.n	80186e2 <__ieee754_log+0x3a>
 80186d8:	f7ed fb92 	bl	8005e00 <__aeabi_dsub>
 80186dc:	2200      	movs	r2, #0
 80186de:	2300      	movs	r3, #0
 80186e0:	e7f3      	b.n	80186ca <__ieee754_log+0x22>
 80186e2:	2200      	movs	r2, #0
 80186e4:	4bc5      	ldr	r3, [pc, #788]	; (80189fc <__ieee754_log+0x354>)
 80186e6:	f7ed fd43 	bl	8006170 <__aeabi_dmul>
 80186ea:	f06f 0635 	mvn.w	r6, #53	; 0x35
 80186ee:	4602      	mov	r2, r0
 80186f0:	460b      	mov	r3, r1
 80186f2:	460d      	mov	r5, r1
 80186f4:	49c2      	ldr	r1, [pc, #776]	; (8018a00 <__ieee754_log+0x358>)
 80186f6:	428d      	cmp	r5, r1
 80186f8:	dd06      	ble.n	8018708 <__ieee754_log+0x60>
 80186fa:	4610      	mov	r0, r2
 80186fc:	4619      	mov	r1, r3
 80186fe:	f7ed fb81 	bl	8005e04 <__adddf3>
 8018702:	e7e4      	b.n	80186ce <__ieee754_log+0x26>
 8018704:	2600      	movs	r6, #0
 8018706:	e7f5      	b.n	80186f4 <__ieee754_log+0x4c>
 8018708:	152c      	asrs	r4, r5, #20
 801870a:	f3c5 0513 	ubfx	r5, r5, #0, #20
 801870e:	f505 2115 	add.w	r1, r5, #610304	; 0x95000
 8018712:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8018716:	f601 7164 	addw	r1, r1, #3940	; 0xf64
 801871a:	4426      	add	r6, r4
 801871c:	f401 1480 	and.w	r4, r1, #1048576	; 0x100000
 8018720:	f084 517f 	eor.w	r1, r4, #1069547520	; 0x3fc00000
 8018724:	f481 1140 	eor.w	r1, r1, #3145728	; 0x300000
 8018728:	ea41 0305 	orr.w	r3, r1, r5
 801872c:	4610      	mov	r0, r2
 801872e:	4619      	mov	r1, r3
 8018730:	2200      	movs	r2, #0
 8018732:	4bb4      	ldr	r3, [pc, #720]	; (8018a04 <__ieee754_log+0x35c>)
 8018734:	f7ed fb64 	bl	8005e00 <__aeabi_dsub>
 8018738:	1cab      	adds	r3, r5, #2
 801873a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801873e:	2b02      	cmp	r3, #2
 8018740:	4682      	mov	sl, r0
 8018742:	468b      	mov	fp, r1
 8018744:	f04f 0200 	mov.w	r2, #0
 8018748:	eb06 5414 	add.w	r4, r6, r4, lsr #20
 801874c:	dc53      	bgt.n	80187f6 <__ieee754_log+0x14e>
 801874e:	2300      	movs	r3, #0
 8018750:	f7ed ff76 	bl	8006640 <__aeabi_dcmpeq>
 8018754:	b1d0      	cbz	r0, 801878c <__ieee754_log+0xe4>
 8018756:	2c00      	cmp	r4, #0
 8018758:	f000 8122 	beq.w	80189a0 <__ieee754_log+0x2f8>
 801875c:	4620      	mov	r0, r4
 801875e:	f7ed fc9d 	bl	800609c <__aeabi_i2d>
 8018762:	a391      	add	r3, pc, #580	; (adr r3, 80189a8 <__ieee754_log+0x300>)
 8018764:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018768:	4606      	mov	r6, r0
 801876a:	460f      	mov	r7, r1
 801876c:	f7ed fd00 	bl	8006170 <__aeabi_dmul>
 8018770:	a38f      	add	r3, pc, #572	; (adr r3, 80189b0 <__ieee754_log+0x308>)
 8018772:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018776:	4604      	mov	r4, r0
 8018778:	460d      	mov	r5, r1
 801877a:	4630      	mov	r0, r6
 801877c:	4639      	mov	r1, r7
 801877e:	f7ed fcf7 	bl	8006170 <__aeabi_dmul>
 8018782:	4602      	mov	r2, r0
 8018784:	460b      	mov	r3, r1
 8018786:	4620      	mov	r0, r4
 8018788:	4629      	mov	r1, r5
 801878a:	e7b8      	b.n	80186fe <__ieee754_log+0x56>
 801878c:	a38a      	add	r3, pc, #552	; (adr r3, 80189b8 <__ieee754_log+0x310>)
 801878e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018792:	4650      	mov	r0, sl
 8018794:	4659      	mov	r1, fp
 8018796:	f7ed fceb 	bl	8006170 <__aeabi_dmul>
 801879a:	4602      	mov	r2, r0
 801879c:	460b      	mov	r3, r1
 801879e:	2000      	movs	r0, #0
 80187a0:	4999      	ldr	r1, [pc, #612]	; (8018a08 <__ieee754_log+0x360>)
 80187a2:	f7ed fb2d 	bl	8005e00 <__aeabi_dsub>
 80187a6:	4652      	mov	r2, sl
 80187a8:	4606      	mov	r6, r0
 80187aa:	460f      	mov	r7, r1
 80187ac:	465b      	mov	r3, fp
 80187ae:	4650      	mov	r0, sl
 80187b0:	4659      	mov	r1, fp
 80187b2:	f7ed fcdd 	bl	8006170 <__aeabi_dmul>
 80187b6:	4602      	mov	r2, r0
 80187b8:	460b      	mov	r3, r1
 80187ba:	4630      	mov	r0, r6
 80187bc:	4639      	mov	r1, r7
 80187be:	f7ed fcd7 	bl	8006170 <__aeabi_dmul>
 80187c2:	4606      	mov	r6, r0
 80187c4:	460f      	mov	r7, r1
 80187c6:	b914      	cbnz	r4, 80187ce <__ieee754_log+0x126>
 80187c8:	4632      	mov	r2, r6
 80187ca:	463b      	mov	r3, r7
 80187cc:	e0a2      	b.n	8018914 <__ieee754_log+0x26c>
 80187ce:	4620      	mov	r0, r4
 80187d0:	f7ed fc64 	bl	800609c <__aeabi_i2d>
 80187d4:	a374      	add	r3, pc, #464	; (adr r3, 80189a8 <__ieee754_log+0x300>)
 80187d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80187da:	4680      	mov	r8, r0
 80187dc:	4689      	mov	r9, r1
 80187de:	f7ed fcc7 	bl	8006170 <__aeabi_dmul>
 80187e2:	a373      	add	r3, pc, #460	; (adr r3, 80189b0 <__ieee754_log+0x308>)
 80187e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80187e8:	4604      	mov	r4, r0
 80187ea:	460d      	mov	r5, r1
 80187ec:	4640      	mov	r0, r8
 80187ee:	4649      	mov	r1, r9
 80187f0:	f7ed fcbe 	bl	8006170 <__aeabi_dmul>
 80187f4:	e0a7      	b.n	8018946 <__ieee754_log+0x29e>
 80187f6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80187fa:	f7ed fb03 	bl	8005e04 <__adddf3>
 80187fe:	4602      	mov	r2, r0
 8018800:	460b      	mov	r3, r1
 8018802:	4650      	mov	r0, sl
 8018804:	4659      	mov	r1, fp
 8018806:	f7ed fddd 	bl	80063c4 <__aeabi_ddiv>
 801880a:	e9cd 0100 	strd	r0, r1, [sp]
 801880e:	4620      	mov	r0, r4
 8018810:	f7ed fc44 	bl	800609c <__aeabi_i2d>
 8018814:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018818:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801881c:	4610      	mov	r0, r2
 801881e:	4619      	mov	r1, r3
 8018820:	f7ed fca6 	bl	8006170 <__aeabi_dmul>
 8018824:	f5a5 23c2 	sub.w	r3, r5, #397312	; 0x61000
 8018828:	f2a3 437a 	subw	r3, r3, #1146	; 0x47a
 801882c:	4602      	mov	r2, r0
 801882e:	9305      	str	r3, [sp, #20]
 8018830:	460b      	mov	r3, r1
 8018832:	4606      	mov	r6, r0
 8018834:	460f      	mov	r7, r1
 8018836:	f7ed fc9b 	bl	8006170 <__aeabi_dmul>
 801883a:	a361      	add	r3, pc, #388	; (adr r3, 80189c0 <__ieee754_log+0x318>)
 801883c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018840:	4680      	mov	r8, r0
 8018842:	4689      	mov	r9, r1
 8018844:	f7ed fc94 	bl	8006170 <__aeabi_dmul>
 8018848:	a35f      	add	r3, pc, #380	; (adr r3, 80189c8 <__ieee754_log+0x320>)
 801884a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801884e:	f7ed fad9 	bl	8005e04 <__adddf3>
 8018852:	4642      	mov	r2, r8
 8018854:	464b      	mov	r3, r9
 8018856:	f7ed fc8b 	bl	8006170 <__aeabi_dmul>
 801885a:	a35d      	add	r3, pc, #372	; (adr r3, 80189d0 <__ieee754_log+0x328>)
 801885c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018860:	f7ed fad0 	bl	8005e04 <__adddf3>
 8018864:	4642      	mov	r2, r8
 8018866:	464b      	mov	r3, r9
 8018868:	f7ed fc82 	bl	8006170 <__aeabi_dmul>
 801886c:	a35a      	add	r3, pc, #360	; (adr r3, 80189d8 <__ieee754_log+0x330>)
 801886e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018872:	f7ed fac7 	bl	8005e04 <__adddf3>
 8018876:	4632      	mov	r2, r6
 8018878:	463b      	mov	r3, r7
 801887a:	f7ed fc79 	bl	8006170 <__aeabi_dmul>
 801887e:	a358      	add	r3, pc, #352	; (adr r3, 80189e0 <__ieee754_log+0x338>)
 8018880:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018884:	4606      	mov	r6, r0
 8018886:	460f      	mov	r7, r1
 8018888:	4640      	mov	r0, r8
 801888a:	4649      	mov	r1, r9
 801888c:	f7ed fc70 	bl	8006170 <__aeabi_dmul>
 8018890:	a355      	add	r3, pc, #340	; (adr r3, 80189e8 <__ieee754_log+0x340>)
 8018892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018896:	f7ed fab5 	bl	8005e04 <__adddf3>
 801889a:	4642      	mov	r2, r8
 801889c:	464b      	mov	r3, r9
 801889e:	f7ed fc67 	bl	8006170 <__aeabi_dmul>
 80188a2:	a353      	add	r3, pc, #332	; (adr r3, 80189f0 <__ieee754_log+0x348>)
 80188a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80188a8:	f7ed faac 	bl	8005e04 <__adddf3>
 80188ac:	4642      	mov	r2, r8
 80188ae:	464b      	mov	r3, r9
 80188b0:	f7ed fc5e 	bl	8006170 <__aeabi_dmul>
 80188b4:	460b      	mov	r3, r1
 80188b6:	4602      	mov	r2, r0
 80188b8:	4639      	mov	r1, r7
 80188ba:	4630      	mov	r0, r6
 80188bc:	f7ed faa2 	bl	8005e04 <__adddf3>
 80188c0:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 80188c4:	9b05      	ldr	r3, [sp, #20]
 80188c6:	3551      	adds	r5, #81	; 0x51
 80188c8:	431d      	orrs	r5, r3
 80188ca:	2d00      	cmp	r5, #0
 80188cc:	4680      	mov	r8, r0
 80188ce:	4689      	mov	r9, r1
 80188d0:	dd48      	ble.n	8018964 <__ieee754_log+0x2bc>
 80188d2:	2200      	movs	r2, #0
 80188d4:	4b4c      	ldr	r3, [pc, #304]	; (8018a08 <__ieee754_log+0x360>)
 80188d6:	4650      	mov	r0, sl
 80188d8:	4659      	mov	r1, fp
 80188da:	f7ed fc49 	bl	8006170 <__aeabi_dmul>
 80188de:	4652      	mov	r2, sl
 80188e0:	465b      	mov	r3, fp
 80188e2:	f7ed fc45 	bl	8006170 <__aeabi_dmul>
 80188e6:	4602      	mov	r2, r0
 80188e8:	460b      	mov	r3, r1
 80188ea:	4606      	mov	r6, r0
 80188ec:	460f      	mov	r7, r1
 80188ee:	4640      	mov	r0, r8
 80188f0:	4649      	mov	r1, r9
 80188f2:	f7ed fa87 	bl	8005e04 <__adddf3>
 80188f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80188fa:	f7ed fc39 	bl	8006170 <__aeabi_dmul>
 80188fe:	4680      	mov	r8, r0
 8018900:	4689      	mov	r9, r1
 8018902:	b964      	cbnz	r4, 801891e <__ieee754_log+0x276>
 8018904:	4602      	mov	r2, r0
 8018906:	460b      	mov	r3, r1
 8018908:	4630      	mov	r0, r6
 801890a:	4639      	mov	r1, r7
 801890c:	f7ed fa78 	bl	8005e00 <__aeabi_dsub>
 8018910:	4602      	mov	r2, r0
 8018912:	460b      	mov	r3, r1
 8018914:	4650      	mov	r0, sl
 8018916:	4659      	mov	r1, fp
 8018918:	f7ed fa72 	bl	8005e00 <__aeabi_dsub>
 801891c:	e6d7      	b.n	80186ce <__ieee754_log+0x26>
 801891e:	a322      	add	r3, pc, #136	; (adr r3, 80189a8 <__ieee754_log+0x300>)
 8018920:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018924:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018928:	f7ed fc22 	bl	8006170 <__aeabi_dmul>
 801892c:	a320      	add	r3, pc, #128	; (adr r3, 80189b0 <__ieee754_log+0x308>)
 801892e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018932:	4604      	mov	r4, r0
 8018934:	460d      	mov	r5, r1
 8018936:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801893a:	f7ed fc19 	bl	8006170 <__aeabi_dmul>
 801893e:	4642      	mov	r2, r8
 8018940:	464b      	mov	r3, r9
 8018942:	f7ed fa5f 	bl	8005e04 <__adddf3>
 8018946:	4602      	mov	r2, r0
 8018948:	460b      	mov	r3, r1
 801894a:	4630      	mov	r0, r6
 801894c:	4639      	mov	r1, r7
 801894e:	f7ed fa57 	bl	8005e00 <__aeabi_dsub>
 8018952:	4652      	mov	r2, sl
 8018954:	465b      	mov	r3, fp
 8018956:	f7ed fa53 	bl	8005e00 <__aeabi_dsub>
 801895a:	4602      	mov	r2, r0
 801895c:	460b      	mov	r3, r1
 801895e:	4620      	mov	r0, r4
 8018960:	4629      	mov	r1, r5
 8018962:	e7d9      	b.n	8018918 <__ieee754_log+0x270>
 8018964:	4602      	mov	r2, r0
 8018966:	460b      	mov	r3, r1
 8018968:	4650      	mov	r0, sl
 801896a:	4659      	mov	r1, fp
 801896c:	f7ed fa48 	bl	8005e00 <__aeabi_dsub>
 8018970:	e9dd 2300 	ldrd	r2, r3, [sp]
 8018974:	f7ed fbfc 	bl	8006170 <__aeabi_dmul>
 8018978:	4606      	mov	r6, r0
 801897a:	460f      	mov	r7, r1
 801897c:	2c00      	cmp	r4, #0
 801897e:	f43f af23 	beq.w	80187c8 <__ieee754_log+0x120>
 8018982:	a309      	add	r3, pc, #36	; (adr r3, 80189a8 <__ieee754_log+0x300>)
 8018984:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018988:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801898c:	f7ed fbf0 	bl	8006170 <__aeabi_dmul>
 8018990:	a307      	add	r3, pc, #28	; (adr r3, 80189b0 <__ieee754_log+0x308>)
 8018992:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018996:	4604      	mov	r4, r0
 8018998:	460d      	mov	r5, r1
 801899a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801899e:	e727      	b.n	80187f0 <__ieee754_log+0x148>
 80189a0:	2000      	movs	r0, #0
 80189a2:	2100      	movs	r1, #0
 80189a4:	e693      	b.n	80186ce <__ieee754_log+0x26>
 80189a6:	bf00      	nop
 80189a8:	fee00000 	.word	0xfee00000
 80189ac:	3fe62e42 	.word	0x3fe62e42
 80189b0:	35793c76 	.word	0x35793c76
 80189b4:	3dea39ef 	.word	0x3dea39ef
 80189b8:	55555555 	.word	0x55555555
 80189bc:	3fd55555 	.word	0x3fd55555
 80189c0:	df3e5244 	.word	0xdf3e5244
 80189c4:	3fc2f112 	.word	0x3fc2f112
 80189c8:	96cb03de 	.word	0x96cb03de
 80189cc:	3fc74664 	.word	0x3fc74664
 80189d0:	94229359 	.word	0x94229359
 80189d4:	3fd24924 	.word	0x3fd24924
 80189d8:	55555593 	.word	0x55555593
 80189dc:	3fe55555 	.word	0x3fe55555
 80189e0:	d078c69f 	.word	0xd078c69f
 80189e4:	3fc39a09 	.word	0x3fc39a09
 80189e8:	1d8e78af 	.word	0x1d8e78af
 80189ec:	3fcc71c5 	.word	0x3fcc71c5
 80189f0:	9997fa04 	.word	0x9997fa04
 80189f4:	3fd99999 	.word	0x3fd99999
 80189f8:	c3500000 	.word	0xc3500000
 80189fc:	43500000 	.word	0x43500000
 8018a00:	7fefffff 	.word	0x7fefffff
 8018a04:	3ff00000 	.word	0x3ff00000
 8018a08:	3fe00000 	.word	0x3fe00000
 8018a0c:	00000000 	.word	0x00000000

08018a10 <__ieee754_rem_pio2>:
 8018a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018a14:	4614      	mov	r4, r2
 8018a16:	4ac4      	ldr	r2, [pc, #784]	; (8018d28 <__ieee754_rem_pio2+0x318>)
 8018a18:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8018a1c:	b08d      	sub	sp, #52	; 0x34
 8018a1e:	4592      	cmp	sl, r2
 8018a20:	9104      	str	r1, [sp, #16]
 8018a22:	dc07      	bgt.n	8018a34 <__ieee754_rem_pio2+0x24>
 8018a24:	2200      	movs	r2, #0
 8018a26:	2300      	movs	r3, #0
 8018a28:	e9c4 0100 	strd	r0, r1, [r4]
 8018a2c:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8018a30:	2500      	movs	r5, #0
 8018a32:	e024      	b.n	8018a7e <__ieee754_rem_pio2+0x6e>
 8018a34:	4abd      	ldr	r2, [pc, #756]	; (8018d2c <__ieee754_rem_pio2+0x31c>)
 8018a36:	4592      	cmp	sl, r2
 8018a38:	dc72      	bgt.n	8018b20 <__ieee754_rem_pio2+0x110>
 8018a3a:	9b04      	ldr	r3, [sp, #16]
 8018a3c:	4dbc      	ldr	r5, [pc, #752]	; (8018d30 <__ieee754_rem_pio2+0x320>)
 8018a3e:	2b00      	cmp	r3, #0
 8018a40:	a3ab      	add	r3, pc, #684	; (adr r3, 8018cf0 <__ieee754_rem_pio2+0x2e0>)
 8018a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a46:	dd36      	ble.n	8018ab6 <__ieee754_rem_pio2+0xa6>
 8018a48:	f7ed f9da 	bl	8005e00 <__aeabi_dsub>
 8018a4c:	45aa      	cmp	sl, r5
 8018a4e:	4606      	mov	r6, r0
 8018a50:	460f      	mov	r7, r1
 8018a52:	d018      	beq.n	8018a86 <__ieee754_rem_pio2+0x76>
 8018a54:	a3a8      	add	r3, pc, #672	; (adr r3, 8018cf8 <__ieee754_rem_pio2+0x2e8>)
 8018a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a5a:	f7ed f9d1 	bl	8005e00 <__aeabi_dsub>
 8018a5e:	4602      	mov	r2, r0
 8018a60:	460b      	mov	r3, r1
 8018a62:	4630      	mov	r0, r6
 8018a64:	e9c4 2300 	strd	r2, r3, [r4]
 8018a68:	4639      	mov	r1, r7
 8018a6a:	f7ed f9c9 	bl	8005e00 <__aeabi_dsub>
 8018a6e:	a3a2      	add	r3, pc, #648	; (adr r3, 8018cf8 <__ieee754_rem_pio2+0x2e8>)
 8018a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a74:	f7ed f9c4 	bl	8005e00 <__aeabi_dsub>
 8018a78:	2501      	movs	r5, #1
 8018a7a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8018a7e:	4628      	mov	r0, r5
 8018a80:	b00d      	add	sp, #52	; 0x34
 8018a82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018a86:	a39e      	add	r3, pc, #632	; (adr r3, 8018d00 <__ieee754_rem_pio2+0x2f0>)
 8018a88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a8c:	f7ed f9b8 	bl	8005e00 <__aeabi_dsub>
 8018a90:	a39d      	add	r3, pc, #628	; (adr r3, 8018d08 <__ieee754_rem_pio2+0x2f8>)
 8018a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018a96:	4606      	mov	r6, r0
 8018a98:	460f      	mov	r7, r1
 8018a9a:	f7ed f9b1 	bl	8005e00 <__aeabi_dsub>
 8018a9e:	4602      	mov	r2, r0
 8018aa0:	460b      	mov	r3, r1
 8018aa2:	4630      	mov	r0, r6
 8018aa4:	e9c4 2300 	strd	r2, r3, [r4]
 8018aa8:	4639      	mov	r1, r7
 8018aaa:	f7ed f9a9 	bl	8005e00 <__aeabi_dsub>
 8018aae:	a396      	add	r3, pc, #600	; (adr r3, 8018d08 <__ieee754_rem_pio2+0x2f8>)
 8018ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018ab4:	e7de      	b.n	8018a74 <__ieee754_rem_pio2+0x64>
 8018ab6:	f7ed f9a5 	bl	8005e04 <__adddf3>
 8018aba:	45aa      	cmp	sl, r5
 8018abc:	4606      	mov	r6, r0
 8018abe:	460f      	mov	r7, r1
 8018ac0:	d016      	beq.n	8018af0 <__ieee754_rem_pio2+0xe0>
 8018ac2:	a38d      	add	r3, pc, #564	; (adr r3, 8018cf8 <__ieee754_rem_pio2+0x2e8>)
 8018ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018ac8:	f7ed f99c 	bl	8005e04 <__adddf3>
 8018acc:	4602      	mov	r2, r0
 8018ace:	460b      	mov	r3, r1
 8018ad0:	4630      	mov	r0, r6
 8018ad2:	e9c4 2300 	strd	r2, r3, [r4]
 8018ad6:	4639      	mov	r1, r7
 8018ad8:	f7ed f992 	bl	8005e00 <__aeabi_dsub>
 8018adc:	a386      	add	r3, pc, #536	; (adr r3, 8018cf8 <__ieee754_rem_pio2+0x2e8>)
 8018ade:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018ae2:	f7ed f98f 	bl	8005e04 <__adddf3>
 8018ae6:	f04f 35ff 	mov.w	r5, #4294967295
 8018aea:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8018aee:	e7c6      	b.n	8018a7e <__ieee754_rem_pio2+0x6e>
 8018af0:	a383      	add	r3, pc, #524	; (adr r3, 8018d00 <__ieee754_rem_pio2+0x2f0>)
 8018af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018af6:	f7ed f985 	bl	8005e04 <__adddf3>
 8018afa:	a383      	add	r3, pc, #524	; (adr r3, 8018d08 <__ieee754_rem_pio2+0x2f8>)
 8018afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b00:	4606      	mov	r6, r0
 8018b02:	460f      	mov	r7, r1
 8018b04:	f7ed f97e 	bl	8005e04 <__adddf3>
 8018b08:	4602      	mov	r2, r0
 8018b0a:	460b      	mov	r3, r1
 8018b0c:	4630      	mov	r0, r6
 8018b0e:	e9c4 2300 	strd	r2, r3, [r4]
 8018b12:	4639      	mov	r1, r7
 8018b14:	f7ed f974 	bl	8005e00 <__aeabi_dsub>
 8018b18:	a37b      	add	r3, pc, #492	; (adr r3, 8018d08 <__ieee754_rem_pio2+0x2f8>)
 8018b1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b1e:	e7e0      	b.n	8018ae2 <__ieee754_rem_pio2+0xd2>
 8018b20:	4a84      	ldr	r2, [pc, #528]	; (8018d34 <__ieee754_rem_pio2+0x324>)
 8018b22:	4592      	cmp	sl, r2
 8018b24:	f300 80d5 	bgt.w	8018cd2 <__ieee754_rem_pio2+0x2c2>
 8018b28:	f7ff fa92 	bl	8018050 <fabs>
 8018b2c:	a378      	add	r3, pc, #480	; (adr r3, 8018d10 <__ieee754_rem_pio2+0x300>)
 8018b2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b32:	4606      	mov	r6, r0
 8018b34:	460f      	mov	r7, r1
 8018b36:	f7ed fb1b 	bl	8006170 <__aeabi_dmul>
 8018b3a:	2200      	movs	r2, #0
 8018b3c:	4b7e      	ldr	r3, [pc, #504]	; (8018d38 <__ieee754_rem_pio2+0x328>)
 8018b3e:	f7ed f961 	bl	8005e04 <__adddf3>
 8018b42:	f7ed fdc5 	bl	80066d0 <__aeabi_d2iz>
 8018b46:	4605      	mov	r5, r0
 8018b48:	f7ed faa8 	bl	800609c <__aeabi_i2d>
 8018b4c:	4602      	mov	r2, r0
 8018b4e:	460b      	mov	r3, r1
 8018b50:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8018b54:	a366      	add	r3, pc, #408	; (adr r3, 8018cf0 <__ieee754_rem_pio2+0x2e0>)
 8018b56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b5a:	f7ed fb09 	bl	8006170 <__aeabi_dmul>
 8018b5e:	4602      	mov	r2, r0
 8018b60:	460b      	mov	r3, r1
 8018b62:	4630      	mov	r0, r6
 8018b64:	4639      	mov	r1, r7
 8018b66:	f7ed f94b 	bl	8005e00 <__aeabi_dsub>
 8018b6a:	a363      	add	r3, pc, #396	; (adr r3, 8018cf8 <__ieee754_rem_pio2+0x2e8>)
 8018b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018b70:	4680      	mov	r8, r0
 8018b72:	4689      	mov	r9, r1
 8018b74:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018b78:	f7ed fafa 	bl	8006170 <__aeabi_dmul>
 8018b7c:	2d1f      	cmp	r5, #31
 8018b7e:	4606      	mov	r6, r0
 8018b80:	460f      	mov	r7, r1
 8018b82:	dc0e      	bgt.n	8018ba2 <__ieee754_rem_pio2+0x192>
 8018b84:	4b6d      	ldr	r3, [pc, #436]	; (8018d3c <__ieee754_rem_pio2+0x32c>)
 8018b86:	1e6a      	subs	r2, r5, #1
 8018b88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8018b8c:	4553      	cmp	r3, sl
 8018b8e:	d008      	beq.n	8018ba2 <__ieee754_rem_pio2+0x192>
 8018b90:	4632      	mov	r2, r6
 8018b92:	463b      	mov	r3, r7
 8018b94:	4640      	mov	r0, r8
 8018b96:	4649      	mov	r1, r9
 8018b98:	f7ed f932 	bl	8005e00 <__aeabi_dsub>
 8018b9c:	e9c4 0100 	strd	r0, r1, [r4]
 8018ba0:	e013      	b.n	8018bca <__ieee754_rem_pio2+0x1ba>
 8018ba2:	463b      	mov	r3, r7
 8018ba4:	4632      	mov	r2, r6
 8018ba6:	4640      	mov	r0, r8
 8018ba8:	4649      	mov	r1, r9
 8018baa:	f7ed f929 	bl	8005e00 <__aeabi_dsub>
 8018bae:	ea4f 532a 	mov.w	r3, sl, asr #20
 8018bb2:	9305      	str	r3, [sp, #20]
 8018bb4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8018bb8:	ebc3 5a1a 	rsb	sl, r3, sl, lsr #20
 8018bbc:	f1ba 0f10 	cmp.w	sl, #16
 8018bc0:	dc1f      	bgt.n	8018c02 <__ieee754_rem_pio2+0x1f2>
 8018bc2:	4602      	mov	r2, r0
 8018bc4:	460b      	mov	r3, r1
 8018bc6:	e9c4 2300 	strd	r2, r3, [r4]
 8018bca:	e9d4 2a00 	ldrd	r2, sl, [r4]
 8018bce:	4640      	mov	r0, r8
 8018bd0:	4653      	mov	r3, sl
 8018bd2:	4649      	mov	r1, r9
 8018bd4:	f7ed f914 	bl	8005e00 <__aeabi_dsub>
 8018bd8:	4632      	mov	r2, r6
 8018bda:	463b      	mov	r3, r7
 8018bdc:	f7ed f910 	bl	8005e00 <__aeabi_dsub>
 8018be0:	460b      	mov	r3, r1
 8018be2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8018be6:	9904      	ldr	r1, [sp, #16]
 8018be8:	4602      	mov	r2, r0
 8018bea:	2900      	cmp	r1, #0
 8018bec:	f6bf af47 	bge.w	8018a7e <__ieee754_rem_pio2+0x6e>
 8018bf0:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 8018bf4:	e9c4 1201 	strd	r1, r2, [r4, #4]
 8018bf8:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8018bfc:	60e3      	str	r3, [r4, #12]
 8018bfe:	426d      	negs	r5, r5
 8018c00:	e73d      	b.n	8018a7e <__ieee754_rem_pio2+0x6e>
 8018c02:	a33f      	add	r3, pc, #252	; (adr r3, 8018d00 <__ieee754_rem_pio2+0x2f0>)
 8018c04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018c0c:	f7ed fab0 	bl	8006170 <__aeabi_dmul>
 8018c10:	4606      	mov	r6, r0
 8018c12:	460f      	mov	r7, r1
 8018c14:	4602      	mov	r2, r0
 8018c16:	460b      	mov	r3, r1
 8018c18:	4640      	mov	r0, r8
 8018c1a:	4649      	mov	r1, r9
 8018c1c:	f7ed f8f0 	bl	8005e00 <__aeabi_dsub>
 8018c20:	4602      	mov	r2, r0
 8018c22:	460b      	mov	r3, r1
 8018c24:	4682      	mov	sl, r0
 8018c26:	468b      	mov	fp, r1
 8018c28:	4640      	mov	r0, r8
 8018c2a:	4649      	mov	r1, r9
 8018c2c:	f7ed f8e8 	bl	8005e00 <__aeabi_dsub>
 8018c30:	4632      	mov	r2, r6
 8018c32:	463b      	mov	r3, r7
 8018c34:	f7ed f8e4 	bl	8005e00 <__aeabi_dsub>
 8018c38:	a333      	add	r3, pc, #204	; (adr r3, 8018d08 <__ieee754_rem_pio2+0x2f8>)
 8018c3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c3e:	4606      	mov	r6, r0
 8018c40:	460f      	mov	r7, r1
 8018c42:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018c46:	f7ed fa93 	bl	8006170 <__aeabi_dmul>
 8018c4a:	4632      	mov	r2, r6
 8018c4c:	463b      	mov	r3, r7
 8018c4e:	f7ed f8d7 	bl	8005e00 <__aeabi_dsub>
 8018c52:	4602      	mov	r2, r0
 8018c54:	460b      	mov	r3, r1
 8018c56:	4606      	mov	r6, r0
 8018c58:	460f      	mov	r7, r1
 8018c5a:	4650      	mov	r0, sl
 8018c5c:	4659      	mov	r1, fp
 8018c5e:	f7ed f8cf 	bl	8005e00 <__aeabi_dsub>
 8018c62:	9a05      	ldr	r2, [sp, #20]
 8018c64:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8018c68:	1ad3      	subs	r3, r2, r3
 8018c6a:	2b31      	cmp	r3, #49	; 0x31
 8018c6c:	dc06      	bgt.n	8018c7c <__ieee754_rem_pio2+0x26c>
 8018c6e:	4602      	mov	r2, r0
 8018c70:	460b      	mov	r3, r1
 8018c72:	46d0      	mov	r8, sl
 8018c74:	46d9      	mov	r9, fp
 8018c76:	e9c4 2300 	strd	r2, r3, [r4]
 8018c7a:	e7a6      	b.n	8018bca <__ieee754_rem_pio2+0x1ba>
 8018c7c:	a326      	add	r3, pc, #152	; (adr r3, 8018d18 <__ieee754_rem_pio2+0x308>)
 8018c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018c82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018c86:	f7ed fa73 	bl	8006170 <__aeabi_dmul>
 8018c8a:	4606      	mov	r6, r0
 8018c8c:	460f      	mov	r7, r1
 8018c8e:	4602      	mov	r2, r0
 8018c90:	460b      	mov	r3, r1
 8018c92:	4650      	mov	r0, sl
 8018c94:	4659      	mov	r1, fp
 8018c96:	f7ed f8b3 	bl	8005e00 <__aeabi_dsub>
 8018c9a:	4602      	mov	r2, r0
 8018c9c:	460b      	mov	r3, r1
 8018c9e:	4680      	mov	r8, r0
 8018ca0:	4689      	mov	r9, r1
 8018ca2:	4650      	mov	r0, sl
 8018ca4:	4659      	mov	r1, fp
 8018ca6:	f7ed f8ab 	bl	8005e00 <__aeabi_dsub>
 8018caa:	4632      	mov	r2, r6
 8018cac:	463b      	mov	r3, r7
 8018cae:	f7ed f8a7 	bl	8005e00 <__aeabi_dsub>
 8018cb2:	a31b      	add	r3, pc, #108	; (adr r3, 8018d20 <__ieee754_rem_pio2+0x310>)
 8018cb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8018cb8:	4606      	mov	r6, r0
 8018cba:	460f      	mov	r7, r1
 8018cbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018cc0:	f7ed fa56 	bl	8006170 <__aeabi_dmul>
 8018cc4:	4632      	mov	r2, r6
 8018cc6:	463b      	mov	r3, r7
 8018cc8:	f7ed f89a 	bl	8005e00 <__aeabi_dsub>
 8018ccc:	4606      	mov	r6, r0
 8018cce:	460f      	mov	r7, r1
 8018cd0:	e75e      	b.n	8018b90 <__ieee754_rem_pio2+0x180>
 8018cd2:	4a1b      	ldr	r2, [pc, #108]	; (8018d40 <__ieee754_rem_pio2+0x330>)
 8018cd4:	4592      	cmp	sl, r2
 8018cd6:	dd35      	ble.n	8018d44 <__ieee754_rem_pio2+0x334>
 8018cd8:	4602      	mov	r2, r0
 8018cda:	460b      	mov	r3, r1
 8018cdc:	f7ed f890 	bl	8005e00 <__aeabi_dsub>
 8018ce0:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8018ce4:	e9c4 0100 	strd	r0, r1, [r4]
 8018ce8:	e6a2      	b.n	8018a30 <__ieee754_rem_pio2+0x20>
 8018cea:	bf00      	nop
 8018cec:	f3af 8000 	nop.w
 8018cf0:	54400000 	.word	0x54400000
 8018cf4:	3ff921fb 	.word	0x3ff921fb
 8018cf8:	1a626331 	.word	0x1a626331
 8018cfc:	3dd0b461 	.word	0x3dd0b461
 8018d00:	1a600000 	.word	0x1a600000
 8018d04:	3dd0b461 	.word	0x3dd0b461
 8018d08:	2e037073 	.word	0x2e037073
 8018d0c:	3ba3198a 	.word	0x3ba3198a
 8018d10:	6dc9c883 	.word	0x6dc9c883
 8018d14:	3fe45f30 	.word	0x3fe45f30
 8018d18:	2e000000 	.word	0x2e000000
 8018d1c:	3ba3198a 	.word	0x3ba3198a
 8018d20:	252049c1 	.word	0x252049c1
 8018d24:	397b839a 	.word	0x397b839a
 8018d28:	3fe921fb 	.word	0x3fe921fb
 8018d2c:	4002d97b 	.word	0x4002d97b
 8018d30:	3ff921fb 	.word	0x3ff921fb
 8018d34:	413921fb 	.word	0x413921fb
 8018d38:	3fe00000 	.word	0x3fe00000
 8018d3c:	0801c800 	.word	0x0801c800
 8018d40:	7fefffff 	.word	0x7fefffff
 8018d44:	ea4f 552a 	mov.w	r5, sl, asr #20
 8018d48:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8018d4c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 8018d50:	460f      	mov	r7, r1
 8018d52:	4606      	mov	r6, r0
 8018d54:	f7ed fcbc 	bl	80066d0 <__aeabi_d2iz>
 8018d58:	f7ed f9a0 	bl	800609c <__aeabi_i2d>
 8018d5c:	4602      	mov	r2, r0
 8018d5e:	460b      	mov	r3, r1
 8018d60:	4630      	mov	r0, r6
 8018d62:	4639      	mov	r1, r7
 8018d64:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8018d68:	f7ed f84a 	bl	8005e00 <__aeabi_dsub>
 8018d6c:	2200      	movs	r2, #0
 8018d6e:	4b1e      	ldr	r3, [pc, #120]	; (8018de8 <__ieee754_rem_pio2+0x3d8>)
 8018d70:	f7ed f9fe 	bl	8006170 <__aeabi_dmul>
 8018d74:	460f      	mov	r7, r1
 8018d76:	4606      	mov	r6, r0
 8018d78:	f7ed fcaa 	bl	80066d0 <__aeabi_d2iz>
 8018d7c:	f7ed f98e 	bl	800609c <__aeabi_i2d>
 8018d80:	4602      	mov	r2, r0
 8018d82:	460b      	mov	r3, r1
 8018d84:	4630      	mov	r0, r6
 8018d86:	4639      	mov	r1, r7
 8018d88:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8018d8c:	f7ed f838 	bl	8005e00 <__aeabi_dsub>
 8018d90:	2200      	movs	r2, #0
 8018d92:	4b15      	ldr	r3, [pc, #84]	; (8018de8 <__ieee754_rem_pio2+0x3d8>)
 8018d94:	f7ed f9ec 	bl	8006170 <__aeabi_dmul>
 8018d98:	f04f 0803 	mov.w	r8, #3
 8018d9c:	2600      	movs	r6, #0
 8018d9e:	2700      	movs	r7, #0
 8018da0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8018da4:	f10d 0928 	add.w	r9, sp, #40	; 0x28
 8018da8:	4632      	mov	r2, r6
 8018daa:	e879 0102 	ldrd	r0, r1, [r9], #-8
 8018dae:	463b      	mov	r3, r7
 8018db0:	46c2      	mov	sl, r8
 8018db2:	f108 38ff 	add.w	r8, r8, #4294967295
 8018db6:	f7ed fc43 	bl	8006640 <__aeabi_dcmpeq>
 8018dba:	2800      	cmp	r0, #0
 8018dbc:	d1f4      	bne.n	8018da8 <__ieee754_rem_pio2+0x398>
 8018dbe:	4b0b      	ldr	r3, [pc, #44]	; (8018dec <__ieee754_rem_pio2+0x3dc>)
 8018dc0:	462a      	mov	r2, r5
 8018dc2:	9301      	str	r3, [sp, #4]
 8018dc4:	2302      	movs	r3, #2
 8018dc6:	4621      	mov	r1, r4
 8018dc8:	9300      	str	r3, [sp, #0]
 8018dca:	a806      	add	r0, sp, #24
 8018dcc:	4653      	mov	r3, sl
 8018dce:	f000 fd11 	bl	80197f4 <__kernel_rem_pio2>
 8018dd2:	9b04      	ldr	r3, [sp, #16]
 8018dd4:	4605      	mov	r5, r0
 8018dd6:	2b00      	cmp	r3, #0
 8018dd8:	f6bf ae51 	bge.w	8018a7e <__ieee754_rem_pio2+0x6e>
 8018ddc:	6863      	ldr	r3, [r4, #4]
 8018dde:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8018de2:	6063      	str	r3, [r4, #4]
 8018de4:	68e3      	ldr	r3, [r4, #12]
 8018de6:	e707      	b.n	8018bf8 <__ieee754_rem_pio2+0x1e8>
 8018de8:	41700000 	.word	0x41700000
 8018dec:	0801c880 	.word	0x0801c880

08018df0 <__ieee754_sqrt>:
 8018df0:	f8df c150 	ldr.w	ip, [pc, #336]	; 8018f44 <__ieee754_sqrt+0x154>
 8018df4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018df8:	ea3c 0c01 	bics.w	ip, ip, r1
 8018dfc:	460b      	mov	r3, r1
 8018dfe:	4606      	mov	r6, r0
 8018e00:	460d      	mov	r5, r1
 8018e02:	460a      	mov	r2, r1
 8018e04:	4607      	mov	r7, r0
 8018e06:	4604      	mov	r4, r0
 8018e08:	d10e      	bne.n	8018e28 <__ieee754_sqrt+0x38>
 8018e0a:	4602      	mov	r2, r0
 8018e0c:	f7ed f9b0 	bl	8006170 <__aeabi_dmul>
 8018e10:	4602      	mov	r2, r0
 8018e12:	460b      	mov	r3, r1
 8018e14:	4630      	mov	r0, r6
 8018e16:	4629      	mov	r1, r5
 8018e18:	f7ec fff4 	bl	8005e04 <__adddf3>
 8018e1c:	4606      	mov	r6, r0
 8018e1e:	460d      	mov	r5, r1
 8018e20:	4630      	mov	r0, r6
 8018e22:	4629      	mov	r1, r5
 8018e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8018e28:	2900      	cmp	r1, #0
 8018e2a:	dc0d      	bgt.n	8018e48 <__ieee754_sqrt+0x58>
 8018e2c:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 8018e30:	ea5c 0707 	orrs.w	r7, ip, r7
 8018e34:	d0f4      	beq.n	8018e20 <__ieee754_sqrt+0x30>
 8018e36:	b139      	cbz	r1, 8018e48 <__ieee754_sqrt+0x58>
 8018e38:	4602      	mov	r2, r0
 8018e3a:	f7ec ffe1 	bl	8005e00 <__aeabi_dsub>
 8018e3e:	4602      	mov	r2, r0
 8018e40:	460b      	mov	r3, r1
 8018e42:	f7ed fabf 	bl	80063c4 <__aeabi_ddiv>
 8018e46:	e7e9      	b.n	8018e1c <__ieee754_sqrt+0x2c>
 8018e48:	1512      	asrs	r2, r2, #20
 8018e4a:	d074      	beq.n	8018f36 <__ieee754_sqrt+0x146>
 8018e4c:	2000      	movs	r0, #0
 8018e4e:	07d5      	lsls	r5, r2, #31
 8018e50:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8018e54:	f443 1180 	orr.w	r1, r3, #1048576	; 0x100000
 8018e58:	bf5e      	ittt	pl
 8018e5a:	0fe3      	lsrpl	r3, r4, #31
 8018e5c:	0064      	lslpl	r4, r4, #1
 8018e5e:	eb03 0141 	addpl.w	r1, r3, r1, lsl #1
 8018e62:	0fe3      	lsrs	r3, r4, #31
 8018e64:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8018e68:	eb03 0341 	add.w	r3, r3, r1, lsl #1
 8018e6c:	2516      	movs	r5, #22
 8018e6e:	4601      	mov	r1, r0
 8018e70:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8018e74:	1076      	asrs	r6, r6, #1
 8018e76:	0064      	lsls	r4, r4, #1
 8018e78:	188f      	adds	r7, r1, r2
 8018e7a:	429f      	cmp	r7, r3
 8018e7c:	bfde      	ittt	le
 8018e7e:	1bdb      	suble	r3, r3, r7
 8018e80:	18b9      	addle	r1, r7, r2
 8018e82:	1880      	addle	r0, r0, r2
 8018e84:	005b      	lsls	r3, r3, #1
 8018e86:	3d01      	subs	r5, #1
 8018e88:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8018e8c:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8018e90:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8018e94:	d1f0      	bne.n	8018e78 <__ieee754_sqrt+0x88>
 8018e96:	462a      	mov	r2, r5
 8018e98:	f04f 0e20 	mov.w	lr, #32
 8018e9c:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8018ea0:	428b      	cmp	r3, r1
 8018ea2:	eb07 0c05 	add.w	ip, r7, r5
 8018ea6:	dc02      	bgt.n	8018eae <__ieee754_sqrt+0xbe>
 8018ea8:	d113      	bne.n	8018ed2 <__ieee754_sqrt+0xe2>
 8018eaa:	45a4      	cmp	ip, r4
 8018eac:	d811      	bhi.n	8018ed2 <__ieee754_sqrt+0xe2>
 8018eae:	f1bc 0f00 	cmp.w	ip, #0
 8018eb2:	eb0c 0507 	add.w	r5, ip, r7
 8018eb6:	da43      	bge.n	8018f40 <__ieee754_sqrt+0x150>
 8018eb8:	2d00      	cmp	r5, #0
 8018eba:	db41      	blt.n	8018f40 <__ieee754_sqrt+0x150>
 8018ebc:	f101 0801 	add.w	r8, r1, #1
 8018ec0:	1a5b      	subs	r3, r3, r1
 8018ec2:	4641      	mov	r1, r8
 8018ec4:	45a4      	cmp	ip, r4
 8018ec6:	bf88      	it	hi
 8018ec8:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8018ecc:	eba4 040c 	sub.w	r4, r4, ip
 8018ed0:	443a      	add	r2, r7
 8018ed2:	005b      	lsls	r3, r3, #1
 8018ed4:	f1be 0e01 	subs.w	lr, lr, #1
 8018ed8:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 8018edc:	ea4f 0757 	mov.w	r7, r7, lsr #1
 8018ee0:	ea4f 0444 	mov.w	r4, r4, lsl #1
 8018ee4:	d1dc      	bne.n	8018ea0 <__ieee754_sqrt+0xb0>
 8018ee6:	4323      	orrs	r3, r4
 8018ee8:	d006      	beq.n	8018ef8 <__ieee754_sqrt+0x108>
 8018eea:	1c54      	adds	r4, r2, #1
 8018eec:	bf0b      	itete	eq
 8018eee:	4672      	moveq	r2, lr
 8018ef0:	3201      	addne	r2, #1
 8018ef2:	3001      	addeq	r0, #1
 8018ef4:	f022 0201 	bicne.w	r2, r2, #1
 8018ef8:	1043      	asrs	r3, r0, #1
 8018efa:	07c1      	lsls	r1, r0, #31
 8018efc:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8018f00:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8018f04:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8018f08:	bf48      	it	mi
 8018f0a:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8018f0e:	4610      	mov	r0, r2
 8018f10:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 8018f14:	e782      	b.n	8018e1c <__ieee754_sqrt+0x2c>
 8018f16:	0ae3      	lsrs	r3, r4, #11
 8018f18:	3915      	subs	r1, #21
 8018f1a:	0564      	lsls	r4, r4, #21
 8018f1c:	2b00      	cmp	r3, #0
 8018f1e:	d0fa      	beq.n	8018f16 <__ieee754_sqrt+0x126>
 8018f20:	02de      	lsls	r6, r3, #11
 8018f22:	d50a      	bpl.n	8018f3a <__ieee754_sqrt+0x14a>
 8018f24:	f1c2 0020 	rsb	r0, r2, #32
 8018f28:	fa24 f000 	lsr.w	r0, r4, r0
 8018f2c:	1e55      	subs	r5, r2, #1
 8018f2e:	4094      	lsls	r4, r2
 8018f30:	4303      	orrs	r3, r0
 8018f32:	1b4a      	subs	r2, r1, r5
 8018f34:	e78a      	b.n	8018e4c <__ieee754_sqrt+0x5c>
 8018f36:	4611      	mov	r1, r2
 8018f38:	e7f0      	b.n	8018f1c <__ieee754_sqrt+0x12c>
 8018f3a:	005b      	lsls	r3, r3, #1
 8018f3c:	3201      	adds	r2, #1
 8018f3e:	e7ef      	b.n	8018f20 <__ieee754_sqrt+0x130>
 8018f40:	4688      	mov	r8, r1
 8018f42:	e7bd      	b.n	8018ec0 <__ieee754_sqrt+0xd0>
 8018f44:	7ff00000 	.word	0x7ff00000

08018f48 <__ieee754_acosf>:
 8018f48:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 8018f4c:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8018f50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8018f52:	4605      	mov	r5, r0
 8018f54:	d104      	bne.n	8018f60 <__ieee754_acosf+0x18>
 8018f56:	2800      	cmp	r0, #0
 8018f58:	f300 8135 	bgt.w	80191c6 <__ieee754_acosf+0x27e>
 8018f5c:	489c      	ldr	r0, [pc, #624]	; (80191d0 <__ieee754_acosf+0x288>)
 8018f5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8018f60:	dd06      	ble.n	8018f70 <__ieee754_acosf+0x28>
 8018f62:	4601      	mov	r1, r0
 8018f64:	f7ed fc50 	bl	8006808 <__aeabi_fsub>
 8018f68:	4601      	mov	r1, r0
 8018f6a:	f7ed fe0b 	bl	8006b84 <__aeabi_fdiv>
 8018f6e:	e7f6      	b.n	8018f5e <__ieee754_acosf+0x16>
 8018f70:	f1b2 5f7c 	cmp.w	r2, #1056964608	; 0x3f000000
 8018f74:	da57      	bge.n	8019026 <__ieee754_acosf+0xde>
 8018f76:	f1b2 5f0c 	cmp.w	r2, #587202560	; 0x23000000
 8018f7a:	f340 8126 	ble.w	80191ca <__ieee754_acosf+0x282>
 8018f7e:	4601      	mov	r1, r0
 8018f80:	f7ed fd4c 	bl	8006a1c <__aeabi_fmul>
 8018f84:	4604      	mov	r4, r0
 8018f86:	4993      	ldr	r1, [pc, #588]	; (80191d4 <__ieee754_acosf+0x28c>)
 8018f88:	f7ed fd48 	bl	8006a1c <__aeabi_fmul>
 8018f8c:	4992      	ldr	r1, [pc, #584]	; (80191d8 <__ieee754_acosf+0x290>)
 8018f8e:	f7ed fc3d 	bl	800680c <__addsf3>
 8018f92:	4621      	mov	r1, r4
 8018f94:	f7ed fd42 	bl	8006a1c <__aeabi_fmul>
 8018f98:	4990      	ldr	r1, [pc, #576]	; (80191dc <__ieee754_acosf+0x294>)
 8018f9a:	f7ed fc35 	bl	8006808 <__aeabi_fsub>
 8018f9e:	4621      	mov	r1, r4
 8018fa0:	f7ed fd3c 	bl	8006a1c <__aeabi_fmul>
 8018fa4:	498e      	ldr	r1, [pc, #568]	; (80191e0 <__ieee754_acosf+0x298>)
 8018fa6:	f7ed fc31 	bl	800680c <__addsf3>
 8018faa:	4621      	mov	r1, r4
 8018fac:	f7ed fd36 	bl	8006a1c <__aeabi_fmul>
 8018fb0:	498c      	ldr	r1, [pc, #560]	; (80191e4 <__ieee754_acosf+0x29c>)
 8018fb2:	f7ed fc29 	bl	8006808 <__aeabi_fsub>
 8018fb6:	4621      	mov	r1, r4
 8018fb8:	f7ed fd30 	bl	8006a1c <__aeabi_fmul>
 8018fbc:	498a      	ldr	r1, [pc, #552]	; (80191e8 <__ieee754_acosf+0x2a0>)
 8018fbe:	f7ed fc25 	bl	800680c <__addsf3>
 8018fc2:	4621      	mov	r1, r4
 8018fc4:	f7ed fd2a 	bl	8006a1c <__aeabi_fmul>
 8018fc8:	4988      	ldr	r1, [pc, #544]	; (80191ec <__ieee754_acosf+0x2a4>)
 8018fca:	4606      	mov	r6, r0
 8018fcc:	4620      	mov	r0, r4
 8018fce:	f7ed fd25 	bl	8006a1c <__aeabi_fmul>
 8018fd2:	4987      	ldr	r1, [pc, #540]	; (80191f0 <__ieee754_acosf+0x2a8>)
 8018fd4:	f7ed fc18 	bl	8006808 <__aeabi_fsub>
 8018fd8:	4621      	mov	r1, r4
 8018fda:	f7ed fd1f 	bl	8006a1c <__aeabi_fmul>
 8018fde:	4985      	ldr	r1, [pc, #532]	; (80191f4 <__ieee754_acosf+0x2ac>)
 8018fe0:	f7ed fc14 	bl	800680c <__addsf3>
 8018fe4:	4621      	mov	r1, r4
 8018fe6:	f7ed fd19 	bl	8006a1c <__aeabi_fmul>
 8018fea:	4983      	ldr	r1, [pc, #524]	; (80191f8 <__ieee754_acosf+0x2b0>)
 8018fec:	f7ed fc0c 	bl	8006808 <__aeabi_fsub>
 8018ff0:	4621      	mov	r1, r4
 8018ff2:	f7ed fd13 	bl	8006a1c <__aeabi_fmul>
 8018ff6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8018ffa:	f7ed fc07 	bl	800680c <__addsf3>
 8018ffe:	4601      	mov	r1, r0
 8019000:	4630      	mov	r0, r6
 8019002:	f7ed fdbf 	bl	8006b84 <__aeabi_fdiv>
 8019006:	4629      	mov	r1, r5
 8019008:	f7ed fd08 	bl	8006a1c <__aeabi_fmul>
 801900c:	4601      	mov	r1, r0
 801900e:	487b      	ldr	r0, [pc, #492]	; (80191fc <__ieee754_acosf+0x2b4>)
 8019010:	f7ed fbfa 	bl	8006808 <__aeabi_fsub>
 8019014:	4601      	mov	r1, r0
 8019016:	4628      	mov	r0, r5
 8019018:	f7ed fbf6 	bl	8006808 <__aeabi_fsub>
 801901c:	4601      	mov	r1, r0
 801901e:	4878      	ldr	r0, [pc, #480]	; (8019200 <__ieee754_acosf+0x2b8>)
 8019020:	f7ed fbf2 	bl	8006808 <__aeabi_fsub>
 8019024:	e79b      	b.n	8018f5e <__ieee754_acosf+0x16>
 8019026:	2800      	cmp	r0, #0
 8019028:	da5b      	bge.n	80190e2 <__ieee754_acosf+0x19a>
 801902a:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 801902e:	f7ed fbed 	bl	800680c <__addsf3>
 8019032:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 8019036:	f7ed fcf1 	bl	8006a1c <__aeabi_fmul>
 801903a:	4604      	mov	r4, r0
 801903c:	4965      	ldr	r1, [pc, #404]	; (80191d4 <__ieee754_acosf+0x28c>)
 801903e:	f7ed fced 	bl	8006a1c <__aeabi_fmul>
 8019042:	4965      	ldr	r1, [pc, #404]	; (80191d8 <__ieee754_acosf+0x290>)
 8019044:	f7ed fbe2 	bl	800680c <__addsf3>
 8019048:	4621      	mov	r1, r4
 801904a:	f7ed fce7 	bl	8006a1c <__aeabi_fmul>
 801904e:	4963      	ldr	r1, [pc, #396]	; (80191dc <__ieee754_acosf+0x294>)
 8019050:	f7ed fbda 	bl	8006808 <__aeabi_fsub>
 8019054:	4621      	mov	r1, r4
 8019056:	f7ed fce1 	bl	8006a1c <__aeabi_fmul>
 801905a:	4961      	ldr	r1, [pc, #388]	; (80191e0 <__ieee754_acosf+0x298>)
 801905c:	f7ed fbd6 	bl	800680c <__addsf3>
 8019060:	4621      	mov	r1, r4
 8019062:	f7ed fcdb 	bl	8006a1c <__aeabi_fmul>
 8019066:	495f      	ldr	r1, [pc, #380]	; (80191e4 <__ieee754_acosf+0x29c>)
 8019068:	f7ed fbce 	bl	8006808 <__aeabi_fsub>
 801906c:	4621      	mov	r1, r4
 801906e:	f7ed fcd5 	bl	8006a1c <__aeabi_fmul>
 8019072:	495d      	ldr	r1, [pc, #372]	; (80191e8 <__ieee754_acosf+0x2a0>)
 8019074:	f7ed fbca 	bl	800680c <__addsf3>
 8019078:	4621      	mov	r1, r4
 801907a:	f7ed fccf 	bl	8006a1c <__aeabi_fmul>
 801907e:	4606      	mov	r6, r0
 8019080:	4620      	mov	r0, r4
 8019082:	f000 faa7 	bl	80195d4 <__ieee754_sqrtf>
 8019086:	4959      	ldr	r1, [pc, #356]	; (80191ec <__ieee754_acosf+0x2a4>)
 8019088:	4605      	mov	r5, r0
 801908a:	4620      	mov	r0, r4
 801908c:	f7ed fcc6 	bl	8006a1c <__aeabi_fmul>
 8019090:	4957      	ldr	r1, [pc, #348]	; (80191f0 <__ieee754_acosf+0x2a8>)
 8019092:	f7ed fbb9 	bl	8006808 <__aeabi_fsub>
 8019096:	4621      	mov	r1, r4
 8019098:	f7ed fcc0 	bl	8006a1c <__aeabi_fmul>
 801909c:	4955      	ldr	r1, [pc, #340]	; (80191f4 <__ieee754_acosf+0x2ac>)
 801909e:	f7ed fbb5 	bl	800680c <__addsf3>
 80190a2:	4621      	mov	r1, r4
 80190a4:	f7ed fcba 	bl	8006a1c <__aeabi_fmul>
 80190a8:	4953      	ldr	r1, [pc, #332]	; (80191f8 <__ieee754_acosf+0x2b0>)
 80190aa:	f7ed fbad 	bl	8006808 <__aeabi_fsub>
 80190ae:	4621      	mov	r1, r4
 80190b0:	f7ed fcb4 	bl	8006a1c <__aeabi_fmul>
 80190b4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 80190b8:	f7ed fba8 	bl	800680c <__addsf3>
 80190bc:	4601      	mov	r1, r0
 80190be:	4630      	mov	r0, r6
 80190c0:	f7ed fd60 	bl	8006b84 <__aeabi_fdiv>
 80190c4:	4629      	mov	r1, r5
 80190c6:	f7ed fca9 	bl	8006a1c <__aeabi_fmul>
 80190ca:	494c      	ldr	r1, [pc, #304]	; (80191fc <__ieee754_acosf+0x2b4>)
 80190cc:	f7ed fb9c 	bl	8006808 <__aeabi_fsub>
 80190d0:	4629      	mov	r1, r5
 80190d2:	f7ed fb9b 	bl	800680c <__addsf3>
 80190d6:	4601      	mov	r1, r0
 80190d8:	f7ed fb98 	bl	800680c <__addsf3>
 80190dc:	4601      	mov	r1, r0
 80190de:	4849      	ldr	r0, [pc, #292]	; (8019204 <__ieee754_acosf+0x2bc>)
 80190e0:	e79e      	b.n	8019020 <__ieee754_acosf+0xd8>
 80190e2:	4601      	mov	r1, r0
 80190e4:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 80190e8:	f7ed fb8e 	bl	8006808 <__aeabi_fsub>
 80190ec:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80190f0:	f7ed fc94 	bl	8006a1c <__aeabi_fmul>
 80190f4:	4604      	mov	r4, r0
 80190f6:	f000 fa6d 	bl	80195d4 <__ieee754_sqrtf>
 80190fa:	4936      	ldr	r1, [pc, #216]	; (80191d4 <__ieee754_acosf+0x28c>)
 80190fc:	4606      	mov	r6, r0
 80190fe:	f420 657f 	bic.w	r5, r0, #4080	; 0xff0
 8019102:	4620      	mov	r0, r4
 8019104:	f7ed fc8a 	bl	8006a1c <__aeabi_fmul>
 8019108:	4933      	ldr	r1, [pc, #204]	; (80191d8 <__ieee754_acosf+0x290>)
 801910a:	f7ed fb7f 	bl	800680c <__addsf3>
 801910e:	4621      	mov	r1, r4
 8019110:	f7ed fc84 	bl	8006a1c <__aeabi_fmul>
 8019114:	4931      	ldr	r1, [pc, #196]	; (80191dc <__ieee754_acosf+0x294>)
 8019116:	f7ed fb77 	bl	8006808 <__aeabi_fsub>
 801911a:	4621      	mov	r1, r4
 801911c:	f7ed fc7e 	bl	8006a1c <__aeabi_fmul>
 8019120:	492f      	ldr	r1, [pc, #188]	; (80191e0 <__ieee754_acosf+0x298>)
 8019122:	f7ed fb73 	bl	800680c <__addsf3>
 8019126:	4621      	mov	r1, r4
 8019128:	f7ed fc78 	bl	8006a1c <__aeabi_fmul>
 801912c:	492d      	ldr	r1, [pc, #180]	; (80191e4 <__ieee754_acosf+0x29c>)
 801912e:	f7ed fb6b 	bl	8006808 <__aeabi_fsub>
 8019132:	4621      	mov	r1, r4
 8019134:	f7ed fc72 	bl	8006a1c <__aeabi_fmul>
 8019138:	492b      	ldr	r1, [pc, #172]	; (80191e8 <__ieee754_acosf+0x2a0>)
 801913a:	f7ed fb67 	bl	800680c <__addsf3>
 801913e:	4621      	mov	r1, r4
 8019140:	f7ed fc6c 	bl	8006a1c <__aeabi_fmul>
 8019144:	4929      	ldr	r1, [pc, #164]	; (80191ec <__ieee754_acosf+0x2a4>)
 8019146:	4607      	mov	r7, r0
 8019148:	4620      	mov	r0, r4
 801914a:	f7ed fc67 	bl	8006a1c <__aeabi_fmul>
 801914e:	4928      	ldr	r1, [pc, #160]	; (80191f0 <__ieee754_acosf+0x2a8>)
 8019150:	f7ed fb5a 	bl	8006808 <__aeabi_fsub>
 8019154:	4621      	mov	r1, r4
 8019156:	f7ed fc61 	bl	8006a1c <__aeabi_fmul>
 801915a:	4926      	ldr	r1, [pc, #152]	; (80191f4 <__ieee754_acosf+0x2ac>)
 801915c:	f7ed fb56 	bl	800680c <__addsf3>
 8019160:	4621      	mov	r1, r4
 8019162:	f7ed fc5b 	bl	8006a1c <__aeabi_fmul>
 8019166:	4924      	ldr	r1, [pc, #144]	; (80191f8 <__ieee754_acosf+0x2b0>)
 8019168:	f7ed fb4e 	bl	8006808 <__aeabi_fsub>
 801916c:	4621      	mov	r1, r4
 801916e:	f7ed fc55 	bl	8006a1c <__aeabi_fmul>
 8019172:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8019176:	f7ed fb49 	bl	800680c <__addsf3>
 801917a:	4601      	mov	r1, r0
 801917c:	4638      	mov	r0, r7
 801917e:	f7ed fd01 	bl	8006b84 <__aeabi_fdiv>
 8019182:	4631      	mov	r1, r6
 8019184:	f7ed fc4a 	bl	8006a1c <__aeabi_fmul>
 8019188:	f025 050f 	bic.w	r5, r5, #15
 801918c:	4607      	mov	r7, r0
 801918e:	4629      	mov	r1, r5
 8019190:	4628      	mov	r0, r5
 8019192:	f7ed fc43 	bl	8006a1c <__aeabi_fmul>
 8019196:	4601      	mov	r1, r0
 8019198:	4620      	mov	r0, r4
 801919a:	f7ed fb35 	bl	8006808 <__aeabi_fsub>
 801919e:	4629      	mov	r1, r5
 80191a0:	4604      	mov	r4, r0
 80191a2:	4630      	mov	r0, r6
 80191a4:	f7ed fb32 	bl	800680c <__addsf3>
 80191a8:	4601      	mov	r1, r0
 80191aa:	4620      	mov	r0, r4
 80191ac:	f7ed fcea 	bl	8006b84 <__aeabi_fdiv>
 80191b0:	4601      	mov	r1, r0
 80191b2:	4638      	mov	r0, r7
 80191b4:	f7ed fb2a 	bl	800680c <__addsf3>
 80191b8:	4629      	mov	r1, r5
 80191ba:	f7ed fb27 	bl	800680c <__addsf3>
 80191be:	4601      	mov	r1, r0
 80191c0:	f7ed fb24 	bl	800680c <__addsf3>
 80191c4:	e6cb      	b.n	8018f5e <__ieee754_acosf+0x16>
 80191c6:	2000      	movs	r0, #0
 80191c8:	e6c9      	b.n	8018f5e <__ieee754_acosf+0x16>
 80191ca:	480f      	ldr	r0, [pc, #60]	; (8019208 <__ieee754_acosf+0x2c0>)
 80191cc:	e6c7      	b.n	8018f5e <__ieee754_acosf+0x16>
 80191ce:	bf00      	nop
 80191d0:	40490fdb 	.word	0x40490fdb
 80191d4:	3811ef08 	.word	0x3811ef08
 80191d8:	3a4f7f04 	.word	0x3a4f7f04
 80191dc:	3d241146 	.word	0x3d241146
 80191e0:	3e4e0aa8 	.word	0x3e4e0aa8
 80191e4:	3ea6b090 	.word	0x3ea6b090
 80191e8:	3e2aaaab 	.word	0x3e2aaaab
 80191ec:	3d9dc62e 	.word	0x3d9dc62e
 80191f0:	3f303361 	.word	0x3f303361
 80191f4:	4001572d 	.word	0x4001572d
 80191f8:	4019d139 	.word	0x4019d139
 80191fc:	33a22168 	.word	0x33a22168
 8019200:	3fc90fda 	.word	0x3fc90fda
 8019204:	40490fda 	.word	0x40490fda
 8019208:	3fc90fdb 	.word	0x3fc90fdb

0801920c <__ieee754_atan2f>:
 801920c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801920e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8019212:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8019216:	4603      	mov	r3, r0
 8019218:	dc05      	bgt.n	8019226 <__ieee754_atan2f+0x1a>
 801921a:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 801921e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8019222:	4607      	mov	r7, r0
 8019224:	dd04      	ble.n	8019230 <__ieee754_atan2f+0x24>
 8019226:	4618      	mov	r0, r3
 8019228:	f7ed faf0 	bl	800680c <__addsf3>
 801922c:	4603      	mov	r3, r0
 801922e:	e011      	b.n	8019254 <__ieee754_atan2f+0x48>
 8019230:	f1b1 5f7e 	cmp.w	r1, #1065353216	; 0x3f800000
 8019234:	d103      	bne.n	801923e <__ieee754_atan2f+0x32>
 8019236:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 801923a:	f001 bb13 	b.w	801a864 <atanf>
 801923e:	178c      	asrs	r4, r1, #30
 8019240:	f004 0402 	and.w	r4, r4, #2
 8019244:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8019248:	b932      	cbnz	r2, 8019258 <__ieee754_atan2f+0x4c>
 801924a:	2c02      	cmp	r4, #2
 801924c:	d04c      	beq.n	80192e8 <__ieee754_atan2f+0xdc>
 801924e:	2c03      	cmp	r4, #3
 8019250:	d100      	bne.n	8019254 <__ieee754_atan2f+0x48>
 8019252:	4b29      	ldr	r3, [pc, #164]	; (80192f8 <__ieee754_atan2f+0xec>)
 8019254:	4618      	mov	r0, r3
 8019256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019258:	b91e      	cbnz	r6, 8019262 <__ieee754_atan2f+0x56>
 801925a:	2f00      	cmp	r7, #0
 801925c:	da4a      	bge.n	80192f4 <__ieee754_atan2f+0xe8>
 801925e:	4b27      	ldr	r3, [pc, #156]	; (80192fc <__ieee754_atan2f+0xf0>)
 8019260:	e7f8      	b.n	8019254 <__ieee754_atan2f+0x48>
 8019262:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8019266:	d10e      	bne.n	8019286 <__ieee754_atan2f+0x7a>
 8019268:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801926c:	f104 34ff 	add.w	r4, r4, #4294967295
 8019270:	d105      	bne.n	801927e <__ieee754_atan2f+0x72>
 8019272:	2c02      	cmp	r4, #2
 8019274:	d83a      	bhi.n	80192ec <__ieee754_atan2f+0xe0>
 8019276:	4b22      	ldr	r3, [pc, #136]	; (8019300 <__ieee754_atan2f+0xf4>)
 8019278:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 801927c:	e7ea      	b.n	8019254 <__ieee754_atan2f+0x48>
 801927e:	2c02      	cmp	r4, #2
 8019280:	d836      	bhi.n	80192f0 <__ieee754_atan2f+0xe4>
 8019282:	4b20      	ldr	r3, [pc, #128]	; (8019304 <__ieee754_atan2f+0xf8>)
 8019284:	e7f8      	b.n	8019278 <__ieee754_atan2f+0x6c>
 8019286:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801928a:	d0e6      	beq.n	801925a <__ieee754_atan2f+0x4e>
 801928c:	1b92      	subs	r2, r2, r6
 801928e:	f1b2 5ff4 	cmp.w	r2, #511705088	; 0x1e800000
 8019292:	ea4f 50e2 	mov.w	r0, r2, asr #23
 8019296:	da17      	bge.n	80192c8 <__ieee754_atan2f+0xbc>
 8019298:	2900      	cmp	r1, #0
 801929a:	da01      	bge.n	80192a0 <__ieee754_atan2f+0x94>
 801929c:	303c      	adds	r0, #60	; 0x3c
 801929e:	db15      	blt.n	80192cc <__ieee754_atan2f+0xc0>
 80192a0:	4618      	mov	r0, r3
 80192a2:	f7ed fc6f 	bl	8006b84 <__aeabi_fdiv>
 80192a6:	f001 fbe9 	bl	801aa7c <fabsf>
 80192aa:	f001 fadb 	bl	801a864 <atanf>
 80192ae:	4603      	mov	r3, r0
 80192b0:	2c01      	cmp	r4, #1
 80192b2:	d00d      	beq.n	80192d0 <__ieee754_atan2f+0xc4>
 80192b4:	2c02      	cmp	r4, #2
 80192b6:	d00e      	beq.n	80192d6 <__ieee754_atan2f+0xca>
 80192b8:	2c00      	cmp	r4, #0
 80192ba:	d0cb      	beq.n	8019254 <__ieee754_atan2f+0x48>
 80192bc:	4912      	ldr	r1, [pc, #72]	; (8019308 <__ieee754_atan2f+0xfc>)
 80192be:	4618      	mov	r0, r3
 80192c0:	f7ed faa4 	bl	800680c <__addsf3>
 80192c4:	4911      	ldr	r1, [pc, #68]	; (801930c <__ieee754_atan2f+0x100>)
 80192c6:	e00c      	b.n	80192e2 <__ieee754_atan2f+0xd6>
 80192c8:	4b11      	ldr	r3, [pc, #68]	; (8019310 <__ieee754_atan2f+0x104>)
 80192ca:	e7f1      	b.n	80192b0 <__ieee754_atan2f+0xa4>
 80192cc:	2300      	movs	r3, #0
 80192ce:	e7ef      	b.n	80192b0 <__ieee754_atan2f+0xa4>
 80192d0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80192d4:	e7be      	b.n	8019254 <__ieee754_atan2f+0x48>
 80192d6:	490c      	ldr	r1, [pc, #48]	; (8019308 <__ieee754_atan2f+0xfc>)
 80192d8:	4618      	mov	r0, r3
 80192da:	f7ed fa97 	bl	800680c <__addsf3>
 80192de:	4601      	mov	r1, r0
 80192e0:	480a      	ldr	r0, [pc, #40]	; (801930c <__ieee754_atan2f+0x100>)
 80192e2:	f7ed fa91 	bl	8006808 <__aeabi_fsub>
 80192e6:	e7a1      	b.n	801922c <__ieee754_atan2f+0x20>
 80192e8:	4b08      	ldr	r3, [pc, #32]	; (801930c <__ieee754_atan2f+0x100>)
 80192ea:	e7b3      	b.n	8019254 <__ieee754_atan2f+0x48>
 80192ec:	4b09      	ldr	r3, [pc, #36]	; (8019314 <__ieee754_atan2f+0x108>)
 80192ee:	e7b1      	b.n	8019254 <__ieee754_atan2f+0x48>
 80192f0:	2300      	movs	r3, #0
 80192f2:	e7af      	b.n	8019254 <__ieee754_atan2f+0x48>
 80192f4:	4b06      	ldr	r3, [pc, #24]	; (8019310 <__ieee754_atan2f+0x104>)
 80192f6:	e7ad      	b.n	8019254 <__ieee754_atan2f+0x48>
 80192f8:	c0490fdb 	.word	0xc0490fdb
 80192fc:	bfc90fdb 	.word	0xbfc90fdb
 8019300:	0801c988 	.word	0x0801c988
 8019304:	0801c994 	.word	0x0801c994
 8019308:	33bbbd2e 	.word	0x33bbbd2e
 801930c:	40490fdb 	.word	0x40490fdb
 8019310:	3fc90fdb 	.word	0x3fc90fdb
 8019314:	3f490fdb 	.word	0x3f490fdb

08019318 <__ieee754_rem_pio2f>:
 8019318:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801931c:	4aa0      	ldr	r2, [pc, #640]	; (80195a0 <__ieee754_rem_pio2f+0x288>)
 801931e:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8019322:	4296      	cmp	r6, r2
 8019324:	460c      	mov	r4, r1
 8019326:	4682      	mov	sl, r0
 8019328:	b087      	sub	sp, #28
 801932a:	dc04      	bgt.n	8019336 <__ieee754_rem_pio2f+0x1e>
 801932c:	2300      	movs	r3, #0
 801932e:	6008      	str	r0, [r1, #0]
 8019330:	604b      	str	r3, [r1, #4]
 8019332:	2500      	movs	r5, #0
 8019334:	e01a      	b.n	801936c <__ieee754_rem_pio2f+0x54>
 8019336:	4a9b      	ldr	r2, [pc, #620]	; (80195a4 <__ieee754_rem_pio2f+0x28c>)
 8019338:	4296      	cmp	r6, r2
 801933a:	dc4b      	bgt.n	80193d4 <__ieee754_rem_pio2f+0xbc>
 801933c:	2800      	cmp	r0, #0
 801933e:	499a      	ldr	r1, [pc, #616]	; (80195a8 <__ieee754_rem_pio2f+0x290>)
 8019340:	4f9a      	ldr	r7, [pc, #616]	; (80195ac <__ieee754_rem_pio2f+0x294>)
 8019342:	f026 060f 	bic.w	r6, r6, #15
 8019346:	dd23      	ble.n	8019390 <__ieee754_rem_pio2f+0x78>
 8019348:	f7ed fa5e 	bl	8006808 <__aeabi_fsub>
 801934c:	42be      	cmp	r6, r7
 801934e:	4605      	mov	r5, r0
 8019350:	d010      	beq.n	8019374 <__ieee754_rem_pio2f+0x5c>
 8019352:	4997      	ldr	r1, [pc, #604]	; (80195b0 <__ieee754_rem_pio2f+0x298>)
 8019354:	f7ed fa58 	bl	8006808 <__aeabi_fsub>
 8019358:	4601      	mov	r1, r0
 801935a:	6020      	str	r0, [r4, #0]
 801935c:	4628      	mov	r0, r5
 801935e:	f7ed fa53 	bl	8006808 <__aeabi_fsub>
 8019362:	4993      	ldr	r1, [pc, #588]	; (80195b0 <__ieee754_rem_pio2f+0x298>)
 8019364:	f7ed fa50 	bl	8006808 <__aeabi_fsub>
 8019368:	2501      	movs	r5, #1
 801936a:	6060      	str	r0, [r4, #4]
 801936c:	4628      	mov	r0, r5
 801936e:	b007      	add	sp, #28
 8019370:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019374:	498f      	ldr	r1, [pc, #572]	; (80195b4 <__ieee754_rem_pio2f+0x29c>)
 8019376:	f7ed fa47 	bl	8006808 <__aeabi_fsub>
 801937a:	498f      	ldr	r1, [pc, #572]	; (80195b8 <__ieee754_rem_pio2f+0x2a0>)
 801937c:	4605      	mov	r5, r0
 801937e:	f7ed fa43 	bl	8006808 <__aeabi_fsub>
 8019382:	4601      	mov	r1, r0
 8019384:	6020      	str	r0, [r4, #0]
 8019386:	4628      	mov	r0, r5
 8019388:	f7ed fa3e 	bl	8006808 <__aeabi_fsub>
 801938c:	498a      	ldr	r1, [pc, #552]	; (80195b8 <__ieee754_rem_pio2f+0x2a0>)
 801938e:	e7e9      	b.n	8019364 <__ieee754_rem_pio2f+0x4c>
 8019390:	f7ed fa3c 	bl	800680c <__addsf3>
 8019394:	42be      	cmp	r6, r7
 8019396:	4605      	mov	r5, r0
 8019398:	d00e      	beq.n	80193b8 <__ieee754_rem_pio2f+0xa0>
 801939a:	4985      	ldr	r1, [pc, #532]	; (80195b0 <__ieee754_rem_pio2f+0x298>)
 801939c:	f7ed fa36 	bl	800680c <__addsf3>
 80193a0:	4601      	mov	r1, r0
 80193a2:	6020      	str	r0, [r4, #0]
 80193a4:	4628      	mov	r0, r5
 80193a6:	f7ed fa2f 	bl	8006808 <__aeabi_fsub>
 80193aa:	4981      	ldr	r1, [pc, #516]	; (80195b0 <__ieee754_rem_pio2f+0x298>)
 80193ac:	f7ed fa2e 	bl	800680c <__addsf3>
 80193b0:	f04f 35ff 	mov.w	r5, #4294967295
 80193b4:	6060      	str	r0, [r4, #4]
 80193b6:	e7d9      	b.n	801936c <__ieee754_rem_pio2f+0x54>
 80193b8:	497e      	ldr	r1, [pc, #504]	; (80195b4 <__ieee754_rem_pio2f+0x29c>)
 80193ba:	f7ed fa27 	bl	800680c <__addsf3>
 80193be:	497e      	ldr	r1, [pc, #504]	; (80195b8 <__ieee754_rem_pio2f+0x2a0>)
 80193c0:	4605      	mov	r5, r0
 80193c2:	f7ed fa23 	bl	800680c <__addsf3>
 80193c6:	4601      	mov	r1, r0
 80193c8:	6020      	str	r0, [r4, #0]
 80193ca:	4628      	mov	r0, r5
 80193cc:	f7ed fa1c 	bl	8006808 <__aeabi_fsub>
 80193d0:	4979      	ldr	r1, [pc, #484]	; (80195b8 <__ieee754_rem_pio2f+0x2a0>)
 80193d2:	e7eb      	b.n	80193ac <__ieee754_rem_pio2f+0x94>
 80193d4:	4a79      	ldr	r2, [pc, #484]	; (80195bc <__ieee754_rem_pio2f+0x2a4>)
 80193d6:	4296      	cmp	r6, r2
 80193d8:	f300 8091 	bgt.w	80194fe <__ieee754_rem_pio2f+0x1e6>
 80193dc:	f001 fb4e 	bl	801aa7c <fabsf>
 80193e0:	4977      	ldr	r1, [pc, #476]	; (80195c0 <__ieee754_rem_pio2f+0x2a8>)
 80193e2:	4607      	mov	r7, r0
 80193e4:	f7ed fb1a 	bl	8006a1c <__aeabi_fmul>
 80193e8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80193ec:	f7ed fa0e 	bl	800680c <__addsf3>
 80193f0:	f7ed fcf0 	bl	8006dd4 <__aeabi_f2iz>
 80193f4:	4605      	mov	r5, r0
 80193f6:	f7ed fabd 	bl	8006974 <__aeabi_i2f>
 80193fa:	496b      	ldr	r1, [pc, #428]	; (80195a8 <__ieee754_rem_pio2f+0x290>)
 80193fc:	4681      	mov	r9, r0
 80193fe:	f7ed fb0d 	bl	8006a1c <__aeabi_fmul>
 8019402:	4601      	mov	r1, r0
 8019404:	4638      	mov	r0, r7
 8019406:	f7ed f9ff 	bl	8006808 <__aeabi_fsub>
 801940a:	4969      	ldr	r1, [pc, #420]	; (80195b0 <__ieee754_rem_pio2f+0x298>)
 801940c:	4680      	mov	r8, r0
 801940e:	4648      	mov	r0, r9
 8019410:	f7ed fb04 	bl	8006a1c <__aeabi_fmul>
 8019414:	2d1f      	cmp	r5, #31
 8019416:	4607      	mov	r7, r0
 8019418:	dc0c      	bgt.n	8019434 <__ieee754_rem_pio2f+0x11c>
 801941a:	4a6a      	ldr	r2, [pc, #424]	; (80195c4 <__ieee754_rem_pio2f+0x2ac>)
 801941c:	1e69      	subs	r1, r5, #1
 801941e:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8019422:	f026 03ff 	bic.w	r3, r6, #255	; 0xff
 8019426:	4293      	cmp	r3, r2
 8019428:	d004      	beq.n	8019434 <__ieee754_rem_pio2f+0x11c>
 801942a:	4639      	mov	r1, r7
 801942c:	4640      	mov	r0, r8
 801942e:	f7ed f9eb 	bl	8006808 <__aeabi_fsub>
 8019432:	e00b      	b.n	801944c <__ieee754_rem_pio2f+0x134>
 8019434:	4639      	mov	r1, r7
 8019436:	4640      	mov	r0, r8
 8019438:	f7ed f9e6 	bl	8006808 <__aeabi_fsub>
 801943c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8019440:	ea4f 5be6 	mov.w	fp, r6, asr #23
 8019444:	ebc3 56d6 	rsb	r6, r3, r6, lsr #23
 8019448:	2e08      	cmp	r6, #8
 801944a:	dc01      	bgt.n	8019450 <__ieee754_rem_pio2f+0x138>
 801944c:	6020      	str	r0, [r4, #0]
 801944e:	e026      	b.n	801949e <__ieee754_rem_pio2f+0x186>
 8019450:	4958      	ldr	r1, [pc, #352]	; (80195b4 <__ieee754_rem_pio2f+0x29c>)
 8019452:	4648      	mov	r0, r9
 8019454:	f7ed fae2 	bl	8006a1c <__aeabi_fmul>
 8019458:	4607      	mov	r7, r0
 801945a:	4601      	mov	r1, r0
 801945c:	4640      	mov	r0, r8
 801945e:	f7ed f9d3 	bl	8006808 <__aeabi_fsub>
 8019462:	4601      	mov	r1, r0
 8019464:	4606      	mov	r6, r0
 8019466:	4640      	mov	r0, r8
 8019468:	f7ed f9ce 	bl	8006808 <__aeabi_fsub>
 801946c:	4639      	mov	r1, r7
 801946e:	f7ed f9cb 	bl	8006808 <__aeabi_fsub>
 8019472:	4607      	mov	r7, r0
 8019474:	4950      	ldr	r1, [pc, #320]	; (80195b8 <__ieee754_rem_pio2f+0x2a0>)
 8019476:	4648      	mov	r0, r9
 8019478:	f7ed fad0 	bl	8006a1c <__aeabi_fmul>
 801947c:	4639      	mov	r1, r7
 801947e:	f7ed f9c3 	bl	8006808 <__aeabi_fsub>
 8019482:	4601      	mov	r1, r0
 8019484:	4607      	mov	r7, r0
 8019486:	4630      	mov	r0, r6
 8019488:	f7ed f9be 	bl	8006808 <__aeabi_fsub>
 801948c:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8019490:	ebab 0b03 	sub.w	fp, fp, r3
 8019494:	f1bb 0f19 	cmp.w	fp, #25
 8019498:	dc16      	bgt.n	80194c8 <__ieee754_rem_pio2f+0x1b0>
 801949a:	46b0      	mov	r8, r6
 801949c:	6020      	str	r0, [r4, #0]
 801949e:	6826      	ldr	r6, [r4, #0]
 80194a0:	4640      	mov	r0, r8
 80194a2:	4631      	mov	r1, r6
 80194a4:	f7ed f9b0 	bl	8006808 <__aeabi_fsub>
 80194a8:	4639      	mov	r1, r7
 80194aa:	f7ed f9ad 	bl	8006808 <__aeabi_fsub>
 80194ae:	f1ba 0f00 	cmp.w	sl, #0
 80194b2:	6060      	str	r0, [r4, #4]
 80194b4:	f6bf af5a 	bge.w	801936c <__ieee754_rem_pio2f+0x54>
 80194b8:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80194bc:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 80194c0:	6026      	str	r6, [r4, #0]
 80194c2:	6060      	str	r0, [r4, #4]
 80194c4:	426d      	negs	r5, r5
 80194c6:	e751      	b.n	801936c <__ieee754_rem_pio2f+0x54>
 80194c8:	493f      	ldr	r1, [pc, #252]	; (80195c8 <__ieee754_rem_pio2f+0x2b0>)
 80194ca:	4648      	mov	r0, r9
 80194cc:	f7ed faa6 	bl	8006a1c <__aeabi_fmul>
 80194d0:	4607      	mov	r7, r0
 80194d2:	4601      	mov	r1, r0
 80194d4:	4630      	mov	r0, r6
 80194d6:	f7ed f997 	bl	8006808 <__aeabi_fsub>
 80194da:	4601      	mov	r1, r0
 80194dc:	4680      	mov	r8, r0
 80194de:	4630      	mov	r0, r6
 80194e0:	f7ed f992 	bl	8006808 <__aeabi_fsub>
 80194e4:	4639      	mov	r1, r7
 80194e6:	f7ed f98f 	bl	8006808 <__aeabi_fsub>
 80194ea:	4606      	mov	r6, r0
 80194ec:	4937      	ldr	r1, [pc, #220]	; (80195cc <__ieee754_rem_pio2f+0x2b4>)
 80194ee:	4648      	mov	r0, r9
 80194f0:	f7ed fa94 	bl	8006a1c <__aeabi_fmul>
 80194f4:	4631      	mov	r1, r6
 80194f6:	f7ed f987 	bl	8006808 <__aeabi_fsub>
 80194fa:	4607      	mov	r7, r0
 80194fc:	e795      	b.n	801942a <__ieee754_rem_pio2f+0x112>
 80194fe:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8019502:	db05      	blt.n	8019510 <__ieee754_rem_pio2f+0x1f8>
 8019504:	4601      	mov	r1, r0
 8019506:	f7ed f97f 	bl	8006808 <__aeabi_fsub>
 801950a:	6060      	str	r0, [r4, #4]
 801950c:	6020      	str	r0, [r4, #0]
 801950e:	e710      	b.n	8019332 <__ieee754_rem_pio2f+0x1a>
 8019510:	15f7      	asrs	r7, r6, #23
 8019512:	3f86      	subs	r7, #134	; 0x86
 8019514:	eba6 56c7 	sub.w	r6, r6, r7, lsl #23
 8019518:	4630      	mov	r0, r6
 801951a:	f7ed fc5b 	bl	8006dd4 <__aeabi_f2iz>
 801951e:	f7ed fa29 	bl	8006974 <__aeabi_i2f>
 8019522:	4601      	mov	r1, r0
 8019524:	9003      	str	r0, [sp, #12]
 8019526:	4630      	mov	r0, r6
 8019528:	f7ed f96e 	bl	8006808 <__aeabi_fsub>
 801952c:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 8019530:	f7ed fa74 	bl	8006a1c <__aeabi_fmul>
 8019534:	4606      	mov	r6, r0
 8019536:	f7ed fc4d 	bl	8006dd4 <__aeabi_f2iz>
 801953a:	f7ed fa1b 	bl	8006974 <__aeabi_i2f>
 801953e:	4601      	mov	r1, r0
 8019540:	9004      	str	r0, [sp, #16]
 8019542:	4605      	mov	r5, r0
 8019544:	4630      	mov	r0, r6
 8019546:	f7ed f95f 	bl	8006808 <__aeabi_fsub>
 801954a:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 801954e:	f7ed fa65 	bl	8006a1c <__aeabi_fmul>
 8019552:	2100      	movs	r1, #0
 8019554:	9005      	str	r0, [sp, #20]
 8019556:	f7ed fbf5 	bl	8006d44 <__aeabi_fcmpeq>
 801955a:	b1f0      	cbz	r0, 801959a <__ieee754_rem_pio2f+0x282>
 801955c:	2100      	movs	r1, #0
 801955e:	4628      	mov	r0, r5
 8019560:	f7ed fbf0 	bl	8006d44 <__aeabi_fcmpeq>
 8019564:	2800      	cmp	r0, #0
 8019566:	bf14      	ite	ne
 8019568:	2301      	movne	r3, #1
 801956a:	2302      	moveq	r3, #2
 801956c:	4a18      	ldr	r2, [pc, #96]	; (80195d0 <__ieee754_rem_pio2f+0x2b8>)
 801956e:	4621      	mov	r1, r4
 8019570:	9201      	str	r2, [sp, #4]
 8019572:	2202      	movs	r2, #2
 8019574:	a803      	add	r0, sp, #12
 8019576:	9200      	str	r2, [sp, #0]
 8019578:	463a      	mov	r2, r7
 801957a:	f000 fdbb 	bl	801a0f4 <__kernel_rem_pio2f>
 801957e:	f1ba 0f00 	cmp.w	sl, #0
 8019582:	4605      	mov	r5, r0
 8019584:	f6bf aef2 	bge.w	801936c <__ieee754_rem_pio2f+0x54>
 8019588:	6823      	ldr	r3, [r4, #0]
 801958a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801958e:	6023      	str	r3, [r4, #0]
 8019590:	6863      	ldr	r3, [r4, #4]
 8019592:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8019596:	6063      	str	r3, [r4, #4]
 8019598:	e794      	b.n	80194c4 <__ieee754_rem_pio2f+0x1ac>
 801959a:	2303      	movs	r3, #3
 801959c:	e7e6      	b.n	801956c <__ieee754_rem_pio2f+0x254>
 801959e:	bf00      	nop
 80195a0:	3f490fd8 	.word	0x3f490fd8
 80195a4:	4016cbe3 	.word	0x4016cbe3
 80195a8:	3fc90f80 	.word	0x3fc90f80
 80195ac:	3fc90fd0 	.word	0x3fc90fd0
 80195b0:	37354443 	.word	0x37354443
 80195b4:	37354400 	.word	0x37354400
 80195b8:	2e85a308 	.word	0x2e85a308
 80195bc:	43490f80 	.word	0x43490f80
 80195c0:	3f22f984 	.word	0x3f22f984
 80195c4:	0801c9a0 	.word	0x0801c9a0
 80195c8:	2e85a300 	.word	0x2e85a300
 80195cc:	248d3132 	.word	0x248d3132
 80195d0:	0801ca20 	.word	0x0801ca20

080195d4 <__ieee754_sqrtf>:
 80195d4:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 80195d8:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 80195dc:	b570      	push	{r4, r5, r6, lr}
 80195de:	4603      	mov	r3, r0
 80195e0:	4604      	mov	r4, r0
 80195e2:	d309      	bcc.n	80195f8 <__ieee754_sqrtf+0x24>
 80195e4:	4601      	mov	r1, r0
 80195e6:	f7ed fa19 	bl	8006a1c <__aeabi_fmul>
 80195ea:	4601      	mov	r1, r0
 80195ec:	4620      	mov	r0, r4
 80195ee:	f7ed f90d 	bl	800680c <__addsf3>
 80195f2:	4604      	mov	r4, r0
 80195f4:	4620      	mov	r0, r4
 80195f6:	bd70      	pop	{r4, r5, r6, pc}
 80195f8:	2a00      	cmp	r2, #0
 80195fa:	d0fb      	beq.n	80195f4 <__ieee754_sqrtf+0x20>
 80195fc:	2800      	cmp	r0, #0
 80195fe:	da06      	bge.n	801960e <__ieee754_sqrtf+0x3a>
 8019600:	4601      	mov	r1, r0
 8019602:	f7ed f901 	bl	8006808 <__aeabi_fsub>
 8019606:	4601      	mov	r1, r0
 8019608:	f7ed fabc 	bl	8006b84 <__aeabi_fdiv>
 801960c:	e7f1      	b.n	80195f2 <__ieee754_sqrtf+0x1e>
 801960e:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 8019612:	ea4f 51e0 	mov.w	r1, r0, asr #23
 8019616:	d029      	beq.n	801966c <__ieee754_sqrtf+0x98>
 8019618:	f3c3 0216 	ubfx	r2, r3, #0, #23
 801961c:	07cb      	lsls	r3, r1, #31
 801961e:	f04f 0300 	mov.w	r3, #0
 8019622:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 8019626:	f04f 0419 	mov.w	r4, #25
 801962a:	461e      	mov	r6, r3
 801962c:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 8019630:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8019634:	bf58      	it	pl
 8019636:	0052      	lslpl	r2, r2, #1
 8019638:	1040      	asrs	r0, r0, #1
 801963a:	0052      	lsls	r2, r2, #1
 801963c:	1875      	adds	r5, r6, r1
 801963e:	4295      	cmp	r5, r2
 8019640:	bfde      	ittt	le
 8019642:	186e      	addle	r6, r5, r1
 8019644:	1b52      	suble	r2, r2, r5
 8019646:	185b      	addle	r3, r3, r1
 8019648:	3c01      	subs	r4, #1
 801964a:	ea4f 0242 	mov.w	r2, r2, lsl #1
 801964e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8019652:	d1f3      	bne.n	801963c <__ieee754_sqrtf+0x68>
 8019654:	b112      	cbz	r2, 801965c <__ieee754_sqrtf+0x88>
 8019656:	3301      	adds	r3, #1
 8019658:	f023 0301 	bic.w	r3, r3, #1
 801965c:	105c      	asrs	r4, r3, #1
 801965e:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 8019662:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 8019666:	e7c5      	b.n	80195f4 <__ieee754_sqrtf+0x20>
 8019668:	005b      	lsls	r3, r3, #1
 801966a:	3201      	adds	r2, #1
 801966c:	0218      	lsls	r0, r3, #8
 801966e:	d5fb      	bpl.n	8019668 <__ieee754_sqrtf+0x94>
 8019670:	3a01      	subs	r2, #1
 8019672:	1a89      	subs	r1, r1, r2
 8019674:	e7d0      	b.n	8019618 <__ieee754_sqrtf+0x44>
	...

08019678 <__kernel_cos>:
 8019678:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801967c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8019680:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8019684:	4680      	mov	r8, r0
 8019686:	460f      	mov	r7, r1
 8019688:	e9cd 2300 	strd	r2, r3, [sp]
 801968c:	da04      	bge.n	8019698 <__kernel_cos+0x20>
 801968e:	f7ed f81f 	bl	80066d0 <__aeabi_d2iz>
 8019692:	2800      	cmp	r0, #0
 8019694:	f000 8086 	beq.w	80197a4 <__kernel_cos+0x12c>
 8019698:	4642      	mov	r2, r8
 801969a:	463b      	mov	r3, r7
 801969c:	4640      	mov	r0, r8
 801969e:	4639      	mov	r1, r7
 80196a0:	f7ec fd66 	bl	8006170 <__aeabi_dmul>
 80196a4:	2200      	movs	r2, #0
 80196a6:	4b4e      	ldr	r3, [pc, #312]	; (80197e0 <__kernel_cos+0x168>)
 80196a8:	4604      	mov	r4, r0
 80196aa:	460d      	mov	r5, r1
 80196ac:	f7ec fd60 	bl	8006170 <__aeabi_dmul>
 80196b0:	a33f      	add	r3, pc, #252	; (adr r3, 80197b0 <__kernel_cos+0x138>)
 80196b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196b6:	4682      	mov	sl, r0
 80196b8:	468b      	mov	fp, r1
 80196ba:	4620      	mov	r0, r4
 80196bc:	4629      	mov	r1, r5
 80196be:	f7ec fd57 	bl	8006170 <__aeabi_dmul>
 80196c2:	a33d      	add	r3, pc, #244	; (adr r3, 80197b8 <__kernel_cos+0x140>)
 80196c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196c8:	f7ec fb9c 	bl	8005e04 <__adddf3>
 80196cc:	4622      	mov	r2, r4
 80196ce:	462b      	mov	r3, r5
 80196d0:	f7ec fd4e 	bl	8006170 <__aeabi_dmul>
 80196d4:	a33a      	add	r3, pc, #232	; (adr r3, 80197c0 <__kernel_cos+0x148>)
 80196d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196da:	f7ec fb91 	bl	8005e00 <__aeabi_dsub>
 80196de:	4622      	mov	r2, r4
 80196e0:	462b      	mov	r3, r5
 80196e2:	f7ec fd45 	bl	8006170 <__aeabi_dmul>
 80196e6:	a338      	add	r3, pc, #224	; (adr r3, 80197c8 <__kernel_cos+0x150>)
 80196e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196ec:	f7ec fb8a 	bl	8005e04 <__adddf3>
 80196f0:	4622      	mov	r2, r4
 80196f2:	462b      	mov	r3, r5
 80196f4:	f7ec fd3c 	bl	8006170 <__aeabi_dmul>
 80196f8:	a335      	add	r3, pc, #212	; (adr r3, 80197d0 <__kernel_cos+0x158>)
 80196fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80196fe:	f7ec fb7f 	bl	8005e00 <__aeabi_dsub>
 8019702:	4622      	mov	r2, r4
 8019704:	462b      	mov	r3, r5
 8019706:	f7ec fd33 	bl	8006170 <__aeabi_dmul>
 801970a:	a333      	add	r3, pc, #204	; (adr r3, 80197d8 <__kernel_cos+0x160>)
 801970c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019710:	f7ec fb78 	bl	8005e04 <__adddf3>
 8019714:	4622      	mov	r2, r4
 8019716:	462b      	mov	r3, r5
 8019718:	f7ec fd2a 	bl	8006170 <__aeabi_dmul>
 801971c:	4622      	mov	r2, r4
 801971e:	462b      	mov	r3, r5
 8019720:	f7ec fd26 	bl	8006170 <__aeabi_dmul>
 8019724:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019728:	4604      	mov	r4, r0
 801972a:	460d      	mov	r5, r1
 801972c:	4640      	mov	r0, r8
 801972e:	4639      	mov	r1, r7
 8019730:	f7ec fd1e 	bl	8006170 <__aeabi_dmul>
 8019734:	460b      	mov	r3, r1
 8019736:	4602      	mov	r2, r0
 8019738:	4629      	mov	r1, r5
 801973a:	4620      	mov	r0, r4
 801973c:	f7ec fb60 	bl	8005e00 <__aeabi_dsub>
 8019740:	4b28      	ldr	r3, [pc, #160]	; (80197e4 <__kernel_cos+0x16c>)
 8019742:	4680      	mov	r8, r0
 8019744:	429e      	cmp	r6, r3
 8019746:	4689      	mov	r9, r1
 8019748:	dc0e      	bgt.n	8019768 <__kernel_cos+0xf0>
 801974a:	4602      	mov	r2, r0
 801974c:	460b      	mov	r3, r1
 801974e:	4650      	mov	r0, sl
 8019750:	4659      	mov	r1, fp
 8019752:	f7ec fb55 	bl	8005e00 <__aeabi_dsub>
 8019756:	4602      	mov	r2, r0
 8019758:	2000      	movs	r0, #0
 801975a:	460b      	mov	r3, r1
 801975c:	4922      	ldr	r1, [pc, #136]	; (80197e8 <__kernel_cos+0x170>)
 801975e:	f7ec fb4f 	bl	8005e00 <__aeabi_dsub>
 8019762:	b003      	add	sp, #12
 8019764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019768:	2400      	movs	r4, #0
 801976a:	4b20      	ldr	r3, [pc, #128]	; (80197ec <__kernel_cos+0x174>)
 801976c:	4622      	mov	r2, r4
 801976e:	429e      	cmp	r6, r3
 8019770:	bfcc      	ite	gt
 8019772:	4d1f      	ldrgt	r5, [pc, #124]	; (80197f0 <__kernel_cos+0x178>)
 8019774:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8019778:	462b      	mov	r3, r5
 801977a:	2000      	movs	r0, #0
 801977c:	491a      	ldr	r1, [pc, #104]	; (80197e8 <__kernel_cos+0x170>)
 801977e:	f7ec fb3f 	bl	8005e00 <__aeabi_dsub>
 8019782:	4622      	mov	r2, r4
 8019784:	4606      	mov	r6, r0
 8019786:	460f      	mov	r7, r1
 8019788:	462b      	mov	r3, r5
 801978a:	4650      	mov	r0, sl
 801978c:	4659      	mov	r1, fp
 801978e:	f7ec fb37 	bl	8005e00 <__aeabi_dsub>
 8019792:	4642      	mov	r2, r8
 8019794:	464b      	mov	r3, r9
 8019796:	f7ec fb33 	bl	8005e00 <__aeabi_dsub>
 801979a:	4602      	mov	r2, r0
 801979c:	460b      	mov	r3, r1
 801979e:	4630      	mov	r0, r6
 80197a0:	4639      	mov	r1, r7
 80197a2:	e7dc      	b.n	801975e <__kernel_cos+0xe6>
 80197a4:	2000      	movs	r0, #0
 80197a6:	4910      	ldr	r1, [pc, #64]	; (80197e8 <__kernel_cos+0x170>)
 80197a8:	e7db      	b.n	8019762 <__kernel_cos+0xea>
 80197aa:	bf00      	nop
 80197ac:	f3af 8000 	nop.w
 80197b0:	be8838d4 	.word	0xbe8838d4
 80197b4:	bda8fae9 	.word	0xbda8fae9
 80197b8:	bdb4b1c4 	.word	0xbdb4b1c4
 80197bc:	3e21ee9e 	.word	0x3e21ee9e
 80197c0:	809c52ad 	.word	0x809c52ad
 80197c4:	3e927e4f 	.word	0x3e927e4f
 80197c8:	19cb1590 	.word	0x19cb1590
 80197cc:	3efa01a0 	.word	0x3efa01a0
 80197d0:	16c15177 	.word	0x16c15177
 80197d4:	3f56c16c 	.word	0x3f56c16c
 80197d8:	5555554c 	.word	0x5555554c
 80197dc:	3fa55555 	.word	0x3fa55555
 80197e0:	3fe00000 	.word	0x3fe00000
 80197e4:	3fd33332 	.word	0x3fd33332
 80197e8:	3ff00000 	.word	0x3ff00000
 80197ec:	3fe90000 	.word	0x3fe90000
 80197f0:	3fd20000 	.word	0x3fd20000

080197f4 <__kernel_rem_pio2>:
 80197f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80197f8:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80197fc:	9308      	str	r3, [sp, #32]
 80197fe:	9101      	str	r1, [sp, #4]
 8019800:	4bc0      	ldr	r3, [pc, #768]	; (8019b04 <__kernel_rem_pio2+0x310>)
 8019802:	99a2      	ldr	r1, [sp, #648]	; 0x288
 8019804:	f112 0f14 	cmn.w	r2, #20
 8019808:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801980c:	bfa8      	it	ge
 801980e:	1ed4      	subge	r4, r2, #3
 8019810:	9304      	str	r3, [sp, #16]
 8019812:	9b08      	ldr	r3, [sp, #32]
 8019814:	bfb8      	it	lt
 8019816:	2400      	movlt	r4, #0
 8019818:	f103 33ff 	add.w	r3, r3, #4294967295
 801981c:	9306      	str	r3, [sp, #24]
 801981e:	bfa4      	itt	ge
 8019820:	2318      	movge	r3, #24
 8019822:	fb94 f4f3 	sdivge	r4, r4, r3
 8019826:	f06f 0317 	mvn.w	r3, #23
 801982a:	fb04 3303 	mla	r3, r4, r3, r3
 801982e:	eb03 0a02 	add.w	sl, r3, r2
 8019832:	9a06      	ldr	r2, [sp, #24]
 8019834:	9b04      	ldr	r3, [sp, #16]
 8019836:	1aa7      	subs	r7, r4, r2
 8019838:	eb03 0802 	add.w	r8, r3, r2
 801983c:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 801983e:	2500      	movs	r5, #0
 8019840:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8019844:	2200      	movs	r2, #0
 8019846:	2300      	movs	r3, #0
 8019848:	9009      	str	r0, [sp, #36]	; 0x24
 801984a:	ae20      	add	r6, sp, #128	; 0x80
 801984c:	4545      	cmp	r5, r8
 801984e:	dd19      	ble.n	8019884 <__kernel_rem_pio2+0x90>
 8019850:	9b08      	ldr	r3, [sp, #32]
 8019852:	aa20      	add	r2, sp, #128	; 0x80
 8019854:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8019858:	f8dd 8018 	ldr.w	r8, [sp, #24]
 801985c:	f1c3 0301 	rsb	r3, r3, #1
 8019860:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 8019864:	9307      	str	r3, [sp, #28]
 8019866:	9b07      	ldr	r3, [sp, #28]
 8019868:	9a04      	ldr	r2, [sp, #16]
 801986a:	4443      	add	r3, r8
 801986c:	429a      	cmp	r2, r3
 801986e:	db35      	blt.n	80198dc <__kernel_rem_pio2+0xe8>
 8019870:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019872:	2200      	movs	r2, #0
 8019874:	f1a3 0908 	sub.w	r9, r3, #8
 8019878:	2300      	movs	r3, #0
 801987a:	462f      	mov	r7, r5
 801987c:	2600      	movs	r6, #0
 801987e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8019882:	e01f      	b.n	80198c4 <__kernel_rem_pio2+0xd0>
 8019884:	42ef      	cmn	r7, r5
 8019886:	d40b      	bmi.n	80198a0 <__kernel_rem_pio2+0xac>
 8019888:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801988c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8019890:	f7ec fc04 	bl	800609c <__aeabi_i2d>
 8019894:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019898:	e8e6 0102 	strd	r0, r1, [r6], #8
 801989c:	3501      	adds	r5, #1
 801989e:	e7d5      	b.n	801984c <__kernel_rem_pio2+0x58>
 80198a0:	4610      	mov	r0, r2
 80198a2:	4619      	mov	r1, r3
 80198a4:	e7f8      	b.n	8019898 <__kernel_rem_pio2+0xa4>
 80198a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80198aa:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 80198ae:	f7ec fc5f 	bl	8006170 <__aeabi_dmul>
 80198b2:	4602      	mov	r2, r0
 80198b4:	460b      	mov	r3, r1
 80198b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80198ba:	f7ec faa3 	bl	8005e04 <__adddf3>
 80198be:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80198c2:	3601      	adds	r6, #1
 80198c4:	9b06      	ldr	r3, [sp, #24]
 80198c6:	3f08      	subs	r7, #8
 80198c8:	429e      	cmp	r6, r3
 80198ca:	ddec      	ble.n	80198a6 <__kernel_rem_pio2+0xb2>
 80198cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80198d0:	3508      	adds	r5, #8
 80198d2:	e8eb 2302 	strd	r2, r3, [fp], #8
 80198d6:	f108 0801 	add.w	r8, r8, #1
 80198da:	e7c4      	b.n	8019866 <__kernel_rem_pio2+0x72>
 80198dc:	9b04      	ldr	r3, [sp, #16]
 80198de:	aa0c      	add	r2, sp, #48	; 0x30
 80198e0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80198e4:	930b      	str	r3, [sp, #44]	; 0x2c
 80198e6:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 80198e8:	9f04      	ldr	r7, [sp, #16]
 80198ea:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80198ee:	930a      	str	r3, [sp, #40]	; 0x28
 80198f0:	463e      	mov	r6, r7
 80198f2:	ab98      	add	r3, sp, #608	; 0x260
 80198f4:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 80198f8:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80198fc:	f8cd b008 	str.w	fp, [sp, #8]
 8019900:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 8019904:	2e00      	cmp	r6, #0
 8019906:	dc71      	bgt.n	80199ec <__kernel_rem_pio2+0x1f8>
 8019908:	4652      	mov	r2, sl
 801990a:	4620      	mov	r0, r4
 801990c:	4629      	mov	r1, r5
 801990e:	f000 ff23 	bl	801a758 <scalbn>
 8019912:	2200      	movs	r2, #0
 8019914:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 8019918:	4604      	mov	r4, r0
 801991a:	460d      	mov	r5, r1
 801991c:	f7ec fc28 	bl	8006170 <__aeabi_dmul>
 8019920:	f7fe fb9a 	bl	8018058 <floor>
 8019924:	2200      	movs	r2, #0
 8019926:	4b78      	ldr	r3, [pc, #480]	; (8019b08 <__kernel_rem_pio2+0x314>)
 8019928:	f7ec fc22 	bl	8006170 <__aeabi_dmul>
 801992c:	4602      	mov	r2, r0
 801992e:	460b      	mov	r3, r1
 8019930:	4620      	mov	r0, r4
 8019932:	4629      	mov	r1, r5
 8019934:	f7ec fa64 	bl	8005e00 <__aeabi_dsub>
 8019938:	460d      	mov	r5, r1
 801993a:	4604      	mov	r4, r0
 801993c:	f7ec fec8 	bl	80066d0 <__aeabi_d2iz>
 8019940:	9007      	str	r0, [sp, #28]
 8019942:	f7ec fbab 	bl	800609c <__aeabi_i2d>
 8019946:	4602      	mov	r2, r0
 8019948:	460b      	mov	r3, r1
 801994a:	4620      	mov	r0, r4
 801994c:	4629      	mov	r1, r5
 801994e:	f7ec fa57 	bl	8005e00 <__aeabi_dsub>
 8019952:	f1ba 0f00 	cmp.w	sl, #0
 8019956:	4680      	mov	r8, r0
 8019958:	4689      	mov	r9, r1
 801995a:	dd70      	ble.n	8019a3e <__kernel_rem_pio2+0x24a>
 801995c:	1e7a      	subs	r2, r7, #1
 801995e:	ab0c      	add	r3, sp, #48	; 0x30
 8019960:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8019964:	9c07      	ldr	r4, [sp, #28]
 8019966:	f1ca 0118 	rsb	r1, sl, #24
 801996a:	fa40 f301 	asr.w	r3, r0, r1
 801996e:	441c      	add	r4, r3
 8019970:	408b      	lsls	r3, r1
 8019972:	1ac0      	subs	r0, r0, r3
 8019974:	ab0c      	add	r3, sp, #48	; 0x30
 8019976:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 801997a:	f1ca 0317 	rsb	r3, sl, #23
 801997e:	9407      	str	r4, [sp, #28]
 8019980:	fa40 f303 	asr.w	r3, r0, r3
 8019984:	9302      	str	r3, [sp, #8]
 8019986:	9b02      	ldr	r3, [sp, #8]
 8019988:	2b00      	cmp	r3, #0
 801998a:	dd66      	ble.n	8019a5a <__kernel_rem_pio2+0x266>
 801998c:	2200      	movs	r2, #0
 801998e:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8019992:	4614      	mov	r4, r2
 8019994:	9b07      	ldr	r3, [sp, #28]
 8019996:	3301      	adds	r3, #1
 8019998:	9307      	str	r3, [sp, #28]
 801999a:	4297      	cmp	r7, r2
 801999c:	f300 809f 	bgt.w	8019ade <__kernel_rem_pio2+0x2ea>
 80199a0:	f1ba 0f00 	cmp.w	sl, #0
 80199a4:	dd07      	ble.n	80199b6 <__kernel_rem_pio2+0x1c2>
 80199a6:	f1ba 0f01 	cmp.w	sl, #1
 80199aa:	f000 80b9 	beq.w	8019b20 <__kernel_rem_pio2+0x32c>
 80199ae:	f1ba 0f02 	cmp.w	sl, #2
 80199b2:	f000 80bf 	beq.w	8019b34 <__kernel_rem_pio2+0x340>
 80199b6:	9b02      	ldr	r3, [sp, #8]
 80199b8:	2b02      	cmp	r3, #2
 80199ba:	d14e      	bne.n	8019a5a <__kernel_rem_pio2+0x266>
 80199bc:	4642      	mov	r2, r8
 80199be:	464b      	mov	r3, r9
 80199c0:	2000      	movs	r0, #0
 80199c2:	4952      	ldr	r1, [pc, #328]	; (8019b0c <__kernel_rem_pio2+0x318>)
 80199c4:	f7ec fa1c 	bl	8005e00 <__aeabi_dsub>
 80199c8:	4680      	mov	r8, r0
 80199ca:	4689      	mov	r9, r1
 80199cc:	2c00      	cmp	r4, #0
 80199ce:	d044      	beq.n	8019a5a <__kernel_rem_pio2+0x266>
 80199d0:	4652      	mov	r2, sl
 80199d2:	2000      	movs	r0, #0
 80199d4:	494d      	ldr	r1, [pc, #308]	; (8019b0c <__kernel_rem_pio2+0x318>)
 80199d6:	f000 febf 	bl	801a758 <scalbn>
 80199da:	4602      	mov	r2, r0
 80199dc:	460b      	mov	r3, r1
 80199de:	4640      	mov	r0, r8
 80199e0:	4649      	mov	r1, r9
 80199e2:	f7ec fa0d 	bl	8005e00 <__aeabi_dsub>
 80199e6:	4680      	mov	r8, r0
 80199e8:	4689      	mov	r9, r1
 80199ea:	e036      	b.n	8019a5a <__kernel_rem_pio2+0x266>
 80199ec:	2200      	movs	r2, #0
 80199ee:	4b48      	ldr	r3, [pc, #288]	; (8019b10 <__kernel_rem_pio2+0x31c>)
 80199f0:	4620      	mov	r0, r4
 80199f2:	4629      	mov	r1, r5
 80199f4:	f7ec fbbc 	bl	8006170 <__aeabi_dmul>
 80199f8:	f7ec fe6a 	bl	80066d0 <__aeabi_d2iz>
 80199fc:	f7ec fb4e 	bl	800609c <__aeabi_i2d>
 8019a00:	2200      	movs	r2, #0
 8019a02:	4b44      	ldr	r3, [pc, #272]	; (8019b14 <__kernel_rem_pio2+0x320>)
 8019a04:	4680      	mov	r8, r0
 8019a06:	4689      	mov	r9, r1
 8019a08:	f7ec fbb2 	bl	8006170 <__aeabi_dmul>
 8019a0c:	4602      	mov	r2, r0
 8019a0e:	460b      	mov	r3, r1
 8019a10:	4620      	mov	r0, r4
 8019a12:	4629      	mov	r1, r5
 8019a14:	f7ec f9f4 	bl	8005e00 <__aeabi_dsub>
 8019a18:	f7ec fe5a 	bl	80066d0 <__aeabi_d2iz>
 8019a1c:	9b02      	ldr	r3, [sp, #8]
 8019a1e:	3e01      	subs	r6, #1
 8019a20:	f843 0b04 	str.w	r0, [r3], #4
 8019a24:	9302      	str	r3, [sp, #8]
 8019a26:	ab70      	add	r3, sp, #448	; 0x1c0
 8019a28:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8019a2c:	4640      	mov	r0, r8
 8019a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019a32:	4649      	mov	r1, r9
 8019a34:	f7ec f9e6 	bl	8005e04 <__adddf3>
 8019a38:	4604      	mov	r4, r0
 8019a3a:	460d      	mov	r5, r1
 8019a3c:	e762      	b.n	8019904 <__kernel_rem_pio2+0x110>
 8019a3e:	d105      	bne.n	8019a4c <__kernel_rem_pio2+0x258>
 8019a40:	1e7b      	subs	r3, r7, #1
 8019a42:	aa0c      	add	r2, sp, #48	; 0x30
 8019a44:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8019a48:	15c3      	asrs	r3, r0, #23
 8019a4a:	e79b      	b.n	8019984 <__kernel_rem_pio2+0x190>
 8019a4c:	2200      	movs	r2, #0
 8019a4e:	4b32      	ldr	r3, [pc, #200]	; (8019b18 <__kernel_rem_pio2+0x324>)
 8019a50:	f7ec fe14 	bl	800667c <__aeabi_dcmpge>
 8019a54:	2800      	cmp	r0, #0
 8019a56:	d13f      	bne.n	8019ad8 <__kernel_rem_pio2+0x2e4>
 8019a58:	9002      	str	r0, [sp, #8]
 8019a5a:	2200      	movs	r2, #0
 8019a5c:	2300      	movs	r3, #0
 8019a5e:	4640      	mov	r0, r8
 8019a60:	4649      	mov	r1, r9
 8019a62:	f7ec fded 	bl	8006640 <__aeabi_dcmpeq>
 8019a66:	2800      	cmp	r0, #0
 8019a68:	f000 80b5 	beq.w	8019bd6 <__kernel_rem_pio2+0x3e2>
 8019a6c:	1e7c      	subs	r4, r7, #1
 8019a6e:	4623      	mov	r3, r4
 8019a70:	2200      	movs	r2, #0
 8019a72:	9904      	ldr	r1, [sp, #16]
 8019a74:	428b      	cmp	r3, r1
 8019a76:	da64      	bge.n	8019b42 <__kernel_rem_pio2+0x34e>
 8019a78:	2a00      	cmp	r2, #0
 8019a7a:	d078      	beq.n	8019b6e <__kernel_rem_pio2+0x37a>
 8019a7c:	ab0c      	add	r3, sp, #48	; 0x30
 8019a7e:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8019a82:	f1aa 0a18 	sub.w	sl, sl, #24
 8019a86:	2b00      	cmp	r3, #0
 8019a88:	f000 80a3 	beq.w	8019bd2 <__kernel_rem_pio2+0x3de>
 8019a8c:	4652      	mov	r2, sl
 8019a8e:	2000      	movs	r0, #0
 8019a90:	491e      	ldr	r1, [pc, #120]	; (8019b0c <__kernel_rem_pio2+0x318>)
 8019a92:	f000 fe61 	bl	801a758 <scalbn>
 8019a96:	46a2      	mov	sl, r4
 8019a98:	4606      	mov	r6, r0
 8019a9a:	460f      	mov	r7, r1
 8019a9c:	f04f 0800 	mov.w	r8, #0
 8019aa0:	00e3      	lsls	r3, r4, #3
 8019aa2:	9306      	str	r3, [sp, #24]
 8019aa4:	f8df 9068 	ldr.w	r9, [pc, #104]	; 8019b10 <__kernel_rem_pio2+0x31c>
 8019aa8:	ab70      	add	r3, sp, #448	; 0x1c0
 8019aaa:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 8019aae:	f1ba 0f00 	cmp.w	sl, #0
 8019ab2:	f280 80c6 	bge.w	8019c42 <__kernel_rem_pio2+0x44e>
 8019ab6:	4627      	mov	r7, r4
 8019ab8:	f04f 0800 	mov.w	r8, #0
 8019abc:	2f00      	cmp	r7, #0
 8019abe:	f2c0 80f3 	blt.w	8019ca8 <__kernel_rem_pio2+0x4b4>
 8019ac2:	4b16      	ldr	r3, [pc, #88]	; (8019b1c <__kernel_rem_pio2+0x328>)
 8019ac4:	f04f 0a00 	mov.w	sl, #0
 8019ac8:	461d      	mov	r5, r3
 8019aca:	ab70      	add	r3, sp, #448	; 0x1c0
 8019acc:	f04f 0b00 	mov.w	fp, #0
 8019ad0:	2600      	movs	r6, #0
 8019ad2:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8019ad6:	e0d9      	b.n	8019c8c <__kernel_rem_pio2+0x498>
 8019ad8:	2302      	movs	r3, #2
 8019ada:	9302      	str	r3, [sp, #8]
 8019adc:	e756      	b.n	801998c <__kernel_rem_pio2+0x198>
 8019ade:	f8db 3000 	ldr.w	r3, [fp]
 8019ae2:	b954      	cbnz	r4, 8019afa <__kernel_rem_pio2+0x306>
 8019ae4:	b123      	cbz	r3, 8019af0 <__kernel_rem_pio2+0x2fc>
 8019ae6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8019aea:	f8cb 3000 	str.w	r3, [fp]
 8019aee:	2301      	movs	r3, #1
 8019af0:	461c      	mov	r4, r3
 8019af2:	3201      	adds	r2, #1
 8019af4:	f10b 0b04 	add.w	fp, fp, #4
 8019af8:	e74f      	b.n	801999a <__kernel_rem_pio2+0x1a6>
 8019afa:	1acb      	subs	r3, r1, r3
 8019afc:	f8cb 3000 	str.w	r3, [fp]
 8019b00:	4623      	mov	r3, r4
 8019b02:	e7f5      	b.n	8019af0 <__kernel_rem_pio2+0x2fc>
 8019b04:	0801cd78 	.word	0x0801cd78
 8019b08:	40200000 	.word	0x40200000
 8019b0c:	3ff00000 	.word	0x3ff00000
 8019b10:	3e700000 	.word	0x3e700000
 8019b14:	41700000 	.word	0x41700000
 8019b18:	3fe00000 	.word	0x3fe00000
 8019b1c:	0801cd38 	.word	0x0801cd38
 8019b20:	1e7a      	subs	r2, r7, #1
 8019b22:	ab0c      	add	r3, sp, #48	; 0x30
 8019b24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019b28:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8019b2c:	a90c      	add	r1, sp, #48	; 0x30
 8019b2e:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8019b32:	e740      	b.n	80199b6 <__kernel_rem_pio2+0x1c2>
 8019b34:	1e7a      	subs	r2, r7, #1
 8019b36:	ab0c      	add	r3, sp, #48	; 0x30
 8019b38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8019b3c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8019b40:	e7f4      	b.n	8019b2c <__kernel_rem_pio2+0x338>
 8019b42:	a90c      	add	r1, sp, #48	; 0x30
 8019b44:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8019b48:	3b01      	subs	r3, #1
 8019b4a:	430a      	orrs	r2, r1
 8019b4c:	e791      	b.n	8019a72 <__kernel_rem_pio2+0x27e>
 8019b4e:	3401      	adds	r4, #1
 8019b50:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8019b54:	2a00      	cmp	r2, #0
 8019b56:	d0fa      	beq.n	8019b4e <__kernel_rem_pio2+0x35a>
 8019b58:	9b08      	ldr	r3, [sp, #32]
 8019b5a:	1c7e      	adds	r6, r7, #1
 8019b5c:	18fd      	adds	r5, r7, r3
 8019b5e:	ab20      	add	r3, sp, #128	; 0x80
 8019b60:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8019b64:	443c      	add	r4, r7
 8019b66:	42b4      	cmp	r4, r6
 8019b68:	da04      	bge.n	8019b74 <__kernel_rem_pio2+0x380>
 8019b6a:	4627      	mov	r7, r4
 8019b6c:	e6c0      	b.n	80198f0 <__kernel_rem_pio2+0xfc>
 8019b6e:	2401      	movs	r4, #1
 8019b70:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8019b72:	e7ed      	b.n	8019b50 <__kernel_rem_pio2+0x35c>
 8019b74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8019b76:	462f      	mov	r7, r5
 8019b78:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8019b7c:	f7ec fa8e 	bl	800609c <__aeabi_i2d>
 8019b80:	f04f 0b00 	mov.w	fp, #0
 8019b84:	f04f 0800 	mov.w	r8, #0
 8019b88:	f04f 0900 	mov.w	r9, #0
 8019b8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019b8e:	e8e7 0102 	strd	r0, r1, [r7], #8
 8019b92:	3b08      	subs	r3, #8
 8019b94:	9302      	str	r3, [sp, #8]
 8019b96:	9b06      	ldr	r3, [sp, #24]
 8019b98:	459b      	cmp	fp, r3
 8019b9a:	dd07      	ble.n	8019bac <__kernel_rem_pio2+0x3b8>
 8019b9c:	ab70      	add	r3, sp, #448	; 0x1c0
 8019b9e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8019ba2:	463d      	mov	r5, r7
 8019ba4:	e9c3 8900 	strd	r8, r9, [r3]
 8019ba8:	3601      	adds	r6, #1
 8019baa:	e7dc      	b.n	8019b66 <__kernel_rem_pio2+0x372>
 8019bac:	9902      	ldr	r1, [sp, #8]
 8019bae:	f10b 0b01 	add.w	fp, fp, #1
 8019bb2:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 8019bb6:	9102      	str	r1, [sp, #8]
 8019bb8:	e875 0102 	ldrd	r0, r1, [r5], #-8
 8019bbc:	f7ec fad8 	bl	8006170 <__aeabi_dmul>
 8019bc0:	4602      	mov	r2, r0
 8019bc2:	460b      	mov	r3, r1
 8019bc4:	4640      	mov	r0, r8
 8019bc6:	4649      	mov	r1, r9
 8019bc8:	f7ec f91c 	bl	8005e04 <__adddf3>
 8019bcc:	4680      	mov	r8, r0
 8019bce:	4689      	mov	r9, r1
 8019bd0:	e7e1      	b.n	8019b96 <__kernel_rem_pio2+0x3a2>
 8019bd2:	3c01      	subs	r4, #1
 8019bd4:	e752      	b.n	8019a7c <__kernel_rem_pio2+0x288>
 8019bd6:	f1ca 0200 	rsb	r2, sl, #0
 8019bda:	4640      	mov	r0, r8
 8019bdc:	4649      	mov	r1, r9
 8019bde:	f000 fdbb 	bl	801a758 <scalbn>
 8019be2:	2200      	movs	r2, #0
 8019be4:	4ba5      	ldr	r3, [pc, #660]	; (8019e7c <__kernel_rem_pio2+0x688>)
 8019be6:	4604      	mov	r4, r0
 8019be8:	460d      	mov	r5, r1
 8019bea:	f7ec fd47 	bl	800667c <__aeabi_dcmpge>
 8019bee:	b1f8      	cbz	r0, 8019c30 <__kernel_rem_pio2+0x43c>
 8019bf0:	2200      	movs	r2, #0
 8019bf2:	4ba3      	ldr	r3, [pc, #652]	; (8019e80 <__kernel_rem_pio2+0x68c>)
 8019bf4:	4620      	mov	r0, r4
 8019bf6:	4629      	mov	r1, r5
 8019bf8:	f7ec faba 	bl	8006170 <__aeabi_dmul>
 8019bfc:	f7ec fd68 	bl	80066d0 <__aeabi_d2iz>
 8019c00:	4606      	mov	r6, r0
 8019c02:	f7ec fa4b 	bl	800609c <__aeabi_i2d>
 8019c06:	2200      	movs	r2, #0
 8019c08:	4b9c      	ldr	r3, [pc, #624]	; (8019e7c <__kernel_rem_pio2+0x688>)
 8019c0a:	f7ec fab1 	bl	8006170 <__aeabi_dmul>
 8019c0e:	460b      	mov	r3, r1
 8019c10:	4602      	mov	r2, r0
 8019c12:	4629      	mov	r1, r5
 8019c14:	4620      	mov	r0, r4
 8019c16:	f7ec f8f3 	bl	8005e00 <__aeabi_dsub>
 8019c1a:	f7ec fd59 	bl	80066d0 <__aeabi_d2iz>
 8019c1e:	1c7c      	adds	r4, r7, #1
 8019c20:	ab0c      	add	r3, sp, #48	; 0x30
 8019c22:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8019c26:	f10a 0a18 	add.w	sl, sl, #24
 8019c2a:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 8019c2e:	e72d      	b.n	8019a8c <__kernel_rem_pio2+0x298>
 8019c30:	4620      	mov	r0, r4
 8019c32:	4629      	mov	r1, r5
 8019c34:	f7ec fd4c 	bl	80066d0 <__aeabi_d2iz>
 8019c38:	ab0c      	add	r3, sp, #48	; 0x30
 8019c3a:	463c      	mov	r4, r7
 8019c3c:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 8019c40:	e724      	b.n	8019a8c <__kernel_rem_pio2+0x298>
 8019c42:	ab0c      	add	r3, sp, #48	; 0x30
 8019c44:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8019c48:	f7ec fa28 	bl	800609c <__aeabi_i2d>
 8019c4c:	4632      	mov	r2, r6
 8019c4e:	463b      	mov	r3, r7
 8019c50:	f7ec fa8e 	bl	8006170 <__aeabi_dmul>
 8019c54:	4642      	mov	r2, r8
 8019c56:	e86b 0102 	strd	r0, r1, [fp], #-8
 8019c5a:	464b      	mov	r3, r9
 8019c5c:	4630      	mov	r0, r6
 8019c5e:	4639      	mov	r1, r7
 8019c60:	f7ec fa86 	bl	8006170 <__aeabi_dmul>
 8019c64:	f10a 3aff 	add.w	sl, sl, #4294967295
 8019c68:	4606      	mov	r6, r0
 8019c6a:	460f      	mov	r7, r1
 8019c6c:	e71f      	b.n	8019aae <__kernel_rem_pio2+0x2ba>
 8019c6e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8019c72:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 8019c76:	f7ec fa7b 	bl	8006170 <__aeabi_dmul>
 8019c7a:	4602      	mov	r2, r0
 8019c7c:	460b      	mov	r3, r1
 8019c7e:	4650      	mov	r0, sl
 8019c80:	4659      	mov	r1, fp
 8019c82:	f7ec f8bf 	bl	8005e04 <__adddf3>
 8019c86:	4682      	mov	sl, r0
 8019c88:	468b      	mov	fp, r1
 8019c8a:	3601      	adds	r6, #1
 8019c8c:	9b04      	ldr	r3, [sp, #16]
 8019c8e:	429e      	cmp	r6, r3
 8019c90:	dc01      	bgt.n	8019c96 <__kernel_rem_pio2+0x4a2>
 8019c92:	45b0      	cmp	r8, r6
 8019c94:	daeb      	bge.n	8019c6e <__kernel_rem_pio2+0x47a>
 8019c96:	ab48      	add	r3, sp, #288	; 0x120
 8019c98:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8019c9c:	e9c3 ab00 	strd	sl, fp, [r3]
 8019ca0:	3f01      	subs	r7, #1
 8019ca2:	f108 0801 	add.w	r8, r8, #1
 8019ca6:	e709      	b.n	8019abc <__kernel_rem_pio2+0x2c8>
 8019ca8:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8019caa:	2b02      	cmp	r3, #2
 8019cac:	dc09      	bgt.n	8019cc2 <__kernel_rem_pio2+0x4ce>
 8019cae:	2b00      	cmp	r3, #0
 8019cb0:	dc34      	bgt.n	8019d1c <__kernel_rem_pio2+0x528>
 8019cb2:	d05e      	beq.n	8019d72 <__kernel_rem_pio2+0x57e>
 8019cb4:	9b07      	ldr	r3, [sp, #28]
 8019cb6:	f003 0007 	and.w	r0, r3, #7
 8019cba:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8019cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019cc2:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 8019cc4:	2b03      	cmp	r3, #3
 8019cc6:	d1f5      	bne.n	8019cb4 <__kernel_rem_pio2+0x4c0>
 8019cc8:	9a06      	ldr	r2, [sp, #24]
 8019cca:	ab48      	add	r3, sp, #288	; 0x120
 8019ccc:	441a      	add	r2, r3
 8019cce:	4615      	mov	r5, r2
 8019cd0:	4692      	mov	sl, r2
 8019cd2:	46a3      	mov	fp, r4
 8019cd4:	f1bb 0f00 	cmp.w	fp, #0
 8019cd8:	dc7a      	bgt.n	8019dd0 <__kernel_rem_pio2+0x5dc>
 8019cda:	46aa      	mov	sl, r5
 8019cdc:	46a3      	mov	fp, r4
 8019cde:	f1bb 0f01 	cmp.w	fp, #1
 8019ce2:	f300 8094 	bgt.w	8019e0e <__kernel_rem_pio2+0x61a>
 8019ce6:	2700      	movs	r7, #0
 8019ce8:	463e      	mov	r6, r7
 8019cea:	2c01      	cmp	r4, #1
 8019cec:	f300 80ae 	bgt.w	8019e4c <__kernel_rem_pio2+0x658>
 8019cf0:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 8019cf4:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 8019cf8:	9b02      	ldr	r3, [sp, #8]
 8019cfa:	2b00      	cmp	r3, #0
 8019cfc:	f040 80b0 	bne.w	8019e60 <__kernel_rem_pio2+0x66c>
 8019d00:	4603      	mov	r3, r0
 8019d02:	462a      	mov	r2, r5
 8019d04:	9801      	ldr	r0, [sp, #4]
 8019d06:	e9c0 2300 	strd	r2, r3, [r0]
 8019d0a:	4622      	mov	r2, r4
 8019d0c:	460b      	mov	r3, r1
 8019d0e:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8019d12:	463a      	mov	r2, r7
 8019d14:	4633      	mov	r3, r6
 8019d16:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8019d1a:	e7cb      	b.n	8019cb4 <__kernel_rem_pio2+0x4c0>
 8019d1c:	2000      	movs	r0, #0
 8019d1e:	9a06      	ldr	r2, [sp, #24]
 8019d20:	ab48      	add	r3, sp, #288	; 0x120
 8019d22:	441a      	add	r2, r3
 8019d24:	4615      	mov	r5, r2
 8019d26:	46a0      	mov	r8, r4
 8019d28:	4601      	mov	r1, r0
 8019d2a:	f1b8 0f00 	cmp.w	r8, #0
 8019d2e:	da3c      	bge.n	8019daa <__kernel_rem_pio2+0x5b6>
 8019d30:	9b02      	ldr	r3, [sp, #8]
 8019d32:	2b00      	cmp	r3, #0
 8019d34:	d040      	beq.n	8019db8 <__kernel_rem_pio2+0x5c4>
 8019d36:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 8019d3a:	4602      	mov	r2, r0
 8019d3c:	462b      	mov	r3, r5
 8019d3e:	9d01      	ldr	r5, [sp, #4]
 8019d40:	2601      	movs	r6, #1
 8019d42:	e9c5 2300 	strd	r2, r3, [r5]
 8019d46:	460b      	mov	r3, r1
 8019d48:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 8019d4c:	f7ec f858 	bl	8005e00 <__aeabi_dsub>
 8019d50:	4684      	mov	ip, r0
 8019d52:	460f      	mov	r7, r1
 8019d54:	ad48      	add	r5, sp, #288	; 0x120
 8019d56:	42b4      	cmp	r4, r6
 8019d58:	f105 0508 	add.w	r5, r5, #8
 8019d5c:	da2e      	bge.n	8019dbc <__kernel_rem_pio2+0x5c8>
 8019d5e:	9b02      	ldr	r3, [sp, #8]
 8019d60:	b10b      	cbz	r3, 8019d66 <__kernel_rem_pio2+0x572>
 8019d62:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8019d66:	4662      	mov	r2, ip
 8019d68:	463b      	mov	r3, r7
 8019d6a:	9901      	ldr	r1, [sp, #4]
 8019d6c:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8019d70:	e7a0      	b.n	8019cb4 <__kernel_rem_pio2+0x4c0>
 8019d72:	9a06      	ldr	r2, [sp, #24]
 8019d74:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 8019d76:	ab48      	add	r3, sp, #288	; 0x120
 8019d78:	441a      	add	r2, r3
 8019d7a:	4615      	mov	r5, r2
 8019d7c:	4637      	mov	r7, r6
 8019d7e:	2c00      	cmp	r4, #0
 8019d80:	da09      	bge.n	8019d96 <__kernel_rem_pio2+0x5a2>
 8019d82:	9b02      	ldr	r3, [sp, #8]
 8019d84:	b10b      	cbz	r3, 8019d8a <__kernel_rem_pio2+0x596>
 8019d86:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 8019d8a:	4632      	mov	r2, r6
 8019d8c:	463b      	mov	r3, r7
 8019d8e:	9901      	ldr	r1, [sp, #4]
 8019d90:	e9c1 2300 	strd	r2, r3, [r1]
 8019d94:	e78e      	b.n	8019cb4 <__kernel_rem_pio2+0x4c0>
 8019d96:	4630      	mov	r0, r6
 8019d98:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8019d9c:	4639      	mov	r1, r7
 8019d9e:	f7ec f831 	bl	8005e04 <__adddf3>
 8019da2:	3c01      	subs	r4, #1
 8019da4:	4606      	mov	r6, r0
 8019da6:	460f      	mov	r7, r1
 8019da8:	e7e9      	b.n	8019d7e <__kernel_rem_pio2+0x58a>
 8019daa:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8019dae:	f7ec f829 	bl	8005e04 <__adddf3>
 8019db2:	f108 38ff 	add.w	r8, r8, #4294967295
 8019db6:	e7b8      	b.n	8019d2a <__kernel_rem_pio2+0x536>
 8019db8:	460d      	mov	r5, r1
 8019dba:	e7be      	b.n	8019d3a <__kernel_rem_pio2+0x546>
 8019dbc:	4660      	mov	r0, ip
 8019dbe:	e9d5 2300 	ldrd	r2, r3, [r5]
 8019dc2:	4639      	mov	r1, r7
 8019dc4:	f7ec f81e 	bl	8005e04 <__adddf3>
 8019dc8:	3601      	adds	r6, #1
 8019dca:	4684      	mov	ip, r0
 8019dcc:	460f      	mov	r7, r1
 8019dce:	e7c2      	b.n	8019d56 <__kernel_rem_pio2+0x562>
 8019dd0:	e9da 6700 	ldrd	r6, r7, [sl]
 8019dd4:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 8019dd8:	4632      	mov	r2, r6
 8019dda:	463b      	mov	r3, r7
 8019ddc:	4640      	mov	r0, r8
 8019dde:	4649      	mov	r1, r9
 8019de0:	f7ec f810 	bl	8005e04 <__adddf3>
 8019de4:	4602      	mov	r2, r0
 8019de6:	460b      	mov	r3, r1
 8019de8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019dec:	4640      	mov	r0, r8
 8019dee:	4649      	mov	r1, r9
 8019df0:	f7ec f806 	bl	8005e00 <__aeabi_dsub>
 8019df4:	4632      	mov	r2, r6
 8019df6:	463b      	mov	r3, r7
 8019df8:	f7ec f804 	bl	8005e04 <__adddf3>
 8019dfc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019e00:	e86a 0102 	strd	r0, r1, [sl], #-8
 8019e04:	f10b 3bff 	add.w	fp, fp, #4294967295
 8019e08:	e9ca 2300 	strd	r2, r3, [sl]
 8019e0c:	e762      	b.n	8019cd4 <__kernel_rem_pio2+0x4e0>
 8019e0e:	e9da 8900 	ldrd	r8, r9, [sl]
 8019e12:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 8019e16:	4642      	mov	r2, r8
 8019e18:	464b      	mov	r3, r9
 8019e1a:	4630      	mov	r0, r6
 8019e1c:	4639      	mov	r1, r7
 8019e1e:	f7eb fff1 	bl	8005e04 <__adddf3>
 8019e22:	4602      	mov	r2, r0
 8019e24:	460b      	mov	r3, r1
 8019e26:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019e2a:	4630      	mov	r0, r6
 8019e2c:	4639      	mov	r1, r7
 8019e2e:	f7eb ffe7 	bl	8005e00 <__aeabi_dsub>
 8019e32:	4642      	mov	r2, r8
 8019e34:	464b      	mov	r3, r9
 8019e36:	f7eb ffe5 	bl	8005e04 <__adddf3>
 8019e3a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019e3e:	e86a 0102 	strd	r0, r1, [sl], #-8
 8019e42:	f10b 3bff 	add.w	fp, fp, #4294967295
 8019e46:	e9ca 2300 	strd	r2, r3, [sl]
 8019e4a:	e748      	b.n	8019cde <__kernel_rem_pio2+0x4ea>
 8019e4c:	4638      	mov	r0, r7
 8019e4e:	e875 2302 	ldrd	r2, r3, [r5], #-8
 8019e52:	4631      	mov	r1, r6
 8019e54:	f7eb ffd6 	bl	8005e04 <__adddf3>
 8019e58:	3c01      	subs	r4, #1
 8019e5a:	4607      	mov	r7, r0
 8019e5c:	460e      	mov	r6, r1
 8019e5e:	e744      	b.n	8019cea <__kernel_rem_pio2+0x4f6>
 8019e60:	9b01      	ldr	r3, [sp, #4]
 8019e62:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8019e66:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8019e6a:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 8019e6e:	e9c3 0401 	strd	r0, r4, [r3, #4]
 8019e72:	e9c3 1703 	strd	r1, r7, [r3, #12]
 8019e76:	601d      	str	r5, [r3, #0]
 8019e78:	615e      	str	r6, [r3, #20]
 8019e7a:	e71b      	b.n	8019cb4 <__kernel_rem_pio2+0x4c0>
 8019e7c:	41700000 	.word	0x41700000
 8019e80:	3e700000 	.word	0x3e700000
 8019e84:	00000000 	.word	0x00000000

08019e88 <__kernel_sin>:
 8019e88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019e8c:	b086      	sub	sp, #24
 8019e8e:	e9cd 2300 	strd	r2, r3, [sp]
 8019e92:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8019e96:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8019e9a:	4682      	mov	sl, r0
 8019e9c:	460c      	mov	r4, r1
 8019e9e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8019ea0:	da03      	bge.n	8019eaa <__kernel_sin+0x22>
 8019ea2:	f7ec fc15 	bl	80066d0 <__aeabi_d2iz>
 8019ea6:	2800      	cmp	r0, #0
 8019ea8:	d050      	beq.n	8019f4c <__kernel_sin+0xc4>
 8019eaa:	4652      	mov	r2, sl
 8019eac:	4623      	mov	r3, r4
 8019eae:	4650      	mov	r0, sl
 8019eb0:	4621      	mov	r1, r4
 8019eb2:	f7ec f95d 	bl	8006170 <__aeabi_dmul>
 8019eb6:	4606      	mov	r6, r0
 8019eb8:	460f      	mov	r7, r1
 8019eba:	4602      	mov	r2, r0
 8019ebc:	460b      	mov	r3, r1
 8019ebe:	4650      	mov	r0, sl
 8019ec0:	4621      	mov	r1, r4
 8019ec2:	f7ec f955 	bl	8006170 <__aeabi_dmul>
 8019ec6:	a33e      	add	r3, pc, #248	; (adr r3, 8019fc0 <__kernel_sin+0x138>)
 8019ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ecc:	4680      	mov	r8, r0
 8019ece:	4689      	mov	r9, r1
 8019ed0:	4630      	mov	r0, r6
 8019ed2:	4639      	mov	r1, r7
 8019ed4:	f7ec f94c 	bl	8006170 <__aeabi_dmul>
 8019ed8:	a33b      	add	r3, pc, #236	; (adr r3, 8019fc8 <__kernel_sin+0x140>)
 8019eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ede:	f7eb ff8f 	bl	8005e00 <__aeabi_dsub>
 8019ee2:	4632      	mov	r2, r6
 8019ee4:	463b      	mov	r3, r7
 8019ee6:	f7ec f943 	bl	8006170 <__aeabi_dmul>
 8019eea:	a339      	add	r3, pc, #228	; (adr r3, 8019fd0 <__kernel_sin+0x148>)
 8019eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ef0:	f7eb ff88 	bl	8005e04 <__adddf3>
 8019ef4:	4632      	mov	r2, r6
 8019ef6:	463b      	mov	r3, r7
 8019ef8:	f7ec f93a 	bl	8006170 <__aeabi_dmul>
 8019efc:	a336      	add	r3, pc, #216	; (adr r3, 8019fd8 <__kernel_sin+0x150>)
 8019efe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f02:	f7eb ff7d 	bl	8005e00 <__aeabi_dsub>
 8019f06:	4632      	mov	r2, r6
 8019f08:	463b      	mov	r3, r7
 8019f0a:	f7ec f931 	bl	8006170 <__aeabi_dmul>
 8019f0e:	a334      	add	r3, pc, #208	; (adr r3, 8019fe0 <__kernel_sin+0x158>)
 8019f10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f14:	f7eb ff76 	bl	8005e04 <__adddf3>
 8019f18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8019f1c:	b9dd      	cbnz	r5, 8019f56 <__kernel_sin+0xce>
 8019f1e:	4602      	mov	r2, r0
 8019f20:	460b      	mov	r3, r1
 8019f22:	4630      	mov	r0, r6
 8019f24:	4639      	mov	r1, r7
 8019f26:	f7ec f923 	bl	8006170 <__aeabi_dmul>
 8019f2a:	a32f      	add	r3, pc, #188	; (adr r3, 8019fe8 <__kernel_sin+0x160>)
 8019f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f30:	f7eb ff66 	bl	8005e00 <__aeabi_dsub>
 8019f34:	4642      	mov	r2, r8
 8019f36:	464b      	mov	r3, r9
 8019f38:	f7ec f91a 	bl	8006170 <__aeabi_dmul>
 8019f3c:	4602      	mov	r2, r0
 8019f3e:	460b      	mov	r3, r1
 8019f40:	4650      	mov	r0, sl
 8019f42:	4621      	mov	r1, r4
 8019f44:	f7eb ff5e 	bl	8005e04 <__adddf3>
 8019f48:	4682      	mov	sl, r0
 8019f4a:	460c      	mov	r4, r1
 8019f4c:	4650      	mov	r0, sl
 8019f4e:	4621      	mov	r1, r4
 8019f50:	b006      	add	sp, #24
 8019f52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019f56:	2200      	movs	r2, #0
 8019f58:	e9dd 0100 	ldrd	r0, r1, [sp]
 8019f5c:	4b24      	ldr	r3, [pc, #144]	; (8019ff0 <__kernel_sin+0x168>)
 8019f5e:	f7ec f907 	bl	8006170 <__aeabi_dmul>
 8019f62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8019f66:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019f6a:	4640      	mov	r0, r8
 8019f6c:	4649      	mov	r1, r9
 8019f6e:	f7ec f8ff 	bl	8006170 <__aeabi_dmul>
 8019f72:	4602      	mov	r2, r0
 8019f74:	460b      	mov	r3, r1
 8019f76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019f7a:	f7eb ff41 	bl	8005e00 <__aeabi_dsub>
 8019f7e:	4632      	mov	r2, r6
 8019f80:	463b      	mov	r3, r7
 8019f82:	f7ec f8f5 	bl	8006170 <__aeabi_dmul>
 8019f86:	e9dd 2300 	ldrd	r2, r3, [sp]
 8019f8a:	f7eb ff39 	bl	8005e00 <__aeabi_dsub>
 8019f8e:	a316      	add	r3, pc, #88	; (adr r3, 8019fe8 <__kernel_sin+0x160>)
 8019f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f94:	4606      	mov	r6, r0
 8019f96:	460f      	mov	r7, r1
 8019f98:	4640      	mov	r0, r8
 8019f9a:	4649      	mov	r1, r9
 8019f9c:	f7ec f8e8 	bl	8006170 <__aeabi_dmul>
 8019fa0:	4602      	mov	r2, r0
 8019fa2:	460b      	mov	r3, r1
 8019fa4:	4630      	mov	r0, r6
 8019fa6:	4639      	mov	r1, r7
 8019fa8:	f7eb ff2c 	bl	8005e04 <__adddf3>
 8019fac:	4602      	mov	r2, r0
 8019fae:	460b      	mov	r3, r1
 8019fb0:	4650      	mov	r0, sl
 8019fb2:	4621      	mov	r1, r4
 8019fb4:	f7eb ff24 	bl	8005e00 <__aeabi_dsub>
 8019fb8:	e7c6      	b.n	8019f48 <__kernel_sin+0xc0>
 8019fba:	bf00      	nop
 8019fbc:	f3af 8000 	nop.w
 8019fc0:	5acfd57c 	.word	0x5acfd57c
 8019fc4:	3de5d93a 	.word	0x3de5d93a
 8019fc8:	8a2b9ceb 	.word	0x8a2b9ceb
 8019fcc:	3e5ae5e6 	.word	0x3e5ae5e6
 8019fd0:	57b1fe7d 	.word	0x57b1fe7d
 8019fd4:	3ec71de3 	.word	0x3ec71de3
 8019fd8:	19c161d5 	.word	0x19c161d5
 8019fdc:	3f2a01a0 	.word	0x3f2a01a0
 8019fe0:	1110f8a6 	.word	0x1110f8a6
 8019fe4:	3f811111 	.word	0x3f811111
 8019fe8:	55555549 	.word	0x55555549
 8019fec:	3fc55555 	.word	0x3fc55555
 8019ff0:	3fe00000 	.word	0x3fe00000

08019ff4 <__kernel_cosf>:
 8019ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019ff8:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 8019ffc:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 801a000:	4606      	mov	r6, r0
 801a002:	4688      	mov	r8, r1
 801a004:	da03      	bge.n	801a00e <__kernel_cosf+0x1a>
 801a006:	f7ec fee5 	bl	8006dd4 <__aeabi_f2iz>
 801a00a:	2800      	cmp	r0, #0
 801a00c:	d05c      	beq.n	801a0c8 <__kernel_cosf+0xd4>
 801a00e:	4631      	mov	r1, r6
 801a010:	4630      	mov	r0, r6
 801a012:	f7ec fd03 	bl	8006a1c <__aeabi_fmul>
 801a016:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 801a01a:	4605      	mov	r5, r0
 801a01c:	f7ec fcfe 	bl	8006a1c <__aeabi_fmul>
 801a020:	492b      	ldr	r1, [pc, #172]	; (801a0d0 <__kernel_cosf+0xdc>)
 801a022:	4607      	mov	r7, r0
 801a024:	4628      	mov	r0, r5
 801a026:	f7ec fcf9 	bl	8006a1c <__aeabi_fmul>
 801a02a:	492a      	ldr	r1, [pc, #168]	; (801a0d4 <__kernel_cosf+0xe0>)
 801a02c:	f7ec fbee 	bl	800680c <__addsf3>
 801a030:	4629      	mov	r1, r5
 801a032:	f7ec fcf3 	bl	8006a1c <__aeabi_fmul>
 801a036:	4928      	ldr	r1, [pc, #160]	; (801a0d8 <__kernel_cosf+0xe4>)
 801a038:	f7ec fbe6 	bl	8006808 <__aeabi_fsub>
 801a03c:	4629      	mov	r1, r5
 801a03e:	f7ec fced 	bl	8006a1c <__aeabi_fmul>
 801a042:	4926      	ldr	r1, [pc, #152]	; (801a0dc <__kernel_cosf+0xe8>)
 801a044:	f7ec fbe2 	bl	800680c <__addsf3>
 801a048:	4629      	mov	r1, r5
 801a04a:	f7ec fce7 	bl	8006a1c <__aeabi_fmul>
 801a04e:	4924      	ldr	r1, [pc, #144]	; (801a0e0 <__kernel_cosf+0xec>)
 801a050:	f7ec fbda 	bl	8006808 <__aeabi_fsub>
 801a054:	4629      	mov	r1, r5
 801a056:	f7ec fce1 	bl	8006a1c <__aeabi_fmul>
 801a05a:	4922      	ldr	r1, [pc, #136]	; (801a0e4 <__kernel_cosf+0xf0>)
 801a05c:	f7ec fbd6 	bl	800680c <__addsf3>
 801a060:	4629      	mov	r1, r5
 801a062:	f7ec fcdb 	bl	8006a1c <__aeabi_fmul>
 801a066:	4629      	mov	r1, r5
 801a068:	f7ec fcd8 	bl	8006a1c <__aeabi_fmul>
 801a06c:	4641      	mov	r1, r8
 801a06e:	4605      	mov	r5, r0
 801a070:	4630      	mov	r0, r6
 801a072:	f7ec fcd3 	bl	8006a1c <__aeabi_fmul>
 801a076:	4601      	mov	r1, r0
 801a078:	4628      	mov	r0, r5
 801a07a:	f7ec fbc5 	bl	8006808 <__aeabi_fsub>
 801a07e:	4b1a      	ldr	r3, [pc, #104]	; (801a0e8 <__kernel_cosf+0xf4>)
 801a080:	4605      	mov	r5, r0
 801a082:	429c      	cmp	r4, r3
 801a084:	dc0a      	bgt.n	801a09c <__kernel_cosf+0xa8>
 801a086:	4601      	mov	r1, r0
 801a088:	4638      	mov	r0, r7
 801a08a:	f7ec fbbd 	bl	8006808 <__aeabi_fsub>
 801a08e:	4601      	mov	r1, r0
 801a090:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 801a094:	f7ec fbb8 	bl	8006808 <__aeabi_fsub>
 801a098:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a09c:	4b13      	ldr	r3, [pc, #76]	; (801a0ec <__kernel_cosf+0xf8>)
 801a09e:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 801a0a2:	429c      	cmp	r4, r3
 801a0a4:	bfcc      	ite	gt
 801a0a6:	4c12      	ldrgt	r4, [pc, #72]	; (801a0f0 <__kernel_cosf+0xfc>)
 801a0a8:	f104 447f 	addle.w	r4, r4, #4278190080	; 0xff000000
 801a0ac:	4621      	mov	r1, r4
 801a0ae:	f7ec fbab 	bl	8006808 <__aeabi_fsub>
 801a0b2:	4621      	mov	r1, r4
 801a0b4:	4606      	mov	r6, r0
 801a0b6:	4638      	mov	r0, r7
 801a0b8:	f7ec fba6 	bl	8006808 <__aeabi_fsub>
 801a0bc:	4629      	mov	r1, r5
 801a0be:	f7ec fba3 	bl	8006808 <__aeabi_fsub>
 801a0c2:	4601      	mov	r1, r0
 801a0c4:	4630      	mov	r0, r6
 801a0c6:	e7e5      	b.n	801a094 <__kernel_cosf+0xa0>
 801a0c8:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 801a0cc:	e7e4      	b.n	801a098 <__kernel_cosf+0xa4>
 801a0ce:	bf00      	nop
 801a0d0:	ad47d74e 	.word	0xad47d74e
 801a0d4:	310f74f6 	.word	0x310f74f6
 801a0d8:	3493f27c 	.word	0x3493f27c
 801a0dc:	37d00d01 	.word	0x37d00d01
 801a0e0:	3ab60b61 	.word	0x3ab60b61
 801a0e4:	3d2aaaab 	.word	0x3d2aaaab
 801a0e8:	3e999999 	.word	0x3e999999
 801a0ec:	3f480000 	.word	0x3f480000
 801a0f0:	3e900000 	.word	0x3e900000

0801a0f4 <__kernel_rem_pio2f>:
 801a0f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a0f8:	b0db      	sub	sp, #364	; 0x16c
 801a0fa:	9202      	str	r2, [sp, #8]
 801a0fc:	9304      	str	r3, [sp, #16]
 801a0fe:	9a64      	ldr	r2, [sp, #400]	; 0x190
 801a100:	4bc5      	ldr	r3, [pc, #788]	; (801a418 <__kernel_rem_pio2f+0x324>)
 801a102:	9005      	str	r0, [sp, #20]
 801a104:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a108:	9100      	str	r1, [sp, #0]
 801a10a:	9301      	str	r3, [sp, #4]
 801a10c:	9b04      	ldr	r3, [sp, #16]
 801a10e:	3b01      	subs	r3, #1
 801a110:	9303      	str	r3, [sp, #12]
 801a112:	9b02      	ldr	r3, [sp, #8]
 801a114:	1d1a      	adds	r2, r3, #4
 801a116:	f2c0 809b 	blt.w	801a250 <__kernel_rem_pio2f+0x15c>
 801a11a:	1edc      	subs	r4, r3, #3
 801a11c:	bf48      	it	mi
 801a11e:	1d1c      	addmi	r4, r3, #4
 801a120:	10e4      	asrs	r4, r4, #3
 801a122:	2500      	movs	r5, #0
 801a124:	f04f 0a00 	mov.w	sl, #0
 801a128:	1c67      	adds	r7, r4, #1
 801a12a:	00fb      	lsls	r3, r7, #3
 801a12c:	9306      	str	r3, [sp, #24]
 801a12e:	9b02      	ldr	r3, [sp, #8]
 801a130:	9a03      	ldr	r2, [sp, #12]
 801a132:	eba3 07c7 	sub.w	r7, r3, r7, lsl #3
 801a136:	9b01      	ldr	r3, [sp, #4]
 801a138:	1aa6      	subs	r6, r4, r2
 801a13a:	eb03 0802 	add.w	r8, r3, r2
 801a13e:	9b65      	ldr	r3, [sp, #404]	; 0x194
 801a140:	f10d 0b78 	add.w	fp, sp, #120	; 0x78
 801a144:	eb03 0986 	add.w	r9, r3, r6, lsl #2
 801a148:	4545      	cmp	r5, r8
 801a14a:	f340 8083 	ble.w	801a254 <__kernel_rem_pio2f+0x160>
 801a14e:	f04f 0800 	mov.w	r8, #0
 801a152:	f04f 0b00 	mov.w	fp, #0
 801a156:	9b04      	ldr	r3, [sp, #16]
 801a158:	aa1e      	add	r2, sp, #120	; 0x78
 801a15a:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 801a15e:	ab46      	add	r3, sp, #280	; 0x118
 801a160:	9a01      	ldr	r2, [sp, #4]
 801a162:	4590      	cmp	r8, r2
 801a164:	f340 809c 	ble.w	801a2a0 <__kernel_rem_pio2f+0x1ac>
 801a168:	4613      	mov	r3, r2
 801a16a:	aa0a      	add	r2, sp, #40	; 0x28
 801a16c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801a170:	9308      	str	r3, [sp, #32]
 801a172:	9b65      	ldr	r3, [sp, #404]	; 0x194
 801a174:	f8dd 8004 	ldr.w	r8, [sp, #4]
 801a178:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801a17c:	9307      	str	r3, [sp, #28]
 801a17e:	ad0a      	add	r5, sp, #40	; 0x28
 801a180:	462e      	mov	r6, r5
 801a182:	46c3      	mov	fp, r8
 801a184:	f04f 4987 	mov.w	r9, #1132462080	; 0x43800000
 801a188:	ab5a      	add	r3, sp, #360	; 0x168
 801a18a:	eb03 0388 	add.w	r3, r3, r8, lsl #2
 801a18e:	f853 4c50 	ldr.w	r4, [r3, #-80]
 801a192:	f50d 7a8c 	add.w	sl, sp, #280	; 0x118
 801a196:	f1bb 0f00 	cmp.w	fp, #0
 801a19a:	f300 8086 	bgt.w	801a2aa <__kernel_rem_pio2f+0x1b6>
 801a19e:	4639      	mov	r1, r7
 801a1a0:	4620      	mov	r0, r4
 801a1a2:	f000 fcb5 	bl	801ab10 <scalbnf>
 801a1a6:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 801a1aa:	4604      	mov	r4, r0
 801a1ac:	f7ec fc36 	bl	8006a1c <__aeabi_fmul>
 801a1b0:	f000 fc68 	bl	801aa84 <floorf>
 801a1b4:	f04f 4182 	mov.w	r1, #1090519040	; 0x41000000
 801a1b8:	f7ec fc30 	bl	8006a1c <__aeabi_fmul>
 801a1bc:	4601      	mov	r1, r0
 801a1be:	4620      	mov	r0, r4
 801a1c0:	f7ec fb22 	bl	8006808 <__aeabi_fsub>
 801a1c4:	4604      	mov	r4, r0
 801a1c6:	f7ec fe05 	bl	8006dd4 <__aeabi_f2iz>
 801a1ca:	4606      	mov	r6, r0
 801a1cc:	f7ec fbd2 	bl	8006974 <__aeabi_i2f>
 801a1d0:	4601      	mov	r1, r0
 801a1d2:	4620      	mov	r0, r4
 801a1d4:	f7ec fb18 	bl	8006808 <__aeabi_fsub>
 801a1d8:	2f00      	cmp	r7, #0
 801a1da:	4681      	mov	r9, r0
 801a1dc:	f340 8084 	ble.w	801a2e8 <__kernel_rem_pio2f+0x1f4>
 801a1e0:	f108 32ff 	add.w	r2, r8, #4294967295
 801a1e4:	ab0a      	add	r3, sp, #40	; 0x28
 801a1e6:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 801a1ea:	f1c7 0108 	rsb	r1, r7, #8
 801a1ee:	fa44 f301 	asr.w	r3, r4, r1
 801a1f2:	441e      	add	r6, r3
 801a1f4:	408b      	lsls	r3, r1
 801a1f6:	1ae4      	subs	r4, r4, r3
 801a1f8:	f1c7 0007 	rsb	r0, r7, #7
 801a1fc:	ab0a      	add	r3, sp, #40	; 0x28
 801a1fe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801a202:	4104      	asrs	r4, r0
 801a204:	2c00      	cmp	r4, #0
 801a206:	dd7e      	ble.n	801a306 <__kernel_rem_pio2f+0x212>
 801a208:	2200      	movs	r2, #0
 801a20a:	4692      	mov	sl, r2
 801a20c:	3601      	adds	r6, #1
 801a20e:	4590      	cmp	r8, r2
 801a210:	f300 80b0 	bgt.w	801a374 <__kernel_rem_pio2f+0x280>
 801a214:	2f00      	cmp	r7, #0
 801a216:	dd05      	ble.n	801a224 <__kernel_rem_pio2f+0x130>
 801a218:	2f01      	cmp	r7, #1
 801a21a:	f000 80bd 	beq.w	801a398 <__kernel_rem_pio2f+0x2a4>
 801a21e:	2f02      	cmp	r7, #2
 801a220:	f000 80c5 	beq.w	801a3ae <__kernel_rem_pio2f+0x2ba>
 801a224:	2c02      	cmp	r4, #2
 801a226:	d16e      	bne.n	801a306 <__kernel_rem_pio2f+0x212>
 801a228:	4649      	mov	r1, r9
 801a22a:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 801a22e:	f7ec faeb 	bl	8006808 <__aeabi_fsub>
 801a232:	4681      	mov	r9, r0
 801a234:	f1ba 0f00 	cmp.w	sl, #0
 801a238:	d065      	beq.n	801a306 <__kernel_rem_pio2f+0x212>
 801a23a:	4639      	mov	r1, r7
 801a23c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 801a240:	f000 fc66 	bl	801ab10 <scalbnf>
 801a244:	4601      	mov	r1, r0
 801a246:	4648      	mov	r0, r9
 801a248:	f7ec fade 	bl	8006808 <__aeabi_fsub>
 801a24c:	4681      	mov	r9, r0
 801a24e:	e05a      	b.n	801a306 <__kernel_rem_pio2f+0x212>
 801a250:	2400      	movs	r4, #0
 801a252:	e766      	b.n	801a122 <__kernel_rem_pio2f+0x2e>
 801a254:	42ee      	cmn	r6, r5
 801a256:	d407      	bmi.n	801a268 <__kernel_rem_pio2f+0x174>
 801a258:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801a25c:	f7ec fb8a 	bl	8006974 <__aeabi_i2f>
 801a260:	f84b 0025 	str.w	r0, [fp, r5, lsl #2]
 801a264:	3501      	adds	r5, #1
 801a266:	e76f      	b.n	801a148 <__kernel_rem_pio2f+0x54>
 801a268:	4650      	mov	r0, sl
 801a26a:	e7f9      	b.n	801a260 <__kernel_rem_pio2f+0x16c>
 801a26c:	9b05      	ldr	r3, [sp, #20]
 801a26e:	f8da 1000 	ldr.w	r1, [sl]
 801a272:	f853 0029 	ldr.w	r0, [r3, r9, lsl #2]
 801a276:	f7ec fbd1 	bl	8006a1c <__aeabi_fmul>
 801a27a:	4601      	mov	r1, r0
 801a27c:	4630      	mov	r0, r6
 801a27e:	f7ec fac5 	bl	800680c <__addsf3>
 801a282:	4606      	mov	r6, r0
 801a284:	f109 0901 	add.w	r9, r9, #1
 801a288:	ab46      	add	r3, sp, #280	; 0x118
 801a28a:	9a03      	ldr	r2, [sp, #12]
 801a28c:	f1aa 0a04 	sub.w	sl, sl, #4
 801a290:	4591      	cmp	r9, r2
 801a292:	ddeb      	ble.n	801a26c <__kernel_rem_pio2f+0x178>
 801a294:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801a298:	3504      	adds	r5, #4
 801a29a:	f108 0801 	add.w	r8, r8, #1
 801a29e:	e75f      	b.n	801a160 <__kernel_rem_pio2f+0x6c>
 801a2a0:	46aa      	mov	sl, r5
 801a2a2:	465e      	mov	r6, fp
 801a2a4:	f04f 0900 	mov.w	r9, #0
 801a2a8:	e7ef      	b.n	801a28a <__kernel_rem_pio2f+0x196>
 801a2aa:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 801a2ae:	4620      	mov	r0, r4
 801a2b0:	f7ec fbb4 	bl	8006a1c <__aeabi_fmul>
 801a2b4:	f7ec fd8e 	bl	8006dd4 <__aeabi_f2iz>
 801a2b8:	f7ec fb5c 	bl	8006974 <__aeabi_i2f>
 801a2bc:	4649      	mov	r1, r9
 801a2be:	9009      	str	r0, [sp, #36]	; 0x24
 801a2c0:	f7ec fbac 	bl	8006a1c <__aeabi_fmul>
 801a2c4:	4601      	mov	r1, r0
 801a2c6:	4620      	mov	r0, r4
 801a2c8:	f7ec fa9e 	bl	8006808 <__aeabi_fsub>
 801a2cc:	f7ec fd82 	bl	8006dd4 <__aeabi_f2iz>
 801a2d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a2d2:	f10b 3bff 	add.w	fp, fp, #4294967295
 801a2d6:	f846 0b04 	str.w	r0, [r6], #4
 801a2da:	f85a 102b 	ldr.w	r1, [sl, fp, lsl #2]
 801a2de:	4618      	mov	r0, r3
 801a2e0:	f7ec fa94 	bl	800680c <__addsf3>
 801a2e4:	4604      	mov	r4, r0
 801a2e6:	e756      	b.n	801a196 <__kernel_rem_pio2f+0xa2>
 801a2e8:	d106      	bne.n	801a2f8 <__kernel_rem_pio2f+0x204>
 801a2ea:	f108 33ff 	add.w	r3, r8, #4294967295
 801a2ee:	aa0a      	add	r2, sp, #40	; 0x28
 801a2f0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801a2f4:	1224      	asrs	r4, r4, #8
 801a2f6:	e785      	b.n	801a204 <__kernel_rem_pio2f+0x110>
 801a2f8:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 801a2fc:	f7ec fd40 	bl	8006d80 <__aeabi_fcmpge>
 801a300:	4604      	mov	r4, r0
 801a302:	2800      	cmp	r0, #0
 801a304:	d134      	bne.n	801a370 <__kernel_rem_pio2f+0x27c>
 801a306:	2100      	movs	r1, #0
 801a308:	4648      	mov	r0, r9
 801a30a:	f7ec fd1b 	bl	8006d44 <__aeabi_fcmpeq>
 801a30e:	2800      	cmp	r0, #0
 801a310:	f000 809a 	beq.w	801a448 <__kernel_rem_pio2f+0x354>
 801a314:	f108 35ff 	add.w	r5, r8, #4294967295
 801a318:	462b      	mov	r3, r5
 801a31a:	2200      	movs	r2, #0
 801a31c:	9901      	ldr	r1, [sp, #4]
 801a31e:	428b      	cmp	r3, r1
 801a320:	da4d      	bge.n	801a3be <__kernel_rem_pio2f+0x2ca>
 801a322:	2a00      	cmp	r2, #0
 801a324:	d07c      	beq.n	801a420 <__kernel_rem_pio2f+0x32c>
 801a326:	ab0a      	add	r3, sp, #40	; 0x28
 801a328:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 801a32c:	3f08      	subs	r7, #8
 801a32e:	2b00      	cmp	r3, #0
 801a330:	f000 8088 	beq.w	801a444 <__kernel_rem_pio2f+0x350>
 801a334:	4639      	mov	r1, r7
 801a336:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 801a33a:	f000 fbe9 	bl	801ab10 <scalbnf>
 801a33e:	46aa      	mov	sl, r5
 801a340:	4681      	mov	r9, r0
 801a342:	f04f 586e 	mov.w	r8, #998244352	; 0x3b800000
 801a346:	af46      	add	r7, sp, #280	; 0x118
 801a348:	f1ba 0f00 	cmp.w	sl, #0
 801a34c:	f280 80b1 	bge.w	801a4b2 <__kernel_rem_pio2f+0x3be>
 801a350:	46a9      	mov	r9, r5
 801a352:	f04f 0a00 	mov.w	sl, #0
 801a356:	2200      	movs	r2, #0
 801a358:	f1b9 0f00 	cmp.w	r9, #0
 801a35c:	f2c0 80db 	blt.w	801a516 <__kernel_rem_pio2f+0x422>
 801a360:	a946      	add	r1, sp, #280	; 0x118
 801a362:	4617      	mov	r7, r2
 801a364:	f04f 0800 	mov.w	r8, #0
 801a368:	4b2c      	ldr	r3, [pc, #176]	; (801a41c <__kernel_rem_pio2f+0x328>)
 801a36a:	eb01 0b89 	add.w	fp, r1, r9, lsl #2
 801a36e:	e0c3      	b.n	801a4f8 <__kernel_rem_pio2f+0x404>
 801a370:	2402      	movs	r4, #2
 801a372:	e749      	b.n	801a208 <__kernel_rem_pio2f+0x114>
 801a374:	682b      	ldr	r3, [r5, #0]
 801a376:	f1ba 0f00 	cmp.w	sl, #0
 801a37a:	d108      	bne.n	801a38e <__kernel_rem_pio2f+0x29a>
 801a37c:	b11b      	cbz	r3, 801a386 <__kernel_rem_pio2f+0x292>
 801a37e:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 801a382:	602b      	str	r3, [r5, #0]
 801a384:	2301      	movs	r3, #1
 801a386:	469a      	mov	sl, r3
 801a388:	3201      	adds	r2, #1
 801a38a:	3504      	adds	r5, #4
 801a38c:	e73f      	b.n	801a20e <__kernel_rem_pio2f+0x11a>
 801a38e:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 801a392:	602b      	str	r3, [r5, #0]
 801a394:	4653      	mov	r3, sl
 801a396:	e7f6      	b.n	801a386 <__kernel_rem_pio2f+0x292>
 801a398:	f108 32ff 	add.w	r2, r8, #4294967295
 801a39c:	ab0a      	add	r3, sp, #40	; 0x28
 801a39e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a3a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801a3a6:	a90a      	add	r1, sp, #40	; 0x28
 801a3a8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801a3ac:	e73a      	b.n	801a224 <__kernel_rem_pio2f+0x130>
 801a3ae:	f108 32ff 	add.w	r2, r8, #4294967295
 801a3b2:	ab0a      	add	r3, sp, #40	; 0x28
 801a3b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a3b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 801a3bc:	e7f3      	b.n	801a3a6 <__kernel_rem_pio2f+0x2b2>
 801a3be:	a90a      	add	r1, sp, #40	; 0x28
 801a3c0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801a3c4:	3b01      	subs	r3, #1
 801a3c6:	430a      	orrs	r2, r1
 801a3c8:	e7a8      	b.n	801a31c <__kernel_rem_pio2f+0x228>
 801a3ca:	3301      	adds	r3, #1
 801a3cc:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 801a3d0:	2900      	cmp	r1, #0
 801a3d2:	d0fa      	beq.n	801a3ca <__kernel_rem_pio2f+0x2d6>
 801a3d4:	9a04      	ldr	r2, [sp, #16]
 801a3d6:	f108 0501 	add.w	r5, r8, #1
 801a3da:	eb08 0402 	add.w	r4, r8, r2
 801a3de:	aa1e      	add	r2, sp, #120	; 0x78
 801a3e0:	eb02 0484 	add.w	r4, r2, r4, lsl #2
 801a3e4:	4498      	add	r8, r3
 801a3e6:	f50d 798c 	add.w	r9, sp, #280	; 0x118
 801a3ea:	45a8      	cmp	r8, r5
 801a3ec:	f6ff aec7 	blt.w	801a17e <__kernel_rem_pio2f+0x8a>
 801a3f0:	9b07      	ldr	r3, [sp, #28]
 801a3f2:	46a3      	mov	fp, r4
 801a3f4:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801a3f8:	f7ec fabc 	bl	8006974 <__aeabi_i2f>
 801a3fc:	f04f 0a00 	mov.w	sl, #0
 801a400:	2600      	movs	r6, #0
 801a402:	f84b 0b04 	str.w	r0, [fp], #4
 801a406:	9b03      	ldr	r3, [sp, #12]
 801a408:	459a      	cmp	sl, r3
 801a40a:	dd0c      	ble.n	801a426 <__kernel_rem_pio2f+0x332>
 801a40c:	f849 6025 	str.w	r6, [r9, r5, lsl #2]
 801a410:	465c      	mov	r4, fp
 801a412:	3501      	adds	r5, #1
 801a414:	e7e9      	b.n	801a3ea <__kernel_rem_pio2f+0x2f6>
 801a416:	bf00      	nop
 801a418:	0801cdb4 	.word	0x0801cdb4
 801a41c:	0801cd88 	.word	0x0801cd88
 801a420:	2301      	movs	r3, #1
 801a422:	9a08      	ldr	r2, [sp, #32]
 801a424:	e7d2      	b.n	801a3cc <__kernel_rem_pio2f+0x2d8>
 801a426:	9b05      	ldr	r3, [sp, #20]
 801a428:	f854 0904 	ldr.w	r0, [r4], #-4
 801a42c:	f853 102a 	ldr.w	r1, [r3, sl, lsl #2]
 801a430:	f7ec faf4 	bl	8006a1c <__aeabi_fmul>
 801a434:	4601      	mov	r1, r0
 801a436:	4630      	mov	r0, r6
 801a438:	f7ec f9e8 	bl	800680c <__addsf3>
 801a43c:	f10a 0a01 	add.w	sl, sl, #1
 801a440:	4606      	mov	r6, r0
 801a442:	e7e0      	b.n	801a406 <__kernel_rem_pio2f+0x312>
 801a444:	3d01      	subs	r5, #1
 801a446:	e76e      	b.n	801a326 <__kernel_rem_pio2f+0x232>
 801a448:	9b06      	ldr	r3, [sp, #24]
 801a44a:	9a02      	ldr	r2, [sp, #8]
 801a44c:	4648      	mov	r0, r9
 801a44e:	1a99      	subs	r1, r3, r2
 801a450:	f000 fb5e 	bl	801ab10 <scalbnf>
 801a454:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 801a458:	4605      	mov	r5, r0
 801a45a:	f7ec fc91 	bl	8006d80 <__aeabi_fcmpge>
 801a45e:	b300      	cbz	r0, 801a4a2 <__kernel_rem_pio2f+0x3ae>
 801a460:	f04f 516e 	mov.w	r1, #998244352	; 0x3b800000
 801a464:	4628      	mov	r0, r5
 801a466:	f7ec fad9 	bl	8006a1c <__aeabi_fmul>
 801a46a:	f7ec fcb3 	bl	8006dd4 <__aeabi_f2iz>
 801a46e:	f7ec fa81 	bl	8006974 <__aeabi_i2f>
 801a472:	f04f 4187 	mov.w	r1, #1132462080	; 0x43800000
 801a476:	4681      	mov	r9, r0
 801a478:	f7ec fad0 	bl	8006a1c <__aeabi_fmul>
 801a47c:	4601      	mov	r1, r0
 801a47e:	4628      	mov	r0, r5
 801a480:	f7ec f9c2 	bl	8006808 <__aeabi_fsub>
 801a484:	f7ec fca6 	bl	8006dd4 <__aeabi_f2iz>
 801a488:	ab0a      	add	r3, sp, #40	; 0x28
 801a48a:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801a48e:	4648      	mov	r0, r9
 801a490:	f7ec fca0 	bl	8006dd4 <__aeabi_f2iz>
 801a494:	f108 0501 	add.w	r5, r8, #1
 801a498:	ab0a      	add	r3, sp, #40	; 0x28
 801a49a:	3708      	adds	r7, #8
 801a49c:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 801a4a0:	e748      	b.n	801a334 <__kernel_rem_pio2f+0x240>
 801a4a2:	4628      	mov	r0, r5
 801a4a4:	f7ec fc96 	bl	8006dd4 <__aeabi_f2iz>
 801a4a8:	ab0a      	add	r3, sp, #40	; 0x28
 801a4aa:	4645      	mov	r5, r8
 801a4ac:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801a4b0:	e740      	b.n	801a334 <__kernel_rem_pio2f+0x240>
 801a4b2:	ab0a      	add	r3, sp, #40	; 0x28
 801a4b4:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 801a4b8:	f7ec fa5c 	bl	8006974 <__aeabi_i2f>
 801a4bc:	4649      	mov	r1, r9
 801a4be:	f7ec faad 	bl	8006a1c <__aeabi_fmul>
 801a4c2:	4641      	mov	r1, r8
 801a4c4:	f847 002a 	str.w	r0, [r7, sl, lsl #2]
 801a4c8:	4648      	mov	r0, r9
 801a4ca:	f7ec faa7 	bl	8006a1c <__aeabi_fmul>
 801a4ce:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a4d2:	4681      	mov	r9, r0
 801a4d4:	e738      	b.n	801a348 <__kernel_rem_pio2f+0x254>
 801a4d6:	f853 0b04 	ldr.w	r0, [r3], #4
 801a4da:	f85b 1b04 	ldr.w	r1, [fp], #4
 801a4de:	9203      	str	r2, [sp, #12]
 801a4e0:	9302      	str	r3, [sp, #8]
 801a4e2:	f7ec fa9b 	bl	8006a1c <__aeabi_fmul>
 801a4e6:	4601      	mov	r1, r0
 801a4e8:	4638      	mov	r0, r7
 801a4ea:	f7ec f98f 	bl	800680c <__addsf3>
 801a4ee:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801a4f2:	4607      	mov	r7, r0
 801a4f4:	f108 0801 	add.w	r8, r8, #1
 801a4f8:	9901      	ldr	r1, [sp, #4]
 801a4fa:	4588      	cmp	r8, r1
 801a4fc:	dc01      	bgt.n	801a502 <__kernel_rem_pio2f+0x40e>
 801a4fe:	45c2      	cmp	sl, r8
 801a500:	dae9      	bge.n	801a4d6 <__kernel_rem_pio2f+0x3e2>
 801a502:	ab5a      	add	r3, sp, #360	; 0x168
 801a504:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 801a508:	f843 7ca0 	str.w	r7, [r3, #-160]
 801a50c:	f109 39ff 	add.w	r9, r9, #4294967295
 801a510:	f10a 0a01 	add.w	sl, sl, #1
 801a514:	e720      	b.n	801a358 <__kernel_rem_pio2f+0x264>
 801a516:	9b64      	ldr	r3, [sp, #400]	; 0x190
 801a518:	2b02      	cmp	r3, #2
 801a51a:	dc07      	bgt.n	801a52c <__kernel_rem_pio2f+0x438>
 801a51c:	2b00      	cmp	r3, #0
 801a51e:	dc4d      	bgt.n	801a5bc <__kernel_rem_pio2f+0x4c8>
 801a520:	d02e      	beq.n	801a580 <__kernel_rem_pio2f+0x48c>
 801a522:	f006 0007 	and.w	r0, r6, #7
 801a526:	b05b      	add	sp, #364	; 0x16c
 801a528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a52c:	9b64      	ldr	r3, [sp, #400]	; 0x190
 801a52e:	2b03      	cmp	r3, #3
 801a530:	d1f7      	bne.n	801a522 <__kernel_rem_pio2f+0x42e>
 801a532:	f10d 0bc8 	add.w	fp, sp, #200	; 0xc8
 801a536:	eb0b 0785 	add.w	r7, fp, r5, lsl #2
 801a53a:	46b8      	mov	r8, r7
 801a53c:	46aa      	mov	sl, r5
 801a53e:	f1ba 0f00 	cmp.w	sl, #0
 801a542:	dc48      	bgt.n	801a5d6 <__kernel_rem_pio2f+0x4e2>
 801a544:	46a9      	mov	r9, r5
 801a546:	f1b9 0f01 	cmp.w	r9, #1
 801a54a:	dc5f      	bgt.n	801a60c <__kernel_rem_pio2f+0x518>
 801a54c:	2000      	movs	r0, #0
 801a54e:	2d01      	cmp	r5, #1
 801a550:	dc75      	bgt.n	801a63e <__kernel_rem_pio2f+0x54a>
 801a552:	9a32      	ldr	r2, [sp, #200]	; 0xc8
 801a554:	9b33      	ldr	r3, [sp, #204]	; 0xcc
 801a556:	2c00      	cmp	r4, #0
 801a558:	d177      	bne.n	801a64a <__kernel_rem_pio2f+0x556>
 801a55a:	9900      	ldr	r1, [sp, #0]
 801a55c:	600a      	str	r2, [r1, #0]
 801a55e:	460a      	mov	r2, r1
 801a560:	604b      	str	r3, [r1, #4]
 801a562:	6090      	str	r0, [r2, #8]
 801a564:	e7dd      	b.n	801a522 <__kernel_rem_pio2f+0x42e>
 801a566:	f857 1025 	ldr.w	r1, [r7, r5, lsl #2]
 801a56a:	f7ec f94f 	bl	800680c <__addsf3>
 801a56e:	3d01      	subs	r5, #1
 801a570:	2d00      	cmp	r5, #0
 801a572:	daf8      	bge.n	801a566 <__kernel_rem_pio2f+0x472>
 801a574:	b10c      	cbz	r4, 801a57a <__kernel_rem_pio2f+0x486>
 801a576:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 801a57a:	9b00      	ldr	r3, [sp, #0]
 801a57c:	6018      	str	r0, [r3, #0]
 801a57e:	e7d0      	b.n	801a522 <__kernel_rem_pio2f+0x42e>
 801a580:	2000      	movs	r0, #0
 801a582:	af32      	add	r7, sp, #200	; 0xc8
 801a584:	e7f4      	b.n	801a570 <__kernel_rem_pio2f+0x47c>
 801a586:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 801a58a:	f7ec f93f 	bl	800680c <__addsf3>
 801a58e:	3f01      	subs	r7, #1
 801a590:	2f00      	cmp	r7, #0
 801a592:	daf8      	bge.n	801a586 <__kernel_rem_pio2f+0x492>
 801a594:	b1bc      	cbz	r4, 801a5c6 <__kernel_rem_pio2f+0x4d2>
 801a596:	f100 4300 	add.w	r3, r0, #2147483648	; 0x80000000
 801a59a:	9a00      	ldr	r2, [sp, #0]
 801a59c:	4601      	mov	r1, r0
 801a59e:	6013      	str	r3, [r2, #0]
 801a5a0:	9832      	ldr	r0, [sp, #200]	; 0xc8
 801a5a2:	f7ec f931 	bl	8006808 <__aeabi_fsub>
 801a5a6:	2701      	movs	r7, #1
 801a5a8:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 801a5ac:	42bd      	cmp	r5, r7
 801a5ae:	da0c      	bge.n	801a5ca <__kernel_rem_pio2f+0x4d6>
 801a5b0:	b10c      	cbz	r4, 801a5b6 <__kernel_rem_pio2f+0x4c2>
 801a5b2:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 801a5b6:	9b00      	ldr	r3, [sp, #0]
 801a5b8:	6058      	str	r0, [r3, #4]
 801a5ba:	e7b2      	b.n	801a522 <__kernel_rem_pio2f+0x42e>
 801a5bc:	462f      	mov	r7, r5
 801a5be:	2000      	movs	r0, #0
 801a5c0:	f10d 08c8 	add.w	r8, sp, #200	; 0xc8
 801a5c4:	e7e4      	b.n	801a590 <__kernel_rem_pio2f+0x49c>
 801a5c6:	4603      	mov	r3, r0
 801a5c8:	e7e7      	b.n	801a59a <__kernel_rem_pio2f+0x4a6>
 801a5ca:	f858 1027 	ldr.w	r1, [r8, r7, lsl #2]
 801a5ce:	f7ec f91d 	bl	800680c <__addsf3>
 801a5d2:	3701      	adds	r7, #1
 801a5d4:	e7ea      	b.n	801a5ac <__kernel_rem_pio2f+0x4b8>
 801a5d6:	f8d8 3000 	ldr.w	r3, [r8]
 801a5da:	f858 2c04 	ldr.w	r2, [r8, #-4]
 801a5de:	4619      	mov	r1, r3
 801a5e0:	4610      	mov	r0, r2
 801a5e2:	9302      	str	r3, [sp, #8]
 801a5e4:	9201      	str	r2, [sp, #4]
 801a5e6:	f7ec f911 	bl	800680c <__addsf3>
 801a5ea:	9a01      	ldr	r2, [sp, #4]
 801a5ec:	4601      	mov	r1, r0
 801a5ee:	4681      	mov	r9, r0
 801a5f0:	4610      	mov	r0, r2
 801a5f2:	f7ec f909 	bl	8006808 <__aeabi_fsub>
 801a5f6:	9b02      	ldr	r3, [sp, #8]
 801a5f8:	f10a 3aff 	add.w	sl, sl, #4294967295
 801a5fc:	4619      	mov	r1, r3
 801a5fe:	f7ec f905 	bl	800680c <__addsf3>
 801a602:	f848 0904 	str.w	r0, [r8], #-4
 801a606:	f8c8 9000 	str.w	r9, [r8]
 801a60a:	e798      	b.n	801a53e <__kernel_rem_pio2f+0x44a>
 801a60c:	f857 3c04 	ldr.w	r3, [r7, #-4]
 801a610:	f8d7 a000 	ldr.w	sl, [r7]
 801a614:	4618      	mov	r0, r3
 801a616:	4651      	mov	r1, sl
 801a618:	9301      	str	r3, [sp, #4]
 801a61a:	f7ec f8f7 	bl	800680c <__addsf3>
 801a61e:	9b01      	ldr	r3, [sp, #4]
 801a620:	4601      	mov	r1, r0
 801a622:	4680      	mov	r8, r0
 801a624:	4618      	mov	r0, r3
 801a626:	f7ec f8ef 	bl	8006808 <__aeabi_fsub>
 801a62a:	4651      	mov	r1, sl
 801a62c:	f7ec f8ee 	bl	800680c <__addsf3>
 801a630:	f847 0904 	str.w	r0, [r7], #-4
 801a634:	f109 39ff 	add.w	r9, r9, #4294967295
 801a638:	f8c7 8000 	str.w	r8, [r7]
 801a63c:	e783      	b.n	801a546 <__kernel_rem_pio2f+0x452>
 801a63e:	f85b 1025 	ldr.w	r1, [fp, r5, lsl #2]
 801a642:	f7ec f8e3 	bl	800680c <__addsf3>
 801a646:	3d01      	subs	r5, #1
 801a648:	e781      	b.n	801a54e <__kernel_rem_pio2f+0x45a>
 801a64a:	9900      	ldr	r1, [sp, #0]
 801a64c:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
 801a650:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 801a654:	600a      	str	r2, [r1, #0]
 801a656:	604b      	str	r3, [r1, #4]
 801a658:	460a      	mov	r2, r1
 801a65a:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 801a65e:	e780      	b.n	801a562 <__kernel_rem_pio2f+0x46e>

0801a660 <__kernel_sinf>:
 801a660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a664:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 801a668:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 801a66c:	4604      	mov	r4, r0
 801a66e:	460f      	mov	r7, r1
 801a670:	4691      	mov	r9, r2
 801a672:	da03      	bge.n	801a67c <__kernel_sinf+0x1c>
 801a674:	f7ec fbae 	bl	8006dd4 <__aeabi_f2iz>
 801a678:	2800      	cmp	r0, #0
 801a67a:	d035      	beq.n	801a6e8 <__kernel_sinf+0x88>
 801a67c:	4621      	mov	r1, r4
 801a67e:	4620      	mov	r0, r4
 801a680:	f7ec f9cc 	bl	8006a1c <__aeabi_fmul>
 801a684:	4605      	mov	r5, r0
 801a686:	4601      	mov	r1, r0
 801a688:	4620      	mov	r0, r4
 801a68a:	f7ec f9c7 	bl	8006a1c <__aeabi_fmul>
 801a68e:	4929      	ldr	r1, [pc, #164]	; (801a734 <__kernel_sinf+0xd4>)
 801a690:	4606      	mov	r6, r0
 801a692:	4628      	mov	r0, r5
 801a694:	f7ec f9c2 	bl	8006a1c <__aeabi_fmul>
 801a698:	4927      	ldr	r1, [pc, #156]	; (801a738 <__kernel_sinf+0xd8>)
 801a69a:	f7ec f8b5 	bl	8006808 <__aeabi_fsub>
 801a69e:	4629      	mov	r1, r5
 801a6a0:	f7ec f9bc 	bl	8006a1c <__aeabi_fmul>
 801a6a4:	4925      	ldr	r1, [pc, #148]	; (801a73c <__kernel_sinf+0xdc>)
 801a6a6:	f7ec f8b1 	bl	800680c <__addsf3>
 801a6aa:	4629      	mov	r1, r5
 801a6ac:	f7ec f9b6 	bl	8006a1c <__aeabi_fmul>
 801a6b0:	4923      	ldr	r1, [pc, #140]	; (801a740 <__kernel_sinf+0xe0>)
 801a6b2:	f7ec f8a9 	bl	8006808 <__aeabi_fsub>
 801a6b6:	4629      	mov	r1, r5
 801a6b8:	f7ec f9b0 	bl	8006a1c <__aeabi_fmul>
 801a6bc:	4921      	ldr	r1, [pc, #132]	; (801a744 <__kernel_sinf+0xe4>)
 801a6be:	f7ec f8a5 	bl	800680c <__addsf3>
 801a6c2:	4680      	mov	r8, r0
 801a6c4:	f1b9 0f00 	cmp.w	r9, #0
 801a6c8:	d111      	bne.n	801a6ee <__kernel_sinf+0x8e>
 801a6ca:	4601      	mov	r1, r0
 801a6cc:	4628      	mov	r0, r5
 801a6ce:	f7ec f9a5 	bl	8006a1c <__aeabi_fmul>
 801a6d2:	491d      	ldr	r1, [pc, #116]	; (801a748 <__kernel_sinf+0xe8>)
 801a6d4:	f7ec f898 	bl	8006808 <__aeabi_fsub>
 801a6d8:	4631      	mov	r1, r6
 801a6da:	f7ec f99f 	bl	8006a1c <__aeabi_fmul>
 801a6de:	4601      	mov	r1, r0
 801a6e0:	4620      	mov	r0, r4
 801a6e2:	f7ec f893 	bl	800680c <__addsf3>
 801a6e6:	4604      	mov	r4, r0
 801a6e8:	4620      	mov	r0, r4
 801a6ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a6ee:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 801a6f2:	4638      	mov	r0, r7
 801a6f4:	f7ec f992 	bl	8006a1c <__aeabi_fmul>
 801a6f8:	4641      	mov	r1, r8
 801a6fa:	4681      	mov	r9, r0
 801a6fc:	4630      	mov	r0, r6
 801a6fe:	f7ec f98d 	bl	8006a1c <__aeabi_fmul>
 801a702:	4601      	mov	r1, r0
 801a704:	4648      	mov	r0, r9
 801a706:	f7ec f87f 	bl	8006808 <__aeabi_fsub>
 801a70a:	4629      	mov	r1, r5
 801a70c:	f7ec f986 	bl	8006a1c <__aeabi_fmul>
 801a710:	4639      	mov	r1, r7
 801a712:	f7ec f879 	bl	8006808 <__aeabi_fsub>
 801a716:	490c      	ldr	r1, [pc, #48]	; (801a748 <__kernel_sinf+0xe8>)
 801a718:	4605      	mov	r5, r0
 801a71a:	4630      	mov	r0, r6
 801a71c:	f7ec f97e 	bl	8006a1c <__aeabi_fmul>
 801a720:	4601      	mov	r1, r0
 801a722:	4628      	mov	r0, r5
 801a724:	f7ec f872 	bl	800680c <__addsf3>
 801a728:	4601      	mov	r1, r0
 801a72a:	4620      	mov	r0, r4
 801a72c:	f7ec f86c 	bl	8006808 <__aeabi_fsub>
 801a730:	e7d9      	b.n	801a6e6 <__kernel_sinf+0x86>
 801a732:	bf00      	nop
 801a734:	2f2ec9d3 	.word	0x2f2ec9d3
 801a738:	32d72f34 	.word	0x32d72f34
 801a73c:	3638ef1b 	.word	0x3638ef1b
 801a740:	39500d01 	.word	0x39500d01
 801a744:	3c088889 	.word	0x3c088889
 801a748:	3e2aaaab 	.word	0x3e2aaaab

0801a74c <nan>:
 801a74c:	2000      	movs	r0, #0
 801a74e:	4901      	ldr	r1, [pc, #4]	; (801a754 <nan+0x8>)
 801a750:	4770      	bx	lr
 801a752:	bf00      	nop
 801a754:	7ff80000 	.word	0x7ff80000

0801a758 <scalbn>:
 801a758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a75a:	f3c1 560a 	ubfx	r6, r1, #20, #11
 801a75e:	4604      	mov	r4, r0
 801a760:	460d      	mov	r5, r1
 801a762:	4617      	mov	r7, r2
 801a764:	460b      	mov	r3, r1
 801a766:	b996      	cbnz	r6, 801a78e <scalbn+0x36>
 801a768:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801a76c:	4303      	orrs	r3, r0
 801a76e:	d039      	beq.n	801a7e4 <scalbn+0x8c>
 801a770:	4b35      	ldr	r3, [pc, #212]	; (801a848 <scalbn+0xf0>)
 801a772:	2200      	movs	r2, #0
 801a774:	f7eb fcfc 	bl	8006170 <__aeabi_dmul>
 801a778:	4b34      	ldr	r3, [pc, #208]	; (801a84c <scalbn+0xf4>)
 801a77a:	4604      	mov	r4, r0
 801a77c:	429f      	cmp	r7, r3
 801a77e:	460d      	mov	r5, r1
 801a780:	da0f      	bge.n	801a7a2 <scalbn+0x4a>
 801a782:	a32d      	add	r3, pc, #180	; (adr r3, 801a838 <scalbn+0xe0>)
 801a784:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a788:	f7eb fcf2 	bl	8006170 <__aeabi_dmul>
 801a78c:	e006      	b.n	801a79c <scalbn+0x44>
 801a78e:	f240 72ff 	movw	r2, #2047	; 0x7ff
 801a792:	4296      	cmp	r6, r2
 801a794:	d10a      	bne.n	801a7ac <scalbn+0x54>
 801a796:	4602      	mov	r2, r0
 801a798:	f7eb fb34 	bl	8005e04 <__adddf3>
 801a79c:	4604      	mov	r4, r0
 801a79e:	460d      	mov	r5, r1
 801a7a0:	e020      	b.n	801a7e4 <scalbn+0x8c>
 801a7a2:	460b      	mov	r3, r1
 801a7a4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801a7a8:	f1a1 0636 	sub.w	r6, r1, #54	; 0x36
 801a7ac:	f240 72fe 	movw	r2, #2046	; 0x7fe
 801a7b0:	19b9      	adds	r1, r7, r6
 801a7b2:	4291      	cmp	r1, r2
 801a7b4:	dd0e      	ble.n	801a7d4 <scalbn+0x7c>
 801a7b6:	a322      	add	r3, pc, #136	; (adr r3, 801a840 <scalbn+0xe8>)
 801a7b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a7bc:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 801a7c0:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 801a7c4:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 801a7c8:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 801a7cc:	4820      	ldr	r0, [pc, #128]	; (801a850 <scalbn+0xf8>)
 801a7ce:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 801a7d2:	e7d9      	b.n	801a788 <scalbn+0x30>
 801a7d4:	2900      	cmp	r1, #0
 801a7d6:	dd08      	ble.n	801a7ea <scalbn+0x92>
 801a7d8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801a7dc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801a7e0:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 801a7e4:	4620      	mov	r0, r4
 801a7e6:	4629      	mov	r1, r5
 801a7e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801a7ea:	f111 0f35 	cmn.w	r1, #53	; 0x35
 801a7ee:	da16      	bge.n	801a81e <scalbn+0xc6>
 801a7f0:	f24c 3350 	movw	r3, #50000	; 0xc350
 801a7f4:	429f      	cmp	r7, r3
 801a7f6:	ea4f 73d5 	mov.w	r3, r5, lsr #31
 801a7fa:	dd08      	ble.n	801a80e <scalbn+0xb6>
 801a7fc:	4c15      	ldr	r4, [pc, #84]	; (801a854 <scalbn+0xfc>)
 801a7fe:	4814      	ldr	r0, [pc, #80]	; (801a850 <scalbn+0xf8>)
 801a800:	f363 74df 	bfi	r4, r3, #31, #1
 801a804:	a30e      	add	r3, pc, #56	; (adr r3, 801a840 <scalbn+0xe8>)
 801a806:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a80a:	4621      	mov	r1, r4
 801a80c:	e7bc      	b.n	801a788 <scalbn+0x30>
 801a80e:	4c12      	ldr	r4, [pc, #72]	; (801a858 <scalbn+0x100>)
 801a810:	4812      	ldr	r0, [pc, #72]	; (801a85c <scalbn+0x104>)
 801a812:	f363 74df 	bfi	r4, r3, #31, #1
 801a816:	a308      	add	r3, pc, #32	; (adr r3, 801a838 <scalbn+0xe0>)
 801a818:	e9d3 2300 	ldrd	r2, r3, [r3]
 801a81c:	e7f5      	b.n	801a80a <scalbn+0xb2>
 801a81e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 801a822:	3136      	adds	r1, #54	; 0x36
 801a824:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801a828:	ea43 5501 	orr.w	r5, r3, r1, lsl #20
 801a82c:	4620      	mov	r0, r4
 801a82e:	4629      	mov	r1, r5
 801a830:	2200      	movs	r2, #0
 801a832:	4b0b      	ldr	r3, [pc, #44]	; (801a860 <scalbn+0x108>)
 801a834:	e7a8      	b.n	801a788 <scalbn+0x30>
 801a836:	bf00      	nop
 801a838:	c2f8f359 	.word	0xc2f8f359
 801a83c:	01a56e1f 	.word	0x01a56e1f
 801a840:	8800759c 	.word	0x8800759c
 801a844:	7e37e43c 	.word	0x7e37e43c
 801a848:	43500000 	.word	0x43500000
 801a84c:	ffff3cb0 	.word	0xffff3cb0
 801a850:	8800759c 	.word	0x8800759c
 801a854:	7e37e43c 	.word	0x7e37e43c
 801a858:	01a56e1f 	.word	0x01a56e1f
 801a85c:	c2f8f359 	.word	0xc2f8f359
 801a860:	3c900000 	.word	0x3c900000

0801a864 <atanf>:
 801a864:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a868:	f020 4500 	bic.w	r5, r0, #2147483648	; 0x80000000
 801a86c:	f1b5 4fa1 	cmp.w	r5, #1350565888	; 0x50800000
 801a870:	4604      	mov	r4, r0
 801a872:	4680      	mov	r8, r0
 801a874:	db0e      	blt.n	801a894 <atanf+0x30>
 801a876:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 801a87a:	dd04      	ble.n	801a886 <atanf+0x22>
 801a87c:	4601      	mov	r1, r0
 801a87e:	f7eb ffc5 	bl	800680c <__addsf3>
 801a882:	4604      	mov	r4, r0
 801a884:	e003      	b.n	801a88e <atanf+0x2a>
 801a886:	2800      	cmp	r0, #0
 801a888:	f300 80ce 	bgt.w	801aa28 <atanf+0x1c4>
 801a88c:	4c67      	ldr	r4, [pc, #412]	; (801aa2c <atanf+0x1c8>)
 801a88e:	4620      	mov	r0, r4
 801a890:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a894:	4b66      	ldr	r3, [pc, #408]	; (801aa30 <atanf+0x1cc>)
 801a896:	429d      	cmp	r5, r3
 801a898:	dc0e      	bgt.n	801a8b8 <atanf+0x54>
 801a89a:	f1b5 5f44 	cmp.w	r5, #822083584	; 0x31000000
 801a89e:	da08      	bge.n	801a8b2 <atanf+0x4e>
 801a8a0:	4964      	ldr	r1, [pc, #400]	; (801aa34 <atanf+0x1d0>)
 801a8a2:	f7eb ffb3 	bl	800680c <__addsf3>
 801a8a6:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 801a8aa:	f7ec fa73 	bl	8006d94 <__aeabi_fcmpgt>
 801a8ae:	2800      	cmp	r0, #0
 801a8b0:	d1ed      	bne.n	801a88e <atanf+0x2a>
 801a8b2:	f04f 36ff 	mov.w	r6, #4294967295
 801a8b6:	e01c      	b.n	801a8f2 <atanf+0x8e>
 801a8b8:	f000 f8e0 	bl	801aa7c <fabsf>
 801a8bc:	4b5e      	ldr	r3, [pc, #376]	; (801aa38 <atanf+0x1d4>)
 801a8be:	4604      	mov	r4, r0
 801a8c0:	429d      	cmp	r5, r3
 801a8c2:	dc7c      	bgt.n	801a9be <atanf+0x15a>
 801a8c4:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 801a8c8:	429d      	cmp	r5, r3
 801a8ca:	dc67      	bgt.n	801a99c <atanf+0x138>
 801a8cc:	4601      	mov	r1, r0
 801a8ce:	f7eb ff9d 	bl	800680c <__addsf3>
 801a8d2:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 801a8d6:	f7eb ff97 	bl	8006808 <__aeabi_fsub>
 801a8da:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 801a8de:	4605      	mov	r5, r0
 801a8e0:	4620      	mov	r0, r4
 801a8e2:	f7eb ff93 	bl	800680c <__addsf3>
 801a8e6:	4601      	mov	r1, r0
 801a8e8:	4628      	mov	r0, r5
 801a8ea:	f7ec f94b 	bl	8006b84 <__aeabi_fdiv>
 801a8ee:	2600      	movs	r6, #0
 801a8f0:	4604      	mov	r4, r0
 801a8f2:	4621      	mov	r1, r4
 801a8f4:	4620      	mov	r0, r4
 801a8f6:	f7ec f891 	bl	8006a1c <__aeabi_fmul>
 801a8fa:	4601      	mov	r1, r0
 801a8fc:	4607      	mov	r7, r0
 801a8fe:	f7ec f88d 	bl	8006a1c <__aeabi_fmul>
 801a902:	4605      	mov	r5, r0
 801a904:	494d      	ldr	r1, [pc, #308]	; (801aa3c <atanf+0x1d8>)
 801a906:	f7ec f889 	bl	8006a1c <__aeabi_fmul>
 801a90a:	494d      	ldr	r1, [pc, #308]	; (801aa40 <atanf+0x1dc>)
 801a90c:	f7eb ff7e 	bl	800680c <__addsf3>
 801a910:	4629      	mov	r1, r5
 801a912:	f7ec f883 	bl	8006a1c <__aeabi_fmul>
 801a916:	494b      	ldr	r1, [pc, #300]	; (801aa44 <atanf+0x1e0>)
 801a918:	f7eb ff78 	bl	800680c <__addsf3>
 801a91c:	4629      	mov	r1, r5
 801a91e:	f7ec f87d 	bl	8006a1c <__aeabi_fmul>
 801a922:	4949      	ldr	r1, [pc, #292]	; (801aa48 <atanf+0x1e4>)
 801a924:	f7eb ff72 	bl	800680c <__addsf3>
 801a928:	4629      	mov	r1, r5
 801a92a:	f7ec f877 	bl	8006a1c <__aeabi_fmul>
 801a92e:	4947      	ldr	r1, [pc, #284]	; (801aa4c <atanf+0x1e8>)
 801a930:	f7eb ff6c 	bl	800680c <__addsf3>
 801a934:	4629      	mov	r1, r5
 801a936:	f7ec f871 	bl	8006a1c <__aeabi_fmul>
 801a93a:	4945      	ldr	r1, [pc, #276]	; (801aa50 <atanf+0x1ec>)
 801a93c:	f7eb ff66 	bl	800680c <__addsf3>
 801a940:	4639      	mov	r1, r7
 801a942:	f7ec f86b 	bl	8006a1c <__aeabi_fmul>
 801a946:	4943      	ldr	r1, [pc, #268]	; (801aa54 <atanf+0x1f0>)
 801a948:	4607      	mov	r7, r0
 801a94a:	4628      	mov	r0, r5
 801a94c:	f7ec f866 	bl	8006a1c <__aeabi_fmul>
 801a950:	4941      	ldr	r1, [pc, #260]	; (801aa58 <atanf+0x1f4>)
 801a952:	f7eb ff59 	bl	8006808 <__aeabi_fsub>
 801a956:	4629      	mov	r1, r5
 801a958:	f7ec f860 	bl	8006a1c <__aeabi_fmul>
 801a95c:	493f      	ldr	r1, [pc, #252]	; (801aa5c <atanf+0x1f8>)
 801a95e:	f7eb ff53 	bl	8006808 <__aeabi_fsub>
 801a962:	4629      	mov	r1, r5
 801a964:	f7ec f85a 	bl	8006a1c <__aeabi_fmul>
 801a968:	493d      	ldr	r1, [pc, #244]	; (801aa60 <atanf+0x1fc>)
 801a96a:	f7eb ff4d 	bl	8006808 <__aeabi_fsub>
 801a96e:	4629      	mov	r1, r5
 801a970:	f7ec f854 	bl	8006a1c <__aeabi_fmul>
 801a974:	493b      	ldr	r1, [pc, #236]	; (801aa64 <atanf+0x200>)
 801a976:	f7eb ff47 	bl	8006808 <__aeabi_fsub>
 801a97a:	4629      	mov	r1, r5
 801a97c:	f7ec f84e 	bl	8006a1c <__aeabi_fmul>
 801a980:	4601      	mov	r1, r0
 801a982:	4638      	mov	r0, r7
 801a984:	f7eb ff42 	bl	800680c <__addsf3>
 801a988:	4621      	mov	r1, r4
 801a98a:	f7ec f847 	bl	8006a1c <__aeabi_fmul>
 801a98e:	1c73      	adds	r3, r6, #1
 801a990:	4601      	mov	r1, r0
 801a992:	d133      	bne.n	801a9fc <atanf+0x198>
 801a994:	4620      	mov	r0, r4
 801a996:	f7eb ff37 	bl	8006808 <__aeabi_fsub>
 801a99a:	e772      	b.n	801a882 <atanf+0x1e>
 801a99c:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 801a9a0:	f7eb ff32 	bl	8006808 <__aeabi_fsub>
 801a9a4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 801a9a8:	4605      	mov	r5, r0
 801a9aa:	4620      	mov	r0, r4
 801a9ac:	f7eb ff2e 	bl	800680c <__addsf3>
 801a9b0:	4601      	mov	r1, r0
 801a9b2:	4628      	mov	r0, r5
 801a9b4:	f7ec f8e6 	bl	8006b84 <__aeabi_fdiv>
 801a9b8:	2601      	movs	r6, #1
 801a9ba:	4604      	mov	r4, r0
 801a9bc:	e799      	b.n	801a8f2 <atanf+0x8e>
 801a9be:	4b2a      	ldr	r3, [pc, #168]	; (801aa68 <atanf+0x204>)
 801a9c0:	429d      	cmp	r5, r3
 801a9c2:	dc14      	bgt.n	801a9ee <atanf+0x18a>
 801a9c4:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 801a9c8:	f7eb ff1e 	bl	8006808 <__aeabi_fsub>
 801a9cc:	f04f 517f 	mov.w	r1, #1069547520	; 0x3fc00000
 801a9d0:	4605      	mov	r5, r0
 801a9d2:	4620      	mov	r0, r4
 801a9d4:	f7ec f822 	bl	8006a1c <__aeabi_fmul>
 801a9d8:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 801a9dc:	f7eb ff16 	bl	800680c <__addsf3>
 801a9e0:	4601      	mov	r1, r0
 801a9e2:	4628      	mov	r0, r5
 801a9e4:	f7ec f8ce 	bl	8006b84 <__aeabi_fdiv>
 801a9e8:	2602      	movs	r6, #2
 801a9ea:	4604      	mov	r4, r0
 801a9ec:	e781      	b.n	801a8f2 <atanf+0x8e>
 801a9ee:	4601      	mov	r1, r0
 801a9f0:	481e      	ldr	r0, [pc, #120]	; (801aa6c <atanf+0x208>)
 801a9f2:	f7ec f8c7 	bl	8006b84 <__aeabi_fdiv>
 801a9f6:	2603      	movs	r6, #3
 801a9f8:	4604      	mov	r4, r0
 801a9fa:	e77a      	b.n	801a8f2 <atanf+0x8e>
 801a9fc:	4b1c      	ldr	r3, [pc, #112]	; (801aa70 <atanf+0x20c>)
 801a9fe:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
 801aa02:	f7eb ff01 	bl	8006808 <__aeabi_fsub>
 801aa06:	4621      	mov	r1, r4
 801aa08:	f7eb fefe 	bl	8006808 <__aeabi_fsub>
 801aa0c:	4b19      	ldr	r3, [pc, #100]	; (801aa74 <atanf+0x210>)
 801aa0e:	4601      	mov	r1, r0
 801aa10:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801aa14:	f7eb fef8 	bl	8006808 <__aeabi_fsub>
 801aa18:	f1b8 0f00 	cmp.w	r8, #0
 801aa1c:	4604      	mov	r4, r0
 801aa1e:	f6bf af36 	bge.w	801a88e <atanf+0x2a>
 801aa22:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 801aa26:	e72c      	b.n	801a882 <atanf+0x1e>
 801aa28:	4c13      	ldr	r4, [pc, #76]	; (801aa78 <atanf+0x214>)
 801aa2a:	e730      	b.n	801a88e <atanf+0x2a>
 801aa2c:	bfc90fdb 	.word	0xbfc90fdb
 801aa30:	3edfffff 	.word	0x3edfffff
 801aa34:	7149f2ca 	.word	0x7149f2ca
 801aa38:	3f97ffff 	.word	0x3f97ffff
 801aa3c:	3c8569d7 	.word	0x3c8569d7
 801aa40:	3d4bda59 	.word	0x3d4bda59
 801aa44:	3d886b35 	.word	0x3d886b35
 801aa48:	3dba2e6e 	.word	0x3dba2e6e
 801aa4c:	3e124925 	.word	0x3e124925
 801aa50:	3eaaaaab 	.word	0x3eaaaaab
 801aa54:	bd15a221 	.word	0xbd15a221
 801aa58:	3d6ef16b 	.word	0x3d6ef16b
 801aa5c:	3d9d8795 	.word	0x3d9d8795
 801aa60:	3de38e38 	.word	0x3de38e38
 801aa64:	3e4ccccd 	.word	0x3e4ccccd
 801aa68:	401bffff 	.word	0x401bffff
 801aa6c:	bf800000 	.word	0xbf800000
 801aa70:	0801cdd0 	.word	0x0801cdd0
 801aa74:	0801cdc0 	.word	0x0801cdc0
 801aa78:	3fc90fdb 	.word	0x3fc90fdb

0801aa7c <fabsf>:
 801aa7c:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 801aa80:	4770      	bx	lr
	...

0801aa84 <floorf>:
 801aa84:	b570      	push	{r4, r5, r6, lr}
 801aa86:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 801aa8a:	3d7f      	subs	r5, #127	; 0x7f
 801aa8c:	2d16      	cmp	r5, #22
 801aa8e:	4601      	mov	r1, r0
 801aa90:	4604      	mov	r4, r0
 801aa92:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 801aa96:	dc26      	bgt.n	801aae6 <floorf+0x62>
 801aa98:	2d00      	cmp	r5, #0
 801aa9a:	da0e      	bge.n	801aaba <floorf+0x36>
 801aa9c:	4917      	ldr	r1, [pc, #92]	; (801aafc <floorf+0x78>)
 801aa9e:	f7eb feb5 	bl	800680c <__addsf3>
 801aaa2:	2100      	movs	r1, #0
 801aaa4:	f7ec f976 	bl	8006d94 <__aeabi_fcmpgt>
 801aaa8:	b128      	cbz	r0, 801aab6 <floorf+0x32>
 801aaaa:	2c00      	cmp	r4, #0
 801aaac:	da23      	bge.n	801aaf6 <floorf+0x72>
 801aaae:	4b14      	ldr	r3, [pc, #80]	; (801ab00 <floorf+0x7c>)
 801aab0:	2e00      	cmp	r6, #0
 801aab2:	bf18      	it	ne
 801aab4:	461c      	movne	r4, r3
 801aab6:	4621      	mov	r1, r4
 801aab8:	e01b      	b.n	801aaf2 <floorf+0x6e>
 801aaba:	4e12      	ldr	r6, [pc, #72]	; (801ab04 <floorf+0x80>)
 801aabc:	412e      	asrs	r6, r5
 801aabe:	4230      	tst	r0, r6
 801aac0:	d017      	beq.n	801aaf2 <floorf+0x6e>
 801aac2:	490e      	ldr	r1, [pc, #56]	; (801aafc <floorf+0x78>)
 801aac4:	f7eb fea2 	bl	800680c <__addsf3>
 801aac8:	2100      	movs	r1, #0
 801aaca:	f7ec f963 	bl	8006d94 <__aeabi_fcmpgt>
 801aace:	2800      	cmp	r0, #0
 801aad0:	d0f1      	beq.n	801aab6 <floorf+0x32>
 801aad2:	2c00      	cmp	r4, #0
 801aad4:	bfbe      	ittt	lt
 801aad6:	f44f 0300 	movlt.w	r3, #8388608	; 0x800000
 801aada:	fa43 f505 	asrlt.w	r5, r3, r5
 801aade:	1964      	addlt	r4, r4, r5
 801aae0:	ea24 0406 	bic.w	r4, r4, r6
 801aae4:	e7e7      	b.n	801aab6 <floorf+0x32>
 801aae6:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 801aaea:	d302      	bcc.n	801aaf2 <floorf+0x6e>
 801aaec:	f7eb fe8e 	bl	800680c <__addsf3>
 801aaf0:	4601      	mov	r1, r0
 801aaf2:	4608      	mov	r0, r1
 801aaf4:	bd70      	pop	{r4, r5, r6, pc}
 801aaf6:	2400      	movs	r4, #0
 801aaf8:	e7dd      	b.n	801aab6 <floorf+0x32>
 801aafa:	bf00      	nop
 801aafc:	7149f2ca 	.word	0x7149f2ca
 801ab00:	bf800000 	.word	0xbf800000
 801ab04:	007fffff 	.word	0x007fffff

0801ab08 <nanf>:
 801ab08:	4800      	ldr	r0, [pc, #0]	; (801ab0c <nanf+0x4>)
 801ab0a:	4770      	bx	lr
 801ab0c:	7fc00000 	.word	0x7fc00000

0801ab10 <scalbnf>:
 801ab10:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 801ab14:	b538      	push	{r3, r4, r5, lr}
 801ab16:	4603      	mov	r3, r0
 801ab18:	460d      	mov	r5, r1
 801ab1a:	4604      	mov	r4, r0
 801ab1c:	d02a      	beq.n	801ab74 <scalbnf+0x64>
 801ab1e:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 801ab22:	d304      	bcc.n	801ab2e <scalbnf+0x1e>
 801ab24:	4601      	mov	r1, r0
 801ab26:	f7eb fe71 	bl	800680c <__addsf3>
 801ab2a:	4603      	mov	r3, r0
 801ab2c:	e022      	b.n	801ab74 <scalbnf+0x64>
 801ab2e:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 801ab32:	d117      	bne.n	801ab64 <scalbnf+0x54>
 801ab34:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 801ab38:	f7eb ff70 	bl	8006a1c <__aeabi_fmul>
 801ab3c:	4a17      	ldr	r2, [pc, #92]	; (801ab9c <scalbnf+0x8c>)
 801ab3e:	4603      	mov	r3, r0
 801ab40:	4295      	cmp	r5, r2
 801ab42:	db0b      	blt.n	801ab5c <scalbnf+0x4c>
 801ab44:	4604      	mov	r4, r0
 801ab46:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 801ab4a:	3a19      	subs	r2, #25
 801ab4c:	442a      	add	r2, r5
 801ab4e:	2afe      	cmp	r2, #254	; 0xfe
 801ab50:	dd0a      	ble.n	801ab68 <scalbnf+0x58>
 801ab52:	4913      	ldr	r1, [pc, #76]	; (801aba0 <scalbnf+0x90>)
 801ab54:	4618      	mov	r0, r3
 801ab56:	f361 001e 	bfi	r0, r1, #0, #31
 801ab5a:	e000      	b.n	801ab5e <scalbnf+0x4e>
 801ab5c:	4911      	ldr	r1, [pc, #68]	; (801aba4 <scalbnf+0x94>)
 801ab5e:	f7eb ff5d 	bl	8006a1c <__aeabi_fmul>
 801ab62:	e7e2      	b.n	801ab2a <scalbnf+0x1a>
 801ab64:	0dd2      	lsrs	r2, r2, #23
 801ab66:	e7f1      	b.n	801ab4c <scalbnf+0x3c>
 801ab68:	2a00      	cmp	r2, #0
 801ab6a:	dd05      	ble.n	801ab78 <scalbnf+0x68>
 801ab6c:	f024 40ff 	bic.w	r0, r4, #2139095040	; 0x7f800000
 801ab70:	ea40 53c2 	orr.w	r3, r0, r2, lsl #23
 801ab74:	4618      	mov	r0, r3
 801ab76:	bd38      	pop	{r3, r4, r5, pc}
 801ab78:	f112 0f16 	cmn.w	r2, #22
 801ab7c:	da05      	bge.n	801ab8a <scalbnf+0x7a>
 801ab7e:	f24c 3250 	movw	r2, #50000	; 0xc350
 801ab82:	4295      	cmp	r5, r2
 801ab84:	dce5      	bgt.n	801ab52 <scalbnf+0x42>
 801ab86:	4907      	ldr	r1, [pc, #28]	; (801aba4 <scalbnf+0x94>)
 801ab88:	e7e4      	b.n	801ab54 <scalbnf+0x44>
 801ab8a:	3219      	adds	r2, #25
 801ab8c:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 801ab90:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 801ab94:	ea44 50c2 	orr.w	r0, r4, r2, lsl #23
 801ab98:	e7e1      	b.n	801ab5e <scalbnf+0x4e>
 801ab9a:	bf00      	nop
 801ab9c:	ffff3cb0 	.word	0xffff3cb0
 801aba0:	7149f2ca 	.word	0x7149f2ca
 801aba4:	0da24260 	.word	0x0da24260

0801aba8 <_init>:
 801aba8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801abaa:	bf00      	nop
 801abac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801abae:	bc08      	pop	{r3}
 801abb0:	469e      	mov	lr, r3
 801abb2:	4770      	bx	lr

0801abb4 <_fini>:
 801abb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801abb6:	bf00      	nop
 801abb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801abba:	bc08      	pop	{r3}
 801abbc:	469e      	mov	lr, r3
 801abbe:	4770      	bx	lr
