I 000051 55 2048          1417471619408 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417471619424 2014.12.01 17:06:59)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 61623760623663776064743a336662673766636661)
	(_entity
		(_time 1417471619381)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2048          1417472453566 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417472453567 2014.12.01 17:20:53)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bdbab4e8ebeabfabbcb8a8e6efbabebbebbabfbabd)
	(_entity
		(_time 1417471619380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2048          1417472465953 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417472465954 2014.12.01 17:21:05)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 14104512124316021511014f461317124213161314)
	(_entity
		(_time 1417471619380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2048          1417472481036 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417472481037 2014.12.01 17:21:21)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0a0a0f0d595d081c0b0f1f51580d090c5c0d080d0a)
	(_entity
		(_time 1417471619380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2919          1417472481229 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417472481230 2014.12.01 17:21:21)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c6c6c193c59195d0cdc0d59d93c0c3c1c4c390c0c0)
	(_entity
		(_time 1417472453576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2048          1417473332124 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473332125 2014.12.01 17:35:32)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9090919e92c79286919585cbc2979396c697929790)
	(_entity
		(_time 1417471619380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2919          1417473332132 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473332133 2014.12.01 17:35:32)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a0a0a3f7a5f7f3b6aba6b3fbf5a6a5a7a2a5f6a6a6)
	(_entity
		(_time 1417472453576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417473332180 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417473332181 2014.12.01 17:35:32)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cfcfcc9a9898cfda989add909bccc9ca99c9cdc8c6)
	(_entity
		(_time 1417473332177)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal PortIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal PortOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 2048          1417473614831 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473614832 2014.12.01 17:40:14)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code efbbeebdbbb8edf9eeeafab4bde8ece9b9e8ede8ef)
	(_entity
		(_time 1417471619380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2919          1417473614838 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473614839 2014.12.01 17:40:14)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code efbbecbcbcb8bcf9e4e9fcb4bae9eae8edeab9e9e9)
	(_entity
		(_time 1417472453576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2048          1417473626864 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473626865 2014.12.01 17:40:26)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code eebfeebcb9b9ecf8efebfbb5bce9ede8b8e9ece9ee)
	(_entity
		(_time 1417471619380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2919          1417473626873 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473626874 2014.12.01 17:40:26)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code eebfecbdbeb9bdf8e5e8fdb5bbe8ebe9ecebb8e8e8)
	(_entity
		(_time 1417472453576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417473626915 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417473626916 2014.12.01 17:40:26)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 1d4c1e1a484a1d084a480f42491e1b184b1b1f1a14)
	(_entity
		(_time 1417473614882)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 2048          1417473735508 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473735509 2014.12.01 17:42:15)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4f41464c1b184d594e4a5a141d484c4919484d484f)
	(_entity
		(_time 1417471619380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2919          1417473735515 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473735516 2014.12.01 17:42:15)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4f41444d1c181c5944495c141a494a484d4a194949)
	(_entity
		(_time 1417472453576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417473735557 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417473735558 2014.12.01 17:42:15)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7e70757f2a297e6b292b6c212a7d787b28787c7977)
	(_entity
		(_time 1417473614882)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
V 000051 55 2048          1417473740583 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473740584 2014.12.01 17:42:20)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 25737120227227332420307e772226237322272225)
	(_entity
		(_time 1417471619380)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
V 000051 55 2919          1417473740592 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417473740593 2014.12.01 17:42:20)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 25737321257276332e23367e702320222720732323)
	(_entity
		(_time 1417472453576)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
V 000051 55 2166          1417473740735 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417473740736 2014.12.01 17:42:20)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b2e4e4e6b1e5b2a7e5e7a0ede6b1b4b7e4b4b0b5bb)
	(_entity
		(_time 1417473614882)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 2048          1417474085450 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version va7)
	(_time 1417474085451 2014.12.01 17:48:05)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8d8c8b82dbda8f9b8c8898d6df8a8e8bdb8a8f8a8d)
	(_entity
		(_time 1417474085444)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2816          1417474085494 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417474085495 2014.12.01 17:48:05)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bcbdb8e8eaebefaab7baafe7e9bab9bbbeb9eababa)
	(_entity
		(_time 1417474085473)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417474085744 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417474085745 2014.12.01 17:48:05)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b6b7b3e2b1e1b6a3e1e3a4e9e2b5b0b3e0b0b4b1bf)
	(_entity
		(_time 1417474085737)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 2048          1417474611291 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version va7)
	(_time 1417474611292 2014.12.01 17:56:51)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a1a0f2f7a2f6a3b7a0a4b4faf3a6a2a7f7a6a3a6a1)
	(_entity
		(_time 1417474085443)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
)
I 000051 55 2816          1417474611297 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417474611298 2014.12.01 17:56:51)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a1a0f0f6a5f6f2b7aaa7b2faf4a7a4a6a3a4f7a7a7)
	(_entity
		(_time 1417474085472)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417474611391 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417474611392 2014.12.01 17:56:51)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code feffafaeaaa9feeba9abeca1aafdf8fba8f8fcf9f7)
	(_entity
		(_time 1417474085736)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000045 55 976           1417474611465 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version va7)
	(_time 1417474611466 2014.12.01 17:56:51)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4c4c194e4a1b1c5a4b195d17194a494a4d4a194a48)
	(_entity
		(_time 1417474611426)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 980           1417474611481 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version va7)
	(_time 1417474611482 2014.12.01 17:56:51)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c5d005f590a0a4a5b094d07095a595b545a0a5b5e)
	(_entity
		(_time 1417474611476)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417474611495 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version va7)
	(_time 1417474611496 2014.12.01 17:56:51)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6c6c306c3e3b6b7a6b612a363c6a686a686a696b6e)
	(_entity
		(_time 1417474611491)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 975           1417474611576 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version va7)
	(_time 1417474611577 2014.12.01 17:56:51)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code babab8efe9ede9acbbeeaee0eebcecbdb8bcbdbcbb)
	(_entity
		(_time 1417474611572)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417474611590 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version va7)
	(_time 1417474611591 2014.12.01 17:56:51)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c9c99b9dc59ecedf9b9cd8939ccfcdcfcccecbcfcf)
	(_entity
		(_time 1417474611586)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2959          1417474611662 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version va7)
	(_time 1417474611663 2014.12.01 17:56:51)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 08085c0e045f581e0e0c1a57580b0e0e090e0c0e0c)
	(_entity
		(_time 1417474611657)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417474611759 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version va7)
	(_time 1417474611760 2014.12.01 17:56:51)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75742375752223627376672f257376727173237277)
	(_entity
		(_time 1417474611753)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000049 55 1653          1417474611854 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version va7)
	(_time 1417474611855 2014.12.01 17:56:51)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d3d3d280d584d4c4d687ca8882d580d5dad5d6d4d1)
	(_entity
		(_time 1417474611849)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000044 55 2934          1417474611961 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version va7)
	(_time 1417474611962 2014.12.01 17:56:51)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 3131333535676d22323b276b343634363932303237)
	(_entity
		(_time 1417474611955)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000048 55 9379          1417474612079 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 19 ))
	(_version va7)
	(_time 1417474612080 2014.12.01 17:56:52)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code aeaef9f9a8f8ffb8aafaedf5faa8afa8fda9aba8af)
	(_entity
		(_time 1417474612068)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 28 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 35 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 36 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 37 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 45 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 46 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 53 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 54 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 55 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 56 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 57 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 58 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 59 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 60 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 62 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 76 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 77 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 78 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 79 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 14 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 27 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 67 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 67 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 67 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 68 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 70 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 70 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 70 (_architecture (_uni ))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 71 (_architecture (_uni ))))
		(_process
			(line__75(_architecture 0 0 75 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(12))(_sensitivity(3)(4)(5)))))
			(line__83(_architecture 1 0 83 (_process (_simple)(_target(13))(_sensitivity(13)(14)))))
			(line__90(_architecture 2 0 90 (_assignment (_simple)(_target(2))(_sensitivity(14)))))
			(line__91(_architecture 3 0 91 (_assignment (_simple)(_alias((status)(status_signal)))(_target(6))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 2816          1417475067485 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417475067486 2014.12.01 18:04:27)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 9c9d9c93cacbcf8a979a8fc7c99a999b9e99ca9a9a)
	(_entity
		(_time 1417474085472)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(7)(3)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(7)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417475067530 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417475067531 2014.12.01 18:04:27)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cbcacb9e989ccbde9c9ed9949fc8cdce9dcdc9ccc2)
	(_entity
		(_time 1417474085736)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000045 55 976           1417475067568 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version va7)
	(_time 1417475067569 2014.12.01 18:04:27)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eaeae9b9eebdbafcedbffbb1bfecefecebecbfecee)
	(_entity
		(_time 1417474611425)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 980           1417475067574 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version va7)
	(_time 1417475067575 2014.12.01 18:04:27)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fafbf0aafdacacecfdafeba1affcfffdf2fcacfdf8)
	(_entity
		(_time 1417474611475)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417475067580 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version va7)
	(_time 1417475067581 2014.12.01 18:04:27)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fafaf0aaaaadfdecfdf7bca0aafcfefcfefcfffdf8)
	(_entity
		(_time 1417474611490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 975           1417475067616 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version va7)
	(_time 1417475067617 2014.12.01 18:04:27)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 19194c1f124e4a0f184d0d434d1f4f1e1b1f1e1f18)
	(_entity
		(_time 1417474611571)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417475067622 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version va7)
	(_time 1417475067623 2014.12.01 18:04:27)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 29292c2c257e2e3f7b7c38737c2f2d2f2c2e2b2f2f)
	(_entity
		(_time 1417474611585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2959          1417475067661 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version va7)
	(_time 1417475067662 2014.12.01 18:04:27)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 48484a4a441f185e4e4c5a17184b4e4e494e4c4e4c)
	(_entity
		(_time 1417474611656)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417475067694 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version va7)
	(_time 1417475067695 2014.12.01 18:04:27)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 67666766653031706164753d376164606361316065)
	(_entity
		(_time 1417474611752)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000049 55 1653          1417475067794 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version va7)
	(_time 1417475067795 2014.12.01 18:04:27)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d5d58286d582d2c2d081cc8e84d386d3dcd3d0d2d7)
	(_entity
		(_time 1417474611848)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000044 55 2934          1417475067876 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version va7)
	(_time 1417475067877 2014.12.01 18:04:27)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2323732625757f3020293579262426242b20222025)
	(_entity
		(_time 1417474611954)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000048 55 9595          1417475067962 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version va7)
	(_time 1417475067963 2014.12.01 18:04:27)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 8080858ed3d6d19684d5c3dbd4868186d387858681)
	(_entity
		(_time 1417475067954)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
V 000051 55 2785          1417475099729 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version va7)
	(_time 1417475099730 2014.12.01 18:04:59)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 86d4868982d1849087d593ddd4818580d081848186)
	(_entity
		(_time 1417474085443)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000051 55 2816          1417475099735 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417475099736 2014.12.01 18:04:59)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 96c4949995c1c5809d9085cdc39093919493c09090)
	(_entity
		(_time 1417474085472)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
V 000051 55 2166          1417475099801 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417475099802 2014.12.01 18:04:59)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d587d787d182d5c08280c78a81d6d3d083d3d7d2dc)
	(_entity
		(_time 1417474085736)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
V 000045 55 976           1417475099885 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version va7)
	(_time 1417475099886 2014.12.01 18:04:59)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 326132376565622435672369673437343334673436)
	(_entity
		(_time 1417474611425)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
V 000045 55 980           1417475099896 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version va7)
	(_time 1417475099897 2014.12.01 18:04:59)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 32603b376664642435672369673437353a34643530)
	(_entity
		(_time 1417474611475)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
V 000046 55 1817          1417475099907 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version va7)
	(_time 1417475099908 2014.12.01 18:04:59)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 42114b4041154554454f0418124446444644474540)
	(_entity
		(_time 1417474611490)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000045 55 975           1417475100002 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version va7)
	(_time 1417475100003 2014.12.01 18:05:00)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0f3f7f6a2f7f3b6a1f4b4faf4a6f6a7a2a6a7a6a1)
	(_entity
		(_time 1417474611571)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
V 000045 55 2603          1417475100010 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version va7)
	(_time 1417475100011 2014.12.01 18:05:00)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code affca8f9fcf8a8b9fdfabef5faa9aba9aaa8ada9a9)
	(_entity
		(_time 1417474611585)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000045 55 2959          1417475100082 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version va7)
	(_time 1417475100083 2014.12.01 18:05:00)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code eebdeebdbfb9bef8e8eafcb1beede8e8efe8eae8ea)
	(_entity
		(_time 1417474611656)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
V 000049 55 2933          1417475100143 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version va7)
	(_time 1417475100144 2014.12.01 18:05:00)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2c7e2d297a7b7a3b2a2f3e767c2a2f2b282a7a2b2e)
	(_entity
		(_time 1417474611752)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
V 000049 55 1653          1417475100203 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version va7)
	(_time 1417475100204 2014.12.01 18:05:00)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 6b383d6a3c3c6c7c6e3f72303a6d386d626d6e6c69)
	(_entity
		(_time 1417474611848)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
V 000044 55 2934          1417475100286 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version va7)
	(_time 1417475100287 2014.12.01 18:05:00)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b9eaefecb5efe5aabab3afe3bcbebcbeb1bab8babf)
	(_entity
		(_time 1417474611954)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
V 000048 55 9595          1417475100362 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version va7)
	(_time 1417475100363 2014.12.01 18:05:00)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 07540501535156110352445c530106015400020106)
	(_entity
		(_time 1417475067953)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 2919          1417475623808 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417475623809 2014.12.01 18:13:43)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 78797379752f2b6e737e6b232d7e7d7f7a7d2e7e7e)
	(_entity
		(_time 1417475623802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417475623902 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417475623903 2014.12.01 18:13:43)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d5d4de87d182d5c08280c78a81d6d3d083d3d7d2dc)
	(_entity
		(_time 1417475623894)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000045 55 885           1417475623964 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417475623965 2014.12.01 18:13:43)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14144413454344021341054f411211121512411210)
	(_entity
		(_time 1417475623958)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417475623977 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417475623978 2014.12.01 18:13:43)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 24257d20767272322371357f712221232c22722326)
	(_entity
		(_time 1417475623974)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417475623989 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417475623990 2014.12.01 18:13:43)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 33336a3631643425343e7569633537353735363431)
	(_entity
		(_time 1417475623986)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 884           1417475624108 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417475624109 2014.12.01 18:13:44)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a1a1a6f7a2f6f2b7a0f5b5fbf5a7f7a6a3a7a6a7a0)
	(_entity
		(_time 1417475624103)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417475624122 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417475624123 2014.12.01 18:13:44)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b0b0e7e5b5e7b7a6e2e5a1eae5b6b4b6b5b7b2b6b6)
	(_entity
		(_time 1417475624119)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417475624190 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417475624191 2014.12.01 18:13:44)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fefeaeaeafa9aee8f8faeca1aefdf8f8fff8faf8fa)
	(_entity
		(_time 1417475624187)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417475624287 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417475624288 2014.12.01 18:13:44)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5c5d0d5e0a0b0a4b5a5f4e060c5a5f5b585a0a5b5e)
	(_entity
		(_time 1417475624275)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000049 55 1653          1417475624392 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417475624393 2014.12.01 18:13:44)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c9c9cf9dc59ecedecc9dd09298cf9acfc0cfcccecb)
	(_entity
		(_time 1417475624389)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000044 55 2934          1417475624462 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417475624463 2014.12.01 18:13:44)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 08080f0f055e541b0b021e520d0f0d0f000b090b0e)
	(_entity
		(_time 1417475624458)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000048 55 9726          1417475624537 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417475624538 2014.12.01 18:13:44)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 56560455030007405203150d025057500551535057)
	(_entity
		(_time 1417475624530)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 2919          1417475646230 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417475646231 2014.12.01 18:14:06)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0e5a0d085e595d1805081d555b080b090c0b580808)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417475646276 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417475646277 2014.12.01 18:14:06)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3c683f396e6b3c296b692e63683f3a396a3a3e3b35)
	(_entity
		(_time 1417475623893)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000045 55 885           1417475646321 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417475646322 2014.12.01 18:14:06)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b3e6b6b6c3c3b7d6c3e7a303e6d6e6d6a6d3e6d6f)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417475646329 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417475646330 2014.12.01 18:14:06)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 6b3f626b6f3d3d7d6c3e7a303e6d6e6c636d3d6c69)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417475646335 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417475646336 2014.12.01 18:14:06)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7b2e727a282c7c6d7c763d212b7d7f7d7f7d7e7c79)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 884           1417475646375 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417475646376 2014.12.01 18:14:06)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9acfcd94c9cdc98c9bce8ec0ce9ccc9d989c9d9c9b)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417475646387 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417475646388 2014.12.01 18:14:06)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aaffadfcfefdadbcf8ffbbf0ffacaeacafada8acac)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417475646425 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417475646426 2014.12.01 18:14:06)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d98cd98bd48e89cfdfddcb8689dadfdfd8dfdddfdd)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417475646468 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417475646469 2014.12.01 18:14:06)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f8acfaa9f5afaeeffefbeaa2a8fefbfffcfeaefffa)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000049 55 1653          1417475646508 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417475646509 2014.12.01 18:14:06)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 277271222570203022733e7c762174212e21222025)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000044 55 2934          1417475646643 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417475646644 2014.12.01 18:14:06)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b3e6e5e6b5e5efa0b0b9a5e9b6b4b6b4bbb0b2b0b5)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000048 55 9726          1417475646709 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417475646710 2014.12.01 18:14:06)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code f2a7f1a2a3a4a3e4f6a7b1a9a6f4f3f4a1f5f7f4f3)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 2919          1417475710300 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417475710301 2014.12.01 18:15:10)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5c090c5f0a0b0f4a575a4f07095a595b5e590a5a5a)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417475710347 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417475710348 2014.12.01 18:15:10)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8bdedb85d8dc8b9edcde99d4df888d8edd8d898c82)
	(_entity
		(_time 1417475623893)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000045 55 885           1417475710387 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417475710388 2014.12.01 18:15:10)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code aafef9fdaefdfabcadffbbf1ffacafacabacffacae)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417475710394 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417475710395 2014.12.01 18:15:10)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9ece3ede6efefafbeeca8e2ecbfbcbeb1bfefbebb)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417475710400 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417475710401 2014.12.01 18:15:10)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b9ede3edb1eebeafbeb4ffe3e9bfbdbfbdbfbcbebb)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 884           1417475710437 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417475710438 2014.12.01 18:15:10)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d98ddd8ad28e8acfd88dcd838ddf8fdedbdfdedfd8)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417475710444 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417475710445 2014.12.01 18:15:10)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e8bcbcbae5bfeffebabdf9b2bdeeeceeedefeaeeee)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417475710484 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417475710485 2014.12.01 18:15:10)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 085c5a0e045f581e0e0c1a57580b0e0e090e0c0e0c)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417475710524 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417475710525 2014.12.01 18:15:10)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36636632356160213035246c663035313230603134)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000049 55 1653          1417475710565 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417475710566 2014.12.01 18:15:10)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 653162646532627260317c3e346336636c63606267)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000044 55 2934          1417475710609 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417475710610 2014.12.01 18:15:10)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 85d1828a85d3d996868f93df808280828d86848683)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000048 55 9726          1417475710658 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417475710659 2014.12.01 18:15:10)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code c3979196939592d5c796809897c5c2c590c4c6c5c2)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 3175          1417475743178 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417475743179 2014.12.01 18:15:43)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c7c39593c290c5d1c795d29c95c0c4c191c0c5c0c7)
	(_entity
		(_time 1417475623781)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~138 0 41 (_architecture (_uni ))))
		(_process
			(line__45(_architecture 0 0 45 (_process (_simple)(_target(13))(_sensitivity(13)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
	)
	(_model . behavioral 1 -1
	)
)
I 000051 55 2919          1417475743249 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417475743250 2014.12.01 18:15:43)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 05015403055256130e03165e500300020700530303)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417475743322 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417475743323 2014.12.01 18:15:43)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 53570250510453460406410c07505556055551545a)
	(_entity
		(_time 1417475623893)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000045 55 885           1417475743380 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417475743381 2014.12.01 18:15:43)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9297c09dc5c5c28495c783c9c79497949394c79496)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417475743386 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417475743387 2014.12.01 18:15:43)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9296c99dc6c4c48495c783c9c79497959a94c49590)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417475743392 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417475743393 2014.12.01 18:15:43)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9297c99d91c59584959fd4c8c29496949694979590)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 884           1417475743448 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417475743449 2014.12.01 18:15:43)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d0d5d583d28783c6d184c48a84d686d7d2d6d7d6d1)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417475743459 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417475743460 2014.12.01 18:15:43)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0e5b5b2e5b7e7f6b2b5f1bab5e6e4e6e5e7e2e6e6)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417475743526 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417475743527 2014.12.01 18:15:43)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1e1b4b194f494e08181a0c414e1d18181f181a181a)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417475743590 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417475743591 2014.12.01 18:15:43)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5d590a5f0c0a0b4a5b5e4f070d5b5e5a595b0b5a5f)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000049 55 1653          1417475743654 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417475743655 2014.12.01 18:15:43)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9b9e9b95cccc9c8c9ecf82c0ca9dc89d929d9e9c99)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000044 55 2934          1417475743716 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417475743717 2014.12.01 18:15:43)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code dadfda898e8c86c9d9d0cc80dfdddfddd2d9dbd9dc)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000048 55 9726          1417475743783 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417475743784 2014.12.01 18:15:43)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 282d7c2c737e793e2c7d6b737c2e292e7b2f2d2e29)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 2919          1417547956937 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417547956938 2014.12.02 14:19:16)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code bdb8bfe9eceaeeabb6bbaee6e8bbb8babfb8ebbbbb)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417547957122 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417547957123 2014.12.02 14:19:17)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 787d7b79712f786d2f2d6a272c7b7e7d2e7e7a7f71)
	(_entity
		(_time 1417475623893)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000045 55 885           1417547957174 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417547957175 2014.12.02 14:19:17)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b3b7e3e5e0e7a1b0e2a6ece2b1b2b1b6b1e2b1b3)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417547957181 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417547957182 2014.12.02 14:19:17)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b7b2bee3e6e1e1a1b0e2a6ece2b1b2b0bfb1e1b0b5)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417547957189 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417547957190 2014.12.02 14:19:17)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c6c2cf93c191c1d0c1cb809c96c0c2c0c2c0c3c1c4)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 884           1417547957229 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417547957230 2014.12.02 14:19:17)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e6e2b1b4e2b1b5f0e7b2f2bcb2e0b0e1e4e0e1e0e7)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417547957236 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417547957237 2014.12.02 14:19:17)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5f1f2a4f5a2f2e3a7a0e4afa0f3f1f3f0f2f7f3f3)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417547957276 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417547957277 2014.12.02 14:19:17)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14101713144344021210064b441712121512101210)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417547957322 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417547957323 2014.12.02 14:19:17)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 434642404514155445405119134540444745154441)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000049 55 1653          1417547957371 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417547957372 2014.12.02 14:19:17)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 727624727525756577266b29237421747b74777570)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000044 55 2934          1417547957414 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417547957415 2014.12.02 14:19:17)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code a1a5f7f7a5f7fdb2a2abb7fba4a6a4a6a9a2a0a2a7)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000048 55 9726          1417547957482 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417547957483 2014.12.02 14:19:17)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code e0e4e3b3b3b6b1f6e4b5a3bbb4e6e1e6b3e7e5e6e1)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 3722          1417547987327 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417547987328 2014.12.02 14:19:47)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 737d74737224716574726628217470752574717473)
	(_entity
		(_time 1417475623781)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~138 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal inst_c ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_process
			(line__46(_architecture 0 0 46 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__52(_architecture 1 0 52 (_process (_simple)(_target(13)(14)(15)(16))(_sensitivity(13))(_read(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_static
		(131586 )
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2919          1417547987379 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417547987380 2014.12.02 14:19:47)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b2bcb7e6b5e5e1a4b9b4a1e9e7b4b7b5b0b7e4b4b4)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417547987416 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417547987417 2014.12.02 14:19:47)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d1dfd483d186d1c48684c38e85d2d7d487d7d3d6d8)
	(_entity
		(_time 1417475623893)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000045 55 885           1417547987448 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417547987449 2014.12.02 14:19:47)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0fff6a0a5a7a0e6f7a5e1aba5f6f5f6f1f6a5f6f4)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417547987454 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417547987455 2014.12.02 14:19:47)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0feffa0a6a6a6e6f7a5e1aba5f6f5f7f8f6a6f7f2)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417547987460 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417547987461 2014.12.02 14:19:47)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 000f000601570716070d465a500604060406050702)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 884           1417547987491 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417547987492 2014.12.02 14:19:47)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1f1041194b484c091e4b0b454b1949181d1918191e)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417547987497 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417547987498 2014.12.02 14:19:47)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1f1011194c4818094d4a0e454a191b191a181d1919)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417547987526 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417547987527 2014.12.02 14:19:47)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3e31373b6f696e28383a2c616e3d38383f383a383a)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417547987556 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417547987557 2014.12.02 14:19:47)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5e50555c0e090849585d4c040e585d595a5808595c)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000049 55 1653          1417547987593 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417547987594 2014.12.02 14:19:47)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 7d72217d2c2a7a6a782964262c7b2e7b747b787a7f)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000044 55 2934          1417547987628 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417547987629 2014.12.02 14:19:47)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code aca3f0fafafaf0bfafa6baf6a9aba9aba4afadafaa)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000048 55 9726          1417547987661 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417547987662 2014.12.02 14:19:47)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code cbc4c29eca9d9addcf9e88909fcdcacd98cccecdca)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 4140          1417548187847 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417548187848 2014.12.02 14:23:07)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c791c193c290c5d1c1c4d29c95c0c4c191c0c5c0c7)
	(_entity
		(_time 1417475623781)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~138 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal inst_c ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_d ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__54(_architecture 1 0 54 (_process (_simple)(_target(14)(15)(16))(_sensitivity(13))(_read(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2919          1417548187899 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417548187900 2014.12.02 14:23:07)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f5a3f1a5f5a2a6e3fef3e6aea0f3f0f2f7f0a3f3f3)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417548187934 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417548187935 2014.12.02 14:23:07)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 15431012114215004240074a41161310431317121c)
	(_entity
		(_time 1417475623893)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000045 55 885           1417548187967 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417548187968 2014.12.02 14:23:07)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 34633231656364223361256f613231323532613230)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417548187973 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417548187974 2014.12.02 14:23:07)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44124b46161212524311551f114241434c42124346)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417548187979 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417548187980 2014.12.02 14:23:07)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44134b46411343524349021e144240424042414346)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 884           1417548188015 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417548188016 2014.12.02 14:23:08)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 633432626234307562377739376535646165646562)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417548188021 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417548188022 2014.12.02 14:23:08)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 722573727525756420276328277476747775707474)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417548188050 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417548188051 2014.12.02 14:23:08)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 92c5949d94c5c284949680cdc29194949394969496)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417548188082 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417548188083 2014.12.02 14:23:08)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1e7b5e4b5e6e7a6b7b2a3ebe1b7b2b6b5b7e7b6b3)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000049 55 1653          1417548188116 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417548188117 2014.12.02 14:23:08)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d0878383d587d7c7d584c98b81d683d6d9d6d5d7d2)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000044 55 2934          1417548188147 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417548188148 2014.12.02 14:23:08)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code efb8bcbdbcb9b3fcece5f9b5eae8eae8e7eceeece9)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000048 55 9726          1417548188187 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417548188188 2014.12.02 14:23:08)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 0f5806090a595e190b5a4c545b090e095c080a090e)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 4158          1417548255894 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417548255895 2014.12.02 14:24:15)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 95c0959b92c2978393c180cec7929693c392979295)
	(_entity
		(_time 1417475623781)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~138 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_signal (_internal inst_c ~STD_LOGIC_VECTOR{3~downto~0}~13 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_d ~STD_LOGIC_VECTOR{3~downto~0}~1310 0 43 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 44 (_architecture (_uni ))))
		(_process
			(line__48(_architecture 0 0 48 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__54(_architecture 1 0 54 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2919          1417548255971 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417548255972 2014.12.02 14:24:15)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code e4b1e6b7e5b3b7f2efe2f7bfb1e2e1e3e6e1b2e2e2)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417548256004 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417548256005 2014.12.02 14:24:16)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 03560005015403165456115c57000506550501040a)
	(_entity
		(_time 1417475623893)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000045 55 885           1417548256039 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417548256040 2014.12.02 14:24:16)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 227622267575723425773379772427242324772426)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417548256045 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417548256046 2014.12.02 14:24:16)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 22772b267674743425773379772427252a24742520)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417548256051 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417548256052 2014.12.02 14:24:16)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 22762b2621752534252f6478722426242624272520)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 884           1417548256074 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417548256075 2014.12.02 14:24:16)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 41151642421612574015551b154717464347464740)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417548256080 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417548256081 2014.12.02 14:24:16)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 41154642451646571314501b144745474446434747)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417548256108 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417548256109 2014.12.02 14:24:16)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 61356161643631776765733e316267676067656765)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417548256143 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417548256144 2014.12.02 14:24:16)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8fda8d80dcd8d998898c9dd5df898c888b89d9888d)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000049 55 1653          1417548256178 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417548256179 2014.12.02 14:24:16)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code affbfaf9fcf8a8b8aafbb6f4fea9fca9a6a9aaa8ad)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000044 55 2934          1417548256208 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417548256209 2014.12.02 14:24:16)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code ce9a9b9a9e9892ddcdc4d894cbc9cbc9c6cdcfcdc8)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000048 55 9726          1417548256243 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417548256244 2014.12.02 14:24:16)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code edb9edbeeabbbcfbe9b8aeb6b9ebecebbeeae8ebec)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 6316          1417549093166 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417549093167 2014.12.02 14:38:13)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 27272022227025312270327c752024217120252027)
	(_entity
		(_time 1417475623781)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 105 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 59 (_architecture (_uni ))))
		(_process
			(line__63(_architecture 0 0 63 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__69(_architecture 1 0 69 (_process (_simple)(_target(14)(15)(16)(17))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2919          1417549093316 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417549093317 2014.12.02 14:38:13)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c3c3c696c59490d5c8c5d09896c5c6c4c1c695c5c5)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2166          1417549093356 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417549093357 2014.12.02 14:38:13)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e3e3e6b0e1b4e3f6b4b6f1bcb7e0e5e6b5e5e1e4ea)
	(_entity
		(_time 1417475623893)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(5)(6))(_sensitivity(0)(1)(2))(_monitor)(_read(3)(4)(6)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000045 55 885           1417549093404 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417549093405 2014.12.02 14:38:13)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11101816454641071644004a441714171017441715)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417549093410 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417549093411 2014.12.02 14:38:13)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11111116464747071644004a441714161917471613)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417549093416 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417549093417 2014.12.02 14:38:13)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2120212521762637262c677b712725272527242623)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 884           1417549093454 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417549093455 2014.12.02 14:38:13)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 40411e43421713564114541a144616474246474641)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417549093460 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417549093461 2014.12.02 14:38:13)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 50515e52550757460205410a055654565557525656)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417549093502 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417549093503 2014.12.02 14:38:13)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7f7e767e2d282f69797b6d202f7c79797e797b797b)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417549093542 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417549093543 2014.12.02 14:38:13)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9e9e9590cec9c889989d8cc4ce989d999a98c8999c)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000049 55 1653          1417549093583 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417549093584 2014.12.02 14:38:13)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code cdcc91999c9acadac899d4969ccb9ecbc4cbc8cacf)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000044 55 2934          1417549093631 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417549093632 2014.12.02 14:38:13)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code fcfda0adaaaaa0effff6eaa6f9fbf9fbf4fffdfffa)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000048 55 9726          1417549093674 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417549093675 2014.12.02 14:38:13)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 2b2a232f2a7d7a3d2f7e68707f2d2a2d782c2e2d2a)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 6316          1417549093882 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417549093883 2014.12.02 14:38:13)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f6f6ffa7f2a1f4e0f3a1e3ada4f1f5f0a0f1f4f1f6)
	(_entity
		(_time 1417475623781)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 105 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 59 (_architecture (_uni ))))
		(_process
			(line__63(_architecture 0 0 63 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__69(_architecture 1 0 69 (_process (_simple)(_target(14)(15)(16)(17))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2166          1417550135015 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417550135016 2014.12.02 14:55:35)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code dbd98a89888cdbce8c8ec9848fd8ddde8dddd9dcd2)
	(_entity
		(_time 1417475623893)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000045 55 885           1417550135059 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417550135060 2014.12.02 14:55:35)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a095f0c0e5d5a1c0d5f1b515f0c0f0c0b0c5f0c0e)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417550135066 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417550135067 2014.12.02 14:55:35)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 191b451e464f4f0f1e4c08424c1f1c1e111f4f1e1b)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417550135072 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417550135073 2014.12.02 14:55:35)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 191a451e114e1e0f1e145f43491f1d1f1d1f1c1e1b)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000051 55 2919          1417550135134 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417550135135 2014.12.02 14:55:35)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 585a0e5b550f0b4e535e4b030d5e5d5f5a5d0e5e5e)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417550135176 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417550135177 2014.12.02 14:55:35)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8784878885d1db94848d91dd828082808f84868481)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000049 55 1653          1417550135224 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417550135225 2014.12.02 14:55:35)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b6b5b6e3b5e1b1a1b3e2afede7b0e5b0bfb0b3b1b4)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000045 55 884           1417550135259 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417550135260 2014.12.02 14:55:35)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d6d786d28286c3d481c18f81d383d2d7d3d2d3d4)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417550135265 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417550135266 2014.12.02 14:55:35)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5d68786d582d2c38780c48f80d3d1d3d0d2d7d3d3)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417550135303 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417550135304 2014.12.02 14:55:35)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04075002045354120200165b540702020502000200)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417550135339 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417550135340 2014.12.02 14:55:35)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 232175262574753425203179732520242725752421)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000048 55 9726          1417550135398 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417550135399 2014.12.02 14:55:35)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 61623561333730776534223a356760673266646760)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 2166          1417550167873 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417550167874 2014.12.02 14:56:07)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 36656033316136236163246962353033603034313f)
	(_entity
		(_time 1417475623893)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000045 55 885           1417550167919 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417550167920 2014.12.02 14:56:07)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65373065353235736230743e306360636463306361)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417550167925 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417550167926 2014.12.02 14:56:07)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65363965363333736230743e306360626d63336267)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417550167931 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417550167932 2014.12.02 14:56:07)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 75272974712272637278332f257371737173707277)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000051 55 2919          1417550167962 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417550167963 2014.12.02 14:56:07)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 94c7c29b95c3c7829f9287cfc19291939691c29292)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(7)(3)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(7)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417550167995 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417550167996 2014.12.02 14:56:07)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code b3e1b3e6b5e5efa0b0b9a5e9b6b4b6b4bbb0b2b0b5)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000049 55 1653          1417550168029 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417550168030 2014.12.02 14:56:08)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d280d281d585d5c5d786cb8983d481d4dbd4d7d5d0)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000045 55 884           1417550168061 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417550168062 2014.12.02 14:56:08)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2a0f0a3f2a5a1e4f3a6e6a8a6f4a4f5f0f4f5f4f3)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417550168067 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417550168068 2014.12.02 14:56:08)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2a0a0a3f5a5f5e4a0a7e3a8a7f4f6f4f7f5f0f4f4)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417550168093 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417550168094 2014.12.02 14:56:08)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 11434516144641071715034e411217171017151715)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417550168124 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417550168125 2014.12.02 14:56:08)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30636634356766273633226a603633373436663732)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000051 55 7958          1417550168164 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417550168165 2014.12.02 14:56:08)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5f0c0a5d0b085d495b514a040d585c5909585d585f)
	(_entity
		(_time 1417475623781)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 117 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 118 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 63 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__73(_architecture 1 0 73 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 2 -1
	)
)
I 000048 55 9726          1417550168256 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417550168257 2014.12.02 14:56:08)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code bdefe9e9baebecabb9e8fee6e9bbbcbbeebab8bbbc)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 7958          1417550168565 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417550168566 2014.12.02 14:56:08)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f5a6a3a4f2a2f7e3f1fbe0aea7f2f6f3a3f2f7f2f5)
	(_entity
		(_time 1417475623781)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 117 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 118 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 63 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__73(_architecture 1 0 73 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2166          1417550174301 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417550174302 2014.12.02 14:56:14)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5c0d585f0e0b5c490b094e03085f5a590a5a5e5b55)
	(_entity
		(_time 1417475623893)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{7~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{7~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{7~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000045 55 885           1417550174347 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417550174348 2014.12.02 14:56:14)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8bdb8c858cdcdb9d8cde9ad0de8d8e8d8a8dde8d8f)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417550174353 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417550174354 2014.12.02 14:56:14)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8bda85858fdddd9d8cde9ad0de8d8e8c838ddd8c89)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417550174359 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417550174360 2014.12.02 14:56:14)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8bdb8585d8dc8c9d8c86cdd1db8d8f8d8f8d8e8c89)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000051 55 2919          1417550174401 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417550174402 2014.12.02 14:56:14)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b9e8bdedb5eeeaafb2bfaae2ecbfbcbebbbcefbfbf)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(7)(3)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(7)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417550174434 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417550174435 2014.12.02 14:56:14)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code d9898b8ad58f85cadad3cf83dcdedcded1dad8dadf)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000049 55 1653          1417550174473 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417550174474 2014.12.02 14:56:14)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 08585b0f055f0f1f0d5c1153590e5b0e010e0d0f0a)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000045 55 884           1417550174504 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417550174505 2014.12.02 14:56:14)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 27777622227074312673337d732171202521202126)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417550174510 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417550174511 2014.12.02 14:56:14)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 27772622257020317572367d722123212220252121)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417550174536 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417550174537 2014.12.02 14:56:14)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 461640444411165040425419164540404740424042)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417550174573 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417550174574 2014.12.02 14:56:14)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 65346164653233726366773f356366626163336267)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000051 55 7958          1417550174605 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417550174606 2014.12.02 14:56:14)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 85d4828a82d28793818b90ded7828683d382878285)
	(_entity
		(_time 1417475623781)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 117 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 118 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 63 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__73(_architecture 1 0 73 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 2 -1
	)
)
I 000048 55 9726          1417550174643 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417550174644 2014.12.02 14:56:14)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code b3e3b5e7e3e5e2a5b7e6f0e8e7b5b2b5e0b4b6b5b2)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 7958          1417550174783 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417550174784 2014.12.02 14:56:14)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 4011484342174256444e551b124743461647424740)
	(_entity
		(_time 1417475623781)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 117 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 118 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 53 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1320 0 53 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 54 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1322 0 55 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 58 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 59 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 61 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 62 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1330 0 63 (_architecture (_uni ))))
		(_process
			(line__67(_architecture 0 0 67 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__73(_architecture 1 0 73 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 2 -1
	)
)
I 000051 55 2191          1417551350761 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417551350762 2014.12.02 15:15:50)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e1b3eab2e1b6e1f4b6b4f3beb5e2e7e4b7e7e3e6e8)
	(_entity
		(_time 1417551350759)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1653          1417551350833 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417551350834 2014.12.02 15:15:50)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2f7c2a2a7c7828382a7b36747e297c2926292a282d)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000051 55 2919          1417551350882 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417551350883 2014.12.02 15:15:50)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5e0c0d5d0e090d4855584d050b585b595c5b085858)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417551350944 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417551350945 2014.12.02 15:15:50)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9ccf9992cacac08f9f968ac6999b999b949f9d9f9a)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000045 55 885           1417551351266 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417551351267 2014.12.02 15:15:51)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d5868687858285c3d280c48e80d3d0d3d4d380d3d1)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417551351286 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417551351287 2014.12.02 15:15:51)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4a6aea4a6a2a2e2f3a1e5afa1f2f1f3fcf2a2f3f6)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417551351295 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417551351296 2014.12.02 15:15:51)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f4a7aea4f1a3f3e2f3f9b2aea4f2f0f2f0f2f1f3f6)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 884           1417551351340 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417551351341 2014.12.02 15:15:51)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 237026262274703522773779772575242125242522)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417551351347 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417551351348 2014.12.02 15:15:51)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 336066373564342561662269663537353634313535)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417551351400 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417551351401 2014.12.02 15:15:51)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 61323361643631776765733e316267676067656765)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417551351437 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417551351438 2014.12.02 15:15:51)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81d3d18e85d6d796878293dbd18782868587d78683)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000048 55 9726          1417551351481 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417551351482 2014.12.02 15:15:51)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code b0e3e2e4e3e6e1a6b4e5f3ebe4b6b1b6e3b7b5b6b1)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 2191          1417551594079 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417551594080 2014.12.02 15:19:54)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 61376361613661743634733e356267643767636668)
	(_entity
		(_time 1417551350758)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1653          1417551594125 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417551594126 2014.12.02 15:19:54)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 80d7d48f85d7879785d499dbd186d3868986858782)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000051 55 2919          1417551594166 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417551594167 2014.12.02 15:19:54)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code aff9adf8fcf8fcb9a4a9bcf4faa9aaa8adaaf9a9a9)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417551594210 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417551594211 2014.12.02 15:19:54)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code de898a8d8e8882cdddd4c884dbd9dbd9d6dddfddd8)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000045 55 885           1417551594259 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417551594260 2014.12.02 15:19:54)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d5a0d0b0c5a5d1b0a581c56580b080b0c0b580b09)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417551594266 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417551594267 2014.12.02 15:19:54)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d5b040b0f5b5b1b0a581c56580b080a050b5b0a0f)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417551594274 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417551594275 2014.12.02 15:19:54)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1c4b151b4e4b1b0a1b115a464c1a181a181a191b1e)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 884           1417551594315 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417551594316 2014.12.02 15:19:54)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b1c1c481b1c185d4a1f5f111f4d1d4c494d4c4d4a)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417551594321 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417551594322 2014.12.02 15:19:54)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b1c4c481c1c4c5d191e5a111e4d4f4d4e4c494d4d)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417551594361 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417551594362 2014.12.02 15:19:54)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 7a2d7a7b2f2d2a6c7c7e68252a797c7c7b7c7e7c7e)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417551594406 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417551594407 2014.12.02 15:19:54)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 99cf9b9795cecf8e9f9a8bc3c99f9a9e9d9fcf9e9b)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000048 55 9726          1417551594461 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417551594462 2014.12.02 15:19:54)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code d88fd88a838e89cedc8d9b838cded9de8bdfddded9)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 2191          1417551634230 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417551634231 2014.12.02 15:20:34)
	(_source (\./../src/ram_256_byte.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 2e2a782a7a792e3b797b3c717a2d282b78282c2927)
	(_entity
		(_time 1417551350758)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1653          1417551634275 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417551634276 2014.12.02 15:20:34)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 5c595c5e0a0b5b4b590845070d5a0f5a555a595b5e)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000051 55 2919          1417551634324 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417551634325 2014.12.02 15:20:34)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 8b8fdd85dcdcd89d808d98d0de8d8e8c898edd8d8d)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417551634369 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417551634370 2014.12.02 15:20:34)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code babfbaefeeece6a9b9b0ace0bfbdbfbdb2b9bbb9bc)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000045 55 885           1417551634407 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417551634408 2014.12.02 15:20:34)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d9dc8c8b858e89cfde8cc8828cdfdcdfd8df8cdfdd)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417551634413 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417551634414 2014.12.02 15:20:34)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e9edb5bab6bfbfffeebcf8b2bcefeceee1efbfeeeb)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417551634419 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417551634420 2014.12.02 15:20:34)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e9ecb5bae1beeeffeee4afb3b9efedefedefeceeeb)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 884           1417551634453 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417551634454 2014.12.02 15:20:34)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 080d0b0f025f5b1e095c1c525c0e5e0f0a0e0f0e09)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417551634459 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417551634460 2014.12.02 15:20:34)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 181d4b1e154f1f0e4a4d09424d1e1c1e1d1f1a1e1e)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417551634496 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417551634497 2014.12.02 15:20:34)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 373263323460672131332568673431313631333133)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417551634549 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417551634550 2014.12.02 15:20:34)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 76722076752120617075642c267075717270207174)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000048 55 9726          1417551634592 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417551634593 2014.12.02 15:20:34)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 9590c19ac3c3c48391c0d6cec1939493c692909394)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 9741          1417551634634 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417551634635 2014.12.02 15:20:34)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c4c09190c293c6d2cfc7d19f96c3c7c292c3c6c3c4)
	(_entity
		(_time 1417475623781)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
		(ram_256_byte
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 129 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 130 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation ram1 0 131 (_component ram_256_byte )
		(_port
			((clock)(clk))
			((rw)(~ANONYMOUS~0))
			((cs)((i 3)))
			((address)(inst_value))
			((DataIn)(RA))
			((DataOut)(ramOutput))
		)
		(_use (_entity . ram_256_byte)
			(_port
				((clock)(clock))
				((rw)(rw))
				((cs)(cs))
				((address)(address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ramOutput ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_architecture (_uni ))))
		(_signal (_internal ~ANONYMOUS~0 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
			(line__131(_architecture 2 0 131 (_assignment (_simple)(_target(24))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 3 -1
	)
)
V 000051 55 2215          1417551689915 behavioral
(_unit VHDL (ram_256_byte 0 5 (behavioral 1 14 ))
	(_version vb4)
	(_time 1417551689916 2014.12.02 15:21:29)
	(_source (\./../src/ram_256_byte.vhd\(\./../src/ram_256.vhd\)))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code b5b3b1e1b1e2b5a0e2e0a7eae1b6b3b0e3b3b7b2bc)
	(_entity
		(_time 1417551350758)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 1 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 1 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 1 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 1 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1653          1417551689972 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417551689973 2014.12.02 15:21:29)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f4f3a6a5f5a3f3e3f1a0edafa5f2a7f2fdf2f1f3f6)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000051 55 2919          1417551690030 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417551690031 2014.12.02 15:21:30)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 222427262575713429243179772427252027742424)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417551690075 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417551690076 2014.12.02 15:21:30)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 5156025355070d42525b470b545654565952505257)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000045 55 885           1417551690132 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417551690133 2014.12.02 15:21:30)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9097969fc5c7c08697c581cbc59695969196c59694)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417551690139 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417551690140 2014.12.02 15:21:30)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 90969f9fc6c6c68697c581cbc59695979896c69792)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417551690150 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417551690151 2014.12.02 15:21:30)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9f989090c8c898899892d9c5cf999b999b999a989d)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 884           1417551690197 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417551690198 2014.12.02 15:21:30)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cec99f9a99999dd8cf9ada949ac898c9ccc8c9c8cf)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417551690207 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417551690208 2014.12.02 15:21:30)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ded9df8d8e89d9c88c8bcf848bd8dad8dbd9dcd8d8)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417551690264 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417551690265 2014.12.02 15:21:30)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0d0a040b5d5a5d1b0b091f525d0e0b0b0c0b090b09)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417551690317 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417551690318 2014.12.02 15:21:30)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b4d40481c1c1d5c4d4859111b4d484c4f4d1d4c49)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000048 55 9726          1417551690377 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417551690378 2014.12.02 15:21:30)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 8a8d838488dcdb9c8edfc9d1de8c8b8cd98d8f8c8b)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 9741          1417551690440 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417551690441 2014.12.02 15:21:30)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c8cec09cc29fcadec3cbdd939acfcbce9ecfcacfc8)
	(_entity
		(_time 1417475623781)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
		(ram_256_byte
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 129 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 130 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation ram1 0 131 (_component ram_256_byte )
		(_port
			((clock)(clk))
			((rw)(~ANONYMOUS~0))
			((cs)((i 3)))
			((address)(inst_value))
			((DataIn)(RA))
			((DataOut)(ramOutput))
		)
		(_use (_entity . ram_256_byte)
			(_port
				((clock)(clock))
				((rw)(rw))
				((cs)(cs))
				((address)(address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ramOutput ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_architecture (_uni ))))
		(_signal (_internal ~ANONYMOUS~0 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
			(line__131(_architecture 2 0 131 (_assignment (_simple)(_target(24))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2181          1417551724530 behavioral
(_unit VHDL (ram_256 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417551724531 2014.12.02 15:22:04)
	(_source (\./../src/ram_256.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code e6e8b0b5e1b1e6f3b1b3f4b9b2e5e0e1e4e0e7e0b2)
	(_entity
		(_time 1417551724527)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1653          1417551724585 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417551724586 2014.12.02 15:22:04)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 252a24202572223220713c7e742376232c23202227)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000051 55 2919          1417551724636 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417551724637 2014.12.02 15:22:04)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 545a0357550307425f52470f015251535651025252)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417551724688 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417551724689 2014.12.02 15:22:04)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 838c828c85d5df90808995d9868486848b80828085)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000045 55 885           1417551724730 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417551724731 2014.12.02 15:22:04)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2bde6e6e5e5e2a4b5e7a3e9e7b4b7b4b3b4e7b4b6)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417551724737 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417551724738 2014.12.02 15:22:04)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1cf9c94969797d7c694d09a94c7c4c6c9c797c6c3)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417551724744 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417551724745 2014.12.02 15:22:04)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c1ce9c94c196c6d7c6cc879b91c7c5c7c5c7c4c6c3)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 884           1417551724784 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417551724785 2014.12.02 15:22:04)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0fff3a1f2a7a3e6f1a4e4aaa4f6a6f7f2f6f7f6f1)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417551724791 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417551724792 2014.12.02 15:22:04)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f0ffa3a1f5a7f7e6a2a5e1aaa5f6f4f6f5f7f2f6f6)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417551724961 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417551724962 2014.12.02 15:22:04)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9c93cb93cbcbcc8a9a988ec3cc9f9a9a9d9a989a98)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417551725004 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417551725005 2014.12.02 15:22:05)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cbc59e9f9c9c9ddccdc8d9919bcdc8cccfcd9dccc9)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000048 55 9726          1417551725051 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417551725052 2014.12.02 15:22:05)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code faf5adaaf8acabecfeafb9a1aefcfbfca9fdfffcfb)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 9726          1417551725110 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417551725111 2014.12.02 15:22:05)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 386e383c326f3a2e333b2d636a3f3b3e6e3f3a3f38)
	(_entity
		(_time 1417475623781)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
		(ram_256
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 129 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 130 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation ram1 0 131 (_component ram_256 )
		(_port
			((clock)(clk))
			((rw)(~ANONYMOUS~0))
			((cs)((i 3)))
			((address)(inst_value))
			((DataIn)(RA))
			((DataOut)(ramOutput))
		)
		(_use (_entity . ram_256)
			(_port
				((clock)(clock))
				((rw)(rw))
				((cs)(cs))
				((address)(address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ramOutput ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_architecture (_uni ))))
		(_signal (_internal ~ANONYMOUS~0 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
			(line__131(_architecture 2 0 131 (_assignment (_simple)(_target(24))(_sensitivity(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 3 -1
	)
)
I 000051 55 2181          1417552285795 behavioral
(_unit VHDL (ram_256 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417552285796 2014.12.02 15:31:25)
	(_source (\./../src/ram_256.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 585d0f5b510f584d0f0d4a070c5b5e5f5a5e595e0c)
	(_entity
		(_time 1417551724526)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1653          1417552285842 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417552285843 2014.12.02 15:31:25)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 8783868885d0809082d39edcd681d4818e81828085)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000051 55 2919          1417552285889 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417552285890 2014.12.02 15:31:25)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b6b3e1e2b5e1e5a0bdb0a5ede3b0b3b1b4b3e0b0b0)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417552285927 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417552285928 2014.12.02 15:31:25)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e5e1e4b7e5b3b9f6e6eff3bfe0e2e0e2ede6e4e6e3)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000045 55 885           1417552285965 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417552285966 2014.12.02 15:31:25)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 04005302555354120351155f510201020502510200)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 889           1417552285971 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417552285972 2014.12.02 15:31:25)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14114a13464242021341054f411211131c12421316)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417552285977 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417552285978 2014.12.02 15:31:25)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14104a13114313021319524e441210121012111316)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 884           1417552286032 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417552286033 2014.12.02 15:31:26)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 525652505205014453064608065404555054555453)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417552286038 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417552286039 2014.12.02 15:31:26)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 525602505505554400074308075456545755505454)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2936          1417552286079 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417552286080 2014.12.02 15:31:26)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 8185d68f84d6d197878593ded18287878087858785)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417552286116 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417552286117 2014.12.02 15:31:26)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a0a5f5f6a5f7f6b7a6a3b2faf0a6a3a7a4a6f6a7a2)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000048 55 9726          1417552286163 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417552286164 2014.12.02 15:31:26)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code cfcb989aca999ed9cb9a8c949bc9cec99cc8cac9ce)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 9912          1417552286226 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417552286227 2014.12.02 15:31:26)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0e0a0e0959590c18040c1b555c090d0858090c090e)
	(_entity
		(_time 1417475623781)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
		(ram_256
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 129 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 130 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation ram1 0 131 (_component ram_256 )
		(_port
			((clock)(clk))
			((rw)(~ANONYMOUS~0))
			((cs)((i 3)))
			((address)(inst_value))
			((DataIn)(RA))
			((DataOut)(ramOutput))
		)
		(_use (_entity . ram_256)
			(_port
				((clock)(clock))
				((rw)(rw))
				((cs)(cs))
				((address)(address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ramOutput ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_architecture (_uni ))))
		(_signal (_internal ~ANONYMOUS~0 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
			(line__131(_architecture 2 0 131 (_assignment (_simple)(_target(24))(_sensitivity(18)))))
			(line__134(_architecture 3 0 134 (_process (_target(19))(_sensitivity(20))(_read(18)))))
			(line__142(_architecture 4 0 142 (_process (_target(19))(_sensitivity(23))(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 5 -1
	)
)
V 000051 55 2181          1417552307075 behavioral
(_unit VHDL (ram_256 0 5 (behavioral 0 14 ))
	(_version vb4)
	(_time 1417552307076 2014.12.02 15:31:47)
	(_source (\./../src/ram_256.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 79767a78712e796c2e2c6b262d7a7f7e7b7f787f2d)
	(_entity
		(_time 1417551724526)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
V 000049 55 1653          1417552307121 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version vb4)
	(_time 1417552307122 2014.12.02 15:31:47)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a8a6fdfea5ffafbfadfcb1f3f9aefbaea1aeadafaa)
	(_entity
		(_time 1417475624388)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
V 000051 55 2919          1417552307163 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417552307164 2014.12.02 15:31:47)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d7d8d485d58084c1dcd1c48c82d1d2d0d5d281d1d1)
	(_entity
		(_time 1417475623801)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
V 000044 55 2934          1417552307201 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version vb4)
	(_time 1417552307202 2014.12.02 15:31:47)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code f6f8a3a7f5a0aae5f5fce0acf3f1f3f1fef5f7f5f0)
	(_entity
		(_time 1417475624457)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
V 000045 55 885           1417552307250 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version vb4)
	(_time 1417552307251 2014.12.02 15:31:47)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 353b3630656265233260246e603330333433603331)
	(_entity
		(_time 1417475623957)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
V 000045 55 889           1417552307257 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version vb4)
	(_time 1417552307258 2014.12.02 15:31:47)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 353a3f30666363233260246e603330323d33633237)
	(_entity
		(_time 1417475623973)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
V 000046 55 1817          1417552307263 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version vb4)
	(_time 1417552307264 2014.12.02 15:31:47)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 353b3f30316232233238736f653331333133303237)
	(_entity
		(_time 1417475623985)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000045 55 884           1417552307299 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version vb4)
	(_time 1417552307300 2014.12.02 15:31:47)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 646a3065623337726530703e306232636662636265)
	(_entity
		(_time 1417475624102)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . func 1 -1
	)
)
V 000045 55 2603          1417552307305 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version vb4)
	(_time 1417552307306 2014.12.02 15:31:47)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 646a6065653363723631753e316260626163666262)
	(_entity
		(_time 1417475624118)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000045 55 2936          1417552307338 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version vb4)
	(_time 1417552307339 2014.12.02 15:31:47)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 838d808d84d4d395858791dcd38085858285878587)
	(_entity
		(_time 1417475624186)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
V 000049 55 2933          1417552307378 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version vb4)
	(_time 1417552307379 2014.12.02 15:31:47)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b2bdb3e7b5e5e4a5b4b1a0e8e2b4b1b5b6b4e4b5b0)
	(_entity
		(_time 1417475624274)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
V 000048 55 9726          1417552307419 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version vb4)
	(_time 1417552307420 2014.12.02 15:31:47)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code d1dfd283838780c7d584928a85d7d0d782d6d4d7d0)
	(_entity
		(_time 1417475624529)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
V 000051 55 9912          1417552307459 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version vb4)
	(_time 1417552307460 2014.12.02 15:31:47)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 000f0307025702160a02155b520703065607020700)
	(_entity
		(_time 1417475623781)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
		(ram_256
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 129 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 130 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation ram1 0 131 (_component ram_256 )
		(_port
			((clock)(clk))
			((rw)(~ANONYMOUS~0))
			((cs)((i 3)))
			((address)(inst_value))
			((DataIn)(RA))
			((DataOut)(ramOutput))
		)
		(_use (_entity . ram_256)
			(_port
				((clock)(clock))
				((rw)(rw))
				((cs)(cs))
				((address)(address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ramOutput ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_architecture (_uni ))))
		(_signal (_internal ~ANONYMOUS~0 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
			(line__131(_architecture 2 0 131 (_assignment (_simple)(_target(24))(_sensitivity(18)))))
			(line__134(_architecture 3 0 134 (_process (_target(19))(_sensitivity(20))(_read(18)))))
			(line__142(_architecture 4 0 142 (_process (_target(19))(_sensitivity(23))(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 5 -1
	)
)
I 000051 55 2181          1417552640384 behavioral
(_unit VHDL (ram_256 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417552640385 2014.12.02 15:37:20)
	(_source (\./../src/ram_256.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code c6c19093c191c6d39193d49992c5c0c1c4c0c7c092)
	(_entity
		(_time 1417552640379)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1653          1417552640486 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version va7)
	(_time 1417552640487 2014.12.02 15:37:20)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 242225212573233321703d7f752277222d22212326)
	(_entity
		(_time 1417552640484)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000051 55 2816          1417552640534 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417552640535 2014.12.02 15:37:20)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 535404505504004558554008065556545156055555)
	(_entity
		(_time 1417552640532)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417552640575 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version va7)
	(_time 1417552640576 2014.12.02 15:37:20)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8284838d85d4de91818894d8878587858a81838184)
	(_entity
		(_time 1417552640573)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000045 55 976           1417552640630 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version va7)
	(_time 1417552640631 2014.12.02 15:37:20)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b1b7e5e5e5e6e1a7b6e4a0eae4b7b4b7b0b7e4b7b5)
	(_entity
		(_time 1417552640617)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 980           1417552640638 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version va7)
	(_time 1417552640639 2014.12.02 15:37:20)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c0c79d95969696d6c795d19b95c6c5c7c8c696c7c2)
	(_entity
		(_time 1417552640636)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417552640644 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version va7)
	(_time 1417552640645 2014.12.02 15:37:20)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c0c69d95c197c7d6c7cd869a90c6c4c6c4c6c5c7c2)
	(_entity
		(_time 1417552640642)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 975           1417552640677 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version va7)
	(_time 1417552640678 2014.12.02 15:37:20)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e0e6e3b2e2b7b3f6e1b4f4bab4e6b6e7e2e6e7e6e1)
	(_entity
		(_time 1417552640675)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417552640683 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version va7)
	(_time 1417552640684 2014.12.02 15:37:20)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code efe9bcbdbcb8e8f9bdbafeb5bae9ebe9eae8ede9e9)
	(_entity
		(_time 1417552640681)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2959          1417552640720 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version va7)
	(_time 1417552640721 2014.12.02 15:37:20)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0e0859085f595e18080a1c515e0d08080f080a080a)
	(_entity
		(_time 1417552640718)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417552640768 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version va7)
	(_time 1417552640769 2014.12.02 15:37:20)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 3d3a68396c6a6b2a3b3e2f676d3b3e3a393b6b3a3f)
	(_entity
		(_time 1417552640766)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000048 55 9595          1417552640805 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version va7)
	(_time 1417552640806 2014.12.02 15:37:20)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 5d5b0a5e5a0b0c4b59081e06095b5c5b0e5a585b5c)
	(_entity
		(_time 1417552640802)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 2181          1417552744659 behavioral
(_unit VHDL (ram_256 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417552744660 2014.12.02 15:39:04)
	(_source (\./../src/ram_256.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 10461717114710054745024f441316171216111644)
	(_entity
		(_time 1417552744657)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1653          1417552744713 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version va7)
	(_time 1417552744714 2014.12.02 15:39:04)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 3f686e3b6c6838283a6b26646e396c3936393a383d)
	(_entity
		(_time 1417552744711)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000051 55 2919          1417552744746 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417552744747 2014.12.02 15:39:04)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 6e38696e3e393d7865687d353b686b696c6b386868)
	(_entity
		(_time 1417552744744)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(7)(3)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(7)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417552744777 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version va7)
	(_time 1417552744778 2014.12.02 15:39:04)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8ddadc82dcdbd19e8e879bd7888a888a858e8c8e8b)
	(_entity
		(_time 1417552744775)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000045 55 976           1417552744808 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version va7)
	(_time 1417552744809 2014.12.02 15:39:04)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acfba8fbaafbfcbaabf9bdf7f9aaa9aaadaaf9aaa8)
	(_entity
		(_time 1417552744806)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 980           1417552744814 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version va7)
	(_time 1417552744815 2014.12.02 15:39:04)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acfaa1fba9fafabaabf9bdf7f9aaa9aba4aafaabae)
	(_entity
		(_time 1417552744812)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417552744820 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version va7)
	(_time 1417552744821 2014.12.02 15:39:04)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code acfba1fbfefbabbaaba1eaf6fcaaa8aaa8aaa9abae)
	(_entity
		(_time 1417552744818)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 975           1417552744844 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version va7)
	(_time 1417552744845 2014.12.02 15:39:04)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cb9c989f9b9c98ddca9fdf919fcd9dccc9cdcccdca)
	(_entity
		(_time 1417552744842)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417552744850 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version va7)
	(_time 1417552744851 2014.12.02 15:39:04)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code cb9cc89f9c9cccdd999eda919ecdcfcdceccc9cdcd)
	(_entity
		(_time 1417552744848)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2959          1417552744876 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version va7)
	(_time 1417552744877 2014.12.02 15:39:04)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code ebbcefb8bdbcbbfdedeff9b4bbe8ededeaedefedef)
	(_entity
		(_time 1417552744874)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417552744907 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version va7)
	(_time 1417552744908 2014.12.02 15:39:04)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0a5c0f0d5e5d5c1d0c0918505a0c090d0e0c5c0d08)
	(_entity
		(_time 1417552744905)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000048 55 9726          1417552744936 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version va7)
	(_time 1417552744937 2014.12.02 15:39:04)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 297e2e2d737f783f2d7c6a727d2f282f7a2e2c2f28)
	(_entity
		(_time 1417552744934)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 9912          1417552744970 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version va7)
	(_time 1417552744971 2014.12.02 15:39:04)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 481e4e4b421f4a5e424a5d131a4f4b4e1e4f4a4f48)
	(_entity
		(_time 1417552744968)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
		(ram_256
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 129 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 130 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation ram1 0 131 (_component ram_256 )
		(_port
			((clock)(clk))
			((rw)(~ANONYMOUS~0))
			((cs)((i 3)))
			((address)(inst_value))
			((DataIn)(RA))
			((DataOut)(ramOutput))
		)
		(_use (_entity . ram_256)
			(_port
				((clock)(clock))
				((rw)(rw))
				((cs)(cs))
				((address)(address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ramOutput ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_architecture (_uni ))))
		(_signal (_internal ~ANONYMOUS~0 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
			(line__131(_architecture 2 0 131 (_assignment (_simple)(_target(24))(_sensitivity(18)))))
			(line__134(_architecture 3 0 134 (_process (_target(19))(_sensitivity(20))(_read(18)))))
			(line__142(_architecture 4 0 142 (_process (_target(19))(_sensitivity(23))(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 5 -1
	)
)
I 000051 55 2181          1417553043124 behavioral
(_unit VHDL (ram_256 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417553043125 2014.12.02 15:44:03)
	(_source (\./../src/ram_256.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code f5f1f5a5f1a2f5e0a2a0e7aaa1f6f3f2f7f3f4f3a1)
	(_entity
		(_time 1417552744656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1653          1417553043172 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version va7)
	(_time 1417553043173 2014.12.02 15:44:03)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 242173212573233321703d7f752277222d22212326)
	(_entity
		(_time 1417552744710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000051 55 2919          1417553043204 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417553043205 2014.12.02 15:44:03)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 434742414514105548455018164546444146154545)
	(_entity
		(_time 1417552744743)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417553043236 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version va7)
	(_time 1417553043237 2014.12.02 15:44:03)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 6267356365343e7161687438676567656a61636164)
	(_entity
		(_time 1417552744774)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000045 55 976           1417553043261 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version va7)
	(_time 1417553043262 2014.12.02 15:44:03)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 727770732525226475276329277477747374277476)
	(_entity
		(_time 1417552744805)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 980           1417553043267 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version va7)
	(_time 1417553043268 2014.12.02 15:44:03)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81858a8fd6d7d79786d490dad48784868987d78683)
	(_entity
		(_time 1417552744811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417553043273 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version va7)
	(_time 1417553043274 2014.12.02 15:44:03)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 81848a8f81d68697868cc7dbd18785878587848683)
	(_entity
		(_time 1417552744817)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 975           1417553043611 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version va7)
	(_time 1417553043612 2014.12.02 15:44:03)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d9dc8b8ad28e8acfd88dcd838ddf8fdedbdfdedfd8)
	(_entity
		(_time 1417552744841)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417553043620 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version va7)
	(_time 1417553043621 2014.12.02 15:44:03)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e9ecebbbe5beeeffbbbcf8b3bcefedefeceeebefef)
	(_entity
		(_time 1417552744847)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2959          1417553043657 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version va7)
	(_time 1417553043658 2014.12.02 15:44:03)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 080d0c0e045f581e0e0c1a57580b0e0e090e0c0e0c)
	(_entity
		(_time 1417552744873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417553043683 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version va7)
	(_time 1417553043684 2014.12.02 15:44:03)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 27232122257071302124357d772124202321712025)
	(_entity
		(_time 1417552744904)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000048 55 9726          1417553043717 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version va7)
	(_time 1417553043718 2014.12.02 15:44:03)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 46434244131017504213051d124047401541434047)
	(_entity
		(_time 1417552744933)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 9912          1417553043757 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version va7)
	(_time 1417553043758 2014.12.02 15:44:03)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 66626367623164706c64733d346165603061646166)
	(_entity
		(_time 1417552744967)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
		(ram_256
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 129 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 130 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation ram1 0 131 (_component ram_256 )
		(_port
			((clock)(clk))
			((rw)(~ANONYMOUS~0))
			((cs)((i 3)))
			((address)(inst_value))
			((DataIn)(RA))
			((DataOut)(ramOutput))
		)
		(_use (_entity . ram_256)
			(_port
				((clock)(clock))
				((rw)(rw))
				((cs)(cs))
				((address)(address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ramOutput ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_architecture (_uni ))))
		(_signal (_internal ~ANONYMOUS~0 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
			(line__131(_architecture 2 0 131 (_assignment (_simple)(_target(24))(_sensitivity(18)))))
			(line__134(_architecture 3 0 134 (_process (_target(19))(_sensitivity(20))(_read(18)))))
			(line__142(_architecture 4 0 142 (_process (_target(19))(_sensitivity(23))(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 5 -1
	)
)
I 000051 55 2181          1417553122584 behavioral
(_unit VHDL (ram_256 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417553122585 2014.12.02 15:45:22)
	(_source (\./../src/ram_256.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 52535951510552470507400d065154555054535406)
	(_entity
		(_time 1417552744656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1653          1417553122638 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version va7)
	(_time 1417553122639 2014.12.02 15:45:22)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 9090cd9e95c7978795c489cbc196c3969996959792)
	(_entity
		(_time 1417552744710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000051 55 2919          1417553122669 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417553122670 2014.12.02 15:45:22)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b0b1bbe4b5e7e3a6bbb6a3ebe5b6b5b7b2b5e6b6b6)
	(_entity
		(_time 1417552744743)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417553122694 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version va7)
	(_time 1417553122695 2014.12.02 15:45:22)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code bfbfe2eaece9e3acbcb5a9e5bab8bab8b7bcbebcb9)
	(_entity
		(_time 1417552744774)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000045 55 976           1417553122718 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version va7)
	(_time 1417553122719 2014.12.02 15:45:22)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code deded68cde898ec8d98bcf858bd8dbd8dfd88bd8da)
	(_entity
		(_time 1417552744805)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 980           1417553122724 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version va7)
	(_time 1417553122725 2014.12.02 15:45:22)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dedfdf8cdd8888c8d98bcf858bd8dbd9d6d888d9dc)
	(_entity
		(_time 1417552744811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417553122730 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version va7)
	(_time 1417553122731 2014.12.02 15:45:22)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code dededf8c8a89d9c8d9d398848ed8dad8dad8dbd9dc)
	(_entity
		(_time 1417552744817)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 975           1417553122755 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version va7)
	(_time 1417553122756 2014.12.02 15:45:22)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fefea1afa9a9ade8ffaaeaa4aaf8a8f9fcf8f9f8ff)
	(_entity
		(_time 1417552744841)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417553122761 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version va7)
	(_time 1417553122762 2014.12.02 15:45:22)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code fefef1afaea9f9e8acabefa4abf8faf8fbf9fcf8f8)
	(_entity
		(_time 1417552744847)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2959          1417553122781 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version va7)
	(_time 1417553122782 2014.12.02 15:45:22)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 1d1d4d1a4d4a4d0b1b190f424d1e1b1b1c1b191b19)
	(_entity
		(_time 1417552744873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417553122804 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version va7)
	(_time 1417553122805 2014.12.02 15:45:22)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 2d2c7f287c7a7b3a2b2e3f777d2b2e2a292b7b2a2f)
	(_entity
		(_time 1417552744904)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000048 55 9726          1417553122837 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version va7)
	(_time 1417553122838 2014.12.02 15:45:22)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 4c4c1c4e4c1a1d5a48190f17184a4d4a1f4b494a4d)
	(_entity
		(_time 1417552744933)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 9912          1417553122869 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version va7)
	(_time 1417553122870 2014.12.02 15:45:22)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 7b7a2a7b2b2c796d71796e20297c787d2d7c797c7b)
	(_entity
		(_time 1417552744967)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
		(ram_256
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 129 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 130 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation ram1 0 131 (_component ram_256 )
		(_port
			((clock)(clk))
			((rw)(~ANONYMOUS~0))
			((cs)((i 3)))
			((address)(inst_value))
			((DataIn)(RA))
			((DataOut)(ramOutput))
		)
		(_use (_entity . ram_256)
			(_port
				((clock)(clock))
				((rw)(rw))
				((cs)(cs))
				((address)(address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ramOutput ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_architecture (_uni ))))
		(_signal (_internal ~ANONYMOUS~0 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
			(line__131(_architecture 2 0 131 (_assignment (_simple)(_target(24))(_sensitivity(18)))))
			(line__134(_architecture 3 0 134 (_process (_target(19))(_sensitivity(20))(_read(18)))))
			(line__142(_architecture 4 0 142 (_process (_target(19))(_sensitivity(23))(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 5 -1
	)
)
I 000051 55 2181          1417553140279 behavioral
(_unit VHDL (ram_256 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417553140280 2014.12.02 15:45:40)
	(_source (\./../src/ram_256.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 792f2e78712e796c2e2c6b262d7a7f7e7b7f787f2d)
	(_entity
		(_time 1417552744656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1653          1417553140328 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version va7)
	(_time 1417553140329 2014.12.02 15:45:40)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a8ffa9fea5ffafbfadfcb1f3f9aefbaea1aeadafaa)
	(_entity
		(_time 1417552744710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000051 55 2919          1417553140359 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417553140360 2014.12.02 15:45:40)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code c7919092c59094d1ccc1d49c92c1c2c0c5c291c1c1)
	(_entity
		(_time 1417552744743)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417553140391 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version va7)
	(_time 1417553140392 2014.12.02 15:45:40)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code e6b1e7b4e5b0baf5e5ecf0bce3e1e3e1eee5e7e5e0)
	(_entity
		(_time 1417552744774)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000045 55 976           1417553140422 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version va7)
	(_time 1417553140423 2014.12.02 15:45:40)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 06515100555156100153175d530003000700530002)
	(_entity
		(_time 1417552744805)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 980           1417553140428 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version va7)
	(_time 1417553140429 2014.12.02 15:45:40)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 06505800565050100153175d530003010e00500104)
	(_entity
		(_time 1417552744811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417553140434 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version va7)
	(_time 1417553140435 2014.12.02 15:45:40)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 0651580001510110010b405c560002000200030104)
	(_entity
		(_time 1417552744817)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 975           1417553140458 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version va7)
	(_time 1417553140459 2014.12.02 15:45:40)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 25722520227276332471317f712373222723222324)
	(_entity
		(_time 1417552744841)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417553140464 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version va7)
	(_time 1417553140465 2014.12.02 15:45:40)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 25727520257222337770347f702321232022272323)
	(_entity
		(_time 1417552744847)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2959          1417553140495 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version va7)
	(_time 1417553140496 2014.12.02 15:45:40)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 54030357540304425250460b045752525552505250)
	(_entity
		(_time 1417552744873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417553140525 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version va7)
	(_time 1417553140526 2014.12.02 15:45:40)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 633536626534357465607139336560646765356461)
	(_entity
		(_time 1417552744904)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000048 55 9726          1417553140557 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version va7)
	(_time 1417553140558 2014.12.02 15:45:40)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 92c5c59dc3c4c38496c7d1c9c6949394c195979493)
	(_entity
		(_time 1417552744933)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 9912          1417553140592 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version va7)
	(_time 1417553140593 2014.12.02 15:45:40)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code b1e7e7e4b2e6b3a7bbb3a4eae3b6b2b7e7b6b3b6b1)
	(_entity
		(_time 1417552744967)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
		(ram_256
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 129 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 130 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation ram1 0 131 (_component ram_256 )
		(_port
			((clock)(clk))
			((rw)(~ANONYMOUS~0))
			((cs)((i 3)))
			((address)(inst_value))
			((DataIn)(RA))
			((DataOut)(ramOutput))
		)
		(_use (_entity . ram_256)
			(_port
				((clock)(clock))
				((rw)(rw))
				((cs)(cs))
				((address)(address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ramOutput ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_architecture (_uni ))))
		(_signal (_internal ~ANONYMOUS~0 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
			(line__131(_architecture 2 0 131 (_assignment (_simple)(_target(24))(_sensitivity(18)))))
			(line__134(_architecture 3 0 134 (_process (_target(19))(_sensitivity(20))(_read(18)))))
			(line__142(_architecture 4 0 142 (_process (_target(19))(_sensitivity(23))(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 5 -1
	)
)
I 000051 55 2181          1417553170286 behavioral
(_unit VHDL (ram_256 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417553170287 2014.12.02 15:46:10)
	(_source (\./../src/ram_256.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a9aca8fea1fea9bcfefcbbf6fdaaafaeabafa8affd)
	(_entity
		(_time 1417552744656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1653          1417553170336 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version va7)
	(_time 1417553170337 2014.12.02 15:46:10)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d8dc8f8bd58fdfcfdd8cc18389de8bded1dedddfda)
	(_entity
		(_time 1417552744710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000051 55 2919          1417553170367 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417553170368 2014.12.02 15:46:10)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f7f2f6a7f5a0a4e1fcf1e4aca2f1f2f0f5f2a1f1f1)
	(_entity
		(_time 1417552744743)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417553170393 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version va7)
	(_time 1417553170394 2014.12.02 15:46:10)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 1612461015404a05151c004c131113111e15171510)
	(_entity
		(_time 1417552744774)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000045 55 976           1417553170422 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version va7)
	(_time 1417553170423 2014.12.02 15:46:10)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36323333656166203163276d633033303730633032)
	(_entity
		(_time 1417552744805)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 980           1417553170428 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version va7)
	(_time 1417553170429 2014.12.02 15:46:10)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36333a33666060203163276d633033313e30603134)
	(_entity
		(_time 1417552744811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417553170434 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version va7)
	(_time 1417553170435 2014.12.02 15:46:10)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 36323a3331613120313b706c663032303230333134)
	(_entity
		(_time 1417552744817)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 975           1417553170457 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version va7)
	(_time 1417553170458 2014.12.02 15:46:10)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55510757520206435401410f015303525753525354)
	(_entity
		(_time 1417552744841)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417553170463 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version va7)
	(_time 1417553170464 2014.12.02 15:46:10)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 55515757550252430700440f005351535052575353)
	(_entity
		(_time 1417552744847)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2959          1417553170490 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version va7)
	(_time 1417553170491 2014.12.02 15:46:10)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 74707175742324627270662b247772727572707270)
	(_entity
		(_time 1417552744873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417553170515 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version va7)
	(_time 1417553170516 2014.12.02 15:46:10)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9396949d95c4c584959081c9c39590949795c59491)
	(_entity
		(_time 1417552744904)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000048 55 9726          1417553170546 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version va7)
	(_time 1417553170547 2014.12.02 15:46:10)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code b3b7b6e7e3e5e2a5b7e6f0e8e7b5b2b5e0b4b6b5b2)
	(_entity
		(_time 1417552744933)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 9912          1417553170575 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version va7)
	(_time 1417553170576 2014.12.02 15:46:10)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d2d7d681d285d0c4d8d0c78980d5d1d484d5d0d5d2)
	(_entity
		(_time 1417552744967)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
		(ram_256
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 129 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 130 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation ram1 0 131 (_component ram_256 )
		(_port
			((clock)(clk))
			((rw)(~ANONYMOUS~0))
			((cs)((i 3)))
			((address)(inst_value))
			((DataIn)(RA))
			((DataOut)(ramOutput))
		)
		(_use (_entity . ram_256)
			(_port
				((clock)(clock))
				((rw)(rw))
				((cs)(cs))
				((address)(address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ramOutput ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_architecture (_uni ))))
		(_signal (_internal ~ANONYMOUS~0 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
			(line__131(_architecture 2 0 131 (_assignment (_simple)(_target(24))(_sensitivity(18)))))
			(line__134(_architecture 3 0 134 (_process (_target(19))(_sensitivity(20))(_read(18)))))
			(line__142(_architecture 4 0 142 (_process (_target(19))(_sensitivity(23))(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 5 -1
	)
)
I 000056 55 6828          1417553170610 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1417553170611 2014.12.02 15:46:10)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f1f4f5a0f2a6f3e7f6fee4aaa3f6f2f7a7f6f3f4a7)
	(_entity
		(_time 1417553043786)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(processor
			(_object
				(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_entity (_out ))))
				(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~134 0 17 (_entity (_out ))))
				(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~136 0 18 (_entity (_out ))))
				(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~138 0 19 (_entity (_out ))))
				(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 20 (_entity (_out ))))
				(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 21 (_entity (_out ))))
				(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 22 (_entity (_out ))))
				(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 23 (_entity (_out ))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 24 (_entity (_buffer ))))
				(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 25 (_entity (_buffer ))))
				(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 26 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component processor )
		(_port
			((instruction)(instruction))
			((clk)(clk))
			((R0)(R0))
			((R1)(R1))
			((R2)(R2))
			((R3)(R3))
			((R4)(R4))
			((R5)(R5))
			((R6)(R6))
			((R7)(R7))
			((RA)(RA))
			((RB)(RB))
			((RC)(RC))
		)
		(_use (_entity . processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 43 (_architecture (_uni ))))
		(_process
			(INSTR_PROCESS(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463490 33686018 33686018 33751555 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 410 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 76 (processor_tb))
	(_version va7)
	(_time 1417553170614 2014.12.02 15:46:10)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f1f4f1a1f5a7a6e6f5f0e3aba5f7a4f7f2f7f9f4a7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . processor behavioral
			)
		)
	)
)
I 000051 55 2181          1417553180947 behavioral
(_unit VHDL (ram_256 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417553180948 2014.12.02 15:46:20)
	(_source (\./../src/ram_256.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 595a0f5a510e594c0e0c4b060d5a5f5e5b5f585f0d)
	(_entity
		(_time 1417552744656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1653          1417553181001 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version va7)
	(_time 1417553181002 2014.12.02 15:46:20)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 888a888785df8f9f8ddc91d3d98edb8e818e8d8f8a)
	(_entity
		(_time 1417552744710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000051 55 2919          1417553181032 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417553181033 2014.12.02 15:46:21)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code a7a4f1f0a5f0f4b1aca1b4fcf2a1a2a0a5a2f1a1a1)
	(_entity
		(_time 1417552744743)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417553181058 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version va7)
	(_time 1417553181059 2014.12.02 15:46:21)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code c6c4c692c5909ad5c5ccd09cc3c1c3c1cec5c7c5c0)
	(_entity
		(_time 1417552744774)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000045 55 976           1417553181083 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version va7)
	(_time 1417553181084 2014.12.02 15:46:21)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d6d48384858186c0d183c78d83d0d3d0d7d083d0d2)
	(_entity
		(_time 1417552744805)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 980           1417553181089 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version va7)
	(_time 1417553181090 2014.12.02 15:46:21)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d6d58a84868080c0d183c78d83d0d3d1ded080d1d4)
	(_entity
		(_time 1417552744811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417553181095 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version va7)
	(_time 1417553181096 2014.12.02 15:46:21)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e5e7b9b6e1b2e2f3e2e8a3bfb5e3e1e3e1e3e0e2e7)
	(_entity
		(_time 1417552744817)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 975           1417553181119 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version va7)
	(_time 1417553181120 2014.12.02 15:46:21)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f5f7f7a4f2a2a6e3f4a1e1afa1f3a3f2f7f3f2f3f4)
	(_entity
		(_time 1417552744841)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417553181125 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version va7)
	(_time 1417553181126 2014.12.02 15:46:21)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 05075602055202135750145f500301030002070303)
	(_entity
		(_time 1417552744847)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2959          1417553181144 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version va7)
	(_time 1417553181145 2014.12.02 15:46:21)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 14164013144344021210064b441712121512101210)
	(_entity
		(_time 1417552744873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417553181169 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version va7)
	(_time 1417553181170 2014.12.02 15:46:21)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 34376230356362233237266e643237333032623336)
	(_entity
		(_time 1417552744904)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000048 55 9726          1417553181201 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version va7)
	(_time 1417553181202 2014.12.02 15:46:21)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 535107500305024557061008075552550054565552)
	(_entity
		(_time 1417552744933)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 9912          1417553181229 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version va7)
	(_time 1417553181230 2014.12.02 15:46:21)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 727127727225706478706729207571742475707572)
	(_entity
		(_time 1417552744967)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
		(ram_256
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 129 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 130 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation ram1 0 131 (_component ram_256 )
		(_port
			((clock)(clk))
			((rw)(~ANONYMOUS~0))
			((cs)((i 3)))
			((address)(inst_value))
			((DataIn)(RA))
			((DataOut)(ramOutput))
		)
		(_use (_entity . ram_256)
			(_port
				((clock)(clock))
				((rw)(rw))
				((cs)(cs))
				((address)(address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ramOutput ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_architecture (_uni ))))
		(_signal (_internal ~ANONYMOUS~0 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
			(line__131(_architecture 2 0 131 (_assignment (_simple)(_target(24))(_sensitivity(18)))))
			(line__134(_architecture 3 0 134 (_process (_target(19))(_sensitivity(20))(_read(18)))))
			(line__142(_architecture 4 0 142 (_process (_target(19))(_sensitivity(23))(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 5 -1
	)
)
I 000056 55 6828          1417553181264 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1417553181265 2014.12.02 15:46:21)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9192c49f92c69387969e84cac3969297c7969394c7)
	(_entity
		(_time 1417553043786)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(processor
			(_object
				(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_entity (_out ))))
				(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~134 0 17 (_entity (_out ))))
				(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~136 0 18 (_entity (_out ))))
				(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~138 0 19 (_entity (_out ))))
				(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 20 (_entity (_out ))))
				(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 21 (_entity (_out ))))
				(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 22 (_entity (_out ))))
				(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 23 (_entity (_out ))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 24 (_entity (_buffer ))))
				(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 25 (_entity (_buffer ))))
				(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 26 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component processor )
		(_port
			((instruction)(instruction))
			((clk)(clk))
			((R0)(R0))
			((R1)(R1))
			((R2)(R2))
			((R3)(R3))
			((R4)(R4))
			((R5)(R5))
			((R6)(R6))
			((R7)(R7))
			((RA)(RA))
			((RB)(RB))
			((RC)(RC))
		)
		(_use (_entity . processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 43 (_architecture (_uni ))))
		(_process
			(INSTR_PROCESS(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463490 33686018 33686018 33751555 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 410 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 76 (processor_tb))
	(_version va7)
	(_time 1417553181268 2014.12.02 15:46:21)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 9192c09e95c7c686959083cbc597c49792979994c7)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . processor behavioral
			)
		)
	)
)
I 000051 55 2181          1417553507040 behavioral
(_unit VHDL (ram_256 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417553507041 2014.12.02 15:51:47)
	(_source (\./../src/ram_256.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 171412101140170240420548431411101511161143)
	(_entity
		(_time 1417552744656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1653          1417553507094 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version va7)
	(_time 1417553507095 2014.12.02 15:51:47)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 555706575502524250014c0e045306535c53505257)
	(_entity
		(_time 1417552744710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000051 55 2919          1417553507127 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417553507128 2014.12.02 15:51:47)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 75767074752226637e73662e207370727770237373)
	(_entity
		(_time 1417552744743)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417553507166 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version va7)
	(_time 1417553507167 2014.12.02 15:51:47)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 9496c79a95c2c887979e82ce919391939c97959792)
	(_entity
		(_time 1417552744774)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000045 55 976           1417553507203 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version va7)
	(_time 1417553507204 2014.12.02 15:51:47)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3c1c596959493d5c496d29896c5c6c5c2c596c5c7)
	(_entity
		(_time 1417552744805)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 980           1417553507209 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version va7)
	(_time 1417553507210 2014.12.02 15:51:47)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3c0cc96969595d5c496d29896c5c6c4cbc595c4c1)
	(_entity
		(_time 1417552744811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417553507215 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version va7)
	(_time 1417553507216 2014.12.02 15:51:47)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c3c1cc96c194c4d5c4ce859993c5c7c5c7c5c6c4c1)
	(_entity
		(_time 1417552744817)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 975           1417553507243 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version va7)
	(_time 1417553507244 2014.12.02 15:51:47)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e2e0b3b0e2b5b1f4e3b6f6b8b6e4b4e5e0e4e5e4e3)
	(_entity
		(_time 1417552744841)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417553507249 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version va7)
	(_time 1417553507250 2014.12.02 15:51:47)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code f2f0f3a3f5a5f5e4a0a7e3a8a7f4f6f4f7f5f0f4f4)
	(_entity
		(_time 1417552744847)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2959          1417553507276 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version va7)
	(_time 1417553507277 2014.12.02 15:51:47)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 01030807045651170705135e510207070007050705)
	(_entity
		(_time 1417552744873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417553507308 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version va7)
	(_time 1417553507309 2014.12.02 15:51:47)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 30333b34356766273633226a603633373436663732)
	(_entity
		(_time 1417552744904)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000048 55 9726          1417553507346 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version va7)
	(_time 1417553507347 2014.12.02 15:51:47)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 4f4d464d4a191e594b1a0c141b494e491c484a494e)
	(_entity
		(_time 1417552744933)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000056 55 6828          1417553507406 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1417553507407 2014.12.02 15:51:47)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 8e8d8681d9d98c9889819bd5dc898d88d8898c8bd8)
	(_entity
		(_time 1417553043786)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(processor
			(_object
				(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_entity (_out ))))
				(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~134 0 17 (_entity (_out ))))
				(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~136 0 18 (_entity (_out ))))
				(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~138 0 19 (_entity (_out ))))
				(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 20 (_entity (_out ))))
				(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 21 (_entity (_out ))))
				(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 22 (_entity (_out ))))
				(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 23 (_entity (_out ))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 24 (_entity (_buffer ))))
				(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 25 (_entity (_buffer ))))
				(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 26 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component processor )
		(_port
			((instruction)(instruction))
			((clk)(clk))
			((R0)(R0))
			((R1)(R1))
			((R2)(R2))
			((R3)(R3))
			((R4)(R4))
			((R5)(R5))
			((R6)(R6))
			((R7)(R7))
			((RA)(RA))
			((RB)(RB))
			((RC)(RC))
		)
		(_use (_entity . processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 43 (_architecture (_uni ))))
		(_process
			(INSTR_PROCESS(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463490 33686018 33686018 33751555 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 410 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 76 (processor_tb))
	(_version va7)
	(_time 1417553507411 2014.12.02 15:51:47)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 8e8d8280ded8d9998a8f9cd4da88db888d88868bd8)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . processor behavioral
			)
		)
	)
)
I 000051 55 2181          1417553515720 behavioral
(_unit VHDL (ram_256 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417553515721 2014.12.02 15:51:55)
	(_source (\./../src/ram_256.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 06070d000151061351531459520500010400070052)
	(_entity
		(_time 1417552744656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1653          1417553515776 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version va7)
	(_time 1417553515777 2014.12.02 15:51:55)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code 353568313562322230612c6e643366333c33303237)
	(_entity
		(_time 1417552744710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000051 55 2919          1417553515813 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417553515814 2014.12.02 15:51:55)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 64656f64653337726f62773f316261636661326262)
	(_entity
		(_time 1417552744743)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417553515844 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version va7)
	(_time 1417553515845 2014.12.02 15:51:55)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 8383de8c85d5df90808995d9868486848b80828085)
	(_entity
		(_time 1417552744774)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000045 55 976           1417553515868 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version va7)
	(_time 1417553515869 2014.12.02 15:51:55)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 93939b9cc5c4c38594c682c8c69596959295c69597)
	(_entity
		(_time 1417552744805)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 980           1417553515874 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version va7)
	(_time 1417553515875 2014.12.02 15:51:55)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 9392929cc6c5c58594c682c8c69596949b95c59491)
	(_entity
		(_time 1417552744811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417553515880 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version va7)
	(_time 1417553515881 2014.12.02 15:51:55)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code a3a3a2f4a1f4a4b5a4aee5f9f3a5a7a5a7a5a6a4a1)
	(_entity
		(_time 1417552744817)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 975           1417553515903 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version va7)
	(_time 1417553515904 2014.12.02 15:51:55)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c2c29d96c29591d4c396d69896c494c5c0c4c5c4c3)
	(_entity
		(_time 1417552744841)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417553515909 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version va7)
	(_time 1417553515910 2014.12.02 15:51:55)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code c2c2cd96c595c5d49097d39897c4c6c4c7c5c0c4c4)
	(_entity
		(_time 1417552744847)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2959          1417553515937 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version va7)
	(_time 1417553515938 2014.12.02 15:51:55)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code e1e1e9b2e4b6b1f7e7e5f3beb1e2e7e7e0e7e5e7e5)
	(_entity
		(_time 1417552744873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417553516001 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version va7)
	(_time 1417553516002 2014.12.02 15:51:55)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 20217225257776372623327a702623272426762722)
	(_entity
		(_time 1417552744904)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000048 55 9726          1417553516034 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version va7)
	(_time 1417553516035 2014.12.02 15:51:56)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code 3f3f6f3a3a696e293b6a7c646b393e396c383a393e)
	(_entity
		(_time 1417552744933)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 9912          1417553516067 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version va7)
	(_time 1417553516068 2014.12.02 15:51:56)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 5e5f0f5c09095c48545c4b050c595d5808595c595e)
	(_entity
		(_time 1417552744967)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
		(ram_256
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 129 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 130 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation ram1 0 131 (_component ram_256 )
		(_port
			((clock)(clk))
			((rw)(~ANONYMOUS~0))
			((cs)((i 3)))
			((address)(inst_value))
			((DataIn)(RA))
			((DataOut)(ramOutput))
		)
		(_use (_entity . ram_256)
			(_port
				((clock)(clock))
				((rw)(rw))
				((cs)(cs))
				((address)(address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ramOutput ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_architecture (_uni ))))
		(_signal (_internal ~ANONYMOUS~0 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
			(line__131(_architecture 2 0 131 (_assignment (_simple)(_target(24))(_sensitivity(18)))))
			(line__134(_architecture 3 0 134 (_process (_target(19))(_sensitivity(20))(_read(18)))))
			(line__142(_architecture 4 0 142 (_process (_target(19))(_sensitivity(23))(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 5 -1
	)
)
I 000056 55 6828          1417553516097 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1417553516098 2014.12.02 15:51:56)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7d7c2c7d2b2a7f6b7a7268262f7a7e7b2b7a7f782b)
	(_entity
		(_time 1417553043786)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(processor
			(_object
				(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_entity (_out ))))
				(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~134 0 17 (_entity (_out ))))
				(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~136 0 18 (_entity (_out ))))
				(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~138 0 19 (_entity (_out ))))
				(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 20 (_entity (_out ))))
				(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 21 (_entity (_out ))))
				(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 22 (_entity (_out ))))
				(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 23 (_entity (_out ))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 24 (_entity (_buffer ))))
				(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 25 (_entity (_buffer ))))
				(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 26 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component processor )
		(_port
			((instruction)(instruction))
			((clk)(clk))
			((R0)(R0))
			((R1)(R1))
			((R2)(R2))
			((R3)(R3))
			((R4)(R4))
			((R5)(R5))
			((R6)(R6))
			((R7)(R7))
			((RA)(RA))
			((RB)(RB))
			((RC)(RC))
		)
		(_use (_entity . processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 43 (_architecture (_uni ))))
		(_process
			(INSTR_PROCESS(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463490 33686018 33686018 33751555 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 410 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 76 (processor_tb))
	(_version va7)
	(_time 1417553516101 2014.12.02 15:51:56)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7d7c287c2c2b2a6a797c6f27297b287b7e7b75782b)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . processor behavioral
			)
		)
	)
)
I 000051 55 10010         1417554387974 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version va7)
	(_time 1417554387975 2014.12.02 16:06:27)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 40154843421742561213551b124743461647424740)
	(_entity
		(_time 1417552744967)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
		(ram_256
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 129 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 130 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation ram1 0 131 (_component ram_256 )
		(_port
			((clock)(clk))
			((rw)(~ANONYMOUS~0))
			((cs)((i 3)))
			((address)(inst_value))
			((DataIn)(RA))
			((DataOut)(ramOutput))
		)
		(_use (_entity . ram_256)
			(_port
				((clock)(clock))
				((rw)(rw))
				((cs)(cs))
				((address)(address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ramOutput ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_architecture (_uni ))))
		(_signal (_internal ~ANONYMOUS~0 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
			(line__131(_architecture 2 0 131 (_assignment (_simple)(_target(24))(_sensitivity(18)))))
			(line__134(_architecture 3 0 134 (_process (_target(2)(3)(4)(5)(6)(7)(8)(9)(19))(_sensitivity(20)(16))(_dssslsensitivity 1)(_read(18)))))
			(line__154(_architecture 4 0 154 (_process (_target(2)(3)(4)(5)(6)(7)(8)(9)(19))(_sensitivity(23)(14))(_dssslsensitivity 1)(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 5 -1
	)
)
I 000056 55 6828          1417554388039 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1417554388040 2014.12.02 16:06:28)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 7f2a777f2b287d6978286a242d787c7929787d7a29)
	(_entity
		(_time 1417553043786)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(processor
			(_object
				(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_entity (_out ))))
				(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~134 0 17 (_entity (_out ))))
				(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~136 0 18 (_entity (_out ))))
				(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~138 0 19 (_entity (_out ))))
				(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 20 (_entity (_out ))))
				(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 21 (_entity (_out ))))
				(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 22 (_entity (_out ))))
				(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 23 (_entity (_out ))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 24 (_entity (_buffer ))))
				(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 25 (_entity (_buffer ))))
				(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 26 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation UUT 0 51 (_component processor )
		(_port
			((instruction)(instruction))
			((clk)(clk))
			((R0)(R0))
			((R1)(R1))
			((R2)(R2))
			((R3)(R3))
			((R4)(R4))
			((R5)(R5))
			((R6)(R6))
			((R7)(R7))
			((RA)(RA))
			((RB)(RB))
			((RC)(RC))
		)
		(_use (_entity . processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 43 (_architecture (_uni ))))
		(_process
			(INSTR_PROCESS(_architecture 0 0 69 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463490 33686018 33686018 33751555 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 410 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 77 (processor_tb))
	(_version va7)
	(_time 1417554388044 2014.12.02 16:06:28)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 8fda8381dcd9d8988b8e9dd5db89da898c89878ad9)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . processor behavioral
			)
		)
	)
)
I 000051 55 2181          1417554529402 behavioral
(_unit VHDL (ram_256 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417554529403 2014.12.02 16:08:49)
	(_source (\./../src/ram_256.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code beecbceaeae9beabe9ebace1eabdb8b9bcb8bfb8ea)
	(_entity
		(_time 1417552744656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
I 000049 55 1653          1417554529460 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version va7)
	(_time 1417554529461 2014.12.02 16:08:49)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code edbeb9bfbcbaeafae8b9f4b6bcebbeebe4ebe8eaef)
	(_entity
		(_time 1417552744710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
I 000051 55 2919          1417554529492 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417554529493 2014.12.02 16:08:49)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 0c5e0f0a5a5b5f1a070a1f57590a090b0e095a0a0a)
	(_entity
		(_time 1417552744743)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
I 000044 55 2934          1417554529523 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version va7)
	(_time 1417554529524 2014.12.02 16:08:49)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 2b787e2e7c7d773828213d712e2c2e2c23282a282d)
	(_entity
		(_time 1417552744774)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
I 000045 55 976           1417554529553 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version va7)
	(_time 1417554529554 2014.12.02 16:08:49)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b184b494c1c1b5d4c1e5a101e4d4e4d4a4d1e4d4f)
	(_entity
		(_time 1417552744805)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 980           1417554529559 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version va7)
	(_time 1417554529560 2014.12.02 16:08:49)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 4b1942494f1d1d5d4c1e5a101e4d4e4c434d1d4c49)
	(_entity
		(_time 1417552744811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000046 55 1817          1417554529565 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version va7)
	(_time 1417554529566 2014.12.02 16:08:49)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 5a0953590a0d5d4c5d571c000a5c5e5c5e5c5f5d58)
	(_entity
		(_time 1417552744817)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 975           1417554529589 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version va7)
	(_time 1417554529590 2014.12.02 16:08:49)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 792a2e79722e2a6f782d6d232d7f2f7e7b7f7e7f78)
	(_entity
		(_time 1417552744841)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
I 000045 55 2603          1417554529595 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version va7)
	(_time 1417554529596 2014.12.02 16:08:49)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 792a7e79752e7e6f2b2c68232c7f7d7f7c7e7b7f7f)
	(_entity
		(_time 1417552744847)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
I 000045 55 2959          1417554529653 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version va7)
	(_time 1417554529654 2014.12.02 16:08:49)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code b8ebb8ecb4efe8aebebcaae7e8bbbebeb9bebcbebc)
	(_entity
		(_time 1417552744873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
I 000049 55 2933          1417554529685 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version va7)
	(_time 1417554529686 2014.12.02 16:08:49)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code d785d584d58081c0d1d4c58d87d1d4d0d3d181d0d5)
	(_entity
		(_time 1417552744904)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
I 000048 55 9726          1417554529713 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version va7)
	(_time 1417554529714 2014.12.02 16:08:49)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code f6a5f6a6a3a0a7e0f2a3b5ada2f0f7f0a5f1f3f0f7)
	(_entity
		(_time 1417552744933)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
I 000051 55 10010         1417554529742 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version va7)
	(_time 1417554529743 2014.12.02 16:08:49)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code 06540401025104105455135d540105005001040106)
	(_entity
		(_time 1417552744967)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
		(ram_256
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 129 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 130 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation ram1 0 131 (_component ram_256 )
		(_port
			((clock)(clk))
			((rw)(~ANONYMOUS~0))
			((cs)((i 3)))
			((address)(inst_value))
			((DataIn)(RA))
			((DataOut)(ramOutput))
		)
		(_use (_entity . ram_256)
			(_port
				((clock)(clock))
				((rw)(rw))
				((cs)(cs))
				((address)(address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ramOutput ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_architecture (_uni ))))
		(_signal (_internal ~ANONYMOUS~0 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
			(line__131(_architecture 2 0 131 (_assignment (_simple)(_target(24))(_sensitivity(18)))))
			(line__134(_architecture 3 0 134 (_process (_target(2)(3)(4)(5)(6)(7)(8)(9)(19))(_sensitivity(20)(16))(_dssslsensitivity 1)(_read(18)))))
			(line__154(_architecture 4 0 154 (_process (_target(2)(3)(4)(5)(6)(7)(8)(9)(19))(_sensitivity(23)(14))(_dssslsensitivity 1)(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 5 -1
	)
)
I 000056 55 6828          1417554529779 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1417554529780 2014.12.02 16:08:49)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 3567373132623723323a206e673236336332373063)
	(_entity
		(_time 1417553043786)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(processor
			(_object
				(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_entity (_out ))))
				(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~134 0 17 (_entity (_out ))))
				(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~136 0 18 (_entity (_out ))))
				(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~138 0 19 (_entity (_out ))))
				(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 20 (_entity (_out ))))
				(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 21 (_entity (_out ))))
				(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 22 (_entity (_out ))))
				(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 23 (_entity (_out ))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 24 (_entity (_buffer ))))
				(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 25 (_entity (_buffer ))))
				(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 26 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component processor )
		(_port
			((instruction)(instruction))
			((clk)(clk))
			((R0)(R0))
			((R1)(R1))
			((R2)(R2))
			((R3)(R3))
			((R4)(R4))
			((R5)(R5))
			((R6)(R6))
			((R7)(R7))
			((RA)(RA))
			((RB)(RB))
			((RC)(RC))
		)
		(_use (_entity . processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 33 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 43 (_architecture (_uni ))))
		(_process
			(INSTR_PROCESS(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463490 33686018 33686018 33751555 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
I 000042 55 410 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 76 (processor_tb))
	(_version va7)
	(_time 1417554529783 2014.12.02 16:08:49)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code 35673330356362223134276f6133603336333d3063)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . processor behavioral
			)
		)
	)
)
V 000051 55 2181          1417554586982 behavioral
(_unit VHDL (ram_256 0 5 (behavioral 0 14 ))
	(_version va7)
	(_time 1417554586983 2014.12.02 16:09:46)
	(_source (\./../src/ram_256.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	(_code a8fcabffa1ffa8bdfffdbaf7fcabaeafaaaea9aefc)
	(_entity
		(_time 1417552744656)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~122 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ram_array 0 15 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 255))))))
		(_signal (_internal ram ram_array 0 16 (_architecture (_uni ))))
		(_process
			(line__18(_architecture 0 0 18 (_process (_simple)(_target(6)(5))(_sensitivity(0)(1)(2))(_monitor)(_read(6)(3)(4)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(67372036 67372036 67372036 67372036 )
	)
	(_model . behavioral 1 -1
	)
)
V 000049 55 1653          1417554587028 multiply
(_unit VHDL (multiplier16 0 8 (multiply 0 21 ))
	(_version va7)
	(_time 1417554587029 2014.12.02 16:09:47)
	(_source (\./../src/multiplier16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_code d7828284d580d0c0d283ce8c86d184d1ded1d2d0d5)
	(_entity
		(_time 1417552744710)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal x ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24 (_architecture (_uni ))))
		(_process
			(line__29(_architecture 0 0 29 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_model . multiply 1 -1
	)
)
V 000051 55 2919          1417554587060 behavioral
(_unit VHDL (register_file_16x8 0 5 (behavioral 0 17 ))
	(_version va7)
	(_time 1417554587061 2014.12.02 16:09:47)
	(_source (\./../src/register_file_16x8.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code f6a2f5a6f5a1a5e0fdf0e5ada3f0f3f1f4f3a0f0f0)
	(_entity
		(_time 1417552744743)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_object
		(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in )(_event))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~12 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~122 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~124 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~126 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~128 0 13 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal register_array 0 19 (_array ~STD_LOGIC_VECTOR{15~downto~0}~13 ((_to (i 0)(i 7))))))
		(_signal (_internal register_file register_array 0 20 (_architecture (_uni ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_target(7))(_sensitivity(0)(1)(2))(_dssslsensitivity 1))))
			(line__30(_architecture 1 0 30 (_assignment (_simple)(_target(5))(_sensitivity(3)(7)))))
			(line__32(_architecture 2 0 32 (_assignment (_simple)(_target(6))(_sensitivity(4)(7)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.NUMERIC_STD.UNRESOLVED_UNSIGNED (ieee NUMERIC_STD UNRESOLVED_UNSIGNED)))
		(_type (_external ~extieee.NUMERIC_STD.UNSIGNED (ieee NUMERIC_STD UNSIGNED)))
	)
	(_split (7)
	)
	(_model . behavioral 3 -1
	)
)
V 000044 55 2934          1417554587086 mux
(_unit VHDL (mux16 0 6 (mux 0 21 ))
	(_version va7)
	(_time 1417554587087 2014.12.02 16:09:47)
	(_source (\./../src/mux16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	(_code 0653500105505a15050c105c030103010e05070500)
	(_entity
		(_time 1417552744774)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith)))
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~124 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~126 0 10 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~128 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1210 0 12 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1212 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1214 0 14 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1216 0 16 (_entity (_out ))))
		(_process
			(line__23(_architecture 0 0 23 (_process (_simple)(_target(9))(_sensitivity(0)(1)(2)(3)(4)(5)(6)(7)(8)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
	)
	(_static
		(131586 )
		(197122 )
		(131842 )
		(197378 )
		(131587 )
		(197123 )
		(131843 )
		(197379 )
	)
	(_model . mux 1 -1
	)
)
V 000045 55 976           1417554587110 func
(_unit VHDL (andgate 0 6 (func 0 12 ))
	(_version va7)
	(_time 1417554587111 2014.12.02 16:09:47)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 25702621757275332270347e702320232423702321)
	(_entity
		(_time 1417552744805)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 7 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 8 (_entity (_out ))))
		(_process
			(line__14(_architecture 0 0 14 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
V 000045 55 980           1417554587116 func
(_unit VHDL (xorgate 0 23 (func 0 29 ))
	(_version va7)
	(_time 1417554587117 2014.12.02 16:09:47)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 25712f21767373332270347e702320222d23732227)
	(_entity
		(_time 1417552744811)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
		(_process
			(line__31(_architecture 0 0 31 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
V 000046 55 1817          1417554587122 adder
(_unit VHDL (half_adder 0 40 (adder 0 46 ))
	(_version va7)
	(_time 1417554587123 2014.12.02 16:09:47)
	(_source (\./../src/half_adder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 25702f21217222332228637f752321232123202227)
	(_entity
		(_time 1417552744817)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(xorGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 54 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_out ))))
			)
		)
		(andGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 49 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 50 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 59 (_component xorGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(sum))
		)
		(_use (_entity . xorGate)
		)
	)
	(_instantiation Gate_2 0 60 (_component andGate )
		(_port
			((A)(A))
			((B)(B))
			((F)(Cout))
		)
		(_use (_entity . andGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000045 55 975           1417554587146 func
(_unit VHDL (orgate 0 8 (func 0 14 ))
	(_version va7)
	(_time 1417554587147 2014.12.02 16:09:47)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44111047421317524510501e104212434642434245)
	(_entity
		(_time 1417552744841)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 10 (_entity (_out ))))
		(_process
			(line__16(_architecture 0 0 16 (_assignment (_simple)(_target(2))(_sensitivity(0)(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 1 -1
	)
)
V 000045 55 2603          1417554587152 func
(_unit VHDL (fulladder 0 25 (func 0 31 ))
	(_version va7)
	(_time 1417554587153 2014.12.02 16:09:47)
	(_source (\./../src/FullAdder.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 44114047451343521611551e114240424143464242)
	(_entity
		(_time 1417552744847)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(half_adder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_out ))))
			)
		)
		(orGate
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 41 (_entity (_in ))))
				(_port (_internal F ~extieee.std_logic_1164.STD_LOGIC 0 42 (_entity (_out ))))
			)
		)
	)
	(_instantiation Gate_1 0 48 (_component half_adder )
		(_port
			((A)(A))
			((B)(B))
			((sum)(halfAdder_to_halfAdder))
			((Cout)(halfAdder_to_Or1))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_2 0 49 (_component half_adder )
		(_port
			((A)(halfAdder_to_halfAdder))
			((B)(Cin))
			((sum)(sum))
			((Cout)(halfAdder_to_Or2))
		)
		(_use (_entity . half_adder)
		)
	)
	(_instantiation Gate_3 0 50 (_component orGate )
		(_port
			((A)(halfAdder_to_Or1))
			((B)(halfAdder_to_Or2))
			((F)(Cout))
		)
		(_use (_entity . orGate)
		)
	)
	(_object
		(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 26 (_entity (_in ))))
		(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_out ))))
		(_signal (_internal halfAdder_to_halfAdder ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or1 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_signal (_internal halfAdder_to_Or2 ~extieee.std_logic_1164.STD_LOGIC 0 45 (_architecture (_uni ))))
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
)
V 000045 55 2959          1417554587189 func
(_unit VHDL (adder16 0 5 (func 0 16 ))
	(_version va7)
	(_time 1417554587190 2014.12.02 16:09:47)
	(_source (\./../src/adder16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 73267072742423657577612c237075757275777577)
	(_entity
		(_time 1417552744873)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(FullAdder
			(_object
				(_port (_internal A ~extieee.std_logic_1164.STD_LOGIC 0 21 (_entity (_in ))))
				(_port (_internal B ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal Cin ~extieee.std_logic_1164.STD_LOGIC 0 23 (_entity (_in ))))
				(_port (_internal sum ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
				(_port (_internal Cout ~extieee.std_logic_1164.STD_LOGIC 0 25 (_entity (_out ))))
			)
		)
	)
	(_generate adders 0 35 (_for ~INTEGER~range~0~to~15~13 )
		(_instantiation myFullAdder 0 38 (_component FullAdder )
			(_port
				((A)(A(_object 0)))
				((B)(B(_object 0)))
				((Cin)(carry_internal(_object 0)))
				((sum)(O(_object 0)))
				((Cout)(carry_internal(_index 2)))
			)
			(_use (_entity . FullAdder)
			)
		)
		(_object
			(_constant (_internal N ~INTEGER~range~0~to~15~13 0 35 (_architecture )))
			(_subprogram
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 16)(i 0))))))
		(_signal (_internal carry_internal ~STD_LOGIC_VECTOR{16~downto~0}~13 0 30 (_architecture (_uni ))))
		(_type (_internal ~INTEGER~range~0~to~15~13 0 35 (_scalar (_to (i 0)(i 15)))))
		(_process
			(line__50(_architecture 0 0 50 (_assignment (_simple)(_alias((carry_internal(0))(CI)))(_target(5(0)))(_sensitivity(2)))))
			(line__51(_architecture 1 0 51 (_assignment (_simple)(_alias((CO)(carry_internal(16))))(_simpleassign BUF)(_target(4))(_sensitivity(5(16))))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
	)
	(_model . func 3 -1
	)
)
V 000049 55 2933          1417554587221 subtract
(_unit VHDL (subtractor16 0 5 (subtract 0 15 ))
	(_version va7)
	(_time 1417554587222 2014.12.02 16:09:47)
	(_source (\./../src/subtractor16.vhd\))
	(_use (std(standard))(ieee(std_logic_1164)))
	(_code 92c6939c95c5c485949180c8c29491959694c49590)
	(_entity
		(_time 1417552744904)
		(_use (std(standard))(ieee(std_logic_1164)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 22 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 24 (_entity (_out ))))
			)
		)
	)
	(_instantiation G_1 0 37 (_component adder16 )
		(_port
			((A)(A))
			((B)(temp))
			((CI)((i 3)))
			((O)(diff))
			((CO)(borrow))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 8 (_entity (_in ))))
		(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 9 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal temp ~STD_LOGIC_VECTOR{15~downto~0}~136 0 29 (_architecture (_uni ))))
		(_process
			(line__35(_architecture 0 0 35 (_assignment (_simple)(_target(4))(_sensitivity(1)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . subtract 1 -1
	)
)
V 000048 55 9726          1417554587248 ALU_arc
(_unit VHDL (alu 0 7 (alu_arc 0 20 ))
	(_version va7)
	(_time 1417554587249 2014.12.02 16:09:47)
	(_source (\./../src/ALU.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	(_code b2e7b1e6e3e4e3a4b6e7f1e9e6b4b3b4e1b5b7b4b3)
	(_entity
		(_time 1417552744933)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(std_logic_arith))(ieee(NUMERIC_STD)))
	)
	(_component
		(adder16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_entity (_in ))))
				(_port (_internal CI ~extieee.std_logic_1164.STD_LOGIC 0 27 (_entity (_in ))))
				(_port (_internal O ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_entity (_out ))))
				(_port (_internal CO ~extieee.std_logic_1164.STD_LOGIC 0 29 (_entity (_out ))))
			)
		)
		(subtractor16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_entity (_in ))))
				(_port (_internal borrow ~extieee.std_logic_1164.STD_LOGIC 0 38 (_entity (_out ))))
				(_port (_internal diff ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_entity (_out ))))
			)
		)
		(multiplier16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal product ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_entity (_out ))))
			)
		)
		(mux16
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_entity (_in ))))
				(_port (_internal D ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_entity (_in ))))
				(_port (_internal E ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_entity (_in ))))
				(_port (_internal F ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_entity (_in ))))
				(_port (_internal G ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_entity (_in ))))
				(_port (_internal H ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_entity (_in ))))
				(_port (_internal S ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_entity (_in ))))
				(_port (_internal Y ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_entity (_out ))))
			)
		)
	)
	(_instantiation Adder 0 77 (_component adder16 )
		(_port
			((A)(A))
			((B)(B))
			((CI)((i 2)))
			((O)(sum_signal))
			((CO)(adder_carryOut))
		)
		(_use (_entity . adder16)
			(_port
				((A)(A))
				((B)(B))
				((CI)(CI))
				((O)(O))
				((CO)(CO))
			)
		)
	)
	(_instantiation Subtractor 0 78 (_component subtractor16 )
		(_port
			((A)(A))
			((B)(B))
			((borrow)(sub_borrow))
			((diff)(diff_signal))
		)
		(_use (_entity . subtractor16)
		)
	)
	(_instantiation Multiplier 0 79 (_component multiplier16 )
		(_port
			((A)(A))
			((B)(B))
			((product)(product_signal))
		)
		(_use (_entity . multiplier16)
		)
	)
	(_instantiation Multiplexer 0 80 (_component mux16 )
		(_port
			((A)(A))
			((B)(B))
			((C)(sum_signal))
			((D)(product_signal(d_15_0)))
			((E)(diff_signal))
			((F)(_string \"0000000000000000"\))
			((G)(_string \"0000000000000000"\))
			((H)(_string \"0000000000000000"\))
			((S)(selector_signal))
			((Y)(output_signal))
		)
		(_use (_entity . mux16)
			(_port
				((A)(A))
				((B)(B))
				((C)(C))
				((D)(D))
				((E)(E))
				((F)(F))
				((G)(G))
				((H)(H))
				((S)(S))
				((Y)(Y))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~122 0 9 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~124 0 10 (_entity (_out ))))
		(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 12 (_entity (_in ))))
		(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 13 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~126 0 14 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~12 0 15 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 28 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~13 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 54 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 55 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 59 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 60 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 61 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 62 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal sum_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_signal (_internal diff_signal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 31)(i 0))))))
		(_signal (_internal product_signal ~STD_LOGIC_VECTOR{31~downto~0}~1336 0 69 (_architecture (_uni ))))
		(_signal (_internal adder_carryOut ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_signal (_internal sub_borrow ~extieee.std_logic_1164.STD_LOGIC 0 70 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal selector_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_signal (_internal status_signal ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal output_signal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 72 (_architecture (_uni ))))
		(_process
			(line__76(_architecture 0 0 76 (_assignment (_simple)(_alias((selector_signal)(S2)(S1)(S0)))(_target(13))(_sensitivity(3)(4)(5)))))
			(line__84(_architecture 1 0 84 (_process (_simple)(_target(14))(_sensitivity(14)(15)))))
			(line__91(_architecture 2 0 91 (_assignment (_simple)(_target(2))(_sensitivity(15)))))
			(line__92(_architecture 3 0 92 (_assignment (_simple)(_alias((status)(status_signal)))(_target(7))(_sensitivity(14)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(131586 )
		(33686018 33686018 33686018 33686018 )
		(131842 )
	)
	(_model . ALU_arc 4 -1
	)
)
V 000051 55 10010         1417554587282 behavioral
(_unit VHDL (processor 0 8 (behavioral 0 17 ))
	(_version va7)
	(_time 1417554587283 2014.12.02 16:09:47)
	(_source (\./../src/processor.vhd\))
	(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_code d185d382d286d3c78382c48a83d6d2d787d6d3d6d1)
	(_entity
		(_time 1417552744967)
		(_use (std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	)
	(_component
		(register_file_16x8
			(_object
				(_port (_internal RegWrite ~extieee.std_logic_1164.STD_LOGIC 0 43 (_entity (_in ))))
				(_port (_internal WriteRegNum ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_entity (_in ))))
				(_port (_internal WriteData ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_entity (_in ))))
				(_port (_internal ReadRegNumA ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_entity (_in ))))
				(_port (_internal ReadRegNumB ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_entity (_in ))))
				(_port (_internal PortA ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_entity (_out ))))
				(_port (_internal PortB ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_entity (_out ))))
			)
		)
		(ALU
			(_object
				(_port (_internal A ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_entity (_in ))))
				(_port (_internal B ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_entity (_in ))))
				(_port (_internal R ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_entity (_out ))))
				(_port (_internal S0 ~extieee.std_logic_1164.STD_LOGIC 0 34 (_entity (_in ))))
				(_port (_internal S1 ~extieee.std_logic_1164.STD_LOGIC 0 35 (_entity (_in ))))
				(_port (_internal S2 ~extieee.std_logic_1164.STD_LOGIC 0 36 (_entity (_in ))))
				(_port (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_entity (_buffer ))))
				(_port (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_entity (_out ))))
			)
		)
		(ram_256
			(_object
				(_port (_internal clock ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal rw ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal cs ~extieee.std_logic_1164.STD_LOGIC 0 55 (_entity (_in ))))
				(_port (_internal address ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_entity (_in ))))
				(_port (_internal DataIn ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_entity (_in ))))
				(_port (_internal DataOut ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_entity (_out ))))
			)
		)
	)
	(_instantiation reg_file 0 129 (_component register_file_16x8 )
		(_port
			((RegWrite)(regWrite))
			((WriteRegNum)(inst_dest(d_2_0)))
			((WriteData)(regNewData))
			((ReadRegNumA)(inst_a(d_2_0)))
			((ReadRegNumB)(inst_b(d_2_0)))
			((PortA)(RA))
			((PortB)(RB))
		)
		(_use (_entity . register_file_16x8)
		)
	)
	(_instantiation alu1 0 130 (_component ALU )
		(_port
			((A)(RA))
			((B)(RB))
			((R)(aluOutput))
			((S0)(opCode(0)))
			((S1)(opCode(1)))
			((S2)(opCode(2)))
			((C)(C))
			((status)(status))
		)
		(_use (_entity . ALU)
		)
	)
	(_instantiation ram1 0 131 (_component ram_256 )
		(_port
			((clock)(clk))
			((rw)(~ANONYMOUS~0))
			((cs)((i 3)))
			((address)(inst_value))
			((DataIn)(RA))
			((DataOut)(ramOutput))
		)
		(_use (_entity . ram_256)
			(_port
				((clock)(clock))
				((rw)(rw))
				((cs)(cs))
				((address)(address))
				((DataIn)(DataIn))
				((DataOut)(DataOut))
			)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10 (_entity (_in ))))
		(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 11 (_entity (_in ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~122 0 12 (_entity (_out ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~124 0 13 (_entity (_buffer ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 31 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 32 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~13 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~138 0 44 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 45 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1312 0 46 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1314 0 47 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 48 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 49 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~13 0 56 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 57 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 58 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal opCode ~STD_LOGIC_VECTOR{2~downto~0}~1324 0 63 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_a ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_signal (_internal inst_b ~STD_LOGIC_VECTOR{3~downto~0}~13 0 64 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 3)(i 0))))))
		(_signal (_internal inst_dest ~STD_LOGIC_VECTOR{3~downto~0}~1326 0 65 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 7)(i 0))))))
		(_signal (_internal inst_value ~STD_LOGIC_VECTOR{7~downto~0}~1328 0 66 (_architecture (_uni ))))
		(_signal (_internal regWrite ~extieee.std_logic_1164.STD_LOGIC 0 68 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal regNewData ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 69 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal aluOutput ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 71 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal C ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 72 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 2)(i 0))))))
		(_signal (_internal status ~STD_LOGIC_VECTOR{2~downto~0}~1336 0 73 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal ramOutput ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 75 (_architecture (_uni ))))
		(_signal (_internal ~ANONYMOUS~0 ~extieee.std_logic_1164.STD_LOGIC 0 131 (_architecture (_uni ))))
		(_process
			(line__79(_architecture 0 0 79 (_process (_simple)(_target(13))(_sensitivity(0)))))
			(line__85(_architecture 1 0 85 (_process (_simple)(_target(14)(15)(16)(17)(18))(_sensitivity(13))(_read(0(d_7_0))(0(d_3_0))(0(d_7_4))(0(d_11_8))))))
			(line__131(_architecture 2 0 131 (_assignment (_simple)(_target(24))(_sensitivity(18)))))
			(line__134(_architecture 3 0 134 (_process (_target(2)(3)(4)(5)(6)(7)(8)(9)(19))(_sensitivity(20)(16))(_dssslsensitivity 1)(_read(18)))))
			(line__154(_architecture 4 0 154 (_process (_target(2)(3)(4)(5)(6)(7)(8)(9)(19))(_sensitivity(23)(14))(_dssslsensitivity 1)(_read(18)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_model . behavioral 5 -1
	)
)
V 000056 55 6858          1417554587319 TB_ARCHITECTURE
(_unit VHDL (processor_tb 0 7 (tb_architecture 0 10 ))
	(_version va7)
	(_time 1417554587320 2014.12.02 16:09:47)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f0a4f2a1f2a7f2e6f7ffe5aba2f7f3f6a6f7f2f5a6)
	(_entity
		(_time 1417553043786)
		(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	)
	(_component
		(processor
			(_object
				(_port (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_entity (_in ))))
				(_port (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 15 (_entity (_in ))))
				(_port (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_entity (_out ))))
				(_port (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~134 0 17 (_entity (_out ))))
				(_port (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~136 0 18 (_entity (_out ))))
				(_port (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~138 0 19 (_entity (_out ))))
				(_port (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 20 (_entity (_out ))))
				(_port (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 21 (_entity (_out ))))
				(_port (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 22 (_entity (_out ))))
				(_port (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 23 (_entity (_out ))))
				(_port (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 24 (_entity (_buffer ))))
				(_port (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 25 (_entity (_buffer ))))
				(_port (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 26 (_entity (_buffer ))))
			)
		)
	)
	(_instantiation UUT 0 50 (_component processor )
		(_port
			((instruction)(instruction))
			((clk)(clk))
			((R0)(R0))
			((R1)(R1))
			((R2)(R2))
			((R3)(R3))
			((R4)(R4))
			((R5)(R5))
			((R6)(R6))
			((R7)(R7))
			((RA)(RA))
			((RB)(RB))
			((RC)(RC))
		)
		(_use (_entity . processor)
		)
	)
	(_object
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~13 0 14 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~132 0 16 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~134 0 17 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~136 0 18 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~138 0 19 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1310 0 20 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1312 0 21 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1314 0 22 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1316 0 23 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1318 0 24 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1320 0 25 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1322 0 26 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 30 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal instruction ~STD_LOGIC_VECTOR{15~downto~0}~1324 0 30 (_architecture (_uni ))))
		(_signal (_internal clk ~extieee.std_logic_1164.STD_LOGIC 0 31 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 33 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R0 ~STD_LOGIC_VECTOR{15~downto~0}~1326 0 33 (_architecture (_uni (_string \"0000000000000000"\)))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 34 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R1 ~STD_LOGIC_VECTOR{15~downto~0}~1328 0 34 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 35 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R2 ~STD_LOGIC_VECTOR{15~downto~0}~1330 0 35 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 36 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R3 ~STD_LOGIC_VECTOR{15~downto~0}~1332 0 36 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 37 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R4 ~STD_LOGIC_VECTOR{15~downto~0}~1334 0 37 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 38 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R5 ~STD_LOGIC_VECTOR{15~downto~0}~1336 0 38 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 39 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R6 ~STD_LOGIC_VECTOR{15~downto~0}~1338 0 39 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 40 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal R7 ~STD_LOGIC_VECTOR{15~downto~0}~1340 0 40 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 41 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RA ~STD_LOGIC_VECTOR{15~downto~0}~1342 0 41 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 42 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RB ~STD_LOGIC_VECTOR{15~downto~0}~1344 0 42 (_architecture (_uni ))))
		(_type (_internal ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 43 (_array ~extieee.std_logic_1164.STD_LOGIC ((_downto (i 15)(i 0))))))
		(_signal (_internal RC ~STD_LOGIC_VECTOR{15~downto~0}~1346 0 43 (_architecture (_uni ))))
		(_process
			(INSTR_PROCESS(_architecture 0 0 68 (_process (_wait_for)(_target(0)))))
		)
		(_subprogram
			(_external resolved (ieee std_logic_1164 15))
		)
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC (ieee std_logic_1164 STD_LOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_ULOGIC (ieee std_logic_1164 STD_ULOGIC)))
		(_type (_external ~extieee.std_logic_1164.STD_LOGIC_VECTOR (ieee std_logic_1164 STD_LOGIC_VECTOR)))
	)
	(_static
		(50463490 33686018 33686018 33751555 )
	)
	(_model . TB_ARCHITECTURE 1 -1
	)
)
V 000042 55 410 0 testbench_for_processor
(_configuration VHDL (testbench_for_processor 0 76 (processor_tb))
	(_version va7)
	(_time 1417554587323 2014.12.02 16:09:47)
	(_source (\./../src/TestBench/processor_TB.vhd\))
	(_use (std(standard))(ieee(NUMERIC_STD))(ieee(std_logic_1164)))
	(_code f0a4f6a0f5a6a7e7f4f1e2aaa4f6a5f6f3f6f8f5a6)
	(_architecture TB_ARCHITECTURE
		(_instantiation UUT
			(_entity . processor behavioral
			)
		)
	)
)
