{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637176349307 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637176349316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 17 13:12:29 2021 " "Processing started: Wed Nov 17 13:12:29 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637176349316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176349316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_top -c vga_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_top -c vga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176349316 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1637176350204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1637176350204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_top-vga_structural " "Found design unit 1: vga_top-vga_structural" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364259 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll_25_175.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll_25_175-SYN " "Found design unit 1: vga_pll_25_175-SYN" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_pll_25_175.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364266 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175 " "Found entity 1: vga_pll_25_175" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_pll_25_175.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_controller.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364271 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_controller.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw_image_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hw_image_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hw_image_generator-behavior " "Found design unit 1: hw_image_generator-behavior" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364276 ""} { "Info" "ISGN_ENTITY_NAME" "1 hw_image_generator " "Found entity 1: hw_image_generator" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/alien_movement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/alien_movement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alien_Movement-arch " "Found design unit 1: Alien_Movement-arch" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364280 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alien_Movement " "Found entity 1: Alien_Movement" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/counter_16_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/counter_16_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_16_bit-rtl " "Found design unit 1: counter_16_bit-rtl" {  } { { "ip/counter_16_bit.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/counter_16_bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364286 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_16_bit " "Found entity 1: counter_16_bit" {  } { { "ip/counter_16_bit.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/counter_16_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "ip/pll.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364293 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ip/pll.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file project_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 project_tb-tb " "Found design unit 1: project_tb-tb" {  } { { "project_tb.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/project_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364298 ""} { "Info" "ISGN_ENTITY_NAME" "1 project_tb " "Found entity 1: project_tb" {  } { { "project_tb.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/project_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364298 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_top " "Elaborating entity \"vga_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637176364379 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "lives_sig vga_top_level.vhd(111) " "VHDL Signal Declaration warning at vga_top_level.vhd(111): used explicit default value for signal \"lives_sig\" because signal was never assigned a value" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 111 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364381 "|vga_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L_en vga_top_level.vhd(112) " "VHDL Signal Declaration warning at vga_top_level.vhd(112): used explicit default value for signal \"L_en\" because signal was never assigned a value" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 112 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364381 "|vga_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "M_en vga_top_level.vhd(112) " "VHDL Signal Declaration warning at vga_top_level.vhd(112): used explicit default value for signal \"M_en\" because signal was never assigned a value" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 112 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364381 "|vga_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "S_en vga_top_level.vhd(112) " "VHDL Signal Declaration warning at vga_top_level.vhd(112): used explicit default value for signal \"S_en\" because signal was never assigned a value" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 112 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364381 "|vga_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "L_ySig vga_top_level.vhd(114) " "VHDL Signal Declaration warning at vga_top_level.vhd(114): used explicit default value for signal \"L_ySig\" because signal was never assigned a value" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 114 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364381 "|vga_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "M_ySig vga_top_level.vhd(116) " "VHDL Signal Declaration warning at vga_top_level.vhd(116): used explicit default value for signal \"M_ySig\" because signal was never assigned a value" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 116 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364381 "|vga_top"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "S_ySig vga_top_level.vhd(118) " "VHDL Signal Declaration warning at vga_top_level.vhd(118): used explicit default value for signal \"S_ySig\" because signal was never assigned a value" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 118 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364381 "|vga_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c0_sig vga_top_level.vhd(119) " "Verilog HDL or VHDL warning at vga_top_level.vhd(119): object \"c0_sig\" assigned a value but never read" {  } { { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 119 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637176364382 "|vga_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "vga_top_level.vhd" "pll_inst" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176364411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.vhd" "altpll_component" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176364483 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ip/pll.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176364487 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5000 " "Parameter \"clk0_divide_by\" = \"5000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364488 ""}  } { { "ip/pll.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637176364488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176364564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175 vga_pll_25_175:U1 " "Elaborating entity \"vga_pll_25_175\" for hierarchy \"vga_pll_25_175:U1\"" {  } { { "vga_top_level.vhd" "U1" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176364575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll_25_175:U1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "altpll_component" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176364592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll_25_175:U1\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll_25_175:U1\|altpll:altpll_component\"" {  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176364595 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll_25_175:U1\|altpll:altpll_component " "Instantiated megafunction \"vga_pll_25_175:U1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 147 " "Parameter \"clk0_divide_by\" = \"147\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 74 " "Parameter \"clk0_multiply_by\" = \"74\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll_25_175 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll_25_175\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637176364596 ""}  } { { "vga_pll_25_175.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_pll_25_175.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637176364596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_25_175_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_25_175_altpll " "Found entity 1: vga_pll_25_175_altpll" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/vga_pll_25_175_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637176364667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_25_175_altpll vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated " "Elaborating entity \"vga_pll_25_175_altpll\" for hierarchy \"vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176364669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:U2 " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:U2\"" {  } { { "vga_top_level.vhd" "U2" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176364676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hw_image_generator hw_image_generator:U3 " "Elaborating entity \"hw_image_generator\" for hierarchy \"hw_image_generator:U3\"" {  } { { "vga_top_level.vhd" "U3" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176364681 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_x hw_image_generator.vhd(72) " "VHDL Variable Declaration warning at hw_image_generator.vhd(72): used initial value expression for variable \"triangle_x\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 72 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364684 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangle_start_v hw_image_generator.vhd(72) " "VHDL Process Statement warning at hw_image_generator.vhd(72): signal \"triangle_start_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364684 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangle_start_h hw_image_generator.vhd(72) " "VHDL Process Statement warning at hw_image_generator.vhd(72): signal \"triangle_start_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 72 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364684 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_y hw_image_generator.vhd(73) " "VHDL Variable Declaration warning at hw_image_generator.vhd(73): used initial value expression for variable \"triangle_y\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 73 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364685 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangle_start_v hw_image_generator.vhd(73) " "VHDL Process Statement warning at hw_image_generator.vhd(73): signal \"triangle_start_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 73 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364685 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_x1 hw_image_generator.vhd(74) " "VHDL Variable Declaration warning at hw_image_generator.vhd(74): used initial value expression for variable \"triangle_lives_x1\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 74 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364685 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_y1 hw_image_generator.vhd(75) " "VHDL Variable Declaration warning at hw_image_generator.vhd(75): used initial value expression for variable \"triangle_lives_y1\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 75 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364685 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_x2 hw_image_generator.vhd(76) " "VHDL Variable Declaration warning at hw_image_generator.vhd(76): used initial value expression for variable \"triangle_lives_x2\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 76 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364685 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_y2 hw_image_generator.vhd(77) " "VHDL Variable Declaration warning at hw_image_generator.vhd(77): used initial value expression for variable \"triangle_lives_y2\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 77 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364685 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_x3 hw_image_generator.vhd(78) " "VHDL Variable Declaration warning at hw_image_generator.vhd(78): used initial value expression for variable \"triangle_lives_x3\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 78 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364685 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "triangle_lives_y3 hw_image_generator.vhd(79) " "VHDL Variable Declaration warning at hw_image_generator.vhd(79): used initial value expression for variable \"triangle_lives_y3\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 79 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364685 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "L_xBound hw_image_generator.vhd(80) " "VHDL Variable Declaration warning at hw_image_generator.vhd(80): used initial value expression for variable \"L_xBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 80 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364685 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_L_x hw_image_generator.vhd(80) " "VHDL Process Statement warning at hw_image_generator.vhd(80): signal \"Alien_L_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364685 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "L_yBound hw_image_generator.vhd(81) " "VHDL Variable Declaration warning at hw_image_generator.vhd(81): used initial value expression for variable \"L_yBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 81 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364686 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_L_y hw_image_generator.vhd(81) " "VHDL Process Statement warning at hw_image_generator.vhd(81): signal \"Alien_L_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 81 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364686 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "M_xBound hw_image_generator.vhd(82) " "VHDL Variable Declaration warning at hw_image_generator.vhd(82): used initial value expression for variable \"M_xBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 82 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364686 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_M_x hw_image_generator.vhd(82) " "VHDL Process Statement warning at hw_image_generator.vhd(82): signal \"Alien_M_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364686 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "M_yBound hw_image_generator.vhd(83) " "VHDL Variable Declaration warning at hw_image_generator.vhd(83): used initial value expression for variable \"M_yBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 83 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364686 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_M_y hw_image_generator.vhd(83) " "VHDL Process Statement warning at hw_image_generator.vhd(83): signal \"Alien_M_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364686 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "S_xBound hw_image_generator.vhd(84) " "VHDL Variable Declaration warning at hw_image_generator.vhd(84): used initial value expression for variable \"S_xBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 84 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364686 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_S_x hw_image_generator.vhd(84) " "VHDL Process Statement warning at hw_image_generator.vhd(84): signal \"Alien_S_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 84 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364687 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "S_yBound hw_image_generator.vhd(85) " "VHDL Variable Declaration warning at hw_image_generator.vhd(85): used initial value expression for variable \"S_yBound\" because variable was never assigned a value" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 85 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1637176364687 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_S_y hw_image_generator.vhd(85) " "VHDL Process Statement warning at hw_image_generator.vhd(85): signal \"Alien_S_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364687 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives hw_image_generator.vhd(97) " "VHDL Process Statement warning at hw_image_generator.vhd(97): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364687 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives hw_image_generator.vhd(101) " "VHDL Process Statement warning at hw_image_generator.vhd(101): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364687 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lives hw_image_generator.vhd(105) " "VHDL Process Statement warning at hw_image_generator.vhd(105): signal \"lives\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 105 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364687 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangle_start_h hw_image_generator.vhd(109) " "VHDL Process Statement warning at hw_image_generator.vhd(109): signal \"triangle_start_h\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364687 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "triangle_start_v hw_image_generator.vhd(109) " "VHDL Process Statement warning at hw_image_generator.vhd(109): signal \"triangle_start_v\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 109 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364687 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_L_x hw_image_generator.vhd(113) " "VHDL Process Statement warning at hw_image_generator.vhd(113): signal \"Alien_L_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364687 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_L_y hw_image_generator.vhd(113) " "VHDL Process Statement warning at hw_image_generator.vhd(113): signal \"Alien_L_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364687 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_L_en hw_image_generator.vhd(113) " "VHDL Process Statement warning at hw_image_generator.vhd(113): signal \"Alien_L_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 113 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364687 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_M_x hw_image_generator.vhd(117) " "VHDL Process Statement warning at hw_image_generator.vhd(117): signal \"Alien_M_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364687 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_M_y hw_image_generator.vhd(117) " "VHDL Process Statement warning at hw_image_generator.vhd(117): signal \"Alien_M_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364687 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_M_en hw_image_generator.vhd(117) " "VHDL Process Statement warning at hw_image_generator.vhd(117): signal \"Alien_M_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 117 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364688 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_S_x hw_image_generator.vhd(121) " "VHDL Process Statement warning at hw_image_generator.vhd(121): signal \"Alien_S_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364688 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_S_y hw_image_generator.vhd(121) " "VHDL Process Statement warning at hw_image_generator.vhd(121): signal \"Alien_S_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364688 "|vga_top|hw_image_generator:U3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Alien_S_en hw_image_generator.vhd(121) " "VHDL Process Statement warning at hw_image_generator.vhd(121): signal \"Alien_S_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "hw_image_generator.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/hw_image_generator.vhd" 121 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364688 "|vga_top|hw_image_generator:U3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alien_Movement Alien_Movement:U4 " "Elaborating entity \"Alien_Movement\" for hierarchy \"Alien_Movement:U4\"" {  } { { "vga_top_level.vhd" "U4" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176364690 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "counter Alien_Movement.vhd(21) " "VHDL Process Statement warning at Alien_Movement.vhd(21): signal \"counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364692 "|vga_top|Alien_Movement:U4"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp Alien_Movement.vhd(34) " "VHDL Process Statement warning at Alien_Movement.vhd(34): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1637176364692 "|vga_top|Alien_Movement:U4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "temp Alien_Movement.vhd(20) " "VHDL Process Statement warning at Alien_Movement.vhd(20): inferring latch(es) for signal or variable \"temp\", which holds its previous value in one or more paths through the process" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1637176364692 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[0\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[0\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364692 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[1\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[1\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[2\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[2\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[3\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[3\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[4\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[4\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[5\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[5\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[6\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[6\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[7\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[7\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[8\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[8\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[9\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[9\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[10\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[10\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[11\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[11\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[12\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[12\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[13\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[13\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[14\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[14\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[15\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[15\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[16\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[16\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[17\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[17\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[18\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[18\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364693 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[19\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[19\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364694 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[20\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[20\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364694 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[21\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[21\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364694 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[22\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[22\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364694 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[23\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[23\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364694 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[24\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[24\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364694 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[25\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[25\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364694 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[26\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[26\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364694 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[27\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[27\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364694 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[28\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[28\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364694 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[29\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[29\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364694 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[30\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[30\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364694 "|vga_top|Alien_Movement:U4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "temp\[31\] Alien_Movement.vhd(20) " "Inferred latch for \"temp\[31\]\" at Alien_Movement.vhd(20)" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176364694 "|vga_top|Alien_Movement:U4"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/pll_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "ip/pll.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/pll.vhd" 133 0 0 } } { "vga_top_level.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_top_level.vhd" 124 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1637176364850 "|vga_top|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1637176364850 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1637176364850 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[31\] " "Latch Alien_Movement:U4\|temp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365505 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[10\] " "Latch Alien_Movement:U4\|temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365505 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[11\] " "Latch Alien_Movement:U4\|temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365505 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[12\] " "Latch Alien_Movement:U4\|temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365505 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[13\] " "Latch Alien_Movement:U4\|temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365505 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[14\] " "Latch Alien_Movement:U4\|temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365505 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[15\] " "Latch Alien_Movement:U4\|temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365505 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[16\] " "Latch Alien_Movement:U4\|temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365505 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[17\] " "Latch Alien_Movement:U4\|temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365505 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[18\] " "Latch Alien_Movement:U4\|temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365505 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[19\] " "Latch Alien_Movement:U4\|temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365505 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[20\] " "Latch Alien_Movement:U4\|temp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365505 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365505 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[21\] " "Latch Alien_Movement:U4\|temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365506 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[22\] " "Latch Alien_Movement:U4\|temp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365506 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[23\] " "Latch Alien_Movement:U4\|temp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365506 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[24\] " "Latch Alien_Movement:U4\|temp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365506 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[25\] " "Latch Alien_Movement:U4\|temp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365506 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[26\] " "Latch Alien_Movement:U4\|temp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365506 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[27\] " "Latch Alien_Movement:U4\|temp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365506 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[28\] " "Latch Alien_Movement:U4\|temp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365506 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[29\] " "Latch Alien_Movement:U4\|temp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365506 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[30\] " "Latch Alien_Movement:U4\|temp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365506 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[9\] " "Latch Alien_Movement:U4\|temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365506 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[8\] " "Latch Alien_Movement:U4\|temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365506 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[7\] " "Latch Alien_Movement:U4\|temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365506 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365506 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[6\] " "Latch Alien_Movement:U4\|temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365507 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[5\] " "Latch Alien_Movement:U4\|temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365507 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[4\] " "Latch Alien_Movement:U4\|temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365507 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[3\] " "Latch Alien_Movement:U4\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365507 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[2\] " "Latch Alien_Movement:U4\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365507 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[1\] " "Latch Alien_Movement:U4\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365507 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U4\|temp\[0\] " "Latch Alien_Movement:U4\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365507 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[31\] " "Latch Alien_Movement:U5\|temp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365507 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[10\] " "Latch Alien_Movement:U5\|temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365507 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[11\] " "Latch Alien_Movement:U5\|temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365507 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[12\] " "Latch Alien_Movement:U5\|temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365507 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[13\] " "Latch Alien_Movement:U5\|temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365507 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[14\] " "Latch Alien_Movement:U5\|temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365507 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[15\] " "Latch Alien_Movement:U5\|temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365508 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[16\] " "Latch Alien_Movement:U5\|temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365508 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[17\] " "Latch Alien_Movement:U5\|temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365508 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[18\] " "Latch Alien_Movement:U5\|temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365508 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[19\] " "Latch Alien_Movement:U5\|temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365508 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[20\] " "Latch Alien_Movement:U5\|temp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365508 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[21\] " "Latch Alien_Movement:U5\|temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365508 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[22\] " "Latch Alien_Movement:U5\|temp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365508 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[23\] " "Latch Alien_Movement:U5\|temp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365508 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[24\] " "Latch Alien_Movement:U5\|temp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365508 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[25\] " "Latch Alien_Movement:U5\|temp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365508 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[26\] " "Latch Alien_Movement:U5\|temp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365508 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365508 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[27\] " "Latch Alien_Movement:U5\|temp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365509 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[28\] " "Latch Alien_Movement:U5\|temp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365509 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[29\] " "Latch Alien_Movement:U5\|temp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365509 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[30\] " "Latch Alien_Movement:U5\|temp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365509 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[9\] " "Latch Alien_Movement:U5\|temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365509 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[8\] " "Latch Alien_Movement:U5\|temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365509 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[7\] " "Latch Alien_Movement:U5\|temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365509 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[6\] " "Latch Alien_Movement:U5\|temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365509 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[5\] " "Latch Alien_Movement:U5\|temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365509 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[4\] " "Latch Alien_Movement:U5\|temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365509 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[3\] " "Latch Alien_Movement:U5\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365509 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[2\] " "Latch Alien_Movement:U5\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365509 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[1\] " "Latch Alien_Movement:U5\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365510 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U5\|temp\[0\] " "Latch Alien_Movement:U5\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365510 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[31\] " "Latch Alien_Movement:U6\|temp\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365510 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[10\] " "Latch Alien_Movement:U6\|temp\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365510 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[11\] " "Latch Alien_Movement:U6\|temp\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365510 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[12\] " "Latch Alien_Movement:U6\|temp\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365510 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[13\] " "Latch Alien_Movement:U6\|temp\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365510 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[14\] " "Latch Alien_Movement:U6\|temp\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365510 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[15\] " "Latch Alien_Movement:U6\|temp\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365510 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[16\] " "Latch Alien_Movement:U6\|temp\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365510 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[17\] " "Latch Alien_Movement:U6\|temp\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365510 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[18\] " "Latch Alien_Movement:U6\|temp\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365510 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365510 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[19\] " "Latch Alien_Movement:U6\|temp\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365511 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[20\] " "Latch Alien_Movement:U6\|temp\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365511 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[21\] " "Latch Alien_Movement:U6\|temp\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365511 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[22\] " "Latch Alien_Movement:U6\|temp\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365511 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[23\] " "Latch Alien_Movement:U6\|temp\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365511 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[24\] " "Latch Alien_Movement:U6\|temp\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365511 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[25\] " "Latch Alien_Movement:U6\|temp\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365511 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[26\] " "Latch Alien_Movement:U6\|temp\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365511 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[27\] " "Latch Alien_Movement:U6\|temp\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365511 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[28\] " "Latch Alien_Movement:U6\|temp\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365511 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365511 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[29\] " "Latch Alien_Movement:U6\|temp\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365512 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[30\] " "Latch Alien_Movement:U6\|temp\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365512 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[9\] " "Latch Alien_Movement:U6\|temp\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365512 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[8\] " "Latch Alien_Movement:U6\|temp\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365512 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[7\] " "Latch Alien_Movement:U6\|temp\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365512 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[6\] " "Latch Alien_Movement:U6\|temp\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365512 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[5\] " "Latch Alien_Movement:U6\|temp\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365512 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[4\] " "Latch Alien_Movement:U6\|temp\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365512 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365512 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[3\] " "Latch Alien_Movement:U6\|temp\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365513 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[2\] " "Latch Alien_Movement:U6\|temp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365513 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[1\] " "Latch Alien_Movement:U6\|temp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365513 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365513 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Alien_Movement:U6\|temp\[0\] " "Latch Alien_Movement:U6\|temp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Alien_Movement:U4\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Alien_Movement:U4\|cnt\[0\]" {  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1637176365513 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1637176365513 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vga_controller.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_controller.vhd" 43 -1 0 } } { "vga_controller.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_controller.vhd" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1637176365514 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1637176365514 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1637176365766 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[31\] Low " "Register vga_controller:U2\|row\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637176365900 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|row\[0\] Low " "Register vga_controller:U2\|row\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637176365900 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[0\] Low " "Register vga_controller:U2\|column\[0\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637176365900 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "vga_controller:U2\|column\[31\] Low " "Register vga_controller:U2\|column\[31\] will power up to Low" {  } { { "vga_controller.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/vga_controller.vhd" 65 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1637176365900 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1637176365900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637176366571 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637176366571 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "720 " "Implemented 720 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637176366727 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637176366727 ""} { "Info" "ICUT_CUT_TM_LCELLS" "690 " "Implemented 690 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637176366727 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1637176366727 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637176366727 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 249 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 249 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4809 " "Peak virtual memory: 4809 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637176366781 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 17 13:12:46 2021 " "Processing ended: Wed Nov 17 13:12:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637176366781 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637176366781 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637176366781 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637176366781 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1637176368426 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637176368433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 17 13:12:47 2021 " "Processing started: Wed Nov 17 13:12:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637176368433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1637176368433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off vga_top -c vga_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off vga_top -c vga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1637176368433 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1637176368649 ""}
{ "Info" "0" "" "Project  = vga_top" {  } {  } 0 0 "Project  = vga_top" 0 0 "Fitter" 0 0 1637176368650 ""}
{ "Info" "0" "" "Revision = vga_top" {  } {  } 0 0 "Revision = vga_top" 0 0 "Fitter" 0 0 1637176368650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1637176368759 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1637176368760 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "vga_top 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"vga_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1637176368777 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637176368834 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637176368834 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/vga_pll_25_175_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1637176368920 ""}  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/vga_pll_25_175_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1637176368920 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1637176369112 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1637176369124 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1637176369554 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/" { { 0 { 0 ""} 0 1200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637176369558 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/" { { 0 { 0 ""} 0 1202 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637176369558 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/" { { 0 { 0 ""} 0 1204 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637176369558 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/" { { 0 { 0 ""} 0 1206 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637176369558 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/" { { 0 { 0 ""} 0 1208 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637176369558 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/" { { 0 { 0 ""} 0 1210 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637176369558 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/" { { 0 { 0 ""} 0 1212 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637176369558 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/" { { 0 { 0 ""} 0 1214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1637176369558 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1637176369558 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1637176369559 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1637176369559 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1637176369559 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1637176369559 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1637176369560 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 29 " "No exact pin location assignment(s) for 12 pins of 29 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1637176369875 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "96 " "The Timing Analyzer is analyzing 96 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1637176370376 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_top.sdc " "Synopsys Design Constraints File file not found: 'vga_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1637176370377 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1637176370378 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1637176370379 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1637176370384 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1637176370384 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1637176370385 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node vga_pll_25_175:U1\|altpll:altpll_component\|vga_pll_25_175_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637176370420 ""}  } { { "db/vga_pll_25_175_altpll.v" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/db/vga_pll_25_175_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637176370420 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Alien_Movement:U4\|temp\[31\]~0  " "Automatically promoted node Alien_Movement:U4\|temp\[31\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1637176370420 ""}  } { { "ip/Alien_Movement.vhd" "" { Text "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/ip/Alien_Movement.vhd" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/" { { 0 { 0 ""} 0 867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1637176370420 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1637176370878 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1637176370878 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1637176370879 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637176370880 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637176370880 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1637176370881 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1637176370881 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1637176370881 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1637176370905 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1637176370906 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1637176370906 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 2.5V 0 12 0 " "Number of I/O pins in group: 12 (unused VREF, 2.5V VCCIO, 0 input, 12 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1637176370909 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1637176370909 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1637176370909 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 16 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637176370911 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 20 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637176370911 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 2.5V 11 25 " "I/O bank number 2 does not use VREF pins and has 2.5V VCCIO pins. 11 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637176370911 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 4 44 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 4 total pin(s) used --  44 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637176370911 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 48 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  48 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637176370911 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 40 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637176370911 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 60 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  60 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637176370911 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 2 50 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637176370911 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 32 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  32 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1637176370911 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1637176370911 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1637176370911 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637176371003 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1637176371050 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1637176373260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637176373427 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1637176373457 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1637176377079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637176377079 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1637176377725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X33_Y33 X44_Y43 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43" {  } { { "loc" "" { Generic "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X33_Y33 to location X44_Y43"} { { 12 { 0 ""} 33 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1637176379614 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1637176379614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1637176382594 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1637176382594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637176382596 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1637176382851 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637176382861 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1637176382861 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637176383724 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637176383724 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1637176383724 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637176384578 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637176385490 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/output_files/vga_top.fit.smsg " "Generated suppressed messages file C:/Users/AlexH/OneDrive/Documents/4110/Project/DIGI_PROJECT/output_files/vga_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1637176385896 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 8 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5380 " "Peak virtual memory: 5380 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637176386475 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 17 13:13:06 2021 " "Processing ended: Wed Nov 17 13:13:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637176386475 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637176386475 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637176386475 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1637176386475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1637176387680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637176387688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 17 13:13:07 2021 " "Processing started: Wed Nov 17 13:13:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637176387688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1637176387688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off vga_top -c vga_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off vga_top -c vga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1637176387689 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1637176388078 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1637176390005 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1637176390176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4684 " "Peak virtual memory: 4684 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637176391219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 17 13:13:11 2021 " "Processing ended: Wed Nov 17 13:13:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637176391219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637176391219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637176391219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1637176391219 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1637176391870 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1637176392593 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637176392599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 17 13:13:12 2021 " "Processing started: Wed Nov 17 13:13:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637176392599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1637176392599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta vga_top -c vga_top " "Command: quartus_sta vga_top -c vga_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1637176392599 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1637176392820 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1637176393336 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1637176393336 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176393390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176393390 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "96 " "The Timing Analyzer is analyzing 96 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1637176393685 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "vga_top.sdc " "Synopsys Design Constraints File file not found: 'vga_top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1637176393713 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176393713 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name pixel_clk_m pixel_clk_m " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name pixel_clk_m pixel_clk_m" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1637176393715 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{U1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1637176393715 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637176393715 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176393716 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name key1 key1 " "create_clock -period 1.000 -name key1 key1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1637176393717 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637176393717 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1637176393721 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637176393721 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1637176393722 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1637176393732 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1637176393741 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637176393746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.204 " "Worst-case setup slack is -5.204" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.204            -433.831 key1  " "   -5.204            -433.831 key1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.915             -49.867 pixel_clk_m  " "   -2.915             -49.867 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393748 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.371               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   33.371               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393748 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176393748 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.669 " "Worst-case hold slack is -1.669" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.669              -1.669 key1  " "   -1.669              -1.669 key1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.324               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393759 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.579               0.000 pixel_clk_m  " "    0.579               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393759 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176393759 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.117 " "Worst-case recovery slack is 14.117" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393765 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.117               0.000 pixel_clk_m  " "   14.117               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393765 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176393765 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.145 " "Worst-case removal slack is 2.145" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.145               0.000 pixel_clk_m  " "    2.145               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176393771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 key1  " "   -3.000              -3.000 key1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.709               0.000 pixel_clk_m  " "    9.709               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393779 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.591               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.591               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176393779 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176393779 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637176393802 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1637176393832 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1637176393832 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1637176394817 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637176394961 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637176394975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.613 " "Worst-case setup slack is -4.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176394981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176394981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.613            -382.530 key1  " "   -4.613            -382.530 key1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176394981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.610             -43.894 pixel_clk_m  " "   -2.610             -43.894 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176394981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.933               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   33.933               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176394981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176394981 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.550 " "Worst-case hold slack is -1.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176394994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176394994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550              -1.550 key1  " "   -1.550              -1.550 key1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176394994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.294               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176394994 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532               0.000 pixel_clk_m  " "    0.532               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176394994 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176394994 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.602 " "Worst-case recovery slack is 14.602" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395002 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.602               0.000 pixel_clk_m  " "   14.602               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395002 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176395002 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.968 " "Worst-case removal slack is 1.968" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395012 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.968               0.000 pixel_clk_m  " "    1.968               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395012 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176395012 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 key1  " "   -3.000              -3.000 key1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.687               0.000 pixel_clk_m  " "    9.687               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.576               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.576               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176395029 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637176395049 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637176395200 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1637176395205 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.106 " "Worst-case setup slack is -2.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.106            -168.522 key1  " "   -2.106            -168.522 key1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.490             -25.555 pixel_clk_m  " "   -1.490             -25.555 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395217 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.743               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   36.743               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395217 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176395217 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.988 " "Worst-case hold slack is -0.988" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.988              -1.064 key1  " "   -0.988              -1.064 key1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.148               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.265               0.000 pixel_clk_m  " "    0.265               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176395232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.937 " "Worst-case recovery slack is 16.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395272 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.937               0.000 pixel_clk_m  " "   16.937               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395272 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176395272 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.998 " "Worst-case removal slack is 0.998" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.998               0.000 pixel_clk_m  " "    0.998               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176395296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 key1  " "   -3.000              -3.000 key1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.555               0.000 pixel_clk_m  " "    9.555               0.000 pixel_clk_m " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.640               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.640               0.000 U1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637176395307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637176395307 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637176396304 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637176396310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637176396451 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 17 13:13:16 2021 " "Processing ended: Wed Nov 17 13:13:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637176396451 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637176396451 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637176396451 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1637176396451 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 265 s " "Quartus Prime Full Compilation was successful. 0 errors, 265 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1637176397156 ""}
