// Seed: 2823451515
module module_0 ();
  assign id_1 = id_1 - id_1;
endmodule
module module_1 ();
  wire id_1;
  tri id_4, id_5;
  wire id_6, id_7;
  wire id_8;
  module_0 modCall_1 ();
  assign id_5 = 1;
endmodule
module module_2 (
    output tri0 id_0,
    output wor  id_1,
    input  wand id_2,
    output tri0 id_3,
    id_9,
    output wire id_4,
    output wor  id_5,
    output wor  id_6,
    input  tri0 id_7
);
  assign id_1 = id_7;
  tri0 id_10, id_11, id_12, id_13, id_14;
  always begin : LABEL_0
    assume (-1)
    else id_11 = id_10;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_13 = $display({id_9 & id_9 !== id_10, id_2, 1, id_7});
endmodule
