# 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:27:07 on Apr 22,2024
# vlog -sv -timescale 1ps/1ps -work work -f sources.txt 
# -- Compiling package instr_register_pkg
# -- Compiling module instr_register
# -- Importing package instr_register_pkg
# -- Compiling module instr_register_test
# ** Warning: ../../lab2/lab01_testbench-interface/instr_register_test.sv(87): (vlog-2240) Treating stand-alone use of function 'final_report' as an implicit VOID cast.
# ** Warning: ../../lab2/lab01_testbench-interface/instr_register_test.sv(88): (vlog-2240) Treating stand-alone use of function 'regresion_report' as an implicit VOID cast.
# ** Warning: ../../lab2/lab01_testbench-interface/instr_register_test.sv(198): (vlog-2250) Function "final_report" has no return value assignment.
# ** Warning: ../../lab2/lab01_testbench-interface/instr_register_test.sv(210): (vlog-2250) Function "regresion_report" has no return value assignment.
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 00:27:07 on Apr 22,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# vsim -novopt -quiet -nocoverage "+notimingchecks" "+nowarnTSCALE" -sva top -GCASE_NAME=DEC_DEC -GWRITE_ORDER=2 -GWRITE_NR=20 -GSEED_VAL=3744353411 -GREAD_ORDER=2 -GREAD_NR=20 
# Start time: 00:27:07 on Apr 22,2024
# 
# 
# ***********************************************************
# ***  THIS IS A SELF-CHECKING TESTBENCH .  YOU DON'T  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# 
# Reseting the instruction register...
# 
# Writing values to register stack...
# Writing to register location 31: 
#   opcode = 3 (ADD)
#   operand_a = -4
#   operand_b = 13
# 
# Read from register location 31: 
#   opcode = 3 (ADD)
#   operand_a = -4
#   operand_b = 13
# Writing to register location 30: 
#   opcode = 0 (ZERO)
#   operand_a = 13
#   operand_b = 11
# 
# Read from register location 30: 
#   opcode = 0 (ZERO)
#   operand_a = 13
#   operand_b = 11
# Writing to register location 29: 
#   opcode = 4 (SUB)
#   operand_a = -5
#   operand_b = 0
# 
# Read from register location 29: 
#   opcode = 4 (SUB)
#   operand_a = -5
#   operand_b = 0
# Writing to register location 28: 
#   opcode = 7 (MOD)
#   operand_a = 0
#   operand_b = 4
# 
# Read from register location 28: 
#   opcode = 7 (MOD)
#   operand_a = 0
#   operand_b = 4
# Writing to register location 27: 
#   opcode = 7 (MOD)
#   operand_a = -12
#   operand_b = 7
# 
# Read from register location 27: 
#   opcode = 7 (MOD)
#   operand_a = -12
#   operand_b = 7
# Writing to register location 26: 
#   opcode = 4 (SUB)
#   operand_a = 7
#   operand_b = 15
# 
# Read from register location 26: 
#   opcode = 4 (SUB)
#   operand_a = 7
#   operand_b = 15
# Writing to register location 25: 
#   opcode = 0 (ZERO)
#   operand_a = 15
#   operand_b = 4
# 
# Read from register location 25: 
#   opcode = 0 (ZERO)
#   operand_a = 15
#   operand_b = 4
# Writing to register location 24: 
#   opcode = 7 (MOD)
#   operand_a = 4
#   operand_b = 0
# 
# Read from register location 24: 
#   opcode = 7 (MOD)
#   operand_a = 4
#   operand_b = 0
# Writing to register location 23: 
#   opcode = 1 (PASSA)
#   operand_a = 0
#   operand_b = 15
# 
# Read from register location 23: 
#   opcode = 1 (PASSA)
#   operand_a = 0
#   operand_b = 15
# Writing to register location 22: 
#   opcode = 6 (DIV)
#   operand_a = -1
#   operand_b = 9
# 
# Read from register location 22: 
#   opcode = 6 (DIV)
#   operand_a = -1
#   operand_b = 9
# Writing to register location 21: 
#   opcode = 6 (DIV)
#   operand_a = 9
#   operand_b = 6
# 
# Read from register location 21: 
#   opcode = 6 (DIV)
#   operand_a = 9
#   operand_b = 6
# Writing to register location 20: 
#   opcode = 1 (PASSA)
#   operand_a = -10
#   operand_b = 14
# 
# Read from register location 20: 
#   opcode = 1 (PASSA)
#   operand_a = -10
#   operand_b = 14
# Writing to register location 19: 
#   opcode = 0 (ZERO)
#   operand_a = -2
#   operand_b = 9
# 
# Read from register location 19: 
#   opcode = 0 (ZERO)
#   operand_a = -2
#   operand_b = 9
# Writing to register location 18: 
#   opcode = 7 (MOD)
#   operand_a = 9
#   operand_b = 8
# 
# Read from register location 18: 
#   opcode = 7 (MOD)
#   operand_a = 9
#   operand_b = 8
# Writing to register location 17: 
#   opcode = 2 (PASSB)
#   operand_a = -8
#   operand_b = 15
# 
# Read from register location 17: 
#   opcode = 2 (PASSB)
#   operand_a = -8
#   operand_b = 15
# Writing to register location 16: 
#   opcode = 3 (ADD)
#   operand_a = 15
#   operand_b = 10
# 
# Read from register location 16: 
#   opcode = 3 (ADD)
#   operand_a = 15
#   operand_b = 10
# Writing to register location 15: 
#   opcode = 7 (MOD)
#   operand_a = 10
#   operand_b = 11
# 
# Read from register location 15: 
#   opcode = 7 (MOD)
#   operand_a = 10
#   operand_b = 11
# Writing to register location 14: 
#   opcode = 1 (PASSA)
#   operand_a = 11
#   operand_b = 15
# 
# Read from register location 14: 
#   opcode = 1 (PASSA)
#   operand_a = 11
#   operand_b = 15
# Writing to register location 13: 
#   opcode = 4 (SUB)
#   operand_a = 15
#   operand_b = 9
# 
# Read from register location 13: 
#   opcode = 4 (SUB)
#   operand_a = 15
#   operand_b = 9
# Writing to register location 12: 
#   opcode = 2 (PASSB)
#   operand_a = -7
#   operand_b = 4
# 
# Read from register location 12: 
#   opcode = 2 (PASSB)
#   operand_a = -7
#   operand_b = 4
# 
# Reading back the same register locations written...
# 
# Read from register location 31: 
#   opcode = 3 (ADD)
#   operand_a = -4
#   operand_b = 13
#  result_t = 9
# 
# Opcode is correct from register location 31: 
# Operant_a is correct from register location 31: 
# Operant_b is correct from register location 31: 
# Result check: Approved
# 
# Read from register location 30: 
#   opcode = 0 (ZERO)
#   operand_a = 13
#   operand_b = 11
#  result_t = 0
# 
# Opcode is correct from register location 30: 
# Operant_a is correct from register location 30: 
# Operant_b is correct from register location 30: 
# Result check: Approved
# 
# Read from register location 29: 
#   opcode = 4 (SUB)
#   operand_a = -5
#   operand_b = 0
#  result_t = -5
# 
# Opcode is correct from register location 29: 
# Operant_a is correct from register location 29: 
# Operant_b is correct from register location 29: 
# Result check: Approved
# 
# Read from register location 28: 
#   opcode = 7 (MOD)
#   operand_a = 0
#   operand_b = 4
#  result_t = 0
# 
# Opcode is correct from register location 28: 
# Operant_a is correct from register location 28: 
# Operant_b is correct from register location 28: 
# Result check: Approved
# 
# Read from register location 27: 
#   opcode = 7 (MOD)
#   operand_a = -12
#   operand_b = 7
#  result_t = -5
# 
# Opcode is correct from register location 27: 
# Operant_a is correct from register location 27: 
# Operant_b is correct from register location 27: 
# Result check: Approved
# 
# Read from register location 26: 
#   opcode = 4 (SUB)
#   operand_a = 7
#   operand_b = 15
#  result_t = -8
# 
# Opcode is correct from register location 26: 
# Operant_a is correct from register location 26: 
# Operant_b is correct from register location 26: 
# Result check: Approved
# 
# Read from register location 25: 
#   opcode = 0 (ZERO)
#   operand_a = 15
#   operand_b = 4
#  result_t = 0
# 
# Opcode is correct from register location 25: 
# Operant_a is correct from register location 25: 
# Operant_b is correct from register location 25: 
# Result check: Approved
# 
# Read from register location 24: 
#   opcode = 7 (MOD)
#   operand_a = 4
#   operand_b = 0
#  result_t = 0
# 
# Opcode is correct from register location 24: 
# Operant_a is correct from register location 24: 
# Operant_b is correct from register location 24: 
# Result check: Approved
# 
# Read from register location 23: 
#   opcode = 1 (PASSA)
#   operand_a = 0
#   operand_b = 15
#  result_t = 0
# 
# Opcode is correct from register location 23: 
# Operant_a is correct from register location 23: 
# Operant_b is correct from register location 23: 
# Result check: Approved
# 
# Read from register location 22: 
#   opcode = 6 (DIV)
#   operand_a = -1
#   operand_b = 9
#  result_t = 0
# 
# Opcode is correct from register location 22: 
# Operant_a is correct from register location 22: 
# Operant_b is correct from register location 22: 
# Result check: Approved
# 
# Read from register location 21: 
#   opcode = 6 (DIV)
#   operand_a = 9
#   operand_b = 6
#  result_t = 1
# 
# Opcode is correct from register location 21: 
# Operant_a is correct from register location 21: 
# Operant_b is correct from register location 21: 
# Result check: Approved
# 
# Read from register location 20: 
#   opcode = 1 (PASSA)
#   operand_a = -10
#   operand_b = 14
#  result_t = -10
# 
# Opcode is correct from register location 20: 
# Operant_a is correct from register location 20: 
# Operant_b is correct from register location 20: 
# Result check: Approved
# 
# Read from register location 19: 
#   opcode = 0 (ZERO)
#   operand_a = -2
#   operand_b = 9
#  result_t = 0
# 
# Opcode is correct from register location 19: 
# Operant_a is correct from register location 19: 
# Operant_b is correct from register location 19: 
# Result check: Approved
# 
# Read from register location 18: 
#   opcode = 7 (MOD)
#   operand_a = 9
#   operand_b = 8
#  result_t = 1
# 
# Opcode is correct from register location 18: 
# Operant_a is correct from register location 18: 
# Operant_b is correct from register location 18: 
# Result check: Approved
# 
# Read from register location 17: 
#   opcode = 2 (PASSB)
#   operand_a = -8
#   operand_b = 15
#  result_t = 15
# 
# Opcode is correct from register location 17: 
# Operant_a is correct from register location 17: 
# Operant_b is correct from register location 17: 
# Result check: Approved
# 
# Read from register location 16: 
#   opcode = 3 (ADD)
#   operand_a = 15
#   operand_b = 10
#  result_t = 25
# 
# Opcode is correct from register location 16: 
# Operant_a is correct from register location 16: 
# Operant_b is correct from register location 16: 
# Result check: Approved
# 
# Read from register location 15: 
#   opcode = 7 (MOD)
#   operand_a = 10
#   operand_b = 11
#  result_t = 10
# 
# Opcode is correct from register location 15: 
# Operant_a is correct from register location 15: 
# Operant_b is correct from register location 15: 
# Result check: Approved
# 
# Read from register location 14: 
#   opcode = 1 (PASSA)
#   operand_a = 11
#   operand_b = 15
#  result_t = 11
# 
# Opcode is correct from register location 14: 
# Operant_a is correct from register location 14: 
# Operant_b is correct from register location 14: 
# Result check: Approved
# 
# Read from register location 13: 
#   opcode = 4 (SUB)
#   operand_a = 15
#   operand_b = 9
#  result_t = 6
# 
# Opcode is correct from register location 13: 
# Operant_a is correct from register location 13: 
# Operant_b is correct from register location 13: 
# Result check: Approved
# 
# Read from register location 12: 
#   opcode = 2 (PASSB)
#   operand_a = -7
#   operand_b = 4
#  result_t = 4
# 
# Opcode is correct from register location 12: 
# Operant_a is correct from register location 12: 
# Operant_b is correct from register location 12: 
# Result check: Approved
# 
# Read from register location 11: 
#   opcode = 0 (ZERO)
#   operand_a = 0
#   operand_b = 0
#  result_t = 0
# 
# Opcode is correct from register location 11: 
# Operant_a is correct from register location 11: 
# Operant_b is correct from register location 11: 
# Result check: Approved
# Failed tests 0: 
# Passed tests 21: 
# 
# ***********************************************************
# ***  THIS IS A SELF-CHECKING TESTBENCH .  YOU DON'T  ***
# ***  NEED TO VISUALLY VERIFY THAT THE OUTPUT VALUES     ***
# ***  MATCH THE INPUT VALUES FOR EACH REGISTER LOCATION  ***
# ***********************************************************
# 
# ** Note: $finish    : ../../lab2/lab01_testbench-interface/instr_register_test.sv(96)
#    Time: 456 ns  Iteration: 1  Instance: /top/test
# End time: 00:27:08 on Apr 22,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
