
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/clock_tree_design/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/clock_tree_design
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2831.598 ; gain = 2.016 ; free physical = 331083 ; free virtual = 413844
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/clock_tree_design" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/clock_tree_design" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/clock_tree_design" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/clock_tree_design" "*.svh"]] 
# }
# synth_design -top clock_tree_design \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top clock_tree_design -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 66885
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2831.746 ; gain = 0.000 ; free physical = 301962 ; free virtual = 384723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clock_tree_design' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/clock_tree_design/clock_tree_design.v:5]
INFO: [Synth 8-6157] synthesizing module 'T_ff' [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/clock_tree_design/clock_tree_design.v:300]
INFO: [Synth 8-6155] done synthesizing module 'T_ff' (1#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/clock_tree_design/clock_tree_design.v:300]
INFO: [Synth 8-6155] done synthesizing module 'clock_tree_design' (2#1) [/home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/clock_tree_design/clock_tree_design.v:5]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2831.746 ; gain = 0.000 ; free physical = 314595 ; free virtual = 397375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2831.746 ; gain = 0.000 ; free physical = 314661 ; free virtual = 397494
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 314564 ; free virtual = 397393
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 316052 ; free virtual = 398899
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'I0' (T_ff) to 'I5'
INFO: [Synth 8-223] decloning instance 'I0' (T_ff) to 'I10'
INFO: [Synth 8-223] decloning instance 'I0' (T_ff) to 'I15'
INFO: [Synth 8-223] decloning instance 'I0' (T_ff) to 'I20'
INFO: [Synth 8-223] decloning instance 'I0' (T_ff) to 'I25'
INFO: [Synth 8-223] decloning instance 'I0' (T_ff) to 'I30'
INFO: [Synth 8-223] decloning instance 'I0' (T_ff) to 'I35'
INFO: [Synth 8-223] decloning instance 'I0' (T_ff) to 'I40'
INFO: [Synth 8-223] decloning instance 'I0' (T_ff) to 'I45'
INFO: [Synth 8-223] decloning instance 'I0' (T_ff) to 'I50'
INFO: [Synth 8-223] decloning instance 'I0' (T_ff) to 'I55'
INFO: [Synth 8-223] decloning instance 'I0' (T_ff) to 'I60'
INFO: [Synth 8-223] decloning instance 'I0' (T_ff) to 'I65'
INFO: [Synth 8-223] decloning instance 'I0' (T_ff) to 'I70'
INFO: [Synth 8-223] decloning instance 'I1' (T_ff) to 'I6'
INFO: [Synth 8-223] decloning instance 'I1' (T_ff) to 'I11'
INFO: [Synth 8-223] decloning instance 'I1' (T_ff) to 'I16'
INFO: [Synth 8-223] decloning instance 'I1' (T_ff) to 'I21'
INFO: [Synth 8-223] decloning instance 'I1' (T_ff) to 'I26'
INFO: [Synth 8-223] decloning instance 'I1' (T_ff) to 'I31'
INFO: [Synth 8-223] decloning instance 'I1' (T_ff) to 'I36'
INFO: [Synth 8-223] decloning instance 'I1' (T_ff) to 'I41'
INFO: [Synth 8-223] decloning instance 'I1' (T_ff) to 'I46'
INFO: [Synth 8-223] decloning instance 'I1' (T_ff) to 'I51'
INFO: [Synth 8-223] decloning instance 'I1' (T_ff) to 'I56'
INFO: [Synth 8-223] decloning instance 'I1' (T_ff) to 'I61'
INFO: [Synth 8-223] decloning instance 'I1' (T_ff) to 'I66'
INFO: [Synth 8-223] decloning instance 'I1' (T_ff) to 'I71'
INFO: [Synth 8-223] decloning instance 'I2' (T_ff) to 'I7'
INFO: [Synth 8-223] decloning instance 'I2' (T_ff) to 'I12'
INFO: [Synth 8-223] decloning instance 'I2' (T_ff) to 'I17'
INFO: [Synth 8-223] decloning instance 'I2' (T_ff) to 'I22'
INFO: [Synth 8-223] decloning instance 'I2' (T_ff) to 'I27'
INFO: [Synth 8-223] decloning instance 'I2' (T_ff) to 'I32'
INFO: [Synth 8-223] decloning instance 'I2' (T_ff) to 'I37'
INFO: [Synth 8-223] decloning instance 'I2' (T_ff) to 'I42'
INFO: [Synth 8-223] decloning instance 'I2' (T_ff) to 'I47'
INFO: [Synth 8-223] decloning instance 'I2' (T_ff) to 'I52'
INFO: [Synth 8-223] decloning instance 'I2' (T_ff) to 'I57'
INFO: [Synth 8-223] decloning instance 'I2' (T_ff) to 'I62'
INFO: [Synth 8-223] decloning instance 'I2' (T_ff) to 'I67'
INFO: [Synth 8-223] decloning instance 'I2' (T_ff) to 'I72'
INFO: [Synth 8-223] decloning instance 'I3' (T_ff) to 'I8'
INFO: [Synth 8-223] decloning instance 'I3' (T_ff) to 'I13'
INFO: [Synth 8-223] decloning instance 'I3' (T_ff) to 'I18'
INFO: [Synth 8-223] decloning instance 'I3' (T_ff) to 'I23'
INFO: [Synth 8-223] decloning instance 'I3' (T_ff) to 'I28'
INFO: [Synth 8-223] decloning instance 'I3' (T_ff) to 'I33'
INFO: [Synth 8-223] decloning instance 'I3' (T_ff) to 'I38'
INFO: [Synth 8-223] decloning instance 'I3' (T_ff) to 'I43'
INFO: [Synth 8-223] decloning instance 'I3' (T_ff) to 'I48'
INFO: [Synth 8-223] decloning instance 'I3' (T_ff) to 'I53'
INFO: [Synth 8-223] decloning instance 'I3' (T_ff) to 'I58'
INFO: [Synth 8-223] decloning instance 'I3' (T_ff) to 'I63'
INFO: [Synth 8-223] decloning instance 'I3' (T_ff) to 'I68'
INFO: [Synth 8-223] decloning instance 'I3' (T_ff) to 'I73'
INFO: [Synth 8-223] decloning instance 'I4' (T_ff) to 'I9'
INFO: [Synth 8-223] decloning instance 'I4' (T_ff) to 'I14'
INFO: [Synth 8-223] decloning instance 'I4' (T_ff) to 'I19'
INFO: [Synth 8-223] decloning instance 'I4' (T_ff) to 'I24'
INFO: [Synth 8-223] decloning instance 'I4' (T_ff) to 'I29'
INFO: [Synth 8-223] decloning instance 'I4' (T_ff) to 'I34'
INFO: [Synth 8-223] decloning instance 'I4' (T_ff) to 'I39'
INFO: [Synth 8-223] decloning instance 'I4' (T_ff) to 'I44'
INFO: [Synth 8-223] decloning instance 'I4' (T_ff) to 'I49'
INFO: [Synth 8-223] decloning instance 'I4' (T_ff) to 'I54'
INFO: [Synth 8-223] decloning instance 'I4' (T_ff) to 'I59'
INFO: [Synth 8-223] decloning instance 'I4' (T_ff) to 'I64'
INFO: [Synth 8-223] decloning instance 'I4' (T_ff) to 'I69'
INFO: [Synth 8-223] decloning instance 'I4' (T_ff) to 'I74'
INFO: [Synth 8-223] decloning instance 'I75' (T_ff) to 'I76'
INFO: [Synth 8-223] decloning instance 'I75' (T_ff) to 'I77'
INFO: [Synth 8-223] decloning instance 'I75' (T_ff) to 'I78'
INFO: [Synth 8-223] decloning instance 'I75' (T_ff) to 'I79'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
	   4 Input      1 Bit         XORs := 20    
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   4 Input    1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311634 ; free virtual = 394649
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311568 ; free virtual = 394582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311427 ; free virtual = 394442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311432 ; free virtual = 394468
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311436 ; free virtual = 394473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311412 ; free virtual = 394449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311405 ; free virtual = 394441
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311398 ; free virtual = 394434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311391 ; free virtual = 394428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     6|
|2     |LUT1 |     1|
|3     |LUT2 |     6|
|4     |LUT3 |     5|
|5     |LUT4 |     5|
|6     |FDCE |     6|
|7     |IBUF |    10|
|8     |OBUF |    20|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    59|
|2     |  I0     |T_ff   |     3|
|3     |  I1     |T_ff_0 |     3|
|4     |  I2     |T_ff_1 |     3|
|5     |  I3     |T_ff_2 |     3|
|6     |  I4     |T_ff_3 |     3|
|7     |  I75    |T_ff_4 |     8|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311402 ; free virtual = 394439
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311407 ; free virtual = 394443
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 2839.605 ; gain = 7.859 ; free physical = 311414 ; free virtual = 394451
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.707 ; gain = 0.000 ; free physical = 311901 ; free virtual = 394938
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2860.707 ; gain = 0.000 ; free physical = 312912 ; free virtual = 395949
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 630ff57e
INFO: [Common 17-83] Releasing license: Synthesis
93 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2860.707 ; gain = 29.109 ; free physical = 313163 ; free virtual = 396199
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/clock_tree_design/util_temp_clock_tree_design_vivado_synth.log
# report_timing_summary -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/clock_tree_design/timing_temp_clock_tree_design_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2949.379 ; gain = 88.672 ; free physical = 315057 ; free virtual = 398075
# report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/clock_tree_design/power_temp_clock_tree_design_vivado_synth.log
Command: report_power -file /home/users/aram/yosys_verific_rs/result_04-05-2022T15-08-45/Golden_vivado.json/clock_tree_design/power_temp_clock_tree_design_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed May  4 16:49:25 2022...
real 68.67
user 76.67
sys 5.80
