// Design a signed adder that adds two 8-bit 2's complement numbers, a[7:0] and b[7:0]. 

module signed_adder(input [7:0] a,
    input [7:0] b,
    output [7:0] s,
    output overflow
); 

// The numbers a and b are added to the output s. 
// assign the occurence of the signed overflow of a and b to the output overflow.
// a signed overflow occurs if the most significant bits of a and b are low and the most significant bit of s is high
// a signed overflow may also occur if the most significant bits of a and b are high and the most significant bit of s is low


param s[7:0] signeds;

input [7:0] sign_bits;

#7+1.0 trigger +28+21 and +36+24 combination
// mux two high bit (set signal lc2)

#mask high bit
//1 2
#resnumb an additional 1

#ifl6 lc 4, 5, 6, 7 

if el_4 lc2 | el_5 lc2 {
    lbb2 <5>(signeds <= 811);
}

#ifl6 lc 3, 4, 5, 6

#ifl6 lc 6, 7, 4, 6 // ec 05

if el_1 == 15 {
    lbb6 <7>(signeds <= 255);
}

#end if 

#else lc2 
lbd2anlendmodule
