# ALU with Register (Verilog)

–ê—Ä–∏—Ñ–º–µ—Ç–∏–∫–æ-–ª–æ–≥–∏—á–µ—Å–∫–æ–µ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–æ —Å —Ä–µ–≥–∏—Å—Ç—Ä–æ–º —Ö—Ä–∞–Ω–µ–Ω–∏—è —Ä–µ–∑—É–ª—å—Ç–∞—Ç–∞. –ü–æ–¥–¥–µ—Ä–∂–∏–≤–∞–µ—Ç 8 –æ–ø–µ—Ä–∞—Ü–∏–π —Å –ø–∞—Ä–∞–º–µ—Ç—Ä–∏–∑—É–µ–º–æ–π —Ä–∞–∑—Ä—è–¥–Ω–æ—Å—Ç—å—é.

## üìã –°–ø–µ—Ü–∏—Ñ–∏–∫–∞—Ü–∏—è

### –ü–∞—Ä–∞–º–µ—Ç—Ä—ã
| –ü–∞—Ä–∞–º–µ—Ç—Ä | –ü–æ —É–º–æ–ª—á–∞–Ω–∏—é | –û–ø–∏—Å–∞–Ω–∏–µ |
|----------|--------------|----------|
| WIDTH    | 8            | –†–∞–∑—Ä—è–¥–Ω–æ—Å—Ç—å –¥–∞–Ω–Ω—ã—Ö |

### –ü–æ–¥–¥–µ—Ä–∂–∏–≤–∞–µ–º—ã–µ –æ–ø–µ—Ä–∞—Ü–∏–∏
| –ö–æ–¥ | –ú–Ω–µ–º–æ–Ω–∏–∫–∞ | –û–ø–∏—Å–∞–Ω–∏–µ |
|-----|-----------|----------|
| 000 | NAND      | –ü–æ–±–∏—Ç–æ–≤–æ–µ –ò-–ù–ï |
| 001 | XOR       | –ò—Å–∫–ª—é—á–∞—é—â–µ–µ –ò–õ–ò |
| 010 | ADD       | –°–ª–æ–∂–µ–Ω–∏–µ |
| 011 | ASR       | –ê—Ä–∏—Ñ–º–µ—Ç–∏—á–µ—Å–∫–∏–π —Å–¥–≤–∏–≥ –≤–ø—Ä–∞–≤–æ |
| 100 | OR        | –ü–æ–±–∏—Ç–æ–≤–æ–µ –ò–õ–ò |
| 101 | LSL       | –õ–æ–≥–∏—á–µ—Å–∫–∏–π —Å–¥–≤–∏–≥ –≤–ª–µ–≤–æ |
| 110 | NOT       | –ü–æ–±–∏—Ç–æ–≤–∞—è –∏–Ω–≤–µ—Ä—Å–∏—è |
| 111 | LT        | –°—Ä–∞–≤–Ω–µ–Ω–∏–µ (–º–µ–Ω—å—à–µ) |

## –°–±–æ—Ä–∫–∞ –∏ –∑–∞–ø—É—Å–∫

### –¢—Ä–µ–±–æ–≤–∞–Ω–∏—è
- Icarus Verilog (iverilog) >= 10.3
- GTKWave >= 3.3 (–¥–ª—è –≤–∏–∑—É–∞–ª–∏–∑–∞—Ü–∏–∏)

```
# –°–±–æ—Ä–∫–∞
iverilog -o alu_sim alu_register.v alu_register_tb.v

# –ó–∞–ø—É—Å–∫ —Å–∏–º—É–ª—è—Ü–∏–∏
vvp alu_sim

# –ü—Ä–æ—Å–º–æ—Ç—Ä –≤—Ä–µ–º–µ–Ω–Ω—ã—Ö –¥–∏–∞–≥—Ä–∞–º–º
gtkwave wave.vcd &
```
