library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_unsigned.ALL;
entity fourbitadder_tb is
-- Port ( );
end fourbitadder_tb;

architecture Behavioral of fourbitadder_tb is
component fourbitadder
Port ( A : in STD_LOGIC_VECTOR (3 downto 0);
B : in STD_LOGIC_VECTOR (3 downto 0);
S : out STD_LOGIC_VECTOR (3 downto 0);
C : out STD_LOGIC);
end component;

signal A: STD_LOGIC_VECTOR (3 downto 0):="0000";
signal B :STD_LOGIC_VECTOR (3 downto 0):="0000";
signal S : STD_LOGIC_VECTOR (3 downto 0):="0000";
signal C : std_logic := '0';

begin
utt: fourbitadder port map(A=>A, B=>B, S=>S, C=>C);
stimulus: process
begin
wait for 10 ns;
for i in 0 to 15 loop
for j in 0 to 15 loop
B<= B + '1';
wait for 10 ns;
end loop;
A<= A + '1';
wait for 20 ns;
end loop;
wait;
end process;
end Behavioral;