#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Mar 28 23:00:10 2022
# Process ID: 25116
# Current directory: D:/Vfile/T_rom
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23364 D:\Vfile\T_rom\T_rom.xpr
# Log file: D:/Vfile/T_rom/vivado.log
# Journal file: D:/Vfile/T_rom\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vfile/T_rom/T_rom.xpr
update_compile_order -fileset sources_1
close_project
create_project Temp D:/Vfile/Temp -part xc7k160tffg676-2L
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name dist_mem_gen_0
set_property -dict [list CONFIG.depth {1024} CONFIG.data_width {32} CONFIG.memory_type {rom}] [get_ips dist_mem_gen_0]
generate_target {instantiation_template} [get_files d:/Vfile/Temp/Temp.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.coefficient_file {D:/Vfile/Temp/Temp.srcs/sources_1/ip/dist_mem_gen_0/rom.coe}] [get_ips dist_mem_gen_0]
generate_target all [get_files  d:/Vfile/Temp/Temp.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all dist_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/Vfile/Temp/Temp.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vfile/Temp/Temp.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci]
launch_runs dist_mem_gen_0_synth_1 -jobs 4
wait_on_run dist_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/Vfile/Temp/Temp.srcs/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0.xci] -directory D:/Vfile/Temp/Temp.ip_user_files/sim_scripts -ip_user_files_dir D:/Vfile/Temp/Temp.ip_user_files -ipstatic_source_dir D:/Vfile/Temp/Temp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vfile/Temp/Temp.cache/compile_simlib/modelsim} {questa=D:/Vfile/Temp/Temp.cache/compile_simlib/questa} {riviera=D:/Vfile/Temp/Temp.cache/compile_simlib/riviera} {activehdl=D:/Vfile/Temp/Temp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {1024} CONFIG.Read_Width_A {32} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files d:/Vfile/Temp/Temp.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  d:/Vfile/Temp/Temp.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files d:/Vfile/Temp/Temp.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] d:/Vfile/Temp/Temp.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs blk_mem_gen_0_synth_1 -jobs 4
wait_on_run blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files d:/Vfile/Temp/Temp.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory D:/Vfile/Temp/Temp.ip_user_files/sim_scripts -ip_user_files_dir D:/Vfile/Temp/Temp.ip_user_files -ipstatic_source_dir D:/Vfile/Temp/Temp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vfile/Temp/Temp.cache/compile_simlib/modelsim} {questa=D:/Vfile/Temp/Temp.cache/compile_simlib/questa} {riviera=D:/Vfile/Temp/Temp.cache/compile_simlib/riviera} {activehdl=D:/Vfile/Temp/Temp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property  ip_repo_paths  D:/Vfile [current_project]
update_ip_catalog
