// Seed: 2196561831
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input tri0 id_2,
    output supply0 id_3,
    output tri id_4,
    input supply1 id_5,
    output tri1 module_0,
    input wire id_7,
    input wor id_8,
    input wire id_9,
    input tri0 id_10,
    input supply0 id_11,
    input wand id_12
);
  wire id_14;
  assign id_14#(
      .id_9 (~1),
      .id_11(1)
  ) = id_12;
endmodule
module module_1 #(
    parameter id_10 = 32'd15
) (
    output wand id_0,
    output wor id_1,
    input tri0 id_2,
    input uwire id_3,
    output wor id_4,
    input uwire id_5,
    input wor id_6,
    input wand id_7,
    output supply0 id_8,
    input tri1 id_9,
    input wor _id_10,
    input supply0 id_11,
    input supply1 id_12,
    input wire id_13,
    input supply1 id_14,
    input supply0 id_15
);
  logic [-1 'b0 ==  -1 : id_10  &  -1] id_17;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_15,
      id_1,
      id_1,
      id_3,
      id_8,
      id_13,
      id_15,
      id_15,
      id_13,
      id_6,
      id_6
  );
  assign modCall_1.id_9 = 0;
  wire id_18;
endmodule
