# Verilog_Practice

Language: Verilog  
Board: AC701(this only related to SDC file)  
Platform: Vivado 2019.1  
Simulator: Vivado Simulator  

[Practice 01: Random Generator](https://github.com/ZongRuLi/Verilog_Practice/tree/main/Example01_Random_generator)