// Seed: 1374085174
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout supply1 id_1;
  assign id_1 = -1'h0;
  wire id_7;
  ;
endmodule
module module_1 #(
    parameter id_5 = 32'd36
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  input wire id_26;
  input wire id_25;
  output wire id_24;
  input wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire id_17;
  inout wire id_16;
  input wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  output tri1 id_9;
  nand primCall (
      id_17,
      id_29,
      id_15,
      id_3,
      id_11,
      id_16,
      id_31,
      id_2,
      id_21,
      id_22,
      id_19,
      id_27,
      id_20,
      id_23,
      id_28,
      id_12,
      id_30,
      id_13,
      id_14,
      id_1,
      id_25
  );
  output wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire _id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  genvar id_27;
  logic [-1 : id_5] id_28;
  assign id_9  = id_1 ? id_25 : -1;
  assign id_27 = 1;
  logic id_29;
  parameter id_30 = 1;
  wire id_31;
  module_0 modCall_1 (
      id_13,
      id_28,
      id_3,
      id_12,
      id_28,
      id_17
  );
  assign id_29 = 1;
endmodule
