SIM             = icarus
TOPLEVEL_LANG   = verilog
VERILOG_SOURCES = /code/rtl/vga_controller.sv
TOPLEVEL        = vga_controller
MODULE          = test_vga_controller
PYTHONPATH      = /src
HASH            = 6-RTL-code-completion-vga-controller
