#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Sep 18 00:29:10 2025
# Process ID         : 925078
# Current directory  : /home/f4bjh/devel/Rf-Test-BJH
# Command line       : vivado
# Log file           : /home/f4bjh/devel/Rf-Test-BJH/vivado.log
# Journal file       : /home/f4bjh/devel/Rf-Test-BJH/vivado.jou
# Running On         : f4bjh-minipc
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.3 LTS
# Processor Detail   : AMD Ryzen 7 5700U with Radeon Graphics
# CPU Frequency      : 1396.824 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 16
# Host memory        : 33021 MB
# Swap memory        : 2147 MB
# Total Virtual      : 35169 MB
# Available Virtual  : 23469 MB
#-----------------------------------------------------------
start_gui
open_project /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/hf_gen_fpga_v2/hf_gen_fpga_v2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/f4bjh/Xilinx/Vivado/2024.2/data/ip'.
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -jobs 8
[Thu Sep 18 00:29:43 2025] Launched impl_1...
Run output will be captured here: /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/hf_gen_fpga_v2/hf_gen_fpga_v2.runs/impl_1/runme.log
report_ip_status -name ip_status 
update_module_reference [get_ips  design_1_oscillator2_0_0]
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
ERROR: [BD 41-2052] Disabled block design /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/hf_gen_fpga_v2/hf_gen_fpga_v2.srcs/sources_1/bd/design_1/design_1.bd cannot be opened or edited. Please enable it before opening it. 
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
ERROR: [Common 17-39] 'upgrade_ip' failed due to earlier errors.
report_ip_status -name ip_status 
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/hf_gen_fpga_v2/hf_gen_fpga_v2.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/hf_gen_fpga_v2/hf_gen_fpga_v2.runs/synth_1/oscillator2.dcp
launch_runs synth_1 -jobs 8
[Thu Sep 18 00:35:18 2025] Launched synth_1...
Run output will be captured here: /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/hf_gen_fpga_v2/hf_gen_fpga_v2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Sep 18 00:36:09 2025] Launched impl_1...
Run output will be captured here: /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/hf_gen_fpga_v2/hf_gen_fpga_v2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Sep 18 00:36:57 2025] Launched impl_1...
Run output will be captured here: /home/f4bjh/devel/Rf-Test-BJH/tests/hf_gen_fpga/hf_gen_fpga_v2/hf_gen_fpga_v2.runs/impl_1/runme.log
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Width (0) and height (0) cannot be <= 0 (See /home/f4bjh/devel/Rf-Test-BJH/vivado_pid925078.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Width (0) and height (0) cannot be <= 0 (See /home/f4bjh/devel/Rf-Test-BJH/vivado_pid925078.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Width (0) and height (0) cannot be <= 0 (See /home/f4bjh/devel/Rf-Test-BJH/vivado_pid925078.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Width (0) and height (0) cannot be <= 0 (See /home/f4bjh/devel/Rf-Test-BJH/vivado_pid925078.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Width (0) and height (0) cannot be <= 0 (See /home/f4bjh/devel/Rf-Test-BJH/vivado_pid925078.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Width (0) and height (0) cannot be <= 0 (See /home/f4bjh/devel/Rf-Test-BJH/vivado_pid925078.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Width (0) and height (0) cannot be <= 0 (See /home/f4bjh/devel/Rf-Test-BJH/vivado_pid925078.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Width (0) and height (0) cannot be <= 0 (See /home/f4bjh/devel/Rf-Test-BJH/vivado_pid925078.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Width (0) and height (0) cannot be <= 0 (See /home/f4bjh/devel/Rf-Test-BJH/vivado_pid925078.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Width (0) and height (0) cannot be <= 0 (See /home/f4bjh/devel/Rf-Test-BJH/vivado_pid925078.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Width (0) and height (0) cannot be <= 0 (See /home/f4bjh/devel/Rf-Test-BJH/vivado_pid925078.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Width (0) and height (0) cannot be <= 0 (See /home/f4bjh/devel/Rf-Test-BJH/vivado_pid925078.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.IllegalArgumentException: Width (0) and height (0) cannot be <= 0 (See /home/f4bjh/devel/Rf-Test-BJH/vivado_pid925078.debug)
