Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /Users/brandon/Documents/CoursesWi22/CSE240C/Homework1/ChampSim/ipc1_public/server_004.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3225957 heartbeat IPC: 3.09986 cumulative IPC: 3.09986 (Simulation time: 0 hr 1 min 20 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6558908 heartbeat IPC: 3.00034 cumulative IPC: 3.04929 (Simulation time: 0 hr 2 min 54 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 11675889 heartbeat IPC: 1.95428 cumulative IPC: 2.5694 (Simulation time: 0 hr 4 min 56 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 15422109 heartbeat IPC: 2.66936 cumulative IPC: 2.59368 (Simulation time: 0 hr 6 min 46 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 18648240 heartbeat IPC: 3.09969 cumulative IPC: 2.68122 (Simulation time: 0 hr 8 min 32 sec) 

Warmup complete CPU 0 instructions: 50000003 cycles: 18648240 (Simulation time: 0 hr 8 min 32 sec) 

Heartbeat CPU 0 instructions: 60000002 cycles: 27285693 heartbeat IPC: 1.15775 cumulative IPC: 1.15775 (Simulation time: 0 hr 10 min 14 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 35345821 heartbeat IPC: 1.24067 cumulative IPC: 1.19778 (Simulation time: 0 hr 11 min 56 sec) 
Heartbeat CPU 0 instructions: 80000001 cycles: 56278670 heartbeat IPC: 0.477718 cumulative IPC: 0.797227 (Simulation time: 0 hr 14 min 37 sec) 
Heartbeat CPU 0 instructions: 90000003 cycles: 71472192 heartbeat IPC: 0.658175 cumulative IPC: 0.757232 (Simulation time: 0 hr 16 min 10 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 80179985 heartbeat IPC: 1.1484 cumulative IPC: 0.812589 (Simulation time: 0 hr 16 min 53 sec) 
Finished CPU 0 instructions: 50000000 cycles: 61531745 cumulative IPC: 0.812589 (Simulation time: 0 hr 16 min 53 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.812589 instructions: 50000000 cycles: 61531745
L1D TOTAL     ACCESS:   21628557  HIT:   17557558  MISS:    4070999
L1D LOAD      ACCESS:    8597854  HIT:    6579533  MISS:    2018321
L1D RFO       ACCESS:    4642291  HIT:    4535529  MISS:     106762
L1D PREFETCH  ACCESS:    8388412  HIT:    6442496  MISS:    1945916
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    8632857  ISSUED:    8543755  USEFUL:     106351  USELESS:    1839558
L1D AVERAGE MISS LATENCY: 23.0258 cycles
L1I TOTAL     ACCESS:   17022178  HIT:   15451571  MISS:    1570607
L1I LOAD      ACCESS:   10716758  HIT:   10603122  MISS:     113636
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    6305420  HIT:    4848449  MISS:    1456971
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    6844521  ISSUED:    6594301  USEFUL:    1046369  USELESS:     410459
L1I AVERAGE MISS LATENCY: 34.0743 cycles
L2C TOTAL     ACCESS:    7267858  HIT:    6194060  MISS:    1073798
L2C LOAD      ACCESS:    2077530  HIT:    1826295  MISS:     251235
L2C RFO       ACCESS:     105579  HIT:      56923  MISS:      48656
L2C PREFETCH  ACCESS:    4839716  HIT:    4067061  MISS:     772655
L2C WRITEBACK ACCESS:     245033  HIT:     243781  MISS:       1252
L2C PREFETCH  REQUESTED:    5899510  ISSUED:    5897552  USEFUL:      25149  USELESS:     747541
L2C AVERAGE MISS LATENCY: 58.105 cycles
LLC TOTAL     ACCESS:    2389710  HIT:    2148914  MISS:     240796
LLC LOAD      ACCESS:     250821  HIT:     205518  MISS:      45303
LLC RFO       ACCESS:      48655  HIT:      34085  MISS:      14570
LLC PREFETCH  ACCESS:    1949500  HIT:    1768936  MISS:     180564
LLC WRITEBACK ACCESS:     140734  HIT:     140375  MISS:        359
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      21382  USELESS:     159780
LLC AVERAGE MISS LATENCY: 175.502 cycles
Major fault: 0 Minor fault: 7601
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      47449  ROW_BUFFER_MISS:     192961
 DBUS_CONGESTED:      96848
 WQ ROW_BUFFER_HIT:      11353  ROW_BUFFER_MISS:      42491  FULL:          0

 AVG_CONGESTED_CYCLE: 5

CPU 0 Branch Prediction Accuracy: 98.1603% MPKI: 3.89124 Average ROB Occupancy at Mispredict: 66.0794

Branch types
NOT_BRANCH: 39423755 78.8475%
BRANCH_DIRECT_JUMP: 551642 1.10328%
BRANCH_INDIRECT: 139368 0.278736%
BRANCH_CONDITIONAL: 7920858 15.8417%
BRANCH_DIRECT_CALL: 776072 1.55214%
BRANCH_INDIRECT_CALL: 194644 0.389288%
BRANCH_RETURN: 993311 1.98662%
BRANCH_OTHER: 0 0%

