

================================================================
== Vitis HLS Report for 'runSysArr'
================================================================
* Date:           Fri Jan 14 19:05:41 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.803 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       63| 10.000 ns | 0.630 us |    1|   63|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_INPUT_ROW  |       61|       61|         8|          1|          1|    55|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|    16|        -|        -|    -|
|Expression           |        -|     -|        0|      780|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|        0|       69|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      183|    -|
|Register             |        -|     -|     2042|      352|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|    19|     2042|     1384|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U98  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_9s_9s_9_1_1_U99     |mul_9s_9s_9_1_1     |        0|   0|  0|  49|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   3|  0|  69|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +-----------------------------------+------------------------------+--------------+
    |              Instance             |            Module            |  Expression  |
    +-----------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_32ns_32_4_1_U100  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U101  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U102  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U103  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U104  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U105  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U106  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U107  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U108  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U109  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U110  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U111  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U112  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U113  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U114  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    |mac_muladd_8s_8s_32ns_32_4_1_U115  |mac_muladd_8s_8s_32ns_32_4_1  | i0 + i1 * i2 |
    +-----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_782_p2                |     +    |   0|  0|  38|          31|           1|
    |add_ln126_1_fu_807_p2              |     +    |   0|  0|  39|           3|          32|
    |add_ln126_2_fu_1027_p2             |     +    |   0|  0|  16|           3|           9|
    |add_ln126_3_fu_821_p2              |     +    |   0|  0|  39|           3|          32|
    |add_ln126_fu_967_p2                |     +    |   0|  0|  16|           2|           9|
    |add_ln139_1_fu_1046_p2             |     +    |   0|  0|  16|           9|           9|
    |add_ln139_2_fu_1056_p2             |     +    |   0|  0|  16|           9|           9|
    |add_ln139_3_fu_1065_p2             |     +    |   0|  0|  16|           9|           9|
    |add_ln139_4_fu_753_p2              |     +    |   0|  0|  16|           3|           9|
    |add_ln139_fu_1037_p2               |     +    |   0|  0|  16|           9|           9|
    |add_ln172_1_fu_872_p2              |     +    |   0|  0|  39|          32|           4|
    |add_ln172_2_fu_903_p2              |     +    |   0|  0|  39|          32|           4|
    |add_ln172_fu_841_p2                |     +    |   0|  0|  39|           4|          32|
    |add_ln177_1_fu_1245_p2             |     +    |   0|  0|  16|           9|           9|
    |add_ln177_2_fu_1254_p2             |     +    |   0|  0|  16|           9|           9|
    |add_ln177_3_fu_759_p2              |     +    |   0|  0|  16|           4|           9|
    |add_ln177_4_fu_765_p2              |     +    |   0|  0|  16|           4|           9|
    |add_ln177_5_fu_771_p2              |     +    |   0|  0|  16|           4|           9|
    |add_ln177_fu_1236_p2               |     +    |   0|  0|  16|           9|           9|
    |input_rows_fu_667_p2               |     +    |   0|  0|  39|           3|          32|
    |and_ln173_1_fu_897_p2              |    and   |   0|  0|   2|           1|           1|
    |and_ln173_2_fu_928_p2              |    and   |   0|  0|   2|           1|           1|
    |and_ln173_3_fu_939_p2              |    and   |   0|  0|   2|           1|           1|
    |and_ln173_fu_866_p2                |    and   |   0|  0|   2|           1|           1|
    |ap_block_pp0                       |    and   |   0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter2_stage0  |    and   |   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter3_stage0  |    and   |   0|  0|   2|           1|           1|
    |ap_enable_state9_pp0_iter7_stage0  |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op158_load_state4     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op162_load_state4     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op166_load_state4     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op195_load_state5     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op197_load_state5     |    and   |   0|  0|   2|           1|           1|
    |ap_predicate_op199_load_state5     |    and   |   0|  0|   2|           1|           1|
    |icmp_ln114_1_fu_777_p2             |   icmp   |   0|  0|  20|          31|          31|
    |icmp_ln114_fu_679_p2               |   icmp   |   0|  0|  20|          32|           1|
    |icmp_ln128_fu_801_p2               |   icmp   |   0|  0|  20|          31|           1|
    |icmp_ln173_1_fu_892_p2             |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln173_2_fu_923_p2             |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln173_3_fu_934_p2             |   icmp   |   0|  0|  20|          32|          32|
    |icmp_ln173_fu_861_p2               |   icmp   |   0|  0|  20|          32|          32|
    |ap_block_state1                    |    or    |   0|  0|   2|           1|           1|
    |grp_fu_1323_p2                     |  select  |   0|  0|  32|           1|           1|
    |grp_fu_1330_p2                     |  select  |   0|  0|  32|           1|           1|
    |grp_fu_1337_p2                     |  select  |   0|  0|  32|           1|          32|
    |select_ln128_1_fu_1117_p3          |  select  |   0|  0|   8|           1|           1|
    |select_ln128_2_fu_1192_p3          |  select  |   0|  0|   8|           1|           1|
    |select_ln128_fu_1020_p3            |  select  |   0|  0|   8|           1|           8|
    |ap_enable_pp0                      |    xor   |   0|  0|   2|           1|           2|
    |xor_ln128_fu_835_p2                |    xor   |   0|  0|   2|           1|           2|
    |xor_ln172_1_fu_886_p2              |    xor   |   0|  0|   2|           1|           2|
    |xor_ln172_2_fu_917_p2              |    xor   |   0|  0|   2|           1|           2|
    |xor_ln172_fu_855_p2                |    xor   |   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 780|         439|         484|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          4|    1|          4|
    |ap_done                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter7           |   9|          2|    1|          2|
    |ap_phi_mux_psum_10_phi_fu_553_p4  |   9|          2|   32|         64|
    |ap_phi_mux_psum_12_phi_fu_541_p4  |   9|          2|   32|         64|
    |ap_phi_mux_psum_13_phi_fu_529_p4  |   9|          2|   32|         64|
    |ap_phi_mux_psum_14_phi_fu_517_p4  |   9|          2|   32|         64|
    |ap_phi_mux_psum_1_phi_fu_637_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_2_phi_fu_625_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_4_phi_fu_613_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_5_phi_fu_601_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_6_phi_fu_589_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_8_phi_fu_577_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_9_phi_fu_565_p4   |   9|          2|   32|         64|
    |ap_phi_mux_psum_phi_fu_649_p4     |   9|          2|   32|         64|
    |empty_blk_n                       |   9|          2|    1|          2|
    |i_reg_502                         |   9|          2|   31|         62|
    |ko_1_blk_n                        |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 183|         40|  421|        844|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |add_ln126_3_reg_1760                       |  32|   0|   32|          0|
    |add_ln126_reg_1787                         |   9|   0|    9|          0|
    |add_ln139_4_reg_1703                       |   9|   0|    9|          0|
    |add_ln165_10_reg_1967                      |  32|   0|   32|          0|
    |add_ln165_11_reg_1947                      |  32|   0|   32|          0|
    |add_ln165_1_reg_1952                       |  32|   0|   32|          0|
    |add_ln165_2_reg_1932                       |  32|   0|   32|          0|
    |add_ln165_3_reg_1977                       |  32|   0|   32|          0|
    |add_ln165_4_reg_1957                       |  32|   0|   32|          0|
    |add_ln165_5_reg_1937                       |  32|   0|   32|          0|
    |add_ln165_6_reg_1982                       |  32|   0|   32|          0|
    |add_ln165_7_reg_1962                       |  32|   0|   32|          0|
    |add_ln165_8_reg_1942                       |  32|   0|   32|          0|
    |add_ln165_9_reg_1987                       |  32|   0|   32|          0|
    |add_ln165_reg_1972                         |  32|   0|   32|          0|
    |add_ln177_3_reg_1708                       |   9|   0|    9|          0|
    |add_ln177_4_reg_1713                       |   9|   0|    9|          0|
    |add_ln177_5_reg_1718                       |   9|   0|    9|          0|
    |and_ln173_1_reg_1775                       |   1|   0|    1|          0|
    |and_ln173_2_reg_1779                       |   1|   0|    1|          0|
    |and_ln173_3_reg_1783                       |   1|   0|    1|          0|
    |and_ln173_reg_1771                         |   1|   0|    1|          0|
    |ap_CS_fsm                                  |   3|   0|    3|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                    |   1|   0|    1|          0|
    |empty_31_fu_194                            |   8|   0|    8|          0|
    |empty_32_fu_198                            |   8|   0|    8|          0|
    |empty_33_fu_202                            |   8|   0|    8|          0|
    |empty_34_fu_206                            |   8|   0|    8|          0|
    |empty_35_fu_210                            |   8|   0|    8|          0|
    |empty_36_fu_214                            |   8|   0|    8|          0|
    |empty_37_fu_218                            |   8|   0|    8|          0|
    |empty_38_fu_222                            |   8|   0|    8|          0|
    |empty_39_fu_226                            |   8|   0|    8|          0|
    |empty_40_fu_230                            |   8|   0|    8|          0|
    |empty_41_fu_234                            |   8|   0|    8|          0|
    |empty_42_fu_238                            |   8|   0|    8|          0|
    |i_reg_502                                  |  31|   0|   31|          0|
    |icmp_ln114_1_reg_1723                      |   1|   0|    1|          0|
    |icmp_ln128_reg_1748                        |   1|   0|    1|          0|
    |mul24_i_i_reg_1531                         |   9|   0|    9|          0|
    |mul_ln111_reg_1523                         |  32|   0|   32|          0|
    |psum_10_reg_549                            |  32|   0|   32|          0|
    |psum_12_reg_537                            |  32|   0|   32|          0|
    |psum_13_reg_525                            |  32|   0|   32|          0|
    |psum_14_reg_513                            |  32|   0|   32|          0|
    |psum_1_reg_633                             |  32|   0|   32|          0|
    |psum_2_reg_621                             |  32|   0|   32|          0|
    |psum_4_reg_609                             |  32|   0|   32|          0|
    |psum_5_reg_597                             |  32|   0|   32|          0|
    |psum_6_reg_585                             |  32|   0|   32|          0|
    |psum_8_reg_573                             |  32|   0|   32|          0|
    |psum_9_reg_561                             |  32|   0|   32|          0|
    |psum_reg_645                               |  32|   0|   32|          0|
    |tmp_1_reg_1765                             |   1|   0|    1|          0|
    |tmp_reg_1754                               |   1|   0|    1|          0|
    |trunc_ln114_reg_1698                       |  31|   0|   31|          0|
    |trunc_ln129_reg_1732                       |   9|   0|    9|          0|
    |weight_regfile_0_0_load_cast_i_i_reg_1693  |  16|   0|   16|          0|
    |weight_regfile_0_1_load_cast_i_i_reg_1688  |  16|   0|   16|          0|
    |weight_regfile_0_2_load_cast_i_i_reg_1683  |  16|   0|   16|          0|
    |weight_regfile_0_3_load_cast_i_i_reg_1678  |  16|   0|   16|          0|
    |weight_regfile_1_0_load_cast_i_i_reg_1673  |  16|   0|   16|          0|
    |weight_regfile_1_1_load_cast_i_i_reg_1668  |  16|   0|   16|          0|
    |weight_regfile_1_2_load_cast_i_i_reg_1663  |  16|   0|   16|          0|
    |weight_regfile_1_3_load_cast_i_i_reg_1658  |  16|   0|   16|          0|
    |weight_regfile_2_0_load_cast_i_i_reg_1653  |  16|   0|   16|          0|
    |weight_regfile_2_1_load_cast_i_i_reg_1648  |  16|   0|   16|          0|
    |weight_regfile_2_2_load_cast_i_i_reg_1643  |  16|   0|   16|          0|
    |weight_regfile_2_3_load_cast_i_i_reg_1638  |  16|   0|   16|          0|
    |weight_regfile_3_0_load_cast_i_i_reg_1633  |  16|   0|   16|          0|
    |weight_regfile_3_1_load_cast_i_i_reg_1628  |  16|   0|   16|          0|
    |weight_regfile_3_2_load_cast_i_i_reg_1623  |  16|   0|   16|          0|
    |weight_regfile_3_3_load_cast_i_i_reg_1618  |  16|   0|   16|          0|
    |zext_ln139_reg_1822                        |   9|   0|   64|         55|
    |add_ln126_3_reg_1760                       |  64|  32|   32|          0|
    |and_ln173_1_reg_1775                       |  64|  32|    1|          0|
    |and_ln173_2_reg_1779                       |  64|  32|    1|          0|
    |and_ln173_3_reg_1783                       |  64|  32|    1|          0|
    |and_ln173_reg_1771                         |  64|  32|    1|          0|
    |icmp_ln114_1_reg_1723                      |  64|  32|    1|          0|
    |icmp_ln128_reg_1748                        |  64|  32|    1|          0|
    |tmp_1_reg_1765                             |  64|  32|    1|          0|
    |tmp_reg_1754                               |  64|  32|    1|          0|
    |trunc_ln129_reg_1732                       |  64|  32|    9|          0|
    |zext_ln139_reg_1822                        |  64|  32|   64|         55|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |2042| 352| 1506|        110|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+-------------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |        runSysArr        | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |        runSysArr        | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |        runSysArr        | return value |
|ap_done                  | out |    1| ap_ctrl_hs |        runSysArr        | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |        runSysArr        | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |        runSysArr        | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |        runSysArr        | return value |
|weight_regfile_0_0_read  |  in |    8|   ap_none  | weight_regfile_0_0_read |    scalar    |
|weight_regfile_0_1_read  |  in |    8|   ap_none  | weight_regfile_0_1_read |    scalar    |
|weight_regfile_0_2_read  |  in |    8|   ap_none  | weight_regfile_0_2_read |    scalar    |
|weight_regfile_0_3_read  |  in |    8|   ap_none  | weight_regfile_0_3_read |    scalar    |
|weight_regfile_1_0_read  |  in |    8|   ap_none  | weight_regfile_1_0_read |    scalar    |
|weight_regfile_1_1_read  |  in |    8|   ap_none  | weight_regfile_1_1_read |    scalar    |
|weight_regfile_1_2_read  |  in |    8|   ap_none  | weight_regfile_1_2_read |    scalar    |
|weight_regfile_1_3_read  |  in |    8|   ap_none  | weight_regfile_1_3_read |    scalar    |
|weight_regfile_2_0_read  |  in |    8|   ap_none  | weight_regfile_2_0_read |    scalar    |
|weight_regfile_2_1_read  |  in |    8|   ap_none  | weight_regfile_2_1_read |    scalar    |
|weight_regfile_2_2_read  |  in |    8|   ap_none  | weight_regfile_2_2_read |    scalar    |
|weight_regfile_2_3_read  |  in |    8|   ap_none  | weight_regfile_2_3_read |    scalar    |
|weight_regfile_3_0_read  |  in |    8|   ap_none  | weight_regfile_3_0_read |    scalar    |
|weight_regfile_3_1_read  |  in |    8|   ap_none  | weight_regfile_3_1_read |    scalar    |
|weight_regfile_3_2_read  |  in |    8|   ap_none  | weight_regfile_3_2_read |    scalar    |
|weight_regfile_3_3_read  |  in |    8|   ap_none  | weight_regfile_3_3_read |    scalar    |
|data_l1buf_0_address0    | out |    9|  ap_memory |       data_l1buf_0      |     array    |
|data_l1buf_0_ce0         | out |    1|  ap_memory |       data_l1buf_0      |     array    |
|data_l1buf_0_q0          |  in |    8|  ap_memory |       data_l1buf_0      |     array    |
|data_l1buf_1_address0    | out |    9|  ap_memory |       data_l1buf_1      |     array    |
|data_l1buf_1_ce0         | out |    1|  ap_memory |       data_l1buf_1      |     array    |
|data_l1buf_1_q0          |  in |    8|  ap_memory |       data_l1buf_1      |     array    |
|data_l1buf_2_address0    | out |    9|  ap_memory |       data_l1buf_2      |     array    |
|data_l1buf_2_ce0         | out |    1|  ap_memory |       data_l1buf_2      |     array    |
|data_l1buf_2_q0          |  in |    8|  ap_memory |       data_l1buf_2      |     array    |
|data_l1buf_3_address0    | out |    9|  ap_memory |       data_l1buf_3      |     array    |
|data_l1buf_3_ce0         | out |    1|  ap_memory |       data_l1buf_3      |     array    |
|data_l1buf_3_q0          |  in |    8|  ap_memory |       data_l1buf_3      |     array    |
|empty_dout               |  in |   32|   ap_fifo  |          empty          |    pointer   |
|empty_empty_n            |  in |    1|   ap_fifo  |          empty          |    pointer   |
|empty_read               | out |    1|   ap_fifo  |          empty          |    pointer   |
|ko_1_dout                |  in |    9|   ap_fifo  |           ko_1          |    pointer   |
|ko_1_empty_n             |  in |    1|   ap_fifo  |           ko_1          |    pointer   |
|ko_1_read                | out |    1|   ap_fifo  |           ko_1          |    pointer   |
|output_l1_3_address0     | out |    9|  ap_memory |       output_l1_3       |     array    |
|output_l1_3_ce0          | out |    1|  ap_memory |       output_l1_3       |     array    |
|output_l1_3_we0          | out |    1|  ap_memory |       output_l1_3       |     array    |
|output_l1_3_d0           | out |   32|  ap_memory |       output_l1_3       |     array    |
|output_l1_3_address1     | out |    9|  ap_memory |       output_l1_3       |     array    |
|output_l1_3_ce1          | out |    1|  ap_memory |       output_l1_3       |     array    |
|output_l1_3_q1           |  in |   32|  ap_memory |       output_l1_3       |     array    |
|output_l1_2_address0     | out |    9|  ap_memory |       output_l1_2       |     array    |
|output_l1_2_ce0          | out |    1|  ap_memory |       output_l1_2       |     array    |
|output_l1_2_we0          | out |    1|  ap_memory |       output_l1_2       |     array    |
|output_l1_2_d0           | out |   32|  ap_memory |       output_l1_2       |     array    |
|output_l1_2_address1     | out |    9|  ap_memory |       output_l1_2       |     array    |
|output_l1_2_ce1          | out |    1|  ap_memory |       output_l1_2       |     array    |
|output_l1_2_q1           |  in |   32|  ap_memory |       output_l1_2       |     array    |
|output_l1_1_address0     | out |    9|  ap_memory |       output_l1_1       |     array    |
|output_l1_1_ce0          | out |    1|  ap_memory |       output_l1_1       |     array    |
|output_l1_1_we0          | out |    1|  ap_memory |       output_l1_1       |     array    |
|output_l1_1_d0           | out |   32|  ap_memory |       output_l1_1       |     array    |
|output_l1_1_address1     | out |    9|  ap_memory |       output_l1_1       |     array    |
|output_l1_1_ce1          | out |    1|  ap_memory |       output_l1_1       |     array    |
|output_l1_1_q1           |  in |   32|  ap_memory |       output_l1_1       |     array    |
|output_l1_0_address0     | out |    9|  ap_memory |       output_l1_0       |     array    |
|output_l1_0_ce0          | out |    1|  ap_memory |       output_l1_0       |     array    |
|output_l1_0_we0          | out |    1|  ap_memory |       output_l1_0       |     array    |
|output_l1_0_d0           | out |   32|  ap_memory |       output_l1_0       |     array    |
|output_l1_0_address1     | out |    9|  ap_memory |       output_l1_0       |     array    |
|output_l1_0_ce1          | out |    1|  ap_memory |       output_l1_0       |     array    |
|output_l1_0_q1           |  in |   32|  ap_memory |       output_l1_0       |     array    |
+-------------------------+-----+-----+------------+-------------------------+--------------+

