$date
	Fri Jul 21 22:39:01 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 4 ! inputALU [0:3] $end
$var reg 2 " OpALU [0:1] $end
$var reg 1 # clk $end
$var reg 6 $ funct [0:5] $end
$scope module ULAControl_tb $end
$var wire 2 % OpALU [0:1] $end
$var wire 1 # clk $end
$var wire 6 & funct [0:5] $end
$var reg 4 ' inputALU [0:3] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 '
b0 &
b0 %
b0 $
0#
b0 "
b10 !
$end
#1
1#
#2
b110 !
b110 '
0#
b1 "
b1 %
#3
1#
#4
b10 !
b10 '
0#
b100000 $
b100000 &
b10 "
b10 %
#5
1#
#6
b110 !
b110 '
0#
b100010 $
b100010 &
#7
1#
#8
b0 !
b0 '
0#
b100100 $
b100100 &
#9
1#
#10
b1 !
b1 '
0#
b100101 $
b100101 &
#11
1#
#12
b111 !
b111 '
0#
b101010 $
b101010 &
#13
1#
#14
0#
