 
****************************************
Report : resources
Design : chip_top_v2
Version: K-2015.06
Date   : Tue Apr 18 00:10:37 2017
****************************************


Resource Report for this hierarchy in file
        /home/ahmedabdelazeem/soc/syn/ref_flow/rtl/AHBDCD.v
=============================================================================
| Cell           | Module         | Parameters | Contained Operations       |
=============================================================================
| eq_x_27        | DW_cmp         | width=12   | u0/uAHB2MEM/u_ahb_to_sram/eq_168 (cmsdk_ahb_to_sram.v:168) |
| eq_x_35        | DW_cmp         | width=12   | u0/uRAM/u_ahb_to_sram/eq_168 (cmsdk_ahb_to_sram.v:168) |
| add_x_42       | DW01_inc       | width=10   | u0/uAHB2VGA/u_sync/add_68 (vga_sync.v:68) |
| add_x_44       | DW01_inc       | width=10   | u0/uAHB2VGA/u_sync/add_78 (vga_sync.v:78) |
| gte_x_46       | DW_cmp         | width=10   | u0/uAHB2VGA/u_sync/gte_84 (vga_sync.v:84) |
| lte_x_47       | DW_cmp         | width=10   | u0/uAHB2VGA/u_sync/lte_84 (vga_sync.v:84) |
| gte_x_48       | DW_cmp         | width=10   | u0/uAHB2VGA/u_sync/gte_87 (vga_sync.v:87) |
| lte_x_49       | DW_cmp         | width=10   | u0/uAHB2VGA/u_sync/lte_87 (vga_sync.v:87) |
| lt_x_50        | DW_cmp         | width=10   | u0/uAHB2VGA/u_sync/lt_91 (vga_sync.v:91) |
| lt_x_51        | DW_cmp         | width=10   | u0/uAHB2VGA/u_sync/lt_91_2 (vga_sync.v:91) |
| sub_x_53       | DW01_dec       | width=5    | u0/uAHB2VGA/u_gen/sub_116_2 (text_screen_gen.v:116) |
| sub_x_57       | DW01_sub       | width=5    | u0/uAHB2VGA/u_gen/sub_178_aco (text_screen_gen.v:178) |
| add_x_58       | DW01_inc       | width=7    | u0/uAHB2VGA/u_gen/add_205 (text_screen_gen.v:205) |
| eq_x_77        | DW_cmp         | width=5    | u0/uAHB2VGA/u_gen/eq_226 (text_screen_gen.v:226) |
| eq_x_78        | DW_cmp         | width=7    | u0/uAHB2VGA/u_gen/eq_226_2 (text_screen_gen.v:226) |
| add_x_80       | DW01_inc       | width=22   | u0/uAHBUART/uBAUDGEN/add_59 (baudgen.v:59) |
| add_x_97       | DW01_inc       | width=3    | u0/uAHBUART/uUART_RX/add_120 (uart_rx.v:120) |
| add_x_112      | DW01_inc       | width=3    | u0/uAHBUART/uUART_TX/add_137 (uart_tx.v:137) |
| add_x_128      | DW01_inc       | width=4    | u0/uAHBTIMER/uprescaler16/add_45 (prescaler.v:45) |
| add_x_129      | DW01_inc       | width=5    | u0/uAHB2VGA/u_gen/u_clean/add_68 (clean_disp.v:68) |
| add_x_130      | DW01_inc       | width=7    | u0/uAHB2VGA/u_gen/u_clean/add_71 (clean_disp.v:71) |
| add_x_96       | DW01_inc       | width=4    | u0/uAHBUART/uUART_RX/add_109 (uart_rx.v:109) |
                |            | u0/uAHBUART/uUART_RX/add_123 (uart_rx.v:123) |
                |            | u0/uAHBUART/uUART_RX/add_133 (uart_rx.v:133) |
| add_x_111      | DW01_inc       | width=4    | u0/uAHBUART/uUART_TX/add_122 (uart_tx.v:122) |
                |            | u0/uAHBUART/uUART_TX/add_140 (uart_tx.v:140) |
                |            | u0/uAHBUART/uUART_TX/add_153 (uart_tx.v:153) |
| sub_x_13       | DW01_dec       | width=32   | u0/uAHBTIMER/sub_180 (AHBTIMER.v:180) |
      |                |            | u0/uAHBTIMER/sub_185 (AHBTIMER.v:185) |
| sub_x_52       | DW01_dec       | width=7    | u0/uAHB2VGA/u_gen/sub_116 (text_screen_gen.v:116) |
           |            | u0/uAHB2VGA/u_gen/sub_185 (text_screen_gen.v:185) |
| add_x_56       | DW01_inc       | width=5    | u0/uAHB2VGA/u_gen/add_167 (text_screen_gen.v:167) |
           |            | u0/uAHB2VGA/u_gen/add_201 (text_screen_gen.v:201) |
| DP_OP_214J3_122_7081            |            |                            |
|                | DP_OP_214J3_122_7081 |      |                            |
| DP_OP_215J3_123_7081            |            |                            |
|                | DP_OP_215J3_123_7081 |      |                            |
| DP_OP_216J3_124_7081            |            |                            |
|                | DP_OP_216J3_124_7081 |      |                            |
| DP_OP_217J3_125_7081            |            |                            |
|                | DP_OP_217J3_125_7081 |      |                            |
=============================================================================

Datapath Report for DP_OP_214J3_122_7081
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_214J3_122_7081 | u0/uAHBUART/uFIFO_TX/add_108 (fifo.v:108)           |
|                      | u0/uAHBUART/uFIFO_TX/eq_122 (fifo.v:122)            |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 4     |                                          |
| I2    | PI   | Unsigned | 4     |                                          |
| O1    | PO   | Unsigned | 4     | I1 + $unsigned(1'b1) (fifo.v:108)        |
| O2    | PO   | Unsigned | 1     | O1 == I2 (fifo.v:122)                    |
==============================================================================

Datapath Report for DP_OP_215J3_123_7081
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_215J3_123_7081 | u0/uAHBUART/uFIFO_TX/add_107 (fifo.v:107)           |
|                      | u0/uAHBUART/uFIFO_TX/eq_130 (fifo.v:130)            |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 4     |                                          |
| I2    | PI   | Unsigned | 4     |                                          |
| O1    | PO   | Unsigned | 4     | I1 + $unsigned(1'b1) (fifo.v:107)        |
| O2    | PO   | Unsigned | 1     | O1 == I2 (fifo.v:130)                    |
==============================================================================

Datapath Report for DP_OP_216J3_124_7081
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_216J3_124_7081 | u0/uAHBUART/uFIFO_RX/add_108 (fifo.v:108)           |
|                      | u0/uAHBUART/uFIFO_RX/eq_122 (fifo.v:122)            |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 4     |                                          |
| I2    | PI   | Unsigned | 4     |                                          |
| O1    | PO   | Unsigned | 4     | I1 + $unsigned(1'b1) (fifo.v:108)        |
| O2    | PO   | Unsigned | 1     | O1 == I2 (fifo.v:122)                    |
==============================================================================

Datapath Report for DP_OP_217J3_125_7081
==============================================================================
| Cell                 | Contained Operations                                |
==============================================================================
| DP_OP_217J3_125_7081 | u0/uAHBUART/uFIFO_RX/add_107 (fifo.v:107)           |
|                      | u0/uAHBUART/uFIFO_RX/eq_130 (fifo.v:130)            |
==============================================================================

==============================================================================
|       |      | Data     |       |                                          |
| Var   | Type | Class    | Width | Expression                               |
==============================================================================
| I1    | PI   | Unsigned | 4     |                                          |
| I2    | PI   | Unsigned | 4     |                                          |
| O1    | PO   | Unsigned | 4     | I1 + $unsigned(1'b1) (fifo.v:107)        |
| O2    | PO   | Unsigned | 1     | O1 == I2 (fifo.v:130)                    |
==============================================================================


Implementation Report
===============================================================================
|                    |                  | Current            | Set            |
| Cell               | Module           | Implementation     | Implementation |
===============================================================================
| eq_x_27            | DW_cmp           | apparch (area)     |                |
| eq_x_35            | DW_cmp           | apparch (area)     |                |
| add_x_42           | DW01_inc         | apparch (area)     |                |
| add_x_44           | DW01_inc         | apparch (area)     |                |
| gte_x_46           | DW_cmp           | apparch (area)     |                |
| lte_x_47           | DW_cmp           | apparch (area)     |                |
| gte_x_48           | DW_cmp           | apparch (area)     |                |
| lte_x_49           | DW_cmp           | apparch (area)     |                |
| lt_x_50            | DW_cmp           | apparch (area)     |                |
| lt_x_51            | DW_cmp           | apparch (area)     |                |
| sub_x_53           | DW01_dec         | apparch (area)     |                |
| sub_x_57           | DW01_sub         | apparch (area)     |                |
| add_x_58           | DW01_inc         | apparch (area)     |                |
| eq_x_77            | DW_cmp           | apparch (area)     |                |
| eq_x_78            | DW_cmp           | apparch (area)     |                |
| add_x_80           | DW01_inc         | apparch (area)     |                |
| add_x_97           | DW01_inc         | apparch (area)     |                |
| add_x_112          | DW01_inc         | apparch (area)     |                |
| add_x_128          | DW01_inc         | apparch (area)     |                |
| add_x_129          | DW01_inc         | apparch (area)     |                |
| add_x_130          | DW01_inc         | apparch (area)     |                |
| add_x_96           | DW01_inc         | apparch (area)     |                |
| add_x_111          | DW01_inc         | apparch (area)     |                |
| sub_x_13           | DW01_dec         | apparch (area)     |                |
| sub_x_52           | DW01_dec         | apparch (area)     |                |
| add_x_56           | DW01_inc         | apparch (area)     |                |
| DP_OP_214J3_122_7081                  |                    |                |
|                    | DP_OP_214J3_122_7081 | str (area)     |                |
| DP_OP_215J3_123_7081                  |                    |                |
|                    | DP_OP_215J3_123_7081 | str (area)     |                |
| DP_OP_216J3_124_7081                  |                    |                |
|                    | DP_OP_216J3_124_7081 | str (area)     |                |
| DP_OP_217J3_125_7081                  |                    |                |
|                    | DP_OP_217J3_125_7081 | str (area)     |                |
===============================================================================

1
