# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do RS232_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/TRETEC/Documents/Master_1/VHDL/RS232/comparateur.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:28 on May 19,2024
# vcom -reportprogress 300 -93 -work work C:/Users/TRETEC/Documents/Master_1/VHDL/RS232/comparateur.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity comparateur
# -- Compiling architecture comportemental of comparateur
# End time: 16:52:28 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/TRETEC/Documents/Master_1/VHDL/RS232/compteur_generic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:28 on May 19,2024
# vcom -reportprogress 300 -93 -work work C:/Users/TRETEC/Documents/Master_1/VHDL/RS232/compteur_generic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity compteur_generic
# -- Compiling architecture DESCRIPTION of compteur_generic
# End time: 16:52:28 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/TRETEC/Documents/Master_1/VHDL/RS232/reg_dec.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:28 on May 19,2024
# vcom -reportprogress 300 -93 -work work C:/Users/TRETEC/Documents/Master_1/VHDL/RS232/reg_dec.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity reg_dec
# -- Compiling architecture comportemental of reg_dec
# End time: 16:52:28 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/TRETEC/Documents/Master_1/VHDL/RS232/registre.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:29 on May 19,2024
# vcom -reportprogress 300 -93 -work work C:/Users/TRETEC/Documents/Master_1/VHDL/RS232/registre.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity registre
# -- Compiling architecture comportemental of registre
# End time: 16:52:29 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/TRETEC/Documents/Master_1/VHDL/RS232/UC_RS232.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:29 on May 19,2024
# vcom -reportprogress 300 -93 -work work C:/Users/TRETEC/Documents/Master_1/VHDL/RS232/UC_RS232.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity UC_RS232
# -- Compiling architecture behavioral of UC_RS232
# End time: 16:52:29 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/TRETEC/Documents/Master_1/VHDL/RS232/RS232_decoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:29 on May 19,2024
# vcom -reportprogress 300 -93 -work work C:/Users/TRETEC/Documents/Master_1/VHDL/RS232/RS232_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity RS232_decoder
# -- Compiling architecture behavioral of RS232_decoder
# End time: 16:52:29 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/TRETEC/Documents/Master_1/VHDL/RS232/simulation/modelsim/RS232_decoder.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:29 on May 19,2024
# vcom -reportprogress 300 -93 -work work C:/Users/TRETEC/Documents/Master_1/VHDL/RS232/simulation/modelsim/RS232_decoder.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RS232_decoder_vhd_tst
# -- Compiling architecture RS232_decoder_arch of RS232_decoder_vhd_tst
# End time: 16:52:29 on May 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  RS232_decoder_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" RS232_decoder_vhd_tst 
# Start time: 16:52:30 on May 19,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.rs232_decoder_vhd_tst(rs232_decoder_arch)
# Loading ieee.numeric_std(body)
# Loading work.rs232_decoder(behavioral)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.comparateur(comportemental)
# Loading work.registre(comportemental)
# Loading work.reg_dec(comportemental)
# Loading work.compteur_generic(description)
# Loading work.uc_rs232(behavioral)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /rs232_decoder_vhd_tst/i1/counter_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /rs232_decoder_vhd_tst/i1/comp7
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /rs232_decoder_vhd_tst/i1/comp7
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /rs232_decoder_vhd_tst/i1/comp0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /rs232_decoder_vhd_tst/i1/comp0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /rs232_decoder_vhd_tst/i1/counter_1
add wave -position insertpoint  \
sim:/rs232_decoder_vhd_tst/i1/UC_fsm/etat
restart
run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /rs232_decoder_vhd_tst/i1/counter_1
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /rs232_decoder_vhd_tst/i1/comp7
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /rs232_decoder_vhd_tst/i1/comp7
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /rs232_decoder_vhd_tst/i1/comp0
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /rs232_decoder_vhd_tst/i1/comp0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /rs232_decoder_vhd_tst/i1/counter_1
# End time: 16:53:35 on May 19,2024, Elapsed time: 0:01:05
# Errors: 0, Warnings: 12
