\doxysubsubsubsection{Peripheral clocks configuration functions}
\hypertarget{group___r_c_c___group3}{}\label{group___r_c_c___group3}\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}


Peripheral clocks configuration functions.  


\doxysubsubsubsubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga1473d8a5a020642966359611c44181b0}{RCC\+\_\+\+RTCCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+RTCCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the RTC clock (RTCCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga9802f84846df2cea8e369234ed13b159}{RCC\+\_\+\+RTCCLKCmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the RTC clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga636c3b72f35391e67f12a551b15fa54a}{RCC\+\_\+\+Backup\+Reset\+Cmd}} (Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases the Backup domain reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga6c56f8529988fcc8f4dbffbc1bab27d0}{RCC\+\_\+\+I2\+SCLKConfig}} (uint32\+\_\+t RCC\+\_\+\+I2\+SCLKSource)
\begin{DoxyCompactList}\small\item\em Configures the I2S clock source (I2\+SCLK). \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga80c89116820d48bb38db2e7d5e5a49b9}{RCC\+\_\+\+AHB1\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB1 peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_gaadffedbd87e796f01d9776b8ee01ff5e}{RCC\+\_\+\+AHB2\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB2 peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga4eb8c119f2e9bf2bd2e042d27f151338}{RCC\+\_\+\+AHB3\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB3 peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_gaee7cc5d73af7fe1986fceff8afd3973e}{RCC\+\_\+\+APB1\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the Low Speed APB (APB1) peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga56ff55caf8d835351916b40dd030bc87}{RCC\+\_\+\+APB2\+Periph\+Clock\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the High Speed APB (APB2) peripheral clock. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_gaa7c450567f4731d4f0615f63586cad86}{RCC\+\_\+\+AHB1\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB1 peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_gafb119d6d1955d1b8c361e8140845ac5a}{RCC\+\_\+\+AHB2\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB2 peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_gaee44f159a1ca9ebdd7117bff387cd592}{RCC\+\_\+\+AHB3\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases AHB3 peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}{RCC\+\_\+\+APB1\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases Low Speed APB (APB1) peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_gad94553850ac07106a27ee85fec37efdf}{RCC\+\_\+\+APB2\+Periph\+Reset\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Forces or releases High Speed APB (APB2) peripheral reset. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga5cd0d5adbc7496d7005b208bd19ce255}{RCC\+\_\+\+AHB1\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga1ac5bb9676ae9b48e50d6a95de922ce3}{RCC\+\_\+\+AHB2\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga4e1df07cdfd81c068902d9d35fcc3911}{RCC\+\_\+\+AHB3\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+AHB3\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga84dd64badb84768cbcf19e241cadff50}{RCC\+\_\+\+APB1\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB1\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\item 
void \mbox{\hyperlink{group___r_c_c___group3_ga30365b9e0b4c5d7e98c2675c862ddd7e}{RCC\+\_\+\+APB2\+Periph\+Clock\+LPMode\+Cmd}} (uint32\+\_\+t RCC\+\_\+\+APB2\+Periph, Functional\+State New\+State)
\begin{DoxyCompactList}\small\item\em Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Peripheral clocks configuration functions. 

\begin{DoxyVerb} ===============================================================================
                   Peripheral clocks configuration functions
 ===============================================================================  

  This section provide functions allowing to configure the Peripheral clocks. 
  
  1. The RTC clock which is derived from the LSI, LSE or HSE clock divided by 2 to 31.
     
  2. After restart from Reset or wakeup from STANDBY, all peripherals are off
     except internal SRAM, Flash and JTAG. Before to start using a peripheral you
     have to enable its interface clock. You can do this using RCC_AHBPeriphClockCmd()
     , RCC_APB2PeriphClockCmd() and RCC_APB1PeriphClockCmd() functions.

  3. To reset the peripherals configuration (to the default state after device reset)
     you can use RCC_AHBPeriphResetCmd(), RCC_APB2PeriphResetCmd() and 
     RCC_APB1PeriphResetCmd() functions.
     
  4. To further reduce power consumption in SLEEP mode the peripheral clocks can
     be disabled prior to executing the WFI or WFE instructions. You can do this
     using RCC_AHBPeriphClockLPModeCmd(), RCC_APB2PeriphClockLPModeCmd() and
     RCC_APB1PeriphClockLPModeCmd() functions.  \end{DoxyVerb}
 

\doxysubsubsubsubsection{Function Documentation}
\Hypertarget{group___r_c_c___group3_ga80c89116820d48bb38db2e7d5e5a49b9}\label{group___r_c_c___group3_ga80c89116820d48bb38db2e7d5e5a49b9} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_AHB1PeriphClockCmd@{RCC\_AHB1PeriphClockCmd}}
\index{RCC\_AHB1PeriphClockCmd@{RCC\_AHB1PeriphClockCmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1PeriphClockCmd()}{RCC\_AHB1PeriphClockCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB1\+Periph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB1\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the AHB1 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. ~\newline
 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHBPeriph} & specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOA\+: GPIOA clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOB\+: GPIOB clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOC\+: GPIOC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOD\+: GPIOD clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOE\+: GPIOE clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOF\+: GPIOF clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOG\+: GPIOG clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOG\+: GPIOG clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOI\+: GPIOI clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+CRC\+: CRC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+BKPSRAM\+: BKPSRAM interface clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+CCMDATARAMEN CCM data RAM interface clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA1\+: DMA1 clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA2\+: DMA2 clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+: Ethernet MAC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Tx\+: Ethernet Transmission clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Rx\+: Ethernet Reception clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+PTP\+: Ethernet PTP clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS\+: USB OTG HS clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+: USB OTG HS ULPI clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_ga5cd0d5adbc7496d7005b208bd19ce255}\label{group___r_c_c___group3_ga5cd0d5adbc7496d7005b208bd19ce255} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_AHB1PeriphClockLPModeCmd@{RCC\_AHB1PeriphClockLPModeCmd}}
\index{RCC\_AHB1PeriphClockLPModeCmd@{RCC\_AHB1PeriphClockLPModeCmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1PeriphClockLPModeCmd()}{RCC\_AHB1PeriphClockLPModeCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB1\+Periph\+Clock\+LPMode\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB1\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHBPeriph} & specifies the AHB1 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOA\+: GPIOA clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOB\+: GPIOB clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOC\+: GPIOC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOD\+: GPIOD clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOE\+: GPIOE clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOF\+: GPIOF clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOG\+: GPIOG clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOG\+: GPIOG clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOI\+: GPIOI clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+CRC\+: CRC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+BKPSRAM\+: BKPSRAM interface clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA1\+: DMA1 clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA2\+: DMA2 clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+: Ethernet MAC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Tx\+: Ethernet Transmission clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+Rx\+: Ethernet Reception clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+\_\+\+PTP\+: Ethernet PTP clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS\+: USB OTG HS clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+: USB OTG HS ULPI clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_gaa7c450567f4731d4f0615f63586cad86}\label{group___r_c_c___group3_gaa7c450567f4731d4f0615f63586cad86} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_AHB1PeriphResetCmd@{RCC\_AHB1PeriphResetCmd}}
\index{RCC\_AHB1PeriphResetCmd@{RCC\_AHB1PeriphResetCmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB1PeriphResetCmd()}{RCC\_AHB1PeriphResetCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB1\+Periph\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB1\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Forces or releases AHB1 peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHB1\+Periph} & specifies the AHB1 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOA\+: GPIOA clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOB\+: GPIOB clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOC\+: GPIOC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOD\+: GPIOD clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOE\+: GPIOE clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOF\+: GPIOF clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOG\+: GPIOG clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOG\+: GPIOG clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+GPIOI\+: GPIOI clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+CRC\+: CRC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA1\+: DMA1 clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+DMA2\+: DMA2 clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+ETH\+\_\+\+MAC\+: Ethernet MAC clock \item RCC\+\_\+\+AHB1\+Periph\+\_\+\+OTG\+\_\+\+HS\+: USB OTG HS clock\end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_gaadffedbd87e796f01d9776b8ee01ff5e}\label{group___r_c_c___group3_gaadffedbd87e796f01d9776b8ee01ff5e} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_AHB2PeriphClockCmd@{RCC\_AHB2PeriphClockCmd}}
\index{RCC\_AHB2PeriphClockCmd@{RCC\_AHB2PeriphClockCmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB2PeriphClockCmd()}{RCC\_AHB2PeriphClockCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB2\+Periph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB2\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the AHB2 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHBPeriph} & specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+AHB2\+Periph\+\_\+\+DCMI\+: DCMI clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+CRYP\+: CRYP clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+HASH\+: HASH clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+RNG\+: RNG clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+OTG\+\_\+\+FS\+: USB OTG FS clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_ga1ac5bb9676ae9b48e50d6a95de922ce3}\label{group___r_c_c___group3_ga1ac5bb9676ae9b48e50d6a95de922ce3} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_AHB2PeriphClockLPModeCmd@{RCC\_AHB2PeriphClockLPModeCmd}}
\index{RCC\_AHB2PeriphClockLPModeCmd@{RCC\_AHB2PeriphClockLPModeCmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB2PeriphClockLPModeCmd()}{RCC\_AHB2PeriphClockLPModeCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB2\+Periph\+Clock\+LPMode\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB2\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHBPeriph} & specifies the AHB2 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+AHB2\+Periph\+\_\+\+DCMI\+: DCMI clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+CRYP\+: CRYP clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+HASH\+: HASH clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+RNG\+: RNG clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+OTG\+\_\+\+FS\+: USB OTG FS clock ~\newline
 \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_gafb119d6d1955d1b8c361e8140845ac5a}\label{group___r_c_c___group3_gafb119d6d1955d1b8c361e8140845ac5a} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_AHB2PeriphResetCmd@{RCC\_AHB2PeriphResetCmd}}
\index{RCC\_AHB2PeriphResetCmd@{RCC\_AHB2PeriphResetCmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB2PeriphResetCmd()}{RCC\_AHB2PeriphResetCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB2\+Periph\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB2\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Forces or releases AHB2 peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHB2\+Periph} & specifies the AHB2 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+AHB2\+Periph\+\_\+\+DCMI\+: DCMI clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+CRYP\+: CRYP clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+HASH\+: HASH clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+RNG\+: RNG clock \item RCC\+\_\+\+AHB2\+Periph\+\_\+\+OTG\+\_\+\+FS\+: USB OTG FS clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_ga4eb8c119f2e9bf2bd2e042d27f151338}\label{group___r_c_c___group3_ga4eb8c119f2e9bf2bd2e042d27f151338} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_AHB3PeriphClockCmd@{RCC\_AHB3PeriphClockCmd}}
\index{RCC\_AHB3PeriphClockCmd@{RCC\_AHB3PeriphClockCmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB3PeriphClockCmd()}{RCC\_AHB3PeriphClockCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB3\+Periph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB3\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the AHB3 peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHBPeriph} & specifies the AHB3 peripheral to gates its clock. This parameter must be\+: RCC\+\_\+\+AHB3\+Periph\+\_\+\+FSMC \\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_ga4e1df07cdfd81c068902d9d35fcc3911}\label{group___r_c_c___group3_ga4e1df07cdfd81c068902d9d35fcc3911} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_AHB3PeriphClockLPModeCmd@{RCC\_AHB3PeriphClockLPModeCmd}}
\index{RCC\_AHB3PeriphClockLPModeCmd@{RCC\_AHB3PeriphClockLPModeCmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB3PeriphClockLPModeCmd()}{RCC\_AHB3PeriphClockLPModeCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB3\+Periph\+Clock\+LPMode\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB3\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHBPeriph} & specifies the AHB3 peripheral to gates its clock. This parameter must be\+: RCC\+\_\+\+AHB3\+Periph\+\_\+\+FSMC \\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_gaee44f159a1ca9ebdd7117bff387cd592}\label{group___r_c_c___group3_gaee44f159a1ca9ebdd7117bff387cd592} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_AHB3PeriphResetCmd@{RCC\_AHB3PeriphResetCmd}}
\index{RCC\_AHB3PeriphResetCmd@{RCC\_AHB3PeriphResetCmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_AHB3PeriphResetCmd()}{RCC\_AHB3PeriphResetCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+AHB3\+Periph\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+AHB3\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Forces or releases AHB3 peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+AHB3\+Periph} & specifies the AHB3 peripheral to reset. This parameter must be\+: RCC\+\_\+\+AHB3\+Periph\+\_\+\+FSMC \\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_gaee7cc5d73af7fe1986fceff8afd3973e}\label{group___r_c_c___group3_gaee7cc5d73af7fe1986fceff8afd3973e} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_APB1PeriphClockCmd@{RCC\_APB1PeriphClockCmd}}
\index{RCC\_APB1PeriphClockCmd@{RCC\_APB1PeriphClockCmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1PeriphClockCmd()}{RCC\_APB1PeriphClockCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+APB1\+Periph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+APB1\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the Low Speed APB (APB1) peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+APB1\+Periph} & specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM2\+: TIM2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM3\+: TIM3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM4\+: TIM4 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM5\+: TIM5 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM6\+: TIM6 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM7\+: TIM7 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM12\+: TIM12 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM13\+: TIM13 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM14\+: TIM14 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+WWDG\+: WWDG clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI2\+: SPI2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI3\+: SPI3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+USART2\+: USART2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+USART3\+: USART3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+UART4\+: UART4 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+UART5\+: UART5 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C1\+: I2\+C1 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C2\+: I2\+C2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C3\+: I2\+C3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN1\+: CAN1 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN2\+: CAN2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+PWR\+: PWR clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+DAC\+: DAC clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_ga84dd64badb84768cbcf19e241cadff50}\label{group___r_c_c___group3_ga84dd64badb84768cbcf19e241cadff50} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_APB1PeriphClockLPModeCmd@{RCC\_APB1PeriphClockLPModeCmd}}
\index{RCC\_APB1PeriphClockLPModeCmd@{RCC\_APB1PeriphClockLPModeCmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1PeriphClockLPModeCmd()}{RCC\_APB1PeriphClockLPModeCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+APB1\+Periph\+Clock\+LPMode\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+APB1\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+APB1\+Periph} & specifies the APB1 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM2\+: TIM2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM3\+: TIM3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM4\+: TIM4 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM5\+: TIM5 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM6\+: TIM6 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM7\+: TIM7 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM12\+: TIM12 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM13\+: TIM13 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM14\+: TIM14 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+WWDG\+: WWDG clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI2\+: SPI2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI3\+: SPI3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+USART2\+: USART2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+USART3\+: USART3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+UART4\+: UART4 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+UART5\+: UART5 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C1\+: I2\+C1 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C2\+: I2\+C2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C3\+: I2\+C3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN1\+: CAN1 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN2\+: CAN2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+PWR\+: PWR clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+DAC\+: DAC clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801}\label{group___r_c_c___group3_gab197ae4369c10b92640a733b40ed2801} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_APB1PeriphResetCmd@{RCC\_APB1PeriphResetCmd}}
\index{RCC\_APB1PeriphResetCmd@{RCC\_APB1PeriphResetCmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB1PeriphResetCmd()}{RCC\_APB1PeriphResetCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+APB1\+Periph\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+APB1\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Forces or releases Low Speed APB (APB1) peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+APB1\+Periph} & specifies the APB1 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM2\+: TIM2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM3\+: TIM3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM4\+: TIM4 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM5\+: TIM5 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM6\+: TIM6 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM7\+: TIM7 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM12\+: TIM12 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM13\+: TIM13 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+TIM14\+: TIM14 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+WWDG\+: WWDG clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI2\+: SPI2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+SPI3\+: SPI3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+USART2\+: USART2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+USART3\+: USART3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+UART4\+: UART4 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+UART5\+: UART5 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C1\+: I2\+C1 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C2\+: I2\+C2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+I2\+C3\+: I2\+C3 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN1\+: CAN1 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+CAN2\+: CAN2 clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+PWR\+: PWR clock \item RCC\+\_\+\+APB1\+Periph\+\_\+\+DAC\+: DAC clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_ga56ff55caf8d835351916b40dd030bc87}\label{group___r_c_c___group3_ga56ff55caf8d835351916b40dd030bc87} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_APB2PeriphClockCmd@{RCC\_APB2PeriphClockCmd}}
\index{RCC\_APB2PeriphClockCmd@{RCC\_APB2PeriphClockCmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2PeriphClockCmd()}{RCC\_APB2PeriphClockCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+APB2\+Periph\+Clock\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+APB2\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the High Speed APB (APB2) peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+APB2\+Periph} & specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM1\+: TIM1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM8\+: TIM8 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+USART1\+: USART1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+USART6\+: USART6 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC1\+: ADC1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC2\+: ADC2 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC3\+: ADC3 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SDIO\+: SDIO clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SPI1\+: SPI1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SYSCFG\+: SYSCFG clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM9\+: TIM9 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM10\+: TIM10 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM11\+: TIM11 clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_ga30365b9e0b4c5d7e98c2675c862ddd7e}\label{group___r_c_c___group3_ga30365b9e0b4c5d7e98c2675c862ddd7e} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_APB2PeriphClockLPModeCmd@{RCC\_APB2PeriphClockLPModeCmd}}
\index{RCC\_APB2PeriphClockLPModeCmd@{RCC\_APB2PeriphClockLPModeCmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2PeriphClockLPModeCmd()}{RCC\_APB2PeriphClockLPModeCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+APB2\+Periph\+Clock\+LPMode\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+APB2\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+APB2\+Periph} & specifies the APB2 peripheral to gates its clock. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM1\+: TIM1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM8\+: TIM8 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+USART1\+: USART1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+USART6\+: USART6 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC1\+: ADC1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC2\+: ADC2 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC3\+: ADC3 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SDIO\+: SDIO clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SPI1\+: SPI1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SYSCFG\+: SYSCFG clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM9\+: TIM9 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM10\+: TIM10 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM11\+: TIM11 clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_gad94553850ac07106a27ee85fec37efdf}\label{group___r_c_c___group3_gad94553850ac07106a27ee85fec37efdf} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_APB2PeriphResetCmd@{RCC\_APB2PeriphResetCmd}}
\index{RCC\_APB2PeriphResetCmd@{RCC\_APB2PeriphResetCmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_APB2PeriphResetCmd()}{RCC\_APB2PeriphResetCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+APB2\+Periph\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+APB2\+Periph,  }\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Forces or releases High Speed APB (APB2) peripheral reset. 


\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+APB2\+Periph} & specifies the APB2 peripheral to reset. This parameter can be any combination of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM1\+: TIM1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM8\+: TIM8 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+USART1\+: USART1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+USART6\+: USART6 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC1\+: ADC1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC2\+: ADC2 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+ADC3\+: ADC3 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SDIO\+: SDIO clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SPI1\+: SPI1 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+SYSCFG\+: SYSCFG clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM9\+: TIM9 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM10\+: TIM10 clock \item RCC\+\_\+\+APB2\+Periph\+\_\+\+TIM11\+: TIM11 clock \end{DoxyItemize}
\\
\hline
{\em New\+State} & new state of the specified peripheral reset. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_ga636c3b72f35391e67f12a551b15fa54a}\label{group___r_c_c___group3_ga636c3b72f35391e67f12a551b15fa54a} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_BackupResetCmd@{RCC\_BackupResetCmd}}
\index{RCC\_BackupResetCmd@{RCC\_BackupResetCmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_BackupResetCmd()}{RCC\_BackupResetCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+Backup\+Reset\+Cmd (\begin{DoxyParamCaption}\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Forces or releases the Backup domain reset. 

\begin{DoxyNote}{Note}
This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC\+\_\+\+CSR register. 

The BKPSRAM is not affected by this reset. ~\newline
 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the Backup domain reset. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_ga6c56f8529988fcc8f4dbffbc1bab27d0}\label{group___r_c_c___group3_ga6c56f8529988fcc8f4dbffbc1bab27d0} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_I2SCLKConfig@{RCC\_I2SCLKConfig}}
\index{RCC\_I2SCLKConfig@{RCC\_I2SCLKConfig}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_I2SCLKConfig()}{RCC\_I2SCLKConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+I2\+SCLKConfig (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+I2\+SCLKSource }\end{DoxyParamCaption})}



Configures the I2S clock source (I2\+SCLK). 

\begin{DoxyNote}{Note}
This function must be called before enabling the I2S APB clock. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+I2\+SCLKSource} & specifies the I2S clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+I2\+S2\+CLKSource\+\_\+\+PLLI2S\+: PLLI2S clock used as I2S clock source \item RCC\+\_\+\+I2\+S2\+CLKSource\+\_\+\+Ext\+: External clock mapped on the I2\+S\+\_\+\+CKIN pin used as I2S clock source \end{DoxyItemize}
\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_ga9802f84846df2cea8e369234ed13b159}\label{group___r_c_c___group3_ga9802f84846df2cea8e369234ed13b159} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_RTCCLKCmd@{RCC\_RTCCLKCmd}}
\index{RCC\_RTCCLKCmd@{RCC\_RTCCLKCmd}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_RTCCLKCmd()}{RCC\_RTCCLKCmd()}}
{\footnotesize\ttfamily void RCC\+\_\+\+RTCCLKCmd (\begin{DoxyParamCaption}\item[{Functional\+State}]{New\+State }\end{DoxyParamCaption})}



Enables or disables the RTC clock. 

\begin{DoxyNote}{Note}
This function must be used only after the RTC clock source was selected using the RCC\+\_\+\+RTCCLKConfig function. 
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em New\+State} & new state of the RTC clock. This parameter can be\+: ENABLE or DISABLE. \\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
\Hypertarget{group___r_c_c___group3_ga1473d8a5a020642966359611c44181b0}\label{group___r_c_c___group3_ga1473d8a5a020642966359611c44181b0} 
\index{Peripheral clocks configuration functions@{Peripheral clocks configuration functions}!RCC\_RTCCLKConfig@{RCC\_RTCCLKConfig}}
\index{RCC\_RTCCLKConfig@{RCC\_RTCCLKConfig}!Peripheral clocks configuration functions@{Peripheral clocks configuration functions}}
\doxysubsubsubsubsubsection{\texorpdfstring{RCC\_RTCCLKConfig()}{RCC\_RTCCLKConfig()}}
{\footnotesize\ttfamily void RCC\+\_\+\+RTCCLKConfig (\begin{DoxyParamCaption}\item[{uint32\+\_\+t}]{RCC\+\_\+\+RTCCLKSource }\end{DoxyParamCaption})}



Configures the RTC clock (RTCCLK). 

\begin{DoxyNote}{Note}
As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR\+\_\+\+Backup\+Access\+Cmd(\+ENABLE) function before to configure the RTC clock source (to be done once after reset). ~\newline
 

Once the RTC clock is configured it can\textquotesingle{}t be changed unless the ~\newline
 Backup domain is reset using \doxylink{group___r_c_c___group3_ga636c3b72f35391e67f12a551b15fa54a}{RCC\+\_\+\+Backup\+Reset\+Cmd()} function, or by a Power On Reset (POR).
\end{DoxyNote}

\begin{DoxyParams}{Parameters}
{\em RCC\+\_\+\+RTCCLKSource} & specifies the RTC clock source. This parameter can be one of the following values\+: \begin{DoxyItemize}
\item RCC\+\_\+\+RTCCLKSource\+\_\+\+LSE\+: LSE selected as RTC clock \item RCC\+\_\+\+RTCCLKSource\+\_\+\+LSI\+: LSI selected as RTC clock \item RCC\+\_\+\+RTCCLKSource\+\_\+\+HSE\+\_\+\+Divx\+: HSE clock divided by x selected as RTC clock, where x\+:\mbox{[}2,31\mbox{]}\end{DoxyItemize}
\\
\hline
\end{DoxyParams}
\begin{DoxyNote}{Note}
If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. ~\newline
 

The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source).
\end{DoxyNote}

\begin{DoxyRetVals}{Return values}
{\em None} & \\
\hline
\end{DoxyRetVals}
