\hypertarget{gpdma__17xx__40xx_8h}{}\section{gpdma\+\_\+17xx\+\_\+40xx.\+h File Reference}
\label{gpdma__17xx__40xx_8h}\index{gpdma\+\_\+17xx\+\_\+40xx.\+h@{gpdma\+\_\+17xx\+\_\+40xx.\+h}}
This graph shows which files directly or indirectly include this file\+:
% FIG 0
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structDMA__ChannelHandle__t}{D\+M\+A\+\_\+\+Channel\+Handle\+\_\+t}
\begin{DoxyCompactList}\small\item\em D\+MA channel handle structure. \end{DoxyCompactList}\item 
struct \hyperlink{structDMA__TransferDescriptor}{D\+M\+A\+\_\+\+Transfer\+Descriptor}
\begin{DoxyCompactList}\small\item\em Transfer Descriptor structure typedef. \end{DoxyCompactList}\item 
struct \hyperlink{structGPDMA__CH__CFG__T}{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+T}
\begin{DoxyCompactList}\small\item\em G\+P\+D\+MA structure using for D\+MA configuration. \end{DoxyCompactList}\item 
struct \hyperlink{structGPDMA__CH__T}{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+T}
\begin{DoxyCompactList}\small\item\em G\+P\+D\+MA Channel register block structure. \end{DoxyCompactList}\item 
struct \hyperlink{structLPC__GPDMA__T}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T}
\begin{DoxyCompactList}\small\item\em G\+P\+D\+MA register block. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga42385ba8b249b55d8a140a7c35f41c35}{D\+M\+A\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+ER}~0
\begin{DoxyCompactList}\small\item\em Flow control definitions. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga09bdacfb969a90a403f99d379c34638c}{D\+S\+T\+\_\+\+P\+E\+R\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+ER}~2
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_gafd44c148b998d28bc156b947794ad011}{G\+P\+D\+M\+A\+\_\+\+B\+S\+I\+Z\+E\+\_\+1}~((0\+U\+L))
\begin{DoxyCompactList}\small\item\em G\+P\+D\+MA Burst size in Source and Destination definitions. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga808a32404cd29d656eb9ee31dacacdbb}{G\+P\+D\+M\+A\+\_\+\+B\+S\+I\+Z\+E\+\_\+128}~((6\+U\+L))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga6a56379136d5416a0799642fa2217fe2}{G\+P\+D\+M\+A\+\_\+\+B\+S\+I\+Z\+E\+\_\+16}~((3\+U\+L))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_gad11cb83bebe2dc426f62cded244ea391}{G\+P\+D\+M\+A\+\_\+\+B\+S\+I\+Z\+E\+\_\+256}~((7\+U\+L))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga2ebaf7a771f5bf603ecfed0503a66c5c}{G\+P\+D\+M\+A\+\_\+\+B\+S\+I\+Z\+E\+\_\+32}~((4\+U\+L))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga768f1f0d1cf1a2611573362ed7b6a18d}{G\+P\+D\+M\+A\+\_\+\+B\+S\+I\+Z\+E\+\_\+4}~((1\+U\+L))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_gababd7d98382dd69ae09a9a4b447a0977}{G\+P\+D\+M\+A\+\_\+\+B\+S\+I\+Z\+E\+\_\+64}~((5\+U\+L))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga21239562985215b67c024871f804f0bd}{G\+P\+D\+M\+A\+\_\+\+B\+S\+I\+Z\+E\+\_\+8}~((2\+U\+L))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_gad882001a1a177628f45ffa5a57a2c894}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Config\+\_\+\+B\+I\+T\+M\+A\+SK}~((0x03))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga253822f2712564a42379a76d9447cde4}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Config\+\_\+E}~((0x01))
\begin{DoxyCompactList}\small\item\em Macro defines for D\+MA Configuration register. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga0f2a7e8c8704f5a897f911ac3a8617e3}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Config\+\_\+M}~((0x02))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_gae28eb1e74ecafc5e6170e3f7a8688335}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Config\+\_\+A}~((1\+U\+L $<$$<$ 17))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_gae90fe60d160d07ffe1f667ff7d38b94d}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Config\+\_\+\+Dest\+Peripheral}(n)    ~(((n \& 0x1\+F) $<$$<$ 6))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga1c7608bb37d512277e42672ee4e785a5}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Config\+\_\+E}~((1\+U\+L $<$$<$ 0))
\begin{DoxyCompactList}\small\item\em Macro defines for D\+MA Channel Configuration registers. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga987a4bb2d26cf2ef476483f347ad49ff}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Config\+\_\+H}~((1\+U\+L $<$$<$ 18))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga0fb4c3e9768c0a757b6ff25f77b75a26}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Config\+\_\+\+IE}~((1\+U\+L $<$$<$ 14))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_gac7c379cbf11a214f436620e4f7a7ee2a}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Config\+\_\+\+I\+TC}~((1\+U\+L $<$$<$ 15))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga37a55c8ebde3d56defbf6281534237fe}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Config\+\_\+L}~((1\+U\+L $<$$<$ 16))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga0704c2279f810122b08d3f43be5fde52}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Config\+\_\+\+Src\+Peripheral}(n)      ~(((n \& 0x1\+F) $<$$<$ 1))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga27ab9d0828c9c04614320beb2f6dd234}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Config\+\_\+\+Transfer\+Type}(n)        ~(((n \& 0x7) $<$$<$ 11))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga6961276bf1298d51b7ca2a5463f8b638}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Control\+\_\+\+D\+B\+Size}(n)          ~(((n \& 0x07) $<$$<$ 15))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_gacd71734a295849633110d6c64edda70c}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Control\+\_\+\+Dest\+Trans\+Use\+A\+H\+B\+Master1}~0
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_gaddcec41c911bbd0911391e6195c1c040}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Control\+\_\+\+DI}~((1\+U\+L $<$$<$ 27))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga2816f8f7f945e30c97a3092c6ec094ab}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Control\+\_\+\+D\+Width}(n)          ~(((n \& 0x07) $<$$<$ 21))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga6ef0b54b0190c139796679d6db1e6e19}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Control\+\_\+I}~((1\+U\+L $<$$<$ 31))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga883ee41e16f8df248437075cebab7993}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Control\+\_\+\+Prot1}~((1\+U\+L $<$$<$ 28))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_gabe38faff26ee3951122c23ff1425d70a}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Control\+\_\+\+Prot2}~((1\+U\+L $<$$<$ 29))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_gaf6a439bbf5a4b082fa7f36effca23f15}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Control\+\_\+\+Prot3}~((1\+U\+L $<$$<$ 30))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga0da68e439de8314455732716f3823226}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Control\+\_\+\+S\+B\+Size}(n)          ~(((n \& 0x07) $<$$<$ 12))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_gaa9b006e86536835dfe6f7034ee25d12a}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Control\+\_\+\+SI}~((1\+U\+L $<$$<$ 26))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga90b29a1b2c82b32d6e586d74cdd727b7}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Control\+\_\+\+Src\+Trans\+Use\+A\+H\+B\+Master1}~0
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_gac8510c21ebe2b97b20db9700b04b06a9}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Control\+\_\+\+S\+Width}(n)          ~(((n \& 0x07) $<$$<$ 18))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga0e3ee35f724f4ef0cc8e91dfaec761e4}{G\+P\+D\+M\+A\+\_\+\+D\+M\+A\+C\+Cx\+Control\+\_\+\+Transfer\+Size}(n)~(((n \& 0x\+F\+F\+F) $<$$<$ 0))
\begin{DoxyCompactList}\small\item\em Macro defines for D\+MA channel control registers. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_gaf7c43b3d13c91c30ddf67e479966d5cd}{G\+P\+D\+M\+A\+\_\+\+N\+U\+M\+B\+E\+R\+\_\+\+C\+H\+A\+N\+N\+E\+LS}~8
\begin{DoxyCompactList}\small\item\em Number of channels on G\+P\+D\+MA. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_gacc6deb5ab0e06eded3cdd151754db8f0}{G\+P\+D\+M\+A\+\_\+\+W\+I\+D\+T\+H\+\_\+\+B\+Y\+TE}~((0\+U\+L))
\begin{DoxyCompactList}\small\item\em Width in Source transfer width and Destination transfer width definitions. \end{DoxyCompactList}\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_gab28fc48561886a87a1c87eeb7078ef8b}{G\+P\+D\+M\+A\+\_\+\+W\+I\+D\+T\+H\+\_\+\+H\+A\+L\+F\+W\+O\+RD}~((1\+U\+L))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_gad611897f330a6ec01b0699b244b132bb}{G\+P\+D\+M\+A\+\_\+\+W\+I\+D\+T\+H\+\_\+\+W\+O\+RD}~((2\+U\+L))
\item 
\#define \hyperlink{group__GPDMA__17XX__40XX_ga850a296f501c6a30228f8df251b73767}{S\+R\+C\+\_\+\+P\+E\+R\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+ER}~1
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \hyperlink{structDMA__TransferDescriptor}{D\+M\+A\+\_\+\+Transfer\+Descriptor} \hyperlink{group__GPDMA__17XX__40XX_ga23dbdf610f0d1f61ae30a69944bbee55}{D\+M\+A\+\_\+\+Transfer\+Descriptor\+\_\+t}
\begin{DoxyCompactList}\small\item\em Transfer Descriptor structure typedef. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \hyperlink{group__GPDMA__17XX__40XX_ga2cb59b641cd840f22780c44be1208133}{G\+P\+D\+M\+A\+\_\+\+F\+L\+O\+W\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+T} \{ \\*
\hyperlink{group__GPDMA__17XX__40XX_gga2cb59b641cd840f22780c44be1208133ae5ff87adb4451f2a695c9d21c3c52c59}{G\+P\+D\+M\+A\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+T\+Y\+P\+E\+\_\+\+M2\+M\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+D\+MA} = ((0\+UL)), 
\hyperlink{group__GPDMA__17XX__40XX_gga2cb59b641cd840f22780c44be1208133a331474560497f41cfe921b0e55ce8722}{G\+P\+D\+M\+A\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+T\+Y\+P\+E\+\_\+\+M2\+P\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+D\+MA} = ((1\+UL)), 
\hyperlink{group__GPDMA__17XX__40XX_gga2cb59b641cd840f22780c44be1208133aa2ae587fb924cb679f51250470927e34}{G\+P\+D\+M\+A\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+T\+Y\+P\+E\+\_\+\+P2\+M\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+D\+MA} = ((2\+UL)), 
\hyperlink{group__GPDMA__17XX__40XX_gga2cb59b641cd840f22780c44be1208133a29ec59e967f3a1841002ef740552c1d5}{G\+P\+D\+M\+A\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+T\+Y\+P\+E\+\_\+\+P2\+P\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+D\+MA} = ((3\+UL)), 
\\*
\hyperlink{group__GPDMA__17XX__40XX_gga2cb59b641cd840f22780c44be1208133a176e307292918213de220bdae957ad6d}{G\+P\+D\+M\+A\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+T\+Y\+P\+E\+\_\+\+P2\+P\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+Dest\+P\+E\+R\+I\+P\+H\+E\+R\+AL} = ((4\+UL)), 
\hyperlink{group__GPDMA__17XX__40XX_gga2cb59b641cd840f22780c44be1208133a640177df7a3c696a9ccab9a09dcdbc0c}{G\+P\+D\+M\+A\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+T\+Y\+P\+E\+\_\+\+M2\+P\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+AL} = ((5\+UL)), 
\hyperlink{group__GPDMA__17XX__40XX_gga2cb59b641cd840f22780c44be1208133aaeaf72b20cee326722ee7650405e2e43}{G\+P\+D\+M\+A\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+T\+Y\+P\+E\+\_\+\+P2\+M\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+P\+E\+R\+I\+P\+H\+E\+R\+AL} = ((6\+UL)), 
\hyperlink{group__GPDMA__17XX__40XX_gga2cb59b641cd840f22780c44be1208133a4615bdb6a415ddc02f8eab20a700a17d}{G\+P\+D\+M\+A\+\_\+\+T\+R\+A\+N\+S\+F\+E\+R\+T\+Y\+P\+E\+\_\+\+P2\+P\+\_\+\+C\+O\+N\+T\+R\+O\+L\+L\+E\+R\+\_\+\+Src\+P\+E\+R\+I\+P\+H\+E\+R\+AL} = ((7\+UL))
 \}\begin{DoxyCompactList}\small\item\em G\+P\+D\+MA Type of D\+MA controller. \end{DoxyCompactList}
\item 
enum \hyperlink{group__GPDMA__17XX__40XX_gabbb281ef4b818f2e60167cf766f94fdb}{G\+P\+D\+M\+A\+\_\+\+S\+T\+A\+T\+E\+C\+L\+E\+A\+R\+\_\+T} \{ \hyperlink{group__GPDMA__17XX__40XX_ggabbb281ef4b818f2e60167cf766f94fdba9a0c8256eb0f656d56f065914219c96c}{G\+P\+D\+M\+A\+\_\+\+S\+T\+A\+T\+C\+L\+R\+\_\+\+I\+N\+T\+TC}, 
\hyperlink{group__GPDMA__17XX__40XX_ggabbb281ef4b818f2e60167cf766f94fdbaf6e975b9dfa7d659d18a377c7873b92a}{G\+P\+D\+M\+A\+\_\+\+S\+T\+A\+T\+C\+L\+R\+\_\+\+I\+N\+T\+E\+RR}
 \}\begin{DoxyCompactList}\small\item\em G\+P\+D\+MA Interrupt Clear Status. \end{DoxyCompactList}
\item 
enum \hyperlink{group__GPDMA__17XX__40XX_ga2f4aa97bd0ffa5046c8e2b17028d99cc}{G\+P\+D\+M\+A\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T} \{ \\*
\hyperlink{group__GPDMA__17XX__40XX_gga2f4aa97bd0ffa5046c8e2b17028d99ccaf89b610470a940617af6bef4f4451aa9}{G\+P\+D\+M\+A\+\_\+\+S\+T\+A\+T\+\_\+\+I\+NT}, 
\hyperlink{group__GPDMA__17XX__40XX_gga2f4aa97bd0ffa5046c8e2b17028d99ccac093908914ed40148e81169fc15df2f7}{G\+P\+D\+M\+A\+\_\+\+S\+T\+A\+T\+\_\+\+I\+N\+T\+TC}, 
\hyperlink{group__GPDMA__17XX__40XX_gga2f4aa97bd0ffa5046c8e2b17028d99ccaee7927c433e007f270c365bcca865706}{G\+P\+D\+M\+A\+\_\+\+S\+T\+A\+T\+\_\+\+I\+N\+T\+E\+RR}, 
\hyperlink{group__GPDMA__17XX__40XX_gga2f4aa97bd0ffa5046c8e2b17028d99cca4a74b1bc907fbbdbf9dfb05222f0b513}{G\+P\+D\+M\+A\+\_\+\+S\+T\+A\+T\+\_\+\+R\+A\+W\+I\+N\+T\+TC}, 
\\*
\hyperlink{group__GPDMA__17XX__40XX_gga2f4aa97bd0ffa5046c8e2b17028d99ccad547775dc5510034932bf1597931e899}{G\+P\+D\+M\+A\+\_\+\+S\+T\+A\+T\+\_\+\+R\+A\+W\+I\+N\+T\+E\+RR}, 
\hyperlink{group__GPDMA__17XX__40XX_gga2f4aa97bd0ffa5046c8e2b17028d99cca711d88f645a203338f297a286b912767}{G\+P\+D\+M\+A\+\_\+\+S\+T\+A\+T\+\_\+\+E\+N\+A\+B\+L\+E\+D\+\_\+\+CH}
 \}\begin{DoxyCompactList}\small\item\em G\+P\+D\+MA Type of Interrupt Status. \end{DoxyCompactList}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__GPDMA__17XX__40XX_gae93a1b9cb8ee1a04176ce51a9a4ad073}{Chip\+\_\+\+G\+P\+D\+M\+A\+\_\+\+Channel\+Cmd} (\hyperlink{structLPC__GPDMA__T}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T} $\ast$p\+G\+P\+D\+MA, uint8\+\_\+t channel\+Num, \hyperlink{group__LPC__Types__Public__Types_gac9a7e9a35d2513ec15c3b537aaa4fba1}{Functional\+State} New\+State)
\begin{DoxyCompactList}\small\item\em Enable or Disable the G\+P\+D\+MA Channel. \end{DoxyCompactList}\item 
void \hyperlink{group__GPDMA__17XX__40XX_ga94c9bdb806ce700f0c04deeec0da142e}{Chip\+\_\+\+G\+P\+D\+M\+A\+\_\+\+Clear\+Int\+Pending} (\hyperlink{structLPC__GPDMA__T}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T} $\ast$p\+G\+P\+D\+MA, \hyperlink{group__GPDMA__17XX__40XX_gabbb281ef4b818f2e60167cf766f94fdb}{G\+P\+D\+M\+A\+\_\+\+S\+T\+A\+T\+E\+C\+L\+E\+A\+R\+\_\+T} type, uint8\+\_\+t channel)
\begin{DoxyCompactList}\small\item\em Clear the Interrupt Flag from different registers according to the type. \end{DoxyCompactList}\item 
void \hyperlink{group__GPDMA__17XX__40XX_ga673cc6cab2ad87185f5f5d0ff8424075}{Chip\+\_\+\+G\+P\+D\+M\+A\+\_\+\+De\+Init} (\hyperlink{structLPC__GPDMA__T}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T} $\ast$p\+G\+P\+D\+MA)
\begin{DoxyCompactList}\small\item\em Shutdown the G\+P\+D\+MA. \end{DoxyCompactList}\item 
uint8\+\_\+t \hyperlink{group__GPDMA__17XX__40XX_ga55ff3d61ec382dbec4775bed2db2cde2}{Chip\+\_\+\+G\+P\+D\+M\+A\+\_\+\+Get\+Free\+Channel} (\hyperlink{structLPC__GPDMA__T}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T} $\ast$p\+G\+P\+D\+MA, uint32\+\_\+t Peripheral\+Connection\+\_\+\+ID)
\begin{DoxyCompactList}\small\item\em Get a free G\+P\+D\+MA channel for one D\+MA connection. \end{DoxyCompactList}\item 
void \hyperlink{group__GPDMA__17XX__40XX_ga21c99277e4579af4be9d9311a03b5542}{Chip\+\_\+\+G\+P\+D\+M\+A\+\_\+\+Init} (\hyperlink{structLPC__GPDMA__T}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T} $\ast$p\+G\+P\+D\+MA)
\begin{DoxyCompactList}\small\item\em Initialize the G\+P\+D\+MA. \end{DoxyCompactList}\item 
int \hyperlink{group__GPDMA__17XX__40XX_gac32ac477dbee2d3be93ca90b30db856c}{Chip\+\_\+\+G\+P\+D\+M\+A\+\_\+\+Init\+Channel\+Cfg} (\hyperlink{structLPC__GPDMA__T}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T} $\ast$p\+G\+P\+D\+MA, \hyperlink{structGPDMA__CH__CFG__T}{G\+P\+D\+M\+A\+\_\+\+C\+H\+\_\+\+C\+F\+G\+\_\+T} $\ast$G\+P\+D\+M\+A\+Cfg, uint8\+\_\+t Channel\+Num, uint32\+\_\+t src, uint32\+\_\+t dst, uint32\+\_\+t Size, \hyperlink{group__GPDMA__17XX__40XX_ga2cb59b641cd840f22780c44be1208133}{G\+P\+D\+M\+A\+\_\+\+F\+L\+O\+W\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+T} Transfer\+Type)
\begin{DoxyCompactList}\small\item\em Initialize channel configuration strucutre. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Types_ga67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{group__GPDMA__17XX__40XX_ga986bb4a0d10a05ff6284fff871fb86c6}{Chip\+\_\+\+G\+P\+D\+M\+A\+\_\+\+Interrupt} (\hyperlink{structLPC__GPDMA__T}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T} $\ast$p\+G\+P\+D\+MA, uint8\+\_\+t Channel\+Num)
\begin{DoxyCompactList}\small\item\em The G\+P\+D\+MA stream interrupt status checking. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Types_gab7d263072f745b4f3913fb0afc434c4e}{Int\+Status} \hyperlink{group__GPDMA__17XX__40XX_ga06fdae68a49436b9a02d42ad85782ff4}{Chip\+\_\+\+G\+P\+D\+M\+A\+\_\+\+Int\+Get\+Status} (\hyperlink{structLPC__GPDMA__T}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T} $\ast$p\+G\+P\+D\+MA, \hyperlink{group__GPDMA__17XX__40XX_ga2f4aa97bd0ffa5046c8e2b17028d99cc}{G\+P\+D\+M\+A\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+T} type, uint8\+\_\+t channel)
\begin{DoxyCompactList}\small\item\em Read the status from different registers according to the type. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Types_ga67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{group__GPDMA__17XX__40XX_ga8605c52de33b7a8977eadaa480f5807c}{Chip\+\_\+\+G\+P\+D\+M\+A\+\_\+\+Prepare\+Descriptor} (\hyperlink{structLPC__GPDMA__T}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T} $\ast$p\+G\+P\+D\+MA, \hyperlink{group__GPDMA__17XX__40XX_ga23dbdf610f0d1f61ae30a69944bbee55}{D\+M\+A\+\_\+\+Transfer\+Descriptor\+\_\+t} $\ast$D\+M\+A\+Descriptor, uint32\+\_\+t src, uint32\+\_\+t dst, uint32\+\_\+t Size, \hyperlink{group__GPDMA__17XX__40XX_ga2cb59b641cd840f22780c44be1208133}{G\+P\+D\+M\+A\+\_\+\+F\+L\+O\+W\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+T} Transfer\+Type, const \hyperlink{group__GPDMA__17XX__40XX_ga23dbdf610f0d1f61ae30a69944bbee55}{D\+M\+A\+\_\+\+Transfer\+Descriptor\+\_\+t} $\ast$Next\+Descriptor)
\begin{DoxyCompactList}\small\item\em Prepare a single D\+MA descriptor. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Types_ga67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{group__GPDMA__17XX__40XX_ga6a2f7c7238f4288cb73baec79c3e38a7}{Chip\+\_\+\+G\+P\+D\+M\+A\+\_\+\+S\+G\+Transfer} (\hyperlink{structLPC__GPDMA__T}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T} $\ast$p\+G\+P\+D\+MA, uint8\+\_\+t Channel\+Num, const \hyperlink{group__GPDMA__17XX__40XX_ga23dbdf610f0d1f61ae30a69944bbee55}{D\+M\+A\+\_\+\+Transfer\+Descriptor\+\_\+t} $\ast$D\+M\+A\+Descriptor, \hyperlink{group__GPDMA__17XX__40XX_ga2cb59b641cd840f22780c44be1208133}{G\+P\+D\+M\+A\+\_\+\+F\+L\+O\+W\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+T} Transfer\+Type)
\begin{DoxyCompactList}\small\item\em Do a D\+MA transfer using linked list of descriptors. \end{DoxyCompactList}\item 
void \hyperlink{group__GPDMA__17XX__40XX_gafa887387f85205ecacc3220700b49d0d}{Chip\+\_\+\+G\+P\+D\+M\+A\+\_\+\+Stop} (\hyperlink{structLPC__GPDMA__T}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T} $\ast$p\+G\+P\+D\+MA, uint8\+\_\+t Channel\+Num)
\begin{DoxyCompactList}\small\item\em Stop a stream D\+MA transfer. \end{DoxyCompactList}\item 
\hyperlink{group__LPC__Types__Public__Types_ga67a0db04d321a74b7e7fcfd3f1a3f70b}{Status} \hyperlink{group__GPDMA__17XX__40XX_ga53a4dbf10ce59c17b0dd2284fa635580}{Chip\+\_\+\+G\+P\+D\+M\+A\+\_\+\+Transfer} (\hyperlink{structLPC__GPDMA__T}{L\+P\+C\+\_\+\+G\+P\+D\+M\+A\+\_\+T} $\ast$p\+G\+P\+D\+MA, uint8\+\_\+t Channel\+Num, uint32\+\_\+t src, uint32\+\_\+t dst, \hyperlink{group__GPDMA__17XX__40XX_ga2cb59b641cd840f22780c44be1208133}{G\+P\+D\+M\+A\+\_\+\+F\+L\+O\+W\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+T} Transfer\+Type, uint32\+\_\+t Size)
\begin{DoxyCompactList}\small\item\em Do a D\+MA transfer M2M, M2P,P2M or P2P. \end{DoxyCompactList}\end{DoxyCompactItemize}
