Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.2 (lin64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date             : Sun Nov 23 23:05:15 2025
| Host             : tlf11.see.ed.ac.uk running 64-bit Ubuntu 22.04.5 LTS
| Command          : 
| Design           : Input_Output
| Device           : xc7a35tcpg236-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 15.514 (Junction temp exceeded!) |
| Dynamic (W)              | 15.242                           |
| Device Static (W)        | 0.273                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 7.4                              |
| Junction Temperature (C) | 102.6                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     1.195 |     1078 |       --- |             --- |
|   LUT as Logic |     1.049 |      455 |     20800 |            2.19 |
|   Register     |     0.067 |      488 |     41600 |            1.17 |
|   CARRY4       |     0.050 |       24 |      8150 |            0.29 |
|   BUFG         |     0.029 |        2 |        32 |            6.25 |
|   Others       |     0.000 |       20 |       --- |             --- |
| Signals        |     1.154 |      951 |       --- |             --- |
| I/O            |    12.893 |       32 |       106 |           30.19 |
| Static Power   |     0.273 |          |           |                 |
| Total          |    15.514 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.541 |       2.369 |      0.171 |
| Vccaux    |       1.800 |     0.504 |       0.472 |      0.032 |
| Vcco33    |       3.300 |     3.644 |       3.643 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.000 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------+-----------+
| Name                    | Power (W) |
+-------------------------+-----------+
| Input_Output            |    15.242 |
|   Master_SM             |     0.062 |
|   Nav_SM                |     0.054 |
|   SC                    |     0.352 |
|   Snake                 |     0.718 |
|     Counter_1           |     0.520 |
|   Target_Control        |     0.314 |
|   VGA_Control           |     0.614 |
|     VGA_CNTRL           |     0.580 |
|       CounterHorizontal |     0.317 |
|       CounterVerticle   |     0.003 |
|   nolabel_line102       |     0.142 |
|     Bit17Counter        |     0.110 |
|     StrobeCounter       |     0.032 |
+-------------------------+-----------+


