//
//Written by GowinSynthesis
//Tool Version "V1.9.9.03 (64-bit)"
//Sat Nov  2 14:32:11 2024

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/debugger/ip_debugger.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/debugger/vram_image_rom.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/gowin_pll/gowin_pll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/sdram/ip_sdram.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/tang20cart_msx.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/v9958/vdp_colordec.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/v9958/vdp_command.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/v9958/vdp_doublebuf.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/v9958/vdp_graphic123m.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/v9958/vdp_graphic4567.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/v9958/vdp_hvcounter.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/v9958/vdp_interrupt.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/v9958/vdp_lcd.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/v9958/vdp_linebuf.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/v9958/vdp_ram256.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/v9958/vdp_register.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/v9958/vdp_spinforam.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/v9958/vdp_sprite.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/v9958/vdp_ssg.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/v9958/vdp_text12.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/v9958/vdp_wait_control.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/1day_msx_maisonnette_2f_2plus_t20/src/v9958/vdp.v"
`timescale 100 ps/100 ps
module Gowin_PLL (
  clk27m_d,
  O_sdram_clk_d
)
;
input clk27m_d;
output O_sdram_clk_d;
wire clk_sdram;
wire clkoutd_o;
wire clkoutd3_o;
wire lock_o;
wire VCC;
wire GND;
  PLL pll_inst (
    .CLKOUT(O_sdram_clk_d),
    .CLKOUTP(clk_sdram),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(lock_o),
    .CLKIN(clk27m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND),
    .RESET_I(GND),
    .RESET_S(GND) 
);
defparam pll_inst.CLKFB_SEL="internal";
defparam pll_inst.CLKOUTD3_SRC="CLKOUT";
defparam pll_inst.CLKOUTD_BYPASS="false";
defparam pll_inst.CLKOUTD_SRC="CLKOUT";
defparam pll_inst.CLKOUTP_BYPASS="false";
defparam pll_inst.CLKOUTP_DLY_STEP=0;
defparam pll_inst.CLKOUTP_FT_DIR=1'b1;
defparam pll_inst.CLKOUT_BYPASS="false";
defparam pll_inst.CLKOUT_DLY_STEP=0;
defparam pll_inst.CLKOUT_FT_DIR=1'b1;
defparam pll_inst.DEVICE="GW2AR-18";
defparam pll_inst.DUTYDA_SEL="1000";
defparam pll_inst.DYN_DA_EN="false";
defparam pll_inst.DYN_FBDIV_SEL="false";
defparam pll_inst.DYN_IDIV_SEL="false";
defparam pll_inst.DYN_ODIV_SEL="false";
defparam pll_inst.DYN_SDIV_SEL=2;
defparam pll_inst.FBDIV_SEL=12;
defparam pll_inst.FCLKIN="27";
defparam pll_inst.IDIV_SEL=3;
defparam pll_inst.ODIV_SEL=8;
defparam pll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_PLL */
module vram_image_rom (
  O_sdram_clk_d,
  ff_rom_address,
  w_rom_data
)
;
input O_sdram_clk_d;
input [13:0] ff_rom_address;
output [7:0] w_rom_data;
wire [31:1] DO;
wire [31:1] DO_0;
wire [31:1] DO_1;
wire [31:1] DO_2;
wire [31:1] DO_3;
wire [31:1] DO_4;
wire [31:1] DO_5;
wire [31:1] DO_6;
wire VCC;
wire GND;
  pROM ff_ram_ff_ram_0_0_s (
    .DO({DO[31:1],w_rom_data[0]}),
    .AD(ff_rom_address[13:0]),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_0_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_00=256'h0000008100080008080008080008080000000000000800000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_04=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_07=256'hFF00000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_18=256'h0000000000000000000000040000000C01074F3800031A68077471AC0043A78C;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_1A=256'h0862CB2C00000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_1B=256'h000000000000000000000000F51F7FD0D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9D9;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_20=256'h000000000000000000000000000000000000000000000000F51F7FD000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_0_s.READ_MODE=1'b1;
defparam ff_ram_ff_ram_0_0_s.RESET_MODE="SYNC";
  pROM ff_ram_ff_ram_0_1_s (
    .DO({DO_0[31:1],w_rom_data[1]}),
    .AD(ff_rom_address[13:0]),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_1_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_00=256'h101C40420008000808000808000808201D080008047A7F227F40484461427F00;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_04=256'h0404020002000400000C3200001C3000000000000000000000000000081C0E18;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_05=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_07=256'hFF0020380040000000001C0C00383408002540600422387C38422200011C0248;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_18=256'h0000000000000000000000040000000C006DAAB00000D1340FC2014C0026D548;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_1A=256'h1442C86C00000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_1B=256'h000000000000000000000000C8ACCDE0CC88CC88CC88CC88CC88CC88CC88CC88;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_20=256'h000000000000000000000000000000000000000000000000C8ACCDE000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_1_s.READ_MODE=1'b1;
defparam ff_ram_ff_ram_0_1_s.RESET_MODE="SYNC";
  pROM ff_ram_ff_ram_0_2_s (
    .DO({DO_1[31:1],w_rom_data[2]}),
    .AD(ff_rom_address[13:0]),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_2_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_00=256'h0C14222400080008080008080008082225097D147A4F492A494864241A241500;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_01=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_02=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_03=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_04=256'h454F02101A423F000A02494018024A00304418082800003860443C3C1C5C1F5C;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_05=256'h0000000000000000000000000000000800000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_06=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_07=256'hFF004044307E381E302222122044423C4A7F20101E7F445254427D4241223248;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_18=256'h00000000000000000000000400000004004C600400034C281D10050800363004;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_1A=256'h1893CE3800000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_1B=256'h000000000000000000000000F6E0C5A0CCCC8888CCCC8888CCCC8888CCCC8888;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_20=256'h000000000000000000000000000000000000000000000000F6E0C5A0FFFFFFFF;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_2_s.READ_MODE=1'b1;
defparam ff_ram_ff_ram_0_2_s.RESET_MODE="SYNC";
  pROM ff_ram_ff_ram_0_3_s (
    .DO({DO_2[31:1],w_rom_data[3]}),
    .AD(ff_rom_address[13:0]),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_3_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_00=256'h0014121800080008080008080008083E4509553F492A097E4948561404101500;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_01=256'h0608144100001E36033011103646403E04000800082200000028621214000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_02=256'h40040001004307637F0F3F0132465E063E7F7F404101007F3A01411C22367C3E;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_03=256'h0002000041447C443C1C40202408FC1838787800440000787C0A187F28387800;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_04=256'h46543F20464144415A380A4425001A00482424145440300414547E423E4F3F7E;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_05=256'h0F46461C027E021F0A7E02421E0107081C00400C00000000000F000000010000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_06=256'h0002181F7E18201F1C7E400E450760400E32300F447C071646400210041F081F;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_07=256'hFF00400449026521481222074A0F40482A551000205202526742514443424A4A;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_18=256'h0000000000000000000000040000000C004E042800000200053462A800270214;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_1A=256'h1032883800000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_1B=256'h00000000000000000000000000000000CCCCCCCC88888888CCCCCCCC88888888;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_20=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_3_s.READ_MODE=1'b1;
defparam ff_ram_ff_ram_0_3_s.RESET_MODE="SYNC";
  pROM ff_ram_ff_ram_0_4_s (
    .DO({DO_3[31:1],w_rom_data[4]}),
    .AD(ff_rom_address[13:0]),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_4_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_00=256'h7F7F0F180F0FF8F808FFFFFFFFF80F020F7E554418000F2A497F7D7F7F0F1500;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_01=256'h091C1463000029490549297F494940450800080008141C410130642A7F070000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_02=256'h40027F2A41450814203040014929210941300240223F41084909492241491241;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_03=256'h00040800414C902840203C445404182444040440287D40049809542844445404;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_04=256'h44445640434104224E440A4D45002A00487E3E46144A4A00344A7E427F7F7E7F;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_05=256'h104A2A203F423E210A027F4222020908207C7C1404441C020C15180000012000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_06=256'h0201202142207F20254A7E1245285121520208114402080A2A42020805200925;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_07=256'hFF0023044B0457404A7F3F624A14420F7F25087241220E241C22524445424B22;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_18=256'h0000000000000000000000040000000001A1A2100000967C1284F4700050D118;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_1A=256'h0CC1064000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_1B=256'h0000000000000000000000005105115055555555555555551111111111111111;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_20=256'h00000000000000000000000000000000000000000000000051051150FFFFFFFF;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_4_s.READ_MODE=1'b1;
defparam ff_ram_ff_ram_0_4_s.RESET_MODE="SYNC";
  pROM ff_ram_ff_ram_0_5_s (
    .DO({DO_4[31:1],w_rom_data[5]}),
    .AD(ff_rom_address[13:0]),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_5_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_00=256'h4014122408000800080008000808081E110A5719293E093A4948561414101500;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_01=256'h51361436642449497949451249517F49106008603E7F2222024A087F14004F00;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_02=256'h4001417C414978081840407F4919510941080C4014417F084909494141491179;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_03=256'h000236773654A01038404044540424244404787F10847D04A47E544444445402;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_04=256'h4E441640424100144B443F3545005F00485044387E3A4A007E5B7E423E4F3F7E;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_05=256'h20421240424242417F1F0A7E437C3D084C5444047E7C267C14251840780F5000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_06=256'h0500404142400040454A42023F104225227F04214401107B12423F043D473E45;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_07=256'hFF001C084D7F55404950441C3F2C3F395A000449460032083400234F39024E07;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_18=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFF07BFFFFFEFFFFEFFFFBFFFFF823;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_19=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_1A=256'hFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_1B=256'h0000000000000000000000004455444000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_20=256'h00000000000000000000000000000000000000000000000044554440FFFFFFFF;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_5_s.READ_MODE=1'b1;
defparam ff_ram_ff_ram_0_5_s.RESET_MODE="SYNC";
  pROM ff_ram_ff_ram_0_6_s (
    .DO({DO_5[31:1],w_rom_data[6]}),
    .AD(ff_rom_address[13:0]),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_6_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_00=256'h0C142242080008000800080008080822210A7D7E422A09277F48642424243F00;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_01=256'h0163141C80004949014A451441514251206008800814411C0445132A7F070000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_02=256'h4002412A7F510814203040014909410941060240084041084109497F227F1249;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_03=256'h000141000864A0284020403F54082418440804417F804404A408544444285401;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_04=256'h353F0A40424140084A1F4A2508404A000850080C542A0A40542E7E421C5C1F5C;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_05=256'h443F224A0F4207030A221242020841080054447E0C4444083445002040005000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_06=256'h05024201427F3E1F054A427F0528442512020241443C20122A42427F45004A07;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_07=256'hFF00307F091429101150080F0A472A495A4008203A40447F4F400E4801024A1A;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_18=256'h0000000000000000000000040000000C000FEFBC0003DF001FF607FC0007F7DC;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_1A=256'h1CF3CF7C00000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_1B=256'h0000000000000000000000005455100011111111111111111111111111111111;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_20=256'h00000000000000000000000000000000000000000000000054551000FFFFFFFF;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_6_s.READ_MODE=1'b1;
defparam ff_ram_ff_ram_0_6_s.RESET_MODE="SYNC";
  pROM ff_ram_ff_ram_0_7_s (
    .DO({DO_6[31:1],w_rom_data[7]}),
    .AD(ff_rom_address[13:0]),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(VCC),
    .RESET(GND) 
);
defparam ff_ram_ff_ram_0_7_s.BIT_WIDTH=1;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_00=256'h101C40810800080008000800080808000008002A043E7F000040484444424000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_01=256'h0241140800000636033C47182262443E4000000008220000003A232414000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_02=256'h40040001006107637F0F3F01267F3E7F3E7F7F7F7F30007F3E7F7F411C417C32;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_03=256'h0002410000441C443C1C3C04587C18FC387C7C000040007F18083838387F2000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_04=256'h0404023F22203E002A243244003E300000201C122448103C20123C3C081C0E18;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_05=256'h0302424A024208040A4222420E1001040C54400434440C104405001040002000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_06=256'h020142077E004000044A400204407821023204013F4040124A40020004070A08;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_07=256'hFF0040241024100E3C201E080A3812302A3E1040023E3824383E123001020262;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_08=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_09=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_0A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_0B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_0C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_0D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_0E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_0F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_10=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_11=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_12=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_13=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_14=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_15=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_16=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_17=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_18=256'h0000000000000000000000040000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_19=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_1A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_1B=256'h0000000000000000000000000000000011111111111111111111111111111111;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_1C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_1D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_1E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_1F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_20=256'h00000000000000000000000000000000000000000000000000000000FFFFFFFF;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_21=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_22=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_23=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_24=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_25=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_26=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_27=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_28=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_29=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_2A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_2B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_2C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_2D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_2E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_2F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_30=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_31=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_32=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_33=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_34=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_35=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_36=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_37=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_38=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_39=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_3A=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_3B=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_3C=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_3D=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_3E=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.INIT_RAM_3F=256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam ff_ram_ff_ram_0_7_s.READ_MODE=1'b1;
defparam ff_ram_ff_ram_0_7_s.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vram_image_rom */
module ip_debugger (
  O_sdram_clk_d,
  n207_5,
  ff_sdr_ready,
  w_ack,
  w_vdp_enable_state,
  ff_reset,
  keys_d,
  w_wr,
  n379_6,
  w_a,
  w_wdata
)
;
input O_sdram_clk_d;
input n207_5;
input ff_sdr_ready;
input w_ack;
input [1:0] w_vdp_enable_state;
input [6:6] ff_reset;
input [0:0] keys_d;
output w_wr;
output n379_6;
output [1:0] w_a;
output [7:0] w_wdata;
wire n1579_4;
wire n777_5;
wire n1017_3;
wire n1021_3;
wire n1025_3;
wire n1029_3;
wire n1033_3;
wire n1037_3;
wire n1041_3;
wire n1045_3;
wire n1052_3;
wire n1056_3;
wire n1060_3;
wire n1110_3;
wire ff_sdram_busy_6;
wire ff_state_2_8;
wire ff_req_7;
wire ff_vdp_reg_0_7;
wire ff_wait_count_4_9;
wire n1120_13;
wire n1124_13;
wire n1132_13;
wire n1136_13;
wire n1140_13;
wire n1144_13;
wire n1148_13;
wire n991_47;
wire n994_47;
wire n997_47;
wire n1001_49;
wire n1005_49;
wire n1009_50;
wire n1065_88;
wire n1067_88;
wire n1069_88;
wire n1071_88;
wire n1073_88;
wire n988_47;
wire n1128_15;
wire n1151_28;
wire n1154_25;
wire n1157_25;
wire n1160_25;
wire n1163_25;
wire n1166_22;
wire n1169_21;
wire n1172_25;
wire n1175_25;
wire ff_rom_address_13_11;
wire n475_5;
wire n474_5;
wire n473_5;
wire n472_5;
wire n471_5;
wire n470_5;
wire n469_5;
wire n468_5;
wire n466_5;
wire n465_5;
wire n464_5;
wire n463_5;
wire n462_5;
wire n1579_5;
wire n772_7;
wire n777_6;
wire n940_8;
wire n1037_4;
wire n1037_5;
wire n1045_5;
wire n1052_4;
wire n1052_6;
wire n1056_4;
wire n1056_5;
wire n1056_6;
wire n1060_4;
wire n1060_5;
wire n1110_4;
wire ff_state_5_10;
wire ff_vdp_reg_4_9;
wire ff_vdp_reg_4_10;
wire ff_vdp_data_7_9;
wire ff_wait_count_9_12;
wire n1120_14;
wire n1120_15;
wire n1124_14;
wire n1124_15;
wire n1132_14;
wire n1136_14;
wire n1140_14;
wire n1144_14;
wire n1148_14;
wire n991_48;
wire n991_49;
wire n994_49;
wire n997_48;
wire n997_49;
wire n997_50;
wire n1001_50;
wire n1001_51;
wire n1001_52;
wire n1005_50;
wire n1009_51;
wire n1009_52;
wire n1009_53;
wire n988_48;
wire n1151_29;
wire n1151_30;
wire n1151_31;
wire n1154_26;
wire n1157_26;
wire n1160_26;
wire n1163_26;
wire n1166_23;
wire n1169_22;
wire n1172_26;
wire ff_rom_address_13_12;
wire ff_rom_address_13_13;
wire n472_6;
wire n471_6;
wire n469_6;
wire n468_6;
wire n467_6;
wire n464_6;
wire n462_6;
wire n1579_6;
wire n1037_7;
wire n1037_8;
wire n1045_8;
wire n1052_7;
wire n1056_7;
wire n1056_8;
wire n1056_9;
wire n1060_6;
wire n1110_6;
wire ff_wait_count_9_13;
wire ff_wait_count_9_14;
wire n991_50;
wire n994_50;
wire n994_51;
wire n994_52;
wire n1005_51;
wire n1009_54;
wire n1579_7;
wire n1045_9;
wire n1052_8;
wire n1056_10;
wire ff_wait_count_9_15;
wire n991_51;
wire n994_53;
wire n994_54;
wire n1009_55;
wire n994_55;
wire n994_56;
wire n1116_13;
wire n994_58;
wire ff_wait_count_9_17;
wire n465_8;
wire n467_8;
wire n475_8;
wire n1065_91;
wire n772_10;
wire ff_req_10;
wire n1045_11;
wire n1037_10;
wire n777_9;
wire n772_12;
wire ff_wdata_6_8;
wire n1178_27;
wire ff_vdp_data_7_12;
wire n1110_8;
wire n1052_10;
wire n1017_6;
wire n940_10;
wire n1075_92;
wire ff_next_state_6_9;
wire n988_51;
wire n1045_13;
wire w_req;
wire ff_sdram_busy;
wire [6:0] ff_state;
wire [4:0] ff_vdp_reg;
wire [7:0] ff_vdp_data;
wire [5:0] ff_next_state;
wire [13:0] ff_rom_address;
wire [9:0] ff_wait_count;
wire [7:0] w_rom_data;
wire VCC;
wire GND;
  LUT4 n1579_s1 (
    .F(n1579_4),
    .I0(ff_sdram_busy),
    .I1(w_vdp_enable_state[1]),
    .I2(n1579_5),
    .I3(w_vdp_enable_state[0]) 
);
defparam n1579_s1.INIT=16'h0100;
  LUT4 n777_s2 (
    .F(n777_5),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(n777_6),
    .I3(n777_9) 
);
defparam n777_s2.INIT=16'h8000;
  LUT4 n1017_s0 (
    .F(n1017_3),
    .I0(n772_7),
    .I1(n1017_6),
    .I2(ff_state[3]),
    .I3(n777_9) 
);
defparam n1017_s0.INIT=16'hCA00;
  LUT4 n1021_s0 (
    .F(n1021_3),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[2]),
    .I3(n772_12) 
);
defparam n1021_s0.INIT=16'h6000;
  LUT4 n1025_s0 (
    .F(n1025_3),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(n772_12) 
);
defparam n1025_s0.INIT=16'h2C00;
  LUT4 n1029_s0 (
    .F(n1029_3),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(n777_6),
    .I3(n777_9) 
);
defparam n1029_s0.INIT=16'h4100;
  LUT3 n1033_s0 (
    .F(n1033_3),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(n772_12) 
);
defparam n1033_s0.INIT=8'h40;
  LUT3 n1037_s0 (
    .F(n1037_3),
    .I0(ff_state[0]),
    .I1(n1037_4),
    .I2(n1037_5) 
);
defparam n1037_s0.INIT=8'hF1;
  LUT4 n1041_s0 (
    .F(n1041_3),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1060_3),
    .I3(n1037_5) 
);
defparam n1041_s0.INIT=16'hFF10;
  LUT3 n1045_s0 (
    .F(n1045_3),
    .I0(ff_state[0]),
    .I1(n1045_13),
    .I2(n1045_5) 
);
defparam n1045_s0.INIT=8'hF1;
  LUT4 n1052_s0 (
    .F(n1052_3),
    .I0(n1052_4),
    .I1(ff_state[6]),
    .I2(n1052_10),
    .I3(n1052_6) 
);
defparam n1052_s0.INIT=16'h1FFF;
  LUT4 n1056_s0 (
    .F(n1056_3),
    .I0(ff_state[6]),
    .I1(n1056_4),
    .I2(n1056_5),
    .I3(n1056_6) 
);
defparam n1056_s0.INIT=16'hFFF1;
  LUT4 n1060_s0 (
    .F(n1060_3),
    .I0(n1060_4),
    .I1(n1060_5),
    .I2(n1052_6),
    .I3(n1045_3) 
);
defparam n1060_s0.INIT=16'hDF8F;
  LUT3 n1110_s0 (
    .F(n1110_3),
    .I0(ff_state[0]),
    .I1(n1110_4),
    .I2(n1110_8) 
);
defparam n1110_s0.INIT=8'hF1;
  LUT2 ff_sdram_busy_s2 (
    .F(ff_sdram_busy_6),
    .I0(ff_sdram_busy),
    .I1(ff_sdr_ready) 
);
defparam ff_sdram_busy_s2.INIT=4'h8;
  LUT4 ff_state_5_s5 (
    .F(ff_state_2_8),
    .I0(ff_state_5_10),
    .I1(ff_sdram_busy),
    .I2(w_vdp_enable_state[1]),
    .I3(w_vdp_enable_state[0]) 
);
defparam ff_state_5_s5.INIT=16'h0100;
  LUT4 ff_req_s4 (
    .F(ff_req_7),
    .I0(ff_sdram_busy),
    .I1(w_vdp_enable_state[1]),
    .I2(ff_req_10),
    .I3(w_vdp_enable_state[0]) 
);
defparam ff_req_s4.INIT=16'h0100;
  LUT2 ff_vdp_reg_4_s4 (
    .F(ff_vdp_reg_0_7),
    .I0(ff_vdp_reg_4_9),
    .I1(ff_vdp_reg_4_10) 
);
defparam ff_vdp_reg_4_s4.INIT=4'h8;
  LUT3 ff_wait_count_9_s6 (
    .F(ff_wait_count_4_9),
    .I0(ff_wait_count_9_17),
    .I1(ff_wait_count_9_12),
    .I2(ff_vdp_reg_4_10) 
);
defparam ff_wait_count_9_s6.INIT=8'hE0;
  LUT4 n1120_s9 (
    .F(n1120_13),
    .I0(n1120_14),
    .I1(w_rom_data[7]),
    .I2(n1110_8),
    .I3(n1120_15) 
);
defparam n1120_s9.INIT=16'hFFF8;
  LUT4 n1124_s9 (
    .F(n1124_13),
    .I0(ff_vdp_data[6]),
    .I1(n1124_14),
    .I2(n1124_15),
    .I3(ff_state[2]) 
);
defparam n1124_s9.INIT=16'hF888;
  LUT3 n1132_s9 (
    .F(n1132_13),
    .I0(ff_vdp_data[4]),
    .I1(n1124_14),
    .I2(n1132_14) 
);
defparam n1132_s9.INIT=8'h8F;
  LUT3 n1136_s9 (
    .F(n1136_13),
    .I0(ff_vdp_data[3]),
    .I1(n1124_14),
    .I2(n1136_14) 
);
defparam n1136_s9.INIT=8'h8F;
  LUT3 n1140_s9 (
    .F(n1140_13),
    .I0(ff_vdp_data[2]),
    .I1(n1124_14),
    .I2(n1140_14) 
);
defparam n1140_s9.INIT=8'h8F;
  LUT3 n1144_s9 (
    .F(n1144_13),
    .I0(ff_vdp_data[1]),
    .I1(n1124_14),
    .I2(n1144_14) 
);
defparam n1144_s9.INIT=8'h8F;
  LUT3 n1148_s9 (
    .F(n1148_13),
    .I0(ff_vdp_data[0]),
    .I1(n1124_14),
    .I2(n1148_14) 
);
defparam n1148_s9.INIT=8'h8F;
  LUT4 n991_s43 (
    .F(n991_47),
    .I0(n991_48),
    .I1(n991_49),
    .I2(ff_vdp_data_7_9),
    .I3(ff_req_10) 
);
defparam n991_s43.INIT=16'hEFFF;
  LUT3 n994_s43 (
    .F(n994_47),
    .I0(n994_58),
    .I1(n991_49),
    .I2(n994_49) 
);
defparam n994_s43.INIT=8'h4F;
  LUT4 n997_s43 (
    .F(n997_47),
    .I0(n997_48),
    .I1(n997_49),
    .I2(ff_vdp_data_7_9),
    .I3(n997_50) 
);
defparam n997_s43.INIT=16'hBFFF;
  LUT4 n1001_s45 (
    .F(n1001_49),
    .I0(n1001_50),
    .I1(n1001_51),
    .I2(n997_50),
    .I3(n1001_52) 
);
defparam n1001_s45.INIT=16'h1FFF;
  LUT4 n1005_s45 (
    .F(n1005_49),
    .I0(n1110_4),
    .I1(n1579_5),
    .I2(n997_50),
    .I3(n1005_50) 
);
defparam n1005_s45.INIT=16'h2FFF;
  LUT4 n1009_s46 (
    .F(n1009_50),
    .I0(n991_49),
    .I1(n1009_51),
    .I2(n1009_52),
    .I3(n1009_53) 
);
defparam n1009_s46.INIT=16'hF8FF;
  LUT4 n1065_s84 (
    .F(n1065_88),
    .I0(ff_state[4]),
    .I1(n1065_91),
    .I2(ff_vdp_data_7_9),
    .I3(ff_state[5]) 
);
defparam n1065_s84.INIT=16'h0708;
  LUT3 n1067_s84 (
    .F(n1067_88),
    .I0(ff_vdp_data_7_9),
    .I1(ff_state[4]),
    .I2(n1065_91) 
);
defparam n1067_s84.INIT=8'h14;
  LUT3 n1069_s84 (
    .F(n1069_88),
    .I0(ff_vdp_data_7_9),
    .I1(ff_state[3]),
    .I2(n772_7) 
);
defparam n1069_s84.INIT=8'h14;
  LUT4 n1071_s84 (
    .F(n1071_88),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_vdp_data_7_9),
    .I3(ff_state[2]) 
);
defparam n1071_s84.INIT=16'h0708;
  LUT3 n1073_s84 (
    .F(n1073_88),
    .I0(ff_vdp_data_7_9),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1073_s84.INIT=8'h14;
  LUT4 n988_s43 (
    .F(n988_47),
    .I0(n1579_5),
    .I1(ff_state[6]),
    .I2(n988_48),
    .I3(ff_vdp_data_7_9) 
);
defparam n988_s43.INIT=16'hF4FF;
  LUT4 n1128_s10 (
    .F(n1128_15),
    .I0(w_rom_data[5]),
    .I1(n1120_14),
    .I2(ff_vdp_data[5]),
    .I3(n1124_14) 
);
defparam n1128_s10.INIT=16'hF888;
  LUT4 n1151_s23 (
    .F(n1151_28),
    .I0(n1151_29),
    .I1(n1151_30),
    .I2(ff_wait_count[9]),
    .I3(n1151_31) 
);
defparam n1151_s23.INIT=16'hFF10;
  LUT4 n1154_s20 (
    .F(n1154_25),
    .I0(n1151_31),
    .I1(n1154_26),
    .I2(ff_wait_count[8]),
    .I3(ff_wait_count_9_17) 
);
defparam n1154_s20.INIT=16'hBEAA;
  LUT4 n1157_s20 (
    .F(n1157_25),
    .I0(n1151_31),
    .I1(ff_wait_count[7]),
    .I2(n1157_26),
    .I3(ff_wait_count_9_17) 
);
defparam n1157_s20.INIT=16'hBEAA;
  LUT4 n1160_s20 (
    .F(n1160_25),
    .I0(n1151_31),
    .I1(n1160_26),
    .I2(ff_wait_count[6]),
    .I3(ff_wait_count_9_17) 
);
defparam n1160_s20.INIT=16'hBEAA;
  LUT4 n1163_s20 (
    .F(n1163_25),
    .I0(n1151_31),
    .I1(n1163_26),
    .I2(ff_wait_count[5]),
    .I3(ff_wait_count_9_17) 
);
defparam n1163_s20.INIT=16'hBEAA;
  LUT4 n1166_s17 (
    .F(n1166_22),
    .I0(ff_wait_count_9_12),
    .I1(ff_wait_count[4]),
    .I2(n1166_23),
    .I3(ff_wait_count_9_17) 
);
defparam n1166_s17.INIT=16'hBEAA;
  LUT4 n1169_s16 (
    .F(n1169_21),
    .I0(ff_wait_count_9_12),
    .I1(n1169_22),
    .I2(ff_wait_count[3]),
    .I3(ff_wait_count_9_17) 
);
defparam n1169_s16.INIT=16'hBEAA;
  LUT4 n1172_s20 (
    .F(n1172_25),
    .I0(n1151_31),
    .I1(n1172_26),
    .I2(ff_wait_count[2]),
    .I3(ff_wait_count_9_17) 
);
defparam n1172_s20.INIT=16'hBEAA;
  LUT4 n1175_s20 (
    .F(n1175_25),
    .I0(n1151_31),
    .I1(ff_wait_count[1]),
    .I2(ff_wait_count[0]),
    .I3(ff_wait_count_9_17) 
);
defparam n1175_s20.INIT=16'hEBAA;
  LUT2 n379_s2 (
    .F(n379_6),
    .I0(w_ack),
    .I1(w_req) 
);
defparam n379_s2.INIT=4'h4;
  LUT4 ff_rom_address_13_s7 (
    .F(ff_rom_address_13_11),
    .I0(ff_rom_address_13_12),
    .I1(ff_state[1]),
    .I2(ff_rom_address_13_13),
    .I3(ff_vdp_reg_4_10) 
);
defparam ff_rom_address_13_s7.INIT=16'h4000;
  LUT2 n475_s1 (
    .F(n475_5),
    .I0(ff_rom_address[0]),
    .I1(n475_8) 
);
defparam n475_s1.INIT=4'h4;
  LUT3 n474_s1 (
    .F(n474_5),
    .I0(ff_rom_address[0]),
    .I1(ff_rom_address[1]),
    .I2(n475_8) 
);
defparam n474_s1.INIT=8'h60;
  LUT4 n473_s1 (
    .F(n473_5),
    .I0(ff_rom_address[0]),
    .I1(ff_rom_address[1]),
    .I2(ff_rom_address[2]),
    .I3(n475_8) 
);
defparam n473_s1.INIT=16'h7800;
  LUT3 n472_s1 (
    .F(n472_5),
    .I0(n472_6),
    .I1(ff_rom_address[3]),
    .I2(n475_8) 
);
defparam n472_s1.INIT=8'h60;
  LUT3 n471_s1 (
    .F(n471_5),
    .I0(ff_rom_address[4]),
    .I1(n471_6),
    .I2(n475_8) 
);
defparam n471_s1.INIT=8'h60;
  LUT4 n470_s1 (
    .F(n470_5),
    .I0(ff_rom_address[4]),
    .I1(n471_6),
    .I2(ff_rom_address[5]),
    .I3(n475_8) 
);
defparam n470_s1.INIT=16'h7800;
  LUT3 n469_s1 (
    .F(n469_5),
    .I0(n469_6),
    .I1(ff_rom_address[6]),
    .I2(n475_8) 
);
defparam n469_s1.INIT=8'h60;
  LUT3 n468_s1 (
    .F(n468_5),
    .I0(ff_rom_address[7]),
    .I1(n468_6),
    .I2(n475_8) 
);
defparam n468_s1.INIT=8'h60;
  LUT4 n466_s1 (
    .F(n466_5),
    .I0(ff_rom_address[8]),
    .I1(n467_6),
    .I2(ff_rom_address[9]),
    .I3(n475_8) 
);
defparam n466_s1.INIT=16'h7800;
  LUT3 n465_s1 (
    .F(n465_5),
    .I0(n465_8),
    .I1(ff_rom_address[10]),
    .I2(n475_8) 
);
defparam n465_s1.INIT=8'h60;
  LUT3 n464_s1 (
    .F(n464_5),
    .I0(ff_rom_address[11]),
    .I1(n464_6),
    .I2(n475_8) 
);
defparam n464_s1.INIT=8'h60;
  LUT4 n463_s1 (
    .F(n463_5),
    .I0(ff_rom_address[11]),
    .I1(n464_6),
    .I2(ff_rom_address[12]),
    .I3(n475_8) 
);
defparam n463_s1.INIT=16'h7800;
  LUT3 n462_s1 (
    .F(n462_5),
    .I0(n462_6),
    .I1(ff_rom_address[13]),
    .I2(n475_8) 
);
defparam n462_s1.INIT=8'h60;
  LUT3 n1579_s2 (
    .F(n1579_5),
    .I0(n1579_6),
    .I1(n940_10),
    .I2(n1110_8) 
);
defparam n1579_s2.INIT=8'h01;
  LUT3 n772_s4 (
    .F(n772_7),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n772_s4.INIT=8'h80;
  LUT2 n777_s3 (
    .F(n777_6),
    .I0(ff_state[2]),
    .I1(ff_state[1]) 
);
defparam n777_s3.INIT=4'h1;
  LUT4 n940_s5 (
    .F(n940_8),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(ff_state[6]),
    .I3(ff_state[3]) 
);
defparam n940_s5.INIT=16'h4000;
  LUT4 n1037_s1 (
    .F(n1037_4),
    .I0(ff_rom_address_13_13),
    .I1(n1037_10),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1037_s1.INIT=16'hCFF5;
  LUT4 n1037_s2 (
    .F(n1037_5),
    .I0(n1037_7),
    .I1(n1037_8),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1037_s2.INIT=16'h0C0B;
  LUT4 n1045_s2 (
    .F(n1045_5),
    .I0(n1045_8),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1045_s2.INIT=16'h1001;
  LUT4 n1052_s1 (
    .F(n1052_4),
    .I0(ff_state[2]),
    .I1(n1052_7),
    .I2(ff_state[5]),
    .I3(n1065_91) 
);
defparam n1052_s1.INIT=16'hE0EE;
  LUT4 n1052_s3 (
    .F(n1052_6),
    .I0(n1037_7),
    .I1(ff_rom_address_13_13),
    .I2(ff_state[2]),
    .I3(n1056_3) 
);
defparam n1052_s3.INIT=16'hFB5F;
  LUT4 n1056_s1 (
    .F(n1056_4),
    .I0(n1056_7),
    .I1(n1056_8),
    .I2(ff_state[2]),
    .I3(ff_state[5]) 
);
defparam n1056_s1.INIT=16'hFC8A;
  LUT4 n1056_s2 (
    .F(n1056_5),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(n1056_9),
    .I3(n1060_4) 
);
defparam n1056_s2.INIT=16'h6000;
  LUT3 n1056_s3 (
    .F(n1056_6),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(n1037_7) 
);
defparam n1056_s3.INIT=8'h40;
  LUT2 n1060_s1 (
    .F(n1060_4),
    .I0(ff_state[6]),
    .I1(ff_state[5]) 
);
defparam n1060_s1.INIT=4'h1;
  LUT4 n1060_s2 (
    .F(n1060_5),
    .I0(n1045_11),
    .I1(n777_9),
    .I2(n1060_6),
    .I3(ff_state[0]) 
);
defparam n1060_s2.INIT=16'h133F;
  LUT4 n1110_s1 (
    .F(n1110_4),
    .I0(n940_8),
    .I1(ff_rom_address_13_13),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1110_s1.INIT=16'h533F;
  LUT4 ff_state_5_s6 (
    .F(ff_state_5_10),
    .I0(n772_12),
    .I1(ff_req_10),
    .I2(ff_vdp_data_7_9),
    .I3(n1151_29) 
);
defparam ff_state_5_s6.INIT=16'h4000;
  LUT4 ff_vdp_reg_4_s5 (
    .F(ff_vdp_reg_4_9),
    .I0(ff_state[0]),
    .I1(ff_state[3]),
    .I2(n777_6),
    .I3(n777_9) 
);
defparam ff_vdp_reg_4_s5.INIT=16'hE300;
  LUT4 ff_vdp_reg_4_s6 (
    .F(ff_vdp_reg_4_10),
    .I0(ff_sdram_busy),
    .I1(w_vdp_enable_state[1]),
    .I2(w_vdp_enable_state[0]),
    .I3(ff_reset[6]) 
);
defparam ff_vdp_reg_4_s6.INIT=16'h1000;
  LUT4 ff_vdp_data_7_s5 (
    .F(ff_vdp_data_7_9),
    .I0(ff_state[6]),
    .I1(ff_state[5]),
    .I2(ff_vdp_data_7_12),
    .I3(ff_vdp_reg_4_9) 
);
defparam ff_vdp_data_7_s5.INIT=16'h00BE;
  LUT3 ff_wait_count_9_s8 (
    .F(ff_wait_count_9_12),
    .I0(ff_wait_count_9_14),
    .I1(n475_8),
    .I2(w_ack) 
);
defparam ff_wait_count_9_s8.INIT=8'hE0;
  LUT4 n1120_s10 (
    .F(n1120_14),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_rom_address_13_13) 
);
defparam n1120_s10.INIT=16'h4000;
  LUT2 n1120_s11 (
    .F(n1120_15),
    .I0(ff_vdp_data[7]),
    .I1(n1124_14) 
);
defparam n1120_s11.INIT=4'h8;
  LUT4 n1124_s10 (
    .F(n1124_14),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n940_8) 
);
defparam n1124_s10.INIT=16'h1800;
  LUT4 n1124_s11 (
    .F(n1124_15),
    .I0(w_rom_data[6]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_rom_address_13_13) 
);
defparam n1124_s11.INIT=16'h0B00;
  LUT4 n1132_s10 (
    .F(n1132_14),
    .I0(w_rom_data[4]),
    .I1(n1120_14),
    .I2(ff_vdp_reg[4]),
    .I3(n1110_8) 
);
defparam n1132_s10.INIT=16'h0777;
  LUT4 n1136_s10 (
    .F(n1136_14),
    .I0(w_rom_data[3]),
    .I1(n1120_14),
    .I2(ff_vdp_reg[3]),
    .I3(n1110_8) 
);
defparam n1136_s10.INIT=16'h0777;
  LUT4 n1140_s10 (
    .F(n1140_14),
    .I0(w_rom_data[2]),
    .I1(n1120_14),
    .I2(ff_vdp_reg[2]),
    .I3(n1110_8) 
);
defparam n1140_s10.INIT=16'h0777;
  LUT4 n1144_s10 (
    .F(n1144_14),
    .I0(w_rom_data[1]),
    .I1(n1120_14),
    .I2(ff_vdp_reg[1]),
    .I3(n1110_8) 
);
defparam n1144_s10.INIT=16'h0777;
  LUT4 n1148_s10 (
    .F(n1148_14),
    .I0(w_rom_data[0]),
    .I1(n1120_14),
    .I2(ff_vdp_reg[0]),
    .I3(n1110_8) 
);
defparam n1148_s10.INIT=16'h0777;
  LUT3 n991_s44 (
    .F(n991_48),
    .I0(ff_next_state[5]),
    .I1(w_ack),
    .I2(n991_50) 
);
defparam n991_s44.INIT=8'hE0;
  LUT4 n991_s45 (
    .F(n991_49),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n1017_6) 
);
defparam n991_s45.INIT=16'h4000;
  LUT4 n994_s45 (
    .F(n994_49),
    .I0(n1110_6),
    .I1(n777_6),
    .I2(n994_51),
    .I3(n994_52) 
);
defparam n994_s45.INIT=16'h0007;
  LUT4 n997_s44 (
    .F(n997_48),
    .I0(ff_next_state[3]),
    .I1(ff_state[3]),
    .I2(w_ack),
    .I3(n991_50) 
);
defparam n997_s44.INIT=16'hCA00;
  LUT4 n997_s45 (
    .F(n997_49),
    .I0(n1579_5),
    .I1(n1001_51),
    .I2(ff_state[3]),
    .I3(n994_52) 
);
defparam n997_s45.INIT=16'hAE8E;
  LUT4 n997_s46 (
    .F(n997_50),
    .I0(ff_state[6]),
    .I1(n991_49),
    .I2(n994_58),
    .I3(ff_vdp_reg_4_9) 
);
defparam n997_s46.INIT=16'h00BF;
  LUT4 n1001_s46 (
    .F(n1001_50),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(w_ack),
    .I3(ff_state[2]) 
);
defparam n1001_s46.INIT=16'h807F;
  LUT3 n1001_s47 (
    .F(n1001_51),
    .I0(n475_8),
    .I1(ff_wait_count_9_14),
    .I2(n1110_4) 
);
defparam n1001_s47.INIT=8'h10;
  LUT4 n1001_s48 (
    .F(n1001_52),
    .I0(w_ack),
    .I1(n991_50),
    .I2(ff_next_state[2]),
    .I3(n1120_14) 
);
defparam n1001_s48.INIT=16'h00BF;
  LUT4 n1005_s46 (
    .F(n1005_50),
    .I0(n1005_51),
    .I1(n1001_51),
    .I2(n991_50),
    .I3(ff_state[1]) 
);
defparam n1005_s46.INIT=16'h4D5E;
  LUT4 n1009_s47 (
    .F(n1009_51),
    .I0(n994_50),
    .I1(w_ack),
    .I2(ff_state[6]),
    .I3(ff_wait_count_9_13) 
);
defparam n1009_s47.INIT=16'h3A00;
  LUT3 n1009_s48 (
    .F(n1009_52),
    .I0(n1001_51),
    .I1(ff_state[0]),
    .I2(w_ack) 
);
defparam n1009_s48.INIT=8'h14;
  LUT4 n1009_s49 (
    .F(n1009_53),
    .I0(ff_state[6]),
    .I1(ff_state[5]),
    .I2(ff_vdp_data_7_12),
    .I3(n1009_54) 
);
defparam n1009_s49.INIT=16'hBE00;
  LUT4 n988_s44 (
    .F(n988_48),
    .I0(n988_51),
    .I1(ff_wait_count_9_14),
    .I2(n1110_6),
    .I3(n777_6) 
);
defparam n988_s44.INIT=16'hF0EE;
  LUT2 n1151_s24 (
    .F(n1151_29),
    .I0(n991_49),
    .I1(n991_50) 
);
defparam n1151_s24.INIT=4'h1;
  LUT3 n1151_s25 (
    .F(n1151_30),
    .I0(ff_wait_count[7]),
    .I1(ff_wait_count[8]),
    .I2(n1157_26) 
);
defparam n1151_s25.INIT=8'h10;
  LUT2 n1151_s26 (
    .F(n1151_31),
    .I0(w_ack),
    .I1(n475_8) 
);
defparam n1151_s26.INIT=4'h8;
  LUT2 n1154_s21 (
    .F(n1154_26),
    .I0(ff_wait_count[7]),
    .I1(n1157_26) 
);
defparam n1154_s21.INIT=4'h4;
  LUT4 n1157_s21 (
    .F(n1157_26),
    .I0(ff_wait_count[4]),
    .I1(ff_wait_count[5]),
    .I2(ff_wait_count[6]),
    .I3(n1166_23) 
);
defparam n1157_s21.INIT=16'h0100;
  LUT3 n1160_s21 (
    .F(n1160_26),
    .I0(ff_wait_count[4]),
    .I1(ff_wait_count[5]),
    .I2(n1166_23) 
);
defparam n1160_s21.INIT=8'h10;
  LUT2 n1163_s21 (
    .F(n1163_26),
    .I0(ff_wait_count[4]),
    .I1(n1166_23) 
);
defparam n1163_s21.INIT=4'h4;
  LUT4 n1166_s18 (
    .F(n1166_23),
    .I0(ff_wait_count[0]),
    .I1(ff_wait_count[1]),
    .I2(ff_wait_count[2]),
    .I3(ff_wait_count[3]) 
);
defparam n1166_s18.INIT=16'h0001;
  LUT3 n1169_s17 (
    .F(n1169_22),
    .I0(ff_wait_count[0]),
    .I1(ff_wait_count[1]),
    .I2(ff_wait_count[2]) 
);
defparam n1169_s17.INIT=8'h01;
  LUT2 n1172_s21 (
    .F(n1172_26),
    .I0(ff_wait_count[0]),
    .I1(ff_wait_count[1]) 
);
defparam n1172_s21.INIT=4'h1;
  LUT3 ff_rom_address_13_s8 (
    .F(ff_rom_address_13_12),
    .I0(w_ack),
    .I1(ff_state[0]),
    .I2(ff_state[2]) 
);
defparam ff_rom_address_13_s8.INIT=8'h7C;
  LUT4 ff_rom_address_13_s9 (
    .F(ff_rom_address_13_13),
    .I0(ff_state[6]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[3]) 
);
defparam ff_rom_address_13_s9.INIT=16'h1000;
  LUT3 n472_s2 (
    .F(n472_6),
    .I0(ff_rom_address[0]),
    .I1(ff_rom_address[1]),
    .I2(ff_rom_address[2]) 
);
defparam n472_s2.INIT=8'h80;
  LUT4 n471_s2 (
    .F(n471_6),
    .I0(ff_rom_address[0]),
    .I1(ff_rom_address[1]),
    .I2(ff_rom_address[2]),
    .I3(ff_rom_address[3]) 
);
defparam n471_s2.INIT=16'h8000;
  LUT3 n469_s2 (
    .F(n469_6),
    .I0(ff_rom_address[4]),
    .I1(ff_rom_address[5]),
    .I2(n471_6) 
);
defparam n469_s2.INIT=8'h80;
  LUT4 n468_s2 (
    .F(n468_6),
    .I0(ff_rom_address[4]),
    .I1(ff_rom_address[5]),
    .I2(ff_rom_address[6]),
    .I3(n471_6) 
);
defparam n468_s2.INIT=16'h8000;
  LUT2 n467_s2 (
    .F(n467_6),
    .I0(ff_rom_address[7]),
    .I1(n468_6) 
);
defparam n467_s2.INIT=4'h8;
  LUT4 n464_s2 (
    .F(n464_6),
    .I0(ff_rom_address[8]),
    .I1(ff_rom_address[9]),
    .I2(ff_rom_address[10]),
    .I3(n467_6) 
);
defparam n464_s2.INIT=16'h8000;
  LUT3 n462_s2 (
    .F(n462_6),
    .I0(ff_rom_address[11]),
    .I1(ff_rom_address[12]),
    .I2(n464_6) 
);
defparam n462_s2.INIT=8'h80;
  LUT4 n1579_s3 (
    .F(n1579_6),
    .I0(ff_state[4]),
    .I1(ff_state[5]),
    .I2(n1579_7),
    .I3(ff_state[3]) 
);
defparam n1579_s3.INIT=16'h4000;
  LUT4 n1037_s4 (
    .F(n1037_7),
    .I0(ff_state[6]),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(ff_state[5]) 
);
defparam n1037_s4.INIT=16'h0100;
  LUT4 n1037_s5 (
    .F(n1037_8),
    .I0(ff_state[2]),
    .I1(n772_12),
    .I2(ff_state[1]),
    .I3(n1045_11) 
);
defparam n1037_s5.INIT=16'hF5CF;
  LUT4 n1045_s5 (
    .F(n1045_8),
    .I0(ff_rom_address_13_13),
    .I1(n1037_7),
    .I2(n1045_9),
    .I3(ff_state[2]) 
);
defparam n1045_s5.INIT=16'h0305;
  LUT4 n1052_s4 (
    .F(n1052_7),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(n1052_8) 
);
defparam n1052_s4.INIT=16'hF3EF;
  LUT4 n1056_s4 (
    .F(n1056_7),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(n1056_10),
    .I3(ff_state[2]) 
);
defparam n1056_s4.INIT=16'hF13F;
  LUT4 n1056_s5 (
    .F(n1056_8),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[5]),
    .I3(ff_state[1]) 
);
defparam n1056_s5.INIT=16'hFED3;
  LUT3 n1056_s6 (
    .F(n1056_9),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[1]) 
);
defparam n1056_s6.INIT=8'h14;
  LUT3 n1060_s3 (
    .F(n1060_6),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n1060_s3.INIT=8'h97;
  LUT4 n1110_s3 (
    .F(n1110_6),
    .I0(ff_state[3]),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(ff_state[6]) 
);
defparam n1110_s3.INIT=16'h4000;
  LUT4 ff_wait_count_9_s9 (
    .F(ff_wait_count_9_13),
    .I0(ff_wait_count[7]),
    .I1(ff_wait_count[8]),
    .I2(ff_wait_count[9]),
    .I3(n1157_26) 
);
defparam ff_wait_count_9_s9.INIT=16'h0100;
  LUT4 ff_wait_count_9_s10 (
    .F(ff_wait_count_9_14),
    .I0(ff_wait_count_9_15),
    .I1(ff_state[6]),
    .I2(ff_state[5]),
    .I3(ff_state[1]) 
);
defparam ff_wait_count_9_s10.INIT=16'h4000;
  LUT4 n991_s46 (
    .F(n991_50),
    .I0(ff_state[2]),
    .I1(ff_state[6]),
    .I2(ff_state[5]),
    .I3(n991_51) 
);
defparam n991_s46.INIT=16'h4000;
  LUT2 n994_s46 (
    .F(n994_50),
    .I0(n994_53),
    .I1(n994_54) 
);
defparam n994_s46.INIT=4'h8;
  LUT4 n994_s47 (
    .F(n994_51),
    .I0(ff_next_state[4]),
    .I1(ff_state[4]),
    .I2(w_ack),
    .I3(n991_50) 
);
defparam n994_s47.INIT=16'hCA00;
  LUT4 n994_s48 (
    .F(n994_52),
    .I0(w_ack),
    .I1(n1065_91),
    .I2(n1001_51),
    .I3(ff_state[4]) 
);
defparam n994_s48.INIT=16'h0708;
  LUT4 n1005_s47 (
    .F(n1005_51),
    .I0(ff_state[0]),
    .I1(ff_next_state[1]),
    .I2(n991_50),
    .I3(w_ack) 
);
defparam n1005_s47.INIT=16'hF5CF;
  LUT4 n1009_s50 (
    .F(n1009_54),
    .I0(ff_next_state[0]),
    .I1(w_ack),
    .I2(n991_50),
    .I3(n1009_55) 
);
defparam n1009_s50.INIT=16'h1F00;
  LUT4 n1579_s4 (
    .F(n1579_7),
    .I0(ff_state[6]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1579_s4.INIT=16'h00D4;
  LUT4 n1045_s6 (
    .F(n1045_9),
    .I0(ff_state[1]),
    .I1(ff_state[3]),
    .I2(ff_state[4]),
    .I3(n1060_4) 
);
defparam n1045_s6.INIT=16'h3A00;
  LUT3 n1052_s5 (
    .F(n1052_8),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam n1052_s5.INIT=8'h1E;
  LUT4 n1056_s7 (
    .F(n1056_10),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1056_s7.INIT=16'h4DF3;
  LUT4 ff_wait_count_9_s11 (
    .F(ff_wait_count_9_15),
    .I0(ff_state[4]),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[3]) 
);
defparam ff_wait_count_9_s11.INIT=16'hBEFD;
  LUT4 n991_s47 (
    .F(n991_51),
    .I0(ff_state[4]),
    .I1(ff_state[3]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n991_s47.INIT=16'h6000;
  LUT4 n994_s49 (
    .F(n994_53),
    .I0(ff_rom_address[0]),
    .I1(ff_rom_address[1]),
    .I2(ff_rom_address[2]),
    .I3(n994_55) 
);
defparam n994_s49.INIT=16'h0100;
  LUT4 n994_s50 (
    .F(n994_54),
    .I0(ff_rom_address[6]),
    .I1(ff_rom_address[7]),
    .I2(ff_rom_address[8]),
    .I3(n994_56) 
);
defparam n994_s50.INIT=16'h0100;
  LUT4 n1009_s51 (
    .F(n1009_55),
    .I0(keys_d[0]),
    .I1(n772_12),
    .I2(n1017_6),
    .I3(n1579_6) 
);
defparam n1009_s51.INIT=16'h007F;
  LUT4 n994_s51 (
    .F(n994_55),
    .I0(ff_rom_address[3]),
    .I1(ff_rom_address[4]),
    .I2(ff_rom_address[5]),
    .I3(ff_rom_address[9]) 
);
defparam n994_s51.INIT=16'h0001;
  LUT4 n994_s52 (
    .F(n994_56),
    .I0(ff_rom_address[10]),
    .I1(ff_rom_address[11]),
    .I2(ff_rom_address[12]),
    .I3(ff_rom_address[13]) 
);
defparam n994_s52.INIT=16'h0001;
  LUT4 n1116_s7 (
    .F(n1116_13),
    .I0(n1001_51),
    .I1(w_ack),
    .I2(w_req),
    .I3(n1579_5) 
);
defparam n1116_s7.INIT=16'h10FF;
  LUT3 n994_s53 (
    .F(n994_58),
    .I0(n994_53),
    .I1(n994_54),
    .I2(ff_wait_count_9_13) 
);
defparam n994_s53.INIT=8'h70;
  LUT3 ff_wait_count_9_s12 (
    .F(ff_wait_count_9_17),
    .I0(n991_49),
    .I1(n991_50),
    .I2(ff_wait_count_9_13) 
);
defparam ff_wait_count_9_s12.INIT=8'h0E;
  LUT4 n465_s3 (
    .F(n465_8),
    .I0(ff_rom_address[8]),
    .I1(ff_rom_address[9]),
    .I2(ff_rom_address[7]),
    .I3(n468_6) 
);
defparam n465_s3.INIT=16'h8000;
  LUT4 n467_s3 (
    .F(n467_8),
    .I0(ff_rom_address[8]),
    .I1(ff_rom_address[7]),
    .I2(n468_6),
    .I3(n475_8) 
);
defparam n467_s3.INIT=16'h6A00;
  LUT4 n475_s3 (
    .F(n475_8),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_rom_address_13_13) 
);
defparam n475_s3.INIT=16'h8000;
  LUT4 n1065_s86 (
    .F(n1065_91),
    .I0(ff_state[3]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1065_s86.INIT=16'h8000;
  LUT4 n772_s6 (
    .F(n772_10),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n772_12) 
);
defparam n772_s6.INIT=16'h8000;
  LUT4 ff_req_s6 (
    .F(ff_req_10),
    .I0(n1579_5),
    .I1(n475_8),
    .I2(ff_wait_count_9_14),
    .I3(n1110_4) 
);
defparam ff_req_s6.INIT=16'h0200;
  LUT4 n1045_s7 (
    .F(n1045_11),
    .I0(ff_state[4]),
    .I1(ff_state[3]),
    .I2(ff_state[6]),
    .I3(ff_state[5]) 
);
defparam n1045_s7.INIT=16'h0008;
  LUT4 n1037_s6 (
    .F(n1037_10),
    .I0(ff_state[6]),
    .I1(ff_state[5]),
    .I2(ff_state[4]),
    .I3(n1037_7) 
);
defparam n1037_s6.INIT=16'h00EF;
  LUT3 n777_s5 (
    .F(n777_9),
    .I0(ff_state[4]),
    .I1(ff_state[6]),
    .I2(ff_state[5]) 
);
defparam n777_s5.INIT=8'h01;
  LUT4 n772_s7 (
    .F(n772_12),
    .I0(ff_state[4]),
    .I1(ff_state[3]),
    .I2(ff_state[6]),
    .I3(ff_state[5]) 
);
defparam n772_s7.INIT=16'h0001;
  LUT4 ff_wdata_6_s4 (
    .F(ff_wdata_6_8),
    .I0(n1579_6),
    .I1(n940_10),
    .I2(n1110_8),
    .I3(ff_vdp_reg_4_10) 
);
defparam ff_wdata_6_s4.INIT=16'hFE00;
  LUT4 n1178_s21 (
    .F(n1178_27),
    .I0(ff_wait_count[0]),
    .I1(ff_wait_count_9_17),
    .I2(w_ack),
    .I3(n475_8) 
);
defparam n1178_s21.INIT=16'hF444;
  LUT4 ff_vdp_data_7_s7 (
    .F(ff_vdp_data_7_12),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(ff_state[4]) 
);
defparam ff_vdp_data_7_s7.INIT=16'h001F;
  LUT4 n1110_s4 (
    .F(n1110_8),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(n1110_6) 
);
defparam n1110_s4.INIT=16'h0200;
  LUT4 n1052_s6 (
    .F(n1052_10),
    .I0(n1056_5),
    .I1(n1037_7),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam n1052_s6.INIT=16'h5553;
  LUT3 n1017_s2 (
    .F(n1017_6),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]) 
);
defparam n1017_s2.INIT=8'h01;
  LUT4 n940_s6 (
    .F(n940_10),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(n940_8) 
);
defparam n940_s6.INIT=16'h0200;
  LUT4 n1075_s87 (
    .F(n1075_92),
    .I0(ff_next_state[0]),
    .I1(ff_state[0]),
    .I2(ff_vdp_data_7_9),
    .I3(ff_vdp_reg_4_10) 
);
defparam n1075_s87.INIT=16'hA3AA;
  LUT2 ff_next_state_6_s4 (
    .F(ff_next_state_6_9),
    .I0(ff_vdp_data_7_9),
    .I1(ff_vdp_reg_4_10) 
);
defparam ff_next_state_6_s4.INIT=4'h4;
  LUT2 n988_s46 (
    .F(n988_51),
    .I0(w_ack),
    .I1(n991_50) 
);
defparam n988_s46.INIT=4'h8;
  LUT4 n1045_s8 (
    .F(n1045_13),
    .I0(n1045_11),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1037_10) 
);
defparam n1045_s8.INIT=16'hDDD3;
  DFFRE ff_state_5_s0 (
    .Q(ff_state[5]),
    .D(n991_47),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n207_5) 
);
  DFFRE ff_state_4_s0 (
    .Q(ff_state[4]),
    .D(n994_47),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n207_5) 
);
  DFFRE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n997_47),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n207_5) 
);
  DFFRE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n1001_49),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n207_5) 
);
  DFFRE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n1005_49),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n207_5) 
);
  DFFRE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n1009_50),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n207_5) 
);
  DFFRE ff_req_s0 (
    .Q(w_req),
    .D(n1116_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_7),
    .RESET(n207_5) 
);
  DFFRE ff_wr_s0 (
    .Q(w_wr),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n1579_4),
    .RESET(n207_5) 
);
  DFFSE ff_sdram_busy_s0 (
    .Q(ff_sdram_busy),
    .D(GND),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdram_busy_6),
    .SET(n207_5) 
);
  DFFE ff_vdp_reg_4_s0 (
    .Q(ff_vdp_reg[4]),
    .D(n777_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vdp_reg_0_7) 
);
  DFFE ff_vdp_reg_3_s0 (
    .Q(ff_vdp_reg[3]),
    .D(n1017_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_vdp_reg_0_7) 
);
  DFFE ff_vdp_reg_2_s0 (
    .Q(ff_vdp_reg[2]),
    .D(n1021_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_vdp_reg_0_7) 
);
  DFFE ff_vdp_reg_1_s0 (
    .Q(ff_vdp_reg[1]),
    .D(n1025_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_vdp_reg_0_7) 
);
  DFFE ff_vdp_reg_0_s0 (
    .Q(ff_vdp_reg[0]),
    .D(n1029_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_vdp_reg_0_7) 
);
  DFFE ff_vdp_data_7_s0 (
    .Q(ff_vdp_data[7]),
    .D(n1033_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_vdp_data_6_s0 (
    .Q(ff_vdp_data[6]),
    .D(n1037_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_vdp_data_5_s0 (
    .Q(ff_vdp_data[5]),
    .D(n1041_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_vdp_data_4_s0 (
    .Q(ff_vdp_data[4]),
    .D(n1045_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_vdp_data_3_s0 (
    .Q(ff_vdp_data[3]),
    .D(n772_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_vdp_data_2_s0 (
    .Q(ff_vdp_data[2]),
    .D(n1052_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_vdp_data_1_s0 (
    .Q(ff_vdp_data[1]),
    .D(n1056_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_vdp_data_0_s0 (
    .Q(ff_vdp_data[0]),
    .D(n1060_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1065_88),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1067_88),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1069_88),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_next_state_2_s0 (
    .Q(ff_next_state[2]),
    .D(n1071_88),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_next_state_1_s0 (
    .Q(ff_next_state[1]),
    .D(n1073_88),
    .CLK(O_sdram_clk_d),
    .CE(ff_next_state_6_9) 
);
  DFFE ff_rom_address_13_s0 (
    .Q(ff_rom_address[13]),
    .D(n462_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_11) 
);
  DFFE ff_rom_address_12_s0 (
    .Q(ff_rom_address[12]),
    .D(n463_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_11) 
);
  DFFE ff_rom_address_11_s0 (
    .Q(ff_rom_address[11]),
    .D(n464_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_11) 
);
  DFFE ff_rom_address_10_s0 (
    .Q(ff_rom_address[10]),
    .D(n465_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_11) 
);
  DFFE ff_rom_address_9_s0 (
    .Q(ff_rom_address[9]),
    .D(n466_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_11) 
);
  DFFE ff_rom_address_8_s0 (
    .Q(ff_rom_address[8]),
    .D(n467_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_11) 
);
  DFFE ff_rom_address_7_s0 (
    .Q(ff_rom_address[7]),
    .D(n468_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_11) 
);
  DFFE ff_rom_address_6_s0 (
    .Q(ff_rom_address[6]),
    .D(n469_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_11) 
);
  DFFE ff_rom_address_5_s0 (
    .Q(ff_rom_address[5]),
    .D(n470_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_11) 
);
  DFFE ff_rom_address_4_s0 (
    .Q(ff_rom_address[4]),
    .D(n471_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_11) 
);
  DFFE ff_rom_address_3_s0 (
    .Q(ff_rom_address[3]),
    .D(n472_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_11) 
);
  DFFE ff_rom_address_2_s0 (
    .Q(ff_rom_address[2]),
    .D(n473_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_11) 
);
  DFFE ff_rom_address_1_s0 (
    .Q(ff_rom_address[1]),
    .D(n474_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_11) 
);
  DFFE ff_rom_address_0_s0 (
    .Q(ff_rom_address[0]),
    .D(n475_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_rom_address_13_11) 
);
  DFFE ff_address_1_s0 (
    .Q(w_a[1]),
    .D(n940_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_address_0_s0 (
    .Q(w_a[0]),
    .D(n1110_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wdata_7_s0 (
    .Q(w_wdata[7]),
    .D(n1120_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wdata_6_s0 (
    .Q(w_wdata[6]),
    .D(n1124_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wdata_5_s0 (
    .Q(w_wdata[5]),
    .D(n1128_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wdata_4_s0 (
    .Q(w_wdata[4]),
    .D(n1132_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wdata_3_s0 (
    .Q(w_wdata[3]),
    .D(n1136_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wdata_2_s0 (
    .Q(w_wdata[2]),
    .D(n1140_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wdata_1_s0 (
    .Q(w_wdata[1]),
    .D(n1144_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wdata_0_s0 (
    .Q(w_wdata[0]),
    .D(n1148_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_wdata_6_8) 
);
  DFFE ff_wait_count_9_s0 (
    .Q(ff_wait_count[9]),
    .D(n1151_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_4_9) 
);
  DFFE ff_wait_count_8_s0 (
    .Q(ff_wait_count[8]),
    .D(n1154_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_4_9) 
);
  DFFE ff_wait_count_7_s0 (
    .Q(ff_wait_count[7]),
    .D(n1157_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_4_9) 
);
  DFFE ff_wait_count_6_s0 (
    .Q(ff_wait_count[6]),
    .D(n1160_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_4_9) 
);
  DFFE ff_wait_count_5_s0 (
    .Q(ff_wait_count[5]),
    .D(n1163_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_4_9) 
);
  DFFE ff_wait_count_4_s0 (
    .Q(ff_wait_count[4]),
    .D(n1166_22),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_4_9) 
);
  DFFE ff_wait_count_3_s0 (
    .Q(ff_wait_count[3]),
    .D(n1169_21),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_4_9) 
);
  DFFE ff_wait_count_2_s0 (
    .Q(ff_wait_count[2]),
    .D(n1172_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_4_9) 
);
  DFFE ff_wait_count_1_s0 (
    .Q(ff_wait_count[1]),
    .D(n1175_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_4_9) 
);
  DFFE ff_wait_count_0_s0 (
    .Q(ff_wait_count[0]),
    .D(n1178_27),
    .CLK(O_sdram_clk_d),
    .CE(ff_wait_count_4_9) 
);
  DFFRE ff_state_6_s0 (
    .Q(ff_state[6]),
    .D(n988_47),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_8),
    .RESET(n207_5) 
);
  DFF ff_next_state_0_s3 (
    .Q(ff_next_state[0]),
    .D(n1075_92),
    .CLK(O_sdram_clk_d) 
);
defparam ff_next_state_0_s3.INIT=1'b0;
  vram_image_rom u_rom (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_rom_address(ff_rom_address[13:0]),
    .w_rom_data(w_rom_data[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_debugger */
module ip_sdram (
  O_sdram_clk_d,
  n207_5,
  w_dl_clk,
  w_dh_clk,
  w_sdram_write_n,
  w_sdram_wdata,
  ff_reset,
  IO_sdram_dq_in,
  w_sdram_address,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n687_3,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata,
  O_sdram_dqm_d
)
;
input O_sdram_clk_d;
input n207_5;
input w_dl_clk;
input w_dh_clk;
input w_sdram_write_n;
input [7:0] w_sdram_wdata;
input [6:6] ff_reset;
input [31:0] IO_sdram_dq_in;
input [16:0] w_sdram_address;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n687_3;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [15:0] w_sdram_rdata;
output [3:0] O_sdram_dqm_d;
wire n128_5;
wire n217_3;
wire n132_3;
wire n164_3;
wire n243_3;
wire n249_3;
wire n82_3;
wire n476_3;
wire n477_4;
wire n481_4;
wire n684_4;
wire n1358_3;
wire n1038_3;
wire n1039_3;
wire n1040_3;
wire n1041_3;
wire n1042_3;
wire n1043_3;
wire n1044_3;
wire n1045_3;
wire n1046_3;
wire n1047_3;
wire n1048_3;
wire n1049_3;
wire n1050_3;
wire n1051_3;
wire n1052_3;
wire n1053_3;
wire n230_4;
wire ff_sdr_address_12_6;
wire n131_12;
wire n133_13;
wire n136_13;
wire n139_13;
wire n141_12;
wire n252_11;
wire n466_17;
wire n347_10;
wire n350_10;
wire n353_10;
wire n356_10;
wire n359_10;
wire n362_10;
wire n467_17;
wire n469_17;
wire n470_17;
wire n471_17;
wire n472_17;
wire n473_17;
wire n17_6;
wire n16_6;
wire n15_6;
wire n13_6;
wire n12_6;
wire n11_6;
wire n9_6;
wire n8_6;
wire n345_5;
wire n180_10;
wire n179_10;
wire n177_10;
wire n173_10;
wire n215_5;
wire n214_5;
wire n213_5;
wire n212_5;
wire n209_5;
wire n207_5_0;
wire n205_5;
wire n203_5;
wire n128_6;
wire n79_4;
wire n164_4;
wire n249_4;
wire n476_4;
wire n476_5;
wire n477_5;
wire n481_5;
wire n686_4;
wire ff_main_timer_12_7;
wire ff_main_timer_12_8;
wire ff_do_main_state_10;
wire n131_13;
wire n133_14;
wire n139_14;
wire n139_16;
wire n141_13;
wire n347_11;
wire n350_11;
wire n350_12;
wire n350_13;
wire n353_11;
wire n353_13;
wire n356_11;
wire n356_12;
wire n359_11;
wire n359_12;
wire n362_11;
wire n362_12;
wire n467_18;
wire n469_18;
wire n470_18;
wire n471_18;
wire n472_18;
wire n473_18;
wire n14_7;
wire n13_7;
wire n10_7;
wire n8_7;
wire n8_8;
wire n345_6;
wire n180_11;
wire n177_11;
wire n213_6;
wire n207_6;
wire n203_6;
wire n481_6;
wire n131_14;
wire n133_15;
wire n350_14;
wire n13_8;
wire n8_9;
wire n8_10;
wire n345_7;
wire n139_18;
wire ff_do_main_state_12;
wire n10_9;
wire n14_9;
wire ff_refresh_timer_9_10;
wire n79_6;
wire n249_7;
wire ff_main_timer_13_13;
wire n686_8;
wire n347_14;
wire n353_15;
wire n143_15;
wire n175_13;
wire ff_main_timer_12_10;
wire ff_do_refresh;
wire ff_do_main_state;
wire n552_9;
wire n18_8;
wire [4:0] ff_main_state;
wire [13:0] ff_main_timer;
wire [10:0] ff_refresh_timer;
wire VCC;
wire GND;
  LUT2 n128_s2 (
    .F(n128_5),
    .I0(ff_main_state[0]),
    .I1(n128_6) 
);
defparam n128_s2.INIT=4'h8;
  LUT3 n217_s0 (
    .F(n217_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(n132_3) 
);
defparam n217_s0.INIT=8'h10;
  LUT3 n132_s0 (
    .F(n132_3),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n132_s0.INIT=8'h01;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_timer_12_10),
    .I2(n164_4) 
);
defparam n164_s0.INIT=8'h10;
  LUT3 n243_s0 (
    .F(n243_3),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n132_3) 
);
defparam n243_s0.INIT=8'hB0;
  LUT3 n249_s0 (
    .F(n249_3),
    .I0(ff_main_state[1]),
    .I1(n249_4),
    .I2(n249_7) 
);
defparam n249_s0.INIT=8'hF4;
  LUT2 n1348_s2 (
    .F(n82_3),
    .I0(ff_reset[6]),
    .I1(ff_sdr_ready) 
);
defparam n1348_s2.INIT=4'h7;
  LUT2 n476_s0 (
    .F(n476_3),
    .I0(n476_4),
    .I1(n476_5) 
);
defparam n476_s0.INIT=4'h1;
  LUT4 n477_s1 (
    .F(n477_4),
    .I0(n477_5),
    .I1(O_sdram_addr_d_9),
    .I2(ff_sdr_ready),
    .I3(n476_5) 
);
defparam n477_s1.INIT=16'hFF40;
  LUT3 n481_s1 (
    .F(n481_4),
    .I0(n481_5),
    .I1(ff_sdr_ready),
    .I2(n476_5) 
);
defparam n481_s1.INIT=8'hF4;
  LUT2 n684_s1 (
    .F(n684_4),
    .I0(w_dl_clk),
    .I1(n686_8) 
);
defparam n684_s1.INIT=4'hB;
  LUT4 n1358_s0 (
    .F(n1358_3),
    .I0(ff_main_state[0]),
    .I1(w_dl_clk),
    .I2(ff_sdr_ready),
    .I3(n128_6) 
);
defparam n1358_s0.INIT=16'h4000;
  LUT3 n1038_s0 (
    .F(n1038_3),
    .I0(IO_sdram_dq_in[31]),
    .I1(IO_sdram_dq_in[15]),
    .I2(w_sdram_address[0]) 
);
defparam n1038_s0.INIT=8'hAC;
  LUT3 n1039_s0 (
    .F(n1039_3),
    .I0(IO_sdram_dq_in[14]),
    .I1(IO_sdram_dq_in[30]),
    .I2(w_sdram_address[0]) 
);
defparam n1039_s0.INIT=8'hCA;
  LUT3 n1040_s0 (
    .F(n1040_3),
    .I0(IO_sdram_dq_in[13]),
    .I1(IO_sdram_dq_in[29]),
    .I2(w_sdram_address[0]) 
);
defparam n1040_s0.INIT=8'hCA;
  LUT3 n1041_s0 (
    .F(n1041_3),
    .I0(IO_sdram_dq_in[12]),
    .I1(IO_sdram_dq_in[28]),
    .I2(w_sdram_address[0]) 
);
defparam n1041_s0.INIT=8'hCA;
  LUT3 n1042_s0 (
    .F(n1042_3),
    .I0(IO_sdram_dq_in[11]),
    .I1(IO_sdram_dq_in[27]),
    .I2(w_sdram_address[0]) 
);
defparam n1042_s0.INIT=8'hCA;
  LUT3 n1043_s0 (
    .F(n1043_3),
    .I0(IO_sdram_dq_in[10]),
    .I1(IO_sdram_dq_in[26]),
    .I2(w_sdram_address[0]) 
);
defparam n1043_s0.INIT=8'hCA;
  LUT3 n1044_s0 (
    .F(n1044_3),
    .I0(IO_sdram_dq_in[9]),
    .I1(IO_sdram_dq_in[25]),
    .I2(w_sdram_address[0]) 
);
defparam n1044_s0.INIT=8'hCA;
  LUT3 n1045_s0 (
    .F(n1045_3),
    .I0(IO_sdram_dq_in[8]),
    .I1(IO_sdram_dq_in[24]),
    .I2(w_sdram_address[0]) 
);
defparam n1045_s0.INIT=8'hCA;
  LUT3 n1046_s0 (
    .F(n1046_3),
    .I0(IO_sdram_dq_in[7]),
    .I1(IO_sdram_dq_in[23]),
    .I2(w_sdram_address[0]) 
);
defparam n1046_s0.INIT=8'hCA;
  LUT3 n1047_s0 (
    .F(n1047_3),
    .I0(IO_sdram_dq_in[6]),
    .I1(IO_sdram_dq_in[22]),
    .I2(w_sdram_address[0]) 
);
defparam n1047_s0.INIT=8'hCA;
  LUT3 n1048_s0 (
    .F(n1048_3),
    .I0(IO_sdram_dq_in[5]),
    .I1(IO_sdram_dq_in[21]),
    .I2(w_sdram_address[0]) 
);
defparam n1048_s0.INIT=8'hCA;
  LUT3 n1049_s0 (
    .F(n1049_3),
    .I0(IO_sdram_dq_in[4]),
    .I1(IO_sdram_dq_in[20]),
    .I2(w_sdram_address[0]) 
);
defparam n1049_s0.INIT=8'hCA;
  LUT3 n1050_s0 (
    .F(n1050_3),
    .I0(IO_sdram_dq_in[3]),
    .I1(IO_sdram_dq_in[19]),
    .I2(w_sdram_address[0]) 
);
defparam n1050_s0.INIT=8'hCA;
  LUT3 n1051_s0 (
    .F(n1051_3),
    .I0(IO_sdram_dq_in[2]),
    .I1(IO_sdram_dq_in[18]),
    .I2(w_sdram_address[0]) 
);
defparam n1051_s0.INIT=8'hCA;
  LUT3 n1052_s0 (
    .F(n1052_3),
    .I0(IO_sdram_dq_in[1]),
    .I1(IO_sdram_dq_in[17]),
    .I2(w_sdram_address[0]) 
);
defparam n1052_s0.INIT=8'hCA;
  LUT3 n1053_s0 (
    .F(n1053_3),
    .I0(IO_sdram_dq_in[0]),
    .I1(IO_sdram_dq_in[16]),
    .I2(w_sdram_address[0]) 
);
defparam n1053_s0.INIT=8'hCA;
  LUT3 n230_s1 (
    .F(n230_4),
    .I0(ff_main_state[1]),
    .I1(n249_4),
    .I2(n132_3) 
);
defparam n230_s1.INIT=8'hF4;
  LUT4 ff_sdr_address_12_s3 (
    .F(ff_sdr_address_12_6),
    .I0(n686_4),
    .I1(ff_do_main_state_10),
    .I2(ff_sdr_ready),
    .I3(n477_5) 
);
defparam ff_sdr_address_12_s3.INIT=16'hFF0E;
  LUT4 n131_s8 (
    .F(n131_12),
    .I0(n128_5),
    .I1(w_dh_clk),
    .I2(n131_13),
    .I3(ff_main_state[4]) 
);
defparam n131_s8.INIT=16'h0DF0;
  LUT4 n133_s9 (
    .F(n133_13),
    .I0(ff_main_state[2]),
    .I1(n133_14),
    .I2(ff_do_main_state_12),
    .I3(ff_main_state[3]) 
);
defparam n133_s9.INIT=16'hF7F8;
  LUT2 n136_s9 (
    .F(n136_13),
    .I0(ff_main_state[2]),
    .I1(n133_14) 
);
defparam n136_s9.INIT=4'h6;
  LUT4 n139_s9 (
    .F(n139_13),
    .I0(ff_main_state[0]),
    .I1(n139_14),
    .I2(n139_18),
    .I3(n139_16) 
);
defparam n139_s9.INIT=16'h2FD0;
  LUT4 n141_s8 (
    .F(n141_12),
    .I0(n141_13),
    .I1(ff_main_state[0]),
    .I2(n139_14),
    .I3(n139_18) 
);
defparam n141_s8.INIT=16'hD755;
  LUT3 n252_s6 (
    .F(n252_11),
    .I0(ff_main_timer[0]),
    .I1(n230_4),
    .I2(ff_main_timer_12_10) 
);
defparam n252_s6.INIT=8'h10;
  LUT4 n466_s12 (
    .F(n466_17),
    .I0(ff_sdr_ready),
    .I1(w_dl_clk),
    .I2(w_sdram_address[8]),
    .I3(n686_4) 
);
defparam n466_s12.INIT=16'h8000;
  LUT4 n347_s5 (
    .F(n347_10),
    .I0(n477_5),
    .I1(n686_4),
    .I2(n347_11),
    .I3(n249_3) 
);
defparam n347_s5.INIT=16'h004F;
  LUT3 n350_s5 (
    .F(n350_10),
    .I0(n350_11),
    .I1(n350_12),
    .I2(n350_13) 
);
defparam n350_s5.INIT=8'h70;
  LUT4 n353_s5 (
    .F(n353_10),
    .I0(n353_11),
    .I1(n353_15),
    .I2(n353_13),
    .I3(n249_7) 
);
defparam n353_s5.INIT=16'h004F;
  LUT4 n356_s5 (
    .F(n356_10),
    .I0(n356_11),
    .I1(n353_15),
    .I2(n356_12),
    .I3(n249_7) 
);
defparam n356_s5.INIT=16'h004F;
  LUT4 n359_s5 (
    .F(n359_10),
    .I0(n359_11),
    .I1(n353_15),
    .I2(n359_12),
    .I3(n249_7) 
);
defparam n359_s5.INIT=16'h004F;
  LUT4 n362_s5 (
    .F(n362_10),
    .I0(n362_11),
    .I1(n353_15),
    .I2(n362_12),
    .I3(n249_7) 
);
defparam n362_s5.INIT=16'h004F;
  LUT3 n467_s12 (
    .F(n467_17),
    .I0(n467_18),
    .I1(ff_sdr_ready),
    .I2(w_dl_clk) 
);
defparam n467_s12.INIT=8'h40;
  LUT3 n469_s12 (
    .F(n469_17),
    .I0(n469_18),
    .I1(ff_sdr_ready),
    .I2(w_dl_clk) 
);
defparam n469_s12.INIT=8'h40;
  LUT3 n470_s12 (
    .F(n470_17),
    .I0(n470_18),
    .I1(ff_sdr_ready),
    .I2(w_dl_clk) 
);
defparam n470_s12.INIT=8'h40;
  LUT3 n471_s12 (
    .F(n471_17),
    .I0(n471_18),
    .I1(ff_sdr_ready),
    .I2(w_dl_clk) 
);
defparam n471_s12.INIT=8'h40;
  LUT3 n472_s12 (
    .F(n472_17),
    .I0(n472_18),
    .I1(ff_sdr_ready),
    .I2(w_dl_clk) 
);
defparam n472_s12.INIT=8'h40;
  LUT3 n473_s12 (
    .F(n473_17),
    .I0(n473_18),
    .I1(ff_sdr_ready),
    .I2(w_dl_clk) 
);
defparam n473_s12.INIT=8'h40;
  LUT2 n17_s2 (
    .F(n17_6),
    .I0(ff_refresh_timer[0]),
    .I1(ff_refresh_timer[1]) 
);
defparam n17_s2.INIT=4'h6;
  LUT4 n16_s2 (
    .F(n16_6),
    .I0(ff_refresh_timer[0]),
    .I1(ff_refresh_timer[1]),
    .I2(n79_4),
    .I3(ff_refresh_timer[2]) 
);
defparam n16_s2.INIT=16'h0708;
  LUT4 n15_s2 (
    .F(n15_6),
    .I0(ff_refresh_timer[0]),
    .I1(ff_refresh_timer[1]),
    .I2(ff_refresh_timer[2]),
    .I3(ff_refresh_timer[3]) 
);
defparam n15_s2.INIT=16'h7F80;
  LUT2 n13_s2 (
    .F(n13_6),
    .I0(ff_refresh_timer[5]),
    .I1(n13_7) 
);
defparam n13_s2.INIT=4'h6;
  LUT4 n12_s2 (
    .F(n12_6),
    .I0(ff_refresh_timer[5]),
    .I1(n13_7),
    .I2(n79_4),
    .I3(ff_refresh_timer[6]) 
);
defparam n12_s2.INIT=16'h0708;
  LUT4 n11_s2 (
    .F(n11_6),
    .I0(ff_refresh_timer[5]),
    .I1(ff_refresh_timer[6]),
    .I2(n13_7),
    .I3(ff_refresh_timer[7]) 
);
defparam n11_s2.INIT=16'h7F80;
  LUT3 n9_s2 (
    .F(n9_6),
    .I0(ff_refresh_timer[8]),
    .I1(n10_7),
    .I2(ff_refresh_timer[9]) 
);
defparam n9_s2.INIT=8'h78;
  LUT3 n8_s2 (
    .F(n8_6),
    .I0(n8_7),
    .I1(n8_8),
    .I2(ff_refresh_timer[10]) 
);
defparam n8_s2.INIT=8'h14;
  LUT3 n345_s1 (
    .F(n345_5),
    .I0(n345_6),
    .I1(n249_7),
    .I2(n350_13) 
);
defparam n345_s1.INIT=8'h10;
  LUT3 n180_s4 (
    .F(n180_10),
    .I0(ff_main_timer[4]),
    .I1(n180_11),
    .I2(ff_main_timer[5]) 
);
defparam n180_s4.INIT=8'hB4;
  LUT4 n179_s4 (
    .F(n179_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n180_11),
    .I3(ff_main_timer[6]) 
);
defparam n179_s4.INIT=16'hEF10;
  LUT3 n177_s4 (
    .F(n177_10),
    .I0(ff_main_timer[7]),
    .I1(n177_11),
    .I2(ff_main_timer[8]) 
);
defparam n177_s4.INIT=8'hB4;
  LUT4 n173_s4 (
    .F(n173_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer_12_8),
    .I3(ff_main_timer[12]) 
);
defparam n173_s4.INIT=16'hEF10;
  LUT3 n215_s1 (
    .F(n215_5),
    .I0(n230_4),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n215_s1.INIT=8'h41;
  LUT4 n214_s1 (
    .F(n214_5),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n230_4),
    .I3(ff_main_timer[2]) 
);
defparam n214_s1.INIT=16'h0E01;
  LUT3 n213_s1 (
    .F(n213_5),
    .I0(n230_4),
    .I1(n213_6),
    .I2(ff_main_timer[3]) 
);
defparam n213_s1.INIT=8'h14;
  LUT3 n212_s1 (
    .F(n212_5),
    .I0(n230_4),
    .I1(ff_main_timer[4]),
    .I2(n180_11) 
);
defparam n212_s1.INIT=8'h14;
  LUT3 n209_s1 (
    .F(n209_5),
    .I0(n230_4),
    .I1(ff_main_timer[7]),
    .I2(n177_11) 
);
defparam n209_s1.INIT=8'h14;
  LUT3 n207_s1 (
    .F(n207_5_0),
    .I0(n230_4),
    .I1(n207_6),
    .I2(ff_main_timer[9]) 
);
defparam n207_s1.INIT=8'h14;
  LUT4 n205_s1 (
    .F(n205_5),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer_12_8),
    .I2(n230_4),
    .I3(ff_main_timer[11]) 
);
defparam n205_s1.INIT=16'h0B04;
  LUT3 n203_s1 (
    .F(n203_5),
    .I0(n230_4),
    .I1(n203_6),
    .I2(ff_main_timer[13]) 
);
defparam n203_s1.INIT=8'h14;
  LUT4 n128_s3 (
    .F(n128_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n128_s3.INIT=16'h0100;
  LUT2 n79_s1 (
    .F(n79_4),
    .I0(ff_refresh_timer[10]),
    .I1(n8_7) 
);
defparam n79_s1.INIT=4'h8;
  LUT4 n164_s1 (
    .F(n164_4),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[0]) 
);
defparam n164_s1.INIT=16'h1000;
  LUT4 n249_s1 (
    .F(n249_4),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[3]) 
);
defparam n249_s1.INIT=16'h0100;
  LUT4 n476_s1 (
    .F(n476_4),
    .I0(ff_sdr_ready),
    .I1(O_sdram_addr_d_10),
    .I2(n686_4),
    .I3(n477_5) 
);
defparam n476_s1.INIT=16'h0A32;
  LUT4 n476_s2 (
    .F(n476_5),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[1]),
    .I2(n132_3),
    .I3(ff_sdr_ready) 
);
defparam n476_s2.INIT=16'h00BF;
  LUT4 n477_s2 (
    .F(n477_5),
    .I0(ff_do_refresh),
    .I1(w_dl_clk),
    .I2(ff_do_main_state_10),
    .I3(n686_4) 
);
defparam n477_s2.INIT=16'hCEC0;
  LUT4 n481_s2 (
    .F(n481_5),
    .I0(n477_5),
    .I1(O_sdram_addr_d_5),
    .I2(n481_6),
    .I3(w_dl_clk) 
);
defparam n481_s2.INIT=16'hB0BB;
  LUT2 n686_s1 (
    .F(n686_4),
    .I0(ff_main_state[2]),
    .I1(n164_4) 
);
defparam n686_s1.INIT=4'h8;
  LUT2 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[12]),
    .I1(ff_main_timer[13]) 
);
defparam ff_main_timer_12_s3.INIT=4'h1;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(n177_11) 
);
defparam ff_main_timer_12_s4.INIT=16'h0100;
  LUT2 ff_do_main_state_s5 (
    .F(ff_do_main_state_10),
    .I0(ff_main_state[1]),
    .I1(n249_4) 
);
defparam ff_do_main_state_s5.INIT=4'h8;
  LUT4 n131_s9 (
    .F(n131_13),
    .I0(ff_main_timer_12_10),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n131_14) 
);
defparam n131_s9.INIT=16'hC500;
  LUT4 n133_s10 (
    .F(n133_14),
    .I0(ff_main_timer_12_10),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n133_15) 
);
defparam n133_s10.INIT=16'hC500;
  LUT3 n139_s10 (
    .F(n139_14),
    .I0(ff_main_timer_12_10),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n139_s10.INIT=8'h3A;
  LUT4 n139_s12 (
    .F(n139_16),
    .I0(w_dh_clk),
    .I1(n128_5),
    .I2(ff_main_state[1]),
    .I3(n249_4) 
);
defparam n139_s12.INIT=16'h7007;
  LUT4 n141_s9 (
    .F(n141_13),
    .I0(n128_5),
    .I1(ff_do_main_state_10),
    .I2(w_dh_clk),
    .I3(n230_4) 
);
defparam n141_s9.INIT=16'h001F;
  LUT4 n347_s6 (
    .F(n347_11),
    .I0(O_sdram_cas_n_d),
    .I1(w_dh_clk),
    .I2(ff_do_main_state_10),
    .I3(n347_14) 
);
defparam n347_s6.INIT=16'h1F00;
  LUT4 n350_s6 (
    .F(n350_11),
    .I0(w_dh_clk),
    .I1(O_sdram_wen_n_d),
    .I2(ff_do_main_state_10),
    .I3(n350_14) 
);
defparam n350_s6.INIT=16'h00BF;
  LUT3 n350_s7 (
    .F(n350_12),
    .I0(n143_15),
    .I1(ff_do_refresh),
    .I2(n347_14) 
);
defparam n350_s7.INIT=8'hD0;
  LUT4 n350_s8 (
    .F(n350_13),
    .I0(ff_main_state[2]),
    .I1(n132_3),
    .I2(n249_4),
    .I3(ff_main_state[1]) 
);
defparam n350_s8.INIT=16'hBB0F;
  LUT4 n353_s6 (
    .F(n353_11),
    .I0(w_sdram_address[0]),
    .I1(w_sdram_address[16]),
    .I2(w_sdram_write_n),
    .I3(w_dl_clk) 
);
defparam n353_s6.INIT=16'hF800;
  LUT4 n353_s8 (
    .F(n353_13),
    .I0(w_dh_clk),
    .I1(ff_do_main_state_10),
    .I2(O_sdram_dqm_d[3]),
    .I3(n350_12) 
);
defparam n353_s8.INIT=16'hBF00;
  LUT4 n356_s6 (
    .F(n356_11),
    .I0(w_sdram_address[16]),
    .I1(w_sdram_address[0]),
    .I2(w_sdram_write_n),
    .I3(w_dl_clk) 
);
defparam n356_s6.INIT=16'hF400;
  LUT4 n356_s7 (
    .F(n356_12),
    .I0(w_dh_clk),
    .I1(ff_do_main_state_10),
    .I2(O_sdram_dqm_d[2]),
    .I3(n350_12) 
);
defparam n356_s7.INIT=16'hBF00;
  LUT4 n359_s6 (
    .F(n359_11),
    .I0(w_sdram_address[0]),
    .I1(w_sdram_address[16]),
    .I2(w_sdram_write_n),
    .I3(w_dl_clk) 
);
defparam n359_s6.INIT=16'hF400;
  LUT4 n359_s7 (
    .F(n359_12),
    .I0(w_dh_clk),
    .I1(ff_do_main_state_10),
    .I2(O_sdram_dqm_d[1]),
    .I3(n350_12) 
);
defparam n359_s7.INIT=16'hBF00;
  LUT4 n362_s6 (
    .F(n362_11),
    .I0(w_sdram_address[0]),
    .I1(w_sdram_address[16]),
    .I2(w_sdram_write_n),
    .I3(w_dl_clk) 
);
defparam n362_s6.INIT=16'hF100;
  LUT4 n362_s7 (
    .F(n362_12),
    .I0(w_dh_clk),
    .I1(ff_do_main_state_10),
    .I2(O_sdram_dqm_d[0]),
    .I3(n350_12) 
);
defparam n362_s7.INIT=16'hBF00;
  LUT4 n467_s13 (
    .F(n467_18),
    .I0(n686_4),
    .I1(w_sdram_address[7]),
    .I2(w_sdram_address[15]),
    .I3(ff_do_main_state_10) 
);
defparam n467_s13.INIT=16'h0777;
  LUT4 n469_s13 (
    .F(n469_18),
    .I0(n686_4),
    .I1(w_sdram_address[5]),
    .I2(w_sdram_address[13]),
    .I3(ff_do_main_state_10) 
);
defparam n469_s13.INIT=16'h0777;
  LUT4 n470_s13 (
    .F(n470_18),
    .I0(n686_4),
    .I1(w_sdram_address[4]),
    .I2(w_sdram_address[12]),
    .I3(ff_do_main_state_10) 
);
defparam n470_s13.INIT=16'h0777;
  LUT4 n471_s13 (
    .F(n471_18),
    .I0(n686_4),
    .I1(w_sdram_address[3]),
    .I2(w_sdram_address[11]),
    .I3(ff_do_main_state_10) 
);
defparam n471_s13.INIT=16'h0777;
  LUT4 n472_s13 (
    .F(n472_18),
    .I0(n686_4),
    .I1(w_sdram_address[2]),
    .I2(w_sdram_address[10]),
    .I3(ff_do_main_state_10) 
);
defparam n472_s13.INIT=16'h0777;
  LUT4 n473_s13 (
    .F(n473_18),
    .I0(n686_4),
    .I1(w_sdram_address[1]),
    .I2(w_sdram_address[9]),
    .I3(ff_do_main_state_10) 
);
defparam n473_s13.INIT=16'h0777;
  LUT4 n14_s3 (
    .F(n14_7),
    .I0(ff_refresh_timer[0]),
    .I1(ff_refresh_timer[1]),
    .I2(ff_refresh_timer[2]),
    .I3(ff_refresh_timer[3]) 
);
defparam n14_s3.INIT=16'h8000;
  LUT4 n13_s3 (
    .F(n13_7),
    .I0(n13_8),
    .I1(ff_refresh_timer[0]),
    .I2(ff_refresh_timer[1]),
    .I3(ff_refresh_timer[2]) 
);
defparam n13_s3.INIT=16'h8000;
  LUT4 n10_s3 (
    .F(n10_7),
    .I0(ff_refresh_timer[5]),
    .I1(ff_refresh_timer[6]),
    .I2(ff_refresh_timer[7]),
    .I3(n13_7) 
);
defparam n10_s3.INIT=16'h8000;
  LUT4 n8_s3 (
    .F(n8_7),
    .I0(n8_9),
    .I1(ff_refresh_timer[0]),
    .I2(ff_refresh_timer[1]),
    .I3(n8_10) 
);
defparam n8_s3.INIT=16'h8000;
  LUT3 n8_s4 (
    .F(n8_8),
    .I0(ff_refresh_timer[8]),
    .I1(ff_refresh_timer[9]),
    .I2(n10_7) 
);
defparam n8_s4.INIT=8'h80;
  LUT4 n345_s2 (
    .F(n345_6),
    .I0(n345_7),
    .I1(ff_do_main_state_10),
    .I2(n353_15),
    .I3(n347_14) 
);
defparam n345_s2.INIT=16'h0B00;
  LUT4 n180_s5 (
    .F(n180_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n180_s5.INIT=16'h0001;
  LUT4 n177_s5 (
    .F(n177_11),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n180_11) 
);
defparam n177_s5.INIT=16'h0100;
  LUT3 n213_s2 (
    .F(n213_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n213_s2.INIT=8'h01;
  LUT3 n207_s2 (
    .F(n207_6),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(n177_11) 
);
defparam n207_s2.INIT=8'h10;
  LUT4 n203_s2 (
    .F(n203_6),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer[11]),
    .I2(ff_main_timer[12]),
    .I3(ff_main_timer_12_8) 
);
defparam n203_s2.INIT=16'h0100;
  LUT4 n481_s3 (
    .F(n481_6),
    .I0(n686_4),
    .I1(w_sdram_address[6]),
    .I2(w_sdram_address[14]),
    .I3(ff_do_main_state_10) 
);
defparam n481_s3.INIT=16'h0777;
  LUT4 n131_s10 (
    .F(n131_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[3]) 
);
defparam n131_s10.INIT=16'h8000;
  LUT2 n133_s11 (
    .F(n133_15),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n133_s11.INIT=4'h8;
  LUT4 n350_s9 (
    .F(n350_14),
    .I0(ff_do_refresh),
    .I1(w_sdram_write_n),
    .I2(w_dl_clk),
    .I3(n686_4) 
);
defparam n350_s9.INIT=16'hEF00;
  LUT2 n13_s4 (
    .F(n13_8),
    .I0(ff_refresh_timer[3]),
    .I1(ff_refresh_timer[4]) 
);
defparam n13_s4.INIT=4'h8;
  LUT4 n8_s5 (
    .F(n8_9),
    .I0(ff_refresh_timer[2]),
    .I1(ff_refresh_timer[3]),
    .I2(ff_refresh_timer[5]),
    .I3(ff_refresh_timer[4]) 
);
defparam n8_s5.INIT=16'h0100;
  LUT4 n8_s6 (
    .F(n8_10),
    .I0(ff_refresh_timer[7]),
    .I1(ff_refresh_timer[9]),
    .I2(ff_refresh_timer[8]),
    .I3(ff_refresh_timer[6]) 
);
defparam n8_s6.INIT=16'h1000;
  LUT4 n345_s3 (
    .F(n345_7),
    .I0(ff_do_refresh),
    .I1(w_dl_clk),
    .I2(O_sdram_ras_n_d),
    .I3(w_dh_clk) 
);
defparam n345_s3.INIT=16'hEE0F;
  LUT3 n139_s13 (
    .F(n139_18),
    .I0(ff_main_state[0]),
    .I1(n128_6),
    .I2(n249_4) 
);
defparam n139_s13.INIT=8'h07;
  LUT4 ff_do_main_state_s6 (
    .F(ff_do_main_state_12),
    .I0(ff_main_state[0]),
    .I1(n128_6),
    .I2(ff_do_main_state_10),
    .I3(w_dh_clk) 
);
defparam ff_do_main_state_s6.INIT=16'hF088;
  LUT4 n10_s4 (
    .F(n10_9),
    .I0(ff_refresh_timer[10]),
    .I1(n8_7),
    .I2(ff_refresh_timer[8]),
    .I3(n10_7) 
);
defparam n10_s4.INIT=16'h0770;
  LUT4 n14_s4 (
    .F(n14_9),
    .I0(ff_refresh_timer[10]),
    .I1(n8_7),
    .I2(n14_7),
    .I3(ff_refresh_timer[4]) 
);
defparam n14_s4.INIT=16'h0770;
  LUT4 ff_refresh_timer_9_s4 (
    .F(ff_refresh_timer_9_10),
    .I0(w_dl_clk),
    .I1(ff_do_refresh),
    .I2(ff_refresh_timer[10]),
    .I3(n8_7) 
);
defparam ff_refresh_timer_9_s4.INIT=16'h4FFF;
  LUT3 n79_s2 (
    .F(n79_6),
    .I0(w_dl_clk),
    .I1(ff_refresh_timer[10]),
    .I2(n8_7) 
);
defparam n79_s2.INIT=8'h80;
  LUT4 n249_s3 (
    .F(n249_7),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n249_s3.INIT=16'h0002;
  LUT4 ff_main_timer_13_s6 (
    .F(ff_main_timer_13_13),
    .I0(ff_main_timer_12_10),
    .I1(ff_main_state[1]),
    .I2(n249_4),
    .I3(n132_3) 
);
defparam ff_main_timer_13_s6.INIT=16'hFFBA;
  LUT4 n686_s3 (
    .F(n686_8),
    .I0(ff_reset[6]),
    .I1(ff_sdr_ready),
    .I2(ff_main_state[2]),
    .I3(n164_4) 
);
defparam n686_s3.INIT=16'h8000;
  LUT4 n347_s8 (
    .F(n347_14),
    .I0(ff_do_main_state_10),
    .I1(ff_main_state[2]),
    .I2(n164_4),
    .I3(ff_sdr_ready) 
);
defparam n347_s8.INIT=16'hEA00;
  LUT3 n353_s9 (
    .F(n353_15),
    .I0(ff_do_refresh),
    .I1(ff_main_state[2]),
    .I2(n164_4) 
);
defparam n353_s9.INIT=8'h40;
  LUT3 n143_s10 (
    .F(n143_15),
    .I0(w_dh_clk),
    .I1(ff_main_state[1]),
    .I2(n249_4) 
);
defparam n143_s10.INIT=8'h80;
  LUT4 n175_s6 (
    .F(n175_13),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer[11]),
    .I3(ff_main_timer_12_7) 
);
defparam n175_s6.INIT=16'h6266;
  LUT4 ff_main_timer_12_s5 (
    .F(ff_main_timer_12_10),
    .I0(ff_main_timer[10]),
    .I1(ff_main_timer_12_8),
    .I2(ff_main_timer[11]),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s5.INIT=16'hFBFF;
  DFFRE ff_do_refresh_s0 (
    .Q(ff_do_refresh),
    .D(n79_6),
    .CLK(O_sdram_clk_d),
    .CE(n128_5),
    .RESET(n82_3) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n131_12),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n133_13),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n136_13),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n139_13),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n141_12),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(n164_3),
    .RESET(n207_5) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n173_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n230_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n177_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n230_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n179_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n230_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n180_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_12_10),
    .RESET(n230_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n345_5),
    .CLK(O_sdram_clk_d),
    .SET(n207_5) 
);
defparam ff_sdr_command_2_s0.INIT=1'b1;
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n347_10),
    .CLK(O_sdram_clk_d),
    .SET(n207_5) 
);
defparam ff_sdr_command_1_s0.INIT=1'b1;
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n350_10),
    .CLK(O_sdram_clk_d),
    .SET(n207_5) 
);
defparam ff_sdr_command_0_s0.INIT=1'b1;
  DFFR ff_sdr_address_10_s0 (
    .Q(O_sdram_addr_d_10),
    .D(n476_3),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_sdr_address_10_s0.INIT=1'b0;
  DFFR ff_sdr_address_9_s0 (
    .Q(O_sdram_addr_d_9),
    .D(n477_4),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_sdr_address_9_s0.INIT=1'b0;
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n481_4),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_sdr_address_5_s0.INIT=1'b0;
  DFFRE n648_s0 (
    .Q(n648_3),
    .D(w_sdram_wdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(n684_4),
    .RESET(n552_9) 
);
  DFFRE n649_s0 (
    .Q(n649_3),
    .D(w_sdram_wdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n684_4),
    .RESET(n552_9) 
);
  DFFRE n650_s0 (
    .Q(n650_3),
    .D(w_sdram_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n684_4),
    .RESET(n552_9) 
);
  DFFRE n651_s0 (
    .Q(n651_3),
    .D(w_sdram_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n684_4),
    .RESET(n552_9) 
);
  DFFRE n652_s0 (
    .Q(n652_3),
    .D(w_sdram_wdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n684_4),
    .RESET(n552_9) 
);
  DFFRE n653_s0 (
    .Q(n653_3),
    .D(w_sdram_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n684_4),
    .RESET(n552_9) 
);
  DFFRE n654_s0 (
    .Q(n654_3),
    .D(w_sdram_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n684_4),
    .RESET(n552_9) 
);
  DFFRE n655_s0 (
    .Q(n655_3),
    .D(w_sdram_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n684_4),
    .RESET(n552_9) 
);
  DFFE n687_s0 (
    .Q(n687_3),
    .D(n686_8),
    .CLK(O_sdram_clk_d),
    .CE(n684_4) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(n1038_3),
    .CLK(O_sdram_clk_d),
    .CE(n1358_3),
    .RESET(n207_5) 
);
defparam ff_sdr_read_data_15_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(n1039_3),
    .CLK(O_sdram_clk_d),
    .CE(n1358_3),
    .RESET(n207_5) 
);
defparam ff_sdr_read_data_14_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(n1040_3),
    .CLK(O_sdram_clk_d),
    .CE(n1358_3),
    .RESET(n207_5) 
);
defparam ff_sdr_read_data_13_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(n1041_3),
    .CLK(O_sdram_clk_d),
    .CE(n1358_3),
    .RESET(n207_5) 
);
defparam ff_sdr_read_data_12_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(n1042_3),
    .CLK(O_sdram_clk_d),
    .CE(n1358_3),
    .RESET(n207_5) 
);
defparam ff_sdr_read_data_11_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(n1043_3),
    .CLK(O_sdram_clk_d),
    .CE(n1358_3),
    .RESET(n207_5) 
);
defparam ff_sdr_read_data_10_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(n1044_3),
    .CLK(O_sdram_clk_d),
    .CE(n1358_3),
    .RESET(n207_5) 
);
defparam ff_sdr_read_data_9_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(n1045_3),
    .CLK(O_sdram_clk_d),
    .CE(n1358_3),
    .RESET(n207_5) 
);
defparam ff_sdr_read_data_8_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(n1046_3),
    .CLK(O_sdram_clk_d),
    .CE(n1358_3),
    .RESET(n207_5) 
);
defparam ff_sdr_read_data_7_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(n1047_3),
    .CLK(O_sdram_clk_d),
    .CE(n1358_3),
    .RESET(n207_5) 
);
defparam ff_sdr_read_data_6_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(n1048_3),
    .CLK(O_sdram_clk_d),
    .CE(n1358_3),
    .RESET(n207_5) 
);
defparam ff_sdr_read_data_5_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(n1049_3),
    .CLK(O_sdram_clk_d),
    .CE(n1358_3),
    .RESET(n207_5) 
);
defparam ff_sdr_read_data_4_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(n1050_3),
    .CLK(O_sdram_clk_d),
    .CE(n1358_3),
    .RESET(n207_5) 
);
defparam ff_sdr_read_data_3_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(n1051_3),
    .CLK(O_sdram_clk_d),
    .CE(n1358_3),
    .RESET(n207_5) 
);
defparam ff_sdr_read_data_2_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(n1052_3),
    .CLK(O_sdram_clk_d),
    .CE(n1358_3),
    .RESET(n207_5) 
);
defparam ff_sdr_read_data_1_s0.INIT=1'b0;
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(n1053_3),
    .CLK(O_sdram_clk_d),
    .CE(n1358_3),
    .RESET(n207_5) 
);
defparam ff_sdr_read_data_0_s0.INIT=1'b0;
  DFFSE ff_sdr_dq_mask_0_s1 (
    .Q(O_sdram_dqm_d[0]),
    .D(n362_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset[6]),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_0_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_1_s1 (
    .Q(O_sdram_dqm_d[1]),
    .D(n359_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset[6]),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_1_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_2_s1 (
    .Q(O_sdram_dqm_d[2]),
    .D(n356_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset[6]),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_2_s1.INIT=1'b1;
  DFFSE ff_sdr_dq_mask_3_s1 (
    .Q(O_sdram_dqm_d[3]),
    .D(n353_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_reset[6]),
    .SET(GND) 
);
defparam ff_sdr_dq_mask_3_s1.INIT=1'b1;
  DFFRE ff_refresh_timer_9_s1 (
    .Q(ff_refresh_timer[9]),
    .D(n9_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n207_5) 
);
defparam ff_refresh_timer_9_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_8_s1 (
    .Q(ff_refresh_timer[8]),
    .D(n10_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n207_5) 
);
defparam ff_refresh_timer_8_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_7_s1 (
    .Q(ff_refresh_timer[7]),
    .D(n11_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n207_5) 
);
defparam ff_refresh_timer_7_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_6_s1 (
    .Q(ff_refresh_timer[6]),
    .D(n12_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n207_5) 
);
defparam ff_refresh_timer_6_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_5_s1 (
    .Q(ff_refresh_timer[5]),
    .D(n13_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n207_5) 
);
defparam ff_refresh_timer_5_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_4_s1 (
    .Q(ff_refresh_timer[4]),
    .D(n14_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n207_5) 
);
defparam ff_refresh_timer_4_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_3_s1 (
    .Q(ff_refresh_timer[3]),
    .D(n15_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n207_5) 
);
defparam ff_refresh_timer_3_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_2_s1 (
    .Q(ff_refresh_timer[2]),
    .D(n16_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n207_5) 
);
defparam ff_refresh_timer_2_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_1_s1 (
    .Q(ff_refresh_timer[1]),
    .D(n17_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n207_5) 
);
defparam ff_refresh_timer_1_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_0_s1 (
    .Q(ff_refresh_timer[0]),
    .D(n18_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n207_5) 
);
defparam ff_refresh_timer_0_s1.INIT=1'b0;
  DFFRE ff_refresh_timer_10_s1 (
    .Q(ff_refresh_timer[10]),
    .D(n8_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_refresh_timer_9_10),
    .RESET(n207_5) 
);
defparam ff_refresh_timer_10_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s2 (
    .Q(ff_do_main_state),
    .D(n143_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_do_main_state_12),
    .RESET(n207_5) 
);
defparam ff_do_main_state_s2.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n466_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n467_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n469_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n470_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n471_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n472_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n473_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_address_12_6),
    .RESET(n82_3) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n252_11),
    .CLK(O_sdram_clk_d),
    .SET(n132_3) 
);
  DFFSE ff_main_timer_13_s3 (
    .Q(ff_main_timer[13]),
    .D(n203_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_13),
    .SET(n217_3) 
);
defparam ff_main_timer_13_s3.INIT=1'b1;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n205_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_13),
    .SET(n217_3) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n207_5_0),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_13),
    .SET(n217_3) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n209_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_13),
    .SET(n217_3) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_4_s3 (
    .Q(ff_main_timer[4]),
    .D(n212_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_13),
    .SET(n217_3) 
);
defparam ff_main_timer_4_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n213_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_13),
    .SET(n243_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n214_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_13),
    .SET(n132_3) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n215_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_main_timer_13_13),
    .SET(n249_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_main_timer_10_s2 (
    .Q(ff_main_timer[10]),
    .D(n175_13),
    .CLK(O_sdram_clk_d),
    .RESET(n230_4) 
);
defparam ff_main_timer_10_s2.INIT=1'b0;
  INV n552_s6 (
    .O(n552_9),
    .I(ff_sdr_ready) 
);
  INV n18_s4 (
    .O(n18_8),
    .I(ff_refresh_timer[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module vdp_hvcounter (
  reg_r9_interlace_mode_Z,
  O_sdram_clk_d,
  n207_5,
  ff_enable,
  ff_bwindow_x_8,
  w_v_blanking_end_7,
  n141_9,
  n90_7,
  w_field,
  w_h_count,
  w_v_cnt_in_field,
  w_v_count
)
;
input reg_r9_interlace_mode_Z;
input O_sdram_clk_d;
input n207_5;
input ff_enable;
input ff_bwindow_x_8;
input w_v_blanking_end_7;
input n141_9;
output n90_7;
output w_field;
output [10:0] w_h_count;
output [9:0] w_v_cnt_in_field;
output [10:0] w_v_count;
wire n248_6;
wire n245_6;
wire n242_6;
wire n240_6;
wire n174_6;
wire n173_6;
wire n172_6;
wire n171_6;
wire n170_6;
wire n169_6;
wire n168_6;
wire n167_6;
wire n166_6;
wire n165_6;
wire n92_6;
wire n91_6;
wire n90_6;
wire n89_6;
wire n88_6;
wire n87_6;
wire n85_6;
wire n84_6;
wire n83_6;
wire n480_4;
wire n460_4;
wire n505_4;
wire n247_7;
wire n246_7;
wire n244_7;
wire n243_7;
wire n241_7;
wire n171_7;
wire n170_7;
wire n167_7;
wire n165_7;
wire n90_8;
wire n87_7;
wire n86_7;
wire n83_7;
wire n480_5;
wire n505_5;
wire n505_6;
wire n480_7;
wire n86_9;
wire n241_9;
wire n243_9;
wire n244_9;
wire n246_9;
wire n247_9;
wire n249_8;
wire n250_9;
wire n460_6;
wire n221_7;
wire ff_interlace_mode;
wire n93_8;
wire VCC;
wire GND;
  LUT4 n248_s2 (
    .F(n248_6),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(n460_4),
    .I3(w_v_count[2]) 
);
defparam n248_s2.INIT=16'h0708;
  LUT4 n245_s2 (
    .F(n245_6),
    .I0(w_v_count[4]),
    .I1(n246_7),
    .I2(n460_4),
    .I3(w_v_count[5]) 
);
defparam n245_s2.INIT=16'h0708;
  LUT4 n242_s2 (
    .F(n242_6),
    .I0(w_v_count[7]),
    .I1(n243_7),
    .I2(n460_4),
    .I3(w_v_count[8]) 
);
defparam n242_s2.INIT=16'h0708;
  LUT4 n240_s2 (
    .F(n240_6),
    .I0(w_v_count[9]),
    .I1(n241_7),
    .I2(n460_4),
    .I3(w_v_count[10]) 
);
defparam n240_s2.INIT=16'h0708;
  LUT2 n174_s2 (
    .F(n174_6),
    .I0(w_v_cnt_in_field[0]),
    .I1(n505_4) 
);
defparam n174_s2.INIT=4'h1;
  LUT2 n173_s2 (
    .F(n173_6),
    .I0(w_v_cnt_in_field[0]),
    .I1(w_v_cnt_in_field[1]) 
);
defparam n173_s2.INIT=4'h6;
  LUT4 n172_s2 (
    .F(n172_6),
    .I0(w_v_cnt_in_field[0]),
    .I1(w_v_cnt_in_field[1]),
    .I2(n505_4),
    .I3(w_v_cnt_in_field[2]) 
);
defparam n172_s2.INIT=16'h0708;
  LUT3 n171_s2 (
    .F(n171_6),
    .I0(n505_4),
    .I1(n171_7),
    .I2(w_v_cnt_in_field[3]) 
);
defparam n171_s2.INIT=8'h14;
  LUT2 n170_s2 (
    .F(n170_6),
    .I0(w_v_cnt_in_field[4]),
    .I1(n170_7) 
);
defparam n170_s2.INIT=4'h6;
  LUT3 n169_s2 (
    .F(n169_6),
    .I0(w_v_cnt_in_field[4]),
    .I1(n170_7),
    .I2(w_v_cnt_in_field[5]) 
);
defparam n169_s2.INIT=8'h78;
  LUT4 n168_s2 (
    .F(n168_6),
    .I0(w_v_cnt_in_field[4]),
    .I1(w_v_cnt_in_field[5]),
    .I2(n170_7),
    .I3(w_v_cnt_in_field[6]) 
);
defparam n168_s2.INIT=16'h7F80;
  LUT2 n167_s2 (
    .F(n167_6),
    .I0(w_v_cnt_in_field[7]),
    .I1(n167_7) 
);
defparam n167_s2.INIT=4'h6;
  LUT3 n166_s2 (
    .F(n166_6),
    .I0(w_v_cnt_in_field[7]),
    .I1(n167_7),
    .I2(w_v_cnt_in_field[8]) 
);
defparam n166_s2.INIT=8'h78;
  LUT3 n165_s2 (
    .F(n165_6),
    .I0(n505_4),
    .I1(n165_7),
    .I2(w_v_cnt_in_field[9]) 
);
defparam n165_s2.INIT=8'h14;
  LUT2 n92_s2 (
    .F(n92_6),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n92_s2.INIT=4'h6;
  LUT3 n91_s2 (
    .F(n91_6),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n91_s2.INIT=8'h78;
  LUT3 n90_s2 (
    .F(n90_6),
    .I0(n90_7),
    .I1(w_h_count[3]),
    .I2(n90_8) 
);
defparam n90_s2.INIT=8'h14;
  LUT4 n89_s2 (
    .F(n89_6),
    .I0(w_h_count[3]),
    .I1(n90_8),
    .I2(n90_7),
    .I3(w_h_count[4]) 
);
defparam n89_s2.INIT=16'h0708;
  LUT4 n88_s2 (
    .F(n88_6),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(n90_8),
    .I3(w_h_count[5]) 
);
defparam n88_s2.INIT=16'h7F80;
  LUT3 n87_s2 (
    .F(n87_6),
    .I0(n90_7),
    .I1(w_h_count[6]),
    .I2(n87_7) 
);
defparam n87_s2.INIT=8'h14;
  LUT4 n85_s2 (
    .F(n85_6),
    .I0(w_h_count[7]),
    .I1(n86_7),
    .I2(n90_7),
    .I3(w_h_count[8]) 
);
defparam n85_s2.INIT=16'h0708;
  LUT4 n84_s2 (
    .F(n84_6),
    .I0(w_h_count[7]),
    .I1(w_h_count[8]),
    .I2(n86_7),
    .I3(w_h_count[9]) 
);
defparam n84_s2.INIT=16'h7F80;
  LUT3 n83_s2 (
    .F(n83_6),
    .I0(n90_7),
    .I1(n83_7),
    .I2(w_h_count[10]) 
);
defparam n83_s2.INIT=8'h14;
  LUT4 n480_s1 (
    .F(n480_4),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(n480_5),
    .I3(ff_bwindow_x_8) 
);
defparam n480_s1.INIT=16'h00BF;
  LUT2 n460_s1 (
    .F(n460_4),
    .I0(w_field),
    .I1(n505_4) 
);
defparam n460_s1.INIT=4'h8;
  LUT4 n505_s1 (
    .F(n505_4),
    .I0(w_v_cnt_in_field[5]),
    .I1(n505_5),
    .I2(w_v_blanking_end_7),
    .I3(n505_6) 
);
defparam n505_s1.INIT=16'h1000;
  LUT3 n247_s3 (
    .F(n247_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]) 
);
defparam n247_s3.INIT=8'h80;
  LUT4 n246_s3 (
    .F(n246_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(w_v_count[2]),
    .I3(w_v_count[3]) 
);
defparam n246_s3.INIT=16'h8000;
  LUT3 n244_s3 (
    .F(n244_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(n246_7) 
);
defparam n244_s3.INIT=8'h80;
  LUT4 n243_s3 (
    .F(n243_7),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(w_v_count[6]),
    .I3(n246_7) 
);
defparam n243_s3.INIT=16'h8000;
  LUT3 n241_s3 (
    .F(n241_7),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(n243_7) 
);
defparam n241_s3.INIT=8'h80;
  LUT3 n171_s3 (
    .F(n171_7),
    .I0(w_v_cnt_in_field[0]),
    .I1(w_v_cnt_in_field[1]),
    .I2(w_v_cnt_in_field[2]) 
);
defparam n171_s3.INIT=8'h80;
  LUT4 n170_s3 (
    .F(n170_7),
    .I0(w_v_cnt_in_field[0]),
    .I1(w_v_cnt_in_field[1]),
    .I2(w_v_cnt_in_field[2]),
    .I3(w_v_cnt_in_field[3]) 
);
defparam n170_s3.INIT=16'h8000;
  LUT4 n167_s3 (
    .F(n167_7),
    .I0(w_v_cnt_in_field[4]),
    .I1(w_v_cnt_in_field[5]),
    .I2(w_v_cnt_in_field[6]),
    .I3(n170_7) 
);
defparam n167_s3.INIT=16'h8000;
  LUT3 n165_s3 (
    .F(n165_7),
    .I0(w_v_cnt_in_field[7]),
    .I1(w_v_cnt_in_field[8]),
    .I2(n167_7) 
);
defparam n165_s3.INIT=8'h80;
  LUT3 n90_s3 (
    .F(n90_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(ff_bwindow_x_8) 
);
defparam n90_s3.INIT=8'h80;
  LUT3 n90_s4 (
    .F(n90_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam n90_s4.INIT=8'h80;
  LUT4 n87_s3 (
    .F(n87_7),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(n90_8) 
);
defparam n87_s3.INIT=16'h8000;
  LUT2 n86_s3 (
    .F(n86_7),
    .I0(w_h_count[6]),
    .I1(n87_7) 
);
defparam n86_s3.INIT=4'h8;
  LUT4 n83_s3 (
    .F(n83_7),
    .I0(w_h_count[7]),
    .I1(w_h_count[8]),
    .I2(w_h_count[9]),
    .I3(n86_7) 
);
defparam n83_s3.INIT=16'h8000;
  LUT4 n480_s2 (
    .F(n480_5),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[9]),
    .I3(n141_9) 
);
defparam n480_s2.INIT=16'h4000;
  LUT4 n505_s2 (
    .F(n505_5),
    .I0(w_v_cnt_in_field[0]),
    .I1(w_v_cnt_in_field[1]),
    .I2(w_v_cnt_in_field[2]),
    .I3(ff_interlace_mode) 
);
defparam n505_s2.INIT=16'hEFF7;
  LUT2 n505_s3 (
    .F(n505_6),
    .I0(w_v_cnt_in_field[8]),
    .I1(w_v_cnt_in_field[9]) 
);
defparam n505_s3.INIT=4'h4;
  LUT4 n480_s3 (
    .F(n480_7),
    .I0(n480_4),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(ff_enable) 
);
defparam n480_s3.INIT=16'h4000;
  LUT3 n86_s4 (
    .F(n86_9),
    .I0(w_h_count[7]),
    .I1(w_h_count[6]),
    .I2(n87_7) 
);
defparam n86_s4.INIT=8'h6A;
  LUT4 n241_s4 (
    .F(n241_9),
    .I0(w_field),
    .I1(n505_4),
    .I2(w_v_count[9]),
    .I3(n241_7) 
);
defparam n241_s4.INIT=16'h0770;
  LUT4 n243_s4 (
    .F(n243_9),
    .I0(w_field),
    .I1(n505_4),
    .I2(w_v_count[7]),
    .I3(n243_7) 
);
defparam n243_s4.INIT=16'h0770;
  LUT4 n244_s4 (
    .F(n244_9),
    .I0(w_field),
    .I1(n505_4),
    .I2(n244_7),
    .I3(w_v_count[6]) 
);
defparam n244_s4.INIT=16'h0770;
  LUT4 n246_s4 (
    .F(n246_9),
    .I0(w_field),
    .I1(n505_4),
    .I2(w_v_count[4]),
    .I3(n246_7) 
);
defparam n246_s4.INIT=16'h0770;
  LUT4 n247_s4 (
    .F(n247_9),
    .I0(w_field),
    .I1(n505_4),
    .I2(n247_7),
    .I3(w_v_count[3]) 
);
defparam n247_s4.INIT=16'h0770;
  LUT4 n249_s3 (
    .F(n249_8),
    .I0(w_field),
    .I1(n505_4),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n249_s3.INIT=16'h0770;
  LUT3 n250_s4 (
    .F(n250_9),
    .I0(w_v_count[0]),
    .I1(w_field),
    .I2(n505_4) 
);
defparam n250_s4.INIT=8'h15;
  LUT3 n460_s2 (
    .F(n460_6),
    .I0(n480_7),
    .I1(w_field),
    .I2(n505_4) 
);
defparam n460_s2.INIT=8'h80;
  LUT3 n221_s3 (
    .F(n221_7),
    .I0(w_field),
    .I1(n480_7),
    .I2(n505_4) 
);
defparam n221_s3.INIT=8'h6A;
  DFFRE ff_interlace_mode_s0 (
    .Q(ff_interlace_mode),
    .D(reg_r9_interlace_mode_Z),
    .CLK(O_sdram_clk_d),
    .CE(n460_6),
    .RESET(n207_5) 
);
  DFFRE ff_h_cnt_10_s0 (
    .Q(w_h_count[10]),
    .D(n83_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_h_cnt_9_s0 (
    .Q(w_h_count[9]),
    .D(n84_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(w_h_count[8]),
    .D(n85_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_h_cnt_7_s0 (
    .Q(w_h_count[7]),
    .D(n86_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_h_cnt_6_s0 (
    .Q(w_h_count[6]),
    .D(n87_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_h_cnt_5_s0 (
    .Q(w_h_count[5]),
    .D(n88_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(w_h_count[4]),
    .D(n89_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_h_cnt_3_s0 (
    .Q(w_h_count[3]),
    .D(n90_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_h_cnt_2_s0 (
    .Q(w_h_count[2]),
    .D(n91_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_h_cnt_1_s0 (
    .Q(w_h_count[1]),
    .D(n92_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_h_cnt_0_s0 (
    .Q(w_h_count[0]),
    .D(n93_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_field_9_s0 (
    .Q(w_v_cnt_in_field[9]),
    .D(n165_6),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_field_8_s0 (
    .Q(w_v_cnt_in_field[8]),
    .D(n166_6),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_field_7_s0 (
    .Q(w_v_cnt_in_field[7]),
    .D(n167_6),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_field_6_s0 (
    .Q(w_v_cnt_in_field[6]),
    .D(n168_6),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_field_5_s0 (
    .Q(w_v_cnt_in_field[5]),
    .D(n169_6),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_field_4_s0 (
    .Q(w_v_cnt_in_field[4]),
    .D(n170_6),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_field_3_s0 (
    .Q(w_v_cnt_in_field[3]),
    .D(n171_6),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_field_2_s0 (
    .Q(w_v_cnt_in_field[2]),
    .D(n172_6),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_field_1_s0 (
    .Q(w_v_cnt_in_field[1]),
    .D(n173_6),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_field_0_s0 (
    .Q(w_v_cnt_in_field[0]),
    .D(n174_6),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_frame_10_s0 (
    .Q(w_v_count[10]),
    .D(n240_6),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_frame_9_s0 (
    .Q(w_v_count[9]),
    .D(n241_9),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_frame_8_s0 (
    .Q(w_v_count[8]),
    .D(n242_6),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_frame_7_s0 (
    .Q(w_v_count[7]),
    .D(n243_9),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_frame_6_s0 (
    .Q(w_v_count[6]),
    .D(n244_9),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_frame_5_s0 (
    .Q(w_v_count[5]),
    .D(n245_6),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_frame_4_s0 (
    .Q(w_v_count[4]),
    .D(n246_9),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_frame_3_s0 (
    .Q(w_v_count[3]),
    .D(n247_9),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_frame_2_s0 (
    .Q(w_v_count[2]),
    .D(n248_6),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_frame_1_s0 (
    .Q(w_v_count[1]),
    .D(n249_8),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFRE ff_v_cnt_in_frame_0_s0 (
    .Q(w_v_count[0]),
    .D(n250_9),
    .CLK(O_sdram_clk_d),
    .CE(n480_7),
    .RESET(n207_5) 
);
  DFFR ff_field_s2 (
    .Q(w_field),
    .D(n221_7),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_field_s2.INIT=1'b0;
  INV n93_s4 (
    .O(n93_8),
    .I(w_h_count[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_hvcounter */
module vdp_ssg (
  O_sdram_clk_d,
  ff_enable,
  n207_5,
  reg_r9_y_dots_Z,
  n325_13,
  reg_r9_interlace_mode_Z,
  n325_12,
  n1011_7,
  n141_8,
  ff_bwindow_x_7,
  reg_r25_msk_Z,
  reg_r25_yjk_Z,
  ff_bwindow_x_8,
  n100_8,
  ff_sp_predraw_end_10,
  n141_9,
  reg_r27_h_scroll_Z,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  ff_reset,
  w_dh_clk,
  w_dl_clk,
  w_window_x,
  w_prewindow_y,
  w_prewindow_y_sp,
  n926_1,
  n925_1,
  n924_1,
  n923_1,
  n922_1,
  n921_1,
  n920_1,
  n919_1,
  n918_1,
  n720_5,
  n724_6,
  n305_6,
  n1307_5,
  ff_pre_y_cnt_8_16,
  n1219_5,
  w_field,
  w_dot_state,
  w_eight_dot_state,
  ff_pre_x_cnt_start1,
  w_pre_dot_counter_x,
  w_pre_dot_counter_yp_0,
  w_pre_dot_counter_yp_6,
  w_pre_dot_counter_yp_7,
  w_pre_dot_counter_yp_8,
  w_pre_dot_counter_y,
  w_h_count,
  w_v_count
)
;
input O_sdram_clk_d;
input ff_enable;
input n207_5;
input reg_r9_y_dots_Z;
input n325_13;
input reg_r9_interlace_mode_Z;
input n325_12;
input n1011_7;
input n141_8;
input ff_bwindow_x_7;
input reg_r25_msk_Z;
input reg_r25_yjk_Z;
input ff_bwindow_x_8;
input n100_8;
input ff_sp_predraw_end_10;
input n141_9;
input [2:0] reg_r27_h_scroll_Z;
input [7:0] reg_r18_adj;
input [7:0] reg_r23_vstart_line_Z;
input [6:6] ff_reset;
output w_dh_clk;
output w_dl_clk;
output w_window_x;
output w_prewindow_y;
output w_prewindow_y_sp;
output n926_1;
output n925_1;
output n924_1;
output n923_1;
output n922_1;
output n921_1;
output n920_1;
output n919_1;
output n918_1;
output n720_5;
output n724_6;
output n305_6;
output n1307_5;
output ff_pre_y_cnt_8_16;
output n1219_5;
output w_field;
output [1:0] w_dot_state;
output [2:0] w_eight_dot_state;
output [5:5] ff_pre_x_cnt_start1;
output [8:0] w_pre_dot_counter_x;
output w_pre_dot_counter_yp_0;
output w_pre_dot_counter_yp_6;
output w_pre_dot_counter_yp_7;
output w_pre_dot_counter_yp_8;
output [8:0] w_pre_dot_counter_y;
output [10:0] w_h_count;
output [10:0] w_v_count;
wire n1179_3;
wire n1237_3;
wire n301_3;
wire n302_3;
wire n303_3;
wire n304_3;
wire n305_3;
wire n306_3;
wire n307_3;
wire n308_3;
wire n309_4;
wire n541_4;
wire n715_3;
wire n716_3;
wire n718_3;
wire n720_3;
wire n721_3;
wire n722_3;
wire n723_4;
wire n724_3;
wire n797_3;
wire n798_3;
wire n799_3;
wire n800_3;
wire n801_3;
wire n802_3;
wire n803_3;
wire w_v_blanking_end;
wire \window_y.pre_dot_counter_yp_v_8_6 ;
wire ff_window_x_5;
wire prewindow_y_5;
wire prewindow_y_sp_4;
wire n450_6;
wire n155_6;
wire n154_6;
wire n448_5;
wire n447_5;
wire n446_5;
wire n445_5;
wire n444_5;
wire n443_5;
wire n548_6;
wire n547_6;
wire n545_14;
wire n301_4;
wire n301_5;
wire n303_4;
wire n304_4;
wire n307_4;
wire n541_5;
wire n541_7;
wire n715_4;
wire n716_4;
wire n716_5;
wire n720_4;
wire n724_4;
wire n724_5;
wire w_v_blanking_end_5;
wire ff_window_x_6;
wire prewindow_y_6;
wire n449_7;
wire n446_6;
wire n444_6;
wire n301_6;
wire n541_8;
wire n541_9;
wire n720_6;
wire n720_7;
wire w_v_blanking_end_6;
wire w_v_blanking_end_7;
wire prewindow_y_7;
wire prewindow_y_8;
wire n541_10;
wire n724_7;
wire prewindow_y_9;
wire n541_12;
wire n796_5;
wire n804_5;
wire ff_pre_x_cnt_8_7;
wire n545_16;
wire n306_6;
wire n447_8;
wire n449_9;
wire n719_5;
wire n717_5;
wire n130_7;
wire n128_8;
wire n129_9;
wire n451_8;
wire n877_8;
wire n878_8;
wire n879_8;
wire n880_8;
wire n881_8;
wire n882_8;
wire n883_8;
wire n884_8;
wire n885_8;
wire n131_8;
wire n156_9;
wire n186_2;
wire n186_3;
wire n185_2;
wire n185_3;
wire n184_2;
wire n184_3;
wire n183_2;
wire n183_3;
wire n926_2;
wire n925_2;
wire n924_2;
wire n923_2;
wire n922_2;
wire n921_2;
wire n920_2;
wire n919_2;
wire n918_0_COUT;
wire n694_2;
wire n694_3;
wire n693_2;
wire n693_3;
wire n692_2;
wire n692_3;
wire n691_2;
wire n691_3;
wire n690_2;
wire n690_3;
wire n687_2;
wire n687_0_COUT;
wire n598_1_SUM;
wire n598_3;
wire n599_1_SUM;
wire n599_3;
wire n600_1_SUM;
wire n600_3;
wire n601_1_SUM;
wire n601_3;
wire n602_1_SUM;
wire n602_3;
wire n603_1_SUM;
wire n603_3;
wire n604_1_SUM;
wire n604_3;
wire n605_1_SUM;
wire n605_3;
wire n606_1_SUM;
wire n606_3;
wire n684_8;
wire w_pre_x_cnt_start0_3_9;
wire n90_7;
wire [4:0] ff_pre_x_cnt_start1_0;
wire [8:0] ff_x_cnt;
wire [8:0] ff_right_mask;
wire [5:1] w_pre_dot_counter_yp_1;
wire [8:0] \window_y.pre_dot_counter_yp_v ;
wire [9:0] w_v_cnt_in_field;
wire VCC;
wire GND;
  LUT3 n1179_s0 (
    .F(n1179_3),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(ff_enable) 
);
defparam n1179_s0.INIT=8'h80;
  LUT2 n1237_s0 (
    .F(n1237_3),
    .I0(ff_enable),
    .I1(n541_4) 
);
defparam n1237_s0.INIT=4'h8;
  LUT4 n301_s0 (
    .F(n301_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n301_4),
    .I2(w_pre_dot_counter_x[8]),
    .I3(n301_5) 
);
defparam n301_s0.INIT=16'hAA3C;
  LUT4 n302_s0 (
    .F(n302_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(w_pre_dot_counter_x[7]),
    .I2(n325_13),
    .I3(n301_5) 
);
defparam n302_s0.INIT=16'hAA3C;
  LUT4 n303_s0 (
    .F(n303_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n303_4),
    .I2(w_pre_dot_counter_x[6]),
    .I3(n301_5) 
);
defparam n303_s0.INIT=16'hAA3C;
  LUT4 n304_s0 (
    .F(n304_3),
    .I0(ff_pre_x_cnt_start1[5]),
    .I1(n304_4),
    .I2(w_pre_dot_counter_x[5]),
    .I3(n301_5) 
);
defparam n304_s0.INIT=16'hAA3C;
  LUT4 n305_s0 (
    .F(n305_3),
    .I0(ff_pre_x_cnt_start1_0[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n305_6),
    .I3(n301_5) 
);
defparam n305_s0.INIT=16'hAA3C;
  LUT4 n306_s0 (
    .F(n306_3),
    .I0(ff_pre_x_cnt_start1_0[3]),
    .I1(n306_6),
    .I2(w_pre_dot_counter_x[3]),
    .I3(n301_5) 
);
defparam n306_s0.INIT=16'hAA3C;
  LUT4 n307_s0 (
    .F(n307_3),
    .I0(ff_pre_x_cnt_start1_0[2]),
    .I1(w_pre_dot_counter_x[2]),
    .I2(n307_4),
    .I3(n301_5) 
);
defparam n307_s0.INIT=16'hAA3C;
  LUT4 n308_s0 (
    .F(n308_3),
    .I0(ff_pre_x_cnt_start1_0[1]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]),
    .I3(n301_5) 
);
defparam n308_s0.INIT=16'hAA3C;
  LUT3 n309_s1 (
    .F(n309_4),
    .I0(ff_pre_x_cnt_start1_0[0]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(n301_5) 
);
defparam n309_s1.INIT=8'hA3;
  LUT4 n541_s1 (
    .F(n541_4),
    .I0(n541_5),
    .I1(ff_x_cnt[1]),
    .I2(n541_12),
    .I3(n541_7) 
);
defparam n541_s1.INIT=16'h4100;
  LUT2 n715_s0 (
    .F(n715_3),
    .I0(n715_4),
    .I1(w_pre_dot_counter_yp_8) 
);
defparam n715_s0.INIT=4'h6;
  LUT4 n716_s0 (
    .F(n716_3),
    .I0(w_pre_dot_counter_yp_6),
    .I1(n716_4),
    .I2(n716_5),
    .I3(w_pre_dot_counter_yp_7) 
);
defparam n716_s0.INIT=16'h7F80;
  LUT3 n718_s0 (
    .F(n718_3),
    .I0(w_pre_dot_counter_yp_1[4]),
    .I1(n716_4),
    .I2(w_pre_dot_counter_yp_1[5]) 
);
defparam n718_s0.INIT=8'h78;
  LUT3 n720_s0 (
    .F(n720_3),
    .I0(n720_4),
    .I1(n720_5),
    .I2(w_pre_dot_counter_yp_1[3]) 
);
defparam n720_s0.INIT=8'hB4;
  LUT4 n721_s0 (
    .F(n721_3),
    .I0(n720_4),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0),
    .I3(w_pre_dot_counter_yp_1[2]) 
);
defparam n721_s0.INIT=16'hBF40;
  LUT3 n722_s0 (
    .F(n722_3),
    .I0(n720_4),
    .I1(w_pre_dot_counter_yp_0),
    .I2(w_pre_dot_counter_yp_1[1]) 
);
defparam n722_s0.INIT=8'hB4;
  LUT2 n723_s1 (
    .F(n723_4),
    .I0(w_pre_dot_counter_yp_0),
    .I1(n720_4) 
);
defparam n723_s1.INIT=4'h9;
  LUT2 n724_s0 (
    .F(n724_3),
    .I0(n724_4),
    .I1(n724_5) 
);
defparam n724_s0.INIT=4'h1;
  LUT3 n797_s0 (
    .F(n797_3),
    .I0(n716_3),
    .I1(n687_2),
    .I2(w_v_blanking_end) 
);
defparam n797_s0.INIT=8'hCA;
  LUT3 n798_s0 (
    .F(n798_3),
    .I0(n717_5),
    .I1(n687_2),
    .I2(w_v_blanking_end) 
);
defparam n798_s0.INIT=8'hCA;
  LUT3 n799_s0 (
    .F(n799_3),
    .I0(n718_3),
    .I1(n690_2),
    .I2(w_v_blanking_end) 
);
defparam n799_s0.INIT=8'hCA;
  LUT3 n800_s0 (
    .F(n800_3),
    .I0(n719_5),
    .I1(n691_2),
    .I2(w_v_blanking_end) 
);
defparam n800_s0.INIT=8'hCA;
  LUT3 n801_s0 (
    .F(n801_3),
    .I0(n720_3),
    .I1(n692_2),
    .I2(w_v_blanking_end) 
);
defparam n801_s0.INIT=8'hCA;
  LUT3 n802_s0 (
    .F(n802_3),
    .I0(n721_3),
    .I1(n693_2),
    .I2(w_v_blanking_end) 
);
defparam n802_s0.INIT=8'hCA;
  LUT3 n803_s0 (
    .F(n803_3),
    .I0(n722_3),
    .I1(n694_2),
    .I2(w_v_blanking_end) 
);
defparam n803_s0.INIT=8'hCA;
  LUT4 w_v_blanking_end_s0 (
    .F(w_v_blanking_end),
    .I0(reg_r9_interlace_mode_Z),
    .I1(w_field),
    .I2(w_v_cnt_in_field[0]),
    .I3(w_v_blanking_end_5) 
);
defparam w_v_blanking_end_s0.INIT=16'h8700;
  LUT3 \window_y.pre_dot_counter_yp_v_8_s2  (
    .F(\window_y.pre_dot_counter_yp_v_8_6 ),
    .I0(w_v_blanking_end),
    .I1(ff_reset[6]),
    .I2(n1307_5) 
);
defparam \window_y.pre_dot_counter_yp_v_8_s2 .INIT=8'h40;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_5),
    .I0(n541_4),
    .I1(ff_window_x_6),
    .I2(ff_enable) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT4 prewindow_y_s3 (
    .F(prewindow_y_5),
    .I0(prewindow_y_6),
    .I1(n724_3),
    .I2(w_v_blanking_end),
    .I3(n1307_5) 
);
defparam prewindow_y_s3.INIT=16'h0E00;
  LUT3 prewindow_y_sp_s2 (
    .F(prewindow_y_sp_4),
    .I0(prewindow_y_6),
    .I1(w_v_blanking_end),
    .I2(n1307_5) 
);
defparam prewindow_y_sp_s2.INIT=8'hE0;
  LUT3 n450_s2 (
    .F(n450_6),
    .I0(n325_12),
    .I1(ff_x_cnt[0]),
    .I2(ff_x_cnt[1]) 
);
defparam n450_s2.INIT=8'h14;
  LUT3 n155_s2 (
    .F(n155_6),
    .I0(n1011_7),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam n155_s2.INIT=8'h14;
  LUT4 n154_s2 (
    .F(n154_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1011_7),
    .I3(w_eight_dot_state[2]) 
);
defparam n154_s2.INIT=16'h0708;
  LUT4 n448_s1 (
    .F(n448_5),
    .I0(ff_x_cnt[2]),
    .I1(n449_7),
    .I2(n325_12),
    .I3(ff_x_cnt[3]) 
);
defparam n448_s1.INIT=16'hF7F8;
  LUT3 n447_s1 (
    .F(n447_5),
    .I0(n325_12),
    .I1(ff_x_cnt[4]),
    .I2(n447_8) 
);
defparam n447_s1.INIT=8'hBE;
  LUT3 n446_s1 (
    .F(n446_5),
    .I0(n325_12),
    .I1(ff_x_cnt[5]),
    .I2(n446_6) 
);
defparam n446_s1.INIT=8'hBE;
  LUT4 n445_s1 (
    .F(n445_5),
    .I0(ff_x_cnt[5]),
    .I1(n446_6),
    .I2(n325_12),
    .I3(ff_x_cnt[6]) 
);
defparam n445_s1.INIT=16'hF7F8;
  LUT3 n444_s1 (
    .F(n444_5),
    .I0(n325_12),
    .I1(ff_x_cnt[7]),
    .I2(n444_6) 
);
defparam n444_s1.INIT=8'hBE;
  LUT4 n443_s1 (
    .F(n443_5),
    .I0(ff_x_cnt[7]),
    .I1(n444_6),
    .I2(n325_12),
    .I3(ff_x_cnt[8]) 
);
defparam n443_s1.INIT=16'hF7F8;
  LUT2 n548_s1 (
    .F(n548_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]) 
);
defparam n548_s1.INIT=4'h6;
  LUT3 n547_s1 (
    .F(n547_6),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I2(reg_r27_h_scroll_Z[2]) 
);
defparam n547_s1.INIT=8'h1E;
  LUT3 n545_s6 (
    .F(n545_14),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n545_s6.INIT=8'h01;
  LUT2 n301_s1 (
    .F(n301_4),
    .I0(w_pre_dot_counter_x[7]),
    .I1(n325_13) 
);
defparam n301_s1.INIT=4'h8;
  LUT4 n301_s2 (
    .F(n301_5),
    .I0(n301_6),
    .I1(w_h_count[7]),
    .I2(n141_8),
    .I3(ff_bwindow_x_7) 
);
defparam n301_s2.INIT=16'h4000;
  LUT3 n303_s1 (
    .F(n303_4),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(n305_6) 
);
defparam n303_s1.INIT=8'h80;
  LUT2 n304_s1 (
    .F(n304_4),
    .I0(w_pre_dot_counter_x[4]),
    .I1(n305_6) 
);
defparam n304_s1.INIT=4'h8;
  LUT2 n307_s1 (
    .F(n307_4),
    .I0(w_pre_dot_counter_x[0]),
    .I1(w_pre_dot_counter_x[1]) 
);
defparam n307_s1.INIT=4'h8;
  LUT4 n541_s2 (
    .F(n541_5),
    .I0(ff_x_cnt[2]),
    .I1(n541_8),
    .I2(ff_x_cnt[3]),
    .I3(n547_6) 
);
defparam n541_s2.INIT=16'hB6EB;
  LUT4 n541_s4 (
    .F(n541_7),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(reg_r25_msk_Z),
    .I2(ff_x_cnt[0]),
    .I3(n541_9) 
);
defparam n541_s4.INIT=16'h8700;
  LUT4 n715_s1 (
    .F(n715_4),
    .I0(w_pre_dot_counter_yp_7),
    .I1(w_pre_dot_counter_yp_6),
    .I2(n716_4),
    .I3(n716_5) 
);
defparam n715_s1.INIT=16'h8000;
  LUT3 n716_s1 (
    .F(n716_4),
    .I0(n720_4),
    .I1(w_pre_dot_counter_yp_1[3]),
    .I2(n720_5) 
);
defparam n716_s1.INIT=8'h40;
  LUT2 n716_s2 (
    .F(n716_5),
    .I0(w_pre_dot_counter_yp_1[5]),
    .I1(w_pre_dot_counter_yp_1[4]) 
);
defparam n716_s2.INIT=4'h8;
  LUT4 n720_s1 (
    .F(n720_4),
    .I0(n720_6),
    .I1(\window_y.pre_dot_counter_yp_v [0]),
    .I2(\window_y.pre_dot_counter_yp_v [1]),
    .I3(n720_7) 
);
defparam n720_s1.INIT=16'h8000;
  LUT3 n720_s2 (
    .F(n720_5),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0) 
);
defparam n720_s2.INIT=8'h80;
  LUT4 n724_s1 (
    .F(n724_4),
    .I0(w_pre_dot_counter_yp_8),
    .I1(w_pre_dot_counter_yp_7),
    .I2(w_pre_dot_counter_yp_6),
    .I3(n716_5) 
);
defparam n724_s1.INIT=16'h7FFE;
  LUT4 n724_s2 (
    .F(n724_5),
    .I0(n716_5),
    .I1(n716_4),
    .I2(n720_4),
    .I3(n724_6) 
);
defparam n724_s2.INIT=16'h0777;
  LUT4 w_v_blanking_end_s1 (
    .F(w_v_blanking_end_5),
    .I0(w_v_cnt_in_field[1]),
    .I1(w_v_cnt_in_field[2]),
    .I2(w_v_blanking_end_6),
    .I3(w_v_blanking_end_7) 
);
defparam w_v_blanking_end_s1.INIT=16'h1000;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_6),
    .I0(w_h_count[1]),
    .I1(n606_3),
    .I2(w_h_count[0]) 
);
defparam ff_window_x_s3.INIT=8'h10;
  LUT4 prewindow_y_s4 (
    .F(prewindow_y_6),
    .I0(n724_5),
    .I1(prewindow_y_7),
    .I2(reg_r9_y_dots_Z),
    .I3(prewindow_y_8) 
);
defparam prewindow_y_s4.INIT=16'hC500;
  LUT2 n449_s3 (
    .F(n449_7),
    .I0(ff_x_cnt[0]),
    .I1(ff_x_cnt[1]) 
);
defparam n449_s3.INIT=4'h8;
  LUT4 n446_s2 (
    .F(n446_6),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[4]),
    .I3(n449_7) 
);
defparam n446_s2.INIT=16'h8000;
  LUT3 n444_s2 (
    .F(n444_6),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(n446_6) 
);
defparam n444_s2.INIT=8'h80;
  LUT4 n301_s3 (
    .F(n301_6),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(w_h_count[6]),
    .I3(reg_r25_yjk_Z) 
);
defparam n301_s3.INIT=16'hEFF7;
  LUT4 n541_s5 (
    .F(n541_8),
    .I0(ff_x_cnt[3]),
    .I1(reg_r25_msk_Z),
    .I2(n545_14),
    .I3(n547_6) 
);
defparam n541_s5.INIT=16'hC43F;
  LUT4 n541_s6 (
    .F(n541_9),
    .I0(w_h_count[1]),
    .I1(ff_x_cnt[4]),
    .I2(n541_10),
    .I3(w_h_count[0]) 
);
defparam n541_s6.INIT=16'h1000;
  LUT3 n720_s3 (
    .F(n720_6),
    .I0(\window_y.pre_dot_counter_yp_v [8]),
    .I1(\window_y.pre_dot_counter_yp_v [7]),
    .I2(\window_y.pre_dot_counter_yp_v [6]) 
);
defparam n720_s3.INIT=8'h40;
  LUT4 n720_s4 (
    .F(n720_7),
    .I0(\window_y.pre_dot_counter_yp_v [2]),
    .I1(\window_y.pre_dot_counter_yp_v [3]),
    .I2(\window_y.pre_dot_counter_yp_v [4]),
    .I3(\window_y.pre_dot_counter_yp_v [5]) 
);
defparam n720_s4.INIT=16'h8000;
  LUT4 n724_s3 (
    .F(n724_6),
    .I0(w_pre_dot_counter_yp_1[5]),
    .I1(w_pre_dot_counter_yp_1[4]),
    .I2(w_pre_dot_counter_yp_1[3]),
    .I3(n724_7) 
);
defparam n724_s3.INIT=16'h0100;
  LUT3 w_v_blanking_end_s2 (
    .F(w_v_blanking_end_6),
    .I0(w_v_cnt_in_field[8]),
    .I1(w_v_cnt_in_field[9]),
    .I2(w_v_cnt_in_field[5]) 
);
defparam w_v_blanking_end_s2.INIT=8'h10;
  LUT4 w_v_blanking_end_s3 (
    .F(w_v_blanking_end_7),
    .I0(w_v_cnt_in_field[4]),
    .I1(w_v_cnt_in_field[6]),
    .I2(w_v_cnt_in_field[7]),
    .I3(w_v_cnt_in_field[3]) 
);
defparam w_v_blanking_end_s3.INIT=16'h0100;
  LUT4 prewindow_y_s5 (
    .F(prewindow_y_7),
    .I0(prewindow_y_9),
    .I1(w_pre_dot_counter_yp_1[5]),
    .I2(w_pre_dot_counter_yp_1[3]),
    .I3(w_pre_dot_counter_yp_1[4]) 
);
defparam prewindow_y_s5.INIT=16'h0100;
  LUT4 prewindow_y_s6 (
    .F(prewindow_y_8),
    .I0(w_pre_dot_counter_yp_8),
    .I1(w_pre_dot_counter_yp_6),
    .I2(n716_5),
    .I3(w_pre_dot_counter_yp_7) 
);
defparam prewindow_y_s6.INIT=16'h1400;
  LUT4 n541_s7 (
    .F(n541_10),
    .I0(ff_x_cnt[5]),
    .I1(ff_x_cnt[6]),
    .I2(ff_x_cnt[7]),
    .I3(ff_x_cnt[8]) 
);
defparam n541_s7.INIT=16'h0001;
  LUT3 n724_s4 (
    .F(n724_7),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(w_pre_dot_counter_yp_1[1]),
    .I2(w_pre_dot_counter_yp_0) 
);
defparam n724_s4.INIT=8'h01;
  LUT4 prewindow_y_s7 (
    .F(prewindow_y_9),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(n720_4),
    .I2(w_pre_dot_counter_yp_0),
    .I3(w_pre_dot_counter_yp_1[1]) 
);
defparam prewindow_y_s7.INIT=16'hEFF7;
  LUT3 n541_s8 (
    .F(n541_12),
    .I0(reg_r25_msk_Z),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n541_s8.INIT=8'h28;
  LUT4 n796_s1 (
    .F(n796_5),
    .I0(n715_4),
    .I1(w_pre_dot_counter_yp_8),
    .I2(n687_2),
    .I3(w_v_blanking_end) 
);
defparam n796_s1.INIT=16'hF066;
  LUT4 n804_s1 (
    .F(n804_5),
    .I0(w_pre_dot_counter_yp_0),
    .I1(n720_4),
    .I2(reg_r18_adj[4]),
    .I3(w_v_blanking_end) 
);
defparam n804_s1.INIT=16'hF099;
  LUT3 ff_pre_x_cnt_8_s3 (
    .F(ff_pre_x_cnt_8_7),
    .I0(ff_enable),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]) 
);
defparam ff_pre_x_cnt_8_s3.INIT=8'h20;
  LUT3 n545_s7 (
    .F(n545_16),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I2(reg_r27_h_scroll_Z[0]) 
);
defparam n545_s7.INIT=8'hFE;
  LUT3 n306_s2 (
    .F(n306_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[0]),
    .I2(w_pre_dot_counter_x[1]) 
);
defparam n306_s2.INIT=8'h80;
  LUT4 n305_s2 (
    .F(n305_6),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n305_s2.INIT=16'h8000;
  LUT4 n447_s3 (
    .F(n447_8),
    .I0(ff_x_cnt[2]),
    .I1(ff_x_cnt[3]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n447_s3.INIT=16'h8000;
  LUT4 n449_s4 (
    .F(n449_9),
    .I0(n325_12),
    .I1(ff_x_cnt[2]),
    .I2(ff_x_cnt[0]),
    .I3(ff_x_cnt[1]) 
);
defparam n449_s4.INIT=16'h1444;
  LUT4 n719_s1 (
    .F(n719_5),
    .I0(w_pre_dot_counter_yp_1[4]),
    .I1(n720_4),
    .I2(w_pre_dot_counter_yp_1[3]),
    .I3(n720_5) 
);
defparam n719_s1.INIT=16'h9AAA;
  LUT4 n717_s1 (
    .F(n717_5),
    .I0(n716_4),
    .I1(w_pre_dot_counter_yp_1[5]),
    .I2(w_pre_dot_counter_yp_1[4]),
    .I3(w_pre_dot_counter_yp_6) 
);
defparam n717_s1.INIT=16'h7F80;
  LUT3 n130_s2 (
    .F(n130_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n90_7) 
);
defparam n130_s2.INIT=8'hF6;
  LUT4 n128_s3 (
    .F(n128_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(ff_bwindow_x_8),
    .I3(w_dot_state[0]) 
);
defparam n128_s3.INIT=16'h7F00;
  LUT4 n129_s4 (
    .F(n129_9),
    .I0(w_dot_state[1]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(ff_bwindow_x_8) 
);
defparam n129_s4.INIT=16'h1555;
  LUT4 n451_s3 (
    .F(n451_8),
    .I0(ff_x_cnt[0]),
    .I1(w_pre_dot_counter_x[7]),
    .I2(w_pre_dot_counter_x[8]),
    .I3(n325_13) 
);
defparam n451_s3.INIT=16'h1555;
  LUT4 n1307_s1 (
    .F(n1307_5),
    .I0(w_pre_dot_counter_x[7]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n325_13),
    .I3(ff_pre_x_cnt_8_7) 
);
defparam n1307_s1.INIT=16'h8000;
  LUT4 n877_s3 (
    .F(n877_8),
    .I0(ff_enable),
    .I1(w_pre_dot_counter_y[8]),
    .I2(n918_1),
    .I3(ff_reset[6]) 
);
defparam n877_s3.INIT=16'hE4A0;
  LUT2 ff_pre_y_cnt_8_s4 (
    .F(ff_pre_y_cnt_8_16),
    .I0(ff_enable),
    .I1(ff_reset[6]) 
);
defparam ff_pre_y_cnt_8_s4.INIT=4'hB;
  LUT4 n878_s3 (
    .F(n878_8),
    .I0(ff_enable),
    .I1(ff_reset[6]),
    .I2(w_pre_dot_counter_y[7]),
    .I3(n919_1) 
);
defparam n878_s3.INIT=16'hEA40;
  LUT4 n879_s3 (
    .F(n879_8),
    .I0(ff_enable),
    .I1(ff_reset[6]),
    .I2(w_pre_dot_counter_y[6]),
    .I3(n920_1) 
);
defparam n879_s3.INIT=16'hEA40;
  LUT4 n880_s3 (
    .F(n880_8),
    .I0(ff_enable),
    .I1(ff_reset[6]),
    .I2(w_pre_dot_counter_y[5]),
    .I3(n921_1) 
);
defparam n880_s3.INIT=16'hEA40;
  LUT4 n881_s3 (
    .F(n881_8),
    .I0(ff_enable),
    .I1(ff_reset[6]),
    .I2(w_pre_dot_counter_y[4]),
    .I3(n922_1) 
);
defparam n881_s3.INIT=16'hEA40;
  LUT4 n882_s3 (
    .F(n882_8),
    .I0(ff_enable),
    .I1(ff_reset[6]),
    .I2(w_pre_dot_counter_y[3]),
    .I3(n923_1) 
);
defparam n882_s3.INIT=16'hEA40;
  LUT4 n883_s3 (
    .F(n883_8),
    .I0(ff_enable),
    .I1(ff_reset[6]),
    .I2(w_pre_dot_counter_y[2]),
    .I3(n924_1) 
);
defparam n883_s3.INIT=16'hEA40;
  LUT4 n884_s3 (
    .F(n884_8),
    .I0(ff_enable),
    .I1(ff_reset[6]),
    .I2(w_pre_dot_counter_y[1]),
    .I3(n925_1) 
);
defparam n884_s3.INIT=16'hEA40;
  LUT4 n885_s3 (
    .F(n885_8),
    .I0(n926_1),
    .I1(ff_enable),
    .I2(ff_reset[6]),
    .I3(w_pre_dot_counter_y[0]) 
);
defparam n885_s3.INIT=16'hB888;
  LUT4 n131_s3 (
    .F(n131_8),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(ff_bwindow_x_8),
    .I3(w_dot_state[0]) 
);
defparam n131_s3.INIT=16'h80FF;
  LUT4 n1219_s1 (
    .F(n1219_5),
    .I0(n301_5),
    .I1(ff_enable),
    .I2(w_h_count[0]),
    .I3(w_h_count[1]) 
);
defparam n1219_s1.INIT=16'h0400;
  LUT4 n156_s4 (
    .F(n156_9),
    .I0(w_eight_dot_state[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n100_8),
    .I3(ff_sp_predraw_end_10) 
);
defparam n156_s4.INIT=16'h4555;
  DFFRE ff_dotstate_0_s0 (
    .Q(w_dot_state[0]),
    .D(n129_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFSE ff_video_dh_clk_s0 (
    .Q(w_dh_clk),
    .D(n130_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .SET(n207_5) 
);
  DFFSE ff_video_dl_clk_s0 (
    .Q(w_dl_clk),
    .D(n131_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .SET(n207_5) 
);
  DFFRE ff_eightdotstate_2_s0 (
    .Q(w_eight_dot_state[2]),
    .D(n154_6),
    .CLK(O_sdram_clk_d),
    .CE(n1179_3),
    .RESET(n207_5) 
);
  DFFRE ff_eightdotstate_1_s0 (
    .Q(w_eight_dot_state[1]),
    .D(n155_6),
    .CLK(O_sdram_clk_d),
    .CE(n1179_3),
    .RESET(n207_5) 
);
  DFFRE ff_eightdotstate_0_s0 (
    .Q(w_eight_dot_state[0]),
    .D(n156_9),
    .CLK(O_sdram_clk_d),
    .CE(n1179_3),
    .RESET(n207_5) 
);
  DFFRE ff_pre_x_cnt_start1_5_s0 (
    .Q(ff_pre_x_cnt_start1[5]),
    .D(VCC),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_pre_x_cnt_start1_4_s0 (
    .Q(ff_pre_x_cnt_start1_0[4]),
    .D(n183_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_pre_x_cnt_start1_3_s0 (
    .Q(ff_pre_x_cnt_start1_0[3]),
    .D(n183_2),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_pre_x_cnt_start1_2_s0 (
    .Q(ff_pre_x_cnt_start1_0[2]),
    .D(n184_2),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_pre_x_cnt_start1_1_s0 (
    .Q(ff_pre_x_cnt_start1_0[1]),
    .D(n185_2),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_pre_x_cnt_start1_0_s0 (
    .Q(ff_pre_x_cnt_start1_0[0]),
    .D(n186_2),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_pre_x_cnt_8_s0 (
    .Q(w_pre_dot_counter_x[8]),
    .D(n301_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n207_5) 
);
  DFFRE ff_pre_x_cnt_7_s0 (
    .Q(w_pre_dot_counter_x[7]),
    .D(n302_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n207_5) 
);
  DFFRE ff_pre_x_cnt_6_s0 (
    .Q(w_pre_dot_counter_x[6]),
    .D(n303_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n207_5) 
);
  DFFRE ff_pre_x_cnt_5_s0 (
    .Q(w_pre_dot_counter_x[5]),
    .D(n304_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n207_5) 
);
  DFFRE ff_pre_x_cnt_4_s0 (
    .Q(w_pre_dot_counter_x[4]),
    .D(n305_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n207_5) 
);
  DFFRE ff_pre_x_cnt_3_s0 (
    .Q(w_pre_dot_counter_x[3]),
    .D(n306_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n207_5) 
);
  DFFRE ff_pre_x_cnt_2_s0 (
    .Q(w_pre_dot_counter_x[2]),
    .D(n307_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n207_5) 
);
  DFFRE ff_pre_x_cnt_1_s0 (
    .Q(w_pre_dot_counter_x[1]),
    .D(n308_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n207_5) 
);
  DFFRE ff_pre_x_cnt_0_s0 (
    .Q(w_pre_dot_counter_x[0]),
    .D(n309_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_x_cnt_8_7),
    .RESET(n207_5) 
);
  DFFRE ff_x_cnt_8_s0 (
    .Q(ff_x_cnt[8]),
    .D(n443_5),
    .CLK(O_sdram_clk_d),
    .CE(n1219_5),
    .RESET(n207_5) 
);
  DFFRE ff_x_cnt_7_s0 (
    .Q(ff_x_cnt[7]),
    .D(n444_5),
    .CLK(O_sdram_clk_d),
    .CE(n1219_5),
    .RESET(n207_5) 
);
  DFFRE ff_x_cnt_6_s0 (
    .Q(ff_x_cnt[6]),
    .D(n445_5),
    .CLK(O_sdram_clk_d),
    .CE(n1219_5),
    .RESET(n207_5) 
);
  DFFRE ff_x_cnt_5_s0 (
    .Q(ff_x_cnt[5]),
    .D(n446_5),
    .CLK(O_sdram_clk_d),
    .CE(n1219_5),
    .RESET(n207_5) 
);
  DFFRE ff_x_cnt_4_s0 (
    .Q(ff_x_cnt[4]),
    .D(n447_5),
    .CLK(O_sdram_clk_d),
    .CE(n1219_5),
    .RESET(n207_5) 
);
  DFFRE ff_x_cnt_3_s0 (
    .Q(ff_x_cnt[3]),
    .D(n448_5),
    .CLK(O_sdram_clk_d),
    .CE(n1219_5),
    .RESET(n207_5) 
);
  DFFRE ff_x_cnt_2_s0 (
    .Q(ff_x_cnt[2]),
    .D(n449_9),
    .CLK(O_sdram_clk_d),
    .CE(n1219_5),
    .RESET(n207_5) 
);
  DFFRE ff_x_cnt_1_s0 (
    .Q(ff_x_cnt[1]),
    .D(n450_6),
    .CLK(O_sdram_clk_d),
    .CE(n1219_5),
    .RESET(n207_5) 
);
  DFFRE ff_x_cnt_0_s0 (
    .Q(ff_x_cnt[0]),
    .D(n451_8),
    .CLK(O_sdram_clk_d),
    .CE(n1219_5),
    .RESET(n207_5) 
);
  DFFE ff_right_mask_8_s0 (
    .Q(ff_right_mask[8]),
    .D(n545_14),
    .CLK(O_sdram_clk_d),
    .CE(n1237_3) 
);
  DFFE ff_right_mask_7_s0 (
    .Q(ff_right_mask[7]),
    .D(n545_16),
    .CLK(O_sdram_clk_d),
    .CE(n1237_3) 
);
  DFFE ff_right_mask_2_s0 (
    .Q(ff_right_mask[2]),
    .D(n547_6),
    .CLK(O_sdram_clk_d),
    .CE(n1237_3) 
);
  DFFE ff_right_mask_1_s0 (
    .Q(ff_right_mask[1]),
    .D(n548_6),
    .CLK(O_sdram_clk_d),
    .CE(n1237_3) 
);
  DFFE ff_right_mask_0_s0 (
    .Q(ff_right_mask[0]),
    .D(reg_r27_h_scroll_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1237_3) 
);
  DFFRE ff_window_x_s0 (
    .Q(w_window_x),
    .D(n541_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_window_x_5),
    .RESET(n207_5) 
);
  DFFRE ff_monitor_line_8_s0 (
    .Q(w_pre_dot_counter_yp_8),
    .D(n796_5),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE ff_monitor_line_7_s0 (
    .Q(w_pre_dot_counter_yp_7),
    .D(n797_3),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE ff_monitor_line_6_s0 (
    .Q(w_pre_dot_counter_yp_6),
    .D(n798_3),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE ff_monitor_line_5_s0 (
    .Q(w_pre_dot_counter_yp_1[5]),
    .D(n799_3),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE ff_monitor_line_4_s0 (
    .Q(w_pre_dot_counter_yp_1[4]),
    .D(n800_3),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE ff_monitor_line_3_s0 (
    .Q(w_pre_dot_counter_yp_1[3]),
    .D(n801_3),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE ff_monitor_line_2_s0 (
    .Q(w_pre_dot_counter_yp_1[2]),
    .D(n802_3),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE ff_monitor_line_1_s0 (
    .Q(w_pre_dot_counter_yp_1[1]),
    .D(n803_3),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE ff_monitor_line_0_s0 (
    .Q(w_pre_dot_counter_yp_0),
    .D(n804_5),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE prewindow_y_s0 (
    .Q(w_prewindow_y),
    .D(n724_3),
    .CLK(O_sdram_clk_d),
    .CE(prewindow_y_5),
    .RESET(n207_5) 
);
  DFFRE prewindow_y_sp_s0 (
    .Q(w_prewindow_y_sp),
    .D(w_v_blanking_end),
    .CLK(O_sdram_clk_d),
    .CE(prewindow_y_sp_4),
    .RESET(n207_5) 
);
  DFFE \window_y.pre_dot_counter_yp_v_8_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [8]),
    .D(n715_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_7_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [7]),
    .D(n716_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_6_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [6]),
    .D(n717_5),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_5_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [5]),
    .D(n718_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_4_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [4]),
    .D(n719_5),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_3_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [3]),
    .D(n720_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_2_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [2]),
    .D(n721_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_1_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [1]),
    .D(n722_3),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFE \window_y.pre_dot_counter_yp_v_0_s0  (
    .Q(\window_y.pre_dot_counter_yp_v [0]),
    .D(n723_4),
    .CLK(O_sdram_clk_d),
    .CE(\window_y.pre_dot_counter_yp_v_8_6 ) 
);
  DFFRE ff_dotstate_1_s0 (
    .Q(w_dot_state[1]),
    .D(n128_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFF ff_pre_y_cnt_8_s3 (
    .Q(w_pre_dot_counter_y[8]),
    .D(n877_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_8_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_7_s3 (
    .Q(w_pre_dot_counter_y[7]),
    .D(n878_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_7_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_6_s3 (
    .Q(w_pre_dot_counter_y[6]),
    .D(n879_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_6_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_5_s3 (
    .Q(w_pre_dot_counter_y[5]),
    .D(n880_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_5_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_4_s3 (
    .Q(w_pre_dot_counter_y[4]),
    .D(n881_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_4_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_3_s3 (
    .Q(w_pre_dot_counter_y[3]),
    .D(n882_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_3_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_2_s3 (
    .Q(w_pre_dot_counter_y[2]),
    .D(n883_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_2_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_1_s3 (
    .Q(w_pre_dot_counter_y[1]),
    .D(n884_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_1_s3.INIT=1'b0;
  DFF ff_pre_y_cnt_0_s3 (
    .Q(w_pre_dot_counter_y[0]),
    .D(n885_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_pre_y_cnt_0_s3.INIT=1'b0;
  ALU n186_s (
    .SUM(n186_2),
    .COUT(n186_3),
    .I0(reg_r18_adj[0]),
    .I1(reg_r27_h_scroll_Z[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n186_s.ALU_MODE=1;
  ALU n185_s (
    .SUM(n185_2),
    .COUT(n185_3),
    .I0(reg_r18_adj[1]),
    .I1(reg_r27_h_scroll_Z[1]),
    .I3(GND),
    .CIN(n186_3) 
);
defparam n185_s.ALU_MODE=1;
  ALU n184_s (
    .SUM(n184_2),
    .COUT(n184_3),
    .I0(reg_r18_adj[2]),
    .I1(reg_r27_h_scroll_Z[2]),
    .I3(GND),
    .CIN(n185_3) 
);
defparam n184_s.ALU_MODE=1;
  ALU n183_s (
    .SUM(n183_2),
    .COUT(n183_3),
    .I0(w_pre_x_cnt_start0_3_9),
    .I1(GND),
    .I3(GND),
    .CIN(n184_3) 
);
defparam n183_s.ALU_MODE=1;
  ALU n926_s (
    .SUM(n926_1),
    .COUT(n926_2),
    .I0(w_pre_dot_counter_yp_0),
    .I1(reg_r23_vstart_line_Z[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n926_s.ALU_MODE=0;
  ALU n925_s (
    .SUM(n925_1),
    .COUT(n925_2),
    .I0(w_pre_dot_counter_yp_1[1]),
    .I1(reg_r23_vstart_line_Z[1]),
    .I3(GND),
    .CIN(n926_2) 
);
defparam n925_s.ALU_MODE=0;
  ALU n924_s (
    .SUM(n924_1),
    .COUT(n924_2),
    .I0(w_pre_dot_counter_yp_1[2]),
    .I1(reg_r23_vstart_line_Z[2]),
    .I3(GND),
    .CIN(n925_2) 
);
defparam n924_s.ALU_MODE=0;
  ALU n923_s (
    .SUM(n923_1),
    .COUT(n923_2),
    .I0(w_pre_dot_counter_yp_1[3]),
    .I1(reg_r23_vstart_line_Z[3]),
    .I3(GND),
    .CIN(n924_2) 
);
defparam n923_s.ALU_MODE=0;
  ALU n922_s (
    .SUM(n922_1),
    .COUT(n922_2),
    .I0(w_pre_dot_counter_yp_1[4]),
    .I1(reg_r23_vstart_line_Z[4]),
    .I3(GND),
    .CIN(n923_2) 
);
defparam n922_s.ALU_MODE=0;
  ALU n921_s (
    .SUM(n921_1),
    .COUT(n921_2),
    .I0(w_pre_dot_counter_yp_1[5]),
    .I1(reg_r23_vstart_line_Z[5]),
    .I3(GND),
    .CIN(n922_2) 
);
defparam n921_s.ALU_MODE=0;
  ALU n920_s (
    .SUM(n920_1),
    .COUT(n920_2),
    .I0(w_pre_dot_counter_yp_6),
    .I1(reg_r23_vstart_line_Z[6]),
    .I3(GND),
    .CIN(n921_2) 
);
defparam n920_s.ALU_MODE=0;
  ALU n919_s (
    .SUM(n919_1),
    .COUT(n919_2),
    .I0(w_pre_dot_counter_yp_7),
    .I1(reg_r23_vstart_line_Z[7]),
    .I3(GND),
    .CIN(n920_2) 
);
defparam n919_s.ALU_MODE=0;
  ALU n918_s (
    .SUM(n918_1),
    .COUT(n918_0_COUT),
    .I0(w_pre_dot_counter_yp_8),
    .I1(GND),
    .I3(GND),
    .CIN(n919_2) 
);
defparam n918_s.ALU_MODE=0;
  ALU n694_s (
    .SUM(n694_2),
    .COUT(n694_3),
    .I0(n684_8),
    .I1(reg_r18_adj[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n694_s.ALU_MODE=0;
  ALU n693_s (
    .SUM(n693_2),
    .COUT(n693_3),
    .I0(n684_8),
    .I1(reg_r18_adj[6]),
    .I3(GND),
    .CIN(n694_3) 
);
defparam n693_s.ALU_MODE=0;
  ALU n692_s (
    .SUM(n692_2),
    .COUT(n692_3),
    .I0(GND),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n693_3) 
);
defparam n692_s.ALU_MODE=0;
  ALU n691_s (
    .SUM(n691_2),
    .COUT(n691_3),
    .I0(reg_r9_y_dots_Z),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n692_3) 
);
defparam n691_s.ALU_MODE=0;
  ALU n690_s (
    .SUM(n690_2),
    .COUT(n690_3),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n691_3) 
);
defparam n690_s.ALU_MODE=0;
  ALU n687_s (
    .SUM(n687_2),
    .COUT(n687_0_COUT),
    .I0(VCC),
    .I1(reg_r18_adj[7]),
    .I3(GND),
    .CIN(n690_3) 
);
defparam n687_s.ALU_MODE=0;
  ALU n598_s0 (
    .SUM(n598_1_SUM),
    .COUT(n598_3),
    .I0(ff_x_cnt[0]),
    .I1(ff_right_mask[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n598_s0.ALU_MODE=3;
  ALU n599_s0 (
    .SUM(n599_1_SUM),
    .COUT(n599_3),
    .I0(ff_x_cnt[1]),
    .I1(ff_right_mask[1]),
    .I3(GND),
    .CIN(n598_3) 
);
defparam n599_s0.ALU_MODE=3;
  ALU n600_s0 (
    .SUM(n600_1_SUM),
    .COUT(n600_3),
    .I0(ff_x_cnt[2]),
    .I1(ff_right_mask[2]),
    .I3(GND),
    .CIN(n599_3) 
);
defparam n600_s0.ALU_MODE=3;
  ALU n601_s0 (
    .SUM(n601_1_SUM),
    .COUT(n601_3),
    .I0(ff_x_cnt[3]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n600_3) 
);
defparam n601_s0.ALU_MODE=3;
  ALU n602_s0 (
    .SUM(n602_1_SUM),
    .COUT(n602_3),
    .I0(ff_x_cnt[4]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n601_3) 
);
defparam n602_s0.ALU_MODE=3;
  ALU n603_s0 (
    .SUM(n603_1_SUM),
    .COUT(n603_3),
    .I0(ff_x_cnt[5]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n602_3) 
);
defparam n603_s0.ALU_MODE=3;
  ALU n604_s0 (
    .SUM(n604_1_SUM),
    .COUT(n604_3),
    .I0(ff_x_cnt[6]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n603_3) 
);
defparam n604_s0.ALU_MODE=3;
  ALU n605_s0 (
    .SUM(n605_1_SUM),
    .COUT(n605_3),
    .I0(ff_x_cnt[7]),
    .I1(ff_right_mask[7]),
    .I3(GND),
    .CIN(n604_3) 
);
defparam n605_s0.ALU_MODE=3;
  ALU n606_s0 (
    .SUM(n606_1_SUM),
    .COUT(n606_3),
    .I0(ff_x_cnt[8]),
    .I1(ff_right_mask[8]),
    .I3(GND),
    .CIN(n605_3) 
);
defparam n606_s0.ALU_MODE=3;
  INV n684_s4 (
    .O(n684_8),
    .I(reg_r9_y_dots_Z) 
);
  INV w_pre_x_cnt_start0_3_s5 (
    .O(w_pre_x_cnt_start0_3_9),
    .I(reg_r18_adj[3]) 
);
  vdp_hvcounter u_hvcounter (
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .O_sdram_clk_d(O_sdram_clk_d),
    .n207_5(n207_5),
    .ff_enable(ff_enable),
    .ff_bwindow_x_8(ff_bwindow_x_8),
    .w_v_blanking_end_7(w_v_blanking_end_7),
    .n141_9(n141_9),
    .n90_7(n90_7),
    .w_field(w_field),
    .w_h_count(w_h_count[10:0]),
    .w_v_cnt_in_field(w_v_cnt_in_field[9:0]),
    .w_v_count(w_v_count[10:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ssg */
module vdp_colordec (
  O_sdram_clk_d,
  n207_5,
  ff_enable,
  w_sp_color_code_en,
  w_yjk_en,
  reg_r25_yjk_Z,
  w_video_b_vdp_3_12,
  w_palette_data_rb_0_6,
  w_video_b_vdp_4_12,
  w_video_b_vdp_5_12,
  w_video_r_vdp_3_12,
  w_video_r_vdp_4_12,
  w_video_r_vdp_5_12,
  w_video_g_vdp_3_12,
  w_video_g_vdp_4_12,
  w_video_g_vdp_5_12,
  w_window_x,
  w_prewindow_y,
  reg_r1_disp_on_Z,
  reg_r8_col0_on_Z,
  ff_vram_address_16_9,
  w_logical_vram_addr_nam_11_6,
  reg_r0_disp_mode,
  reg_r7_frame_col_Z,
  w_sp_color_code,
  w_color_code_graphic4567,
  w_yjk_r,
  w_yjk_g,
  w_yjk_b,
  w_dot_state,
  w_color_code_text12,
  w_color_code_graphic123m,
  reg_r1_disp_mode,
  w_video_b_vdp_3_3,
  w_video_b_vdp_4_3,
  w_video_b_vdp_5_3,
  w_video_r_vdp_3_3,
  w_video_r_vdp_4_3,
  w_video_r_vdp_5_3,
  w_video_g_vdp_3_3,
  w_video_g_vdp_4_3,
  w_video_g_vdp_5_3,
  w_video_b_vdp_3_15,
  n37_3,
  w_video_b_vdp_3_20,
  n48_6,
  w_video_b_vdp_3_22,
  w_video_b_vdp_4_20,
  w_video_b_vdp_5_20,
  w_video_r_vdp_3_20,
  w_video_r_vdp_4_20,
  w_video_r_vdp_5_20,
  w_video_g_vdp_3_20,
  w_video_g_vdp_4_20,
  w_video_g_vdp_5_20,
  n37_5,
  n178_20,
  n37_9,
  w_video_r_vdp,
  w_video_g_vdp,
  w_video_b_vdp,
  ff_palette_addr,
  ff_palette_addr_g5
)
;
input O_sdram_clk_d;
input n207_5;
input ff_enable;
input w_sp_color_code_en;
input w_yjk_en;
input reg_r25_yjk_Z;
input w_video_b_vdp_3_12;
input w_palette_data_rb_0_6;
input w_video_b_vdp_4_12;
input w_video_b_vdp_5_12;
input w_video_r_vdp_3_12;
input w_video_r_vdp_4_12;
input w_video_r_vdp_5_12;
input w_video_g_vdp_3_12;
input w_video_g_vdp_4_12;
input w_video_g_vdp_5_12;
input w_window_x;
input w_prewindow_y;
input reg_r1_disp_on_Z;
input reg_r8_col0_on_Z;
input ff_vram_address_16_9;
input w_logical_vram_addr_nam_11_6;
input [3:1] reg_r0_disp_mode;
input [7:0] reg_r7_frame_col_Z;
input [3:0] w_sp_color_code;
input [7:0] w_color_code_graphic4567;
input [5:1] w_yjk_r;
input [5:1] w_yjk_g;
input [5:1] w_yjk_b;
input [1:0] w_dot_state;
input [3:0] w_color_code_text12;
input [3:0] w_color_code_graphic123m;
input [1:0] reg_r1_disp_mode;
output w_video_b_vdp_3_3;
output w_video_b_vdp_4_3;
output w_video_b_vdp_5_3;
output w_video_r_vdp_3_3;
output w_video_r_vdp_4_3;
output w_video_r_vdp_5_3;
output w_video_g_vdp_3_3;
output w_video_g_vdp_4_3;
output w_video_g_vdp_5_3;
output w_video_b_vdp_3_15;
output n37_3;
output w_video_b_vdp_3_20;
output n48_6;
output w_video_b_vdp_3_22;
output w_video_b_vdp_4_20;
output w_video_b_vdp_5_20;
output w_video_r_vdp_3_20;
output w_video_r_vdp_4_20;
output w_video_r_vdp_5_20;
output w_video_g_vdp_3_20;
output w_video_g_vdp_4_20;
output w_video_g_vdp_5_20;
output n37_5;
output n178_20;
output n37_9;
output [2:1] w_video_r_vdp;
output [2:1] w_video_g_vdp;
output [2:1] w_video_b_vdp;
output [3:0] ff_palette_addr;
output [1:0] ff_palette_addr_g5;
wire n49_3;
wire n50_3;
wire n51_3;
wire n55_3;
wire n56_3;
wire n57_3;
wire n61_3;
wire n62_3;
wire n63_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n181_3;
wire n220_3;
wire n221_3;
wire n232_3;
wire n233_3;
wire n234_3;
wire n235_3;
wire n236_3;
wire n237_3;
wire n238_3;
wire n239_3;
wire n282_3;
wire n283_3;
wire n284_3;
wire n288_3;
wire n289_3;
wire n290_3;
wire n294_3;
wire n295_3;
wire n296_3;
wire n318_3;
wire ff_yjk_r_5_6;
wire n65_5;
wire n64_5;
wire n59_5;
wire n58_5;
wire n53_5;
wire n52_5;
wire n178_4;
wire n178_5;
wire n178_6;
wire n179_4;
wire n181_4;
wire n220_4;
wire n220_5;
wire n220_6;
wire n220_7;
wire n221_4;
wire n221_5;
wire n232_4;
wire n235_4;
wire n239_4;
wire n275_4;
wire n178_7;
wire n178_8;
wire n178_10;
wire n178_11;
wire n178_12;
wire n178_13;
wire n181_5;
wire n220_8;
wire n220_9;
wire n220_10;
wire n178_14;
wire n178_15;
wire n178_16;
wire n178_17;
wire n178_18;
wire n220_12;
wire n464_5;
wire n179_7;
wire n285_7;
wire n286_7;
wire n291_7;
wire n292_7;
wire n297_7;
wire n298_7;
wire n275_6;
wire n220_14;
wire ff_sprite_color_out;
wire ff_yjk_en;
wire w_video_b_vdp_3_9;
wire w_video_b_vdp_3_11;
wire w_video_b_vdp_4_11;
wire w_video_b_vdp_5_11;
wire w_video_r_vdp_3_11;
wire w_video_r_vdp_4_11;
wire w_video_r_vdp_5_11;
wire w_video_g_vdp_3_11;
wire w_video_g_vdp_4_11;
wire w_video_g_vdp_5_11;
wire [7:0] ff_grp7_color_code;
wire [5:1] ff_yjk_r;
wire [5:1] ff_yjk_g;
wire [5:1] ff_yjk_b;
wire VCC;
wire GND;
  LUT4 n37_s0 (
    .F(n37_3),
    .I0(ff_sprite_color_out),
    .I1(ff_yjk_en),
    .I2(reg_r0_disp_mode[2]),
    .I3(n37_9) 
);
defparam n37_s0.INIT=16'h4000;
  LUT3 n49_s0 (
    .F(n49_3),
    .I0(ff_yjk_r[5]),
    .I1(ff_grp7_color_code[4]),
    .I2(n37_3) 
);
defparam n49_s0.INIT=8'hAC;
  LUT3 n50_s0 (
    .F(n50_3),
    .I0(ff_yjk_r[4]),
    .I1(ff_grp7_color_code[3]),
    .I2(n37_3) 
);
defparam n50_s0.INIT=8'hAC;
  LUT3 n51_s0 (
    .F(n51_3),
    .I0(ff_yjk_r[3]),
    .I1(ff_grp7_color_code[2]),
    .I2(n37_3) 
);
defparam n51_s0.INIT=8'hAC;
  LUT3 n55_s0 (
    .F(n55_3),
    .I0(ff_yjk_g[5]),
    .I1(ff_grp7_color_code[7]),
    .I2(n37_3) 
);
defparam n55_s0.INIT=8'hAC;
  LUT3 n56_s0 (
    .F(n56_3),
    .I0(ff_yjk_g[4]),
    .I1(ff_grp7_color_code[6]),
    .I2(n37_3) 
);
defparam n56_s0.INIT=8'hAC;
  LUT3 n57_s0 (
    .F(n57_3),
    .I0(ff_yjk_g[3]),
    .I1(ff_grp7_color_code[5]),
    .I2(n37_3) 
);
defparam n57_s0.INIT=8'hAC;
  LUT3 n61_s0 (
    .F(n61_3),
    .I0(ff_yjk_b[5]),
    .I1(ff_grp7_color_code[1]),
    .I2(n37_3) 
);
defparam n61_s0.INIT=8'hAC;
  LUT3 n62_s0 (
    .F(n62_3),
    .I0(ff_yjk_b[4]),
    .I1(ff_grp7_color_code[0]),
    .I2(n37_3) 
);
defparam n62_s0.INIT=8'hAC;
  LUT3 n63_s0 (
    .F(n63_3),
    .I0(ff_yjk_b[3]),
    .I1(ff_grp7_color_code[1]),
    .I2(n37_3) 
);
defparam n63_s0.INIT=8'hAC;
  LUT4 n178_s0 (
    .F(n178_3),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(n178_4),
    .I2(n178_5),
    .I3(n178_6) 
);
defparam n178_s0.INIT=16'hF0F8;
  LUT4 n179_s0 (
    .F(n179_3),
    .I0(n178_6),
    .I1(n179_4),
    .I2(reg_r7_frame_col_Z[2]),
    .I3(n179_7) 
);
defparam n179_s0.INIT=16'hFF10;
  LUT4 n180_s0 (
    .F(n180_3),
    .I0(n178_6),
    .I1(n179_7),
    .I2(reg_r7_frame_col_Z[1]),
    .I3(n179_4) 
);
defparam n180_s0.INIT=16'hFF10;
  LUT4 n181_s0 (
    .F(n181_3),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(n178_4),
    .I2(n181_4),
    .I3(n178_6) 
);
defparam n181_s0.INIT=16'hF0F8;
  LUT4 n220_s0 (
    .F(n220_3),
    .I0(n220_4),
    .I1(n220_5),
    .I2(n220_6),
    .I3(n220_7) 
);
defparam n220_s0.INIT=16'h3533;
  LUT4 n221_s0 (
    .F(n221_3),
    .I0(n221_4),
    .I1(n221_5),
    .I2(n220_6),
    .I3(n220_7) 
);
defparam n221_s0.INIT=16'h3A33;
  LUT4 n232_s0 (
    .F(n232_3),
    .I0(n232_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[7]),
    .I3(w_sp_color_code_en) 
);
defparam n232_s0.INIT=16'h44F0;
  LUT3 n233_s0 (
    .F(n233_3),
    .I0(w_color_code_graphic4567[6]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n233_s0.INIT=8'hCA;
  LUT3 n234_s0 (
    .F(n234_3),
    .I0(w_color_code_graphic4567[5]),
    .I1(w_sp_color_code[2]),
    .I2(w_sp_color_code_en) 
);
defparam n234_s0.INIT=8'hCA;
  LUT4 n235_s0 (
    .F(n235_3),
    .I0(n235_4),
    .I1(w_sp_color_code[3]),
    .I2(w_color_code_graphic4567[4]),
    .I3(w_sp_color_code_en) 
);
defparam n235_s0.INIT=16'h44F0;
  LUT3 n236_s0 (
    .F(n236_3),
    .I0(n235_4),
    .I1(w_color_code_graphic4567[3]),
    .I2(w_sp_color_code_en) 
);
defparam n236_s0.INIT=8'h5C;
  LUT3 n237_s0 (
    .F(n237_3),
    .I0(n235_4),
    .I1(w_color_code_graphic4567[2]),
    .I2(w_sp_color_code_en) 
);
defparam n237_s0.INIT=8'h5C;
  LUT4 n238_s0 (
    .F(n238_3),
    .I0(w_sp_color_code[3]),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[1]),
    .I3(w_sp_color_code_en) 
);
defparam n238_s0.INIT=16'h88F0;
  LUT4 n239_s0 (
    .F(n239_3),
    .I0(n239_4),
    .I1(w_sp_color_code[0]),
    .I2(w_color_code_graphic4567[0]),
    .I3(w_sp_color_code_en) 
);
defparam n239_s0.INIT=16'hEEF0;
  LUT3 n282_s0 (
    .F(n282_3),
    .I0(w_yjk_r[5]),
    .I1(reg_r7_frame_col_Z[4]),
    .I2(n275_4) 
);
defparam n282_s0.INIT=8'hAC;
  LUT3 n283_s0 (
    .F(n283_3),
    .I0(w_yjk_r[4]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(n275_4) 
);
defparam n283_s0.INIT=8'hAC;
  LUT3 n284_s0 (
    .F(n284_3),
    .I0(w_yjk_r[3]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(n275_4) 
);
defparam n284_s0.INIT=8'hAC;
  LUT3 n288_s0 (
    .F(n288_3),
    .I0(w_yjk_g[5]),
    .I1(reg_r7_frame_col_Z[7]),
    .I2(n275_4) 
);
defparam n288_s0.INIT=8'hAC;
  LUT3 n289_s0 (
    .F(n289_3),
    .I0(w_yjk_g[4]),
    .I1(reg_r7_frame_col_Z[6]),
    .I2(n275_4) 
);
defparam n289_s0.INIT=8'hAC;
  LUT3 n290_s0 (
    .F(n290_3),
    .I0(w_yjk_g[3]),
    .I1(reg_r7_frame_col_Z[5]),
    .I2(n275_4) 
);
defparam n290_s0.INIT=8'hAC;
  LUT3 n294_s0 (
    .F(n294_3),
    .I0(w_yjk_b[5]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n275_4) 
);
defparam n294_s0.INIT=8'hAC;
  LUT3 n295_s0 (
    .F(n295_3),
    .I0(w_yjk_b[4]),
    .I1(reg_r7_frame_col_Z[0]),
    .I2(n275_4) 
);
defparam n295_s0.INIT=8'hAC;
  LUT3 n296_s0 (
    .F(n296_3),
    .I0(w_yjk_b[3]),
    .I1(reg_r7_frame_col_Z[1]),
    .I2(n275_4) 
);
defparam n296_s0.INIT=8'hAC;
  LUT3 n318_s0 (
    .F(n318_3),
    .I0(w_yjk_en),
    .I1(reg_r25_yjk_Z),
    .I2(n275_4) 
);
defparam n318_s0.INIT=8'hA3;
  LUT3 ff_yjk_r_5_s2 (
    .F(ff_yjk_r_5_6),
    .I0(n275_4),
    .I1(reg_r25_yjk_Z),
    .I2(n464_5) 
);
defparam ff_yjk_r_5_s2.INIT=8'hB0;
  LUT2 w_video_b_vdp_3_s13 (
    .F(w_video_b_vdp_3_20),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam w_video_b_vdp_3_s13.INIT=4'h6;
  LUT3 n48_s3 (
    .F(n48_6),
    .I0(reg_r25_yjk_Z),
    .I1(reg_r0_disp_mode[2]),
    .I2(n37_9) 
);
defparam n48_s3.INIT=8'h40;
  LUT2 n65_s1 (
    .F(n65_5),
    .I0(ff_yjk_b[1]),
    .I1(n37_3) 
);
defparam n65_s1.INIT=4'h8;
  LUT2 n64_s1 (
    .F(n64_5),
    .I0(ff_yjk_b[2]),
    .I1(n37_3) 
);
defparam n64_s1.INIT=4'h8;
  LUT2 n59_s1 (
    .F(n59_5),
    .I0(ff_yjk_g[1]),
    .I1(n37_3) 
);
defparam n59_s1.INIT=4'h8;
  LUT2 n58_s1 (
    .F(n58_5),
    .I0(ff_yjk_g[2]),
    .I1(n37_3) 
);
defparam n58_s1.INIT=4'h8;
  LUT2 n53_s1 (
    .F(n53_5),
    .I0(ff_yjk_r[1]),
    .I1(n37_3) 
);
defparam n53_s1.INIT=4'h8;
  LUT2 n52_s1 (
    .F(n52_5),
    .I0(ff_yjk_r[2]),
    .I1(n37_3) 
);
defparam n52_s1.INIT=4'h8;
  LUT4 w_video_b_vdp_3_s14 (
    .F(w_video_b_vdp_3_22),
    .I0(w_video_b_vdp_3_11),
    .I1(w_video_b_vdp_3_12),
    .I2(w_video_b_vdp_3_9),
    .I3(w_palette_data_rb_0_6) 
);
defparam w_video_b_vdp_3_s14.INIT=16'h0A0C;
  LUT4 w_video_b_vdp_4_s13 (
    .F(w_video_b_vdp_4_20),
    .I0(w_video_b_vdp_4_12),
    .I1(w_video_b_vdp_4_11),
    .I2(w_video_b_vdp_3_9),
    .I3(w_palette_data_rb_0_6) 
);
defparam w_video_b_vdp_4_s13.INIT=16'h0C0A;
  LUT4 w_video_b_vdp_5_s13 (
    .F(w_video_b_vdp_5_20),
    .I0(w_video_b_vdp_5_12),
    .I1(w_video_b_vdp_5_11),
    .I2(w_video_b_vdp_3_9),
    .I3(w_palette_data_rb_0_6) 
);
defparam w_video_b_vdp_5_s13.INIT=16'h0C0A;
  LUT4 w_video_r_vdp_3_s13 (
    .F(w_video_r_vdp_3_20),
    .I0(w_video_r_vdp_3_12),
    .I1(w_video_r_vdp_3_11),
    .I2(w_video_b_vdp_3_9),
    .I3(w_palette_data_rb_0_6) 
);
defparam w_video_r_vdp_3_s13.INIT=16'h0C0A;
  LUT4 w_video_r_vdp_4_s13 (
    .F(w_video_r_vdp_4_20),
    .I0(w_video_r_vdp_4_12),
    .I1(w_video_r_vdp_4_11),
    .I2(w_video_b_vdp_3_9),
    .I3(w_palette_data_rb_0_6) 
);
defparam w_video_r_vdp_4_s13.INIT=16'h0C0A;
  LUT4 w_video_r_vdp_5_s13 (
    .F(w_video_r_vdp_5_20),
    .I0(w_video_r_vdp_5_12),
    .I1(w_video_r_vdp_5_11),
    .I2(w_video_b_vdp_3_9),
    .I3(w_palette_data_rb_0_6) 
);
defparam w_video_r_vdp_5_s13.INIT=16'h0C0A;
  LUT4 w_video_g_vdp_3_s13 (
    .F(w_video_g_vdp_3_20),
    .I0(w_video_g_vdp_3_12),
    .I1(w_video_g_vdp_3_11),
    .I2(w_video_b_vdp_3_9),
    .I3(w_palette_data_rb_0_6) 
);
defparam w_video_g_vdp_3_s13.INIT=16'h0C0A;
  LUT4 w_video_g_vdp_4_s13 (
    .F(w_video_g_vdp_4_20),
    .I0(w_video_g_vdp_4_12),
    .I1(w_video_g_vdp_4_11),
    .I2(w_video_b_vdp_3_9),
    .I3(w_palette_data_rb_0_6) 
);
defparam w_video_g_vdp_4_s13.INIT=16'h0C0A;
  LUT4 w_video_g_vdp_5_s13 (
    .F(w_video_g_vdp_5_20),
    .I0(w_video_g_vdp_5_12),
    .I1(w_video_g_vdp_5_11),
    .I2(w_video_b_vdp_3_9),
    .I3(w_palette_data_rb_0_6) 
);
defparam w_video_g_vdp_5_s13.INIT=16'h0C0A;
  LUT4 n178_s1 (
    .F(n178_4),
    .I0(n178_7),
    .I1(w_color_code_text12[1]),
    .I2(n178_8),
    .I3(n178_20) 
);
defparam n178_s1.INIT=16'h030A;
  LUT4 n178_s2 (
    .F(n178_5),
    .I0(n178_10),
    .I1(n178_11),
    .I2(reg_r7_frame_col_Z[3]),
    .I3(n275_4) 
);
defparam n178_s2.INIT=16'hEEF0;
  LUT4 n178_s3 (
    .F(n178_6),
    .I0(n178_12),
    .I1(n178_10),
    .I2(n178_13),
    .I3(n275_4) 
);
defparam n178_s3.INIT=16'hEF00;
  LUT4 n179_s1 (
    .F(n179_4),
    .I0(n178_7),
    .I1(w_color_code_text12[1]),
    .I2(n178_20),
    .I3(n275_4) 
);
defparam n179_s1.INIT=16'hC500;
  LUT4 n181_s1 (
    .F(n181_4),
    .I0(n178_12),
    .I1(n181_5),
    .I2(reg_r7_frame_col_Z[0]),
    .I3(n275_4) 
);
defparam n181_s1.INIT=16'hEEF0;
  LUT4 n220_s1 (
    .F(n220_4),
    .I0(n220_8),
    .I1(n178_10),
    .I2(n220_9),
    .I3(w_dot_state[1]) 
);
defparam n220_s1.INIT=16'h0305;
  LUT3 n220_s2 (
    .F(n220_5),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r7_frame_col_Z[3]),
    .I2(w_dot_state[1]) 
);
defparam n220_s2.INIT=8'h35;
  LUT4 n220_s3 (
    .F(n220_6),
    .I0(n178_7),
    .I1(n178_20),
    .I2(n178_12),
    .I3(n220_10) 
);
defparam n220_s3.INIT=16'h0E00;
  LUT4 n220_s4 (
    .F(n220_7),
    .I0(n178_10),
    .I1(n178_8),
    .I2(n220_14),
    .I3(n275_4) 
);
defparam n220_s4.INIT=16'hEF00;
  LUT4 n221_s1 (
    .F(n221_4),
    .I0(n178_12),
    .I1(n181_5),
    .I2(n178_8),
    .I3(w_dot_state[1]) 
);
defparam n221_s1.INIT=16'hF0EE;
  LUT3 n221_s2 (
    .F(n221_5),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r7_frame_col_Z[2]),
    .I2(w_dot_state[1]) 
);
defparam n221_s2.INIT=8'h35;
  LUT3 n232_s1 (
    .F(n232_4),
    .I0(w_sp_color_code[0]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[2]) 
);
defparam n232_s1.INIT=8'h0E;
  LUT4 n235_s1 (
    .F(n235_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[0]),
    .I2(w_sp_color_code[3]),
    .I3(w_sp_color_code[1]) 
);
defparam n235_s1.INIT=16'h00EF;
  LUT3 n239_s1 (
    .F(n239_4),
    .I0(w_sp_color_code[2]),
    .I1(w_sp_color_code[1]),
    .I2(w_sp_color_code[3]) 
);
defparam n239_s1.INIT=8'h10;
  LUT3 n275_s1 (
    .F(n275_4),
    .I0(w_window_x),
    .I1(w_prewindow_y),
    .I2(reg_r1_disp_on_Z) 
);
defparam n275_s1.INIT=8'h80;
  LUT2 n37_s2 (
    .F(n37_5),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]) 
);
defparam n37_s2.INIT=4'h8;
  LUT3 n178_s4 (
    .F(n178_7),
    .I0(w_sp_color_code[1]),
    .I1(w_sp_color_code_en),
    .I2(n178_14) 
);
defparam n178_s4.INIT=8'h47;
  LUT4 n178_s5 (
    .F(n178_8),
    .I0(n178_15),
    .I1(n178_16),
    .I2(w_color_code_text12[2]),
    .I3(n178_20) 
);
defparam n178_s5.INIT=16'hF0EE;
  LUT4 n178_s7 (
    .F(n178_10),
    .I0(w_sp_color_code[3]),
    .I1(n178_17),
    .I2(n178_20),
    .I3(w_sp_color_code_en) 
);
defparam n178_s7.INIT=16'h0A0C;
  LUT2 n178_s8 (
    .F(n178_11),
    .I0(w_color_code_text12[3]),
    .I1(n178_20) 
);
defparam n178_s8.INIT=4'h8;
  LUT4 n178_s9 (
    .F(n178_12),
    .I0(w_sp_color_code[0]),
    .I1(n178_18),
    .I2(n178_20),
    .I3(w_sp_color_code_en) 
);
defparam n178_s9.INIT=16'h0A0C;
  LUT4 n178_s10 (
    .F(n178_13),
    .I0(w_color_code_text12[0]),
    .I1(w_color_code_text12[3]),
    .I2(n178_20),
    .I3(reg_r8_col0_on_Z) 
);
defparam n178_s10.INIT=16'h001F;
  LUT2 n181_s2 (
    .F(n181_5),
    .I0(w_color_code_text12[0]),
    .I1(n178_20) 
);
defparam n181_s2.INIT=4'h8;
  LUT4 n220_s5 (
    .F(n220_8),
    .I0(w_sp_color_code[1]),
    .I1(n178_14),
    .I2(n178_20),
    .I3(w_sp_color_code_en) 
);
defparam n220_s5.INIT=16'h0A0C;
  LUT4 n220_s6 (
    .F(n220_9),
    .I0(w_color_code_text12[1]),
    .I1(w_color_code_text12[3]),
    .I2(w_dot_state[1]),
    .I3(n178_20) 
);
defparam n220_s6.INIT=16'hCA00;
  LUT4 n220_s7 (
    .F(n220_10),
    .I0(n178_20),
    .I1(n220_12),
    .I2(w_dot_state[1]),
    .I3(reg_r8_col0_on_Z) 
);
defparam n220_s7.INIT=16'h000D;
  LUT3 n178_s11 (
    .F(n178_14),
    .I0(w_color_code_graphic123m[1]),
    .I1(w_color_code_graphic4567[1]),
    .I2(ff_vram_address_16_9) 
);
defparam n178_s11.INIT=8'hAC;
  LUT2 n178_s12 (
    .F(n178_15),
    .I0(w_sp_color_code_en),
    .I1(w_sp_color_code[2]) 
);
defparam n178_s12.INIT=4'h8;
  LUT4 n178_s13 (
    .F(n178_16),
    .I0(w_color_code_graphic123m[2]),
    .I1(w_color_code_graphic4567[2]),
    .I2(w_sp_color_code_en),
    .I3(ff_vram_address_16_9) 
);
defparam n178_s13.INIT=16'h0A0C;
  LUT3 n178_s14 (
    .F(n178_17),
    .I0(w_color_code_graphic123m[3]),
    .I1(w_color_code_graphic4567[3]),
    .I2(ff_vram_address_16_9) 
);
defparam n178_s14.INIT=8'hAC;
  LUT3 n178_s15 (
    .F(n178_18),
    .I0(w_color_code_graphic123m[0]),
    .I1(w_color_code_graphic4567[0]),
    .I2(ff_vram_address_16_9) 
);
defparam n178_s15.INIT=8'hAC;
  LUT2 n220_s9 (
    .F(n220_12),
    .I0(w_color_code_text12[1]),
    .I1(w_color_code_text12[0]) 
);
defparam n220_s9.INIT=4'h1;
  LUT4 n178_s16 (
    .F(n178_20),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]),
    .I3(w_logical_vram_addr_nam_11_6) 
);
defparam n178_s16.INIT=16'h0700;
  LUT3 n464_s1 (
    .F(n464_5),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_enable) 
);
defparam n464_s1.INIT=8'h90;
  LUT4 n37_s4 (
    .F(n37_9),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n37_s4.INIT=16'h1000;
  LUT4 n179_s3 (
    .F(n179_7),
    .I0(n178_8),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n179_s3.INIT=16'h8000;
  LUT4 n285_s2 (
    .F(n285_7),
    .I0(w_yjk_r[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n285_s2.INIT=16'h8000;
  LUT4 n286_s2 (
    .F(n286_7),
    .I0(w_yjk_r[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n286_s2.INIT=16'h8000;
  LUT4 n291_s2 (
    .F(n291_7),
    .I0(w_yjk_g[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n291_s2.INIT=16'h8000;
  LUT4 n292_s2 (
    .F(n292_7),
    .I0(w_yjk_g[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n292_s2.INIT=16'h8000;
  LUT4 n297_s2 (
    .F(n297_7),
    .I0(w_yjk_b[2]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n297_s2.INIT=16'h8000;
  LUT4 n298_s2 (
    .F(n298_7),
    .I0(w_yjk_b[1]),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n298_s2.INIT=16'h8000;
  LUT4 n275_s2 (
    .F(n275_6),
    .I0(w_sp_color_code_en),
    .I1(w_window_x),
    .I2(w_prewindow_y),
    .I3(reg_r1_disp_on_Z) 
);
defparam n275_s2.INIT=16'h8000;
  LUT4 n220_s10 (
    .F(n220_14),
    .I0(reg_r8_col0_on_Z),
    .I1(w_color_code_text12[3]),
    .I2(n178_20),
    .I3(w_dot_state[1]) 
);
defparam n220_s10.INIT=16'h1500;
  DFFRE ff_video_r_2_s0 (
    .Q(w_video_r_vdp[2]),
    .D(n52_5),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_video_r_1_s0 (
    .Q(w_video_r_vdp[1]),
    .D(n53_5),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_video_g_2_s0 (
    .Q(w_video_g_vdp[2]),
    .D(n58_5),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_video_g_1_s0 (
    .Q(w_video_g_vdp[1]),
    .D(n59_5),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_video_b_2_s0 (
    .Q(w_video_b_vdp[2]),
    .D(n64_5),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_video_b_1_s0 (
    .Q(w_video_b_vdp[1]),
    .D(n65_5),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_palette_addr_3_s0 (
    .Q(ff_palette_addr[3]),
    .D(n178_3),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_palette_addr_2_s0 (
    .Q(ff_palette_addr[2]),
    .D(n179_3),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_palette_addr_1_s0 (
    .Q(ff_palette_addr[1]),
    .D(n180_3),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_palette_addr_0_s0 (
    .Q(ff_palette_addr[0]),
    .D(n181_3),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_palette_addr_g5_1_s0 (
    .Q(ff_palette_addr_g5[1]),
    .D(n220_3),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_palette_addr_g5_0_s0 (
    .Q(ff_palette_addr_g5[0]),
    .D(n221_3),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_grp7_color_code_7_s0 (
    .Q(ff_grp7_color_code[7]),
    .D(n232_3),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_grp7_color_code_6_s0 (
    .Q(ff_grp7_color_code[6]),
    .D(n233_3),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_grp7_color_code_5_s0 (
    .Q(ff_grp7_color_code[5]),
    .D(n234_3),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_grp7_color_code_4_s0 (
    .Q(ff_grp7_color_code[4]),
    .D(n235_3),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_grp7_color_code_3_s0 (
    .Q(ff_grp7_color_code[3]),
    .D(n236_3),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_grp7_color_code_2_s0 (
    .Q(ff_grp7_color_code[2]),
    .D(n237_3),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_grp7_color_code_1_s0 (
    .Q(ff_grp7_color_code[1]),
    .D(n238_3),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_grp7_color_code_0_s0 (
    .Q(ff_grp7_color_code[0]),
    .D(n239_3),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_sprite_color_out_s0 (
    .Q(ff_sprite_color_out),
    .D(n275_6),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE ff_yjk_r_5_s0 (
    .Q(ff_yjk_r[5]),
    .D(n282_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n207_5) 
);
  DFFRE ff_yjk_r_4_s0 (
    .Q(ff_yjk_r[4]),
    .D(n283_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n207_5) 
);
  DFFRE ff_yjk_r_3_s0 (
    .Q(ff_yjk_r[3]),
    .D(n284_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n207_5) 
);
  DFFRE ff_yjk_r_2_s0 (
    .Q(ff_yjk_r[2]),
    .D(n285_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n207_5) 
);
  DFFRE ff_yjk_r_1_s0 (
    .Q(ff_yjk_r[1]),
    .D(n286_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n207_5) 
);
  DFFRE ff_yjk_g_5_s0 (
    .Q(ff_yjk_g[5]),
    .D(n288_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n207_5) 
);
  DFFRE ff_yjk_g_4_s0 (
    .Q(ff_yjk_g[4]),
    .D(n289_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n207_5) 
);
  DFFRE ff_yjk_g_3_s0 (
    .Q(ff_yjk_g[3]),
    .D(n290_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n207_5) 
);
  DFFRE ff_yjk_g_2_s0 (
    .Q(ff_yjk_g[2]),
    .D(n291_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n207_5) 
);
  DFFRE ff_yjk_g_1_s0 (
    .Q(ff_yjk_g[1]),
    .D(n292_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n207_5) 
);
  DFFRE ff_yjk_b_5_s0 (
    .Q(ff_yjk_b[5]),
    .D(n294_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n207_5) 
);
  DFFRE ff_yjk_b_4_s0 (
    .Q(ff_yjk_b[4]),
    .D(n295_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n207_5) 
);
  DFFRE ff_yjk_b_3_s0 (
    .Q(ff_yjk_b[3]),
    .D(n296_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n207_5) 
);
  DFFRE ff_yjk_b_2_s0 (
    .Q(ff_yjk_b[2]),
    .D(n297_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n207_5) 
);
  DFFRE ff_yjk_b_1_s0 (
    .Q(ff_yjk_b[1]),
    .D(n298_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_yjk_r_5_6),
    .RESET(n207_5) 
);
  DFFRE ff_yjk_en_s0 (
    .Q(ff_yjk_en),
    .D(n318_3),
    .CLK(O_sdram_clk_d),
    .CE(n464_5),
    .RESET(n207_5) 
);
  DFFRE w_video_b_vdp_3_s0 (
    .Q(w_video_b_vdp_3_3),
    .D(w_video_b_vdp_3_22),
    .CLK(O_sdram_clk_d),
    .CE(w_video_b_vdp_3_15),
    .RESET(n207_5) 
);
  DFF w_video_b_vdp_3_s6 (
    .Q(w_video_b_vdp_3_9),
    .D(n207_5),
    .CLK(O_sdram_clk_d) 
);
  DFF w_video_b_vdp_3_s8 (
    .Q(w_video_b_vdp_3_11),
    .D(n63_3),
    .CLK(O_sdram_clk_d) 
);
  DFFRE w_video_b_vdp_4_s0 (
    .Q(w_video_b_vdp_4_3),
    .D(w_video_b_vdp_4_20),
    .CLK(O_sdram_clk_d),
    .CE(w_video_b_vdp_3_15),
    .RESET(n207_5) 
);
  DFF w_video_b_vdp_4_s8 (
    .Q(w_video_b_vdp_4_11),
    .D(n62_3),
    .CLK(O_sdram_clk_d) 
);
  DFFRE w_video_b_vdp_5_s0 (
    .Q(w_video_b_vdp_5_3),
    .D(w_video_b_vdp_5_20),
    .CLK(O_sdram_clk_d),
    .CE(w_video_b_vdp_3_15),
    .RESET(n207_5) 
);
  DFF w_video_b_vdp_5_s8 (
    .Q(w_video_b_vdp_5_11),
    .D(n61_3),
    .CLK(O_sdram_clk_d) 
);
  DFFRE w_video_r_vdp_3_s0 (
    .Q(w_video_r_vdp_3_3),
    .D(w_video_r_vdp_3_20),
    .CLK(O_sdram_clk_d),
    .CE(w_video_b_vdp_3_15),
    .RESET(n207_5) 
);
  DFF w_video_r_vdp_3_s8 (
    .Q(w_video_r_vdp_3_11),
    .D(n51_3),
    .CLK(O_sdram_clk_d) 
);
  DFFRE w_video_r_vdp_4_s0 (
    .Q(w_video_r_vdp_4_3),
    .D(w_video_r_vdp_4_20),
    .CLK(O_sdram_clk_d),
    .CE(w_video_b_vdp_3_15),
    .RESET(n207_5) 
);
  DFF w_video_r_vdp_4_s8 (
    .Q(w_video_r_vdp_4_11),
    .D(n50_3),
    .CLK(O_sdram_clk_d) 
);
  DFFRE w_video_r_vdp_5_s0 (
    .Q(w_video_r_vdp_5_3),
    .D(w_video_r_vdp_5_20),
    .CLK(O_sdram_clk_d),
    .CE(w_video_b_vdp_3_15),
    .RESET(n207_5) 
);
  DFF w_video_r_vdp_5_s8 (
    .Q(w_video_r_vdp_5_11),
    .D(n49_3),
    .CLK(O_sdram_clk_d) 
);
  DFFRE w_video_g_vdp_3_s0 (
    .Q(w_video_g_vdp_3_3),
    .D(w_video_g_vdp_3_20),
    .CLK(O_sdram_clk_d),
    .CE(w_video_b_vdp_3_15),
    .RESET(n207_5) 
);
  DFF w_video_g_vdp_3_s8 (
    .Q(w_video_g_vdp_3_11),
    .D(n57_3),
    .CLK(O_sdram_clk_d) 
);
  DFFRE w_video_g_vdp_4_s0 (
    .Q(w_video_g_vdp_4_3),
    .D(w_video_g_vdp_4_20),
    .CLK(O_sdram_clk_d),
    .CE(w_video_b_vdp_3_15),
    .RESET(n207_5) 
);
  DFF w_video_g_vdp_4_s8 (
    .Q(w_video_g_vdp_4_11),
    .D(n56_3),
    .CLK(O_sdram_clk_d) 
);
  DFFRE w_video_g_vdp_5_s0 (
    .Q(w_video_g_vdp_5_3),
    .D(w_video_g_vdp_5_20),
    .CLK(O_sdram_clk_d),
    .CE(w_video_b_vdp_3_15),
    .RESET(n207_5) 
);
  DFF w_video_g_vdp_5_s8 (
    .Q(w_video_g_vdp_5_11),
    .D(n55_3),
    .CLK(O_sdram_clk_d) 
);
  DFFR w_video_b_vdp_3_s9 (
    .Q(w_video_b_vdp_3_15),
    .D(ff_enable),
    .CLK(O_sdram_clk_d),
    .RESET(w_video_b_vdp_3_20) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_colordec */
module vdp_text12 (
  O_sdram_clk_d,
  n207_5,
  reg_r1_bl_clks_Z,
  ff_pat_gen_7_9,
  ff_enable,
  ff_pat_gen_7_7,
  pramadr_16_3,
  n1100_6,
  n1100_7,
  n724_6,
  ff_sp_predraw_end_10,
  n720_5,
  w_vram_data,
  w_dot_state,
  reg_r7_frame_col_Z,
  reg_r12_blink_mode_Z,
  reg_r2_pt_nam_addr_Z,
  w_pre_dot_counter_x,
  reg_r4_pt_gen_addr_Z,
  w_pre_dot_counter_y,
  reg_r10r3_col_addr_Z,
  w_pre_dot_counter_yp,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  reg_r13_blink_period_Z,
  ff_reset,
  ff_tx_vram_read_en,
  ff_tx_vram_read_en2,
  n100_6,
  w_logical_vram_addr_nam_11_6,
  n100_8,
  n1017_7,
  n1018_6,
  n1011_7,
  w_vram_address_text12,
  w_color_code_text12
)
;
input O_sdram_clk_d;
input n207_5;
input reg_r1_bl_clks_Z;
input ff_pat_gen_7_9;
input ff_enable;
input ff_pat_gen_7_7;
input pramadr_16_3;
input n1100_6;
input n1100_7;
input n724_6;
input ff_sp_predraw_end_10;
input n720_5;
input [7:0] w_vram_data;
input [1:0] w_dot_state;
input [7:0] reg_r7_frame_col_Z;
input [7:0] reg_r12_blink_mode_Z;
input [6:0] reg_r2_pt_nam_addr_Z;
input [8:0] w_pre_dot_counter_x;
input [5:0] reg_r4_pt_gen_addr_Z;
input [2:0] w_pre_dot_counter_y;
input [10:3] reg_r10r3_col_addr_Z;
input [8:6] w_pre_dot_counter_yp;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
input [7:0] reg_r13_blink_period_Z;
input [6:6] ff_reset;
output ff_tx_vram_read_en;
output ff_tx_vram_read_en2;
output n100_6;
output w_logical_vram_addr_nam_11_6;
output n100_8;
output n1017_7;
output n1018_6;
output n1011_7;
output [16:0] w_vram_address_text12;
output [3:0] w_color_code_text12;
wire w_tx_color_7_2;
wire w_tx_color_6_2;
wire w_tx_color_5_2;
wire w_tx_color_4_2;
wire n86_2;
wire n87_2;
wire n88_2;
wire n89_2;
wire n1011_3;
wire n74_3;
wire n83_3;
wire n967_3;
wire n166_4;
wire n682_3;
wire n683_3;
wire n684_3;
wire n685_3;
wire n686_3;
wire n687_3;
wire n688_3;
wire n236_24;
wire n237_19;
wire n238_19;
wire n239_19;
wire n240_19;
wire n243_19;
wire n244_19;
wire n245_19;
wire n246_19;
wire n247_19;
wire n248_19;
wire n249_19;
wire n250_19;
wire n251_19;
wire n252_19;
wire n708_11;
wire n709_10;
wire n710_10;
wire n711_10;
wire n712_10;
wire n713_10;
wire n714_10;
wire n507_4;
wire n733_4;
wire ff_dot_counter24_3_6;
wire ff_tx_prewindow_x_6;
wire ff_tx_window_x_6;
wire ff_pattern_num_7_6;
wire ff_tx_char_counter_start_of_line_11_6;
wire ff_prepattern_7_7;
wire ff_blink_period_cnt_3_6;
wire ff_tx_vram_read_en_6;
wire ff_tx_vram_read_en2_6;
wire ff_pattern_7_6;
wire ff_tx_char_counter_x_6_7;
wire ff_ramadr_16_7;
wire n427_12;
wire n426_12;
wire n425_12;
wire n424_12;
wire n423_12;
wire n422_12;
wire n421_14;
wire n111_6;
wire n849_6;
wire n848_6;
wire n847_6;
wire n818_6;
wire n817_6;
wire n816_6;
wire n800_5;
wire n689_5;
wire n119_6;
wire n118_6;
wire n241_22;
wire n242_23;
wire n242_22;
wire n1011_4;
wire n74_4;
wire n166_5;
wire n682_4;
wire n1017_5;
wire n1016_4;
wire n236_26;
wire n708_12;
wire n507_5;
wire n507_6;
wire ff_tx_prewindow_x_7;
wire ff_tx_char_counter_start_of_line_11_8;
wire ff_blink_period_cnt_3_7;
wire ff_tx_vram_read_en_7;
wire ff_tx_vram_read_en2_7;
wire ff_pattern_7_7;
wire ff_tx_char_counter_x_6_8;
wire n424_13;
wire n423_13;
wire n421_15;
wire n847_7;
wire n1016_5;
wire n1016_6;
wire n236_27;
wire ff_tx_prewindow_x_8;
wire ff_tx_char_counter_x_6_9;
wire n1016_7;
wire n1016_8;
wire n1016_9;
wire n1016_10;
wire ff_tx_char_counter_start_of_line_11_11;
wire ff_prepattern_7_10;
wire ff_tx_vram_read_en2_10;
wire ff_ramadr_16_10;
wire n100_10;
wire w_logical_vram_addr_nam_11_8;
wire n850_8;
wire n1016_12;
wire ff_tx_char_counter_start_of_line_11_13;
wire n100_12;
wire n715_14;
wire ff_is_foreground_9;
wire n252_22;
wire n251_22;
wire n250_22;
wire n249_22;
wire n248_22;
wire n247_22;
wire n246_22;
wire n245_22;
wire n244_22;
wire n243_22;
wire n240_22;
wire n239_22;
wire n238_22;
wire n237_22;
wire n236_29;
wire n112_8;
wire n120_9;
wire n361_8;
wire n360_8;
wire n359_8;
wire n358_8;
wire n357_8;
wire n356_8;
wire n355_8;
wire n354_8;
wire n353_8;
wire n352_8;
wire n351_8;
wire n350_8;
wire ff_tx_prewindow_x;
wire ff_tx_window_x;
wire ff_is_foreground;
wire ff_blink_state;
wire w_tx_char_counter_0_2;
wire w_tx_char_counter_1_2;
wire w_tx_char_counter_2_2;
wire w_tx_char_counter_3_2;
wire w_tx_char_counter_4_2;
wire w_tx_char_counter_5_2;
wire w_tx_char_counter_6_2;
wire w_tx_char_counter_7_2;
wire w_tx_char_counter_8_2;
wire w_tx_char_counter_9_2;
wire w_tx_char_counter_10_2;
wire w_tx_char_counter_11_0_COUT;
wire n241_20;
wire n242_20;
wire n819_8;
wire [11:10] w_logical_vram_addr_nam;
wire [4:0] ff_dot_counter24;
wire [7:0] ff_pattern_num;
wire [6:0] ff_tx_char_counter_x;
wire [7:0] ff_preblink;
wire [11:0] ff_tx_char_counter_start_of_line;
wire [7:0] ff_prepattern;
wire [7:0] ff_pattern;
wire [7:0] ff_blink;
wire [3:0] ff_blink_clk_cnt;
wire [3:0] ff_blink_period_cnt;
wire [11:0] w_tx_char_counter;
wire VCC;
wire GND;
  LUT3 w_color_code_text12_3_s1 (
    .F(w_tx_color_7_2),
    .I0(reg_r7_frame_col_Z[7]),
    .I1(reg_r12_blink_mode_Z[7]),
    .I2(n74_3) 
);
defparam w_color_code_text12_3_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s1 (
    .F(w_tx_color_6_2),
    .I0(reg_r7_frame_col_Z[6]),
    .I1(reg_r12_blink_mode_Z[6]),
    .I2(n74_3) 
);
defparam w_color_code_text12_2_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s1 (
    .F(w_tx_color_5_2),
    .I0(reg_r7_frame_col_Z[5]),
    .I1(reg_r12_blink_mode_Z[5]),
    .I2(n74_3) 
);
defparam w_color_code_text12_1_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s1 (
    .F(w_tx_color_4_2),
    .I0(reg_r7_frame_col_Z[4]),
    .I1(reg_r12_blink_mode_Z[4]),
    .I2(n74_3) 
);
defparam w_color_code_text12_0_s1.INIT=8'hCA;
  LUT3 w_color_code_text12_3_s0 (
    .F(n86_2),
    .I0(reg_r7_frame_col_Z[3]),
    .I1(reg_r12_blink_mode_Z[3]),
    .I2(n967_3) 
);
defparam w_color_code_text12_3_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_2_s0 (
    .F(n87_2),
    .I0(reg_r7_frame_col_Z[2]),
    .I1(reg_r12_blink_mode_Z[2]),
    .I2(n967_3) 
);
defparam w_color_code_text12_2_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_1_s0 (
    .F(n88_2),
    .I0(reg_r7_frame_col_Z[1]),
    .I1(reg_r12_blink_mode_Z[1]),
    .I2(n967_3) 
);
defparam w_color_code_text12_1_s0.INIT=8'hCA;
  LUT3 w_color_code_text12_0_s0 (
    .F(n89_2),
    .I0(reg_r7_frame_col_Z[0]),
    .I1(reg_r12_blink_mode_Z[0]),
    .I2(n967_3) 
);
defparam w_color_code_text12_0_s0.INIT=8'hCA;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(n1011_4),
    .I1(reg_r1_bl_clks_Z),
    .I2(n1011_7),
    .I3(ff_pat_gen_7_9) 
);
defparam n1011_s0.INIT=16'hE000;
  LUT3 n241_s21 (
    .F(w_logical_vram_addr_nam[11]),
    .I0(reg_r2_pt_nam_addr_Z[1]),
    .I1(w_tx_char_counter[11]),
    .I2(w_logical_vram_addr_nam_11_8) 
);
defparam n241_s21.INIT=8'hAC;
  LUT3 n242_s20 (
    .F(w_logical_vram_addr_nam[10]),
    .I0(reg_r2_pt_nam_addr_Z[0]),
    .I1(w_tx_char_counter[10]),
    .I2(w_logical_vram_addr_nam_11_8) 
);
defparam n242_s20.INIT=8'hAC;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(ff_blink_state),
    .I1(ff_blink[7]),
    .I2(n74_4) 
);
defparam n74_s0.INIT=8'h80;
  LUT2 n83_s0 (
    .F(n83_3),
    .I0(ff_tx_window_x),
    .I1(ff_is_foreground) 
);
defparam n83_s0.INIT=4'h8;
  LUT3 n967_s0 (
    .F(n967_3),
    .I0(ff_is_foreground),
    .I1(ff_tx_window_x),
    .I2(n74_3) 
);
defparam n967_s0.INIT=8'h40;
  LUT3 n166_s1 (
    .F(n166_4),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[4]),
    .I2(n166_5) 
);
defparam n166_s1.INIT=8'h40;
  LUT3 n682_s0 (
    .F(n682_3),
    .I0(ff_preblink[7]),
    .I1(ff_blink[6]),
    .I2(n682_4) 
);
defparam n682_s0.INIT=8'hAC;
  LUT3 n683_s0 (
    .F(n683_3),
    .I0(ff_preblink[6]),
    .I1(ff_blink[5]),
    .I2(n682_4) 
);
defparam n683_s0.INIT=8'hAC;
  LUT3 n684_s0 (
    .F(n684_3),
    .I0(ff_preblink[5]),
    .I1(ff_blink[4]),
    .I2(n682_4) 
);
defparam n684_s0.INIT=8'hAC;
  LUT3 n685_s0 (
    .F(n685_3),
    .I0(ff_preblink[4]),
    .I1(ff_blink[3]),
    .I2(n682_4) 
);
defparam n685_s0.INIT=8'hAC;
  LUT3 n686_s0 (
    .F(n686_3),
    .I0(ff_preblink[3]),
    .I1(ff_blink[2]),
    .I2(n682_4) 
);
defparam n686_s0.INIT=8'hAC;
  LUT3 n687_s0 (
    .F(n687_3),
    .I0(ff_preblink[2]),
    .I1(ff_blink[1]),
    .I2(n682_4) 
);
defparam n687_s0.INIT=8'hAC;
  LUT3 n688_s0 (
    .F(n688_3),
    .I0(ff_preblink[1]),
    .I1(ff_blink[0]),
    .I2(n682_4) 
);
defparam n688_s0.INIT=8'hAC;
  LUT3 n236_s20 (
    .F(n236_24),
    .I0(reg_r4_pt_gen_addr_Z[5]),
    .I1(n236_29),
    .I2(n236_26) 
);
defparam n236_s20.INIT=8'h3A;
  LUT3 n237_s15 (
    .F(n237_19),
    .I0(reg_r4_pt_gen_addr_Z[4]),
    .I1(n237_22),
    .I2(n236_26) 
);
defparam n237_s15.INIT=8'h3A;
  LUT3 n238_s15 (
    .F(n238_19),
    .I0(reg_r4_pt_gen_addr_Z[3]),
    .I1(n238_22),
    .I2(n236_26) 
);
defparam n238_s15.INIT=8'h3A;
  LUT3 n239_s15 (
    .F(n239_19),
    .I0(reg_r4_pt_gen_addr_Z[2]),
    .I1(n239_22),
    .I2(n236_26) 
);
defparam n239_s15.INIT=8'h3A;
  LUT3 n240_s15 (
    .F(n240_19),
    .I0(reg_r4_pt_gen_addr_Z[1]),
    .I1(n240_22),
    .I2(n236_26) 
);
defparam n240_s15.INIT=8'h3A;
  LUT3 n243_s15 (
    .F(n243_19),
    .I0(ff_pattern_num[6]),
    .I1(n243_22),
    .I2(n236_26) 
);
defparam n243_s15.INIT=8'h3A;
  LUT3 n244_s15 (
    .F(n244_19),
    .I0(ff_pattern_num[5]),
    .I1(n244_22),
    .I2(n236_26) 
);
defparam n244_s15.INIT=8'h3A;
  LUT3 n245_s15 (
    .F(n245_19),
    .I0(ff_pattern_num[4]),
    .I1(n245_22),
    .I2(n236_26) 
);
defparam n245_s15.INIT=8'h3A;
  LUT3 n246_s15 (
    .F(n246_19),
    .I0(ff_pattern_num[3]),
    .I1(n246_22),
    .I2(n236_26) 
);
defparam n246_s15.INIT=8'h3A;
  LUT3 n247_s15 (
    .F(n247_19),
    .I0(ff_pattern_num[2]),
    .I1(n247_22),
    .I2(n236_26) 
);
defparam n247_s15.INIT=8'h3A;
  LUT3 n248_s15 (
    .F(n248_19),
    .I0(ff_pattern_num[1]),
    .I1(n248_22),
    .I2(n236_26) 
);
defparam n248_s15.INIT=8'h3A;
  LUT3 n249_s15 (
    .F(n249_19),
    .I0(ff_pattern_num[0]),
    .I1(n249_22),
    .I2(n236_26) 
);
defparam n249_s15.INIT=8'h3A;
  LUT3 n250_s15 (
    .F(n250_19),
    .I0(w_pre_dot_counter_y[2]),
    .I1(n250_22),
    .I2(n236_26) 
);
defparam n250_s15.INIT=8'h3A;
  LUT3 n251_s15 (
    .F(n251_19),
    .I0(w_pre_dot_counter_y[1]),
    .I1(n251_22),
    .I2(n236_26) 
);
defparam n251_s15.INIT=8'h3A;
  LUT3 n252_s15 (
    .F(n252_19),
    .I0(w_pre_dot_counter_y[0]),
    .I1(n252_22),
    .I2(n236_26) 
);
defparam n252_s15.INIT=8'h3A;
  LUT3 n708_s7 (
    .F(n708_11),
    .I0(ff_prepattern[7]),
    .I1(ff_pattern[6]),
    .I2(n708_12) 
);
defparam n708_s7.INIT=8'hAC;
  LUT3 n709_s6 (
    .F(n709_10),
    .I0(ff_prepattern[6]),
    .I1(ff_pattern[5]),
    .I2(n708_12) 
);
defparam n709_s6.INIT=8'hAC;
  LUT3 n710_s6 (
    .F(n710_10),
    .I0(ff_prepattern[5]),
    .I1(ff_pattern[4]),
    .I2(n708_12) 
);
defparam n710_s6.INIT=8'hAC;
  LUT3 n711_s6 (
    .F(n711_10),
    .I0(ff_prepattern[4]),
    .I1(ff_pattern[3]),
    .I2(n708_12) 
);
defparam n711_s6.INIT=8'hAC;
  LUT3 n712_s6 (
    .F(n712_10),
    .I0(ff_prepattern[3]),
    .I1(ff_pattern[2]),
    .I2(n708_12) 
);
defparam n712_s6.INIT=8'hAC;
  LUT3 n713_s6 (
    .F(n713_10),
    .I0(ff_prepattern[2]),
    .I1(ff_pattern[1]),
    .I2(n708_12) 
);
defparam n713_s6.INIT=8'hAC;
  LUT3 n714_s6 (
    .F(n714_10),
    .I0(ff_prepattern[1]),
    .I1(ff_pattern[0]),
    .I2(n708_12) 
);
defparam n714_s6.INIT=8'hAC;
  LUT4 n507_s1 (
    .F(n507_4),
    .I0(ff_dot_counter24[2]),
    .I1(n1017_7),
    .I2(n507_5),
    .I3(n507_6) 
);
defparam n507_s1.INIT=16'h4000;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_pat_gen_7_9) 
);
defparam n733_s1.INIT=16'h1400;
  LUT4 ff_dot_counter24_3_s2 (
    .F(ff_dot_counter24_3_6),
    .I0(ff_dot_counter24[2]),
    .I1(n507_6),
    .I2(n100_12),
    .I3(n1018_6) 
);
defparam ff_dot_counter24_3_s2.INIT=16'hF800;
  LUT4 ff_tx_prewindow_x_s2 (
    .F(ff_tx_prewindow_x_6),
    .I0(ff_tx_prewindow_x_7),
    .I1(n100_6),
    .I2(n1018_6),
    .I3(n100_10) 
);
defparam ff_tx_prewindow_x_s2.INIT=16'hE000;
  LUT4 ff_tx_window_x_s2 (
    .F(ff_tx_window_x_6),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n1017_7),
    .I3(n166_5) 
);
defparam ff_tx_window_x_s2.INIT=16'h6000;
  LUT4 ff_pattern_num_7_s2 (
    .F(ff_pattern_num_7_6),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[1]),
    .I3(n1017_7) 
);
defparam ff_pattern_num_7_s2.INIT=16'h1800;
  LUT4 ff_tx_char_counter_start_of_line_11_s2 (
    .F(ff_tx_char_counter_start_of_line_11_6),
    .I0(n1011_4),
    .I1(ff_tx_char_counter_start_of_line_11_13),
    .I2(ff_tx_char_counter_start_of_line_11_8),
    .I3(ff_pat_gen_7_9) 
);
defparam ff_tx_char_counter_start_of_line_11_s2.INIT=16'hF800;
  LUT4 ff_prepattern_7_s3 (
    .F(ff_prepattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_prepattern_7_10) 
);
defparam ff_prepattern_7_s3.INIT=16'hC200;
  LUT3 ff_blink_period_cnt_3_s2 (
    .F(ff_blink_period_cnt_3_6),
    .I0(n1016_4),
    .I1(ff_blink_period_cnt_3_7),
    .I2(n1011_3) 
);
defparam ff_blink_period_cnt_3_s2.INIT=8'hE0;
  LUT4 ff_tx_vram_read_en_s2 (
    .F(ff_tx_vram_read_en_6),
    .I0(w_dot_state[0]),
    .I1(ff_tx_vram_read_en_7),
    .I2(w_dot_state[1]),
    .I3(ff_enable) 
);
defparam ff_tx_vram_read_en_s2.INIT=16'hD000;
  LUT3 ff_tx_vram_read_en2_s2 (
    .F(ff_tx_vram_read_en2_6),
    .I0(ff_tx_vram_read_en2_7),
    .I1(w_dot_state[1]),
    .I2(ff_enable) 
);
defparam ff_tx_vram_read_en2_s2.INIT=8'h40;
  LUT4 ff_pattern_7_s2 (
    .F(ff_pattern_7_6),
    .I0(w_dot_state[1]),
    .I1(ff_pattern_7_7),
    .I2(n708_12),
    .I3(ff_enable) 
);
defparam ff_pattern_7_s2.INIT=16'h4F00;
  LUT4 ff_tx_char_counter_x_6_s3 (
    .F(ff_tx_char_counter_x_6_7),
    .I0(ff_pat_gen_7_7),
    .I1(ff_tx_char_counter_start_of_line_11_13),
    .I2(ff_tx_char_counter_x_6_8),
    .I3(ff_enable) 
);
defparam ff_tx_char_counter_x_6_s3.INIT=16'hF800;
  LUT3 ff_ramadr_16_s4 (
    .F(ff_ramadr_16_7),
    .I0(ff_ramadr_16_10),
    .I1(ff_tx_prewindow_x),
    .I2(pramadr_16_3) 
);
defparam ff_ramadr_16_s4.INIT=8'h80;
  LUT2 n427_s7 (
    .F(n427_12),
    .I0(ff_tx_char_counter_x[0]),
    .I1(w_dot_state[1]) 
);
defparam n427_s7.INIT=4'h4;
  LUT3 n426_s7 (
    .F(n426_12),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(w_dot_state[1]) 
);
defparam n426_s7.INIT=8'h60;
  LUT4 n425_s7 (
    .F(n425_12),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(w_dot_state[1]) 
);
defparam n425_s7.INIT=16'h7800;
  LUT3 n424_s7 (
    .F(n424_12),
    .I0(n424_13),
    .I1(ff_tx_char_counter_x[3]),
    .I2(w_dot_state[1]) 
);
defparam n424_s7.INIT=8'h60;
  LUT3 n423_s7 (
    .F(n423_12),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_13),
    .I2(w_dot_state[1]) 
);
defparam n423_s7.INIT=8'h60;
  LUT4 n422_s7 (
    .F(n422_12),
    .I0(ff_tx_char_counter_x[4]),
    .I1(n423_13),
    .I2(ff_tx_char_counter_x[5]),
    .I3(w_dot_state[1]) 
);
defparam n422_s7.INIT=16'h7800;
  LUT3 n421_s9 (
    .F(n421_14),
    .I0(n421_15),
    .I1(ff_tx_char_counter_x[6]),
    .I2(w_dot_state[1]) 
);
defparam n421_s9.INIT=8'h60;
  LUT3 n111_s2 (
    .F(n111_6),
    .I0(n100_12),
    .I1(ff_dot_counter24[3]),
    .I2(ff_dot_counter24[4]) 
);
defparam n111_s2.INIT=8'h14;
  LUT3 n849_s2 (
    .F(n849_6),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1016_4) 
);
defparam n849_s2.INIT=8'h06;
  LUT4 n848_s2 (
    .F(n848_6),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(ff_blink_period_cnt[2]),
    .I3(n1016_4) 
);
defparam n848_s2.INIT=16'h0078;
  LUT3 n847_s2 (
    .F(n847_6),
    .I0(n847_7),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_4) 
);
defparam n847_s2.INIT=8'h06;
  LUT4 n818_s2 (
    .F(n818_6),
    .I0(ff_blink_clk_cnt[3]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[1]),
    .I3(ff_blink_clk_cnt[0]) 
);
defparam n818_s2.INIT=16'h0DF0;
  LUT3 n817_s2 (
    .F(n817_6),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]) 
);
defparam n817_s2.INIT=8'h78;
  LUT4 n816_s2 (
    .F(n816_6),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam n816_s2.INIT=16'h7D80;
  LUT3 n800_s1 (
    .F(n800_5),
    .I0(n1100_6),
    .I1(ff_blink_state),
    .I2(n1100_7) 
);
defparam n800_s1.INIT=8'h0B;
  LUT2 n689_s1 (
    .F(n689_5),
    .I0(ff_preblink[0]),
    .I1(n682_4) 
);
defparam n689_s1.INIT=4'h8;
  LUT4 n119_s2 (
    .F(n119_6),
    .I0(ff_dot_counter24[2]),
    .I1(n100_12),
    .I2(ff_dot_counter24[1]),
    .I3(ff_dot_counter24[0]) 
);
defparam n119_s2.INIT=16'h0130;
  LUT4 n118_s2 (
    .F(n118_6),
    .I0(ff_dot_counter24[1]),
    .I1(n100_12),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam n118_s2.INIT=16'h0230;
  LUT3 n241_s20 (
    .F(n241_22),
    .I0(reg_r10r3_col_addr_Z[5]),
    .I1(reg_r4_pt_gen_addr_Z[0]),
    .I2(n236_26) 
);
defparam n241_s20.INIT=8'hAC;
  LUT3 n241_s19 (
    .F(n242_23),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[2]),
    .I2(ff_dot_counter24[0]) 
);
defparam n241_s19.INIT=8'h1C;
  LUT3 n242_s19 (
    .F(n242_22),
    .I0(ff_pattern_num[7]),
    .I1(reg_r10r3_col_addr_Z[4]),
    .I2(n236_26) 
);
defparam n242_s19.INIT=8'hCA;
  LUT4 n1011_s1 (
    .F(n1011_4),
    .I0(w_pre_dot_counter_yp[8]),
    .I1(w_pre_dot_counter_yp[7]),
    .I2(w_pre_dot_counter_yp[6]),
    .I3(n724_6) 
);
defparam n1011_s1.INIT=16'h0100;
  LUT4 n74_s1 (
    .F(n74_4),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(w_logical_vram_addr_nam_11_6) 
);
defparam n74_s1.INIT=16'h1000;
  LUT2 n100_s3 (
    .F(n100_6),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8) 
);
defparam n100_s3.INIT=4'h4;
  LUT4 n166_s2 (
    .F(n166_5),
    .I0(w_pre_dot_counter_x[5]),
    .I1(w_pre_dot_counter_x[6]),
    .I2(w_pre_dot_counter_x[7]),
    .I3(ff_sp_predraw_end_10) 
);
defparam n166_s2.INIT=16'h0100;
  LUT4 n682_s1 (
    .F(n682_4),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(n507_5) 
);
defparam n682_s1.INIT=16'h1000;
  LUT2 n1017_s2 (
    .F(n1017_5),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam n1017_s2.INIT=4'h4;
  LUT3 n1016_s1 (
    .F(n1016_4),
    .I0(n1016_5),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_6) 
);
defparam n1016_s1.INIT=8'hD4;
  LUT3 n236_s22 (
    .F(n236_26),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]) 
);
defparam n236_s22.INIT=8'h35;
  LUT3 n708_s8 (
    .F(n708_12),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n708_s8.INIT=8'hD3;
  LUT2 n507_s2 (
    .F(n507_5),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]) 
);
defparam n507_s2.INIT=4'h1;
  LUT2 n507_s3 (
    .F(n507_6),
    .I0(ff_dot_counter24[1]),
    .I1(ff_dot_counter24[0]) 
);
defparam n507_s3.INIT=4'h4;
  LUT4 ff_tx_prewindow_x_s3 (
    .F(ff_tx_prewindow_x_7),
    .I0(ff_tx_prewindow_x_8),
    .I1(w_pre_dot_counter_x[4]),
    .I2(w_pre_dot_counter_x[5]),
    .I3(w_pre_dot_counter_x[6]) 
);
defparam ff_tx_prewindow_x_s3.INIT=16'h8000;
  LUT3 ff_tx_char_counter_start_of_line_11_s4 (
    .F(ff_tx_char_counter_start_of_line_11_8),
    .I0(n720_5),
    .I1(ff_tx_prewindow_x_7),
    .I2(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s4.INIT=8'h80;
  LUT4 ff_blink_period_cnt_3_s3 (
    .F(ff_blink_period_cnt_3_7),
    .I0(ff_blink_clk_cnt[1]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[0]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam ff_blink_period_cnt_3_s3.INIT=16'h1000;
  LUT4 ff_tx_vram_read_en_s3 (
    .F(ff_tx_vram_read_en_7),
    .I0(ff_dot_counter24[2]),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[1]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_vram_read_en_s3.INIT=16'h1400;
  LUT4 ff_tx_vram_read_en2_s3 (
    .F(ff_tx_vram_read_en2_7),
    .I0(ff_dot_counter24[1]),
    .I1(ff_tx_vram_read_en2_10),
    .I2(ff_tx_prewindow_x),
    .I3(w_dot_state[0]) 
);
defparam ff_tx_vram_read_en2_s3.INIT=16'hEF00;
  LUT4 ff_pattern_7_s3 (
    .F(ff_pattern_7_7),
    .I0(n74_4),
    .I1(ff_dot_counter24[1]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_dot_counter24[0]) 
);
defparam ff_pattern_7_s3.INIT=16'h0230;
  LUT4 ff_tx_char_counter_x_6_s4 (
    .F(ff_tx_char_counter_x_6_8),
    .I0(n74_4),
    .I1(ff_dot_counter24[0]),
    .I2(ff_dot_counter24[2]),
    .I3(ff_tx_char_counter_x_6_9) 
);
defparam ff_tx_char_counter_x_6_s4.INIT=16'h2C00;
  LUT3 n424_s8 (
    .F(n424_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]) 
);
defparam n424_s8.INIT=8'h80;
  LUT4 n423_s8 (
    .F(n423_13),
    .I0(ff_tx_char_counter_x[1]),
    .I1(ff_tx_char_counter_x[0]),
    .I2(ff_tx_char_counter_x[2]),
    .I3(ff_tx_char_counter_x[3]) 
);
defparam n423_s8.INIT=16'h8000;
  LUT3 n421_s10 (
    .F(n421_15),
    .I0(ff_tx_char_counter_x[4]),
    .I1(ff_tx_char_counter_x[5]),
    .I2(n423_13) 
);
defparam n421_s10.INIT=8'h80;
  LUT3 n847_s3 (
    .F(n847_7),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(ff_blink_period_cnt[2]) 
);
defparam n847_s3.INIT=8'h80;
  LUT2 w_logical_vram_addr_nam_11_s3 (
    .F(w_logical_vram_addr_nam_11_6),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]) 
);
defparam w_logical_vram_addr_nam_11_s3.INIT=4'h4;
  LUT4 n100_s5 (
    .F(n100_8),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(w_pre_dot_counter_x[7]) 
);
defparam n100_s5.INIT=16'h0001;
  LUT3 n1016_s2 (
    .F(n1016_5),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[7]),
    .I2(ff_blink_state) 
);
defparam n1016_s2.INIT=8'hCA;
  LUT3 n1016_s3 (
    .F(n1016_6),
    .I0(n1016_7),
    .I1(ff_blink_period_cnt[2]),
    .I2(n1016_8) 
);
defparam n1016_s3.INIT=8'hD4;
  LUT2 n236_s23 (
    .F(n236_27),
    .I0(ff_dot_counter24[0]),
    .I1(ff_dot_counter24[2]) 
);
defparam n236_s23.INIT=4'h1;
  LUT2 ff_tx_prewindow_x_s4 (
    .F(ff_tx_prewindow_x_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(w_pre_dot_counter_x[7]) 
);
defparam ff_tx_prewindow_x_s4.INIT=4'h4;
  LUT4 ff_tx_char_counter_x_6_s5 (
    .F(ff_tx_char_counter_x_6_9),
    .I0(ff_dot_counter24[1]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(ff_tx_prewindow_x) 
);
defparam ff_tx_char_counter_x_6_s5.INIT=16'h4000;
  LUT3 n1016_s4 (
    .F(n1016_7),
    .I0(reg_r13_blink_period_Z[2]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(ff_blink_state) 
);
defparam n1016_s4.INIT=8'hCA;
  LUT3 n1016_s5 (
    .F(n1016_8),
    .I0(n1016_9),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1016_10) 
);
defparam n1016_s5.INIT=8'h4D;
  LUT3 n1016_s6 (
    .F(n1016_9),
    .I0(reg_r13_blink_period_Z[1]),
    .I1(reg_r13_blink_period_Z[5]),
    .I2(ff_blink_state) 
);
defparam n1016_s6.INIT=8'hCA;
  LUT4 n1016_s7 (
    .F(n1016_10),
    .I0(reg_r13_blink_period_Z[0]),
    .I1(reg_r13_blink_period_Z[4]),
    .I2(ff_blink_period_cnt[0]),
    .I3(ff_blink_state) 
);
defparam n1016_s7.INIT=16'h0C0A;
  LUT4 ff_tx_char_counter_start_of_line_11_s6 (
    .F(ff_tx_char_counter_start_of_line_11_11),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam ff_tx_char_counter_start_of_line_11_s6.INIT=16'h4000;
  LUT4 ff_prepattern_7_s5 (
    .F(ff_prepattern_7_10),
    .I0(ff_dot_counter24[2]),
    .I1(n1017_5),
    .I2(ff_reset[6]),
    .I3(ff_enable) 
);
defparam ff_prepattern_7_s5.INIT=16'h4000;
  LUT3 n1017_s3 (
    .F(n1017_7),
    .I0(ff_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n1017_s3.INIT=8'h20;
  LUT4 ff_tx_vram_read_en2_s5 (
    .F(ff_tx_vram_read_en2_10),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam ff_tx_vram_read_en2_s5.INIT=16'h00FE;
  LUT4 ff_ramadr_16_s6 (
    .F(ff_ramadr_16_10),
    .I0(ff_dot_counter24[3]),
    .I1(ff_dot_counter24[4]),
    .I2(ff_dot_counter24[1]),
    .I3(n236_27) 
);
defparam ff_ramadr_16_s6.INIT=16'hF10F;
  LUT4 n100_s6 (
    .F(n100_10),
    .I0(w_pre_dot_counter_x[2]),
    .I1(w_pre_dot_counter_x[3]),
    .I2(w_pre_dot_counter_x[0]),
    .I3(w_pre_dot_counter_x[1]) 
);
defparam n100_s6.INIT=16'h0008;
  LUT4 w_logical_vram_addr_nam_11_s4 (
    .F(w_logical_vram_addr_nam_11_8),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r1_disp_mode[0]),
    .I3(reg_r1_disp_mode[1]) 
);
defparam w_logical_vram_addr_nam_11_s4.INIT=16'h0100;
  LUT3 n1018_s2 (
    .F(n1018_6),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(ff_enable) 
);
defparam n1018_s2.INIT=8'h40;
  LUT4 n850_s3 (
    .F(n850_8),
    .I0(ff_blink_period_cnt[0]),
    .I1(n1016_5),
    .I2(ff_blink_period_cnt[3]),
    .I3(n1016_6) 
);
defparam n850_s3.INIT=16'h0445;
  LUT4 n1016_s8 (
    .F(n1016_12),
    .I0(n1016_5),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1016_6),
    .I3(n1011_3) 
);
defparam n1016_s8.INIT=16'hD400;
  LUT3 ff_tx_char_counter_start_of_line_11_s7 (
    .F(ff_tx_char_counter_start_of_line_11_13),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11) 
);
defparam ff_tx_char_counter_start_of_line_11_s7.INIT=8'h40;
  LUT3 n1011_s3 (
    .F(n1011_7),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_sp_predraw_end_10) 
);
defparam n1011_s3.INIT=8'h40;
  LUT3 n100_s7 (
    .F(n100_12),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(n100_10) 
);
defparam n100_s7.INIT=8'h40;
  LUT4 n715_s8 (
    .F(n715_14),
    .I0(ff_prepattern[0]),
    .I1(n74_4),
    .I2(w_dot_state[0]),
    .I3(w_dot_state[1]) 
);
defparam n715_s8.INIT=16'hA20A;
  LUT4 ff_is_foreground_s4 (
    .F(ff_is_foreground_9),
    .I0(n74_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(ff_enable) 
);
defparam ff_is_foreground_s4.INIT=16'h2C00;
  LUT4 n252_s17 (
    .F(n252_22),
    .I0(w_tx_char_counter[0]),
    .I1(w_tx_char_counter[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n252_s17.INIT=16'h5553;
  LUT4 n251_s17 (
    .F(n251_22),
    .I0(w_tx_char_counter[1]),
    .I1(w_tx_char_counter[4]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n251_s17.INIT=16'h5553;
  LUT4 n250_s17 (
    .F(n250_22),
    .I0(w_tx_char_counter[2]),
    .I1(w_tx_char_counter[5]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n250_s17.INIT=16'h5553;
  LUT4 n249_s17 (
    .F(n249_22),
    .I0(w_tx_char_counter[3]),
    .I1(w_tx_char_counter[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n249_s17.INIT=16'h5553;
  LUT4 n248_s17 (
    .F(n248_22),
    .I0(w_tx_char_counter[4]),
    .I1(w_tx_char_counter[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n248_s17.INIT=16'h5553;
  LUT4 n247_s17 (
    .F(n247_22),
    .I0(w_tx_char_counter[5]),
    .I1(w_tx_char_counter[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n247_s17.INIT=16'h5553;
  LUT4 n246_s17 (
    .F(n246_22),
    .I0(w_tx_char_counter[6]),
    .I1(w_tx_char_counter[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n246_s17.INIT=16'h5553;
  LUT4 n245_s17 (
    .F(n245_22),
    .I0(w_tx_char_counter[7]),
    .I1(w_tx_char_counter[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n245_s17.INIT=16'h5553;
  LUT4 n244_s17 (
    .F(n244_22),
    .I0(w_tx_char_counter[8]),
    .I1(w_tx_char_counter[11]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n244_s17.INIT=16'h5553;
  LUT4 n243_s17 (
    .F(n243_22),
    .I0(w_tx_char_counter[9]),
    .I1(reg_r10r3_col_addr_Z[3]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n243_s17.INIT=16'h5553;
  LUT4 n240_s17 (
    .F(n240_22),
    .I0(reg_r2_pt_nam_addr_Z[2]),
    .I1(reg_r10r3_col_addr_Z[6]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n240_s17.INIT=16'h5553;
  LUT4 n239_s17 (
    .F(n239_22),
    .I0(reg_r2_pt_nam_addr_Z[3]),
    .I1(reg_r10r3_col_addr_Z[7]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n239_s17.INIT=16'h5553;
  LUT4 n238_s17 (
    .F(n238_22),
    .I0(reg_r2_pt_nam_addr_Z[4]),
    .I1(reg_r10r3_col_addr_Z[8]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n238_s17.INIT=16'h5553;
  LUT4 n237_s17 (
    .F(n237_22),
    .I0(reg_r2_pt_nam_addr_Z[5]),
    .I1(reg_r10r3_col_addr_Z[9]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n237_s17.INIT=16'h5553;
  LUT4 n236_s24 (
    .F(n236_29),
    .I0(reg_r2_pt_nam_addr_Z[6]),
    .I1(reg_r10r3_col_addr_Z[10]),
    .I2(ff_dot_counter24[0]),
    .I3(ff_dot_counter24[2]) 
);
defparam n236_s24.INIT=16'h5553;
  LUT4 n112_s3 (
    .F(n112_8),
    .I0(ff_dot_counter24[3]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n100_8),
    .I3(n100_10) 
);
defparam n112_s3.INIT=16'h4555;
  LUT4 n120_s4 (
    .F(n120_9),
    .I0(ff_dot_counter24[0]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n100_8),
    .I3(n100_10) 
);
defparam n120_s4.INIT=16'h4555;
  LUT4 n361_s3 (
    .F(n361_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[0]) 
);
defparam n361_s3.INIT=16'hBF00;
  LUT4 n360_s3 (
    .F(n360_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[1]) 
);
defparam n360_s3.INIT=16'hBF00;
  LUT4 n359_s3 (
    .F(n359_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[2]) 
);
defparam n359_s3.INIT=16'hBF00;
  LUT4 n358_s3 (
    .F(n358_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[3]) 
);
defparam n358_s3.INIT=16'hBF00;
  LUT4 n357_s3 (
    .F(n357_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[4]) 
);
defparam n357_s3.INIT=16'hBF00;
  LUT4 n356_s3 (
    .F(n356_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[5]) 
);
defparam n356_s3.INIT=16'hBF00;
  LUT4 n355_s3 (
    .F(n355_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[6]) 
);
defparam n355_s3.INIT=16'hBF00;
  LUT4 n354_s3 (
    .F(n354_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[7]) 
);
defparam n354_s3.INIT=16'hBF00;
  LUT4 n353_s3 (
    .F(n353_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[8]) 
);
defparam n353_s3.INIT=16'hBF00;
  LUT4 n352_s3 (
    .F(n352_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[9]) 
);
defparam n352_s3.INIT=16'hBF00;
  LUT4 n351_s3 (
    .F(n351_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[10]) 
);
defparam n351_s3.INIT=16'hBF00;
  LUT4 n350_s3 (
    .F(n350_8),
    .I0(w_pre_dot_counter_x[8]),
    .I1(n100_8),
    .I2(ff_tx_char_counter_start_of_line_11_11),
    .I3(w_tx_char_counter[11]) 
);
defparam n350_s3.INIT=16'hBF00;
  DFFRE ff_dot_counter24_3_s0 (
    .Q(ff_dot_counter24[3]),
    .D(n112_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_dot_counter24_3_6),
    .RESET(n207_5) 
);
  DFFRE ff_dot_counter24_2_s0 (
    .Q(ff_dot_counter24[2]),
    .D(n118_6),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n207_5) 
);
  DFFRE ff_dot_counter24_1_s0 (
    .Q(ff_dot_counter24[1]),
    .D(n119_6),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n207_5) 
);
  DFFRE ff_dot_counter24_0_s0 (
    .Q(ff_dot_counter24[0]),
    .D(n120_9),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n207_5) 
);
  DFFRE ff_tx_prewindow_x_s0 (
    .Q(ff_tx_prewindow_x),
    .D(n100_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_prewindow_x_6),
    .RESET(n207_5) 
);
  DFFRE ff_tx_window_x_s0 (
    .Q(ff_tx_window_x),
    .D(n166_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_window_x_6),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_num_7_s0 (
    .Q(ff_pattern_num[7]),
    .D(w_vram_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_num_6_s0 (
    .Q(ff_pattern_num[6]),
    .D(w_vram_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_num_5_s0 (
    .Q(ff_pattern_num[5]),
    .D(w_vram_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_num_4_s0 (
    .Q(ff_pattern_num[4]),
    .D(w_vram_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_num_3_s0 (
    .Q(ff_pattern_num[3]),
    .D(w_vram_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_num_2_s0 (
    .Q(ff_pattern_num[2]),
    .D(w_vram_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_num_1_s0 (
    .Q(ff_pattern_num[1]),
    .D(w_vram_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_num_0_s0 (
    .Q(ff_pattern_num[0]),
    .D(w_vram_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_num_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_ramadr_16_s0 (
    .Q(w_vram_address_text12[16]),
    .D(n236_24),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n207_5) 
);
  DFFRE ff_ramadr_15_s0 (
    .Q(w_vram_address_text12[15]),
    .D(n237_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n207_5) 
);
  DFFRE ff_ramadr_14_s0 (
    .Q(w_vram_address_text12[14]),
    .D(n238_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n207_5) 
);
  DFFRE ff_ramadr_13_s0 (
    .Q(w_vram_address_text12[13]),
    .D(n239_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n207_5) 
);
  DFFRE ff_ramadr_12_s0 (
    .Q(w_vram_address_text12[12]),
    .D(n240_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n207_5) 
);
  DFFRE ff_ramadr_11_s0 (
    .Q(w_vram_address_text12[11]),
    .D(n241_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n207_5) 
);
  DFFRE ff_ramadr_10_s0 (
    .Q(w_vram_address_text12[10]),
    .D(n242_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n207_5) 
);
  DFFRE ff_ramadr_9_s0 (
    .Q(w_vram_address_text12[9]),
    .D(n243_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n207_5) 
);
  DFFRE ff_ramadr_8_s0 (
    .Q(w_vram_address_text12[8]),
    .D(n244_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n207_5) 
);
  DFFRE ff_ramadr_7_s0 (
    .Q(w_vram_address_text12[7]),
    .D(n245_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n207_5) 
);
  DFFRE ff_ramadr_6_s0 (
    .Q(w_vram_address_text12[6]),
    .D(n246_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n207_5) 
);
  DFFRE ff_ramadr_5_s0 (
    .Q(w_vram_address_text12[5]),
    .D(n247_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n207_5) 
);
  DFFRE ff_ramadr_4_s0 (
    .Q(w_vram_address_text12[4]),
    .D(n248_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n207_5) 
);
  DFFRE ff_ramadr_3_s0 (
    .Q(w_vram_address_text12[3]),
    .D(n249_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n207_5) 
);
  DFFRE ff_ramadr_2_s0 (
    .Q(w_vram_address_text12[2]),
    .D(n250_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n207_5) 
);
  DFFRE ff_ramadr_1_s0 (
    .Q(w_vram_address_text12[1]),
    .D(n251_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n207_5) 
);
  DFFRE ff_ramadr_0_s0 (
    .Q(w_vram_address_text12[0]),
    .D(n252_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_ramadr_16_7),
    .RESET(n207_5) 
);
  DFFRE ff_tx_vram_read_en_s0 (
    .Q(ff_tx_vram_read_en),
    .D(w_dot_state[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_vram_read_en_6),
    .RESET(n207_5) 
);
  DFFRE ff_tx_vram_read_en2_s0 (
    .Q(ff_tx_vram_read_en2),
    .D(w_dot_state[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_vram_read_en2_6),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_x_6_s0 (
    .Q(ff_tx_char_counter_x[6]),
    .D(n421_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_x_5_s0 (
    .Q(ff_tx_char_counter_x[5]),
    .D(n422_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_x_4_s0 (
    .Q(ff_tx_char_counter_x[4]),
    .D(n423_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_x_3_s0 (
    .Q(ff_tx_char_counter_x[3]),
    .D(n424_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_x_2_s0 (
    .Q(ff_tx_char_counter_x[2]),
    .D(n425_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_x_1_s0 (
    .Q(ff_tx_char_counter_x[1]),
    .D(n426_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_x_0_s0 (
    .Q(ff_tx_char_counter_x[0]),
    .D(n427_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_x_6_7),
    .RESET(n207_5) 
);
  DFFRE ff_preblink_7_s0 (
    .Q(ff_preblink[7]),
    .D(w_vram_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n507_4),
    .RESET(n207_5) 
);
  DFFRE ff_preblink_6_s0 (
    .Q(ff_preblink[6]),
    .D(w_vram_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n507_4),
    .RESET(n207_5) 
);
  DFFRE ff_preblink_5_s0 (
    .Q(ff_preblink[5]),
    .D(w_vram_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n507_4),
    .RESET(n207_5) 
);
  DFFRE ff_preblink_4_s0 (
    .Q(ff_preblink[4]),
    .D(w_vram_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n507_4),
    .RESET(n207_5) 
);
  DFFRE ff_preblink_3_s0 (
    .Q(ff_preblink[3]),
    .D(w_vram_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n507_4),
    .RESET(n207_5) 
);
  DFFRE ff_preblink_2_s0 (
    .Q(ff_preblink[2]),
    .D(w_vram_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n507_4),
    .RESET(n207_5) 
);
  DFFRE ff_preblink_1_s0 (
    .Q(ff_preblink[1]),
    .D(w_vram_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n507_4),
    .RESET(n207_5) 
);
  DFFRE ff_preblink_0_s0 (
    .Q(ff_preblink[0]),
    .D(w_vram_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n507_4),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_11_s0 (
    .Q(ff_tx_char_counter_start_of_line[11]),
    .D(n350_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_10_s0 (
    .Q(ff_tx_char_counter_start_of_line[10]),
    .D(n351_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_9_s0 (
    .Q(ff_tx_char_counter_start_of_line[9]),
    .D(n352_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_8_s0 (
    .Q(ff_tx_char_counter_start_of_line[8]),
    .D(n353_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_7_s0 (
    .Q(ff_tx_char_counter_start_of_line[7]),
    .D(n354_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_6_s0 (
    .Q(ff_tx_char_counter_start_of_line[6]),
    .D(n355_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_5_s0 (
    .Q(ff_tx_char_counter_start_of_line[5]),
    .D(n356_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_4_s0 (
    .Q(ff_tx_char_counter_start_of_line[4]),
    .D(n357_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_3_s0 (
    .Q(ff_tx_char_counter_start_of_line[3]),
    .D(n358_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_2_s0 (
    .Q(ff_tx_char_counter_start_of_line[2]),
    .D(n359_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_1_s0 (
    .Q(ff_tx_char_counter_start_of_line[1]),
    .D(n360_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n207_5) 
);
  DFFRE ff_tx_char_counter_start_of_line_0_s0 (
    .Q(ff_tx_char_counter_start_of_line[0]),
    .D(n361_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_tx_char_counter_start_of_line_11_6),
    .RESET(n207_5) 
);
  DFFE ff_prepattern_7_s0 (
    .Q(ff_prepattern[7]),
    .D(w_vram_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_6_s0 (
    .Q(ff_prepattern[6]),
    .D(w_vram_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_5_s0 (
    .Q(ff_prepattern[5]),
    .D(w_vram_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_4_s0 (
    .Q(ff_prepattern[4]),
    .D(w_vram_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_3_s0 (
    .Q(ff_prepattern[3]),
    .D(w_vram_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_2_s0 (
    .Q(ff_prepattern[2]),
    .D(w_vram_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_1_s0 (
    .Q(ff_prepattern[1]),
    .D(w_vram_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFE ff_prepattern_0_s0 (
    .Q(ff_prepattern[0]),
    .D(w_vram_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepattern_7_7) 
);
  DFFRE ff_pattern_7_s0 (
    .Q(ff_pattern[7]),
    .D(n708_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_6_s0 (
    .Q(ff_pattern[6]),
    .D(n709_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_5_s0 (
    .Q(ff_pattern[5]),
    .D(n710_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_4_s0 (
    .Q(ff_pattern[4]),
    .D(n711_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_3_s0 (
    .Q(ff_pattern[3]),
    .D(n712_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_2_s0 (
    .Q(ff_pattern[2]),
    .D(n713_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_1_s0 (
    .Q(ff_pattern[1]),
    .D(n714_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_0_s0 (
    .Q(ff_pattern[0]),
    .D(n715_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_pattern_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_is_foreground_s0 (
    .Q(ff_is_foreground),
    .D(ff_pattern[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_is_foreground_9),
    .RESET(n207_5) 
);
  DFFRE ff_blink_7_s0 (
    .Q(ff_blink[7]),
    .D(n682_3),
    .CLK(O_sdram_clk_d),
    .CE(n733_4),
    .RESET(n207_5) 
);
  DFFRE ff_blink_6_s0 (
    .Q(ff_blink[6]),
    .D(n683_3),
    .CLK(O_sdram_clk_d),
    .CE(n733_4),
    .RESET(n207_5) 
);
  DFFRE ff_blink_5_s0 (
    .Q(ff_blink[5]),
    .D(n684_3),
    .CLK(O_sdram_clk_d),
    .CE(n733_4),
    .RESET(n207_5) 
);
  DFFRE ff_blink_4_s0 (
    .Q(ff_blink[4]),
    .D(n685_3),
    .CLK(O_sdram_clk_d),
    .CE(n733_4),
    .RESET(n207_5) 
);
  DFFRE ff_blink_3_s0 (
    .Q(ff_blink[3]),
    .D(n686_3),
    .CLK(O_sdram_clk_d),
    .CE(n733_4),
    .RESET(n207_5) 
);
  DFFRE ff_blink_2_s0 (
    .Q(ff_blink[2]),
    .D(n687_3),
    .CLK(O_sdram_clk_d),
    .CE(n733_4),
    .RESET(n207_5) 
);
  DFFRE ff_blink_1_s0 (
    .Q(ff_blink[1]),
    .D(n688_3),
    .CLK(O_sdram_clk_d),
    .CE(n733_4),
    .RESET(n207_5) 
);
  DFFRE ff_blink_0_s0 (
    .Q(ff_blink[0]),
    .D(n689_5),
    .CLK(O_sdram_clk_d),
    .CE(n733_4),
    .RESET(n207_5) 
);
  DFFRE ff_blink_state_s0 (
    .Q(ff_blink_state),
    .D(n800_5),
    .CLK(O_sdram_clk_d),
    .CE(n1016_12),
    .RESET(n207_5) 
);
  DFFRE ff_blink_clk_cnt_3_s0 (
    .Q(ff_blink_clk_cnt[3]),
    .D(n816_6),
    .CLK(O_sdram_clk_d),
    .CE(n1011_3),
    .RESET(n207_5) 
);
  DFFRE ff_blink_clk_cnt_2_s0 (
    .Q(ff_blink_clk_cnt[2]),
    .D(n817_6),
    .CLK(O_sdram_clk_d),
    .CE(n1011_3),
    .RESET(n207_5) 
);
  DFFRE ff_blink_clk_cnt_1_s0 (
    .Q(ff_blink_clk_cnt[1]),
    .D(n818_6),
    .CLK(O_sdram_clk_d),
    .CE(n1011_3),
    .RESET(n207_5) 
);
  DFFRE ff_blink_clk_cnt_0_s0 (
    .Q(ff_blink_clk_cnt[0]),
    .D(n819_8),
    .CLK(O_sdram_clk_d),
    .CE(n1011_3),
    .RESET(n207_5) 
);
  DFFRE ff_blink_period_cnt_3_s0 (
    .Q(ff_blink_period_cnt[3]),
    .D(n847_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n207_5) 
);
  DFFRE ff_blink_period_cnt_2_s0 (
    .Q(ff_blink_period_cnt[2]),
    .D(n848_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n207_5) 
);
  DFFRE ff_blink_period_cnt_1_s0 (
    .Q(ff_blink_period_cnt[1]),
    .D(n849_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n207_5) 
);
  DFFRE ff_blink_period_cnt_0_s0 (
    .Q(ff_blink_period_cnt[0]),
    .D(n850_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n207_5) 
);
  DFFRE ff_dot_counter24_4_s0 (
    .Q(ff_dot_counter24[4]),
    .D(n111_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_dot_counter24_3_6),
    .RESET(n207_5) 
);
  ALU w_tx_char_counter_0_s (
    .SUM(w_tx_char_counter[0]),
    .COUT(w_tx_char_counter_0_2),
    .I0(ff_tx_char_counter_start_of_line[0]),
    .I1(ff_tx_char_counter_x[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_tx_char_counter_0_s.ALU_MODE=0;
  ALU w_tx_char_counter_1_s (
    .SUM(w_tx_char_counter[1]),
    .COUT(w_tx_char_counter_1_2),
    .I0(ff_tx_char_counter_start_of_line[1]),
    .I1(ff_tx_char_counter_x[1]),
    .I3(GND),
    .CIN(w_tx_char_counter_0_2) 
);
defparam w_tx_char_counter_1_s.ALU_MODE=0;
  ALU w_tx_char_counter_2_s (
    .SUM(w_tx_char_counter[2]),
    .COUT(w_tx_char_counter_2_2),
    .I0(ff_tx_char_counter_start_of_line[2]),
    .I1(ff_tx_char_counter_x[2]),
    .I3(GND),
    .CIN(w_tx_char_counter_1_2) 
);
defparam w_tx_char_counter_2_s.ALU_MODE=0;
  ALU w_tx_char_counter_3_s (
    .SUM(w_tx_char_counter[3]),
    .COUT(w_tx_char_counter_3_2),
    .I0(ff_tx_char_counter_start_of_line[3]),
    .I1(ff_tx_char_counter_x[3]),
    .I3(GND),
    .CIN(w_tx_char_counter_2_2) 
);
defparam w_tx_char_counter_3_s.ALU_MODE=0;
  ALU w_tx_char_counter_4_s (
    .SUM(w_tx_char_counter[4]),
    .COUT(w_tx_char_counter_4_2),
    .I0(ff_tx_char_counter_start_of_line[4]),
    .I1(ff_tx_char_counter_x[4]),
    .I3(GND),
    .CIN(w_tx_char_counter_3_2) 
);
defparam w_tx_char_counter_4_s.ALU_MODE=0;
  ALU w_tx_char_counter_5_s (
    .SUM(w_tx_char_counter[5]),
    .COUT(w_tx_char_counter_5_2),
    .I0(ff_tx_char_counter_start_of_line[5]),
    .I1(ff_tx_char_counter_x[5]),
    .I3(GND),
    .CIN(w_tx_char_counter_4_2) 
);
defparam w_tx_char_counter_5_s.ALU_MODE=0;
  ALU w_tx_char_counter_6_s (
    .SUM(w_tx_char_counter[6]),
    .COUT(w_tx_char_counter_6_2),
    .I0(ff_tx_char_counter_start_of_line[6]),
    .I1(ff_tx_char_counter_x[6]),
    .I3(GND),
    .CIN(w_tx_char_counter_5_2) 
);
defparam w_tx_char_counter_6_s.ALU_MODE=0;
  ALU w_tx_char_counter_7_s (
    .SUM(w_tx_char_counter[7]),
    .COUT(w_tx_char_counter_7_2),
    .I0(ff_tx_char_counter_start_of_line[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_6_2) 
);
defparam w_tx_char_counter_7_s.ALU_MODE=0;
  ALU w_tx_char_counter_8_s (
    .SUM(w_tx_char_counter[8]),
    .COUT(w_tx_char_counter_8_2),
    .I0(ff_tx_char_counter_start_of_line[8]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_7_2) 
);
defparam w_tx_char_counter_8_s.ALU_MODE=0;
  ALU w_tx_char_counter_9_s (
    .SUM(w_tx_char_counter[9]),
    .COUT(w_tx_char_counter_9_2),
    .I0(ff_tx_char_counter_start_of_line[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_8_2) 
);
defparam w_tx_char_counter_9_s.ALU_MODE=0;
  ALU w_tx_char_counter_10_s (
    .SUM(w_tx_char_counter[10]),
    .COUT(w_tx_char_counter_10_2),
    .I0(ff_tx_char_counter_start_of_line[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_9_2) 
);
defparam w_tx_char_counter_10_s.ALU_MODE=0;
  ALU w_tx_char_counter_11_s (
    .SUM(w_tx_char_counter[11]),
    .COUT(w_tx_char_counter_11_0_COUT),
    .I0(ff_tx_char_counter_start_of_line[11]),
    .I1(GND),
    .I3(GND),
    .CIN(w_tx_char_counter_10_2) 
);
defparam w_tx_char_counter_11_s.ALU_MODE=0;
  MUX2_LUT5 w_color_code_text12_3_s (
    .O(w_color_code_text12[3]),
    .I0(n86_2),
    .I1(w_tx_color_7_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_2_s (
    .O(w_color_code_text12[2]),
    .I0(n87_2),
    .I1(w_tx_color_6_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_1_s (
    .O(w_color_code_text12[1]),
    .I0(n88_2),
    .I1(w_tx_color_5_2),
    .S0(n83_3) 
);
  MUX2_LUT5 w_color_code_text12_0_s (
    .O(w_color_code_text12[0]),
    .I0(n89_2),
    .I1(w_tx_color_4_2),
    .S0(n83_3) 
);
  MUX2_LUT5 n241_s17 (
    .O(n241_20),
    .I0(n241_22),
    .I1(w_logical_vram_addr_nam[11]),
    .S0(n242_23) 
);
  MUX2_LUT5 n242_s17 (
    .O(n242_20),
    .I0(n242_22),
    .I1(w_logical_vram_addr_nam[10]),
    .S0(n242_23) 
);
  INV n819_s4 (
    .O(n819_8),
    .I(ff_blink_clk_cnt[0]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_text12 */
module vdp_graphic123m (
  O_sdram_clk_d,
  n207_5,
  n1017_7,
  n1503_4,
  ff_enable,
  n313_6,
  w_vram_data,
  reg_r26_h_scroll_Z,
  w_pre_dot_counter_x,
  w_dot_state,
  w_pre_dot_counter_y,
  reg_r2_pt_nam_addr_Z,
  w_eight_dot_state,
  reg_r0_disp_mode,
  reg_r4_pt_gen_addr_Z,
  reg_r10r3_col_addr_Z,
  reg_r1_disp_mode,
  pramadr_16_3,
  n579_4,
  ff_pat_gen_7_7,
  ff_pat_gen_7_9,
  w_vram_address_graphic123m,
  w_color_code_graphic123m
)
;
input O_sdram_clk_d;
input n207_5;
input n1017_7;
input n1503_4;
input ff_enable;
input n313_6;
input [7:0] w_vram_data;
input [7:3] reg_r26_h_scroll_Z;
input [7:3] w_pre_dot_counter_x;
input [1:0] w_dot_state;
input [7:0] w_pre_dot_counter_y;
input [6:0] reg_r2_pt_nam_addr_Z;
input [2:0] w_eight_dot_state;
input [3:1] reg_r0_disp_mode;
input [5:0] reg_r4_pt_gen_addr_Z;
input [10:0] reg_r10r3_col_addr_Z;
input [1:0] reg_r1_disp_mode;
output pramadr_16_3;
output n579_4;
output ff_pat_gen_7_7;
output ff_pat_gen_7_9;
output [16:0] w_vram_address_graphic123m;
output [3:0] w_color_code_graphic123m;
wire n68_4;
wire n69_4;
wire n70_4;
wire n123_4;
wire n124_4;
wire n125_4;
wire n126_4;
wire n127_4;
wire n128_4;
wire n129_4;
wire n130_4;
wire n131_4;
wire n132_4;
wire n133_4;
wire n134_4;
wire n135_4;
wire n136_4;
wire n137_4;
wire n138_4;
wire n139_4;
wire n321_3;
wire n322_3;
wire n323_3;
wire n324_3;
wire n325_3;
wire n326_3;
wire n327_3;
wire ff_req_addr_15_5;
wire n120_7;
wire n121_7;
wire n122_7;
wire n68_5;
wire n123_5;
wire n124_5;
wire n125_5;
wire n126_5;
wire n127_5;
wire n128_5;
wire n129_5;
wire n130_5;
wire n131_5;
wire n132_5;
wire n133_5;
wire n135_5;
wire n136_5;
wire w_col_code_3_4;
wire n595_4;
wire n120_10;
wire n127_6;
wire n128_6;
wire n627_5;
wire n321_6;
wire n134_7;
wire n122_10;
wire n595_6;
wire n328_7;
wire n611_5;
wire w_dot_counter_x_3_2;
wire w_dot_counter_x_4_2;
wire w_dot_counter_x_5_2;
wire w_dot_counter_x_6_2;
wire w_dot_counter_x_7_0_COUT;
wire n120_5;
wire n121_5;
wire n122_5;
wire [3:0] w_col_code;
wire [7:0] ff_pat_col;
wire [7:0] ff_pat_gen;
wire [7:0] ff_pat_num;
wire [7:0] ff_pre_pat_gen;
wire [7:0] ff_pre_pat_col;
wire [7:3] w_dot_counter_x;
wire VCC;
wire GND;
  LUT3 n569_s1 (
    .F(pramadr_16_3),
    .I0(ff_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n569_s1.INIT=8'h80;
  LUT3 n120_s8 (
    .F(n68_4),
    .I0(w_pre_dot_counter_y[2]),
    .I1(ff_pat_num[5]),
    .I2(n68_5) 
);
defparam n120_s8.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n69_4),
    .I0(w_pre_dot_counter_y[1]),
    .I1(ff_pat_num[4]),
    .I2(n68_5) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n70_4),
    .I0(w_pre_dot_counter_y[0]),
    .I1(ff_pat_num[3]),
    .I2(n68_5) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s1 (
    .F(n123_4),
    .I0(reg_r2_pt_nam_addr_Z[6]),
    .I1(n123_5),
    .I2(n579_4) 
);
defparam n123_s1.INIT=8'hA3;
  LUT3 n124_s1 (
    .F(n124_4),
    .I0(reg_r2_pt_nam_addr_Z[5]),
    .I1(n124_5),
    .I2(n579_4) 
);
defparam n124_s1.INIT=8'hA3;
  LUT3 n125_s1 (
    .F(n125_4),
    .I0(reg_r2_pt_nam_addr_Z[4]),
    .I1(n125_5),
    .I2(n579_4) 
);
defparam n125_s1.INIT=8'hA3;
  LUT3 n126_s1 (
    .F(n126_4),
    .I0(reg_r2_pt_nam_addr_Z[3]),
    .I1(n126_5),
    .I2(n579_4) 
);
defparam n126_s1.INIT=8'hA3;
  LUT3 n127_s1 (
    .F(n127_4),
    .I0(n127_5),
    .I1(reg_r2_pt_nam_addr_Z[2]),
    .I2(n579_4) 
);
defparam n127_s1.INIT=8'hC5;
  LUT3 n128_s1 (
    .F(n128_4),
    .I0(n128_5),
    .I1(reg_r2_pt_nam_addr_Z[1]),
    .I2(n579_4) 
);
defparam n128_s1.INIT=8'hC5;
  LUT3 n129_s1 (
    .F(n129_4),
    .I0(reg_r2_pt_nam_addr_Z[0]),
    .I1(n129_5),
    .I2(n579_4) 
);
defparam n129_s1.INIT=8'hAC;
  LUT3 n130_s1 (
    .F(n130_4),
    .I0(w_pre_dot_counter_y[7]),
    .I1(n130_5),
    .I2(n579_4) 
);
defparam n130_s1.INIT=8'hAC;
  LUT3 n131_s1 (
    .F(n131_4),
    .I0(w_pre_dot_counter_y[6]),
    .I1(n131_5),
    .I2(n579_4) 
);
defparam n131_s1.INIT=8'hAC;
  LUT3 n132_s1 (
    .F(n132_4),
    .I0(w_pre_dot_counter_y[5]),
    .I1(n132_5),
    .I2(n579_4) 
);
defparam n132_s1.INIT=8'hAC;
  LUT3 n133_s1 (
    .F(n133_4),
    .I0(w_pre_dot_counter_y[4]),
    .I1(n133_5),
    .I2(n579_4) 
);
defparam n133_s1.INIT=8'hAC;
  LUT4 n134_s1 (
    .F(n134_4),
    .I0(n134_7),
    .I1(ff_pat_num[2]),
    .I2(w_pre_dot_counter_y[3]),
    .I3(n579_4) 
);
defparam n134_s1.INIT=16'hF044;
  LUT3 n135_s1 (
    .F(n135_4),
    .I0(w_dot_counter_x[7]),
    .I1(n135_5),
    .I2(n579_4) 
);
defparam n135_s1.INIT=8'hA3;
  LUT3 n136_s1 (
    .F(n136_4),
    .I0(w_dot_counter_x[6]),
    .I1(n136_5),
    .I2(n579_4) 
);
defparam n136_s1.INIT=8'hA3;
  LUT3 n137_s1 (
    .F(n137_4),
    .I0(w_dot_counter_x[5]),
    .I1(n120_5),
    .I2(n579_4) 
);
defparam n137_s1.INIT=8'hAC;
  LUT3 n138_s1 (
    .F(n138_4),
    .I0(w_dot_counter_x[4]),
    .I1(n121_5),
    .I2(n579_4) 
);
defparam n138_s1.INIT=8'hAC;
  LUT3 n139_s1 (
    .F(n139_4),
    .I0(w_dot_counter_x[3]),
    .I1(n122_5),
    .I2(n579_4) 
);
defparam n139_s1.INIT=8'hAC;
  LUT3 w_col_code_3_s0 (
    .F(w_col_code[3]),
    .I0(ff_pat_col[7]),
    .I1(ff_pat_col[3]),
    .I2(w_col_code_3_4) 
);
defparam w_col_code_3_s0.INIT=8'hCA;
  LUT3 w_col_code_2_s0 (
    .F(w_col_code[2]),
    .I0(ff_pat_col[6]),
    .I1(ff_pat_col[2]),
    .I2(w_col_code_3_4) 
);
defparam w_col_code_2_s0.INIT=8'hCA;
  LUT3 w_col_code_1_s0 (
    .F(w_col_code[1]),
    .I0(ff_pat_col[5]),
    .I1(ff_pat_col[1]),
    .I2(w_col_code_3_4) 
);
defparam w_col_code_1_s0.INIT=8'hCA;
  LUT3 w_col_code_0_s0 (
    .F(w_col_code[0]),
    .I0(ff_pat_col[4]),
    .I1(ff_pat_col[0]),
    .I2(w_col_code_3_4) 
);
defparam w_col_code_0_s0.INIT=8'hCA;
  LUT3 n321_s0 (
    .F(n321_3),
    .I0(ff_pre_pat_gen[7]),
    .I1(ff_pat_gen[6]),
    .I2(n321_6) 
);
defparam n321_s0.INIT=8'hAC;
  LUT3 n322_s0 (
    .F(n322_3),
    .I0(ff_pre_pat_gen[6]),
    .I1(ff_pat_gen[5]),
    .I2(n321_6) 
);
defparam n322_s0.INIT=8'hAC;
  LUT3 n323_s0 (
    .F(n323_3),
    .I0(ff_pre_pat_gen[5]),
    .I1(ff_pat_gen[4]),
    .I2(n321_6) 
);
defparam n323_s0.INIT=8'hAC;
  LUT3 n324_s0 (
    .F(n324_3),
    .I0(ff_pre_pat_gen[4]),
    .I1(ff_pat_gen[3]),
    .I2(n321_6) 
);
defparam n324_s0.INIT=8'hAC;
  LUT3 n325_s0 (
    .F(n325_3),
    .I0(ff_pre_pat_gen[3]),
    .I1(ff_pat_gen[2]),
    .I2(n321_6) 
);
defparam n325_s0.INIT=8'hAC;
  LUT3 n326_s0 (
    .F(n326_3),
    .I0(ff_pre_pat_gen[2]),
    .I1(ff_pat_gen[1]),
    .I2(n321_6) 
);
defparam n326_s0.INIT=8'hAC;
  LUT3 n327_s0 (
    .F(n327_3),
    .I0(ff_pre_pat_gen[1]),
    .I1(ff_pat_gen[0]),
    .I2(n321_6) 
);
defparam n327_s0.INIT=8'hAC;
  LUT4 ff_req_addr_15_s2 (
    .F(ff_req_addr_15_5),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(pramadr_16_3) 
);
defparam ff_req_addr_15_s2.INIT=16'h0700;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(w_pre_dot_counter_y[4]),
    .I1(w_pre_dot_counter_y[2]),
    .I2(n595_4) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s5 (
    .F(n121_7),
    .I0(w_pre_dot_counter_y[3]),
    .I1(w_pre_dot_counter_y[1]),
    .I2(n595_4) 
);
defparam n121_s5.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_7),
    .I0(w_pre_dot_counter_y[0]),
    .I1(w_pre_dot_counter_y[2]),
    .I2(n595_4) 
);
defparam n122_s6.INIT=8'hAC;
  LUT3 n579_s1 (
    .F(n579_4),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]) 
);
defparam n579_s1.INIT=8'h01;
  LUT4 n68_s2 (
    .F(n68_5),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n313_6) 
);
defparam n68_s2.INIT=16'h0100;
  LUT3 n123_s2 (
    .F(n123_5),
    .I0(reg_r4_pt_gen_addr_Z[5]),
    .I1(reg_r10r3_col_addr_Z[10]),
    .I2(n122_10) 
);
defparam n123_s2.INIT=8'h35;
  LUT3 n124_s2 (
    .F(n124_5),
    .I0(reg_r4_pt_gen_addr_Z[4]),
    .I1(reg_r10r3_col_addr_Z[9]),
    .I2(n122_10) 
);
defparam n124_s2.INIT=8'h35;
  LUT3 n125_s2 (
    .F(n125_5),
    .I0(reg_r4_pt_gen_addr_Z[3]),
    .I1(reg_r10r3_col_addr_Z[8]),
    .I2(n122_10) 
);
defparam n125_s2.INIT=8'h35;
  LUT3 n126_s2 (
    .F(n126_5),
    .I0(reg_r4_pt_gen_addr_Z[2]),
    .I1(reg_r10r3_col_addr_Z[7]),
    .I2(n122_10) 
);
defparam n126_s2.INIT=8'h35;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(n127_6),
    .I1(n595_4),
    .I2(reg_r4_pt_gen_addr_Z[1]),
    .I3(n120_10) 
);
defparam n127_s2.INIT=16'h4F5D;
  LUT4 n128_s2 (
    .F(n128_5),
    .I0(n128_6),
    .I1(n595_4),
    .I2(reg_r4_pt_gen_addr_Z[0]),
    .I3(n120_10) 
);
defparam n128_s2.INIT=16'h4F5D;
  LUT4 n129_s2 (
    .F(n129_5),
    .I0(n68_5),
    .I1(ff_pat_num[7]),
    .I2(reg_r10r3_col_addr_Z[4]),
    .I3(n122_10) 
);
defparam n129_s2.INIT=16'hE0CC;
  LUT4 n130_s2 (
    .F(n130_5),
    .I0(n68_5),
    .I1(ff_pat_num[6]),
    .I2(reg_r10r3_col_addr_Z[3]),
    .I3(n122_10) 
);
defparam n130_s2.INIT=16'hE0CC;
  LUT4 n131_s2 (
    .F(n131_5),
    .I0(n68_5),
    .I1(ff_pat_num[5]),
    .I2(reg_r10r3_col_addr_Z[2]),
    .I3(n122_10) 
);
defparam n131_s2.INIT=16'hE0CC;
  LUT4 n132_s2 (
    .F(n132_5),
    .I0(n68_5),
    .I1(ff_pat_num[4]),
    .I2(reg_r10r3_col_addr_Z[1]),
    .I3(n122_10) 
);
defparam n132_s2.INIT=16'hE0CC;
  LUT4 n133_s2 (
    .F(n133_5),
    .I0(n68_5),
    .I1(ff_pat_num[3]),
    .I2(reg_r10r3_col_addr_Z[0]),
    .I3(n122_10) 
);
defparam n133_s2.INIT=16'hE0CC;
  LUT4 n135_s2 (
    .F(n135_5),
    .I0(ff_pat_num[7]),
    .I1(ff_pat_num[1]),
    .I2(n595_4),
    .I3(n68_5) 
);
defparam n135_s2.INIT=16'h3533;
  LUT4 n136_s2 (
    .F(n136_5),
    .I0(ff_pat_num[6]),
    .I1(ff_pat_num[0]),
    .I2(n595_4),
    .I3(n68_5) 
);
defparam n136_s2.INIT=16'h3533;
  LUT3 w_col_code_3_s1 (
    .F(w_col_code_3_4),
    .I0(ff_pat_gen[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n120_10) 
);
defparam w_col_code_3_s1.INIT=8'hC5;
  LUT3 n595_s1 (
    .F(n595_4),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n595_s1.INIT=8'h10;
  LUT2 ff_pat_gen_7_s3 (
    .F(ff_pat_gen_7_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]) 
);
defparam ff_pat_gen_7_s3.INIT=4'h1;
  LUT4 n120_s6 (
    .F(n120_10),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam n120_s6.INIT=16'h0100;
  LUT4 n127_s3 (
    .F(n127_6),
    .I0(w_pre_dot_counter_y[7]),
    .I1(n68_5),
    .I2(n595_4),
    .I3(reg_r10r3_col_addr_Z[6]) 
);
defparam n127_s3.INIT=16'hEEE0;
  LUT4 n128_s3 (
    .F(n128_6),
    .I0(w_pre_dot_counter_y[6]),
    .I1(n68_5),
    .I2(n595_4),
    .I3(reg_r10r3_col_addr_Z[5]) 
);
defparam n128_s3.INIT=16'hEEE0;
  LUT4 n627_s1 (
    .F(n627_5),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1017_7) 
);
defparam n627_s1.INIT=16'h4000;
  LUT3 n321_s2 (
    .F(n321_6),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n579_4) 
);
defparam n321_s2.INIT=8'h10;
  LUT3 ff_pat_gen_7_s4 (
    .F(ff_pat_gen_7_9),
    .I0(ff_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam ff_pat_gen_7_s4.INIT=8'h02;
  LUT4 n134_s3 (
    .F(n134_7),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n68_5) 
);
defparam n134_s3.INIT=16'hEF00;
  LUT4 n122_s5 (
    .F(n122_10),
    .I0(n120_10),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_eight_dot_state[0]) 
);
defparam n122_s5.INIT=16'h5455;
  LUT4 n595_s2 (
    .F(n595_6),
    .I0(n1017_7),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_eight_dot_state[0]) 
);
defparam n595_s2.INIT=16'h0200;
  LUT4 n328_s2 (
    .F(n328_7),
    .I0(ff_pre_pat_gen[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n579_4) 
);
defparam n328_s2.INIT=16'h0200;
  LUT4 n611_s1 (
    .F(n611_5),
    .I0(w_eight_dot_state[2]),
    .I1(n1017_7),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam n611_s1.INIT=16'h0400;
  DFFRE ff_req_addr_15_s0 (
    .Q(w_vram_address_graphic123m[15]),
    .D(n124_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_addr_15_5),
    .RESET(n207_5) 
);
  DFFRE ff_req_addr_14_s0 (
    .Q(w_vram_address_graphic123m[14]),
    .D(n125_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_addr_15_5),
    .RESET(n207_5) 
);
  DFFRE ff_req_addr_13_s0 (
    .Q(w_vram_address_graphic123m[13]),
    .D(n126_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_addr_15_5),
    .RESET(n207_5) 
);
  DFFRE ff_req_addr_12_s0 (
    .Q(w_vram_address_graphic123m[12]),
    .D(n127_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_addr_15_5),
    .RESET(n207_5) 
);
  DFFRE ff_req_addr_11_s0 (
    .Q(w_vram_address_graphic123m[11]),
    .D(n128_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_addr_15_5),
    .RESET(n207_5) 
);
  DFFRE ff_req_addr_10_s0 (
    .Q(w_vram_address_graphic123m[10]),
    .D(n129_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_addr_15_5),
    .RESET(n207_5) 
);
  DFFRE ff_req_addr_9_s0 (
    .Q(w_vram_address_graphic123m[9]),
    .D(n130_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_addr_15_5),
    .RESET(n207_5) 
);
  DFFRE ff_req_addr_8_s0 (
    .Q(w_vram_address_graphic123m[8]),
    .D(n131_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_addr_15_5),
    .RESET(n207_5) 
);
  DFFRE ff_req_addr_7_s0 (
    .Q(w_vram_address_graphic123m[7]),
    .D(n132_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_addr_15_5),
    .RESET(n207_5) 
);
  DFFRE ff_req_addr_6_s0 (
    .Q(w_vram_address_graphic123m[6]),
    .D(n133_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_addr_15_5),
    .RESET(n207_5) 
);
  DFFRE ff_req_addr_5_s0 (
    .Q(w_vram_address_graphic123m[5]),
    .D(n134_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_addr_15_5),
    .RESET(n207_5) 
);
  DFFRE ff_req_addr_4_s0 (
    .Q(w_vram_address_graphic123m[4]),
    .D(n135_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_addr_15_5),
    .RESET(n207_5) 
);
  DFFRE ff_req_addr_3_s0 (
    .Q(w_vram_address_graphic123m[3]),
    .D(n136_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_addr_15_5),
    .RESET(n207_5) 
);
  DFFRE ff_req_addr_2_s0 (
    .Q(w_vram_address_graphic123m[2]),
    .D(n137_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_addr_15_5),
    .RESET(n207_5) 
);
  DFFRE ff_req_addr_1_s0 (
    .Q(w_vram_address_graphic123m[1]),
    .D(n138_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_addr_15_5),
    .RESET(n207_5) 
);
  DFFRE ff_req_addr_0_s0 (
    .Q(w_vram_address_graphic123m[0]),
    .D(n139_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_addr_15_5),
    .RESET(n207_5) 
);
  DFFRE ff_col_code_3_s0 (
    .Q(w_color_code_graphic123m[3]),
    .D(w_col_code[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE ff_col_code_2_s0 (
    .Q(w_color_code_graphic123m[2]),
    .D(w_col_code[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE ff_col_code_1_s0 (
    .Q(w_color_code_graphic123m[1]),
    .D(w_col_code[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE ff_col_code_0_s0 (
    .Q(w_color_code_graphic123m[0]),
    .D(w_col_code[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE ff_pat_col_7_s0 (
    .Q(ff_pat_col[7]),
    .D(ff_pre_pat_col[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE ff_pat_col_6_s0 (
    .Q(ff_pat_col[6]),
    .D(ff_pre_pat_col[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE ff_pat_col_5_s0 (
    .Q(ff_pat_col[5]),
    .D(ff_pre_pat_col[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE ff_pat_col_4_s0 (
    .Q(ff_pat_col[4]),
    .D(ff_pre_pat_col[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE ff_pat_col_3_s0 (
    .Q(ff_pat_col[3]),
    .D(ff_pre_pat_col[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE ff_pat_col_2_s0 (
    .Q(ff_pat_col[2]),
    .D(ff_pre_pat_col[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE ff_pat_col_1_s0 (
    .Q(ff_pat_col[1]),
    .D(ff_pre_pat_col[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE ff_pat_col_0_s0 (
    .Q(ff_pat_col[0]),
    .D(ff_pre_pat_col[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE ff_pat_gen_7_s0 (
    .Q(ff_pat_gen[7]),
    .D(n321_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pat_gen_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_pat_gen_6_s0 (
    .Q(ff_pat_gen[6]),
    .D(n322_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pat_gen_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_pat_gen_5_s0 (
    .Q(ff_pat_gen[5]),
    .D(n323_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pat_gen_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_pat_gen_4_s0 (
    .Q(ff_pat_gen[4]),
    .D(n324_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pat_gen_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_pat_gen_3_s0 (
    .Q(ff_pat_gen[3]),
    .D(n325_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pat_gen_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_pat_gen_2_s0 (
    .Q(ff_pat_gen[2]),
    .D(n326_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pat_gen_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_pat_gen_1_s0 (
    .Q(ff_pat_gen[1]),
    .D(n327_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pat_gen_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_pat_gen_0_s0 (
    .Q(ff_pat_gen[0]),
    .D(n328_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_pat_gen_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_pat_num_7_s0 (
    .Q(ff_pat_num[7]),
    .D(w_vram_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n595_6),
    .RESET(n207_5) 
);
  DFFRE ff_pat_num_6_s0 (
    .Q(ff_pat_num[6]),
    .D(w_vram_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n595_6),
    .RESET(n207_5) 
);
  DFFRE ff_pat_num_5_s0 (
    .Q(ff_pat_num[5]),
    .D(w_vram_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n595_6),
    .RESET(n207_5) 
);
  DFFRE ff_pat_num_4_s0 (
    .Q(ff_pat_num[4]),
    .D(w_vram_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n595_6),
    .RESET(n207_5) 
);
  DFFRE ff_pat_num_3_s0 (
    .Q(ff_pat_num[3]),
    .D(w_vram_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n595_6),
    .RESET(n207_5) 
);
  DFFRE ff_pat_num_2_s0 (
    .Q(ff_pat_num[2]),
    .D(w_vram_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n595_6),
    .RESET(n207_5) 
);
  DFFRE ff_pat_num_1_s0 (
    .Q(ff_pat_num[1]),
    .D(w_vram_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n595_6),
    .RESET(n207_5) 
);
  DFFRE ff_pat_num_0_s0 (
    .Q(ff_pat_num[0]),
    .D(w_vram_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n595_6),
    .RESET(n207_5) 
);
  DFFRE ff_pre_pat_gen_7_s0 (
    .Q(ff_pre_pat_gen[7]),
    .D(w_vram_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n611_5),
    .RESET(n207_5) 
);
  DFFRE ff_pre_pat_gen_6_s0 (
    .Q(ff_pre_pat_gen[6]),
    .D(w_vram_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n611_5),
    .RESET(n207_5) 
);
  DFFRE ff_pre_pat_gen_5_s0 (
    .Q(ff_pre_pat_gen[5]),
    .D(w_vram_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n611_5),
    .RESET(n207_5) 
);
  DFFRE ff_pre_pat_gen_4_s0 (
    .Q(ff_pre_pat_gen[4]),
    .D(w_vram_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n611_5),
    .RESET(n207_5) 
);
  DFFRE ff_pre_pat_gen_3_s0 (
    .Q(ff_pre_pat_gen[3]),
    .D(w_vram_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n611_5),
    .RESET(n207_5) 
);
  DFFRE ff_pre_pat_gen_2_s0 (
    .Q(ff_pre_pat_gen[2]),
    .D(w_vram_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n611_5),
    .RESET(n207_5) 
);
  DFFRE ff_pre_pat_gen_1_s0 (
    .Q(ff_pre_pat_gen[1]),
    .D(w_vram_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n611_5),
    .RESET(n207_5) 
);
  DFFRE ff_pre_pat_gen_0_s0 (
    .Q(ff_pre_pat_gen[0]),
    .D(w_vram_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n611_5),
    .RESET(n207_5) 
);
  DFFRE ff_pre_pat_col_7_s0 (
    .Q(ff_pre_pat_col[7]),
    .D(w_vram_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n627_5),
    .RESET(n207_5) 
);
  DFFRE ff_pre_pat_col_6_s0 (
    .Q(ff_pre_pat_col[6]),
    .D(w_vram_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n627_5),
    .RESET(n207_5) 
);
  DFFRE ff_pre_pat_col_5_s0 (
    .Q(ff_pre_pat_col[5]),
    .D(w_vram_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n627_5),
    .RESET(n207_5) 
);
  DFFRE ff_pre_pat_col_4_s0 (
    .Q(ff_pre_pat_col[4]),
    .D(w_vram_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n627_5),
    .RESET(n207_5) 
);
  DFFRE ff_pre_pat_col_3_s0 (
    .Q(ff_pre_pat_col[3]),
    .D(w_vram_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n627_5),
    .RESET(n207_5) 
);
  DFFRE ff_pre_pat_col_2_s0 (
    .Q(ff_pre_pat_col[2]),
    .D(w_vram_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n627_5),
    .RESET(n207_5) 
);
  DFFRE ff_pre_pat_col_1_s0 (
    .Q(ff_pre_pat_col[1]),
    .D(w_vram_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n627_5),
    .RESET(n207_5) 
);
  DFFRE ff_pre_pat_col_0_s0 (
    .Q(ff_pre_pat_col[0]),
    .D(w_vram_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n627_5),
    .RESET(n207_5) 
);
  DFFRE ff_req_addr_16_s0 (
    .Q(w_vram_address_graphic123m[16]),
    .D(n123_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_req_addr_15_5),
    .RESET(n207_5) 
);
  ALU w_dot_counter_x_3_s (
    .SUM(w_dot_counter_x[3]),
    .COUT(w_dot_counter_x_3_2),
    .I0(reg_r26_h_scroll_Z[3]),
    .I1(w_pre_dot_counter_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dot_counter_x_3_s.ALU_MODE=0;
  ALU w_dot_counter_x_4_s (
    .SUM(w_dot_counter_x[4]),
    .COUT(w_dot_counter_x_4_2),
    .I0(reg_r26_h_scroll_Z[4]),
    .I1(w_pre_dot_counter_x[4]),
    .I3(GND),
    .CIN(w_dot_counter_x_3_2) 
);
defparam w_dot_counter_x_4_s.ALU_MODE=0;
  ALU w_dot_counter_x_5_s (
    .SUM(w_dot_counter_x[5]),
    .COUT(w_dot_counter_x_5_2),
    .I0(reg_r26_h_scroll_Z[5]),
    .I1(w_pre_dot_counter_x[5]),
    .I3(GND),
    .CIN(w_dot_counter_x_4_2) 
);
defparam w_dot_counter_x_5_s.ALU_MODE=0;
  ALU w_dot_counter_x_6_s (
    .SUM(w_dot_counter_x[6]),
    .COUT(w_dot_counter_x_6_2),
    .I0(reg_r26_h_scroll_Z[6]),
    .I1(w_pre_dot_counter_x[6]),
    .I3(GND),
    .CIN(w_dot_counter_x_5_2) 
);
defparam w_dot_counter_x_6_s.ALU_MODE=0;
  ALU w_dot_counter_x_7_s (
    .SUM(w_dot_counter_x[7]),
    .COUT(w_dot_counter_x_7_0_COUT),
    .I0(reg_r26_h_scroll_Z[7]),
    .I1(w_pre_dot_counter_x[7]),
    .I3(GND),
    .CIN(w_dot_counter_x_6_2) 
);
defparam w_dot_counter_x_7_s.ALU_MODE=0;
  MUX2_LUT5 n120_s3 (
    .O(n120_5),
    .I0(n120_7),
    .I1(n68_4),
    .S0(n122_10) 
);
  MUX2_LUT5 n121_s3 (
    .O(n121_5),
    .I0(n121_7),
    .I1(n69_4),
    .S0(n122_10) 
);
  MUX2_LUT5 n122_s3 (
    .O(n122_5),
    .I0(n122_7),
    .I1(n70_4),
    .S0(n122_10) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic123m */
module vdp_ram256 (
  w_ram_we,
  O_sdram_clk_d,
  w_fifo_wdata,
  w_fifo_address,
  w_fifo_rdata
)
;
input w_ram_we;
input O_sdram_clk_d;
input [7:0] w_fifo_wdata;
input [7:0] w_fifo_address;
output [7:0] w_fifo_rdata;
wire [31:8] DO;
wire VCC;
wire GND;
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_fifo_rdata[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_fifo_wdata[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,w_fifo_address[7:0],GND,GND,GND}),
    .WRE(w_ram_we),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b01;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram256 */
module vdp_graphic4567 (
  O_sdram_clk_d,
  n207_5,
  n1017_7,
  pramadr_16_3,
  ff_enable,
  reg_r25_sp2_Z,
  n579_4,
  ff_pat_gen_7_9,
  ff_pat_gen_7_7,
  n1011_7,
  n100_6,
  n37_9,
  n1018_6,
  n1967_4,
  reg_r25_yae_Z,
  n1537_31,
  reg_r25_yjk_Z,
  reg_r1_bl_clks_Z,
  n770_25,
  n2422_5,
  w_pre_dot_counter_y,
  reg_r2_pt_nam_addr_Z,
  w_pre_dot_counter_x,
  reg_r26_h_scroll_Z,
  w_sdram_rdata,
  w_sdram_address,
  w_dot_state,
  w_eight_dot_state,
  reg_r0_disp_mode,
  reg_r13_blink_period_Z,
  w_yjk_en,
  ff_local_dot_counter_x_8_7,
  n1100_6,
  n1100_7,
  ff_fifo2_7_8,
  n1503_4,
  w_color_code_graphic4567,
  w_yjk_r,
  w_yjk_g,
  w_yjk_b,
  w_vram_address_graphic4567
)
;
input O_sdram_clk_d;
input n207_5;
input n1017_7;
input pramadr_16_3;
input ff_enable;
input reg_r25_sp2_Z;
input n579_4;
input ff_pat_gen_7_9;
input ff_pat_gen_7_7;
input n1011_7;
input n100_6;
input n37_9;
input n1018_6;
input n1967_4;
input reg_r25_yae_Z;
input n1537_31;
input reg_r25_yjk_Z;
input reg_r1_bl_clks_Z;
input n770_25;
input n2422_5;
input [8:0] w_pre_dot_counter_y;
input [6:0] reg_r2_pt_nam_addr_Z;
input [8:2] w_pre_dot_counter_x;
input [8:3] reg_r26_h_scroll_Z;
input [15:0] w_sdram_rdata;
input [16:16] w_sdram_address;
input [1:0] w_dot_state;
input [2:0] w_eight_dot_state;
input [2:2] reg_r0_disp_mode;
input [7:0] reg_r13_blink_period_Z;
output w_yjk_en;
output ff_local_dot_counter_x_8_7;
output n1100_6;
output n1100_7;
output ff_fifo2_7_8;
output n1503_4;
output [7:0] w_color_code_graphic4567;
output [5:1] w_yjk_r;
output [5:1] w_yjk_g;
output [5:1] w_yjk_b;
output [16:0] w_vram_address_graphic4567;
wire w_ram_we;
wire w_sp2_h_scroll;
wire n1002_3;
wire n1003_3;
wire n1004_3;
wire n1005_3;
wire n1006_3;
wire n1007_3;
wire n1365_3;
wire n576_8;
wire n577_8;
wire n578_8;
wire n579_8;
wire ff_fifo3_6_6;
wire ff_fifo1_7_6;
wire ff_fifo0_7_6;
wire ff_fifo_write_address_7_6;
wire ff_fifo_read_address_7_6;
wire pcolorcode_7_4;
wire ff_blink_period_cnt_3_6;
wire ff_fifo_write_7;
wire n510_7;
wire n849_5;
wire n1093_6;
wire n1092_6;
wire n1091_6;
wire n1008_6;
wire n575_11;
wire n574_11;
wire n573_11;
wire n572_12;
wire n454_12;
wire n453_12;
wire n452_12;
wire n451_12;
wire n450_12;
wire n449_12;
wire n448_12;
wire n447_12;
wire n370_5;
wire n367_5;
wire n1100_5;
wire n1089_6;
wire n1088_6;
wire n1087_6;
wire n838_5;
wire w_pix_7_4;
wire w_pix_6_4;
wire w_pix_5_4;
wire w_pix_4_4;
wire w_pix_3_4;
wire w_pix_2_4;
wire w_pix_1_4;
wire w_pix_0_4;
wire n1002_4;
wire n1003_4;
wire n1004_4;
wire n1005_4;
wire n1006_4;
wire n1007_4;
wire n1537_4;
wire n1553_4;
wire n576_9;
wire n576_10;
wire n577_9;
wire n578_9;
wire n579_9;
wire ff_fifo_read_address_7_7;
wire ff_blink_period_cnt_3_7;
wire ff_fifo_write_8;
wire n1091_7;
wire n451_13;
wire n450_13;
wire n448_13;
wire n447_13;
wire n369_6;
wire n368_6;
wire n366_6;
wire n365_6;
wire w_b_1_7;
wire w_b_2_7;
wire w_b_3_7;
wire w_b_4_7;
wire w_b_5_7;
wire n1537_5;
wire n1537_6;
wire n1553_5;
wire n1553_6;
wire n1553_7;
wire n1553_8;
wire n1553_9;
wire n1553_10;
wire ff_local_dot_counter_x_8_9;
wire ff_fifo_read_address_7_10;
wire n1094_8;
wire n1553_12;
wire n365_8;
wire n366_8;
wire n368_8;
wire n369_8;
wire n371_7;
wire n372_7;
wire n1009_8;
wire n1090_10;
wire n1537_8;
wire ff_color_data_3_8;
wire ff_fifo_write;
wire ff_blink_state;
wire w_r_yjk_0_2;
wire w_r_yjk_1_2;
wire w_r_yjk_2_2;
wire w_r_yjk_3_2;
wire w_r_yjk_4_2;
wire w_r_yjk_5_2;
wire w_r_yjk_6_0_COUT;
wire w_g_yjk_0_2;
wire w_g_yjk_1_2;
wire w_g_yjk_2_2;
wire w_g_yjk_3_2;
wire w_g_yjk_4_2;
wire w_g_yjk_5_2;
wire w_g_yjk_6_0_COUT;
wire w_b_jk_1_2;
wire w_b_jk_2_2;
wire w_b_jk_3_2;
wire w_b_jk_4_2;
wire w_b_jk_5_2;
wire w_b_jk_6_2;
wire w_b_jk_7_0_COUT;
wire w_dotcounterx_3_2;
wire w_dotcounterx_4_2;
wire w_dotcounterx_5_2;
wire w_dotcounterx_6_2;
wire w_dotcounterx_7_2;
wire w_dotcounterx_8_0_COUT;
wire w_b_y_2_3;
wire w_b_y_3_3;
wire w_b_y_4_3;
wire w_b_y_5_3;
wire w_b_yjkp_0_3;
wire n703_2;
wire n703_3;
wire n702_2;
wire n702_3;
wire n701_2;
wire n701_3;
wire n700_2;
wire n700_3;
wire n699_2;
wire n699_3;
wire n698_2;
wire n698_3;
wire n697_2;
wire n697_3;
wire n696_2;
wire n696_0_COUT;
wire [7:0] w_fifo_address;
wire [7:0] w_fifo_wdata;
wire [7:0] w_pix;
wire [14:10] w_vram_address_g45;
wire [5:1] w_b;
wire [5:1] w_g;
wire [5:1] w_r;
wire [7:0] ff_fifo3;
wire [7:0] ff_fifo2;
wire [7:0] ff_fifo1;
wire [7:0] ff_fifo0;
wire [7:0] ff_pix0;
wire [7:0] ff_pix1;
wire [7:0] ff_pix2;
wire [7:0] ff_pix3;
wire [7:0] ff_fifo_write_address;
wire [7:0] ff_fifo_read_address;
wire [3:0] ff_color_data;
wire [6:0] ff_pattern_name_base_address;
wire [8:1] ff_local_dot_counter_x;
wire [3:0] ff_blink_clk_cnt;
wire [3:0] ff_blink_period_cnt;
wire [6:0] w_r_yjk;
wire [6:0] w_g_yjk;
wire [7:1] w_b_jk;
wire [8:3] w_dotcounterx;
wire [7:2] w_b_y;
wire [0:0] w_b_yjkp;
wire [7:0] w_fifo_rdata;
wire VCC;
wire GND;
  LUT3 w_fifo_address_7_s3 (
    .F(w_fifo_address[7]),
    .I0(ff_fifo_write_address[7]),
    .I1(ff_fifo_read_address[7]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_7_s3.INIT=8'hAC;
  LUT3 w_fifo_address_6_s3 (
    .F(w_fifo_address[6]),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_write_address[6]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_6_s3.INIT=8'hCA;
  LUT3 w_fifo_address_5_s3 (
    .F(w_fifo_address[5]),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_5_s3.INIT=8'hCA;
  LUT3 w_fifo_address_4_s3 (
    .F(w_fifo_address[4]),
    .I0(ff_fifo_read_address[4]),
    .I1(ff_fifo_write_address[4]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_4_s3.INIT=8'hCA;
  LUT3 w_fifo_address_3_s3 (
    .F(w_fifo_address[3]),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_write_address[3]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_3_s3.INIT=8'hCA;
  LUT3 w_fifo_address_2_s3 (
    .F(w_fifo_address[2]),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_2_s3.INIT=8'hCA;
  LUT3 w_fifo_address_1_s3 (
    .F(w_fifo_address[1]),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_1_s3.INIT=8'hCA;
  LUT3 w_fifo_address_0_s3 (
    .F(w_fifo_address[0]),
    .I0(ff_fifo_read_address[0]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_fifo_write) 
);
defparam w_fifo_address_0_s3.INIT=8'hCA;
  LUT4 w_fifo_wdata_7_s0 (
    .F(w_fifo_wdata[7]),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(w_sdram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_7_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_6_s0 (
    .F(w_fifo_wdata[6]),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(w_sdram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_6_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_5_s0 (
    .F(w_fifo_wdata[5]),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(w_sdram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_5_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_4_s0 (
    .F(w_fifo_wdata[4]),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(w_sdram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_4_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_3_s0 (
    .F(w_fifo_wdata[3]),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(w_sdram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_3_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_2_s0 (
    .F(w_fifo_wdata[2]),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(w_sdram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_2_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_1_s0 (
    .F(w_fifo_wdata[1]),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(w_sdram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_1_s0.INIT=16'hACCA;
  LUT4 w_fifo_wdata_0_s0 (
    .F(w_fifo_wdata[0]),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(w_sdram_address[16]),
    .I3(w_dot_state[1]) 
);
defparam w_fifo_wdata_0_s0.INIT=16'hACCA;
  LUT2 w_ram_we_s0 (
    .F(w_ram_we),
    .I0(ff_enable),
    .I1(ff_fifo_write) 
);
defparam w_ram_we_s0.INIT=4'h8;
  LUT4 w_pix_7_s0 (
    .F(w_pix[7]),
    .I0(ff_pix3[7]),
    .I1(ff_pix1[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_7_4) 
);
defparam w_pix_7_s0.INIT=16'hCFA0;
  LUT4 w_pix_6_s0 (
    .F(w_pix[6]),
    .I0(ff_pix3[6]),
    .I1(ff_pix1[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_6_4) 
);
defparam w_pix_6_s0.INIT=16'hCFA0;
  LUT4 w_pix_5_s0 (
    .F(w_pix[5]),
    .I0(ff_pix3[5]),
    .I1(ff_pix1[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_5_4) 
);
defparam w_pix_5_s0.INIT=16'hCFA0;
  LUT4 w_pix_4_s0 (
    .F(w_pix[4]),
    .I0(ff_pix3[4]),
    .I1(ff_pix1[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_4_4) 
);
defparam w_pix_4_s0.INIT=16'hCFA0;
  LUT4 w_pix_3_s0 (
    .F(w_pix[3]),
    .I0(ff_pix3[3]),
    .I1(ff_pix1[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_3_4) 
);
defparam w_pix_3_s0.INIT=16'hCFA0;
  LUT4 w_pix_2_s0 (
    .F(w_pix[2]),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_2_4) 
);
defparam w_pix_2_s0.INIT=16'hCFA0;
  LUT4 w_pix_1_s0 (
    .F(w_pix[1]),
    .I0(ff_pix3[1]),
    .I1(ff_pix1[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_1_4) 
);
defparam w_pix_1_s0.INIT=16'hCFA0;
  LUT4 w_pix_0_s0 (
    .F(w_pix[0]),
    .I0(ff_pix3[0]),
    .I1(ff_pix1[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_pix_0_4) 
);
defparam w_pix_0_s0.INIT=16'hCFA0;
  LUT4 w_sp2_h_scroll_s0 (
    .F(w_sp2_h_scroll),
    .I0(ff_blink_state),
    .I1(ff_local_dot_counter_x[8]),
    .I2(reg_r25_sp2_Z),
    .I3(ff_pattern_name_base_address[5]) 
);
defparam w_sp2_h_scroll_s0.INIT=16'hC500;
  LUT2 w_vram_address_g45_10_s0 (
    .F(w_vram_address_g45[10]),
    .I0(w_pre_dot_counter_y[3]),
    .I1(ff_pattern_name_base_address[0]) 
);
defparam w_vram_address_g45_10_s0.INIT=4'h8;
  LUT2 w_vram_address_g45_11_s0 (
    .F(w_vram_address_g45[11]),
    .I0(w_pre_dot_counter_y[4]),
    .I1(ff_pattern_name_base_address[1]) 
);
defparam w_vram_address_g45_11_s0.INIT=4'h8;
  LUT2 w_vram_address_g45_12_s0 (
    .F(w_vram_address_g45[12]),
    .I0(w_pre_dot_counter_y[5]),
    .I1(ff_pattern_name_base_address[2]) 
);
defparam w_vram_address_g45_12_s0.INIT=4'h8;
  LUT2 w_vram_address_g45_13_s0 (
    .F(w_vram_address_g45[13]),
    .I0(w_pre_dot_counter_y[6]),
    .I1(ff_pattern_name_base_address[3]) 
);
defparam w_vram_address_g45_13_s0.INIT=4'h8;
  LUT2 w_vram_address_g45_14_s0 (
    .F(w_vram_address_g45[14]),
    .I0(w_pre_dot_counter_y[7]),
    .I1(ff_pattern_name_base_address[4]) 
);
defparam w_vram_address_g45_14_s0.INIT=4'h8;
  LUT4 n1002_s0 (
    .F(n1002_3),
    .I0(w_dotcounterx[8]),
    .I1(n1002_4),
    .I2(ff_local_dot_counter_x[8]),
    .I3(n579_4) 
);
defparam n1002_s0.INIT=16'hAA3C;
  LUT4 n1003_s0 (
    .F(n1003_3),
    .I0(w_dotcounterx[7]),
    .I1(n1003_4),
    .I2(ff_local_dot_counter_x[7]),
    .I3(n579_4) 
);
defparam n1003_s0.INIT=16'hAA3C;
  LUT4 n1004_s0 (
    .F(n1004_3),
    .I0(w_dotcounterx[6]),
    .I1(n1004_4),
    .I2(ff_local_dot_counter_x[6]),
    .I3(n579_4) 
);
defparam n1004_s0.INIT=16'hAA3C;
  LUT4 n1005_s0 (
    .F(n1005_3),
    .I0(w_dotcounterx[5]),
    .I1(ff_local_dot_counter_x[5]),
    .I2(n1005_4),
    .I3(n579_4) 
);
defparam n1005_s0.INIT=16'hAA3C;
  LUT4 n1006_s0 (
    .F(n1006_3),
    .I0(w_dotcounterx[4]),
    .I1(n1006_4),
    .I2(ff_local_dot_counter_x[4]),
    .I3(n579_4) 
);
defparam n1006_s0.INIT=16'hAA3C;
  LUT4 n1007_s0 (
    .F(n1007_3),
    .I0(w_dotcounterx[3]),
    .I1(n1007_4),
    .I2(ff_local_dot_counter_x[3]),
    .I3(n579_4) 
);
defparam n1007_s0.INIT=16'hAA3C;
  LUT3 n1365_s0 (
    .F(n1365_3),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_pat_gen_7_9) 
);
defparam n1365_s0.INIT=8'h10;
  LUT4 n576_s4 (
    .F(n576_8),
    .I0(w_pix[7]),
    .I1(n576_9),
    .I2(w_dot_state[1]),
    .I3(n576_10) 
);
defparam n576_s4.INIT=16'h3A33;
  LUT4 n577_s4 (
    .F(n577_8),
    .I0(w_pix[6]),
    .I1(n577_9),
    .I2(w_dot_state[1]),
    .I3(n576_10) 
);
defparam n577_s4.INIT=16'h3A33;
  LUT4 n578_s4 (
    .F(n578_8),
    .I0(w_pix[5]),
    .I1(n578_9),
    .I2(w_dot_state[1]),
    .I3(n576_10) 
);
defparam n578_s4.INIT=16'h3A33;
  LUT4 n579_s4 (
    .F(n579_8),
    .I0(w_pix[4]),
    .I1(n579_9),
    .I2(w_dot_state[1]),
    .I3(n576_10) 
);
defparam n579_s4.INIT=16'h3A33;
  LUT3 ff_fifo3_6_s2 (
    .F(ff_fifo3_6_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_7) 
);
defparam ff_fifo3_6_s2.INIT=8'h80;
  LUT3 ff_fifo1_7_s2 (
    .F(ff_fifo1_7_6),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(n1017_7) 
);
defparam ff_fifo1_7_s2.INIT=8'h40;
  LUT3 ff_fifo0_7_s2 (
    .F(ff_fifo0_7_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(n1017_7) 
);
defparam ff_fifo0_7_s2.INIT=8'h10;
  LUT4 ff_fifo_write_address_7_s2 (
    .F(ff_fifo_write_address_7_6),
    .I0(ff_pat_gen_7_7),
    .I1(w_ram_we),
    .I2(n1011_7),
    .I3(n1503_4) 
);
defparam ff_fifo_write_address_7_s2.INIT=16'hF444;
  LUT4 ff_fifo_read_address_7_s2 (
    .F(ff_fifo_read_address_7_6),
    .I0(n100_6),
    .I1(ff_fifo_read_address_7_7),
    .I2(ff_fifo_read_address_7_10),
    .I3(ff_enable) 
);
defparam ff_fifo_read_address_7_s2.INIT=16'hF800;
  LUT4 pcolorcode_7_s2 (
    .F(pcolorcode_7_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(n37_9),
    .I2(n1018_6),
    .I3(n1017_7) 
);
defparam pcolorcode_7_s2.INIT=16'hFF40;
  LUT3 ff_blink_period_cnt_3_s2 (
    .F(ff_blink_period_cnt_3_6),
    .I0(n1553_4),
    .I1(ff_blink_period_cnt_3_7),
    .I2(n1537_8) 
);
defparam ff_blink_period_cnt_3_s2.INIT=8'hE0;
  LUT4 ff_fifo_write_s3 (
    .F(ff_fifo_write_7),
    .I0(ff_fifo_write_8),
    .I1(ff_local_dot_counter_x_8_7),
    .I2(w_dot_state[0]),
    .I3(ff_enable) 
);
defparam ff_fifo_write_s3.INIT=16'h9700;
  LUT3 n510_s3 (
    .F(n510_7),
    .I0(n579_4),
    .I1(w_dot_state[0]),
    .I2(w_dot_state[1]) 
);
defparam n510_s3.INIT=8'hC1;
  LUT2 n849_s1 (
    .F(n849_5),
    .I0(ff_pattern_name_base_address[6]),
    .I1(n1967_4) 
);
defparam n849_s1.INIT=4'h8;
  LUT3 n1093_s2 (
    .F(n1093_6),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1553_4) 
);
defparam n1093_s2.INIT=8'h06;
  LUT4 n1092_s2 (
    .F(n1092_6),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(ff_blink_period_cnt[2]),
    .I3(n1553_4) 
);
defparam n1092_s2.INIT=16'h0078;
  LUT3 n1091_s2 (
    .F(n1091_6),
    .I0(n1091_7),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1553_4) 
);
defparam n1091_s2.INIT=8'h06;
  LUT3 n1008_s2 (
    .F(n1008_6),
    .I0(n579_4),
    .I1(ff_local_dot_counter_x[2]),
    .I2(ff_local_dot_counter_x[1]) 
);
defparam n1008_s2.INIT=8'h14;
  LUT4 n575_s6 (
    .F(n575_11),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n1537_31),
    .I3(w_pix[4]) 
);
defparam n575_s6.INIT=16'h0100;
  LUT4 n574_s6 (
    .F(n574_11),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n1537_31),
    .I3(w_pix[5]) 
);
defparam n574_s6.INIT=16'h0100;
  LUT4 n573_s6 (
    .F(n573_11),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n1537_31),
    .I3(w_pix[6]) 
);
defparam n573_s6.INIT=16'h0100;
  LUT4 n572_s7 (
    .F(n572_12),
    .I0(w_dot_state[1]),
    .I1(reg_r25_yae_Z),
    .I2(n1537_31),
    .I3(w_pix[7]) 
);
defparam n572_s7.INIT=16'h0100;
  LUT2 n454_s7 (
    .F(n454_12),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[0]) 
);
defparam n454_s7.INIT=4'h1;
  LUT3 n453_s7 (
    .F(n453_12),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n453_s7.INIT=8'h14;
  LUT4 n452_s7 (
    .F(n452_12),
    .I0(ff_fifo_read_address[1]),
    .I1(ff_fifo_read_address[0]),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[2]) 
);
defparam n452_s7.INIT=16'h0708;
  LUT3 n451_s7 (
    .F(n451_12),
    .I0(w_dot_state[1]),
    .I1(n451_13),
    .I2(ff_fifo_read_address[3]) 
);
defparam n451_s7.INIT=8'h14;
  LUT3 n450_s7 (
    .F(n450_12),
    .I0(w_dot_state[1]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_13) 
);
defparam n450_s7.INIT=8'h14;
  LUT4 n449_s7 (
    .F(n449_12),
    .I0(ff_fifo_read_address[4]),
    .I1(n450_13),
    .I2(w_dot_state[1]),
    .I3(ff_fifo_read_address[5]) 
);
defparam n449_s7.INIT=16'h0708;
  LUT3 n448_s7 (
    .F(n448_12),
    .I0(w_dot_state[1]),
    .I1(n448_13),
    .I2(ff_fifo_read_address[6]) 
);
defparam n448_s7.INIT=8'h14;
  LUT3 n447_s7 (
    .F(n447_12),
    .I0(w_dot_state[1]),
    .I1(n447_13),
    .I2(ff_fifo_read_address[7]) 
);
defparam n447_s7.INIT=8'h14;
  LUT4 n370_s1 (
    .F(n370_5),
    .I0(ff_fifo_write_address[1]),
    .I1(ff_fifo_write_address[0]),
    .I2(ff_pat_gen_7_7),
    .I3(ff_fifo_write_address[2]) 
);
defparam n370_s1.INIT=16'h0708;
  LUT4 n367_s1 (
    .F(n367_5),
    .I0(ff_fifo_write_address[4]),
    .I1(n368_6),
    .I2(ff_pat_gen_7_7),
    .I3(ff_fifo_write_address[5]) 
);
defparam n367_s1.INIT=16'h0708;
  LUT3 n1100_s1 (
    .F(n1100_5),
    .I0(n1100_6),
    .I1(ff_blink_state),
    .I2(n1100_7) 
);
defparam n1100_s1.INIT=8'h0B;
  LUT4 n1089_s2 (
    .F(n1089_6),
    .I0(ff_blink_clk_cnt[3]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[1]),
    .I3(ff_blink_clk_cnt[0]) 
);
defparam n1089_s2.INIT=16'h0DF0;
  LUT3 n1088_s2 (
    .F(n1088_6),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]) 
);
defparam n1088_s2.INIT=8'h78;
  LUT4 n1087_s2 (
    .F(n1087_6),
    .I0(ff_blink_clk_cnt[0]),
    .I1(ff_blink_clk_cnt[1]),
    .I2(ff_blink_clk_cnt[2]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam n1087_s2.INIT=16'h7D80;
  LUT3 n838_s1 (
    .F(n838_5),
    .I0(w_pix[3]),
    .I1(reg_r25_yae_Z),
    .I2(reg_r25_yjk_Z) 
);
defparam n838_s1.INIT=8'h70;
  LUT4 w_b_1_s2 (
    .F(w_b[1]),
    .I0(w_b_1_7),
    .I1(n702_2),
    .I2(n703_2),
    .I3(n696_2) 
);
defparam w_b_1_s2.INIT=16'h007D;
  LUT4 w_b_2_s2 (
    .F(w_b[2]),
    .I0(w_b_1_7),
    .I1(w_b_2_7),
    .I2(n701_2),
    .I3(n696_2) 
);
defparam w_b_2_s2.INIT=16'h007D;
  LUT4 w_b_3_s2 (
    .F(w_b[3]),
    .I0(w_b_1_7),
    .I1(w_b_3_7),
    .I2(n700_2),
    .I3(n696_2) 
);
defparam w_b_3_s2.INIT=16'h007D;
  LUT4 w_b_4_s2 (
    .F(w_b[4]),
    .I0(w_b_1_7),
    .I1(n699_2),
    .I2(w_b_4_7),
    .I3(n696_2) 
);
defparam w_b_4_s2.INIT=16'h007D;
  LUT4 w_b_5_s2 (
    .F(w_b[5]),
    .I0(n696_2),
    .I1(n698_2),
    .I2(n697_2),
    .I3(w_b_5_7) 
);
defparam w_b_5_s2.INIT=16'h1554;
  LUT3 w_g_1_s2 (
    .F(w_g[1]),
    .I0(w_g_yjk[0]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_1_s2.INIT=8'h0E;
  LUT3 w_g_2_s2 (
    .F(w_g[2]),
    .I0(w_g_yjk[1]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_2_s2.INIT=8'h0E;
  LUT3 w_g_3_s2 (
    .F(w_g[3]),
    .I0(w_g_yjk[2]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_3_s2.INIT=8'h0E;
  LUT3 w_g_4_s2 (
    .F(w_g[4]),
    .I0(w_g_yjk[3]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_4_s2.INIT=8'h0E;
  LUT3 w_g_5_s2 (
    .F(w_g[5]),
    .I0(w_g_yjk[4]),
    .I1(w_g_yjk[5]),
    .I2(w_g_yjk[6]) 
);
defparam w_g_5_s2.INIT=8'h0E;
  LUT3 w_r_1_s2 (
    .F(w_r[1]),
    .I0(w_r_yjk[0]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_1_s2.INIT=8'h0E;
  LUT3 w_r_2_s2 (
    .F(w_r[2]),
    .I0(w_r_yjk[1]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_2_s2.INIT=8'h0E;
  LUT3 w_r_3_s2 (
    .F(w_r[3]),
    .I0(w_r_yjk[2]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_3_s2.INIT=8'h0E;
  LUT3 w_r_4_s2 (
    .F(w_r[4]),
    .I0(w_r_yjk[3]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_4_s2.INIT=8'h0E;
  LUT3 w_r_5_s2 (
    .F(w_r[5]),
    .I0(w_r_yjk[4]),
    .I1(w_r_yjk[5]),
    .I2(w_r_yjk[6]) 
);
defparam w_r_5_s2.INIT=8'h0E;
  LUT4 w_pix_7_s1 (
    .F(w_pix_7_4),
    .I0(ff_pix0[7]),
    .I1(ff_pix2[7]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_7_s1.INIT=16'h0CFA;
  LUT4 w_pix_6_s1 (
    .F(w_pix_6_4),
    .I0(ff_pix0[6]),
    .I1(ff_pix2[6]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_6_s1.INIT=16'h0CFA;
  LUT4 w_pix_5_s1 (
    .F(w_pix_5_4),
    .I0(ff_pix0[5]),
    .I1(ff_pix2[5]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_5_s1.INIT=16'h0CFA;
  LUT4 w_pix_4_s1 (
    .F(w_pix_4_4),
    .I0(ff_pix0[4]),
    .I1(ff_pix2[4]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_4_s1.INIT=16'h0CFA;
  LUT4 w_pix_3_s1 (
    .F(w_pix_3_4),
    .I0(ff_pix0[3]),
    .I1(ff_pix2[3]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_3_s1.INIT=16'h0CFA;
  LUT4 w_pix_2_s1 (
    .F(w_pix_2_4),
    .I0(ff_pix0[2]),
    .I1(ff_pix2[2]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_2_s1.INIT=16'h0CFA;
  LUT4 w_pix_1_s1 (
    .F(w_pix_1_4),
    .I0(ff_pix0[1]),
    .I1(ff_pix2[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_1_s1.INIT=16'h0CFA;
  LUT4 w_pix_0_s1 (
    .F(w_pix_0_4),
    .I0(ff_pix0[0]),
    .I1(ff_pix2[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam w_pix_0_s1.INIT=16'h0CFA;
  LUT4 n1002_s1 (
    .F(n1002_4),
    .I0(ff_local_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[6]),
    .I2(ff_local_dot_counter_x[7]),
    .I3(n1005_4) 
);
defparam n1002_s1.INIT=16'h8000;
  LUT3 n1003_s1 (
    .F(n1003_4),
    .I0(ff_local_dot_counter_x[5]),
    .I1(ff_local_dot_counter_x[6]),
    .I2(n1005_4) 
);
defparam n1003_s1.INIT=8'h80;
  LUT2 n1004_s1 (
    .F(n1004_4),
    .I0(ff_local_dot_counter_x[5]),
    .I1(n1005_4) 
);
defparam n1004_s1.INIT=4'h8;
  LUT4 n1005_s1 (
    .F(n1005_4),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]),
    .I3(ff_local_dot_counter_x[4]) 
);
defparam n1005_s1.INIT=16'h8000;
  LUT3 n1006_s1 (
    .F(n1006_4),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]),
    .I2(ff_local_dot_counter_x[3]) 
);
defparam n1006_s1.INIT=8'h80;
  LUT2 n1007_s1 (
    .F(n1007_4),
    .I0(ff_local_dot_counter_x[2]),
    .I1(ff_local_dot_counter_x[1]) 
);
defparam n1007_s1.INIT=4'h8;
  LUT4 n1537_s1 (
    .F(n1537_4),
    .I0(w_pre_dot_counter_y[6]),
    .I1(n1537_5),
    .I2(n1537_6),
    .I3(reg_r1_bl_clks_Z) 
);
defparam n1537_s1.INIT=16'h00BF;
  LUT3 n1553_s1 (
    .F(n1553_4),
    .I0(n1553_5),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1553_6) 
);
defparam n1553_s1.INIT=8'hD4;
  LUT4 n576_s5 (
    .F(n576_9),
    .I0(w_pix[3]),
    .I1(ff_color_data[3]),
    .I2(w_dot_state[1]),
    .I3(n1967_4) 
);
defparam n576_s5.INIT=16'h3335;
  LUT4 n576_s6 (
    .F(n576_10),
    .I0(n1537_31),
    .I1(reg_r25_yae_Z),
    .I2(w_eight_dot_state[0]),
    .I3(n1967_4) 
);
defparam n576_s6.INIT=16'h0EEE;
  LUT4 n577_s5 (
    .F(n577_9),
    .I0(w_pix[2]),
    .I1(ff_color_data[2]),
    .I2(w_dot_state[1]),
    .I3(n1967_4) 
);
defparam n577_s5.INIT=16'h3335;
  LUT4 n578_s5 (
    .F(n578_9),
    .I0(w_pix[1]),
    .I1(ff_color_data[1]),
    .I2(w_dot_state[1]),
    .I3(n1967_4) 
);
defparam n578_s5.INIT=16'h3335;
  LUT4 n579_s5 (
    .F(n579_9),
    .I0(w_pix[0]),
    .I1(ff_color_data[0]),
    .I2(w_dot_state[1]),
    .I3(n1967_4) 
);
defparam n579_s5.INIT=16'h3335;
  LUT4 ff_fifo_read_address_7_s3 (
    .F(ff_fifo_read_address_7_7),
    .I0(w_pre_dot_counter_x[3]),
    .I1(n770_25),
    .I2(w_pre_dot_counter_x[2]),
    .I3(n2422_5) 
);
defparam ff_fifo_read_address_7_s3.INIT=16'h1000;
  LUT3 ff_local_dot_counter_x_8_s3 (
    .F(ff_local_dot_counter_x_8_7),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]) 
);
defparam ff_local_dot_counter_x_8_s3.INIT=8'hE0;
  LUT4 ff_blink_period_cnt_3_s3 (
    .F(ff_blink_period_cnt_3_7),
    .I0(ff_blink_clk_cnt[1]),
    .I1(ff_blink_clk_cnt[2]),
    .I2(ff_blink_clk_cnt[0]),
    .I3(ff_blink_clk_cnt[3]) 
);
defparam ff_blink_period_cnt_3_s3.INIT=16'h1000;
  LUT4 ff_fifo_write_s4 (
    .F(ff_fifo_write_8),
    .I0(n579_4),
    .I1(n37_9),
    .I2(ff_local_dot_counter_x_8_7),
    .I3(w_dot_state[1]) 
);
defparam ff_fifo_write_s4.INIT=16'h0BF0;
  LUT3 n1091_s3 (
    .F(n1091_7),
    .I0(ff_blink_period_cnt[0]),
    .I1(ff_blink_period_cnt[1]),
    .I2(ff_blink_period_cnt[2]) 
);
defparam n1091_s3.INIT=8'h80;
  LUT3 n451_s8 (
    .F(n451_13),
    .I0(ff_fifo_read_address[2]),
    .I1(ff_fifo_read_address[1]),
    .I2(ff_fifo_read_address[0]) 
);
defparam n451_s8.INIT=8'h80;
  LUT4 n450_s8 (
    .F(n450_13),
    .I0(ff_fifo_read_address[3]),
    .I1(ff_fifo_read_address[2]),
    .I2(ff_fifo_read_address[1]),
    .I3(ff_fifo_read_address[0]) 
);
defparam n450_s8.INIT=16'h8000;
  LUT3 n448_s8 (
    .F(n448_13),
    .I0(ff_fifo_read_address[5]),
    .I1(ff_fifo_read_address[4]),
    .I2(n450_13) 
);
defparam n448_s8.INIT=8'h80;
  LUT4 n447_s8 (
    .F(n447_13),
    .I0(ff_fifo_read_address[6]),
    .I1(ff_fifo_read_address[5]),
    .I2(ff_fifo_read_address[4]),
    .I3(n450_13) 
);
defparam n447_s8.INIT=16'h8000;
  LUT3 n369_s2 (
    .F(n369_6),
    .I0(ff_fifo_write_address[2]),
    .I1(ff_fifo_write_address[1]),
    .I2(ff_fifo_write_address[0]) 
);
defparam n369_s2.INIT=8'h80;
  LUT4 n368_s2 (
    .F(n368_6),
    .I0(ff_fifo_write_address[3]),
    .I1(ff_fifo_write_address[2]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n368_s2.INIT=16'h8000;
  LUT3 n366_s2 (
    .F(n366_6),
    .I0(ff_fifo_write_address[5]),
    .I1(ff_fifo_write_address[4]),
    .I2(n368_6) 
);
defparam n366_s2.INIT=8'h80;
  LUT4 n365_s2 (
    .F(n365_6),
    .I0(ff_fifo_write_address[6]),
    .I1(ff_fifo_write_address[5]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_6) 
);
defparam n365_s2.INIT=16'h8000;
  LUT4 n1100_s2 (
    .F(n1100_6),
    .I0(reg_r13_blink_period_Z[3]),
    .I1(reg_r13_blink_period_Z[2]),
    .I2(reg_r13_blink_period_Z[1]),
    .I3(reg_r13_blink_period_Z[0]) 
);
defparam n1100_s2.INIT=16'h0001;
  LUT4 n1100_s3 (
    .F(n1100_7),
    .I0(reg_r13_blink_period_Z[7]),
    .I1(reg_r13_blink_period_Z[6]),
    .I2(reg_r13_blink_period_Z[5]),
    .I3(reg_r13_blink_period_Z[4]) 
);
defparam n1100_s3.INIT=16'h0001;
  LUT4 w_b_1_s3 (
    .F(w_b_1_7),
    .I0(n699_2),
    .I1(n698_2),
    .I2(w_b_4_7),
    .I3(n697_2) 
);
defparam w_b_1_s3.INIT=16'h807F;
  LUT2 w_b_2_s3 (
    .F(w_b_2_7),
    .I0(n702_2),
    .I1(n703_2) 
);
defparam w_b_2_s3.INIT=4'h8;
  LUT3 w_b_3_s3 (
    .F(w_b_3_7),
    .I0(n702_2),
    .I1(n703_2),
    .I2(n701_2) 
);
defparam w_b_3_s3.INIT=8'h80;
  LUT4 w_b_4_s3 (
    .F(w_b_4_7),
    .I0(n702_2),
    .I1(n703_2),
    .I2(n701_2),
    .I3(n700_2) 
);
defparam w_b_4_s3.INIT=16'h8000;
  LUT2 w_b_5_s3 (
    .F(w_b_5_7),
    .I0(n699_2),
    .I1(w_b_4_7) 
);
defparam w_b_5_s3.INIT=4'h8;
  LUT4 n1537_s2 (
    .F(n1537_5),
    .I0(w_pre_dot_counter_y[7]),
    .I1(w_pre_dot_counter_y[4]),
    .I2(w_pre_dot_counter_y[3]),
    .I3(w_pre_dot_counter_y[8]) 
);
defparam n1537_s2.INIT=16'h0001;
  LUT4 n1537_s3 (
    .F(n1537_6),
    .I0(w_pre_dot_counter_y[2]),
    .I1(w_pre_dot_counter_y[1]),
    .I2(w_pre_dot_counter_y[0]),
    .I3(w_pre_dot_counter_y[5]) 
);
defparam n1537_s3.INIT=16'h0001;
  LUT3 n1553_s2 (
    .F(n1553_5),
    .I0(reg_r13_blink_period_Z[7]),
    .I1(reg_r13_blink_period_Z[3]),
    .I2(ff_blink_state) 
);
defparam n1553_s2.INIT=8'hCA;
  LUT3 n1553_s3 (
    .F(n1553_6),
    .I0(n1553_7),
    .I1(ff_blink_period_cnt[2]),
    .I2(n1553_8) 
);
defparam n1553_s3.INIT=8'hD4;
  LUT3 n1553_s4 (
    .F(n1553_7),
    .I0(reg_r13_blink_period_Z[6]),
    .I1(reg_r13_blink_period_Z[2]),
    .I2(ff_blink_state) 
);
defparam n1553_s4.INIT=8'hCA;
  LUT3 n1553_s5 (
    .F(n1553_8),
    .I0(n1553_9),
    .I1(ff_blink_period_cnt[1]),
    .I2(n1553_10) 
);
defparam n1553_s5.INIT=8'h4D;
  LUT3 n1553_s6 (
    .F(n1553_9),
    .I0(reg_r13_blink_period_Z[5]),
    .I1(reg_r13_blink_period_Z[1]),
    .I2(ff_blink_state) 
);
defparam n1553_s6.INIT=8'hCA;
  LUT4 n1553_s7 (
    .F(n1553_10),
    .I0(reg_r13_blink_period_Z[4]),
    .I1(reg_r13_blink_period_Z[0]),
    .I2(ff_blink_period_cnt[0]),
    .I3(ff_blink_state) 
);
defparam n1553_s7.INIT=16'h0C0A;
  LUT4 ff_local_dot_counter_x_8_s4 (
    .F(ff_local_dot_counter_x_8_9),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[2]),
    .I3(ff_pat_gen_7_9) 
);
defparam ff_local_dot_counter_x_8_s4.INIT=16'h1F00;
  LUT4 ff_fifo_read_address_7_s5 (
    .F(ff_fifo_read_address_7_10),
    .I0(n1967_4),
    .I1(w_eight_dot_state[0]),
    .I2(w_dot_state[1]),
    .I3(w_dot_state[0]) 
);
defparam ff_fifo_read_address_7_s5.INIT=16'h0700;
  LUT3 ff_fifo2_7_s3 (
    .F(ff_fifo2_7_8),
    .I0(n1017_7),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]) 
);
defparam ff_fifo2_7_s3.INIT=8'h20;
  LUT4 n1094_s3 (
    .F(n1094_8),
    .I0(ff_blink_period_cnt[0]),
    .I1(n1553_5),
    .I2(ff_blink_period_cnt[3]),
    .I3(n1553_6) 
);
defparam n1094_s3.INIT=16'h0445;
  LUT4 n1553_s8 (
    .F(n1553_12),
    .I0(n1553_5),
    .I1(ff_blink_period_cnt[3]),
    .I2(n1553_6),
    .I3(n1537_8) 
);
defparam n1553_s8.INIT=16'hD400;
  LUT4 n365_s3 (
    .F(n365_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n365_6),
    .I3(ff_fifo_write_address[7]) 
);
defparam n365_s3.INIT=16'h0EE0;
  LUT4 n366_s3 (
    .F(n366_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n366_6),
    .I3(ff_fifo_write_address[6]) 
);
defparam n366_s3.INIT=16'h0EE0;
  LUT4 n368_s3 (
    .F(n368_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[4]),
    .I3(n368_6) 
);
defparam n368_s3.INIT=16'h0EE0;
  LUT4 n369_s3 (
    .F(n369_8),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(n369_6),
    .I3(ff_fifo_write_address[3]) 
);
defparam n369_s3.INIT=16'h0EE0;
  LUT4 n371_s2 (
    .F(n371_7),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_fifo_write_address[1]),
    .I3(ff_fifo_write_address[0]) 
);
defparam n371_s2.INIT=16'h0EE0;
  LUT3 n372_s2 (
    .F(n372_7),
    .I0(ff_fifo_write_address[0]),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]) 
);
defparam n372_s2.INIT=8'h54;
  LUT4 n1009_s3 (
    .F(n1009_8),
    .I0(ff_local_dot_counter_x[1]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1009_s3.INIT=16'h5554;
  LUT4 n1503_s0 (
    .F(n1503_4),
    .I0(ff_pat_gen_7_9),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1503_s0.INIT=16'h0002;
  LUT4 n1090_s5 (
    .F(n1090_10),
    .I0(ff_blink_clk_cnt[0]),
    .I1(n1537_4),
    .I2(ff_pat_gen_7_9),
    .I3(n1011_7) 
);
defparam n1090_s5.INIT=16'h9AAA;
  LUT3 n1537_s4 (
    .F(n1537_8),
    .I0(n1537_4),
    .I1(ff_pat_gen_7_9),
    .I2(n1011_7) 
);
defparam n1537_s4.INIT=8'h40;
  LUT4 ff_color_data_3_s3 (
    .F(ff_color_data_3_8),
    .I0(ff_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(n576_10) 
);
defparam ff_color_data_3_s3.INIT=16'h2000;
  DFFE ff_fifo3_6_s0 (
    .Q(ff_fifo3[6]),
    .D(w_fifo_rdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo3_6_6) 
);
  DFFE ff_fifo3_5_s0 (
    .Q(ff_fifo3[5]),
    .D(w_fifo_rdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo3_6_6) 
);
  DFFE ff_fifo3_4_s0 (
    .Q(ff_fifo3[4]),
    .D(w_fifo_rdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo3_6_6) 
);
  DFFE ff_fifo3_3_s0 (
    .Q(ff_fifo3[3]),
    .D(w_fifo_rdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo3_6_6) 
);
  DFFE ff_fifo3_2_s0 (
    .Q(ff_fifo3[2]),
    .D(w_fifo_rdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo3_6_6) 
);
  DFFE ff_fifo3_1_s0 (
    .Q(ff_fifo3[1]),
    .D(w_fifo_rdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo3_6_6) 
);
  DFFE ff_fifo3_0_s0 (
    .Q(ff_fifo3[0]),
    .D(w_fifo_rdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo3_6_6) 
);
  DFFE ff_fifo2_7_s0 (
    .Q(ff_fifo2[7]),
    .D(w_fifo_rdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo2_7_8) 
);
  DFFE ff_fifo2_6_s0 (
    .Q(ff_fifo2[6]),
    .D(w_fifo_rdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo2_7_8) 
);
  DFFE ff_fifo2_5_s0 (
    .Q(ff_fifo2[5]),
    .D(w_fifo_rdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo2_7_8) 
);
  DFFE ff_fifo2_4_s0 (
    .Q(ff_fifo2[4]),
    .D(w_fifo_rdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo2_7_8) 
);
  DFFE ff_fifo2_3_s0 (
    .Q(ff_fifo2[3]),
    .D(w_fifo_rdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo2_7_8) 
);
  DFFE ff_fifo2_2_s0 (
    .Q(ff_fifo2[2]),
    .D(w_fifo_rdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo2_7_8) 
);
  DFFE ff_fifo2_1_s0 (
    .Q(ff_fifo2[1]),
    .D(w_fifo_rdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo2_7_8) 
);
  DFFE ff_fifo2_0_s0 (
    .Q(ff_fifo2[0]),
    .D(w_fifo_rdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo2_7_8) 
);
  DFFE ff_fifo1_7_s0 (
    .Q(ff_fifo1[7]),
    .D(w_fifo_rdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo1_7_6) 
);
  DFFE ff_fifo1_6_s0 (
    .Q(ff_fifo1[6]),
    .D(w_fifo_rdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo1_7_6) 
);
  DFFE ff_fifo1_5_s0 (
    .Q(ff_fifo1[5]),
    .D(w_fifo_rdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo1_7_6) 
);
  DFFE ff_fifo1_4_s0 (
    .Q(ff_fifo1[4]),
    .D(w_fifo_rdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo1_7_6) 
);
  DFFE ff_fifo1_3_s0 (
    .Q(ff_fifo1[3]),
    .D(w_fifo_rdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo1_7_6) 
);
  DFFE ff_fifo1_2_s0 (
    .Q(ff_fifo1[2]),
    .D(w_fifo_rdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo1_7_6) 
);
  DFFE ff_fifo1_1_s0 (
    .Q(ff_fifo1[1]),
    .D(w_fifo_rdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo1_7_6) 
);
  DFFE ff_fifo1_0_s0 (
    .Q(ff_fifo1[0]),
    .D(w_fifo_rdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo1_7_6) 
);
  DFFE ff_fifo0_7_s0 (
    .Q(ff_fifo0[7]),
    .D(w_fifo_rdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo0_7_6) 
);
  DFFE ff_fifo0_6_s0 (
    .Q(ff_fifo0[6]),
    .D(w_fifo_rdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo0_7_6) 
);
  DFFE ff_fifo0_5_s0 (
    .Q(ff_fifo0[5]),
    .D(w_fifo_rdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo0_7_6) 
);
  DFFE ff_fifo0_4_s0 (
    .Q(ff_fifo0[4]),
    .D(w_fifo_rdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo0_7_6) 
);
  DFFE ff_fifo0_3_s0 (
    .Q(ff_fifo0[3]),
    .D(w_fifo_rdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo0_7_6) 
);
  DFFE ff_fifo0_2_s0 (
    .Q(ff_fifo0[2]),
    .D(w_fifo_rdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo0_7_6) 
);
  DFFE ff_fifo0_1_s0 (
    .Q(ff_fifo0[1]),
    .D(w_fifo_rdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo0_7_6) 
);
  DFFE ff_fifo0_0_s0 (
    .Q(ff_fifo0[0]),
    .D(w_fifo_rdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo0_7_6) 
);
  DFFE ff_pix0_7_s0 (
    .Q(ff_pix0[7]),
    .D(ff_fifo0[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix0_6_s0 (
    .Q(ff_pix0[6]),
    .D(ff_fifo0[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix0_5_s0 (
    .Q(ff_pix0[5]),
    .D(ff_fifo0[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix0_4_s0 (
    .Q(ff_pix0[4]),
    .D(ff_fifo0[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix0_3_s0 (
    .Q(ff_pix0[3]),
    .D(ff_fifo0[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix0_2_s0 (
    .Q(ff_pix0[2]),
    .D(ff_fifo0[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix0_1_s0 (
    .Q(ff_pix0[1]),
    .D(ff_fifo0[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix0_0_s0 (
    .Q(ff_pix0[0]),
    .D(ff_fifo0[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix1_7_s0 (
    .Q(ff_pix1[7]),
    .D(ff_fifo1[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix1_6_s0 (
    .Q(ff_pix1[6]),
    .D(ff_fifo1[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix1_5_s0 (
    .Q(ff_pix1[5]),
    .D(ff_fifo1[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix1_4_s0 (
    .Q(ff_pix1[4]),
    .D(ff_fifo1[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix1_3_s0 (
    .Q(ff_pix1[3]),
    .D(ff_fifo1[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix1_2_s0 (
    .Q(ff_pix1[2]),
    .D(ff_fifo1[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix1_1_s0 (
    .Q(ff_pix1[1]),
    .D(ff_fifo1[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix1_0_s0 (
    .Q(ff_pix1[0]),
    .D(ff_fifo1[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix2_7_s0 (
    .Q(ff_pix2[7]),
    .D(ff_fifo2[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix2_6_s0 (
    .Q(ff_pix2[6]),
    .D(ff_fifo2[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix2_5_s0 (
    .Q(ff_pix2[5]),
    .D(ff_fifo2[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix2_4_s0 (
    .Q(ff_pix2[4]),
    .D(ff_fifo2[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix2_3_s0 (
    .Q(ff_pix2[3]),
    .D(ff_fifo2[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix2_2_s0 (
    .Q(ff_pix2[2]),
    .D(ff_fifo2[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix2_1_s0 (
    .Q(ff_pix2[1]),
    .D(ff_fifo2[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix2_0_s0 (
    .Q(ff_pix2[0]),
    .D(ff_fifo2[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix3_7_s0 (
    .Q(ff_pix3[7]),
    .D(ff_fifo3[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix3_6_s0 (
    .Q(ff_pix3[6]),
    .D(ff_fifo3[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix3_5_s0 (
    .Q(ff_pix3[5]),
    .D(ff_fifo3[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix3_4_s0 (
    .Q(ff_pix3[4]),
    .D(ff_fifo3[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix3_3_s0 (
    .Q(ff_pix3[3]),
    .D(ff_fifo3[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix3_2_s0 (
    .Q(ff_pix3[2]),
    .D(ff_fifo3[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix3_1_s0 (
    .Q(ff_pix3[1]),
    .D(ff_fifo3[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFE ff_pix3_0_s0 (
    .Q(ff_pix3[0]),
    .D(ff_fifo3[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1365_3) 
);
  DFFRE ff_fifo_write_address_7_s0 (
    .Q(ff_fifo_write_address[7]),
    .D(n365_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_fifo_write_address_6_s0 (
    .Q(ff_fifo_write_address[6]),
    .D(n366_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_fifo_write_address_5_s0 (
    .Q(ff_fifo_write_address[5]),
    .D(n367_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_fifo_write_address_4_s0 (
    .Q(ff_fifo_write_address[4]),
    .D(n368_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_fifo_write_address_3_s0 (
    .Q(ff_fifo_write_address[3]),
    .D(n369_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_fifo_write_address_2_s0 (
    .Q(ff_fifo_write_address[2]),
    .D(n370_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_fifo_write_address_1_s0 (
    .Q(ff_fifo_write_address[1]),
    .D(n371_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_fifo_write_address_0_s0 (
    .Q(ff_fifo_write_address[0]),
    .D(n372_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_address_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_fifo_read_address_7_s0 (
    .Q(ff_fifo_read_address[7]),
    .D(n447_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_fifo_read_address_6_s0 (
    .Q(ff_fifo_read_address[6]),
    .D(n448_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_fifo_read_address_5_s0 (
    .Q(ff_fifo_read_address[5]),
    .D(n449_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_fifo_read_address_4_s0 (
    .Q(ff_fifo_read_address[4]),
    .D(n450_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_fifo_read_address_3_s0 (
    .Q(ff_fifo_read_address[3]),
    .D(n451_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_fifo_read_address_2_s0 (
    .Q(ff_fifo_read_address[2]),
    .D(n452_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_fifo_read_address_1_s0 (
    .Q(ff_fifo_read_address[1]),
    .D(n453_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_fifo_read_address_0_s0 (
    .Q(ff_fifo_read_address[0]),
    .D(n454_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_read_address_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_fifo_write_s0 (
    .Q(ff_fifo_write),
    .D(n510_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo_write_7),
    .RESET(n207_5) 
);
  DFFRE ff_color_data_3_s0 (
    .Q(ff_color_data[3]),
    .D(w_pix[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_color_data_3_8),
    .RESET(n207_5) 
);
  DFFRE ff_color_data_2_s0 (
    .Q(ff_color_data[2]),
    .D(w_pix[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_color_data_3_8),
    .RESET(n207_5) 
);
  DFFRE ff_color_data_1_s0 (
    .Q(ff_color_data[1]),
    .D(w_pix[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_color_data_3_8),
    .RESET(n207_5) 
);
  DFFRE ff_color_data_0_s0 (
    .Q(ff_color_data[0]),
    .D(w_pix[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_color_data_3_8),
    .RESET(n207_5) 
);
  DFFRE pcolorcode_7_s0 (
    .Q(w_color_code_graphic4567[7]),
    .D(n572_12),
    .CLK(O_sdram_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n207_5) 
);
  DFFRE pcolorcode_6_s0 (
    .Q(w_color_code_graphic4567[6]),
    .D(n573_11),
    .CLK(O_sdram_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n207_5) 
);
  DFFRE pcolorcode_5_s0 (
    .Q(w_color_code_graphic4567[5]),
    .D(n574_11),
    .CLK(O_sdram_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n207_5) 
);
  DFFRE pcolorcode_4_s0 (
    .Q(w_color_code_graphic4567[4]),
    .D(n575_11),
    .CLK(O_sdram_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n207_5) 
);
  DFFRE pcolorcode_3_s0 (
    .Q(w_color_code_graphic4567[3]),
    .D(n576_8),
    .CLK(O_sdram_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n207_5) 
);
  DFFRE pcolorcode_2_s0 (
    .Q(w_color_code_graphic4567[2]),
    .D(n577_8),
    .CLK(O_sdram_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n207_5) 
);
  DFFRE pcolorcode_1_s0 (
    .Q(w_color_code_graphic4567[1]),
    .D(n578_8),
    .CLK(O_sdram_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n207_5) 
);
  DFFRE pcolorcode_0_s0 (
    .Q(w_color_code_graphic4567[0]),
    .D(n579_8),
    .CLK(O_sdram_clk_d),
    .CE(pcolorcode_7_4),
    .RESET(n207_5) 
);
  DFFRE p_yjk_r_5_s0 (
    .Q(w_yjk_r[5]),
    .D(w_r[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE p_yjk_r_4_s0 (
    .Q(w_yjk_r[4]),
    .D(w_r[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE p_yjk_r_3_s0 (
    .Q(w_yjk_r[3]),
    .D(w_r[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE p_yjk_r_2_s0 (
    .Q(w_yjk_r[2]),
    .D(w_r[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE p_yjk_r_1_s0 (
    .Q(w_yjk_r[1]),
    .D(w_r[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE p_yjk_g_5_s0 (
    .Q(w_yjk_g[5]),
    .D(w_g[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE p_yjk_g_4_s0 (
    .Q(w_yjk_g[4]),
    .D(w_g[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE p_yjk_g_3_s0 (
    .Q(w_yjk_g[3]),
    .D(w_g[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE p_yjk_g_2_s0 (
    .Q(w_yjk_g[2]),
    .D(w_g[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE p_yjk_g_1_s0 (
    .Q(w_yjk_g[1]),
    .D(w_g[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE p_yjk_b_5_s0 (
    .Q(w_yjk_b[5]),
    .D(w_b[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE p_yjk_b_4_s0 (
    .Q(w_yjk_b[4]),
    .D(w_b[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE p_yjk_b_3_s0 (
    .Q(w_yjk_b[3]),
    .D(w_b[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE p_yjk_b_2_s0 (
    .Q(w_yjk_b[2]),
    .D(w_b[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE p_yjk_b_1_s0 (
    .Q(w_yjk_b[1]),
    .D(w_b[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE p_yjk_en_s0 (
    .Q(w_yjk_en),
    .D(n838_5),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE pramadr_16_s0 (
    .Q(w_vram_address_graphic4567[16]),
    .D(n849_5),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE pramadr_15_s0 (
    .Q(w_vram_address_graphic4567[15]),
    .D(w_sp2_h_scroll),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE pramadr_14_s0 (
    .Q(w_vram_address_graphic4567[14]),
    .D(w_vram_address_g45[14]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE pramadr_13_s0 (
    .Q(w_vram_address_graphic4567[13]),
    .D(w_vram_address_g45[13]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE pramadr_12_s0 (
    .Q(w_vram_address_graphic4567[12]),
    .D(w_vram_address_g45[12]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE pramadr_11_s0 (
    .Q(w_vram_address_graphic4567[11]),
    .D(w_vram_address_g45[11]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE pramadr_10_s0 (
    .Q(w_vram_address_graphic4567[10]),
    .D(w_vram_address_g45[10]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE pramadr_9_s0 (
    .Q(w_vram_address_graphic4567[9]),
    .D(w_pre_dot_counter_y[2]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE pramadr_8_s0 (
    .Q(w_vram_address_graphic4567[8]),
    .D(w_pre_dot_counter_y[1]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE pramadr_7_s0 (
    .Q(w_vram_address_graphic4567[7]),
    .D(w_pre_dot_counter_y[0]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE pramadr_6_s0 (
    .Q(w_vram_address_graphic4567[6]),
    .D(ff_local_dot_counter_x[7]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE pramadr_5_s0 (
    .Q(w_vram_address_graphic4567[5]),
    .D(ff_local_dot_counter_x[6]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE pramadr_4_s0 (
    .Q(w_vram_address_graphic4567[4]),
    .D(ff_local_dot_counter_x[5]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE pramadr_3_s0 (
    .Q(w_vram_address_graphic4567[3]),
    .D(ff_local_dot_counter_x[4]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE pramadr_2_s0 (
    .Q(w_vram_address_graphic4567[2]),
    .D(ff_local_dot_counter_x[3]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE pramadr_1_s0 (
    .Q(w_vram_address_graphic4567[1]),
    .D(ff_local_dot_counter_x[2]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE pramadr_0_s0 (
    .Q(w_vram_address_graphic4567[0]),
    .D(ff_local_dot_counter_x[1]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_name_base_address_6_s0 (
    .Q(ff_pattern_name_base_address[6]),
    .D(reg_r2_pt_nam_addr_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_name_base_address_5_s0 (
    .Q(ff_pattern_name_base_address[5]),
    .D(reg_r2_pt_nam_addr_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_name_base_address_4_s0 (
    .Q(ff_pattern_name_base_address[4]),
    .D(reg_r2_pt_nam_addr_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_name_base_address_3_s0 (
    .Q(ff_pattern_name_base_address[3]),
    .D(reg_r2_pt_nam_addr_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_name_base_address_2_s0 (
    .Q(ff_pattern_name_base_address[2]),
    .D(reg_r2_pt_nam_addr_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_name_base_address_1_s0 (
    .Q(ff_pattern_name_base_address[1]),
    .D(reg_r2_pt_nam_addr_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE ff_pattern_name_base_address_0_s0 (
    .Q(ff_pattern_name_base_address[0]),
    .D(reg_r2_pt_nam_addr_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE ff_local_dot_counter_x_8_s0 (
    .Q(ff_local_dot_counter_x[8]),
    .D(n1002_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n207_5) 
);
  DFFRE ff_local_dot_counter_x_7_s0 (
    .Q(ff_local_dot_counter_x[7]),
    .D(n1003_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n207_5) 
);
  DFFRE ff_local_dot_counter_x_6_s0 (
    .Q(ff_local_dot_counter_x[6]),
    .D(n1004_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n207_5) 
);
  DFFRE ff_local_dot_counter_x_5_s0 (
    .Q(ff_local_dot_counter_x[5]),
    .D(n1005_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n207_5) 
);
  DFFRE ff_local_dot_counter_x_4_s0 (
    .Q(ff_local_dot_counter_x[4]),
    .D(n1006_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n207_5) 
);
  DFFRE ff_local_dot_counter_x_3_s0 (
    .Q(ff_local_dot_counter_x[3]),
    .D(n1007_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n207_5) 
);
  DFFRE ff_local_dot_counter_x_2_s0 (
    .Q(ff_local_dot_counter_x[2]),
    .D(n1008_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n207_5) 
);
  DFFRE ff_local_dot_counter_x_1_s0 (
    .Q(ff_local_dot_counter_x[1]),
    .D(n1009_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_local_dot_counter_x_8_9),
    .RESET(n207_5) 
);
  DFFRE ff_blink_clk_cnt_3_s0 (
    .Q(ff_blink_clk_cnt[3]),
    .D(n1087_6),
    .CLK(O_sdram_clk_d),
    .CE(n1537_8),
    .RESET(n207_5) 
);
  DFFRE ff_blink_clk_cnt_2_s0 (
    .Q(ff_blink_clk_cnt[2]),
    .D(n1088_6),
    .CLK(O_sdram_clk_d),
    .CE(n1537_8),
    .RESET(n207_5) 
);
  DFFRE ff_blink_clk_cnt_1_s0 (
    .Q(ff_blink_clk_cnt[1]),
    .D(n1089_6),
    .CLK(O_sdram_clk_d),
    .CE(n1537_8),
    .RESET(n207_5) 
);
  DFFRE ff_blink_state_s0 (
    .Q(ff_blink_state),
    .D(n1100_5),
    .CLK(O_sdram_clk_d),
    .CE(n1553_12),
    .RESET(n207_5) 
);
  DFFRE ff_blink_period_cnt_3_s0 (
    .Q(ff_blink_period_cnt[3]),
    .D(n1091_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n207_5) 
);
  DFFRE ff_blink_period_cnt_2_s0 (
    .Q(ff_blink_period_cnt[2]),
    .D(n1092_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n207_5) 
);
  DFFRE ff_blink_period_cnt_1_s0 (
    .Q(ff_blink_period_cnt[1]),
    .D(n1093_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n207_5) 
);
  DFFRE ff_blink_period_cnt_0_s0 (
    .Q(ff_blink_period_cnt[0]),
    .D(n1094_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_blink_period_cnt_3_6),
    .RESET(n207_5) 
);
  DFFE ff_fifo3_7_s0 (
    .Q(ff_fifo3[7]),
    .D(w_fifo_rdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(ff_fifo3_6_6) 
);
  DFFR ff_blink_clk_cnt_0_s1 (
    .Q(ff_blink_clk_cnt[0]),
    .D(n1090_10),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_blink_clk_cnt_0_s1.INIT=1'b0;
  ALU w_r_yjk_0_s (
    .SUM(w_r_yjk[0]),
    .COUT(w_r_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix2[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_r_yjk_0_s.ALU_MODE=0;
  ALU w_r_yjk_1_s (
    .SUM(w_r_yjk[1]),
    .COUT(w_r_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix2[1]),
    .I3(GND),
    .CIN(w_r_yjk_0_2) 
);
defparam w_r_yjk_1_s.ALU_MODE=0;
  ALU w_r_yjk_2_s (
    .SUM(w_r_yjk[2]),
    .COUT(w_r_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix2[2]),
    .I3(GND),
    .CIN(w_r_yjk_1_2) 
);
defparam w_r_yjk_2_s.ALU_MODE=0;
  ALU w_r_yjk_3_s (
    .SUM(w_r_yjk[3]),
    .COUT(w_r_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix3[0]),
    .I3(GND),
    .CIN(w_r_yjk_2_2) 
);
defparam w_r_yjk_3_s.ALU_MODE=0;
  ALU w_r_yjk_4_s (
    .SUM(w_r_yjk[4]),
    .COUT(w_r_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix3[1]),
    .I3(GND),
    .CIN(w_r_yjk_3_2) 
);
defparam w_r_yjk_4_s.ALU_MODE=0;
  ALU w_r_yjk_5_s (
    .SUM(w_r_yjk[5]),
    .COUT(w_r_yjk_5_2),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_4_2) 
);
defparam w_r_yjk_5_s.ALU_MODE=0;
  ALU w_r_yjk_6_s (
    .SUM(w_r_yjk[6]),
    .COUT(w_r_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix3[2]),
    .I3(GND),
    .CIN(w_r_yjk_5_2) 
);
defparam w_r_yjk_6_s.ALU_MODE=0;
  ALU w_g_yjk_0_s (
    .SUM(w_g_yjk[0]),
    .COUT(w_g_yjk_0_2),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_g_yjk_0_s.ALU_MODE=0;
  ALU w_g_yjk_1_s (
    .SUM(w_g_yjk[1]),
    .COUT(w_g_yjk_1_2),
    .I0(w_pix[4]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(w_g_yjk_0_2) 
);
defparam w_g_yjk_1_s.ALU_MODE=0;
  ALU w_g_yjk_2_s (
    .SUM(w_g_yjk[2]),
    .COUT(w_g_yjk_2_2),
    .I0(w_pix[5]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_g_yjk_1_2) 
);
defparam w_g_yjk_2_s.ALU_MODE=0;
  ALU w_g_yjk_3_s (
    .SUM(w_g_yjk[3]),
    .COUT(w_g_yjk_3_2),
    .I0(w_pix[6]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_g_yjk_2_2) 
);
defparam w_g_yjk_3_s.ALU_MODE=0;
  ALU w_g_yjk_4_s (
    .SUM(w_g_yjk[4]),
    .COUT(w_g_yjk_4_2),
    .I0(w_pix[7]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_g_yjk_3_2) 
);
defparam w_g_yjk_4_s.ALU_MODE=0;
  ALU w_g_yjk_5_s (
    .SUM(w_g_yjk[5]),
    .COUT(w_g_yjk_5_2),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_4_2) 
);
defparam w_g_yjk_5_s.ALU_MODE=0;
  ALU w_g_yjk_6_s (
    .SUM(w_g_yjk[6]),
    .COUT(w_g_yjk_6_0_COUT),
    .I0(GND),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_g_yjk_5_2) 
);
defparam w_g_yjk_6_s.ALU_MODE=0;
  ALU w_b_jk_1_s (
    .SUM(w_b_jk[1]),
    .COUT(w_b_jk_1_2),
    .I0(ff_pix2[0]),
    .I1(ff_pix0[1]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_jk_1_s.ALU_MODE=0;
  ALU w_b_jk_2_s (
    .SUM(w_b_jk[2]),
    .COUT(w_b_jk_2_2),
    .I0(ff_pix2[1]),
    .I1(ff_pix0[2]),
    .I3(GND),
    .CIN(w_b_jk_1_2) 
);
defparam w_b_jk_2_s.ALU_MODE=0;
  ALU w_b_jk_3_s (
    .SUM(w_b_jk[3]),
    .COUT(w_b_jk_3_2),
    .I0(ff_pix2[2]),
    .I1(ff_pix1[0]),
    .I3(GND),
    .CIN(w_b_jk_2_2) 
);
defparam w_b_jk_3_s.ALU_MODE=0;
  ALU w_b_jk_4_s (
    .SUM(w_b_jk[4]),
    .COUT(w_b_jk_4_2),
    .I0(ff_pix3[0]),
    .I1(ff_pix1[1]),
    .I3(GND),
    .CIN(w_b_jk_3_2) 
);
defparam w_b_jk_4_s.ALU_MODE=0;
  ALU w_b_jk_5_s (
    .SUM(w_b_jk[5]),
    .COUT(w_b_jk_5_2),
    .I0(ff_pix3[1]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_4_2) 
);
defparam w_b_jk_5_s.ALU_MODE=0;
  ALU w_b_jk_6_s (
    .SUM(w_b_jk[6]),
    .COUT(w_b_jk_6_2),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_5_2) 
);
defparam w_b_jk_6_s.ALU_MODE=0;
  ALU w_b_jk_7_s (
    .SUM(w_b_jk[7]),
    .COUT(w_b_jk_7_0_COUT),
    .I0(ff_pix3[2]),
    .I1(ff_pix1[2]),
    .I3(GND),
    .CIN(w_b_jk_6_2) 
);
defparam w_b_jk_7_s.ALU_MODE=0;
  ALU w_dotcounterx_3_s (
    .SUM(w_dotcounterx[3]),
    .COUT(w_dotcounterx_3_2),
    .I0(w_pre_dot_counter_x[3]),
    .I1(reg_r26_h_scroll_Z[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_dotcounterx_3_s.ALU_MODE=0;
  ALU w_dotcounterx_4_s (
    .SUM(w_dotcounterx[4]),
    .COUT(w_dotcounterx_4_2),
    .I0(w_pre_dot_counter_x[4]),
    .I1(reg_r26_h_scroll_Z[4]),
    .I3(GND),
    .CIN(w_dotcounterx_3_2) 
);
defparam w_dotcounterx_4_s.ALU_MODE=0;
  ALU w_dotcounterx_5_s (
    .SUM(w_dotcounterx[5]),
    .COUT(w_dotcounterx_5_2),
    .I0(w_pre_dot_counter_x[5]),
    .I1(reg_r26_h_scroll_Z[5]),
    .I3(GND),
    .CIN(w_dotcounterx_4_2) 
);
defparam w_dotcounterx_5_s.ALU_MODE=0;
  ALU w_dotcounterx_6_s (
    .SUM(w_dotcounterx[6]),
    .COUT(w_dotcounterx_6_2),
    .I0(w_pre_dot_counter_x[6]),
    .I1(reg_r26_h_scroll_Z[6]),
    .I3(GND),
    .CIN(w_dotcounterx_5_2) 
);
defparam w_dotcounterx_6_s.ALU_MODE=0;
  ALU w_dotcounterx_7_s (
    .SUM(w_dotcounterx[7]),
    .COUT(w_dotcounterx_7_2),
    .I0(w_pre_dot_counter_x[7]),
    .I1(reg_r26_h_scroll_Z[7]),
    .I3(GND),
    .CIN(w_dotcounterx_6_2) 
);
defparam w_dotcounterx_7_s.ALU_MODE=0;
  ALU w_dotcounterx_8_s (
    .SUM(w_dotcounterx[8]),
    .COUT(w_dotcounterx_8_0_COUT),
    .I0(w_pre_dot_counter_x[8]),
    .I1(reg_r26_h_scroll_Z[8]),
    .I3(GND),
    .CIN(w_dotcounterx_7_2) 
);
defparam w_dotcounterx_8_s.ALU_MODE=0;
  ALU w_b_y_2_s (
    .SUM(w_b_y[2]),
    .COUT(w_b_y_2_3),
    .I0(w_pix[3]),
    .I1(w_pix[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_b_y_2_s.ALU_MODE=0;
  ALU w_b_y_3_s (
    .SUM(w_b_y[3]),
    .COUT(w_b_y_3_3),
    .I0(w_pix[4]),
    .I1(w_pix[6]),
    .I3(GND),
    .CIN(w_b_y_2_3) 
);
defparam w_b_y_3_s.ALU_MODE=0;
  ALU w_b_y_4_s (
    .SUM(w_b_y[4]),
    .COUT(w_b_y_4_3),
    .I0(w_pix[5]),
    .I1(w_pix[7]),
    .I3(GND),
    .CIN(w_b_y_3_3) 
);
defparam w_b_y_4_s.ALU_MODE=0;
  ALU w_b_y_5_s (
    .SUM(w_b_y[5]),
    .COUT(w_b_y_5_3),
    .I0(w_pix[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_4_3) 
);
defparam w_b_y_5_s.ALU_MODE=0;
  ALU w_b_y_6_s (
    .SUM(w_b_y[6]),
    .COUT(w_b_y[7]),
    .I0(w_pix[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_b_y_5_3) 
);
defparam w_b_y_6_s.ALU_MODE=0;
  ALU w_b_yjkp_0_s (
    .SUM(w_b_yjkp[0]),
    .COUT(w_b_yjkp_0_3),
    .I0(w_pix[3]),
    .I1(ff_pix0[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_b_yjkp_0_s.ALU_MODE=1;
  ALU n703_s (
    .SUM(n703_2),
    .COUT(n703_3),
    .I0(w_pix[4]),
    .I1(w_b_jk[1]),
    .I3(GND),
    .CIN(w_b_yjkp_0_3) 
);
defparam n703_s.ALU_MODE=1;
  ALU n702_s (
    .SUM(n702_2),
    .COUT(n702_3),
    .I0(w_b_y[2]),
    .I1(w_b_jk[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n702_s.ALU_MODE=1;
  ALU n701_s (
    .SUM(n701_2),
    .COUT(n701_3),
    .I0(w_b_y[3]),
    .I1(w_b_jk[3]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n701_s.ALU_MODE=1;
  ALU n700_s (
    .SUM(n700_2),
    .COUT(n700_3),
    .I0(w_b_y[4]),
    .I1(w_b_jk[4]),
    .I3(GND),
    .CIN(n701_3) 
);
defparam n700_s.ALU_MODE=1;
  ALU n699_s (
    .SUM(n699_2),
    .COUT(n699_3),
    .I0(w_b_y[5]),
    .I1(w_b_jk[5]),
    .I3(GND),
    .CIN(n700_3) 
);
defparam n699_s.ALU_MODE=1;
  ALU n698_s (
    .SUM(n698_2),
    .COUT(n698_3),
    .I0(w_b_y[6]),
    .I1(w_b_jk[6]),
    .I3(GND),
    .CIN(n699_3) 
);
defparam n698_s.ALU_MODE=1;
  ALU n697_s (
    .SUM(n697_2),
    .COUT(n697_3),
    .I0(w_b_y[7]),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n698_3) 
);
defparam n697_s.ALU_MODE=1;
  ALU n696_s (
    .SUM(n696_2),
    .COUT(n696_0_COUT),
    .I0(GND),
    .I1(w_b_jk[7]),
    .I3(GND),
    .CIN(n697_3) 
);
defparam n696_s.ALU_MODE=1;
  vdp_ram256 u_fifomem (
    .w_ram_we(w_ram_we),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_fifo_wdata(w_fifo_wdata[7:0]),
    .w_fifo_address(w_fifo_address[7:0]),
    .w_fifo_rdata(w_fifo_rdata[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_graphic4567 */
module vdp_spinforam (
  O_sdram_clk_d,
  ff_enable,
  ff_info_ic,
  ff_info_cc,
  ff_info_ram_we,
  w_info_address,
  ff_info_color,
  ff_info_pattern,
  ff_info_x,
  w_info_rdata_Z,
  w_info_rdata
)
;
input O_sdram_clk_d;
input ff_enable;
input ff_info_ic;
input ff_info_cc;
input ff_info_ram_we;
input [2:0] w_info_address;
input [3:0] ff_info_color;
input [15:0] ff_info_pattern;
input [8:0] ff_info_x;
output [0:0] w_info_rdata_Z;
output [30:1] w_info_rdata;
wire n6_5;
wire [2:0] ff_address;
wire [3:3] DO;
wire VCC;
wire GND;
  LUT2 n6_s1 (
    .F(n6_5),
    .I0(ff_enable),
    .I1(ff_info_ram_we) 
);
defparam n6_s1.INIT=4'h8;
  DFFE ff_address_1_s0 (
    .Q(ff_address[1]),
    .D(w_info_address[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_0_s0 (
    .Q(ff_address[0]),
    .D(w_info_address[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  DFFE ff_address_2_s0 (
    .Q(ff_address[2]),
    .D(w_info_address[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable) 
);
  RAM16SDP4 ff_memory_ff_memory_0_0_s (
    .DO({w_info_rdata[3:1],w_info_rdata_Z[0]}),
    .DI({ff_info_color[1:0],ff_info_cc,ff_info_ic}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(O_sdram_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_1_s (
    .DO(w_info_rdata[7:4]),
    .DI({ff_info_pattern[1:0],ff_info_color[3:2]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(O_sdram_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_2_s (
    .DO(w_info_rdata[11:8]),
    .DI(ff_info_pattern[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(O_sdram_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_3_s (
    .DO(w_info_rdata[15:12]),
    .DI(ff_info_pattern[9:6]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(O_sdram_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_4_s (
    .DO(w_info_rdata[19:16]),
    .DI(ff_info_pattern[13:10]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(O_sdram_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_5_s (
    .DO(w_info_rdata[23:20]),
    .DI({ff_info_x[1:0],ff_info_pattern[15:14]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(O_sdram_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_6_s (
    .DO(w_info_rdata[27:24]),
    .DI(ff_info_x[5:2]),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(O_sdram_clk_d) 
);
  RAM16SDP4 ff_memory_ff_memory_0_7_s (
    .DO({DO[3],w_info_rdata[30:28]}),
    .DI({GND,ff_info_x[8:6]}),
    .WAD({GND,w_info_address[2:0]}),
    .RAD({GND,ff_address[2:0]}),
    .WRE(n6_5),
    .CLK(O_sdram_clk_d) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_spinforam */
module vdp_ram256_0 (
  w_ram_even_we,
  O_sdram_clk_d,
  w_line_buf_wdata_even,
  w_line_buf_address_even,
  w_line_buf_rdata_even
)
;
input w_ram_even_we;
input O_sdram_clk_d;
input [7:0] w_line_buf_wdata_even;
input [7:0] w_line_buf_address_even;
output [7:0] w_line_buf_rdata_even;
wire [31:8] DO;
wire VCC;
wire GND;
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_even[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_line_buf_wdata_even[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,w_line_buf_address_even[7:0],GND,GND,GND}),
    .WRE(w_ram_even_we),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b01;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram256_0 */
module vdp_ram256_1 (
  w_ram_odd_we,
  O_sdram_clk_d,
  w_line_buf_wdata_odd,
  w_line_buf_address_odd,
  w_line_buf_rdata_odd
)
;
input w_ram_odd_we;
input O_sdram_clk_d;
input [7:0] w_line_buf_wdata_odd;
input [7:0] w_line_buf_address_odd;
output [7:0] w_line_buf_rdata_odd;
wire [31:8] DO;
wire VCC;
wire GND;
  SP ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[31:8],w_line_buf_rdata_odd[7:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_line_buf_wdata_odd[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({GND,GND,GND,w_line_buf_address_odd[7:0],GND,GND,GND}),
    .WRE(w_ram_odd_we),
    .CLK(O_sdram_clk_d),
    .CE(VCC),
    .OCE(GND),
    .RESET(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH=8;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.WRITE_MODE=2'b01;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram256_1 */
module vdp_sprite (
  O_sdram_clk_d,
  n207_5,
  pramadr_16_3,
  n1018_6,
  n770_25,
  n1017_7,
  ff_bwindow_y,
  reg_r1_sp_size_Z,
  ff_enable,
  reg_r1_sp_zoom_Z,
  n100_6,
  n1011_7,
  ff_fifo2_7_8,
  n925_1,
  n926_1,
  n924_1,
  n923_1,
  n922_1,
  n921_1,
  n920_1,
  n919_1,
  n918_1,
  reg_r8_sp_off_Z,
  n100_8,
  reg_r8_col0_on_Z,
  ff_pat_gen_7_9,
  reg_r6_sp_gen_addr_Z,
  reg_r11r5_sp_atr_addr_Z,
  w_vram_data,
  w_dot_state,
  w_pre_dot_counter_yp,
  w_pre_dot_counter_x_0,
  w_pre_dot_counter_x_1,
  w_pre_dot_counter_x_2,
  w_pre_dot_counter_x_3,
  w_pre_dot_counter_x_4,
  w_pre_dot_counter_x_8,
  reg_r27_h_scroll_Z,
  w_eight_dot_state,
  ff_reset,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  w_sdram_rdata,
  w_sdram_address,
  w_sp_vram_accessing,
  w_sp_color_code_en,
  n2422_5,
  ff_sp_predraw_end_10,
  n251_23,
  ff_y_test_address,
  ff_preread_address,
  w_sp_color_code,
  ff_main_state
)
;
input O_sdram_clk_d;
input n207_5;
input pramadr_16_3;
input n1018_6;
input n770_25;
input n1017_7;
input ff_bwindow_y;
input reg_r1_sp_size_Z;
input ff_enable;
input reg_r1_sp_zoom_Z;
input n100_6;
input n1011_7;
input ff_fifo2_7_8;
input n925_1;
input n926_1;
input n924_1;
input n923_1;
input n922_1;
input n921_1;
input n920_1;
input n919_1;
input n918_1;
input reg_r8_sp_off_Z;
input n100_8;
input reg_r8_col0_on_Z;
input ff_pat_gen_7_9;
input [5:0] reg_r6_sp_gen_addr_Z;
input [9:0] reg_r11r5_sp_atr_addr_Z;
input [7:0] w_vram_data;
input [1:0] w_dot_state;
input [0:0] w_pre_dot_counter_yp;
input w_pre_dot_counter_x_0;
input w_pre_dot_counter_x_1;
input w_pre_dot_counter_x_2;
input w_pre_dot_counter_x_3;
input w_pre_dot_counter_x_4;
input w_pre_dot_counter_x_8;
input [2:0] reg_r27_h_scroll_Z;
input [2:0] w_eight_dot_state;
input [6:6] ff_reset;
input [3:2] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
input [15:0] w_sdram_rdata;
input [16:16] w_sdram_address;
output w_sp_vram_accessing;
output w_sp_color_code_en;
output n2422_5;
output ff_sp_predraw_end_10;
output n251_23;
output [16:2] ff_y_test_address;
output [16:0] ff_preread_address;
output [3:0] w_sp_color_code;
output [1:0] ff_main_state;
wire w_read_pattern_address_3_2;
wire n1646_10;
wire n1646_11;
wire n1646_12;
wire n1646_13;
wire n1647_10;
wire n1647_11;
wire n1647_12;
wire n1647_13;
wire n1648_10;
wire n1648_11;
wire n1648_12;
wire n1648_13;
wire n1649_10;
wire n1649_11;
wire n1649_12;
wire n1649_13;
wire n1650_10;
wire n1650_11;
wire n1650_12;
wire n1650_13;
wire w_ram_even_we;
wire w_ram_odd_we;
wire n1271_3;
wire n1272_3;
wire n1273_3;
wire n1274_3;
wire n1684_3;
wire n1685_3;
wire n1686_3;
wire n1687_3;
wire n1688_3;
wire n1689_3;
wire n1690_3;
wire n1691_3;
wire n1692_3;
wire n1693_3;
wire n1694_3;
wire n1695_3;
wire n1696_3;
wire n1697_3;
wire n1698_3;
wire n1726_3;
wire n1727_3;
wire n1728_3;
wire n1729_3;
wire n1730_3;
wire n1731_3;
wire n1732_3;
wire n1733_3;
wire n1734_3;
wire n1736_3;
wire n1737_3;
wire n1738_3;
wire n1807_3;
wire n1808_3;
wire n1809_3;
wire n1810_4;
wire n1811_4;
wire n1812_4;
wire n1813_4;
wire n2422_4;
wire n2437_3;
wire n2438_3;
wire n2439_4;
wire n3139_3;
wire n3151_3;
wire n3159_3;
wire n3169_3;
wire n3179_3;
wire n3189_3;
wire n3199_3;
wire n1161_13;
wire n1161_15;
wire n1162_13;
wire n1163_13;
wire n1164_13;
wire n1165_13;
wire n1166_13;
wire n1167_13;
wire n1169_15;
wire n1170_15;
wire n1171_15;
wire n1172_15;
wire n1173_15;
wire n1175_15;
wire n1176_20;
wire n1177_20;
wire n1361_14;
wire n1362_14;
wire n1363_14;
wire n1573_4;
wire n376_4;
wire n1284_5;
wire n1912_4;
wire spvramaccessing_4;
wire ff_y_test_en_6;
wire ff_y_test_sp_num_4_6;
wire ff_preread_address_16_6;
wire ff_prepare_plane_num_4_5;
wire ff_info_x_8_6;
wire ff_info_pattern_15_6;
wire ff_info_pattern_7_6;
wire ff_line_buf_draw_we_6;
wire ff_sp_predraw_end_6;
wire ff_draw_pattern_15_6;
wire ff_line_buf_draw_color_3_5;
wire ff_predraw_local_plane_num_2_6;
wire ff_window_x_6;
wire ff_line_buf_disp_we_6;
wire n1644_7;
wire n1643_5;
wire n286_8;
wire n285_8;
wire n284_8;
wire n283_8;
wire n282_8;
wire n280_8;
wire n279_6;
wire n1699_5;
wire n617_6;
wire n616_6;
wire n615_6;
wire n566_6;
wire n564_6;
wire n563_6;
wire n1360_17;
wire n442_11;
wire n2515_5;
wire n2514_5;
wire n2513_5;
wire n2512_5;
wire n2511_5;
wire n2436_6;
wire n2435_6;
wire n2434_6;
wire n2433_6;
wire n2432_6;
wire n1919_6;
wire n1353_10;
wire n1806_5;
wire n1911_6;
wire ff_info_ram_we_7;
wire n1168_16;
wire n1168_18;
wire n1895_4;
wire n1894_4;
wire n1684_4;
wire n1726_4;
wire n1727_4;
wire n1728_4;
wire n1729_4;
wire n1730_4;
wire n1731_4;
wire n1732_4;
wire n1807_4;
wire n1810_5;
wire n1810_6;
wire n1811_5;
wire n1812_5;
wire n1813_5;
wire n2437_4;
wire n3139_4;
wire n3139_5;
wire n3179_4;
wire n3209_5;
wire n1173_17;
wire n1175_16;
wire n1176_21;
wire n1177_21;
wire n1361_15;
wire n1542_5;
wire spvramaccessing_5;
wire ff_y_test_en_7;
wire ff_y_test_sp_num_4_7;
wire ff_prepare_end_7;
wire ff_info_pattern_15_7;
wire ff_line_buf_draw_we_7;
wire ff_sp_predraw_end_7;
wire ff_window_x_7;
wire n283_9;
wire n281_9;
wire n615_7;
wire n565_7;
wire n442_12;
wire n2433_7;
wire n1806_6;
wire n1911_7;
wire n1911_8;
wire n1911_9;
wire n1911_10;
wire ff_info_ram_we_8;
wire n1684_5;
wire n3139_6;
wire n3139_7;
wire n3209_6;
wire spvramaccessing_6;
wire ff_line_buf_draw_we_9;
wire n1911_11;
wire n1911_12;
wire n1911_13;
wire n1911_14;
wire n1911_15;
wire n1911_17;
wire n1911_18;
wire n3139_8;
wire n3139_9;
wire spvramaccessing_7;
wire ff_line_buf_draw_we_10;
wire n1911_19;
wire n1911_20;
wire n1911_21;
wire n1911_22;
wire n1911_23;
wire n1911_24;
wire n3139_10;
wire n1911_26;
wire ff_y_test_listup_addr_3_9;
wire n3209_8;
wire ff_prepare_end_10;
wire n1916_8;
wire n1917_8;
wire n1918_8;
wire n2435_9;
wire n281_11;
wire ff_line_buf_draw_color_7_9;
wire n563_9;
wire n565_9;
wire n1542_8;
wire ff_y_test_sp_num_4_10;
wire n1552_6;
wire n1542_10;
wire n1350_11;
wire n1377_18;
wire n1378_17;
wire n1379_17;
wire n1380_17;
wire n1381_17;
wire n1382_17;
wire n1383_17;
wire n1384_18;
wire w_read_color_address_9_7;
wire n1581_6;
wire n1372_17;
wire n1376_17;
wire n1375_17;
wire n1374_17;
wire n1373_17;
wire n1371_17;
wire n1285_5;
wire n1370_17;
wire n1369_17;
wire n1351_13;
wire n3312_9;
wire n1352_12;
wire ff_prepare_end_12;
wire n1655_5;
wire n1654_5;
wire n1653_5;
wire n1652_5;
wire n1651_5;
wire ff_line_buf_draw_we_12;
wire n2124_7;
wire n2120_7;
wire n2084_6;
wire n251_21;
wire n252_21;
wire n287_12;
wire ff_info_pattern_15_11;
wire n1173_19;
wire n1172_18;
wire n1171_18;
wire n1170_18;
wire n1169_20;
wire n1174_17;
wire n2239_7;
wire n2908_7;
wire n618_9;
wire n567_9;
wire n531_7;
wire n3179_7;
wire ff_y_test_en;
wire ff_info_ram_we;
wire ff_prepare_end;
wire ff_info_cc;
wire ff_info_ic;
wire ff_line_buf_draw_we;
wire ff_sp_predraw_end;
wire \u_drawing_to_line_buffer.ff_cc0_found ;
wire ff_window_x;
wire ff_line_buf_disp_we;
wire ff_sp_en;
wire n1318_9_SUM;
wire n1318_12;
wire n1318_10_SUM;
wire n1318_14;
wire w_listup_y_0_3;
wire w_listup_y_1_3;
wire w_listup_y_2_3;
wire w_listup_y_3_3;
wire w_listup_y_4_3;
wire w_listup_y_5_3;
wire w_listup_y_6_3;
wire w_listup_y_7_0_COUT;
wire n1750_1_SUM;
wire n1750_3;
wire n1751_1_SUM;
wire n1751_3;
wire n1752_1_SUM;
wire n1752_3;
wire n1174_15;
wire n1646_15;
wire n1646_17;
wire n1647_15;
wire n1647_17;
wire n1648_15;
wire n1648_17;
wire n1649_15;
wire n1649_17;
wire n1650_15;
wire n1650_17;
wire n1646_19;
wire n1647_19;
wire n1648_19;
wire n1649_19;
wire n1650_19;
wire n1168_14;
wire n1896_6;
wire [7:0] w_line_buf_address_even;
wire [7:0] w_line_buf_address_odd;
wire [6:4] w_line_buf_draw_data;
wire [9:9] w_read_color_address;
wire [7:0] w_line_buf_wdata_odd;
wire [7:0] w_line_buf_wdata_even;
wire [2:0] w_info_address;
wire [8:0] ff_cur_y;
wire [8:0] ff_prev_cur_y;
wire [5:0] ff_pattern_gen_base_address;
wire [9:0] ff_attribute_base_address;
wire [4:0] ff_y_test_sp_num;
wire [3:0] ff_y_test_listup_addr;
wire [4:0] \ff_render_planes[0] ;
wire [4:0] \ff_render_planes[1] ;
wire [4:0] \ff_render_planes[2] ;
wire [4:0] \ff_render_planes[3] ;
wire [4:0] \ff_render_planes[4] ;
wire [4:0] \ff_render_planes[5] ;
wire [4:0] \ff_render_planes[6] ;
wire [4:0] \ff_render_planes[7] ;
wire [2:0] ff_prepare_local_plane_num;
wire [3:0] ff_info_color;
wire [8:0] ff_info_x;
wire [15:0] ff_info_pattern;
wire [7:0] ff_prepare_pattern_num;
wire [3:0] ff_prepare_line_num;
wire [4:0] ff_prepare_plane_num;
wire [15:0] ff_draw_pattern;
wire [7:0] ff_line_buf_draw_color;
wire [7:0] ff_line_buf_draw_x;
wire [3:0] ff_draw_color;
wire [2:0] \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num ;
wire [2:0] ff_predraw_local_plane_num;
wire [8:0] ff_draw_x;
wire [7:0] ff_line_buf_disp_x;
wire [7:0] w_listup_y;
wire [0:0] w_info_rdata_Z;
wire [30:1] w_info_rdata;
wire [7:0] w_line_buf_rdata_even;
wire [7:0] w_line_buf_rdata_odd;
wire VCC;
wire GND;
  LUT3 n1174_s13 (
    .F(w_read_pattern_address_3_2),
    .I0(ff_prepare_pattern_num[0]),
    .I1(ff_prepare_line_num[3]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1174_s13.INIT=8'hCA;
  LUT3 n1646_s16 (
    .F(n1646_10),
    .I0(\ff_render_planes[1] [4]),
    .I1(\ff_render_planes[0] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1646_s16.INIT=8'hCA;
  LUT3 n1646_s17 (
    .F(n1646_11),
    .I0(\ff_render_planes[3] [4]),
    .I1(\ff_render_planes[2] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1646_s17.INIT=8'hCA;
  LUT3 n1646_s18 (
    .F(n1646_12),
    .I0(\ff_render_planes[5] [4]),
    .I1(\ff_render_planes[4] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1646_s18.INIT=8'hCA;
  LUT3 n1646_s19 (
    .F(n1646_13),
    .I0(\ff_render_planes[7] [4]),
    .I1(\ff_render_planes[6] [4]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1646_s19.INIT=8'hCA;
  LUT3 n1647_s16 (
    .F(n1647_10),
    .I0(\ff_render_planes[1] [3]),
    .I1(\ff_render_planes[0] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1647_s16.INIT=8'hCA;
  LUT3 n1647_s17 (
    .F(n1647_11),
    .I0(\ff_render_planes[3] [3]),
    .I1(\ff_render_planes[2] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1647_s17.INIT=8'hCA;
  LUT3 n1647_s18 (
    .F(n1647_12),
    .I0(\ff_render_planes[5] [3]),
    .I1(\ff_render_planes[4] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1647_s18.INIT=8'hCA;
  LUT3 n1647_s19 (
    .F(n1647_13),
    .I0(\ff_render_planes[7] [3]),
    .I1(\ff_render_planes[6] [3]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1647_s19.INIT=8'hCA;
  LUT3 n1648_s16 (
    .F(n1648_10),
    .I0(\ff_render_planes[1] [2]),
    .I1(\ff_render_planes[0] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1648_s16.INIT=8'hCA;
  LUT3 n1648_s17 (
    .F(n1648_11),
    .I0(\ff_render_planes[3] [2]),
    .I1(\ff_render_planes[2] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1648_s17.INIT=8'hCA;
  LUT3 n1648_s18 (
    .F(n1648_12),
    .I0(\ff_render_planes[5] [2]),
    .I1(\ff_render_planes[4] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1648_s18.INIT=8'hCA;
  LUT3 n1648_s19 (
    .F(n1648_13),
    .I0(\ff_render_planes[7] [2]),
    .I1(\ff_render_planes[6] [2]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1648_s19.INIT=8'hCA;
  LUT3 n1649_s16 (
    .F(n1649_10),
    .I0(\ff_render_planes[1] [1]),
    .I1(\ff_render_planes[0] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1649_s16.INIT=8'hCA;
  LUT3 n1649_s17 (
    .F(n1649_11),
    .I0(\ff_render_planes[3] [1]),
    .I1(\ff_render_planes[2] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1649_s17.INIT=8'hCA;
  LUT3 n1649_s18 (
    .F(n1649_12),
    .I0(\ff_render_planes[5] [1]),
    .I1(\ff_render_planes[4] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1649_s18.INIT=8'hCA;
  LUT3 n1649_s19 (
    .F(n1649_13),
    .I0(\ff_render_planes[7] [1]),
    .I1(\ff_render_planes[6] [1]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1649_s19.INIT=8'hCA;
  LUT3 n1650_s16 (
    .F(n1650_10),
    .I0(\ff_render_planes[1] [0]),
    .I1(\ff_render_planes[0] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1650_s16.INIT=8'hCA;
  LUT3 n1650_s17 (
    .F(n1650_11),
    .I0(\ff_render_planes[3] [0]),
    .I1(\ff_render_planes[2] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1650_s17.INIT=8'hCA;
  LUT3 n1650_s18 (
    .F(n1650_12),
    .I0(\ff_render_planes[5] [0]),
    .I1(\ff_render_planes[4] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1650_s18.INIT=8'hCA;
  LUT3 n1650_s19 (
    .F(n1650_13),
    .I0(\ff_render_planes[7] [0]),
    .I1(\ff_render_planes[6] [0]),
    .I2(ff_prepare_local_plane_num[0]) 
);
defparam n1650_s19.INIT=8'hCA;
  LUT3 w_line_buf_address_even_7_s3 (
    .F(w_line_buf_address_even[7]),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_draw_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_7_s3.INIT=8'hCA;
  LUT3 w_line_buf_address_even_6_s3 (
    .F(w_line_buf_address_even[6]),
    .I0(ff_line_buf_disp_x[6]),
    .I1(ff_line_buf_draw_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_6_s3.INIT=8'hCA;
  LUT3 w_line_buf_address_even_5_s3 (
    .F(w_line_buf_address_even[5]),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_draw_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_5_s3.INIT=8'hCA;
  LUT3 w_line_buf_address_even_4_s3 (
    .F(w_line_buf_address_even[4]),
    .I0(ff_line_buf_disp_x[4]),
    .I1(ff_line_buf_draw_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_4_s3.INIT=8'hCA;
  LUT3 w_line_buf_address_even_3_s3 (
    .F(w_line_buf_address_even[3]),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_draw_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_3_s3.INIT=8'hCA;
  LUT3 w_line_buf_address_even_2_s3 (
    .F(w_line_buf_address_even[2]),
    .I0(ff_line_buf_disp_x[2]),
    .I1(ff_line_buf_draw_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_2_s3.INIT=8'hCA;
  LUT3 w_line_buf_address_even_1_s3 (
    .F(w_line_buf_address_even[1]),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_draw_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_1_s3.INIT=8'hCA;
  LUT3 w_line_buf_address_even_0_s3 (
    .F(w_line_buf_address_even[0]),
    .I0(ff_line_buf_disp_x[0]),
    .I1(ff_line_buf_draw_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_even_0_s3.INIT=8'hCA;
  LUT4 w_ram_even_we_s0 (
    .F(w_ram_even_we),
    .I0(ff_line_buf_disp_we),
    .I1(ff_line_buf_draw_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_enable) 
);
defparam w_ram_even_we_s0.INIT=16'hCA00;
  LUT3 w_line_buf_address_odd_7_s3 (
    .F(w_line_buf_address_odd[7]),
    .I0(ff_line_buf_draw_x[7]),
    .I1(ff_line_buf_disp_x[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_7_s3.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_6_s3 (
    .F(w_line_buf_address_odd[6]),
    .I0(ff_line_buf_draw_x[6]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_6_s3.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_5_s3 (
    .F(w_line_buf_address_odd[5]),
    .I0(ff_line_buf_draw_x[5]),
    .I1(ff_line_buf_disp_x[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_5_s3.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_4_s3 (
    .F(w_line_buf_address_odd[4]),
    .I0(ff_line_buf_draw_x[4]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_4_s3.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_3_s3 (
    .F(w_line_buf_address_odd[3]),
    .I0(ff_line_buf_draw_x[3]),
    .I1(ff_line_buf_disp_x[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_3_s3.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_2_s3 (
    .F(w_line_buf_address_odd[2]),
    .I0(ff_line_buf_draw_x[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_2_s3.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_1_s3 (
    .F(w_line_buf_address_odd[1]),
    .I0(ff_line_buf_draw_x[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_1_s3.INIT=8'hCA;
  LUT3 w_line_buf_address_odd_0_s3 (
    .F(w_line_buf_address_odd[0]),
    .I0(ff_line_buf_draw_x[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_address_odd_0_s3.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_6_s0 (
    .F(w_line_buf_draw_data[6]),
    .I0(w_line_buf_rdata_odd[6]),
    .I1(w_line_buf_rdata_even[6]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_6_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_5_s0 (
    .F(w_line_buf_draw_data[5]),
    .I0(w_line_buf_rdata_odd[5]),
    .I1(w_line_buf_rdata_even[5]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_5_s0.INIT=8'hCA;
  LUT3 w_line_buf_draw_data_4_s0 (
    .F(w_line_buf_draw_data[4]),
    .I0(w_line_buf_rdata_odd[4]),
    .I1(w_line_buf_rdata_even[4]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam w_line_buf_draw_data_4_s0.INIT=8'hCA;
  LUT4 w_ram_odd_we_s0 (
    .F(w_ram_odd_we),
    .I0(ff_line_buf_draw_we),
    .I1(ff_line_buf_disp_we),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_enable) 
);
defparam w_ram_odd_we_s0.INIT=16'hCA00;
  LUT2 n1168_s15 (
    .F(w_read_color_address[9]),
    .I0(ff_attribute_base_address[2]),
    .I1(w_read_color_address_9_7) 
);
defparam n1168_s15.INIT=4'h6;
  LUT3 n1271_s0 (
    .F(n1271_3),
    .I0(w_listup_y[4]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1271_s0.INIT=8'hAC;
  LUT3 n1272_s0 (
    .F(n1272_3),
    .I0(w_listup_y[2]),
    .I1(w_listup_y[3]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1272_s0.INIT=8'hCA;
  LUT3 n1273_s0 (
    .F(n1273_3),
    .I0(w_listup_y[1]),
    .I1(w_listup_y[2]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1273_s0.INIT=8'hCA;
  LUT3 n1274_s0 (
    .F(n1274_3),
    .I0(w_listup_y[0]),
    .I1(w_listup_y[1]),
    .I2(reg_r1_sp_zoom_Z) 
);
defparam n1274_s0.INIT=8'hCA;
  LUT3 n1684_s0 (
    .F(n1684_3),
    .I0(w_info_rdata[21]),
    .I1(ff_draw_pattern[14]),
    .I2(n1684_4) 
);
defparam n1684_s0.INIT=8'hAC;
  LUT3 n1685_s0 (
    .F(n1685_3),
    .I0(w_info_rdata[20]),
    .I1(ff_draw_pattern[13]),
    .I2(n1684_4) 
);
defparam n1685_s0.INIT=8'hAC;
  LUT3 n1686_s0 (
    .F(n1686_3),
    .I0(w_info_rdata[19]),
    .I1(ff_draw_pattern[12]),
    .I2(n1684_4) 
);
defparam n1686_s0.INIT=8'hAC;
  LUT3 n1687_s0 (
    .F(n1687_3),
    .I0(w_info_rdata[18]),
    .I1(ff_draw_pattern[11]),
    .I2(n1684_4) 
);
defparam n1687_s0.INIT=8'hAC;
  LUT3 n1688_s0 (
    .F(n1688_3),
    .I0(w_info_rdata[17]),
    .I1(ff_draw_pattern[10]),
    .I2(n1684_4) 
);
defparam n1688_s0.INIT=8'hAC;
  LUT3 n1689_s0 (
    .F(n1689_3),
    .I0(w_info_rdata[16]),
    .I1(ff_draw_pattern[9]),
    .I2(n1684_4) 
);
defparam n1689_s0.INIT=8'hAC;
  LUT3 n1690_s0 (
    .F(n1690_3),
    .I0(w_info_rdata[15]),
    .I1(ff_draw_pattern[8]),
    .I2(n1684_4) 
);
defparam n1690_s0.INIT=8'hAC;
  LUT3 n1691_s0 (
    .F(n1691_3),
    .I0(w_info_rdata[14]),
    .I1(ff_draw_pattern[7]),
    .I2(n1684_4) 
);
defparam n1691_s0.INIT=8'hAC;
  LUT3 n1692_s0 (
    .F(n1692_3),
    .I0(w_info_rdata[13]),
    .I1(ff_draw_pattern[6]),
    .I2(n1684_4) 
);
defparam n1692_s0.INIT=8'hAC;
  LUT3 n1693_s0 (
    .F(n1693_3),
    .I0(w_info_rdata[12]),
    .I1(ff_draw_pattern[5]),
    .I2(n1684_4) 
);
defparam n1693_s0.INIT=8'hAC;
  LUT3 n1694_s0 (
    .F(n1694_3),
    .I0(w_info_rdata[11]),
    .I1(ff_draw_pattern[4]),
    .I2(n1684_4) 
);
defparam n1694_s0.INIT=8'hAC;
  LUT3 n1695_s0 (
    .F(n1695_3),
    .I0(w_info_rdata[10]),
    .I1(ff_draw_pattern[3]),
    .I2(n1684_4) 
);
defparam n1695_s0.INIT=8'hAC;
  LUT3 n1696_s0 (
    .F(n1696_3),
    .I0(w_info_rdata[9]),
    .I1(ff_draw_pattern[2]),
    .I2(n1684_4) 
);
defparam n1696_s0.INIT=8'hAC;
  LUT3 n1697_s0 (
    .F(n1697_3),
    .I0(w_info_rdata[8]),
    .I1(ff_draw_pattern[1]),
    .I2(n1684_4) 
);
defparam n1697_s0.INIT=8'hAC;
  LUT3 n1698_s0 (
    .F(n1698_3),
    .I0(w_info_rdata[7]),
    .I1(ff_draw_pattern[0]),
    .I2(n1684_4) 
);
defparam n1698_s0.INIT=8'hAC;
  LUT4 n1726_s0 (
    .F(n1726_3),
    .I0(w_info_rdata[30]),
    .I1(n1726_4),
    .I2(ff_draw_x[8]),
    .I3(n1684_4) 
);
defparam n1726_s0.INIT=16'hAA3C;
  LUT4 n1727_s0 (
    .F(n1727_3),
    .I0(w_info_rdata[29]),
    .I1(ff_draw_x[7]),
    .I2(n1727_4),
    .I3(n1684_4) 
);
defparam n1727_s0.INIT=16'hAA3C;
  LUT4 n1728_s0 (
    .F(n1728_3),
    .I0(w_info_rdata[28]),
    .I1(n1728_4),
    .I2(ff_draw_x[6]),
    .I3(n1684_4) 
);
defparam n1728_s0.INIT=16'hAA3C;
  LUT4 n1729_s0 (
    .F(n1729_3),
    .I0(w_info_rdata[27]),
    .I1(n1729_4),
    .I2(ff_draw_x[5]),
    .I3(n1684_4) 
);
defparam n1729_s0.INIT=16'hAA3C;
  LUT4 n1730_s0 (
    .F(n1730_3),
    .I0(w_info_rdata[26]),
    .I1(ff_draw_x[4]),
    .I2(n1730_4),
    .I3(n1684_4) 
);
defparam n1730_s0.INIT=16'hAA3C;
  LUT4 n1731_s0 (
    .F(n1731_3),
    .I0(w_info_rdata[25]),
    .I1(n1731_4),
    .I2(ff_draw_x[3]),
    .I3(n1684_4) 
);
defparam n1731_s0.INIT=16'hAA3C;
  LUT4 n1732_s0 (
    .F(n1732_3),
    .I0(w_info_rdata[24]),
    .I1(n1732_4),
    .I2(ff_draw_x[2]),
    .I3(n1684_4) 
);
defparam n1732_s0.INIT=16'hAA3C;
  LUT4 n1733_s0 (
    .F(n1733_3),
    .I0(w_info_rdata[23]),
    .I1(ff_draw_x[0]),
    .I2(ff_draw_x[1]),
    .I3(n1684_4) 
);
defparam n1733_s0.INIT=16'hAA3C;
  LUT3 n1734_s0 (
    .F(n1734_3),
    .I0(w_info_rdata[22]),
    .I1(ff_draw_x[0]),
    .I2(n1684_4) 
);
defparam n1734_s0.INIT=8'hA3;
  LUT3 n1736_s0 (
    .F(n1736_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_info_rdata[1]) 
);
defparam n1736_s0.INIT=8'hAC;
  LUT3 n1737_s0 (
    .F(n1737_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I1(ff_predraw_local_plane_num[1]),
    .I2(w_info_rdata[1]) 
);
defparam n1737_s0.INIT=8'hAC;
  LUT3 n1738_s0 (
    .F(n1738_3),
    .I0(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(w_info_rdata[1]) 
);
defparam n1738_s0.INIT=8'hAC;
  LUT3 n1807_s0 (
    .F(n1807_3),
    .I0(n1736_3),
    .I1(w_line_buf_draw_data[6]),
    .I2(n1807_4) 
);
defparam n1807_s0.INIT=8'hAC;
  LUT3 n1808_s0 (
    .F(n1808_3),
    .I0(n1737_3),
    .I1(w_line_buf_draw_data[5]),
    .I2(n1807_4) 
);
defparam n1808_s0.INIT=8'hAC;
  LUT3 n1809_s0 (
    .F(n1809_3),
    .I0(n1738_3),
    .I1(w_line_buf_draw_data[4]),
    .I2(n1807_4) 
);
defparam n1809_s0.INIT=8'hAC;
  LUT4 n1810_s1 (
    .F(n1810_4),
    .I0(ff_draw_color[3]),
    .I1(n1810_5),
    .I2(n1807_4),
    .I3(n1810_6) 
);
defparam n1810_s1.INIT=16'h222F;
  LUT4 n1811_s1 (
    .F(n1811_4),
    .I0(ff_draw_color[2]),
    .I1(n1810_5),
    .I2(n1807_4),
    .I3(n1811_5) 
);
defparam n1811_s1.INIT=16'h222F;
  LUT4 n1812_s1 (
    .F(n1812_4),
    .I0(ff_draw_color[1]),
    .I1(n1810_5),
    .I2(n1807_4),
    .I3(n1812_5) 
);
defparam n1812_s1.INIT=16'h222F;
  LUT4 n1813_s1 (
    .F(n1813_4),
    .I0(ff_draw_color[0]),
    .I1(n1810_5),
    .I2(n1807_4),
    .I3(n1813_5) 
);
defparam n1813_s1.INIT=16'h222F;
  LUT4 n2422_s1 (
    .F(n2422_4),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(n100_6),
    .I3(n2422_5) 
);
defparam n2422_s1.INIT=16'h4000;
  LUT4 n2437_s0 (
    .F(n2437_3),
    .I0(reg_r27_h_scroll_Z[2]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(n2437_4),
    .I3(n2422_4) 
);
defparam n2437_s0.INIT=16'hAA3C;
  LUT4 n2438_s0 (
    .F(n2438_3),
    .I0(reg_r27_h_scroll_Z[1]),
    .I1(ff_line_buf_disp_x[1]),
    .I2(ff_line_buf_disp_x[0]),
    .I3(n2422_4) 
);
defparam n2438_s0.INIT=16'hAA3C;
  LUT3 n2439_s1 (
    .F(n2439_4),
    .I0(reg_r27_h_scroll_Z[0]),
    .I1(ff_line_buf_disp_x[0]),
    .I2(n2422_4) 
);
defparam n2439_s1.INIT=8'hA3;
  LUT4 n3139_s0 (
    .F(n3139_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3139_4),
    .I3(n3139_5) 
);
defparam n3139_s0.INIT=16'h1000;
  LUT4 n3151_s0 (
    .F(n3151_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3139_4),
    .I3(n3139_5) 
);
defparam n3151_s0.INIT=16'h4000;
  LUT4 n3159_s0 (
    .F(n3159_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3139_4),
    .I3(n3139_5) 
);
defparam n3159_s0.INIT=16'h4000;
  LUT4 n3169_s0 (
    .F(n3169_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3139_4),
    .I3(n3139_5) 
);
defparam n3169_s0.INIT=16'h8000;
  LUT4 n3179_s0 (
    .F(n3179_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3139_4),
    .I3(n3179_4) 
);
defparam n3179_s0.INIT=16'h1000;
  LUT4 n3189_s0 (
    .F(n3189_3),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n3139_4),
    .I3(n3179_4) 
);
defparam n3189_s0.INIT=16'h4000;
  LUT4 n3199_s0 (
    .F(n3199_3),
    .I0(ff_y_test_listup_addr[0]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(n3139_4),
    .I3(n3179_4) 
);
defparam n3199_s0.INIT=16'h4000;
  LUT3 n1161_s9 (
    .F(n1161_13),
    .I0(ff_attribute_base_address[9]),
    .I1(ff_pattern_gen_base_address[5]),
    .I2(n1161_15) 
);
defparam n1161_s9.INIT=8'hAC;
  LUT3 n1161_s10 (
    .F(n1161_15),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]) 
);
defparam n1161_s10.INIT=8'hD3;
  LUT3 n1162_s9 (
    .F(n1162_13),
    .I0(ff_attribute_base_address[8]),
    .I1(ff_pattern_gen_base_address[4]),
    .I2(n1161_15) 
);
defparam n1162_s9.INIT=8'hAC;
  LUT3 n1163_s9 (
    .F(n1163_13),
    .I0(ff_attribute_base_address[7]),
    .I1(ff_pattern_gen_base_address[3]),
    .I2(n1161_15) 
);
defparam n1163_s9.INIT=8'hAC;
  LUT3 n1164_s9 (
    .F(n1164_13),
    .I0(ff_attribute_base_address[6]),
    .I1(ff_pattern_gen_base_address[2]),
    .I2(n1161_15) 
);
defparam n1164_s9.INIT=8'hAC;
  LUT3 n1165_s9 (
    .F(n1165_13),
    .I0(ff_attribute_base_address[5]),
    .I1(ff_pattern_gen_base_address[1]),
    .I2(n1161_15) 
);
defparam n1165_s9.INIT=8'hAC;
  LUT3 n1166_s9 (
    .F(n1166_13),
    .I0(ff_attribute_base_address[4]),
    .I1(ff_pattern_gen_base_address[0]),
    .I2(n1161_15) 
);
defparam n1166_s9.INIT=8'hAC;
  LUT3 n1167_s9 (
    .F(n1167_13),
    .I0(ff_attribute_base_address[3]),
    .I1(ff_prepare_pattern_num[7]),
    .I2(n1161_15) 
);
defparam n1167_s9.INIT=8'hAC;
  LUT3 n1169_s11 (
    .F(n1169_15),
    .I0(ff_prepare_pattern_num[5]),
    .I1(n1169_20),
    .I2(n1161_15) 
);
defparam n1169_s11.INIT=8'h3A;
  LUT3 n1170_s11 (
    .F(n1170_15),
    .I0(ff_prepare_pattern_num[4]),
    .I1(n1170_18),
    .I2(n1161_15) 
);
defparam n1170_s11.INIT=8'h3A;
  LUT3 n1171_s11 (
    .F(n1171_15),
    .I0(ff_prepare_pattern_num[3]),
    .I1(n1171_18),
    .I2(n1161_15) 
);
defparam n1171_s11.INIT=8'h3A;
  LUT3 n1172_s11 (
    .F(n1172_15),
    .I0(ff_prepare_pattern_num[2]),
    .I1(n1172_18),
    .I2(n1161_15) 
);
defparam n1172_s11.INIT=8'h3A;
  LUT3 n1173_s11 (
    .F(n1173_15),
    .I0(n1173_19),
    .I1(n1173_17),
    .I2(n1161_15) 
);
defparam n1173_s11.INIT=8'h5C;
  LUT3 n1175_s11 (
    .F(n1175_15),
    .I0(ff_prepare_line_num[2]),
    .I1(ff_prepare_plane_num[0]),
    .I2(n1175_16) 
);
defparam n1175_s11.INIT=8'hAC;
  LUT4 n1176_s13 (
    .F(n1176_20),
    .I0(w_read_color_address_9_7),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1176_21) 
);
defparam n1176_s13.INIT=16'hFF40;
  LUT4 n1177_s13 (
    .F(n1177_20),
    .I0(w_read_color_address_9_7),
    .I1(n1177_21),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1177_s13.INIT=16'h73C0;
  LUT4 n1361_s10 (
    .F(n1361_14),
    .I0(w_vram_data[7]),
    .I1(ff_info_x[7]),
    .I2(n1361_15),
    .I3(w_eight_dot_state[2]) 
);
defparam n1361_s10.INIT=16'h3CAA;
  LUT4 n1362_s10 (
    .F(n1362_14),
    .I0(w_vram_data[6]),
    .I1(ff_info_x[5]),
    .I2(ff_info_x[6]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1362_s10.INIT=16'hC3AA;
  LUT3 n1363_s10 (
    .F(n1363_14),
    .I0(w_vram_data[5]),
    .I1(ff_info_x[5]),
    .I2(w_eight_dot_state[2]) 
);
defparam n1363_s10.INIT=8'h3A;
  LUT4 n1573_s1 (
    .F(n1573_4),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(n1542_8) 
);
defparam n1573_s1.INIT=16'h4000;
  LUT2 n376_s1 (
    .F(n376_4),
    .I0(n2908_7),
    .I1(w_read_color_address_9_7) 
);
defparam n376_s1.INIT=4'h8;
  LUT2 n1284_s2 (
    .F(n1284_5),
    .I0(w_read_color_address_9_7),
    .I1(n1542_10) 
);
defparam n1284_s2.INIT=4'h4;
  LUT3 n1912_s1 (
    .F(n1912_4),
    .I0(ff_reset[6]),
    .I1(n1011_7),
    .I2(n2084_6) 
);
defparam n1912_s1.INIT=8'h80;
  LUT4 spvramaccessing_s2 (
    .F(spvramaccessing_4),
    .I0(ff_main_state[0]),
    .I1(ff_prepare_end),
    .I2(ff_main_state[1]),
    .I3(spvramaccessing_5) 
);
defparam spvramaccessing_s2.INIT=16'h4F00;
  LUT4 ff_y_test_en_s2 (
    .F(ff_y_test_en_6),
    .I0(ff_y_test_en_7),
    .I1(ff_fifo2_7_8),
    .I2(w_eight_dot_state[2]),
    .I3(n2908_7) 
);
defparam ff_y_test_en_s2.INIT=16'hFF40;
  LUT4 ff_y_test_sp_num_4_s2 (
    .F(ff_y_test_sp_num_4_6),
    .I0(ff_y_test_sp_num_4_7),
    .I1(ff_y_test_sp_num_4_10),
    .I2(n1011_7),
    .I3(n1017_7) 
);
defparam ff_y_test_sp_num_4_s2.INIT=16'hF400;
  LUT3 ff_preread_address_16_s2 (
    .F(ff_preread_address_16_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(pramadr_16_3) 
);
defparam ff_preread_address_16_s2.INIT=8'h70;
  LUT4 ff_prepare_local_plane_num_2_s2 (
    .F(ff_prepare_plane_num_4_5),
    .I0(n1168_18),
    .I1(w_eight_dot_state[1]),
    .I2(n1353_10),
    .I3(n1017_7) 
);
defparam ff_prepare_local_plane_num_2_s2.INIT=16'h8F00;
  LUT4 ff_info_x_8_s2 (
    .F(ff_info_x_8_6),
    .I0(w_vram_data[7]),
    .I1(w_eight_dot_state[2]),
    .I2(n1542_5),
    .I3(n1542_8) 
);
defparam ff_info_x_8_s2.INIT=16'hB000;
  LUT2 ff_info_pattern_15_s2 (
    .F(ff_info_pattern_15_6),
    .I0(w_eight_dot_state[0]),
    .I1(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_15_s2.INIT=4'h4;
  LUT3 ff_info_pattern_7_s2 (
    .F(ff_info_pattern_7_6),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]),
    .I2(ff_info_pattern_15_7) 
);
defparam ff_info_pattern_7_s2.INIT=8'h60;
  LUT4 ff_line_buf_draw_we_s2 (
    .F(ff_line_buf_draw_we_6),
    .I0(n1810_5),
    .I1(ff_line_buf_draw_we_7),
    .I2(w_dot_state[0]),
    .I3(ff_line_buf_draw_we_12) 
);
defparam ff_line_buf_draw_we_s2.INIT=16'h4F00;
  LUT4 ff_sp_predraw_end_s2 (
    .F(ff_sp_predraw_end_6),
    .I0(ff_sp_predraw_end_7),
    .I1(n100_6),
    .I2(n2084_6),
    .I3(ff_sp_predraw_end_10) 
);
defparam ff_sp_predraw_end_s2.INIT=16'hE000;
  LUT3 ff_draw_pattern_15_s2 (
    .F(ff_draw_pattern_15_6),
    .I0(reg_r1_sp_zoom_Z),
    .I1(w_pre_dot_counter_x_0),
    .I2(n2124_7) 
);
defparam ff_draw_pattern_15_s2.INIT=8'hD0;
  LUT4 ff_line_buf_draw_color_7_s2 (
    .F(ff_line_buf_draw_color_3_5),
    .I0(n1810_5),
    .I1(ff_line_buf_draw_color_7_9),
    .I2(n2084_6),
    .I3(ff_line_buf_draw_we_7) 
);
defparam ff_line_buf_draw_color_7_s2.INIT=16'hD000;
  LUT4 ff_predraw_local_plane_num_2_s2 (
    .F(ff_predraw_local_plane_num_2_6),
    .I0(w_pre_dot_counter_x_4),
    .I1(ff_reset[6]),
    .I2(ff_sp_predraw_end_10),
    .I3(n2084_6) 
);
defparam ff_predraw_local_plane_num_2_s2.INIT=16'h4000;
  LUT3 ff_window_x_s2 (
    .F(ff_window_x_6),
    .I0(n2422_4),
    .I1(ff_window_x_7),
    .I2(n1018_6) 
);
defparam ff_window_x_s2.INIT=8'hE0;
  LUT4 ff_line_buf_disp_we_s2 (
    .F(ff_line_buf_disp_we_6),
    .I0(w_dot_state[0]),
    .I1(ff_window_x),
    .I2(ff_enable),
    .I3(w_dot_state[1]) 
);
defparam ff_line_buf_disp_we_s2.INIT=16'hD000;
  LUT2 n1644_s3 (
    .F(n1644_7),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]) 
);
defparam n1644_s3.INIT=4'h6;
  LUT3 n1643_s2 (
    .F(n1643_5),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_prepare_local_plane_num[2]) 
);
defparam n1643_s2.INIT=8'h78;
  LUT2 n286_s3 (
    .F(n286_8),
    .I0(n925_1),
    .I1(n926_1) 
);
defparam n286_s3.INIT=4'h6;
  LUT3 n285_s3 (
    .F(n285_8),
    .I0(n925_1),
    .I1(n926_1),
    .I2(n924_1) 
);
defparam n285_s3.INIT=8'h78;
  LUT4 n284_s3 (
    .F(n284_8),
    .I0(n925_1),
    .I1(n926_1),
    .I2(n924_1),
    .I3(n923_1) 
);
defparam n284_s3.INIT=16'h7F80;
  LUT2 n283_s3 (
    .F(n283_8),
    .I0(n922_1),
    .I1(n283_9) 
);
defparam n283_s3.INIT=4'h6;
  LUT3 n282_s3 (
    .F(n282_8),
    .I0(n922_1),
    .I1(n283_9),
    .I2(n921_1) 
);
defparam n282_s3.INIT=8'h78;
  LUT3 n280_s3 (
    .F(n280_8),
    .I0(n920_1),
    .I1(n281_9),
    .I2(n919_1) 
);
defparam n280_s3.INIT=8'h78;
  LUT4 n279_s2 (
    .F(n279_6),
    .I0(n920_1),
    .I1(n919_1),
    .I2(n281_9),
    .I3(n918_1) 
);
defparam n279_s2.INIT=16'h7F80;
  LUT2 n1699_s1 (
    .F(n1699_5),
    .I0(w_info_rdata[6]),
    .I1(n1684_4) 
);
defparam n1699_s1.INIT=4'h8;
  LUT3 n617_s2 (
    .F(n617_6),
    .I0(n1011_7),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n617_s2.INIT=8'h14;
  LUT4 n616_s2 (
    .F(n616_6),
    .I0(ff_y_test_listup_addr[1]),
    .I1(ff_y_test_listup_addr[0]),
    .I2(n1011_7),
    .I3(ff_y_test_listup_addr[2]) 
);
defparam n616_s2.INIT=16'h0708;
  LUT3 n615_s2 (
    .F(n615_6),
    .I0(n1011_7),
    .I1(n615_7),
    .I2(ff_y_test_listup_addr[3]) 
);
defparam n615_s2.INIT=8'h14;
  LUT3 n566_s2 (
    .F(n566_6),
    .I0(n1011_7),
    .I1(ff_y_test_sp_num[0]),
    .I2(ff_y_test_sp_num[1]) 
);
defparam n566_s2.INIT=8'h14;
  LUT4 n564_s2 (
    .F(n564_6),
    .I0(ff_y_test_sp_num[2]),
    .I1(n565_7),
    .I2(n1011_7),
    .I3(ff_y_test_sp_num[3]) 
);
defparam n564_s2.INIT=16'h0708;
  LUT3 n563_s2 (
    .F(n563_6),
    .I0(n1011_7),
    .I1(n563_9),
    .I2(ff_y_test_sp_num[4]) 
);
defparam n563_s2.INIT=8'h14;
  LUT4 n1360_s12 (
    .F(n1360_17),
    .I0(ff_info_x[7]),
    .I1(n1361_15),
    .I2(ff_info_x[8]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1360_s12.INIT=16'hB400;
  LUT3 n442_s6 (
    .F(n442_11),
    .I0(n442_12),
    .I1(reg_r8_sp_off_Z),
    .I2(ff_main_state[1]) 
);
defparam n442_s6.INIT=8'h02;
  LUT2 w_line_buf_wdata_odd_0_s2 (
    .F(w_line_buf_wdata_odd[0]),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_line_buf_draw_color[0]) 
);
defparam w_line_buf_wdata_odd_0_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_1_s2 (
    .F(w_line_buf_wdata_odd[1]),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_line_buf_draw_color[1]) 
);
defparam w_line_buf_wdata_odd_1_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_2_s2 (
    .F(w_line_buf_wdata_odd[2]),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_line_buf_draw_color[2]) 
);
defparam w_line_buf_wdata_odd_2_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_3_s2 (
    .F(w_line_buf_wdata_odd[3]),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_line_buf_draw_color[3]) 
);
defparam w_line_buf_wdata_odd_3_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_4_s2 (
    .F(w_line_buf_wdata_odd[4]),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_line_buf_draw_color[4]) 
);
defparam w_line_buf_wdata_odd_4_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_5_s2 (
    .F(w_line_buf_wdata_odd[5]),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_line_buf_draw_color[5]) 
);
defparam w_line_buf_wdata_odd_5_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_6_s2 (
    .F(w_line_buf_wdata_odd[6]),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_line_buf_draw_color[6]) 
);
defparam w_line_buf_wdata_odd_6_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_odd_7_s2 (
    .F(w_line_buf_wdata_odd[7]),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_line_buf_draw_color[7]) 
);
defparam w_line_buf_wdata_odd_7_s2.INIT=4'h4;
  LUT2 w_line_buf_wdata_even_0_s1 (
    .F(w_line_buf_wdata_even[0]),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_line_buf_draw_color[0]) 
);
defparam w_line_buf_wdata_even_0_s1.INIT=4'h8;
  LUT2 w_line_buf_wdata_even_1_s1 (
    .F(w_line_buf_wdata_even[1]),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_line_buf_draw_color[1]) 
);
defparam w_line_buf_wdata_even_1_s1.INIT=4'h8;
  LUT2 w_line_buf_wdata_even_2_s1 (
    .F(w_line_buf_wdata_even[2]),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_line_buf_draw_color[2]) 
);
defparam w_line_buf_wdata_even_2_s1.INIT=4'h8;
  LUT2 w_line_buf_wdata_even_3_s1 (
    .F(w_line_buf_wdata_even[3]),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_line_buf_draw_color[3]) 
);
defparam w_line_buf_wdata_even_3_s1.INIT=4'h8;
  LUT2 w_line_buf_wdata_even_4_s1 (
    .F(w_line_buf_wdata_even[4]),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_line_buf_draw_color[4]) 
);
defparam w_line_buf_wdata_even_4_s1.INIT=4'h8;
  LUT2 w_line_buf_wdata_even_5_s1 (
    .F(w_line_buf_wdata_even[5]),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_line_buf_draw_color[5]) 
);
defparam w_line_buf_wdata_even_5_s1.INIT=4'h8;
  LUT2 w_line_buf_wdata_even_6_s1 (
    .F(w_line_buf_wdata_even[6]),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_line_buf_draw_color[6]) 
);
defparam w_line_buf_wdata_even_6_s1.INIT=4'h8;
  LUT2 w_line_buf_wdata_even_7_s1 (
    .F(w_line_buf_wdata_even[7]),
    .I0(w_pre_dot_counter_yp[0]),
    .I1(ff_line_buf_draw_color[7]) 
);
defparam w_line_buf_wdata_even_7_s1.INIT=4'h8;
  LUT4 n2515_s1 (
    .F(n2515_5),
    .I0(w_line_buf_rdata_even[0]),
    .I1(w_line_buf_rdata_odd[0]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2515_s1.INIT=16'hCA00;
  LUT4 n2514_s1 (
    .F(n2514_5),
    .I0(w_line_buf_rdata_even[1]),
    .I1(w_line_buf_rdata_odd[1]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2514_s1.INIT=16'hCA00;
  LUT4 n2513_s1 (
    .F(n2513_5),
    .I0(w_line_buf_rdata_even[2]),
    .I1(w_line_buf_rdata_odd[2]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2513_s1.INIT=16'hCA00;
  LUT4 n2512_s1 (
    .F(n2512_5),
    .I0(w_line_buf_rdata_even[3]),
    .I1(w_line_buf_rdata_odd[3]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2512_s1.INIT=16'hCA00;
  LUT4 n2511_s1 (
    .F(n2511_5),
    .I0(w_line_buf_rdata_even[7]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_pre_dot_counter_yp[0]),
    .I3(ff_window_x) 
);
defparam n2511_s1.INIT=16'hCA00;
  LUT4 n2436_s2 (
    .F(n2436_6),
    .I0(ff_line_buf_disp_x[2]),
    .I1(n2437_4),
    .I2(n2422_4),
    .I3(ff_line_buf_disp_x[3]) 
);
defparam n2436_s2.INIT=16'h0708;
  LUT3 n2435_s2 (
    .F(n2435_6),
    .I0(n2422_4),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2435_9) 
);
defparam n2435_s2.INIT=8'h14;
  LUT4 n2434_s2 (
    .F(n2434_6),
    .I0(ff_line_buf_disp_x[4]),
    .I1(n2435_9),
    .I2(n2422_4),
    .I3(ff_line_buf_disp_x[5]) 
);
defparam n2434_s2.INIT=16'h0708;
  LUT3 n2433_s2 (
    .F(n2433_6),
    .I0(n2422_4),
    .I1(ff_line_buf_disp_x[6]),
    .I2(n2433_7) 
);
defparam n2433_s2.INIT=8'h14;
  LUT4 n2432_s2 (
    .F(n2432_6),
    .I0(ff_line_buf_disp_x[6]),
    .I1(n2433_7),
    .I2(n2422_4),
    .I3(ff_line_buf_disp_x[7]) 
);
defparam n2432_s2.INIT=16'h0708;
  LUT3 n1919_s2 (
    .F(n1919_6),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]),
    .I2(n1011_7) 
);
defparam n1919_s2.INIT=8'h0B;
  LUT2 n1353_s5 (
    .F(n1353_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n1353_s5.INIT=4'h4;
  LUT3 n1806_s1 (
    .F(n1806_5),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(n1806_6),
    .I2(w_info_rdata[1]) 
);
defparam n1806_s1.INIT=8'hBF;
  LUT4 n1911_s2 (
    .F(n1911_6),
    .I0(n1911_7),
    .I1(n1911_8),
    .I2(n1911_9),
    .I3(n1911_10) 
);
defparam n1911_s2.INIT=16'hBFFF;
  LUT3 ff_info_ram_we_s3 (
    .F(ff_info_ram_we_7),
    .I0(ff_info_ram_we_8),
    .I1(ff_enable),
    .I2(w_dot_state[0]) 
);
defparam ff_info_ram_we_s3.INIT=8'h40;
  LUT3 n1168_s14 (
    .F(n1168_16),
    .I0(ff_prepare_pattern_num[6]),
    .I1(ff_attribute_base_address[2]),
    .I2(n1161_15) 
);
defparam n1168_s14.INIT=8'hCA;
  LUT2 n1168_s13 (
    .F(n1168_18),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[2]) 
);
defparam n1168_s13.INIT=4'h8;
  LUT2 n1895_s0 (
    .F(n1895_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]) 
);
defparam n1895_s0.INIT=4'h6;
  LUT3 n1894_s0 (
    .F(n1894_4),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_predraw_local_plane_num[0]),
    .I2(ff_predraw_local_plane_num[2]) 
);
defparam n1894_s0.INIT=8'h78;
  LUT4 n1684_s1 (
    .F(n1684_4),
    .I0(w_pre_dot_counter_x_1),
    .I1(w_pre_dot_counter_x_2),
    .I2(n1684_5),
    .I3(w_pre_dot_counter_x_0) 
);
defparam n1684_s1.INIT=16'h1000;
  LUT2 n1726_s1 (
    .F(n1726_4),
    .I0(ff_draw_x[7]),
    .I1(n1727_4) 
);
defparam n1726_s1.INIT=4'h8;
  LUT4 n1727_s1 (
    .F(n1727_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(ff_draw_x[6]),
    .I3(n1730_4) 
);
defparam n1727_s1.INIT=16'h8000;
  LUT3 n1728_s1 (
    .F(n1728_4),
    .I0(ff_draw_x[4]),
    .I1(ff_draw_x[5]),
    .I2(n1730_4) 
);
defparam n1728_s1.INIT=8'h80;
  LUT2 n1729_s1 (
    .F(n1729_4),
    .I0(ff_draw_x[4]),
    .I1(n1730_4) 
);
defparam n1729_s1.INIT=4'h8;
  LUT4 n1730_s1 (
    .F(n1730_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]),
    .I3(ff_draw_x[3]) 
);
defparam n1730_s1.INIT=16'h8000;
  LUT3 n1731_s1 (
    .F(n1731_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]),
    .I2(ff_draw_x[2]) 
);
defparam n1731_s1.INIT=8'h80;
  LUT2 n1732_s1 (
    .F(n1732_4),
    .I0(ff_draw_x[0]),
    .I1(ff_draw_x[1]) 
);
defparam n1732_s1.INIT=4'h8;
  LUT3 n1807_s1 (
    .F(n1807_4),
    .I0(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I1(w_info_rdata[1]),
    .I2(n1806_6) 
);
defparam n1807_s1.INIT=8'hB0;
  LUT4 n1810_s2 (
    .F(n1810_5),
    .I0(n1752_3),
    .I1(\u_drawing_to_line_buffer.ff_cc0_found ),
    .I2(w_info_rdata[1]),
    .I3(n1806_6) 
);
defparam n1810_s2.INIT=16'h30AF;
  LUT3 n1810_s3 (
    .F(n1810_6),
    .I0(w_line_buf_rdata_odd[3]),
    .I1(w_line_buf_rdata_even[3]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1810_s3.INIT=8'h35;
  LUT3 n1811_s2 (
    .F(n1811_5),
    .I0(w_line_buf_rdata_odd[2]),
    .I1(w_line_buf_rdata_even[2]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1811_s2.INIT=8'h35;
  LUT3 n1812_s2 (
    .F(n1812_5),
    .I0(w_line_buf_rdata_odd[1]),
    .I1(w_line_buf_rdata_even[1]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1812_s2.INIT=8'h35;
  LUT3 n1813_s2 (
    .F(n1813_5),
    .I0(w_line_buf_rdata_odd[0]),
    .I1(w_line_buf_rdata_even[0]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1813_s2.INIT=8'h35;
  LUT2 n2422_s2 (
    .F(n2422_5),
    .I0(w_pre_dot_counter_x_0),
    .I1(w_pre_dot_counter_x_1) 
);
defparam n2422_s2.INIT=4'h1;
  LUT2 n2437_s1 (
    .F(n2437_4),
    .I0(ff_line_buf_disp_x[1]),
    .I1(ff_line_buf_disp_x[0]) 
);
defparam n2437_s1.INIT=4'h8;
  LUT3 n3139_s1 (
    .F(n3139_4),
    .I0(n3139_6),
    .I1(ff_y_test_sp_num_4_10),
    .I2(n3139_7) 
);
defparam n3139_s1.INIT=8'h40;
  LUT4 n3139_s2 (
    .F(n3139_5),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[3]),
    .I2(n1011_7),
    .I3(n1017_7) 
);
defparam n3139_s2.INIT=16'h0100;
  LUT4 n3179_s1 (
    .F(n3179_4),
    .I0(ff_y_test_listup_addr[3]),
    .I1(n1011_7),
    .I2(n3179_7),
    .I3(ff_y_test_listup_addr[2]) 
);
defparam n3179_s1.INIT=16'h1000;
  LUT3 n3209_s2 (
    .F(n3209_5),
    .I0(n1017_7),
    .I1(ff_y_test_sp_num_4_10),
    .I2(n3209_6) 
);
defparam n3209_s2.INIT=8'h80;
  LUT3 n1173_s13 (
    .F(n1173_17),
    .I0(ff_prepare_pattern_num[1]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1173_s13.INIT=8'h3A;
  LUT4 n1175_s12 (
    .F(n1175_16),
    .I0(w_read_color_address_9_7),
    .I1(w_eight_dot_state[1]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam n1175_s12.INIT=16'hAFC0;
  LUT4 n1176_s14 (
    .F(n1176_21),
    .I0(w_eight_dot_state[0]),
    .I1(ff_prepare_line_num[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_eight_dot_state[1]) 
);
defparam n1176_s14.INIT=16'hCDC0;
  LUT3 n1177_s14 (
    .F(n1177_21),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(ff_prepare_line_num[0]) 
);
defparam n1177_s14.INIT=8'h3D;
  LUT2 n1361_s11 (
    .F(n1361_15),
    .I0(ff_info_x[5]),
    .I1(ff_info_x[6]) 
);
defparam n1361_s11.INIT=4'h1;
  LUT2 n1542_s2 (
    .F(n1542_5),
    .I0(w_eight_dot_state[0]),
    .I1(w_eight_dot_state[1]) 
);
defparam n1542_s2.INIT=4'h4;
  LUT3 spvramaccessing_s3 (
    .F(spvramaccessing_5),
    .I0(spvramaccessing_6),
    .I1(ff_main_state[1]),
    .I2(n1018_6) 
);
defparam spvramaccessing_s3.INIT=8'hE0;
  LUT4 ff_y_test_en_s3 (
    .F(ff_y_test_en_7),
    .I0(n3209_6),
    .I1(n3139_7),
    .I2(n3139_6),
    .I3(ff_y_test_sp_num_4_7) 
);
defparam ff_y_test_en_s3.INIT=16'h000B;
  LUT4 ff_y_test_sp_num_4_s3 (
    .F(ff_y_test_sp_num_4_7),
    .I0(ff_y_test_sp_num[2]),
    .I1(ff_y_test_sp_num[3]),
    .I2(ff_y_test_sp_num[4]),
    .I3(n565_7) 
);
defparam ff_y_test_sp_num_4_s3.INIT=16'h8000;
  LUT4 ff_prepare_end_s3 (
    .F(ff_prepare_end_7),
    .I0(w_read_color_address_9_7),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_prepare_end_10),
    .I3(w_eight_dot_state[1]) 
);
defparam ff_prepare_end_s3.INIT=16'hD000;
  LUT4 ff_info_pattern_15_s3 (
    .F(ff_info_pattern_15_7),
    .I0(w_eight_dot_state[1]),
    .I1(ff_info_pattern_15_11),
    .I2(w_eight_dot_state[2]),
    .I3(n1542_8) 
);
defparam ff_info_pattern_15_s3.INIT=16'hD000;
  LUT4 ff_line_buf_draw_we_s3 (
    .F(ff_line_buf_draw_we_7),
    .I0(ff_draw_x[8]),
    .I1(ff_sp_predraw_end),
    .I2(ff_line_buf_draw_we_9),
    .I3(ff_draw_pattern[15]) 
);
defparam ff_line_buf_draw_we_s3.INIT=16'h0100;
  LUT4 ff_sp_predraw_end_s3 (
    .F(ff_sp_predraw_end_7),
    .I0(w_read_color_address_9_7),
    .I1(ff_predraw_local_plane_num[2]),
    .I2(w_pre_dot_counter_x_4),
    .I3(n1894_4) 
);
defparam ff_sp_predraw_end_s3.INIT=16'h010C;
  LUT3 ff_window_x_s3 (
    .F(ff_window_x_7),
    .I0(ff_line_buf_disp_x[7]),
    .I1(ff_line_buf_disp_x[6]),
    .I2(n2433_7) 
);
defparam ff_window_x_s3.INIT=8'h80;
  LUT4 n283_s4 (
    .F(n283_9),
    .I0(n925_1),
    .I1(n926_1),
    .I2(n924_1),
    .I3(n923_1) 
);
defparam n283_s4.INIT=16'h8000;
  LUT3 n281_s4 (
    .F(n281_9),
    .I0(n922_1),
    .I1(n921_1),
    .I2(n283_9) 
);
defparam n281_s4.INIT=8'h80;
  LUT3 n615_s3 (
    .F(n615_7),
    .I0(ff_y_test_listup_addr[2]),
    .I1(ff_y_test_listup_addr[1]),
    .I2(ff_y_test_listup_addr[0]) 
);
defparam n615_s3.INIT=8'h80;
  LUT2 n565_s3 (
    .F(n565_7),
    .I0(ff_y_test_sp_num[0]),
    .I1(ff_y_test_sp_num[1]) 
);
defparam n565_s3.INIT=4'h8;
  LUT3 n442_s7 (
    .F(n442_12),
    .I0(ff_sp_en),
    .I1(ff_bwindow_y),
    .I2(ff_main_state[0]) 
);
defparam n442_s7.INIT=8'hAC;
  LUT3 n2433_s3 (
    .F(n2433_7),
    .I0(ff_line_buf_disp_x[5]),
    .I1(ff_line_buf_disp_x[4]),
    .I2(n2435_9) 
);
defparam n2433_s3.INIT=8'h80;
  LUT3 n1806_s2 (
    .F(n1806_6),
    .I0(w_line_buf_rdata_odd[7]),
    .I1(w_line_buf_rdata_even[7]),
    .I2(w_pre_dot_counter_yp[0]) 
);
defparam n1806_s2.INIT=8'h35;
  LUT4 n1911_s3 (
    .F(n1911_7),
    .I0(ff_cur_y[5]),
    .I1(n1911_11),
    .I2(n1911_12),
    .I3(n1911_13) 
);
defparam n1911_s3.INIT=16'h2FF3;
  LUT4 n1911_s4 (
    .F(n1911_8),
    .I0(n1911_14),
    .I1(ff_cur_y[3]),
    .I2(ff_prev_cur_y[3]),
    .I3(n1011_7) 
);
defparam n1911_s4.INIT=16'h6900;
  LUT4 n1911_s5 (
    .F(n1911_9),
    .I0(ff_cur_y[4]),
    .I1(ff_prev_cur_y[4]),
    .I2(n1911_15),
    .I3(n1911_26) 
);
defparam n1911_s5.INIT=16'h6900;
  LUT4 n1911_s6 (
    .F(n1911_10),
    .I0(n1911_17),
    .I1(ff_cur_y[0]),
    .I2(ff_prev_cur_y[0]),
    .I3(n1911_18) 
);
defparam n1911_s6.INIT=16'h1800;
  LUT4 ff_info_ram_we_s4 (
    .F(ff_info_ram_we_8),
    .I0(n1542_5),
    .I1(w_eight_dot_state[2]),
    .I2(w_dot_state[1]),
    .I3(n1353_10) 
);
defparam ff_info_ram_we_s4.INIT=16'h0700;
  LUT2 n1684_s2 (
    .F(n1684_5),
    .I0(w_pre_dot_counter_x_3),
    .I1(w_pre_dot_counter_x_4) 
);
defparam n1684_s2.INIT=4'h1;
  LUT4 n3139_s3 (
    .F(n3139_6),
    .I0(w_vram_data[0]),
    .I1(w_vram_data[3]),
    .I2(w_read_color_address_9_7),
    .I3(n3139_8) 
);
defparam n3139_s3.INIT=16'h4100;
  LUT4 n3139_s4 (
    .F(n3139_7),
    .I0(w_listup_y[5]),
    .I1(w_listup_y[6]),
    .I2(w_listup_y[7]),
    .I3(n3139_9) 
);
defparam n3139_s4.INIT=16'h0100;
  LUT3 n3209_s3 (
    .F(n3209_6),
    .I0(w_read_color_address_9_7),
    .I1(ff_y_test_listup_addr[2]),
    .I2(ff_y_test_listup_addr[3]) 
);
defparam n3209_s3.INIT=8'h0B;
  LUT4 spvramaccessing_s4 (
    .F(spvramaccessing_6),
    .I0(spvramaccessing_7),
    .I1(w_pre_dot_counter_x_2),
    .I2(n100_8),
    .I3(n2422_5) 
);
defparam spvramaccessing_s4.INIT=16'h1000;
  LUT4 ff_line_buf_draw_we_s5 (
    .F(ff_line_buf_draw_we_9),
    .I0(reg_r8_col0_on_Z),
    .I1(ff_draw_color[0]),
    .I2(ff_draw_color[1]),
    .I3(ff_line_buf_draw_we_10) 
);
defparam ff_line_buf_draw_we_s5.INIT=16'h0100;
  LUT4 n1911_s7 (
    .F(n1911_11),
    .I0(n1911_19),
    .I1(ff_cur_y[6]),
    .I2(ff_prev_cur_y[6]),
    .I3(ff_cur_y[5]) 
);
defparam n1911_s7.INIT=16'h4182;
  LUT4 n1911_s8 (
    .F(n1911_12),
    .I0(n1911_20),
    .I1(ff_cur_y[7]),
    .I2(ff_prev_cur_y[7]),
    .I3(n1911_13) 
);
defparam n1911_s8.INIT=16'hEB3C;
  LUT3 n1911_s9 (
    .F(n1911_13),
    .I0(ff_prev_cur_y[4]),
    .I1(ff_prev_cur_y[5]),
    .I2(n1911_15) 
);
defparam n1911_s9.INIT=8'h80;
  LUT3 n1911_s10 (
    .F(n1911_14),
    .I0(ff_prev_cur_y[1]),
    .I1(ff_prev_cur_y[0]),
    .I2(ff_prev_cur_y[2]) 
);
defparam n1911_s10.INIT=8'h80;
  LUT4 n1911_s11 (
    .F(n1911_15),
    .I0(ff_prev_cur_y[1]),
    .I1(ff_prev_cur_y[0]),
    .I2(ff_prev_cur_y[2]),
    .I3(ff_prev_cur_y[3]) 
);
defparam n1911_s11.INIT=16'h8000;
  LUT4 n1911_s13 (
    .F(n1911_17),
    .I0(ff_prev_cur_y[0]),
    .I1(n1911_21),
    .I2(ff_cur_y[1]),
    .I3(ff_prev_cur_y[1]) 
);
defparam n1911_s13.INIT=16'hD90D;
  LUT3 n1911_s14 (
    .F(n1911_18),
    .I0(n1911_13),
    .I1(n1911_24),
    .I2(reg_r8_sp_off_Z) 
);
defparam n1911_s14.INIT=8'h07;
  LUT4 n3139_s5 (
    .F(n3139_8),
    .I0(w_vram_data[5]),
    .I1(w_vram_data[7]),
    .I2(w_vram_data[6]),
    .I3(n3139_10) 
);
defparam n3139_s5.INIT=16'h4000;
  LUT4 n3139_s6 (
    .F(n3139_9),
    .I0(w_listup_y[3]),
    .I1(w_listup_y[4]),
    .I2(reg_r1_sp_size_Z),
    .I3(reg_r1_sp_zoom_Z) 
);
defparam n3139_s6.INIT=16'hF331;
  LUT3 spvramaccessing_s5 (
    .F(spvramaccessing_7),
    .I0(w_pre_dot_counter_x_3),
    .I1(w_pre_dot_counter_x_8),
    .I2(ff_main_state[0]) 
);
defparam spvramaccessing_s5.INIT=8'h7E;
  LUT2 ff_line_buf_draw_we_s6 (
    .F(ff_line_buf_draw_we_10),
    .I0(ff_draw_color[2]),
    .I1(ff_draw_color[3]) 
);
defparam ff_line_buf_draw_we_s6.INIT=4'h1;
  LUT3 n1911_s15 (
    .F(n1911_19),
    .I0(n1911_15),
    .I1(ff_prev_cur_y[4]),
    .I2(ff_prev_cur_y[5]) 
);
defparam n1911_s15.INIT=8'h07;
  LUT4 n1911_s16 (
    .F(n1911_20),
    .I0(ff_prev_cur_y[8]),
    .I1(ff_cur_y[8]),
    .I2(ff_prev_cur_y[7]),
    .I3(ff_prev_cur_y[6]) 
);
defparam n1911_s16.INIT=16'h4F00;
  LUT2 n1911_s17 (
    .F(n1911_21),
    .I0(ff_cur_y[2]),
    .I1(ff_prev_cur_y[2]) 
);
defparam n1911_s17.INIT=4'h9;
  LUT3 n1911_s18 (
    .F(n1911_22),
    .I0(ff_cur_y[1]),
    .I1(ff_prev_cur_y[1]),
    .I2(ff_prev_cur_y[0]) 
);
defparam n1911_s18.INIT=8'h40;
  LUT4 n1911_s19 (
    .F(n1911_23),
    .I0(ff_cur_y[7]),
    .I1(ff_prev_cur_y[7]),
    .I2(ff_cur_y[8]),
    .I3(ff_prev_cur_y[8]) 
);
defparam n1911_s19.INIT=16'h0BB0;
  LUT4 n1911_s20 (
    .F(n1911_24),
    .I0(ff_cur_y[7]),
    .I1(ff_prev_cur_y[7]),
    .I2(ff_cur_y[6]),
    .I3(ff_prev_cur_y[6]) 
);
defparam n1911_s20.INIT=16'hF90F;
  LUT3 n3139_s7 (
    .F(n3139_10),
    .I0(w_vram_data[2]),
    .I1(w_vram_data[1]),
    .I2(w_vram_data[4]) 
);
defparam n3139_s7.INIT=8'h10;
  LUT4 n1911_s21 (
    .F(n1911_26),
    .I0(ff_cur_y[2]),
    .I1(ff_prev_cur_y[2]),
    .I2(n1911_22),
    .I3(n1911_23) 
);
defparam n1911_s21.INIT=16'h00F9;
  LUT4 ff_y_test_listup_addr_3_s4 (
    .F(ff_y_test_listup_addr_3_9),
    .I0(n3139_6),
    .I1(n3139_7),
    .I2(n3209_5),
    .I3(n2908_7) 
);
defparam ff_y_test_listup_addr_3_s4.INIT=16'hFF40;
  LUT4 n3209_s4 (
    .F(n3209_8),
    .I0(n3139_6),
    .I1(n3139_7),
    .I2(n615_6),
    .I3(n3209_5) 
);
defparam n3209_s4.INIT=16'h4000;
  LUT4 ff_prepare_end_s5 (
    .F(ff_prepare_end_10),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[2]) 
);
defparam ff_prepare_end_s5.INIT=16'h8000;
  LUT4 n1916_s3 (
    .F(n1916_8),
    .I0(n1011_7),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .I2(ff_predraw_local_plane_num[2]),
    .I3(w_info_rdata[1]) 
);
defparam n1916_s3.INIT=16'h4450;
  LUT4 n1917_s3 (
    .F(n1917_8),
    .I0(n1011_7),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .I2(ff_predraw_local_plane_num[1]),
    .I3(w_info_rdata[1]) 
);
defparam n1917_s3.INIT=16'h4450;
  LUT4 n1918_s3 (
    .F(n1918_8),
    .I0(n1011_7),
    .I1(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .I2(ff_predraw_local_plane_num[0]),
    .I3(w_info_rdata[1]) 
);
defparam n1918_s3.INIT=16'h4450;
  LUT4 n2435_s4 (
    .F(n2435_9),
    .I0(ff_line_buf_disp_x[3]),
    .I1(ff_line_buf_disp_x[2]),
    .I2(ff_line_buf_disp_x[1]),
    .I3(ff_line_buf_disp_x[0]) 
);
defparam n2435_s4.INIT=16'h8000;
  LUT4 n281_s5 (
    .F(n281_11),
    .I0(n920_1),
    .I1(n922_1),
    .I2(n921_1),
    .I3(n283_9) 
);
defparam n281_s5.INIT=16'h6AAA;
  LUT4 ff_line_buf_draw_color_7_s4 (
    .F(ff_line_buf_draw_color_7_9),
    .I0(w_info_rdata_Z[0]),
    .I1(w_line_buf_rdata_odd[7]),
    .I2(w_line_buf_rdata_even[7]),
    .I3(w_pre_dot_counter_yp[0]) 
);
defparam ff_line_buf_draw_color_7_s4.INIT=16'h5044;
  LUT4 n563_s4 (
    .F(n563_9),
    .I0(ff_y_test_sp_num[2]),
    .I1(ff_y_test_sp_num[3]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n563_s4.INIT=16'h8000;
  LUT4 n565_s4 (
    .F(n565_9),
    .I0(n1011_7),
    .I1(ff_y_test_sp_num[2]),
    .I2(ff_y_test_sp_num[0]),
    .I3(ff_y_test_sp_num[1]) 
);
defparam n565_s4.INIT=16'h1444;
  LUT3 n1542_s4 (
    .F(n1542_8),
    .I0(n3312_9),
    .I1(ff_reset[6]),
    .I2(ff_enable) 
);
defparam n1542_s4.INIT=8'h80;
  LUT4 ff_sp_predraw_end_s5 (
    .F(ff_sp_predraw_end_10),
    .I0(w_pre_dot_counter_x_2),
    .I1(w_pre_dot_counter_x_3),
    .I2(w_pre_dot_counter_x_0),
    .I3(w_pre_dot_counter_x_1) 
);
defparam ff_sp_predraw_end_s5.INIT=16'h0001;
  LUT4 ff_y_test_sp_num_4_s5 (
    .F(ff_y_test_sp_num_4_10),
    .I0(w_eight_dot_state[2]),
    .I1(ff_y_test_en),
    .I2(w_eight_dot_state[0]),
    .I3(w_eight_dot_state[1]) 
);
defparam ff_y_test_sp_num_4_s5.INIT=16'h0800;
  LUT4 n1552_s2 (
    .F(n1552_6),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1542_8) 
);
defparam n1552_s2.INIT=16'h1000;
  LUT4 n1542_s5 (
    .F(n1542_10),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(w_eight_dot_state[1]),
    .I3(n1542_8) 
);
defparam n1542_s5.INIT=16'h2000;
  LUT4 n1350_s5 (
    .F(n1350_11),
    .I0(n1353_10),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_prepare_local_plane_num[0]),
    .I3(ff_prepare_local_plane_num[2]) 
);
defparam n1350_s5.INIT=16'h2A80;
  LUT3 n1377_s12 (
    .F(n1377_18),
    .I0(w_vram_data[7]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1377_s12.INIT=8'h20;
  LUT3 n1378_s11 (
    .F(n1378_17),
    .I0(w_vram_data[6]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1378_s11.INIT=8'h20;
  LUT3 n1379_s11 (
    .F(n1379_17),
    .I0(w_vram_data[5]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1379_s11.INIT=8'h20;
  LUT3 n1380_s11 (
    .F(n1380_17),
    .I0(w_vram_data[4]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1380_s11.INIT=8'h20;
  LUT3 n1381_s11 (
    .F(n1381_17),
    .I0(w_vram_data[3]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1381_s11.INIT=8'h20;
  LUT3 n1382_s11 (
    .F(n1382_17),
    .I0(w_vram_data[2]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1382_s11.INIT=8'h20;
  LUT3 n1383_s11 (
    .F(n1383_17),
    .I0(w_vram_data[1]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1383_s11.INIT=8'h20;
  LUT3 n1384_s12 (
    .F(n1384_18),
    .I0(w_vram_data[0]),
    .I1(w_eight_dot_state[1]),
    .I2(reg_r1_sp_size_Z) 
);
defparam n1384_s12.INIT=8'h20;
  LUT4 w_read_color_address_9_s3 (
    .F(w_read_color_address_9_7),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r1_disp_mode[1]),
    .I3(reg_r1_disp_mode[0]) 
);
defparam w_read_color_address_9_s3.INIT=16'h000E;
  LUT4 n1581_s2 (
    .F(n1581_6),
    .I0(w_eight_dot_state[1]),
    .I1(w_eight_dot_state[2]),
    .I2(w_eight_dot_state[0]),
    .I3(n1542_8) 
);
defparam n1581_s2.INIT=16'h1000;
  LUT4 n1372_s11 (
    .F(n1372_17),
    .I0(w_eight_dot_state[1]),
    .I1(w_sdram_rdata[4]),
    .I2(w_sdram_rdata[12]),
    .I3(w_sdram_address[16]) 
);
defparam n1372_s11.INIT=16'h5044;
  LUT4 n1376_s11 (
    .F(n1376_17),
    .I0(w_eight_dot_state[1]),
    .I1(w_sdram_rdata[0]),
    .I2(w_sdram_rdata[8]),
    .I3(w_sdram_address[16]) 
);
defparam n1376_s11.INIT=16'h5044;
  LUT4 n1375_s11 (
    .F(n1375_17),
    .I0(w_eight_dot_state[1]),
    .I1(w_sdram_rdata[1]),
    .I2(w_sdram_rdata[9]),
    .I3(w_sdram_address[16]) 
);
defparam n1375_s11.INIT=16'h5044;
  LUT4 n1374_s11 (
    .F(n1374_17),
    .I0(w_eight_dot_state[1]),
    .I1(w_sdram_rdata[2]),
    .I2(w_sdram_rdata[10]),
    .I3(w_sdram_address[16]) 
);
defparam n1374_s11.INIT=16'h5044;
  LUT4 n1373_s11 (
    .F(n1373_17),
    .I0(w_eight_dot_state[1]),
    .I1(w_sdram_rdata[3]),
    .I2(w_sdram_rdata[11]),
    .I3(w_sdram_address[16]) 
);
defparam n1373_s11.INIT=16'h5044;
  LUT4 n1371_s11 (
    .F(n1371_17),
    .I0(w_eight_dot_state[1]),
    .I1(w_sdram_rdata[5]),
    .I2(w_sdram_rdata[13]),
    .I3(w_sdram_address[16]) 
);
defparam n1371_s11.INIT=16'h5044;
  LUT4 n1285_s1 (
    .F(n1285_5),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(w_sdram_address[16]),
    .I3(w_read_color_address_9_7) 
);
defparam n1285_s1.INIT=16'hCA00;
  LUT4 n1370_s11 (
    .F(n1370_17),
    .I0(w_eight_dot_state[1]),
    .I1(w_sdram_rdata[6]),
    .I2(w_sdram_rdata[14]),
    .I3(w_sdram_address[16]) 
);
defparam n1370_s11.INIT=16'h5044;
  LUT4 n1369_s11 (
    .F(n1369_17),
    .I0(w_eight_dot_state[1]),
    .I1(w_sdram_rdata[15]),
    .I2(w_sdram_rdata[7]),
    .I3(w_sdram_address[16]) 
);
defparam n1369_s11.INIT=16'h4450;
  LUT4 n1351_s6 (
    .F(n1351_13),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_prepare_local_plane_num[1]),
    .I3(ff_prepare_local_plane_num[0]) 
);
defparam n1351_s6.INIT=16'h0440;
  LUT4 n3312_s4 (
    .F(n3312_9),
    .I0(w_dot_state[1]),
    .I1(w_dot_state[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n3312_s4.INIT=16'h0400;
  LUT3 n1352_s6 (
    .F(n1352_12),
    .I0(ff_prepare_local_plane_num[0]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]) 
);
defparam n1352_s6.INIT=8'h10;
  LUT4 ff_prepare_end_s6 (
    .F(ff_prepare_end_12),
    .I0(ff_prepare_end_7),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n1017_7) 
);
defparam ff_prepare_end_s6.INIT=16'hEF00;
  LUT4 n1655_s1 (
    .F(n1655_5),
    .I0(\ff_render_planes[0] [0]),
    .I1(n1650_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1655_s1.INIT=16'hACAA;
  LUT4 n1654_s1 (
    .F(n1654_5),
    .I0(\ff_render_planes[0] [1]),
    .I1(n1649_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1654_s1.INIT=16'hACAA;
  LUT4 n1653_s1 (
    .F(n1653_5),
    .I0(\ff_render_planes[0] [2]),
    .I1(n1648_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1653_s1.INIT=16'hACAA;
  LUT4 n1652_s1 (
    .F(n1652_5),
    .I0(\ff_render_planes[0] [3]),
    .I1(n1647_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1652_s1.INIT=16'hACAA;
  LUT4 n1651_s1 (
    .F(n1651_5),
    .I0(\ff_render_planes[0] [4]),
    .I1(n1646_19),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n1651_s1.INIT=16'hACAA;
  LUT4 w_info_address_0_s2 (
    .F(w_info_address[0]),
    .I0(ff_predraw_local_plane_num[0]),
    .I1(ff_prepare_local_plane_num[0]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_0_s2.INIT=16'hACAA;
  LUT4 w_info_address_1_s2 (
    .F(w_info_address[1]),
    .I0(ff_predraw_local_plane_num[1]),
    .I1(ff_prepare_local_plane_num[1]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_1_s2.INIT=16'hACAA;
  LUT4 w_info_address_2_s2 (
    .F(w_info_address[2]),
    .I0(ff_predraw_local_plane_num[2]),
    .I1(ff_prepare_local_plane_num[2]),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam w_info_address_2_s2.INIT=16'hACAA;
  LUT4 ff_line_buf_draw_we_s7 (
    .F(ff_line_buf_draw_we_12),
    .I0(ff_enable),
    .I1(w_dot_state[1]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam ff_line_buf_draw_we_s7.INIT=16'h0800;
  LUT3 n2124_s3 (
    .F(n2124_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_pat_gen_7_9) 
);
defparam n2124_s3.INIT=8'h40;
  LUT3 n2120_s3 (
    .F(n2120_7),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n1017_7) 
);
defparam n2120_s3.INIT=8'h40;
  LUT3 n2084_s2 (
    .F(n2084_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(pramadr_16_3) 
);
defparam n2084_s2.INIT=8'h40;
  LUT4 n251_s13 (
    .F(n251_21),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_prepare_end),
    .I3(spvramaccessing_5) 
);
defparam n251_s13.INIT=16'h46AA;
  LUT2 n251_s14 (
    .F(n251_23),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]) 
);
defparam n251_s14.INIT=4'h4;
  LUT3 n252_s13 (
    .F(n252_21),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(spvramaccessing_5) 
);
defparam n252_s13.INIT=8'h1C;
  LUT4 n287_s6 (
    .F(n287_12),
    .I0(n1011_7),
    .I1(ff_cur_y[0]),
    .I2(n926_1),
    .I3(n1017_7) 
);
defparam n287_s6.INIT=16'h4ECC;
  LUT4 ff_info_pattern_15_s5 (
    .F(ff_info_pattern_15_11),
    .I0(ff_prepare_local_plane_num[2]),
    .I1(ff_y_test_listup_addr[2]),
    .I2(n1318_14),
    .I3(ff_y_test_listup_addr[3]) 
);
defparam ff_info_pattern_15_s5.INIT=16'h00B2;
  LUT4 n1173_s14 (
    .F(n1173_19),
    .I0(ff_prepare_plane_num[0]),
    .I1(ff_prepare_plane_num[2]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1173_s14.INIT=16'h5333;
  LUT4 n1172_s13 (
    .F(n1172_18),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_plane_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1172_s13.INIT=16'h5333;
  LUT4 n1171_s13 (
    .F(n1171_18),
    .I0(ff_prepare_plane_num[2]),
    .I1(ff_prepare_plane_num[4]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1171_s13.INIT=16'h5333;
  LUT4 n1170_s13 (
    .F(n1170_18),
    .I0(ff_prepare_plane_num[3]),
    .I1(ff_attribute_base_address[0]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1170_s13.INIT=16'h5333;
  LUT4 n1169_s14 (
    .F(n1169_20),
    .I0(ff_prepare_plane_num[4]),
    .I1(ff_attribute_base_address[1]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1169_s14.INIT=16'h5333;
  LUT4 n1174_s14 (
    .F(n1174_17),
    .I0(ff_prepare_plane_num[1]),
    .I1(ff_prepare_line_num[3]),
    .I2(w_eight_dot_state[2]),
    .I3(w_read_color_address_9_7) 
);
defparam n1174_s14.INIT=16'hCAAA;
  LUT4 n2239_s3 (
    .F(n2239_7),
    .I0(ff_reset[6]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[0]),
    .I3(ff_pat_gen_7_9) 
);
defparam n2239_s3.INIT=16'h2000;
  LUT4 n2908_s2 (
    .F(n2908_7),
    .I0(w_pre_dot_counter_x_8),
    .I1(n100_8),
    .I2(ff_sp_predraw_end_10),
    .I3(n1017_7) 
);
defparam n2908_s2.INIT=16'h4000;
  LUT4 n618_s4 (
    .F(n618_9),
    .I0(ff_y_test_listup_addr[0]),
    .I1(w_pre_dot_counter_x_8),
    .I2(n100_8),
    .I3(ff_sp_predraw_end_10) 
);
defparam n618_s4.INIT=16'h4555;
  LUT4 n567_s4 (
    .F(n567_9),
    .I0(ff_y_test_sp_num[0]),
    .I1(w_pre_dot_counter_x_8),
    .I2(n100_8),
    .I3(ff_sp_predraw_end_10) 
);
defparam n567_s4.INIT=16'h4555;
  LUT4 n531_s2 (
    .F(n531_7),
    .I0(ff_sp_en),
    .I1(w_pre_dot_counter_x_8),
    .I2(n100_8),
    .I3(ff_sp_predraw_end_10) 
);
defparam n531_s2.INIT=16'h2000;
  LUT4 n3179_s3 (
    .F(n3179_7),
    .I0(ff_enable),
    .I1(w_dot_state[1]),
    .I2(w_dot_state[0]),
    .I3(w_read_color_address_9_7) 
);
defparam n3179_s3.INIT=16'h2000;
  DFFE ff_cur_y_8_s0 (
    .Q(ff_cur_y[8]),
    .D(n279_6),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_cur_y_7_s0 (
    .Q(ff_cur_y[7]),
    .D(n280_8),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_cur_y_6_s0 (
    .Q(ff_cur_y[6]),
    .D(n281_11),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_cur_y_5_s0 (
    .Q(ff_cur_y[5]),
    .D(n282_8),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_cur_y_4_s0 (
    .Q(ff_cur_y[4]),
    .D(n283_8),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_cur_y_3_s0 (
    .Q(ff_cur_y[3]),
    .D(n284_8),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_cur_y_2_s0 (
    .Q(ff_cur_y[2]),
    .D(n285_8),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_cur_y_1_s0 (
    .Q(ff_cur_y[1]),
    .D(n286_8),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_prev_cur_y_8_s0 (
    .Q(ff_prev_cur_y[8]),
    .D(ff_cur_y[8]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_prev_cur_y_7_s0 (
    .Q(ff_prev_cur_y[7]),
    .D(ff_cur_y[7]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_prev_cur_y_6_s0 (
    .Q(ff_prev_cur_y[6]),
    .D(ff_cur_y[6]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_prev_cur_y_5_s0 (
    .Q(ff_prev_cur_y[5]),
    .D(ff_cur_y[5]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_prev_cur_y_4_s0 (
    .Q(ff_prev_cur_y[4]),
    .D(ff_cur_y[4]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_prev_cur_y_3_s0 (
    .Q(ff_prev_cur_y[3]),
    .D(ff_cur_y[3]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_prev_cur_y_2_s0 (
    .Q(ff_prev_cur_y[2]),
    .D(ff_cur_y[2]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_prev_cur_y_1_s0 (
    .Q(ff_prev_cur_y[1]),
    .D(ff_cur_y[1]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_prev_cur_y_0_s0 (
    .Q(ff_prev_cur_y[0]),
    .D(ff_cur_y[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_pattern_gen_base_address_5_s0 (
    .Q(ff_pattern_gen_base_address[5]),
    .D(reg_r6_sp_gen_addr_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_pattern_gen_base_address_4_s0 (
    .Q(ff_pattern_gen_base_address[4]),
    .D(reg_r6_sp_gen_addr_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_pattern_gen_base_address_3_s0 (
    .Q(ff_pattern_gen_base_address[3]),
    .D(reg_r6_sp_gen_addr_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_pattern_gen_base_address_2_s0 (
    .Q(ff_pattern_gen_base_address[2]),
    .D(reg_r6_sp_gen_addr_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_pattern_gen_base_address_1_s0 (
    .Q(ff_pattern_gen_base_address[1]),
    .D(reg_r6_sp_gen_addr_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_pattern_gen_base_address_0_s0 (
    .Q(ff_pattern_gen_base_address[0]),
    .D(reg_r6_sp_gen_addr_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_attribute_base_address_9_s0 (
    .Q(ff_attribute_base_address[9]),
    .D(reg_r11r5_sp_atr_addr_Z[9]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_attribute_base_address_8_s0 (
    .Q(ff_attribute_base_address[8]),
    .D(reg_r11r5_sp_atr_addr_Z[8]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_attribute_base_address_7_s0 (
    .Q(ff_attribute_base_address[7]),
    .D(reg_r11r5_sp_atr_addr_Z[7]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_attribute_base_address_6_s0 (
    .Q(ff_attribute_base_address[6]),
    .D(reg_r11r5_sp_atr_addr_Z[6]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_attribute_base_address_5_s0 (
    .Q(ff_attribute_base_address[5]),
    .D(reg_r11r5_sp_atr_addr_Z[5]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_attribute_base_address_4_s0 (
    .Q(ff_attribute_base_address[4]),
    .D(reg_r11r5_sp_atr_addr_Z[4]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_attribute_base_address_3_s0 (
    .Q(ff_attribute_base_address[3]),
    .D(reg_r11r5_sp_atr_addr_Z[3]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFE ff_attribute_base_address_2_s0 (
    .Q(ff_attribute_base_address[2]),
    .D(reg_r11r5_sp_atr_addr_Z[2]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7) 
);
  DFFRE ff_attribute_base_address_1_s0 (
    .Q(ff_attribute_base_address[1]),
    .D(reg_r11r5_sp_atr_addr_Z[1]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7),
    .RESET(n376_4) 
);
  DFFRE ff_attribute_base_address_0_s0 (
    .Q(ff_attribute_base_address[0]),
    .D(reg_r11r5_sp_atr_addr_Z[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7),
    .RESET(n376_4) 
);
  DFFRE spvramaccessing_s0 (
    .Q(w_sp_vram_accessing),
    .D(n442_11),
    .CLK(O_sdram_clk_d),
    .CE(spvramaccessing_4),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_en_s0 (
    .Q(ff_y_test_en),
    .D(n531_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_en_6),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_sp_num_4_s0 (
    .Q(ff_y_test_sp_num[4]),
    .D(n563_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_sp_num_3_s0 (
    .Q(ff_y_test_sp_num[3]),
    .D(n564_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_sp_num_2_s0 (
    .Q(ff_y_test_sp_num[2]),
    .D(n565_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_sp_num_1_s0 (
    .Q(ff_y_test_sp_num[1]),
    .D(n566_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_sp_num_0_s0 (
    .Q(ff_y_test_sp_num[0]),
    .D(n567_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_sp_num_4_6),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_listup_addr_3_s0 (
    .Q(ff_y_test_listup_addr[3]),
    .D(n615_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_listup_addr_2_s0 (
    .Q(ff_y_test_listup_addr[2]),
    .D(n616_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_listup_addr_1_s0 (
    .Q(ff_y_test_listup_addr[1]),
    .D(n617_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_listup_addr_0_s0 (
    .Q(ff_y_test_listup_addr[0]),
    .D(n618_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_y_test_listup_addr_3_9),
    .RESET(n207_5) 
);
  DFFE \ff_render_planes[0]_4_s0  (
    .Q(\ff_render_planes[0] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3139_3) 
);
  DFFE \ff_render_planes[0]_3_s0  (
    .Q(\ff_render_planes[0] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3139_3) 
);
  DFFE \ff_render_planes[0]_2_s0  (
    .Q(\ff_render_planes[0] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3139_3) 
);
  DFFE \ff_render_planes[0]_1_s0  (
    .Q(\ff_render_planes[0] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3139_3) 
);
  DFFE \ff_render_planes[0]_0_s0  (
    .Q(\ff_render_planes[0] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3139_3) 
);
  DFFE \ff_render_planes[1]_4_s0  (
    .Q(\ff_render_planes[1] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3151_3) 
);
  DFFE \ff_render_planes[1]_3_s0  (
    .Q(\ff_render_planes[1] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3151_3) 
);
  DFFE \ff_render_planes[1]_2_s0  (
    .Q(\ff_render_planes[1] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3151_3) 
);
  DFFE \ff_render_planes[1]_1_s0  (
    .Q(\ff_render_planes[1] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3151_3) 
);
  DFFE \ff_render_planes[1]_0_s0  (
    .Q(\ff_render_planes[1] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3151_3) 
);
  DFFE \ff_render_planes[2]_4_s0  (
    .Q(\ff_render_planes[2] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3159_3) 
);
  DFFE \ff_render_planes[2]_3_s0  (
    .Q(\ff_render_planes[2] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3159_3) 
);
  DFFE \ff_render_planes[2]_2_s0  (
    .Q(\ff_render_planes[2] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3159_3) 
);
  DFFE \ff_render_planes[2]_1_s0  (
    .Q(\ff_render_planes[2] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3159_3) 
);
  DFFE \ff_render_planes[2]_0_s0  (
    .Q(\ff_render_planes[2] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3159_3) 
);
  DFFE \ff_render_planes[3]_4_s0  (
    .Q(\ff_render_planes[3] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3169_3) 
);
  DFFE \ff_render_planes[3]_3_s0  (
    .Q(\ff_render_planes[3] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3169_3) 
);
  DFFE \ff_render_planes[3]_2_s0  (
    .Q(\ff_render_planes[3] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3169_3) 
);
  DFFE \ff_render_planes[3]_1_s0  (
    .Q(\ff_render_planes[3] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3169_3) 
);
  DFFE \ff_render_planes[3]_0_s0  (
    .Q(\ff_render_planes[3] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3169_3) 
);
  DFFE \ff_render_planes[4]_4_s0  (
    .Q(\ff_render_planes[4] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3179_3) 
);
  DFFE \ff_render_planes[4]_3_s0  (
    .Q(\ff_render_planes[4] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3179_3) 
);
  DFFE \ff_render_planes[4]_2_s0  (
    .Q(\ff_render_planes[4] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3179_3) 
);
  DFFE \ff_render_planes[4]_1_s0  (
    .Q(\ff_render_planes[4] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3179_3) 
);
  DFFE \ff_render_planes[4]_0_s0  (
    .Q(\ff_render_planes[4] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3179_3) 
);
  DFFE \ff_render_planes[5]_4_s0  (
    .Q(\ff_render_planes[5] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3189_3) 
);
  DFFE \ff_render_planes[5]_3_s0  (
    .Q(\ff_render_planes[5] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3189_3) 
);
  DFFE \ff_render_planes[5]_2_s0  (
    .Q(\ff_render_planes[5] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3189_3) 
);
  DFFE \ff_render_planes[5]_1_s0  (
    .Q(\ff_render_planes[5] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3189_3) 
);
  DFFE \ff_render_planes[5]_0_s0  (
    .Q(\ff_render_planes[5] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3189_3) 
);
  DFFE \ff_render_planes[6]_4_s0  (
    .Q(\ff_render_planes[6] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3199_3) 
);
  DFFE \ff_render_planes[6]_3_s0  (
    .Q(\ff_render_planes[6] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3199_3) 
);
  DFFE \ff_render_planes[6]_2_s0  (
    .Q(\ff_render_planes[6] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3199_3) 
);
  DFFE \ff_render_planes[6]_1_s0  (
    .Q(\ff_render_planes[6] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3199_3) 
);
  DFFE \ff_render_planes[6]_0_s0  (
    .Q(\ff_render_planes[6] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3199_3) 
);
  DFFE \ff_render_planes[7]_4_s0  (
    .Q(\ff_render_planes[7] [4]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3209_8) 
);
  DFFE \ff_render_planes[7]_3_s0  (
    .Q(\ff_render_planes[7] [3]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3209_8) 
);
  DFFE \ff_render_planes[7]_2_s0  (
    .Q(\ff_render_planes[7] [2]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3209_8) 
);
  DFFE \ff_render_planes[7]_1_s0  (
    .Q(\ff_render_planes[7] [1]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3209_8) 
);
  DFFE \ff_render_planes[7]_0_s0  (
    .Q(\ff_render_planes[7] [0]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3209_8) 
);
  DFFRE ff_y_test_address_16_s0 (
    .Q(ff_y_test_address[16]),
    .D(ff_attribute_base_address[9]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_address_15_s0 (
    .Q(ff_y_test_address[15]),
    .D(ff_attribute_base_address[8]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_address_14_s0 (
    .Q(ff_y_test_address[14]),
    .D(ff_attribute_base_address[7]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_address_13_s0 (
    .Q(ff_y_test_address[13]),
    .D(ff_attribute_base_address[6]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_address_12_s0 (
    .Q(ff_y_test_address[12]),
    .D(ff_attribute_base_address[5]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_address_11_s0 (
    .Q(ff_y_test_address[11]),
    .D(ff_attribute_base_address[4]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_address_10_s0 (
    .Q(ff_y_test_address[10]),
    .D(ff_attribute_base_address[3]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_address_9_s0 (
    .Q(ff_y_test_address[9]),
    .D(ff_attribute_base_address[2]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_address_8_s0 (
    .Q(ff_y_test_address[8]),
    .D(ff_attribute_base_address[1]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_address_7_s0 (
    .Q(ff_y_test_address[7]),
    .D(ff_attribute_base_address[0]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_address_6_s0 (
    .Q(ff_y_test_address[6]),
    .D(ff_y_test_sp_num[4]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_address_5_s0 (
    .Q(ff_y_test_address[5]),
    .D(ff_y_test_sp_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_address_4_s0 (
    .Q(ff_y_test_address[4]),
    .D(ff_y_test_sp_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_address_3_s0 (
    .Q(ff_y_test_address[3]),
    .D(ff_y_test_sp_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE ff_y_test_address_2_s0 (
    .Q(ff_y_test_address[2]),
    .D(ff_y_test_sp_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(pramadr_16_3),
    .RESET(n207_5) 
);
  DFFRE ff_preread_address_16_s0 (
    .Q(ff_preread_address[16]),
    .D(n1161_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_preread_address_15_s0 (
    .Q(ff_preread_address[15]),
    .D(n1162_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_preread_address_14_s0 (
    .Q(ff_preread_address[14]),
    .D(n1163_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_preread_address_13_s0 (
    .Q(ff_preread_address[13]),
    .D(n1164_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_preread_address_12_s0 (
    .Q(ff_preread_address[12]),
    .D(n1165_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_preread_address_11_s0 (
    .Q(ff_preread_address[11]),
    .D(n1166_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_preread_address_10_s0 (
    .Q(ff_preread_address[10]),
    .D(n1167_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_preread_address_9_s0 (
    .Q(ff_preread_address[9]),
    .D(n1168_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_preread_address_8_s0 (
    .Q(ff_preread_address[8]),
    .D(n1169_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_preread_address_7_s0 (
    .Q(ff_preread_address[7]),
    .D(n1170_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_preread_address_6_s0 (
    .Q(ff_preread_address[6]),
    .D(n1171_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_preread_address_5_s0 (
    .Q(ff_preread_address[5]),
    .D(n1172_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_preread_address_4_s0 (
    .Q(ff_preread_address[4]),
    .D(n1173_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_preread_address_3_s0 (
    .Q(ff_preread_address[3]),
    .D(n1174_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_preread_address_2_s0 (
    .Q(ff_preread_address[2]),
    .D(n1175_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_preread_address_1_s0 (
    .Q(ff_preread_address[1]),
    .D(n1176_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_preread_address_0_s0 (
    .Q(ff_preread_address[0]),
    .D(n1177_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_preread_address_16_6),
    .RESET(n207_5) 
);
  DFFE ff_info_ram_we_s0 (
    .Q(ff_info_ram_we),
    .D(n3312_9),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_ram_we_7) 
);
  DFFRE ff_prepare_local_plane_num_2_s0 (
    .Q(ff_prepare_local_plane_num[2]),
    .D(n1350_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n207_5) 
);
  DFFRE ff_prepare_local_plane_num_1_s0 (
    .Q(ff_prepare_local_plane_num[1]),
    .D(n1351_13),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n207_5) 
);
  DFFRE ff_prepare_local_plane_num_0_s0 (
    .Q(ff_prepare_local_plane_num[0]),
    .D(n1352_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5),
    .RESET(n207_5) 
);
  DFFRE ff_prepare_end_s0 (
    .Q(ff_prepare_end),
    .D(n1353_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_end_12),
    .RESET(n207_5) 
);
  DFFE ff_info_color_3_s0 (
    .Q(ff_info_color[3]),
    .D(w_vram_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1542_10) 
);
  DFFE ff_info_color_2_s0 (
    .Q(ff_info_color[2]),
    .D(w_vram_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1542_10) 
);
  DFFE ff_info_color_1_s0 (
    .Q(ff_info_color[1]),
    .D(w_vram_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1542_10) 
);
  DFFE ff_info_color_0_s0 (
    .Q(ff_info_color[0]),
    .D(w_vram_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1542_10) 
);
  DFFRE ff_info_cc_s0 (
    .Q(ff_info_cc),
    .D(w_vram_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1542_10),
    .RESET(n1284_5) 
);
  DFFE ff_info_ic_s0 (
    .Q(ff_info_ic),
    .D(n1285_5),
    .CLK(O_sdram_clk_d),
    .CE(n1542_10) 
);
  DFFE ff_info_x_8_s0 (
    .Q(ff_info_x[8]),
    .D(n1360_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_7_s0 (
    .Q(ff_info_x[7]),
    .D(n1361_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_6_s0 (
    .Q(ff_info_x[6]),
    .D(n1362_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_5_s0 (
    .Q(ff_info_x[5]),
    .D(n1363_14),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_x_8_6) 
);
  DFFE ff_info_x_4_s0 (
    .Q(ff_info_x[4]),
    .D(w_vram_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6) 
);
  DFFE ff_info_x_3_s0 (
    .Q(ff_info_x[3]),
    .D(w_vram_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6) 
);
  DFFE ff_info_x_2_s0 (
    .Q(ff_info_x[2]),
    .D(w_vram_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6) 
);
  DFFE ff_info_x_1_s0 (
    .Q(ff_info_x[1]),
    .D(w_vram_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6) 
);
  DFFE ff_info_x_0_s0 (
    .Q(ff_info_x[0]),
    .D(w_vram_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1552_6) 
);
  DFFE ff_info_pattern_15_s0 (
    .Q(ff_info_pattern[15]),
    .D(n1369_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_14_s0 (
    .Q(ff_info_pattern[14]),
    .D(n1370_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_13_s0 (
    .Q(ff_info_pattern[13]),
    .D(n1371_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_12_s0 (
    .Q(ff_info_pattern[12]),
    .D(n1372_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_11_s0 (
    .Q(ff_info_pattern[11]),
    .D(n1373_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_10_s0 (
    .Q(ff_info_pattern[10]),
    .D(n1374_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_9_s0 (
    .Q(ff_info_pattern[9]),
    .D(n1375_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_8_s0 (
    .Q(ff_info_pattern[8]),
    .D(n1376_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_15_6) 
);
  DFFE ff_info_pattern_7_s0 (
    .Q(ff_info_pattern[7]),
    .D(n1377_18),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_6_s0 (
    .Q(ff_info_pattern[6]),
    .D(n1378_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_5_s0 (
    .Q(ff_info_pattern[5]),
    .D(n1379_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_4_s0 (
    .Q(ff_info_pattern[4]),
    .D(n1380_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_3_s0 (
    .Q(ff_info_pattern[3]),
    .D(n1381_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_2_s0 (
    .Q(ff_info_pattern[2]),
    .D(n1382_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_1_s0 (
    .Q(ff_info_pattern[1]),
    .D(n1383_17),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_info_pattern_0_s0 (
    .Q(ff_info_pattern[0]),
    .D(n1384_18),
    .CLK(O_sdram_clk_d),
    .CE(ff_info_pattern_7_6) 
);
  DFFE ff_prepare_pattern_num_7_s0 (
    .Q(ff_prepare_pattern_num[7]),
    .D(w_vram_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_4) 
);
  DFFE ff_prepare_pattern_num_6_s0 (
    .Q(ff_prepare_pattern_num[6]),
    .D(w_vram_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_4) 
);
  DFFE ff_prepare_pattern_num_5_s0 (
    .Q(ff_prepare_pattern_num[5]),
    .D(w_vram_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_4) 
);
  DFFE ff_prepare_pattern_num_4_s0 (
    .Q(ff_prepare_pattern_num[4]),
    .D(w_vram_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_4) 
);
  DFFE ff_prepare_pattern_num_3_s0 (
    .Q(ff_prepare_pattern_num[3]),
    .D(w_vram_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_4) 
);
  DFFE ff_prepare_pattern_num_2_s0 (
    .Q(ff_prepare_pattern_num[2]),
    .D(w_vram_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_4) 
);
  DFFE ff_prepare_pattern_num_1_s0 (
    .Q(ff_prepare_pattern_num[1]),
    .D(w_vram_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_4) 
);
  DFFE ff_prepare_pattern_num_0_s0 (
    .Q(ff_prepare_pattern_num[0]),
    .D(w_vram_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1573_4) 
);
  DFFE ff_prepare_line_num_3_s0 (
    .Q(ff_prepare_line_num[3]),
    .D(n1271_3),
    .CLK(O_sdram_clk_d),
    .CE(n1581_6) 
);
  DFFE ff_prepare_line_num_2_s0 (
    .Q(ff_prepare_line_num[2]),
    .D(n1272_3),
    .CLK(O_sdram_clk_d),
    .CE(n1581_6) 
);
  DFFE ff_prepare_line_num_1_s0 (
    .Q(ff_prepare_line_num[1]),
    .D(n1273_3),
    .CLK(O_sdram_clk_d),
    .CE(n1581_6) 
);
  DFFE ff_prepare_line_num_0_s0 (
    .Q(ff_prepare_line_num[0]),
    .D(n1274_3),
    .CLK(O_sdram_clk_d),
    .CE(n1581_6) 
);
  DFFE ff_prepare_plane_num_4_s0 (
    .Q(ff_prepare_plane_num[4]),
    .D(n1651_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_3_s0 (
    .Q(ff_prepare_plane_num[3]),
    .D(n1652_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_2_s0 (
    .Q(ff_prepare_plane_num[2]),
    .D(n1653_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_1_s0 (
    .Q(ff_prepare_plane_num[1]),
    .D(n1654_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFE ff_prepare_plane_num_0_s0 (
    .Q(ff_prepare_plane_num[0]),
    .D(n1655_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_prepare_plane_num_4_5) 
);
  DFFRE ff_line_buf_draw_we_s0 (
    .Q(ff_line_buf_draw_we),
    .D(w_dot_state[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_we_6),
    .RESET(n207_5) 
);
  DFFRE ff_sp_predraw_end_s0 (
    .Q(ff_sp_predraw_end),
    .D(n1911_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_sp_predraw_end_6),
    .RESET(n207_5) 
);
  DFFRE ff_draw_pattern_15_s0 (
    .Q(ff_draw_pattern[15]),
    .D(n1684_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n207_5) 
);
  DFFRE ff_draw_pattern_14_s0 (
    .Q(ff_draw_pattern[14]),
    .D(n1685_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n207_5) 
);
  DFFRE ff_draw_pattern_13_s0 (
    .Q(ff_draw_pattern[13]),
    .D(n1686_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n207_5) 
);
  DFFRE ff_draw_pattern_12_s0 (
    .Q(ff_draw_pattern[12]),
    .D(n1687_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n207_5) 
);
  DFFRE ff_draw_pattern_11_s0 (
    .Q(ff_draw_pattern[11]),
    .D(n1688_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n207_5) 
);
  DFFRE ff_draw_pattern_10_s0 (
    .Q(ff_draw_pattern[10]),
    .D(n1689_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n207_5) 
);
  DFFRE ff_draw_pattern_9_s0 (
    .Q(ff_draw_pattern[9]),
    .D(n1690_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n207_5) 
);
  DFFRE ff_draw_pattern_8_s0 (
    .Q(ff_draw_pattern[8]),
    .D(n1691_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n207_5) 
);
  DFFRE ff_draw_pattern_7_s0 (
    .Q(ff_draw_pattern[7]),
    .D(n1692_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n207_5) 
);
  DFFRE ff_draw_pattern_6_s0 (
    .Q(ff_draw_pattern[6]),
    .D(n1693_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n207_5) 
);
  DFFRE ff_draw_pattern_5_s0 (
    .Q(ff_draw_pattern[5]),
    .D(n1694_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n207_5) 
);
  DFFRE ff_draw_pattern_4_s0 (
    .Q(ff_draw_pattern[4]),
    .D(n1695_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n207_5) 
);
  DFFRE ff_draw_pattern_3_s0 (
    .Q(ff_draw_pattern[3]),
    .D(n1696_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n207_5) 
);
  DFFRE ff_draw_pattern_2_s0 (
    .Q(ff_draw_pattern[2]),
    .D(n1697_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n207_5) 
);
  DFFRE ff_draw_pattern_1_s0 (
    .Q(ff_draw_pattern[1]),
    .D(n1698_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n207_5) 
);
  DFFRE ff_draw_pattern_0_s0 (
    .Q(ff_draw_pattern[0]),
    .D(n1699_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_draw_pattern_15_6),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_draw_color_7_s0 (
    .Q(ff_line_buf_draw_color[7]),
    .D(n1806_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_draw_color_6_s0 (
    .Q(ff_line_buf_draw_color[6]),
    .D(n1807_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_draw_color_5_s0 (
    .Q(ff_line_buf_draw_color[5]),
    .D(n1808_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_draw_color_4_s0 (
    .Q(ff_line_buf_draw_color[4]),
    .D(n1809_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_draw_color_3_s0 (
    .Q(ff_line_buf_draw_color[3]),
    .D(n1810_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_draw_color_2_s0 (
    .Q(ff_line_buf_draw_color[2]),
    .D(n1811_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_draw_color_1_s0 (
    .Q(ff_line_buf_draw_color[1]),
    .D(n1812_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_draw_color_0_s0 (
    .Q(ff_line_buf_draw_color[0]),
    .D(n1813_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_draw_color_3_5),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_draw_x_7_s0 (
    .Q(ff_line_buf_draw_x[7]),
    .D(n1727_3),
    .CLK(O_sdram_clk_d),
    .CE(n2124_7),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_draw_x_6_s0 (
    .Q(ff_line_buf_draw_x[6]),
    .D(n1728_3),
    .CLK(O_sdram_clk_d),
    .CE(n2124_7),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_draw_x_5_s0 (
    .Q(ff_line_buf_draw_x[5]),
    .D(n1729_3),
    .CLK(O_sdram_clk_d),
    .CE(n2124_7),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_draw_x_4_s0 (
    .Q(ff_line_buf_draw_x[4]),
    .D(n1730_3),
    .CLK(O_sdram_clk_d),
    .CE(n2124_7),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_draw_x_3_s0 (
    .Q(ff_line_buf_draw_x[3]),
    .D(n1731_3),
    .CLK(O_sdram_clk_d),
    .CE(n2124_7),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_draw_x_2_s0 (
    .Q(ff_line_buf_draw_x[2]),
    .D(n1732_3),
    .CLK(O_sdram_clk_d),
    .CE(n2124_7),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_draw_x_1_s0 (
    .Q(ff_line_buf_draw_x[1]),
    .D(n1733_3),
    .CLK(O_sdram_clk_d),
    .CE(n2124_7),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_draw_x_0_s0 (
    .Q(ff_line_buf_draw_x[0]),
    .D(n1734_3),
    .CLK(O_sdram_clk_d),
    .CE(n2124_7),
    .RESET(n207_5) 
);
  DFFRE ff_draw_color_3_s0 (
    .Q(ff_draw_color[3]),
    .D(w_info_rdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n2120_7),
    .RESET(n207_5) 
);
  DFFRE ff_draw_color_2_s0 (
    .Q(ff_draw_color[2]),
    .D(w_info_rdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n2120_7),
    .RESET(n207_5) 
);
  DFFRE ff_draw_color_1_s0 (
    .Q(ff_draw_color[1]),
    .D(w_info_rdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n2120_7),
    .RESET(n207_5) 
);
  DFFRE ff_draw_color_0_s0 (
    .Q(ff_draw_color[0]),
    .D(w_info_rdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n2120_7),
    .RESET(n207_5) 
);
  DFFRE \u_drawing_to_line_buffer.ff_cc0_found_s0  (
    .Q(\u_drawing_to_line_buffer.ff_cc0_found ),
    .D(n1919_6),
    .CLK(O_sdram_clk_d),
    .CE(n2084_6),
    .RESET(n207_5) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_2_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [2]),
    .D(n1916_8),
    .CLK(O_sdram_clk_d),
    .CE(n2084_6),
    .RESET(n207_5) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_1_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [1]),
    .D(n1917_8),
    .CLK(O_sdram_clk_d),
    .CE(n2084_6),
    .RESET(n207_5) 
);
  DFFRE \u_drawing_to_line_buffer.ff_last_cc0_local_plane_num_0_s0  (
    .Q(\u_drawing_to_line_buffer.ff_last_cc0_local_plane_num [0]),
    .D(n1918_8),
    .CLK(O_sdram_clk_d),
    .CE(n2084_6),
    .RESET(n207_5) 
);
  DFFRE ff_predraw_local_plane_num_2_s0 (
    .Q(ff_predraw_local_plane_num[2]),
    .D(n1894_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1912_4) 
);
  DFFRE ff_predraw_local_plane_num_1_s0 (
    .Q(ff_predraw_local_plane_num[1]),
    .D(n1895_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1912_4) 
);
  DFFRE ff_predraw_local_plane_num_0_s0 (
    .Q(ff_predraw_local_plane_num[0]),
    .D(n1896_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_predraw_local_plane_num_2_6),
    .RESET(n1912_4) 
);
  DFFE ff_draw_x_8_s0 (
    .Q(ff_draw_x[8]),
    .D(n1726_3),
    .CLK(O_sdram_clk_d),
    .CE(n2239_7) 
);
  DFFE ff_draw_x_7_s0 (
    .Q(ff_draw_x[7]),
    .D(n1727_3),
    .CLK(O_sdram_clk_d),
    .CE(n2239_7) 
);
  DFFE ff_draw_x_6_s0 (
    .Q(ff_draw_x[6]),
    .D(n1728_3),
    .CLK(O_sdram_clk_d),
    .CE(n2239_7) 
);
  DFFE ff_draw_x_5_s0 (
    .Q(ff_draw_x[5]),
    .D(n1729_3),
    .CLK(O_sdram_clk_d),
    .CE(n2239_7) 
);
  DFFE ff_draw_x_4_s0 (
    .Q(ff_draw_x[4]),
    .D(n1730_3),
    .CLK(O_sdram_clk_d),
    .CE(n2239_7) 
);
  DFFE ff_draw_x_3_s0 (
    .Q(ff_draw_x[3]),
    .D(n1731_3),
    .CLK(O_sdram_clk_d),
    .CE(n2239_7) 
);
  DFFE ff_draw_x_2_s0 (
    .Q(ff_draw_x[2]),
    .D(n1732_3),
    .CLK(O_sdram_clk_d),
    .CE(n2239_7) 
);
  DFFE ff_draw_x_1_s0 (
    .Q(ff_draw_x[1]),
    .D(n1733_3),
    .CLK(O_sdram_clk_d),
    .CE(n2239_7) 
);
  DFFE ff_draw_x_0_s0 (
    .Q(ff_draw_x[0]),
    .D(n1734_3),
    .CLK(O_sdram_clk_d),
    .CE(n2239_7) 
);
  DFFRE ff_line_buf_disp_x_7_s0 (
    .Q(ff_line_buf_disp_x[7]),
    .D(n2432_6),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_disp_x_6_s0 (
    .Q(ff_line_buf_disp_x[6]),
    .D(n2433_6),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_disp_x_5_s0 (
    .Q(ff_line_buf_disp_x[5]),
    .D(n2434_6),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_disp_x_4_s0 (
    .Q(ff_line_buf_disp_x[4]),
    .D(n2435_6),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_disp_x_3_s0 (
    .Q(ff_line_buf_disp_x[3]),
    .D(n2436_6),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_disp_x_2_s0 (
    .Q(ff_line_buf_disp_x[2]),
    .D(n2437_3),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_disp_x_1_s0 (
    .Q(ff_line_buf_disp_x[1]),
    .D(n2438_3),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_disp_x_0_s0 (
    .Q(ff_line_buf_disp_x[0]),
    .D(n2439_4),
    .CLK(O_sdram_clk_d),
    .CE(n1018_6),
    .RESET(n207_5) 
);
  DFFRE ff_window_x_s0 (
    .Q(ff_window_x),
    .D(n2422_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_window_x_6),
    .RESET(n207_5) 
);
  DFFRE ff_line_buf_disp_we_s0 (
    .Q(ff_line_buf_disp_we),
    .D(n770_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_line_buf_disp_we_6),
    .RESET(n207_5) 
);
  DFFRE sp_color_code_en_s0 (
    .Q(w_sp_color_code_en),
    .D(n2511_5),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE sp_color_code_3_s0 (
    .Q(w_sp_color_code[3]),
    .D(n2512_5),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE sp_color_code_2_s0 (
    .Q(w_sp_color_code[2]),
    .D(n2513_5),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE sp_color_code_1_s0 (
    .Q(w_sp_color_code[1]),
    .D(n2514_5),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE sp_color_code_0_s0 (
    .Q(w_sp_color_code[0]),
    .D(n2515_5),
    .CLK(O_sdram_clk_d),
    .CE(n1017_7),
    .RESET(n207_5) 
);
  DFFRE ff_sp_en_s0 (
    .Q(ff_sp_en),
    .D(ff_bwindow_y),
    .CLK(O_sdram_clk_d),
    .CE(n2908_7),
    .RESET(n207_5) 
);
  DFFR ff_main_state_1_s5 (
    .Q(ff_main_state[1]),
    .D(n251_21),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_main_state_1_s5.INIT=1'b0;
  DFFR ff_main_state_0_s3 (
    .Q(ff_main_state[0]),
    .D(n252_21),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_main_state_0_s3.INIT=1'b0;
  DFF ff_cur_y_0_s1 (
    .Q(ff_cur_y[0]),
    .D(n287_12),
    .CLK(O_sdram_clk_d) 
);
defparam ff_cur_y_0_s1.INIT=1'b0;
  ALU n1318_s8 (
    .SUM(n1318_9_SUM),
    .COUT(n1318_12),
    .I0(VCC),
    .I1(ff_y_test_listup_addr[0]),
    .I3(GND),
    .CIN(ff_prepare_local_plane_num[0]) 
);
defparam n1318_s8.ALU_MODE=1;
  ALU n1318_s9 (
    .SUM(n1318_10_SUM),
    .COUT(n1318_14),
    .I0(ff_prepare_local_plane_num[1]),
    .I1(ff_y_test_listup_addr[1]),
    .I3(GND),
    .CIN(n1318_12) 
);
defparam n1318_s9.ALU_MODE=1;
  ALU w_listup_y_0_s (
    .SUM(w_listup_y[0]),
    .COUT(w_listup_y_0_3),
    .I0(ff_cur_y[0]),
    .I1(w_vram_data[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_listup_y_0_s.ALU_MODE=1;
  ALU w_listup_y_1_s (
    .SUM(w_listup_y[1]),
    .COUT(w_listup_y_1_3),
    .I0(ff_cur_y[1]),
    .I1(w_vram_data[1]),
    .I3(GND),
    .CIN(w_listup_y_0_3) 
);
defparam w_listup_y_1_s.ALU_MODE=1;
  ALU w_listup_y_2_s (
    .SUM(w_listup_y[2]),
    .COUT(w_listup_y_2_3),
    .I0(ff_cur_y[2]),
    .I1(w_vram_data[2]),
    .I3(GND),
    .CIN(w_listup_y_1_3) 
);
defparam w_listup_y_2_s.ALU_MODE=1;
  ALU w_listup_y_3_s (
    .SUM(w_listup_y[3]),
    .COUT(w_listup_y_3_3),
    .I0(ff_cur_y[3]),
    .I1(w_vram_data[3]),
    .I3(GND),
    .CIN(w_listup_y_2_3) 
);
defparam w_listup_y_3_s.ALU_MODE=1;
  ALU w_listup_y_4_s (
    .SUM(w_listup_y[4]),
    .COUT(w_listup_y_4_3),
    .I0(ff_cur_y[4]),
    .I1(w_vram_data[4]),
    .I3(GND),
    .CIN(w_listup_y_3_3) 
);
defparam w_listup_y_4_s.ALU_MODE=1;
  ALU w_listup_y_5_s (
    .SUM(w_listup_y[5]),
    .COUT(w_listup_y_5_3),
    .I0(ff_cur_y[5]),
    .I1(w_vram_data[5]),
    .I3(GND),
    .CIN(w_listup_y_4_3) 
);
defparam w_listup_y_5_s.ALU_MODE=1;
  ALU w_listup_y_6_s (
    .SUM(w_listup_y[6]),
    .COUT(w_listup_y_6_3),
    .I0(ff_cur_y[6]),
    .I1(w_vram_data[6]),
    .I3(GND),
    .CIN(w_listup_y_5_3) 
);
defparam w_listup_y_6_s.ALU_MODE=1;
  ALU w_listup_y_7_s (
    .SUM(w_listup_y[7]),
    .COUT(w_listup_y_7_0_COUT),
    .I0(ff_cur_y[7]),
    .I1(w_vram_data[7]),
    .I3(GND),
    .CIN(w_listup_y_6_3) 
);
defparam w_listup_y_7_s.ALU_MODE=1;
  ALU n1750_s0 (
    .SUM(n1750_1_SUM),
    .COUT(n1750_3),
    .I0(w_line_buf_draw_data[4]),
    .I1(n1738_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n1750_s0.ALU_MODE=3;
  ALU n1751_s0 (
    .SUM(n1751_1_SUM),
    .COUT(n1751_3),
    .I0(w_line_buf_draw_data[5]),
    .I1(n1737_3),
    .I3(GND),
    .CIN(n1750_3) 
);
defparam n1751_s0.ALU_MODE=3;
  ALU n1752_s0 (
    .SUM(n1752_1_SUM),
    .COUT(n1752_3),
    .I0(w_line_buf_draw_data[6]),
    .I1(n1736_3),
    .I3(GND),
    .CIN(n1751_3) 
);
defparam n1752_s0.ALU_MODE=3;
  MUX2_LUT5 n1174_s11 (
    .O(n1174_15),
    .I0(w_read_pattern_address_3_2),
    .I1(n1174_17),
    .S0(n1161_15) 
);
  MUX2_LUT5 n1646_s14 (
    .O(n1646_15),
    .I0(n1646_10),
    .I1(n1646_11),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1646_s15 (
    .O(n1646_17),
    .I0(n1646_12),
    .I1(n1646_13),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1647_s14 (
    .O(n1647_15),
    .I0(n1647_10),
    .I1(n1647_11),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1647_s15 (
    .O(n1647_17),
    .I0(n1647_12),
    .I1(n1647_13),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1648_s14 (
    .O(n1648_15),
    .I0(n1648_10),
    .I1(n1648_11),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1648_s15 (
    .O(n1648_17),
    .I0(n1648_12),
    .I1(n1648_13),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1649_s14 (
    .O(n1649_15),
    .I0(n1649_10),
    .I1(n1649_11),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1649_s15 (
    .O(n1649_17),
    .I0(n1649_12),
    .I1(n1649_13),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1650_s14 (
    .O(n1650_15),
    .I0(n1650_10),
    .I1(n1650_11),
    .S0(n1644_7) 
);
  MUX2_LUT5 n1650_s15 (
    .O(n1650_17),
    .I0(n1650_12),
    .I1(n1650_13),
    .S0(n1644_7) 
);
  MUX2_LUT6 n1646_s13 (
    .O(n1646_19),
    .I0(n1646_15),
    .I1(n1646_17),
    .S0(n1643_5) 
);
  MUX2_LUT6 n1647_s13 (
    .O(n1647_19),
    .I0(n1647_15),
    .I1(n1647_17),
    .S0(n1643_5) 
);
  MUX2_LUT6 n1648_s13 (
    .O(n1648_19),
    .I0(n1648_15),
    .I1(n1648_17),
    .S0(n1643_5) 
);
  MUX2_LUT6 n1649_s13 (
    .O(n1649_19),
    .I0(n1649_15),
    .I1(n1649_17),
    .S0(n1643_5) 
);
  MUX2_LUT6 n1650_s13 (
    .O(n1650_19),
    .I0(n1650_15),
    .I1(n1650_17),
    .S0(n1643_5) 
);
  MUX2_LUT5 n1168_s11 (
    .O(n1168_14),
    .I0(n1168_16),
    .I1(w_read_color_address[9]),
    .S0(n1168_18) 
);
  INV n1896_s2 (
    .O(n1896_6),
    .I(ff_predraw_local_plane_num[0]) 
);
  vdp_spinforam u_sprite_info_ram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_enable(ff_enable),
    .ff_info_ic(ff_info_ic),
    .ff_info_cc(ff_info_cc),
    .ff_info_ram_we(ff_info_ram_we),
    .w_info_address(w_info_address[2:0]),
    .ff_info_color(ff_info_color[3:0]),
    .ff_info_pattern(ff_info_pattern[15:0]),
    .ff_info_x(ff_info_x[8:0]),
    .w_info_rdata_Z(w_info_rdata_Z[0]),
    .w_info_rdata(w_info_rdata[30:1])
);
  vdp_ram256_0 u_even_line_buf (
    .w_ram_even_we(w_ram_even_we),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_line_buf_wdata_even(w_line_buf_wdata_even[7:0]),
    .w_line_buf_address_even(w_line_buf_address_even[7:0]),
    .w_line_buf_rdata_even(w_line_buf_rdata_even[7:0])
);
  vdp_ram256_1 u_odd_line_buf (
    .w_ram_odd_we(w_ram_odd_we),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_line_buf_wdata_odd(w_line_buf_wdata_odd[7:0]),
    .w_line_buf_address_odd(w_line_buf_address_odd[7:0]),
    .w_line_buf_rdata_odd(w_line_buf_rdata_odd[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite */
module vdp_ram256_2 (
  O_sdram_clk_d,
  n48_6,
  n37_3,
  ff_enable,
  ff_palette_in,
  palette_addr,
  palette_data_rb_in_0,
  palette_data_rb_in_1,
  palette_data_rb_in_2,
  palette_data_rb_in_4,
  palette_data_rb_in_5,
  palette_data_rb_in_6,
  palette_data_g_in,
  w_video_b_vdp_3_12,
  w_video_b_vdp_4_12,
  w_video_b_vdp_5_12,
  w_video_r_vdp_3_12,
  w_video_r_vdp_4_12,
  w_video_r_vdp_5_12,
  w_video_g_vdp_3_12,
  w_video_g_vdp_4_12,
  w_video_g_vdp_5_12,
  w_palette_data_rb_0_6
)
;
input O_sdram_clk_d;
input n48_6;
input n37_3;
input ff_enable;
input ff_palette_in;
input [3:0] palette_addr;
input palette_data_rb_in_0;
input palette_data_rb_in_1;
input palette_data_rb_in_2;
input palette_data_rb_in_4;
input palette_data_rb_in_5;
input palette_data_rb_in_6;
input [2:0] palette_data_g_in;
output w_video_b_vdp_3_12;
output w_video_b_vdp_4_12;
output w_video_b_vdp_5_12;
output w_video_r_vdp_3_12;
output w_video_r_vdp_4_12;
output w_video_r_vdp_5_12;
output w_video_g_vdp_3_12;
output w_video_g_vdp_4_12;
output w_video_g_vdp_5_12;
output w_palette_data_rb_0_6;
wire ff_block_ram_9;
wire [3:0] ff_adr;
wire [35:9] DO;
wire VCC;
wire GND;
  LUT2 ff_block_ram_s7 (
    .F(ff_block_ram_9),
    .I0(ff_enable),
    .I1(ff_palette_in) 
);
defparam ff_block_ram_s7.INIT=4'h8;
  DFF ff_adr_3_s0 (
    .Q(ff_adr[3]),
    .D(palette_addr[3]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_adr_2_s0 (
    .Q(ff_adr[2]),
    .D(palette_addr[2]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_adr_1_s0 (
    .Q(ff_adr[1]),
    .D(palette_addr[1]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_adr_0_s0 (
    .Q(ff_adr[0]),
    .D(palette_addr[0]),
    .CLK(O_sdram_clk_d) 
);
  DFFS w_palette_data_rb_0_s1 (
    .Q(w_palette_data_rb_0_6),
    .D(n48_6),
    .CLK(O_sdram_clk_d),
    .SET(n37_3) 
);
  SDPX9B ff_block_ram_ff_block_ram_0_0_s (
    .DO({DO[35:9],w_video_g_vdp_5_12,w_video_g_vdp_4_12,w_video_g_vdp_3_12,w_video_r_vdp_5_12,w_video_r_vdp_4_12,w_video_r_vdp_3_12,w_video_b_vdp_5_12,w_video_b_vdp_4_12,w_video_b_vdp_3_12}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,palette_data_g_in[2:0],palette_data_rb_in_6,palette_data_rb_in_5,palette_data_rb_in_4,palette_data_rb_in_2,palette_data_rb_in_1,palette_data_rb_in_0}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({GND,GND,GND,palette_addr[3:0],GND,GND,GND,GND,GND,GND,GND}),
    .ADB({GND,GND,GND,ff_adr[3:0],GND,GND,GND,GND,GND,GND,GND}),
    .CLKA(O_sdram_clk_d),
    .CLKB(O_sdram_clk_d),
    .CEA(ff_block_ram_9),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH_0=9;
defparam ff_block_ram_ff_block_ram_0_0_s.BIT_WIDTH_1=9;
defparam ff_block_ram_ff_block_ram_0_0_s.READ_MODE=1'b0;
defparam ff_block_ram_ff_block_ram_0_0_s.RESET_MODE="SYNC";
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL_0=3'b000;
defparam ff_block_ram_ff_block_ram_0_0_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_ram256_2 */
module vdp_register (
  O_sdram_clk_d,
  n1307_5,
  n207_5,
  ff_enable,
  w_video_b_vdp_3_20,
  n1191_10,
  w_field,
  ff_req,
  ff_wrt,
  ff_vram_write_ack,
  n1297_6,
  w_vdpcmd_reg_write_ack,
  w_vdpcmd_tr_clr_ack,
  n3494_4,
  ff_vram_addr_set_ack,
  n48_6,
  n37_3,
  w_wdata,
  ff_palette_addr,
  w_a,
  ff_palette_addr_g5,
  reg_r1_disp_on_Z,
  reg_r25_sp2_Z,
  w_vram_write_req,
  w_vram_rd_req,
  w_vram_addr_set_req,
  reg_r1_sp_size_Z,
  reg_r1_sp_zoom_Z,
  reg_r1_bl_clks_Z,
  reg_r8_sp_off_Z,
  reg_r8_col0_on_Z,
  reg_r9_interlace_mode_Z,
  reg_r9_y_dots_Z,
  reg_r25_cmd_Z,
  reg_r25_yae_Z,
  reg_r25_yjk_Z,
  reg_r25_msk_Z,
  w_vdpcmd_reg_wr_req,
  w_vdpcmd_tr_clr_req,
  w_ack,
  w_vdp_mode_is_highres,
  n135_4,
  palette_addr_3_6,
  n1502_8,
  n1639_7,
  n1428_7,
  n900_6,
  w_video_b_vdp_3_12,
  w_video_b_vdp_4_12,
  w_video_b_vdp_5_12,
  w_video_r_vdp_3_12,
  w_video_r_vdp_4_12,
  w_video_r_vdp_5_12,
  w_video_g_vdp_3_12,
  w_video_g_vdp_4_12,
  w_video_g_vdp_5_12,
  w_palette_data_rb_0_6,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  reg_r26_h_scroll_Z,
  reg_r2_pt_nam_addr_Z,
  w_vram_access_address_tmp,
  w_vram_access_data,
  reg_r4_pt_gen_addr_Z,
  reg_r12_blink_mode_Z,
  reg_r13_blink_period_Z,
  reg_r6_sp_gen_addr_Z,
  reg_r7_frame_col_Z,
  reg_r10r3_col_addr_Z,
  reg_r11r5_sp_atr_addr_Z,
  reg_r18_adj,
  reg_r23_vstart_line_Z,
  reg_r27_h_scroll_Z,
  w_vdpcmd_reg_num,
  w_vdpcmd_reg_data
)
;
input O_sdram_clk_d;
input n1307_5;
input n207_5;
input ff_enable;
input w_video_b_vdp_3_20;
input n1191_10;
input w_field;
input ff_req;
input ff_wrt;
input ff_vram_write_ack;
input n1297_6;
input w_vdpcmd_reg_write_ack;
input w_vdpcmd_tr_clr_ack;
input n3494_4;
input ff_vram_addr_set_ack;
input n48_6;
input n37_3;
input [7:0] w_wdata;
input [3:0] ff_palette_addr;
input [1:0] w_a;
input [1:0] ff_palette_addr_g5;
output reg_r1_disp_on_Z;
output reg_r25_sp2_Z;
output w_vram_write_req;
output w_vram_rd_req;
output w_vram_addr_set_req;
output reg_r1_sp_size_Z;
output reg_r1_sp_zoom_Z;
output reg_r1_bl_clks_Z;
output reg_r8_sp_off_Z;
output reg_r8_col0_on_Z;
output reg_r9_interlace_mode_Z;
output reg_r9_y_dots_Z;
output reg_r25_cmd_Z;
output reg_r25_yae_Z;
output reg_r25_yjk_Z;
output reg_r25_msk_Z;
output w_vdpcmd_reg_wr_req;
output w_vdpcmd_tr_clr_req;
output w_ack;
output w_vdp_mode_is_highres;
output n135_4;
output palette_addr_3_6;
output n1502_8;
output n1639_7;
output n1428_7;
output n900_6;
output w_video_b_vdp_3_12;
output w_video_b_vdp_4_12;
output w_video_b_vdp_5_12;
output w_video_r_vdp_3_12;
output w_video_r_vdp_4_12;
output w_video_r_vdp_5_12;
output w_video_g_vdp_3_12;
output w_video_g_vdp_4_12;
output w_video_g_vdp_5_12;
output w_palette_data_rb_0_6;
output [3:1] reg_r0_disp_mode;
output [1:0] reg_r1_disp_mode;
output [8:3] reg_r26_h_scroll_Z;
output [6:0] reg_r2_pt_nam_addr_Z;
output [16:0] w_vram_access_address_tmp;
output [7:0] w_vram_access_data;
output [5:0] reg_r4_pt_gen_addr_Z;
output [7:0] reg_r12_blink_mode_Z;
output [7:0] reg_r13_blink_period_Z;
output [5:0] reg_r6_sp_gen_addr_Z;
output [7:0] reg_r7_frame_col_Z;
output [10:0] reg_r10r3_col_addr_Z;
output [9:0] reg_r11r5_sp_atr_addr_Z;
output [7:0] reg_r18_adj;
output [7:0] reg_r23_vstart_line_Z;
output [2:0] reg_r27_h_scroll_Z;
output [3:0] w_vdpcmd_reg_num;
output [7:0] w_vdpcmd_reg_data;
wire n135_3;
wire n210_4;
wire n1010_3;
wire n1011_3;
wire n1012_3;
wire n1013_3;
wire n1014_3;
wire n1015_4;
wire n1038_3;
wire n1039_3;
wire n1040_3;
wire n1041_3;
wire n3265_3;
wire n3650_3;
wire n469_8;
wire n470_8;
wire n471_8;
wire n472_8;
wire n473_8;
wire n474_8;
wire n1503_4;
wire n1506_4;
wire n1512_4;
wire n1517_4;
wire n1533_4;
wire n1541_5;
wire n1542_4;
wire n1546_4;
wire n1554_4;
wire n1564_4;
wire n1575_4;
wire n1587_4;
wire n1589_4;
wire n1603_4;
wire n1609_4;
wire n1616_4;
wire n1623_4;
wire n1450_4;
wire n1459_4;
wire n1479_4;
wire n1494_4;
wire ff_palette_in_6;
wire vdp_p1_data_7_6;
wire vdpregwrpulse_8;
wire vdp_reg_ptr_5_6;
wire vdp_vram_rd_req_4;
wire vdp_vram_addr_set_req_6;
wire vdp_r16_pal_num_3_8;
wire vdp_r17_reg_num_5_8;
wire vdp_p1_is_1st_byte_7;
wire vdp_p2_is_1st_byte_9;
wire n1010_4;
wire n1013_4;
wire n1038_4;
wire n1039_4;
wire n3265_4;
wire n3650_4;
wire n1503_5;
wire n1506_5;
wire n1512_5;
wire n1517_5;
wire n1517_6;
wire n1476_5;
wire n1562_5;
wire n1564_5;
wire n1450_5;
wire n1479_5;
wire vdp_p1_data_7_7;
wire vdpregwrpulse_9;
wire vdpregwrpulse_10;
wire vdp_vram_rd_req_5;
wire vdp_vram_addr_set_req_7;
wire vdp_r16_pal_num_3_9;
wire vdp_r17_reg_num_5_9;
wire vdp_r17_reg_num_5_10;
wire vdpregwrpulse_12;
wire vdp_r16_pal_num_3_10;
wire vdp_r16_pal_num_3_11;
wire n1494_7;
wire n1597_6;
wire n1476_7;
wire n1012_6;
wire n1011_6;
wire n1542_7;
wire n1584_6;
wire n1572_6;
wire n1562_7;
wire vdpregwrpulse_14;
wire n1209_9;
wire n351_5;
wire palette_addr_0_8;
wire palette_addr_1_8;
wire n1471_8;
wire n1024_12;
wire ff_palette_in;
wire vdp_p1_is_1st_byte;
wire vdp_p2_is_1st_byte;
wire vdpregwrpulse;
wire ff_r1_disp_on;
wire ff_r9_2page_mode;
wire vdp_r17_inc_reg_num;
wire ff_r25_sp2;
wire ff_palette_wr_req;
wire ff_palette_wr_ack;
wire n1541_8;
wire n1502_11;
wire n1471_11;
wire n1639_10;
wire n1428_10;
wire [3:0] palette_addr;
wire [7:0] vdp_p1_data;
wire [5:0] vdp_reg_ptr;
wire [3:1] ff_r0_disp_mode;
wire [1:0] ff_r1_disp_mode;
wire [6:0] ff_r2_pt_nam_addr;
wire [3:0] vdp_r15_status_reg_num;
wire [3:0] vdp_r16_pal_num;
wire [5:0] vdp_r17_reg_num;
wire [8:3] ff_r26_h_scroll;
wire [6:0] palette_data_rb_in;
wire [2:0] palette_data_g_in;
wire [3:0] palette_wr_num;
wire VCC;
wire GND;
  LUT4 w_vdp_mode_is_highres_s (
    .F(w_vdp_mode_is_highres),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam w_vdp_mode_is_highres_s.INIT=16'h0100;
  LUT4 n135_s0 (
    .F(n135_3),
    .I0(w_field),
    .I1(ff_r2_pt_nam_addr[5]),
    .I2(n135_4),
    .I3(ff_r9_2page_mode) 
);
defparam n135_s0.INIT=16'hCACC;
  LUT4 palette_addr_3_s2 (
    .F(palette_addr[3]),
    .I0(palette_addr_3_6),
    .I1(ff_palette_addr[3]),
    .I2(palette_wr_num[3]),
    .I3(ff_palette_in) 
);
defparam palette_addr_3_s2.INIT=16'hF044;
  LUT4 palette_addr_2_s2 (
    .F(palette_addr[2]),
    .I0(palette_addr_3_6),
    .I1(ff_palette_addr[2]),
    .I2(palette_wr_num[2]),
    .I3(ff_palette_in) 
);
defparam palette_addr_2_s2.INIT=16'hF044;
  LUT3 palette_addr_1_s2 (
    .F(palette_addr[1]),
    .I0(palette_wr_num[1]),
    .I1(palette_addr_1_8),
    .I2(ff_palette_in) 
);
defparam palette_addr_1_s2.INIT=8'hA3;
  LUT3 palette_addr_0_s2 (
    .F(palette_addr[0]),
    .I0(palette_wr_num[0]),
    .I1(palette_addr_0_8),
    .I2(ff_palette_in) 
);
defparam palette_addr_0_s2.INIT=8'hA3;
  LUT2 n210_s1 (
    .F(n210_4),
    .I0(w_ack),
    .I1(ff_req) 
);
defparam n210_s1.INIT=4'h4;
  LUT4 n1010_s0 (
    .F(n1010_3),
    .I0(vdp_p1_data[5]),
    .I1(n1010_4),
    .I2(vdp_r17_reg_num[5]),
    .I3(n351_5) 
);
defparam n1010_s0.INIT=16'h3CAA;
  LUT4 n1011_s0 (
    .F(n1011_3),
    .I0(vdp_p1_data[4]),
    .I1(n1011_6),
    .I2(vdp_r17_reg_num[4]),
    .I3(n351_5) 
);
defparam n1011_s0.INIT=16'h3CAA;
  LUT4 n1012_s0 (
    .F(n1012_3),
    .I0(vdp_p1_data[3]),
    .I1(n1012_6),
    .I2(vdp_r17_reg_num[3]),
    .I3(n351_5) 
);
defparam n1012_s0.INIT=16'h3CAA;
  LUT4 n1013_s0 (
    .F(n1013_3),
    .I0(vdp_p1_data[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(n1013_4),
    .I3(n351_5) 
);
defparam n1013_s0.INIT=16'h3CAA;
  LUT4 n1014_s0 (
    .F(n1014_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]),
    .I3(n351_5) 
);
defparam n1014_s0.INIT=16'h3CAA;
  LUT3 n1015_s1 (
    .F(n1015_4),
    .I0(vdp_p1_data[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(n351_5) 
);
defparam n1015_s1.INIT=8'h3A;
  LUT4 n1038_s0 (
    .F(n1038_3),
    .I0(vdp_p1_data[3]),
    .I1(n1038_4),
    .I2(vdp_r16_pal_num[3]),
    .I3(n351_5) 
);
defparam n1038_s0.INIT=16'h3CAA;
  LUT4 n1039_s0 (
    .F(n1039_3),
    .I0(vdp_p1_data[2]),
    .I1(n1039_4),
    .I2(vdp_r16_pal_num[2]),
    .I3(n351_5) 
);
defparam n1039_s0.INIT=16'h3CAA;
  LUT4 n1040_s0 (
    .F(n1040_3),
    .I0(vdp_p1_data[1]),
    .I1(vdp_r16_pal_num[0]),
    .I2(vdp_r16_pal_num[1]),
    .I3(n351_5) 
);
defparam n1040_s0.INIT=16'h3CAA;
  LUT3 n1041_s0 (
    .F(n1041_3),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_p1_data[0]),
    .I2(n351_5) 
);
defparam n1041_s0.INIT=8'h5C;
  LUT4 n3265_s0 (
    .F(n3265_3),
    .I0(ff_wrt),
    .I1(n3265_4),
    .I2(vdp_r15_status_reg_num[0]),
    .I3(vdp_p1_is_1st_byte_7) 
);
defparam n3265_s0.INIT=16'h4000;
  LUT4 n3650_s0 (
    .F(n3650_3),
    .I0(n210_4),
    .I1(ff_enable),
    .I2(vdp_reg_ptr[5]),
    .I3(n3650_4) 
);
defparam n3650_s0.INIT=16'h4000;
  LUT3 n469_s4 (
    .F(n469_8),
    .I0(w_wdata[5]),
    .I1(vdp_r17_reg_num[5]),
    .I2(w_a[1]) 
);
defparam n469_s4.INIT=8'hCA;
  LUT3 n470_s4 (
    .F(n470_8),
    .I0(w_wdata[4]),
    .I1(vdp_r17_reg_num[4]),
    .I2(w_a[1]) 
);
defparam n470_s4.INIT=8'hCA;
  LUT3 n471_s4 (
    .F(n471_8),
    .I0(w_wdata[3]),
    .I1(vdp_r17_reg_num[3]),
    .I2(w_a[1]) 
);
defparam n471_s4.INIT=8'hCA;
  LUT3 n472_s4 (
    .F(n472_8),
    .I0(w_wdata[2]),
    .I1(vdp_r17_reg_num[2]),
    .I2(w_a[1]) 
);
defparam n472_s4.INIT=8'hCA;
  LUT3 n473_s4 (
    .F(n473_8),
    .I0(w_wdata[1]),
    .I1(vdp_r17_reg_num[1]),
    .I2(w_a[1]) 
);
defparam n473_s4.INIT=8'hCA;
  LUT3 n474_s4 (
    .F(n474_8),
    .I0(w_wdata[0]),
    .I1(vdp_r17_reg_num[0]),
    .I2(w_a[1]) 
);
defparam n474_s4.INIT=8'hCA;
  LUT3 n1503_s1 (
    .F(n1503_4),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1503_5) 
);
defparam n1503_s1.INIT=8'h80;
  LUT3 n1506_s1 (
    .F(n1506_4),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1506_5) 
);
defparam n1506_s1.INIT=8'h80;
  LUT3 n1512_s1 (
    .F(n1512_4),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1512_5) 
);
defparam n1512_s1.INIT=8'h80;
  LUT3 n1517_s1 (
    .F(n1517_4),
    .I0(vdp_reg_ptr[4]),
    .I1(n1517_5),
    .I2(n1517_6) 
);
defparam n1517_s1.INIT=8'h80;
  LUT3 n1533_s1 (
    .F(n1533_4),
    .I0(vdp_reg_ptr[3]),
    .I1(vdp_reg_ptr[4]),
    .I2(n1506_5) 
);
defparam n1533_s1.INIT=8'h40;
  LUT3 n1541_s2 (
    .F(n1541_5),
    .I0(vdp_reg_ptr[3]),
    .I1(vdp_reg_ptr[4]),
    .I2(n1512_5) 
);
defparam n1541_s2.INIT=8'h40;
  LUT4 n1542_s1 (
    .F(n1542_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1542_7) 
);
defparam n1542_s1.INIT=16'h8000;
  LUT4 n1546_s1 (
    .F(n1546_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1542_7) 
);
defparam n1546_s1.INIT=16'h4000;
  LUT4 n1554_s1 (
    .F(n1554_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1542_7) 
);
defparam n1554_s1.INIT=16'h1000;
  LUT4 n1564_s1 (
    .F(n1564_4),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1564_5) 
);
defparam n1564_s1.INIT=16'h4000;
  LUT3 n1575_s1 (
    .F(n1575_4),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1503_5) 
);
defparam n1575_s1.INIT=8'h10;
  LUT4 n1587_s1 (
    .F(n1587_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1542_7) 
);
defparam n1587_s1.INIT=16'h0100;
  LUT3 n1589_s1 (
    .F(n1589_4),
    .I0(vdp_reg_ptr[4]),
    .I1(n1517_5),
    .I2(n1517_6) 
);
defparam n1589_s1.INIT=8'h40;
  LUT4 n1603_s1 (
    .F(n1603_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1564_5) 
);
defparam n1603_s1.INIT=16'h1000;
  LUT3 n1609_s1 (
    .F(n1609_4),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1506_5) 
);
defparam n1609_s1.INIT=8'h10;
  LUT3 n1616_s1 (
    .F(n1616_4),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1512_5) 
);
defparam n1616_s1.INIT=8'h10;
  LUT4 n1623_s1 (
    .F(n1623_4),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1564_5) 
);
defparam n1623_s1.INIT=16'h0100;
  LUT3 n1450_s1 (
    .F(n1450_4),
    .I0(ff_enable),
    .I1(vdp_p2_is_1st_byte),
    .I2(n1450_5) 
);
defparam n1450_s1.INIT=8'h80;
  LUT3 n1459_s1 (
    .F(n1459_4),
    .I0(vdp_p2_is_1st_byte),
    .I1(ff_enable),
    .I2(n1450_5) 
);
defparam n1459_s1.INIT=8'h40;
  LUT3 n1479_s1 (
    .F(n1479_4),
    .I0(ff_enable),
    .I1(n351_5),
    .I2(n1479_5) 
);
defparam n1479_s1.INIT=8'h80;
  LUT3 n1494_s1 (
    .F(n1494_4),
    .I0(w_a[0]),
    .I1(ff_wrt),
    .I2(n1494_7) 
);
defparam n1494_s1.INIT=8'h40;
  LUT4 ff_palette_in_s2 (
    .F(ff_palette_in_6),
    .I0(w_video_b_vdp_3_20),
    .I1(ff_palette_wr_req),
    .I2(ff_palette_wr_ack),
    .I3(ff_enable) 
);
defparam ff_palette_in_s2.INIT=16'h7D00;
  LUT4 vdp_p1_data_7_s2 (
    .F(vdp_p1_data_7_6),
    .I0(vdp_p1_data_7_7),
    .I1(ff_enable),
    .I2(w_a[0]),
    .I3(n351_5) 
);
defparam vdp_p1_data_7_s2.INIT=16'h4000;
  LUT4 vdpregwrpulse_s4 (
    .F(vdpregwrpulse_8),
    .I0(vdpregwrpulse_9),
    .I1(vdpregwrpulse_10),
    .I2(n351_5),
    .I3(vdpregwrpulse_14) 
);
defparam vdpregwrpulse_s4.INIT=16'h4F00;
  LUT3 vdp_reg_ptr_5_s2 (
    .F(vdp_reg_ptr_5_6),
    .I0(ff_enable),
    .I1(n351_5),
    .I2(vdpregwrpulse_10) 
);
defparam vdp_reg_ptr_5_s2.INIT=8'h80;
  LUT4 vdp_vram_rd_req_s2 (
    .F(vdp_vram_rd_req_4),
    .I0(vdp_vram_rd_req_5),
    .I1(ff_wrt),
    .I2(w_a[0]),
    .I3(n1494_7) 
);
defparam vdp_vram_rd_req_s2.INIT=16'h8300;
  LUT4 vdp_vram_addr_set_req_s4 (
    .F(vdp_vram_addr_set_req_6),
    .I0(n1479_5),
    .I1(vdp_vram_addr_set_req_7),
    .I2(n351_5),
    .I3(vdpregwrpulse_14) 
);
defparam vdp_vram_addr_set_req_s4.INIT=16'hAC00;
  LUT3 vdp_r16_pal_num_3_s4 (
    .F(vdp_r16_pal_num_3_8),
    .I0(vdp_r16_pal_num_3_9),
    .I1(vdp_p2_is_1st_byte),
    .I2(vdp_p2_is_1st_byte_9) 
);
defparam vdp_r16_pal_num_3_s4.INIT=8'hB0;
  LUT3 vdp_r17_reg_num_5_s4 (
    .F(vdp_r17_reg_num_5_8),
    .I0(vdp_r17_reg_num_5_9),
    .I1(vdp_r17_reg_num_5_10),
    .I2(vdpregwrpulse_14) 
);
defparam vdp_r17_reg_num_5_s4.INIT=8'hE0;
  LUT2 vdp_p1_is_1st_byte_s3 (
    .F(vdp_p1_is_1st_byte_7),
    .I0(w_a[0]),
    .I1(n1494_7) 
);
defparam vdp_p1_is_1st_byte_s3.INIT=4'h8;
  LUT3 vdp_p2_is_1st_byte_s5 (
    .F(vdp_p2_is_1st_byte_9),
    .I0(vdp_r16_pal_num_3_9),
    .I1(n1450_5),
    .I2(vdpregwrpulse_14) 
);
defparam vdp_p2_is_1st_byte_s5.INIT=8'hE0;
  LUT3 n135_s1 (
    .F(n135_4),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]) 
);
defparam n135_s1.INIT=8'h07;
  LUT2 palette_addr_3_s3 (
    .F(palette_addr_3_6),
    .I0(reg_r0_disp_mode[1]),
    .I1(w_vdp_mode_is_highres) 
);
defparam palette_addr_3_s3.INIT=4'h4;
  LUT4 n1010_s1 (
    .F(n1010_4),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[4]),
    .I3(n1013_4) 
);
defparam n1010_s1.INIT=16'h8000;
  LUT2 n1013_s1 (
    .F(n1013_4),
    .I0(vdp_r17_reg_num[0]),
    .I1(vdp_r17_reg_num[1]) 
);
defparam n1013_s1.INIT=4'h8;
  LUT3 n1038_s1 (
    .F(n1038_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]),
    .I2(vdp_r16_pal_num[2]) 
);
defparam n1038_s1.INIT=8'h80;
  LUT2 n1039_s1 (
    .F(n1039_4),
    .I0(vdp_r16_pal_num[0]),
    .I1(vdp_r16_pal_num[1]) 
);
defparam n1039_s1.INIT=4'h8;
  LUT3 n3265_s1 (
    .F(n3265_4),
    .I0(vdp_r15_status_reg_num[3]),
    .I1(vdp_r15_status_reg_num[2]),
    .I2(vdp_r15_status_reg_num[1]) 
);
defparam n3265_s1.INIT=8'h40;
  LUT2 n3650_s1 (
    .F(n3650_4),
    .I0(vdp_reg_ptr[4]),
    .I1(vdpregwrpulse) 
);
defparam n3650_s1.INIT=4'h4;
  LUT4 n1503_s2 (
    .F(n1503_5),
    .I0(vdp_reg_ptr[2]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1517_5) 
);
defparam n1503_s2.INIT=16'h4000;
  LUT4 n1506_s2 (
    .F(n1506_5),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[1]),
    .I3(n1517_5) 
);
defparam n1506_s2.INIT=16'h1000;
  LUT4 n1512_s2 (
    .F(n1512_5),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(n1517_5) 
);
defparam n1512_s2.INIT=16'h1000;
  LUT4 n1517_s2 (
    .F(n1517_5),
    .I0(vdp_reg_ptr[5]),
    .I1(n210_4),
    .I2(vdpregwrpulse),
    .I3(ff_enable) 
);
defparam n1517_s2.INIT=16'h1000;
  LUT4 n1517_s3 (
    .F(n1517_6),
    .I0(vdp_reg_ptr[3]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(vdp_reg_ptr[0]) 
);
defparam n1517_s3.INIT=16'h4000;
  LUT3 n1476_s2 (
    .F(n1476_5),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]) 
);
defparam n1476_s2.INIT=8'h40;
  LUT2 n1562_s2 (
    .F(n1562_5),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]) 
);
defparam n1562_s2.INIT=4'h4;
  LUT3 n1564_s2 (
    .F(n1564_5),
    .I0(vdp_reg_ptr[4]),
    .I1(vdp_reg_ptr[3]),
    .I2(n1517_5) 
);
defparam n1564_s2.INIT=8'h10;
  LUT3 n1450_s2 (
    .F(n1450_5),
    .I0(w_a[0]),
    .I1(w_a[1]),
    .I2(n351_5) 
);
defparam n1450_s2.INIT=8'h40;
  LUT4 n1479_s2 (
    .F(n1479_5),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_wdata[7]),
    .I2(w_a[1]),
    .I3(w_a[0]) 
);
defparam n1479_s2.INIT=16'h0100;
  LUT2 vdp_p1_data_7_s3 (
    .F(vdp_p1_data_7_7),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_a[1]) 
);
defparam vdp_p1_data_7_s3.INIT=4'h1;
  LUT4 vdpregwrpulse_s5 (
    .F(vdpregwrpulse_9),
    .I0(vdp_r17_reg_num[1]),
    .I1(vdp_r17_reg_num[2]),
    .I2(vdpregwrpulse_12),
    .I3(vdp_r17_reg_num[0]) 
);
defparam vdpregwrpulse_s5.INIT=16'h1000;
  LUT4 vdpregwrpulse_s6 (
    .F(vdpregwrpulse_10),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_wdata[7]),
    .I2(w_a[1]),
    .I3(w_a[0]) 
);
defparam vdpregwrpulse_s6.INIT=16'hF400;
  LUT3 vdp_vram_rd_req_s3 (
    .F(vdp_vram_rd_req_5),
    .I0(vdp_p1_is_1st_byte),
    .I1(w_wdata[7]),
    .I2(w_wdata[6]) 
);
defparam vdp_vram_rd_req_s3.INIT=8'h01;
  LUT4 vdp_vram_addr_set_req_s5 (
    .F(vdp_vram_addr_set_req_7),
    .I0(vdp_reg_ptr[5]),
    .I1(vdpregwrpulse),
    .I2(n1562_5),
    .I3(n1476_5) 
);
defparam vdp_vram_addr_set_req_s5.INIT=16'h4000;
  LUT4 vdp_r16_pal_num_3_s5 (
    .F(vdp_r16_pal_num_3_9),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(vdp_r16_pal_num_3_10) 
);
defparam vdp_r16_pal_num_3_s5.INIT=16'h0100;
  LUT4 vdp_r17_reg_num_5_s5 (
    .F(vdp_r17_reg_num_5_9),
    .I0(w_a[1]),
    .I1(w_a[0]),
    .I2(vdp_r17_inc_reg_num),
    .I3(n351_5) 
);
defparam vdp_r17_reg_num_5_s5.INIT=16'h8000;
  LUT4 vdp_r17_reg_num_5_s6 (
    .F(vdp_r17_reg_num_5_10),
    .I0(vdp_reg_ptr[1]),
    .I1(vdp_reg_ptr[2]),
    .I2(vdp_reg_ptr[0]),
    .I3(vdp_r16_pal_num_3_10) 
);
defparam vdp_r17_reg_num_5_s6.INIT=16'h1000;
  LUT4 vdpregwrpulse_s8 (
    .F(vdpregwrpulse_12),
    .I0(vdp_r17_reg_num[3]),
    .I1(vdp_r17_reg_num[5]),
    .I2(vdp_r17_reg_num[4]),
    .I3(w_a[1]) 
);
defparam vdpregwrpulse_s8.INIT=16'h1000;
  LUT4 vdp_r16_pal_num_3_s6 (
    .F(vdp_r16_pal_num_3_10),
    .I0(vdp_reg_ptr[5]),
    .I1(n351_5),
    .I2(vdp_reg_ptr[4]),
    .I3(vdp_r16_pal_num_3_11) 
);
defparam vdp_r16_pal_num_3_s6.INIT=16'h1000;
  LUT2 vdp_r16_pal_num_3_s7 (
    .F(vdp_r16_pal_num_3_11),
    .I0(vdp_reg_ptr[3]),
    .I1(vdpregwrpulse) 
);
defparam vdp_r16_pal_num_3_s7.INIT=4'h4;
  LUT4 n1494_s3 (
    .F(n1494_7),
    .I0(w_a[1]),
    .I1(ff_req),
    .I2(w_ack),
    .I3(ff_enable) 
);
defparam n1494_s3.INIT=16'h0400;
  LUT4 n1597_s2 (
    .F(n1597_6),
    .I0(vdp_reg_ptr[0]),
    .I1(vdp_reg_ptr[1]),
    .I2(vdp_reg_ptr[2]),
    .I3(n1564_5) 
);
defparam n1597_s2.INIT=16'h4000;
  LUT4 n1476_s3 (
    .F(n1476_7),
    .I0(n1542_7),
    .I1(vdp_reg_ptr[0]),
    .I2(vdp_reg_ptr[1]),
    .I3(vdp_reg_ptr[2]) 
);
defparam n1476_s3.INIT=16'h2000;
  LUT3 n1012_s2 (
    .F(n1012_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[0]),
    .I2(vdp_r17_reg_num[1]) 
);
defparam n1012_s2.INIT=8'h80;
  LUT4 n1011_s2 (
    .F(n1011_6),
    .I0(vdp_r17_reg_num[2]),
    .I1(vdp_r17_reg_num[3]),
    .I2(vdp_r17_reg_num[0]),
    .I3(vdp_r17_reg_num[1]) 
);
defparam n1011_s2.INIT=16'h8000;
  LUT3 n1542_s3 (
    .F(n1542_7),
    .I0(n1517_5),
    .I1(vdp_reg_ptr[4]),
    .I2(vdp_reg_ptr[3]) 
);
defparam n1542_s3.INIT=8'h20;
  LUT3 n1584_s2 (
    .F(n1584_6),
    .I0(n1512_5),
    .I1(vdp_reg_ptr[4]),
    .I2(vdp_reg_ptr[3]) 
);
defparam n1584_s2.INIT=8'h20;
  LUT3 n1572_s2 (
    .F(n1572_6),
    .I0(n1506_5),
    .I1(vdp_reg_ptr[4]),
    .I2(vdp_reg_ptr[3]) 
);
defparam n1572_s2.INIT=8'h20;
  LUT3 n1562_s3 (
    .F(n1562_7),
    .I0(n1503_5),
    .I1(vdp_reg_ptr[4]),
    .I2(vdp_reg_ptr[3]) 
);
defparam n1562_s3.INIT=8'h20;
  LUT4 vdpregwrpulse_s9 (
    .F(vdpregwrpulse_14),
    .I0(w_ack),
    .I1(ff_req),
    .I2(ff_wrt),
    .I3(ff_enable) 
);
defparam vdpregwrpulse_s9.INIT=16'hFB00;
  LUT4 n1209_s4 (
    .F(n1209_9),
    .I0(ff_wrt),
    .I1(w_ack),
    .I2(ff_req),
    .I3(vdp_p1_is_1st_byte) 
);
defparam n1209_s4.INIT=16'h10FF;
  LUT3 n351_s1 (
    .F(n351_5),
    .I0(ff_wrt),
    .I1(w_ack),
    .I2(ff_req) 
);
defparam n351_s1.INIT=8'h20;
  LUT4 palette_addr_0_s4 (
    .F(palette_addr_0_8),
    .I0(ff_palette_addr_g5[0]),
    .I1(ff_palette_addr[0]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam palette_addr_0_s4.INIT=16'h3533;
  LUT4 palette_addr_1_s4 (
    .F(palette_addr_1_8),
    .I0(ff_palette_addr_g5[1]),
    .I1(ff_palette_addr[1]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam palette_addr_1_s4.INIT=16'h3533;
  LUT3 n1502_s4 (
    .F(n1502_8),
    .I0(ff_vram_write_ack),
    .I1(ff_enable),
    .I2(n1297_6) 
);
defparam n1502_s4.INIT=8'h6A;
  LUT4 n1471_s4 (
    .F(n1471_8),
    .I0(ff_enable),
    .I1(ff_palette_wr_ack),
    .I2(ff_palette_wr_req),
    .I3(w_video_b_vdp_3_20) 
);
defparam n1471_s4.INIT=16'hE4CC;
  LUT3 n1639_s3 (
    .F(n1639_7),
    .I0(ff_enable),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_wr_req) 
);
defparam n1639_s3.INIT=8'hE4;
  LUT4 n1428_s3 (
    .F(n1428_7),
    .I0(ff_enable),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(n3494_4),
    .I3(w_vdpcmd_tr_clr_req) 
);
defparam n1428_s3.INIT=16'hEC4C;
  LUT4 n1024_s7 (
    .F(n1024_12),
    .I0(vdp_p2_is_1st_byte),
    .I1(ff_wrt),
    .I2(w_ack),
    .I3(ff_req) 
);
defparam n1024_s7.INIT=16'hF7FF;
  DFFRE reg_r1_disp_on_s0 (
    .Q(reg_r1_disp_on_Z),
    .D(ff_r1_disp_on),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE reg_r0_disp_mode_3_s0 (
    .Q(reg_r0_disp_mode[3]),
    .D(ff_r0_disp_mode[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE reg_r0_disp_mode_2_s0 (
    .Q(reg_r0_disp_mode[2]),
    .D(ff_r0_disp_mode[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE reg_r0_disp_mode_1_s0 (
    .Q(reg_r0_disp_mode[1]),
    .D(ff_r0_disp_mode[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE reg_r1_disp_mode_1_s0 (
    .Q(reg_r1_disp_mode[1]),
    .D(ff_r1_disp_mode[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE reg_r1_disp_mode_0_s0 (
    .Q(reg_r1_disp_mode[0]),
    .D(ff_r1_disp_mode[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE reg_r25_sp2_s0 (
    .Q(reg_r25_sp2_Z),
    .D(ff_r25_sp2),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE reg_r26_h_scroll_8_s0 (
    .Q(reg_r26_h_scroll_Z[8]),
    .D(ff_r26_h_scroll[8]),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE reg_r26_h_scroll_7_s0 (
    .Q(reg_r26_h_scroll_Z[7]),
    .D(ff_r26_h_scroll[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE reg_r26_h_scroll_6_s0 (
    .Q(reg_r26_h_scroll_Z[6]),
    .D(ff_r26_h_scroll[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE reg_r26_h_scroll_5_s0 (
    .Q(reg_r26_h_scroll_Z[5]),
    .D(ff_r26_h_scroll[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE reg_r26_h_scroll_4_s0 (
    .Q(reg_r26_h_scroll_Z[4]),
    .D(ff_r26_h_scroll[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE reg_r26_h_scroll_3_s0 (
    .Q(reg_r26_h_scroll_Z[3]),
    .D(ff_r26_h_scroll[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1307_5),
    .RESET(n207_5) 
);
  DFFRE reg_r2_pt_nam_addr_6_s0 (
    .Q(reg_r2_pt_nam_addr_Z[6]),
    .D(ff_r2_pt_nam_addr[6]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE reg_r2_pt_nam_addr_5_s0 (
    .Q(reg_r2_pt_nam_addr_Z[5]),
    .D(n135_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE reg_r2_pt_nam_addr_4_s0 (
    .Q(reg_r2_pt_nam_addr_Z[4]),
    .D(ff_r2_pt_nam_addr[4]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE reg_r2_pt_nam_addr_3_s0 (
    .Q(reg_r2_pt_nam_addr_Z[3]),
    .D(ff_r2_pt_nam_addr[3]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE reg_r2_pt_nam_addr_2_s0 (
    .Q(reg_r2_pt_nam_addr_Z[2]),
    .D(ff_r2_pt_nam_addr[2]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE reg_r2_pt_nam_addr_1_s0 (
    .Q(reg_r2_pt_nam_addr_Z[1]),
    .D(ff_r2_pt_nam_addr[1]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE reg_r2_pt_nam_addr_0_s0 (
    .Q(reg_r2_pt_nam_addr_Z[0]),
    .D(ff_r2_pt_nam_addr[0]),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_palette_in_s0 (
    .Q(ff_palette_in),
    .D(w_video_b_vdp_3_20),
    .CLK(O_sdram_clk_d),
    .CE(ff_palette_in_6),
    .RESET(n207_5) 
);
  DFFRE vdp_p1_data_7_s0 (
    .Q(vdp_p1_data[7]),
    .D(w_wdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_data_7_6),
    .RESET(n207_5) 
);
  DFFRE vdp_p1_data_6_s0 (
    .Q(vdp_p1_data[6]),
    .D(w_wdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_data_7_6),
    .RESET(n207_5) 
);
  DFFRE vdp_p1_data_5_s0 (
    .Q(vdp_p1_data[5]),
    .D(w_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_data_7_6),
    .RESET(n207_5) 
);
  DFFRE vdp_p1_data_4_s0 (
    .Q(vdp_p1_data[4]),
    .D(w_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_data_7_6),
    .RESET(n207_5) 
);
  DFFRE vdp_p1_data_3_s0 (
    .Q(vdp_p1_data[3]),
    .D(w_wdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_data_7_6),
    .RESET(n207_5) 
);
  DFFRE vdp_p1_data_2_s0 (
    .Q(vdp_p1_data[2]),
    .D(w_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_data_7_6),
    .RESET(n207_5) 
);
  DFFRE vdp_p1_data_1_s0 (
    .Q(vdp_p1_data[1]),
    .D(w_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_data_7_6),
    .RESET(n207_5) 
);
  DFFRE vdp_p1_data_0_s0 (
    .Q(vdp_p1_data[0]),
    .D(w_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_data_7_6),
    .RESET(n207_5) 
);
  DFFSE vdp_p1_is_1st_byte_s0 (
    .Q(vdp_p1_is_1st_byte),
    .D(n1209_9),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p1_is_1st_byte_7),
    .SET(n207_5) 
);
  DFFSE vdp_p2_is_1st_byte_s0 (
    .Q(vdp_p2_is_1st_byte),
    .D(n1024_12),
    .CLK(O_sdram_clk_d),
    .CE(vdp_p2_is_1st_byte_9),
    .SET(n207_5) 
);
  DFFRE vdpregwrpulse_s0 (
    .Q(vdpregwrpulse),
    .D(n351_5),
    .CLK(O_sdram_clk_d),
    .CE(vdpregwrpulse_8),
    .RESET(n207_5) 
);
  DFFRE vdp_reg_ptr_5_s0 (
    .Q(vdp_reg_ptr[5]),
    .D(n469_8),
    .CLK(O_sdram_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n207_5) 
);
  DFFRE vdp_reg_ptr_4_s0 (
    .Q(vdp_reg_ptr[4]),
    .D(n470_8),
    .CLK(O_sdram_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n207_5) 
);
  DFFRE vdp_reg_ptr_3_s0 (
    .Q(vdp_reg_ptr[3]),
    .D(n471_8),
    .CLK(O_sdram_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n207_5) 
);
  DFFRE vdp_reg_ptr_2_s0 (
    .Q(vdp_reg_ptr[2]),
    .D(n472_8),
    .CLK(O_sdram_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n207_5) 
);
  DFFRE vdp_reg_ptr_1_s0 (
    .Q(vdp_reg_ptr[1]),
    .D(n473_8),
    .CLK(O_sdram_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n207_5) 
);
  DFFRE vdp_reg_ptr_0_s0 (
    .Q(vdp_reg_ptr[0]),
    .D(n474_8),
    .CLK(O_sdram_clk_d),
    .CE(vdp_reg_ptr_5_6),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_wr_req_s0 (
    .Q(w_vram_write_req),
    .D(n1502_11),
    .CLK(O_sdram_clk_d),
    .CE(n1494_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_rd_req_s0 (
    .Q(w_vram_rd_req),
    .D(n1191_10),
    .CLK(O_sdram_clk_d),
    .CE(vdp_vram_rd_req_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_addr_set_req_s0 (
    .Q(w_vram_addr_set_req),
    .D(n900_6),
    .CLK(O_sdram_clk_d),
    .CE(vdp_vram_addr_set_req_6),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_addr_tmp_16_s0 (
    .Q(w_vram_access_address_tmp[16]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1476_7),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_addr_tmp_15_s0 (
    .Q(w_vram_access_address_tmp[15]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1476_7),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_addr_tmp_14_s0 (
    .Q(w_vram_access_address_tmp[14]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1476_7),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_addr_tmp_13_s0 (
    .Q(w_vram_access_address_tmp[13]),
    .D(w_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1479_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_addr_tmp_12_s0 (
    .Q(w_vram_access_address_tmp[12]),
    .D(w_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1479_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_addr_tmp_11_s0 (
    .Q(w_vram_access_address_tmp[11]),
    .D(w_wdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1479_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_addr_tmp_10_s0 (
    .Q(w_vram_access_address_tmp[10]),
    .D(w_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1479_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_addr_tmp_9_s0 (
    .Q(w_vram_access_address_tmp[9]),
    .D(w_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1479_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_addr_tmp_8_s0 (
    .Q(w_vram_access_address_tmp[8]),
    .D(w_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1479_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_addr_tmp_7_s0 (
    .Q(w_vram_access_address_tmp[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1479_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_addr_tmp_6_s0 (
    .Q(w_vram_access_address_tmp[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1479_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_addr_tmp_5_s0 (
    .Q(w_vram_access_address_tmp[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1479_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_addr_tmp_4_s0 (
    .Q(w_vram_access_address_tmp[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1479_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_addr_tmp_3_s0 (
    .Q(w_vram_access_address_tmp[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1479_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_addr_tmp_2_s0 (
    .Q(w_vram_access_address_tmp[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1479_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_addr_tmp_1_s0 (
    .Q(w_vram_access_address_tmp[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1479_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_addr_tmp_0_s0 (
    .Q(w_vram_access_address_tmp[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1479_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_data_7_s0 (
    .Q(w_vram_access_data[7]),
    .D(w_wdata[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1494_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_data_6_s0 (
    .Q(w_vram_access_data[6]),
    .D(w_wdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1494_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_data_5_s0 (
    .Q(w_vram_access_data[5]),
    .D(w_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1494_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_data_4_s0 (
    .Q(w_vram_access_data[4]),
    .D(w_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1494_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_data_3_s0 (
    .Q(w_vram_access_data[3]),
    .D(w_wdata[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1494_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_data_2_s0 (
    .Q(w_vram_access_data[2]),
    .D(w_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1494_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_data_1_s0 (
    .Q(w_vram_access_data[1]),
    .D(w_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1494_4),
    .RESET(n207_5) 
);
  DFFRE vdp_vram_access_data_0_s0 (
    .Q(w_vram_access_data[0]),
    .D(w_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1494_4),
    .RESET(n207_5) 
);
  DFFRE ff_r0_disp_mode_3_s0 (
    .Q(ff_r0_disp_mode[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1623_4),
    .RESET(n207_5) 
);
  DFFRE ff_r0_disp_mode_2_s0 (
    .Q(ff_r0_disp_mode[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1623_4),
    .RESET(n207_5) 
);
  DFFRE ff_r0_disp_mode_1_s0 (
    .Q(ff_r0_disp_mode[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1623_4),
    .RESET(n207_5) 
);
  DFFRE ff_r1_disp_mode_1_s0 (
    .Q(ff_r1_disp_mode[1]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1616_4),
    .RESET(n207_5) 
);
  DFFRE ff_r1_disp_mode_0_s0 (
    .Q(ff_r1_disp_mode[0]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1616_4),
    .RESET(n207_5) 
);
  DFFRE reg_r1_sp_size_s0 (
    .Q(reg_r1_sp_size_Z),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1616_4),
    .RESET(n207_5) 
);
  DFFRE reg_r1_sp_zoom_s0 (
    .Q(reg_r1_sp_zoom_Z),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1616_4),
    .RESET(n207_5) 
);
  DFFRE reg_r1_bl_clks_s0 (
    .Q(reg_r1_bl_clks_Z),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1616_4),
    .RESET(n207_5) 
);
  DFFRE ff_r1_disp_on_s0 (
    .Q(ff_r1_disp_on),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1616_4),
    .RESET(n207_5) 
);
  DFFRE ff_r2_pt_nam_addr_6_s0 (
    .Q(ff_r2_pt_nam_addr[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1609_4),
    .RESET(n207_5) 
);
  DFFRE ff_r2_pt_nam_addr_5_s0 (
    .Q(ff_r2_pt_nam_addr[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1609_4),
    .RESET(n207_5) 
);
  DFFRE ff_r2_pt_nam_addr_4_s0 (
    .Q(ff_r2_pt_nam_addr[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1609_4),
    .RESET(n207_5) 
);
  DFFRE ff_r2_pt_nam_addr_3_s0 (
    .Q(ff_r2_pt_nam_addr[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1609_4),
    .RESET(n207_5) 
);
  DFFRE ff_r2_pt_nam_addr_2_s0 (
    .Q(ff_r2_pt_nam_addr[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1609_4),
    .RESET(n207_5) 
);
  DFFRE ff_r2_pt_nam_addr_1_s0 (
    .Q(ff_r2_pt_nam_addr[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1609_4),
    .RESET(n207_5) 
);
  DFFRE ff_r2_pt_nam_addr_0_s0 (
    .Q(ff_r2_pt_nam_addr[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1609_4),
    .RESET(n207_5) 
);
  DFFRE reg_r4_pt_gen_addr_5_s0 (
    .Q(reg_r4_pt_gen_addr_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1603_4),
    .RESET(n207_5) 
);
  DFFRE reg_r4_pt_gen_addr_4_s0 (
    .Q(reg_r4_pt_gen_addr_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1603_4),
    .RESET(n207_5) 
);
  DFFRE reg_r4_pt_gen_addr_3_s0 (
    .Q(reg_r4_pt_gen_addr_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1603_4),
    .RESET(n207_5) 
);
  DFFRE reg_r4_pt_gen_addr_2_s0 (
    .Q(reg_r4_pt_gen_addr_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1603_4),
    .RESET(n207_5) 
);
  DFFRE reg_r4_pt_gen_addr_1_s0 (
    .Q(reg_r4_pt_gen_addr_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1603_4),
    .RESET(n207_5) 
);
  DFFRE reg_r4_pt_gen_addr_0_s0 (
    .Q(reg_r4_pt_gen_addr_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1603_4),
    .RESET(n207_5) 
);
  DFFRE reg_r12_blink_mode_7_s0 (
    .Q(reg_r12_blink_mode_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1554_4),
    .RESET(n207_5) 
);
  DFFRE reg_r12_blink_mode_6_s0 (
    .Q(reg_r12_blink_mode_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1554_4),
    .RESET(n207_5) 
);
  DFFRE reg_r12_blink_mode_5_s0 (
    .Q(reg_r12_blink_mode_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1554_4),
    .RESET(n207_5) 
);
  DFFRE reg_r12_blink_mode_4_s0 (
    .Q(reg_r12_blink_mode_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1554_4),
    .RESET(n207_5) 
);
  DFFRE reg_r12_blink_mode_3_s0 (
    .Q(reg_r12_blink_mode_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1554_4),
    .RESET(n207_5) 
);
  DFFRE reg_r12_blink_mode_2_s0 (
    .Q(reg_r12_blink_mode_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1554_4),
    .RESET(n207_5) 
);
  DFFRE reg_r12_blink_mode_1_s0 (
    .Q(reg_r12_blink_mode_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1554_4),
    .RESET(n207_5) 
);
  DFFRE reg_r12_blink_mode_0_s0 (
    .Q(reg_r12_blink_mode_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1554_4),
    .RESET(n207_5) 
);
  DFFRE reg_r13_blink_period_7_s0 (
    .Q(reg_r13_blink_period_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1546_4),
    .RESET(n207_5) 
);
  DFFRE reg_r13_blink_period_6_s0 (
    .Q(reg_r13_blink_period_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1546_4),
    .RESET(n207_5) 
);
  DFFRE reg_r13_blink_period_5_s0 (
    .Q(reg_r13_blink_period_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1546_4),
    .RESET(n207_5) 
);
  DFFRE reg_r13_blink_period_4_s0 (
    .Q(reg_r13_blink_period_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1546_4),
    .RESET(n207_5) 
);
  DFFRE reg_r13_blink_period_3_s0 (
    .Q(reg_r13_blink_period_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1546_4),
    .RESET(n207_5) 
);
  DFFRE reg_r13_blink_period_2_s0 (
    .Q(reg_r13_blink_period_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1546_4),
    .RESET(n207_5) 
);
  DFFRE reg_r13_blink_period_1_s0 (
    .Q(reg_r13_blink_period_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1546_4),
    .RESET(n207_5) 
);
  DFFRE reg_r13_blink_period_0_s0 (
    .Q(reg_r13_blink_period_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1546_4),
    .RESET(n207_5) 
);
  DFFRE reg_r6_sp_gen_addr_5_s0 (
    .Q(reg_r6_sp_gen_addr_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1597_6),
    .RESET(n207_5) 
);
  DFFRE reg_r6_sp_gen_addr_4_s0 (
    .Q(reg_r6_sp_gen_addr_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1597_6),
    .RESET(n207_5) 
);
  DFFRE reg_r6_sp_gen_addr_3_s0 (
    .Q(reg_r6_sp_gen_addr_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1597_6),
    .RESET(n207_5) 
);
  DFFRE reg_r6_sp_gen_addr_2_s0 (
    .Q(reg_r6_sp_gen_addr_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1597_6),
    .RESET(n207_5) 
);
  DFFRE reg_r6_sp_gen_addr_1_s0 (
    .Q(reg_r6_sp_gen_addr_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1597_6),
    .RESET(n207_5) 
);
  DFFRE reg_r6_sp_gen_addr_0_s0 (
    .Q(reg_r6_sp_gen_addr_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1597_6),
    .RESET(n207_5) 
);
  DFFRE reg_r7_frame_col_7_s0 (
    .Q(reg_r7_frame_col_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1589_4),
    .RESET(n207_5) 
);
  DFFRE reg_r7_frame_col_6_s0 (
    .Q(reg_r7_frame_col_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1589_4),
    .RESET(n207_5) 
);
  DFFRE reg_r7_frame_col_5_s0 (
    .Q(reg_r7_frame_col_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1589_4),
    .RESET(n207_5) 
);
  DFFRE reg_r7_frame_col_4_s0 (
    .Q(reg_r7_frame_col_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1589_4),
    .RESET(n207_5) 
);
  DFFRE reg_r7_frame_col_3_s0 (
    .Q(reg_r7_frame_col_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1589_4),
    .RESET(n207_5) 
);
  DFFRE reg_r7_frame_col_2_s0 (
    .Q(reg_r7_frame_col_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1589_4),
    .RESET(n207_5) 
);
  DFFRE reg_r7_frame_col_1_s0 (
    .Q(reg_r7_frame_col_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1589_4),
    .RESET(n207_5) 
);
  DFFRE reg_r7_frame_col_0_s0 (
    .Q(reg_r7_frame_col_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1589_4),
    .RESET(n207_5) 
);
  DFFRE reg_r8_sp_off_s0 (
    .Q(reg_r8_sp_off_Z),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1587_4),
    .RESET(n207_5) 
);
  DFFRE reg_r8_col0_on_s0 (
    .Q(reg_r8_col0_on_Z),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1587_4),
    .RESET(n207_5) 
);
  DFFRE ff_r9_2page_mode_s0 (
    .Q(ff_r9_2page_mode),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1584_6),
    .RESET(n207_5) 
);
  DFFRE reg_r9_interlace_mode_s0 (
    .Q(reg_r9_interlace_mode_Z),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1584_6),
    .RESET(n207_5) 
);
  DFFRE reg_r9_y_dots_s0 (
    .Q(reg_r9_y_dots_Z),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1584_6),
    .RESET(n207_5) 
);
  DFFRE reg_r10r3_col_addr_10_s0 (
    .Q(reg_r10r3_col_addr_Z[10]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1572_6),
    .RESET(n207_5) 
);
  DFFRE reg_r10r3_col_addr_9_s0 (
    .Q(reg_r10r3_col_addr_Z[9]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1572_6),
    .RESET(n207_5) 
);
  DFFRE reg_r10r3_col_addr_8_s0 (
    .Q(reg_r10r3_col_addr_Z[8]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1572_6),
    .RESET(n207_5) 
);
  DFFRE reg_r10r3_col_addr_7_s0 (
    .Q(reg_r10r3_col_addr_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1575_4),
    .RESET(n207_5) 
);
  DFFRE reg_r10r3_col_addr_6_s0 (
    .Q(reg_r10r3_col_addr_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1575_4),
    .RESET(n207_5) 
);
  DFFRE reg_r10r3_col_addr_5_s0 (
    .Q(reg_r10r3_col_addr_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1575_4),
    .RESET(n207_5) 
);
  DFFRE reg_r10r3_col_addr_4_s0 (
    .Q(reg_r10r3_col_addr_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1575_4),
    .RESET(n207_5) 
);
  DFFRE reg_r10r3_col_addr_3_s0 (
    .Q(reg_r10r3_col_addr_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1575_4),
    .RESET(n207_5) 
);
  DFFRE reg_r10r3_col_addr_2_s0 (
    .Q(reg_r10r3_col_addr_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1575_4),
    .RESET(n207_5) 
);
  DFFRE reg_r10r3_col_addr_1_s0 (
    .Q(reg_r10r3_col_addr_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1575_4),
    .RESET(n207_5) 
);
  DFFRE reg_r10r3_col_addr_0_s0 (
    .Q(reg_r10r3_col_addr_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1575_4),
    .RESET(n207_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_9_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[9]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1562_7),
    .RESET(n207_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_8_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[8]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1562_7),
    .RESET(n207_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_7_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1564_4),
    .RESET(n207_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_6_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1564_4),
    .RESET(n207_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_5_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1564_4),
    .RESET(n207_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_4_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1564_4),
    .RESET(n207_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_3_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1564_4),
    .RESET(n207_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_2_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1564_4),
    .RESET(n207_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_1_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1564_4),
    .RESET(n207_5) 
);
  DFFRE reg_r11r5_sp_atr_addr_0_s0 (
    .Q(reg_r11r5_sp_atr_addr_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1564_4),
    .RESET(n207_5) 
);
  DFFRE vdp_r15_status_reg_num_3_s0 (
    .Q(vdp_r15_status_reg_num[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1542_4),
    .RESET(n207_5) 
);
  DFFRE vdp_r15_status_reg_num_2_s0 (
    .Q(vdp_r15_status_reg_num[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1542_4),
    .RESET(n207_5) 
);
  DFFRE vdp_r15_status_reg_num_1_s0 (
    .Q(vdp_r15_status_reg_num[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1542_4),
    .RESET(n207_5) 
);
  DFFRE vdp_r15_status_reg_num_0_s0 (
    .Q(vdp_r15_status_reg_num[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1542_4),
    .RESET(n207_5) 
);
  DFFRE vdp_r16_pal_num_3_s0 (
    .Q(vdp_r16_pal_num[3]),
    .D(n1038_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n207_5) 
);
  DFFRE vdp_r16_pal_num_2_s0 (
    .Q(vdp_r16_pal_num[2]),
    .D(n1039_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n207_5) 
);
  DFFRE vdp_r16_pal_num_1_s0 (
    .Q(vdp_r16_pal_num[1]),
    .D(n1040_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n207_5) 
);
  DFFRE vdp_r16_pal_num_0_s0 (
    .Q(vdp_r16_pal_num[0]),
    .D(n1041_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r16_pal_num_3_8),
    .RESET(n207_5) 
);
  DFFRE vdp_r17_reg_num_5_s0 (
    .Q(vdp_r17_reg_num[5]),
    .D(n1010_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n207_5) 
);
  DFFRE vdp_r17_reg_num_4_s0 (
    .Q(vdp_r17_reg_num[4]),
    .D(n1011_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n207_5) 
);
  DFFRE vdp_r17_reg_num_3_s0 (
    .Q(vdp_r17_reg_num[3]),
    .D(n1012_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n207_5) 
);
  DFFRE vdp_r17_reg_num_2_s0 (
    .Q(vdp_r17_reg_num[2]),
    .D(n1013_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n207_5) 
);
  DFFRE vdp_r17_reg_num_1_s0 (
    .Q(vdp_r17_reg_num[1]),
    .D(n1014_3),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n207_5) 
);
  DFFRE vdp_r17_reg_num_0_s0 (
    .Q(vdp_r17_reg_num[0]),
    .D(n1015_4),
    .CLK(O_sdram_clk_d),
    .CE(vdp_r17_reg_num_5_8),
    .RESET(n207_5) 
);
  DFFRE vdp_r17_inc_reg_num_s0 (
    .Q(vdp_r17_inc_reg_num),
    .D(n1541_8),
    .CLK(O_sdram_clk_d),
    .CE(n1541_5),
    .RESET(n207_5) 
);
  DFFRE reg_r18_vert_3_s0 (
    .Q(reg_r18_adj[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1533_4),
    .RESET(n207_5) 
);
  DFFRE reg_r18_vert_2_s0 (
    .Q(reg_r18_adj[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1533_4),
    .RESET(n207_5) 
);
  DFFRE reg_r18_vert_1_s0 (
    .Q(reg_r18_adj[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1533_4),
    .RESET(n207_5) 
);
  DFFRE reg_r18_vert_0_s0 (
    .Q(reg_r18_adj[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1533_4),
    .RESET(n207_5) 
);
  DFFRE reg_r18_horz_3_s0 (
    .Q(reg_r18_adj[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1533_4),
    .RESET(n207_5) 
);
  DFFRE reg_r18_horz_2_s0 (
    .Q(reg_r18_adj[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1533_4),
    .RESET(n207_5) 
);
  DFFRE reg_r18_horz_1_s0 (
    .Q(reg_r18_adj[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1533_4),
    .RESET(n207_5) 
);
  DFFRE reg_r18_horz_0_s0 (
    .Q(reg_r18_adj[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1533_4),
    .RESET(n207_5) 
);
  DFFRE reg_r23_vstart_line_7_s0 (
    .Q(reg_r23_vstart_line_Z[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n1517_4),
    .RESET(n207_5) 
);
  DFFRE reg_r23_vstart_line_6_s0 (
    .Q(reg_r23_vstart_line_Z[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1517_4),
    .RESET(n207_5) 
);
  DFFRE reg_r23_vstart_line_5_s0 (
    .Q(reg_r23_vstart_line_Z[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1517_4),
    .RESET(n207_5) 
);
  DFFRE reg_r23_vstart_line_4_s0 (
    .Q(reg_r23_vstart_line_Z[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1517_4),
    .RESET(n207_5) 
);
  DFFRE reg_r23_vstart_line_3_s0 (
    .Q(reg_r23_vstart_line_Z[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1517_4),
    .RESET(n207_5) 
);
  DFFRE reg_r23_vstart_line_2_s0 (
    .Q(reg_r23_vstart_line_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1517_4),
    .RESET(n207_5) 
);
  DFFRE reg_r23_vstart_line_1_s0 (
    .Q(reg_r23_vstart_line_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1517_4),
    .RESET(n207_5) 
);
  DFFRE reg_r23_vstart_line_0_s0 (
    .Q(reg_r23_vstart_line_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1517_4),
    .RESET(n207_5) 
);
  DFFRE reg_r25_cmd_s0 (
    .Q(reg_r25_cmd_Z),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1512_4),
    .RESET(n207_5) 
);
  DFFRE reg_r25_yae_s0 (
    .Q(reg_r25_yae_Z),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1512_4),
    .RESET(n207_5) 
);
  DFFRE reg_r25_yjk_s0 (
    .Q(reg_r25_yjk_Z),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1512_4),
    .RESET(n207_5) 
);
  DFFRE reg_r25_msk_s0 (
    .Q(reg_r25_msk_Z),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1512_4),
    .RESET(n207_5) 
);
  DFFRE ff_r25_sp2_s0 (
    .Q(ff_r25_sp2),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1512_4),
    .RESET(n207_5) 
);
  DFFRE ff_r26_h_scroll_8_s0 (
    .Q(ff_r26_h_scroll[8]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1506_4),
    .RESET(n207_5) 
);
  DFFRE ff_r26_h_scroll_7_s0 (
    .Q(ff_r26_h_scroll[7]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1506_4),
    .RESET(n207_5) 
);
  DFFRE ff_r26_h_scroll_6_s0 (
    .Q(ff_r26_h_scroll[6]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1506_4),
    .RESET(n207_5) 
);
  DFFRE ff_r26_h_scroll_5_s0 (
    .Q(ff_r26_h_scroll[5]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1506_4),
    .RESET(n207_5) 
);
  DFFRE ff_r26_h_scroll_4_s0 (
    .Q(ff_r26_h_scroll[4]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1506_4),
    .RESET(n207_5) 
);
  DFFRE ff_r26_h_scroll_3_s0 (
    .Q(ff_r26_h_scroll[3]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1506_4),
    .RESET(n207_5) 
);
  DFFRE reg_r27_h_scroll_2_s0 (
    .Q(reg_r27_h_scroll_Z[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE reg_r27_h_scroll_1_s0 (
    .Q(reg_r27_h_scroll_Z[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE reg_r27_h_scroll_0_s0 (
    .Q(reg_r27_h_scroll_Z[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1503_4),
    .RESET(n207_5) 
);
  DFFRE vdp_cmd_reg_num_3_s0 (
    .Q(w_vdpcmd_reg_num[3]),
    .D(vdp_reg_ptr[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3650_3),
    .RESET(n207_5) 
);
  DFFRE vdp_cmd_reg_num_2_s0 (
    .Q(w_vdpcmd_reg_num[2]),
    .D(vdp_reg_ptr[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3650_3),
    .RESET(n207_5) 
);
  DFFRE vdp_cmd_reg_num_1_s0 (
    .Q(w_vdpcmd_reg_num[1]),
    .D(vdp_reg_ptr[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3650_3),
    .RESET(n207_5) 
);
  DFFRE vdp_cmd_reg_num_0_s0 (
    .Q(w_vdpcmd_reg_num[0]),
    .D(vdp_reg_ptr[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3650_3),
    .RESET(n207_5) 
);
  DFFRE vdp_cmd_reg_data_7_s0 (
    .Q(w_vdpcmd_reg_data[7]),
    .D(vdp_p1_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n3650_3),
    .RESET(n207_5) 
);
  DFFRE vdp_cmd_reg_data_6_s0 (
    .Q(w_vdpcmd_reg_data[6]),
    .D(vdp_p1_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n3650_3),
    .RESET(n207_5) 
);
  DFFRE vdp_cmd_reg_data_5_s0 (
    .Q(w_vdpcmd_reg_data[5]),
    .D(vdp_p1_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n3650_3),
    .RESET(n207_5) 
);
  DFFRE vdp_cmd_reg_data_4_s0 (
    .Q(w_vdpcmd_reg_data[4]),
    .D(vdp_p1_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n3650_3),
    .RESET(n207_5) 
);
  DFFRE vdp_cmd_reg_data_3_s0 (
    .Q(w_vdpcmd_reg_data[3]),
    .D(vdp_p1_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n3650_3),
    .RESET(n207_5) 
);
  DFFRE vdp_cmd_reg_data_2_s0 (
    .Q(w_vdpcmd_reg_data[2]),
    .D(vdp_p1_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n3650_3),
    .RESET(n207_5) 
);
  DFFRE vdp_cmd_reg_data_1_s0 (
    .Q(w_vdpcmd_reg_data[1]),
    .D(vdp_p1_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n3650_3),
    .RESET(n207_5) 
);
  DFFRE vdp_cmd_reg_data_0_s0 (
    .Q(w_vdpcmd_reg_data[0]),
    .D(vdp_p1_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n3650_3),
    .RESET(n207_5) 
);
  DFFRE vdp_cmd_reg_wr_req_s0 (
    .Q(w_vdpcmd_reg_wr_req),
    .D(n1639_10),
    .CLK(O_sdram_clk_d),
    .CE(n3650_3),
    .RESET(n207_5) 
);
  DFFRE vdp_cmd_tr_clr_req_s0 (
    .Q(w_vdpcmd_tr_clr_req),
    .D(n1428_10),
    .CLK(O_sdram_clk_d),
    .CE(n3265_3),
    .RESET(n207_5) 
);
  DFFRE palette_data_rb_in_6_s0 (
    .Q(palette_data_rb_in[6]),
    .D(w_wdata[6]),
    .CLK(O_sdram_clk_d),
    .CE(n1450_4),
    .RESET(n207_5) 
);
  DFFRE palette_data_rb_in_5_s0 (
    .Q(palette_data_rb_in[5]),
    .D(w_wdata[5]),
    .CLK(O_sdram_clk_d),
    .CE(n1450_4),
    .RESET(n207_5) 
);
  DFFRE palette_data_rb_in_4_s0 (
    .Q(palette_data_rb_in[4]),
    .D(w_wdata[4]),
    .CLK(O_sdram_clk_d),
    .CE(n1450_4),
    .RESET(n207_5) 
);
  DFFRE palette_data_rb_in_2_s0 (
    .Q(palette_data_rb_in[2]),
    .D(w_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1450_4),
    .RESET(n207_5) 
);
  DFFRE palette_data_rb_in_1_s0 (
    .Q(palette_data_rb_in[1]),
    .D(w_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1450_4),
    .RESET(n207_5) 
);
  DFFRE palette_data_rb_in_0_s0 (
    .Q(palette_data_rb_in[0]),
    .D(w_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1450_4),
    .RESET(n207_5) 
);
  DFFRE palette_data_g_in_2_s0 (
    .Q(palette_data_g_in[2]),
    .D(w_wdata[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1459_4),
    .RESET(n207_5) 
);
  DFFRE palette_data_g_in_1_s0 (
    .Q(palette_data_g_in[1]),
    .D(w_wdata[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1459_4),
    .RESET(n207_5) 
);
  DFFRE palette_data_g_in_0_s0 (
    .Q(palette_data_g_in[0]),
    .D(w_wdata[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1459_4),
    .RESET(n207_5) 
);
  DFFRE ff_palette_wr_req_s0 (
    .Q(ff_palette_wr_req),
    .D(n1471_11),
    .CLK(O_sdram_clk_d),
    .CE(n1459_4),
    .RESET(n207_5) 
);
  DFFRE palette_wr_num_3_s0 (
    .Q(palette_wr_num[3]),
    .D(vdp_r16_pal_num[3]),
    .CLK(O_sdram_clk_d),
    .CE(n1459_4),
    .RESET(n207_5) 
);
  DFFRE palette_wr_num_2_s0 (
    .Q(palette_wr_num[2]),
    .D(vdp_r16_pal_num[2]),
    .CLK(O_sdram_clk_d),
    .CE(n1459_4),
    .RESET(n207_5) 
);
  DFFRE palette_wr_num_1_s0 (
    .Q(palette_wr_num[1]),
    .D(vdp_r16_pal_num[1]),
    .CLK(O_sdram_clk_d),
    .CE(n1459_4),
    .RESET(n207_5) 
);
  DFFRE palette_wr_num_0_s0 (
    .Q(palette_wr_num[0]),
    .D(vdp_r16_pal_num[0]),
    .CLK(O_sdram_clk_d),
    .CE(n1459_4),
    .RESET(n207_5) 
);
  DFFRE ff_ack_s0 (
    .Q(w_ack),
    .D(n210_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFR ff_palette_wr_ack_s2 (
    .Q(ff_palette_wr_ack),
    .D(n1471_8),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_palette_wr_ack_s2.INIT=1'b0;
  INV n1541_s4 (
    .O(n1541_8),
    .I(vdp_p1_data[7]) 
);
  INV n900_s3 (
    .O(n900_6),
    .I(ff_vram_addr_set_ack) 
);
  INV n1502_s6 (
    .O(n1502_11),
    .I(ff_vram_write_ack) 
);
  INV n1471_s6 (
    .O(n1471_11),
    .I(ff_palette_wr_ack) 
);
  INV n1639_s5 (
    .O(n1639_10),
    .I(w_vdpcmd_reg_write_ack) 
);
  INV n1428_s5 (
    .O(n1428_10),
    .I(w_vdpcmd_tr_clr_ack) 
);
  vdp_ram256_2 u_palette_mem_rb (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n48_6(n48_6),
    .n37_3(n37_3),
    .ff_enable(ff_enable),
    .ff_palette_in(ff_palette_in),
    .palette_addr(palette_addr[3:0]),
    .palette_data_rb_in_0(palette_data_rb_in[0]),
    .palette_data_rb_in_1(palette_data_rb_in[1]),
    .palette_data_rb_in_2(palette_data_rb_in[2]),
    .palette_data_rb_in_4(palette_data_rb_in[4]),
    .palette_data_rb_in_5(palette_data_rb_in[5]),
    .palette_data_rb_in_6(palette_data_rb_in[6]),
    .palette_data_g_in(palette_data_g_in[2:0]),
    .w_video_b_vdp_3_12(w_video_b_vdp_3_12),
    .w_video_b_vdp_4_12(w_video_b_vdp_4_12),
    .w_video_b_vdp_5_12(w_video_b_vdp_5_12),
    .w_video_r_vdp_3_12(w_video_r_vdp_3_12),
    .w_video_r_vdp_4_12(w_video_r_vdp_4_12),
    .w_video_r_vdp_5_12(w_video_r_vdp_5_12),
    .w_video_g_vdp_3_12(w_video_g_vdp_3_12),
    .w_video_g_vdp_4_12(w_video_g_vdp_4_12),
    .w_video_g_vdp_5_12(w_video_g_vdp_5_12),
    .w_palette_data_rb_0_6(w_palette_data_rb_0_6)
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_register */
module vdp_command (
  O_sdram_clk_d,
  n207_5,
  n1194_10,
  ff_enable,
  w_vdp_mode_is_highres,
  palette_addr_3_6,
  reg_r25_cmd_Z,
  w_vdpcmd_tr_clr_req,
  w_vdpcmd_reg_wr_req,
  n37_9,
  n315_3592,
  ff_vdpcmd_vram_read_ack,
  n315_3598,
  n315_3604,
  n315_3612,
  n315_3610,
  ff_vdpcmd_vram_write_ack,
  n315_3588,
  n315_3608,
  n315_3583,
  n1639_7,
  n1428_7,
  w_vdpcmd_reg_data,
  ff_vdpcmd_vram_rdata,
  w_vdpcmd_reg_num,
  ff_reset,
  ff_pre_x_cnt_start1,
  reg_r0_disp_mode,
  reg_r1_disp_mode,
  n3494_4,
  n313_6,
  n1967_4,
  n1537_31,
  ff_state_0_12,
  n1786_6,
  ff_dx_tmp_9_12,
  w_vdpcmd_reg_write_ack,
  w_vdpcmd_tr_clr_ack,
  n2386_6,
  w_current_vdp_command,
  w_vdpcmd_vram_wdata,
  w_vdpcmd_vram_access_address
)
;
input O_sdram_clk_d;
input n207_5;
input n1194_10;
input ff_enable;
input w_vdp_mode_is_highres;
input palette_addr_3_6;
input reg_r25_cmd_Z;
input w_vdpcmd_tr_clr_req;
input w_vdpcmd_reg_wr_req;
input n37_9;
input n315_3592;
input ff_vdpcmd_vram_read_ack;
input n315_3598;
input n315_3604;
input n315_3612;
input n315_3610;
input ff_vdpcmd_vram_write_ack;
input n315_3588;
input n315_3608;
input n315_3583;
input n1639_7;
input n1428_7;
input [7:0] w_vdpcmd_reg_data;
input [7:0] ff_vdpcmd_vram_rdata;
input [3:0] w_vdpcmd_reg_num;
input [6:6] ff_reset;
input [5:5] ff_pre_x_cnt_start1;
input [3:1] reg_r0_disp_mode;
input [1:0] reg_r1_disp_mode;
output n3494_4;
output n313_6;
output n1967_4;
output n1537_31;
output ff_state_0_12;
output n1786_6;
output ff_dx_tmp_9_12;
output w_vdpcmd_reg_write_ack;
output w_vdpcmd_tr_clr_ack;
output n2386_6;
output [7:4] w_current_vdp_command;
output [7:0] w_vdpcmd_vram_wdata;
output [16:0] w_vdpcmd_vram_access_address;
wire n305_6;
wire n305_7;
wire n306_6;
wire n306_7;
wire n172_3;
wire n173_3;
wire n174_3;
wire n175_3;
wire n176_3;
wire n177_3;
wire n178_3;
wire n179_3;
wire n180_3;
wire n190_3;
wire n215_3;
wire n216_3;
wire n217_3;
wire n218_3;
wire n246_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n1804_3;
wire n1805_3;
wire n1806_3;
wire n1807_3;
wire n1808_3;
wire n1809_3;
wire n1810_3;
wire n1811_3;
wire n1812_3;
wire n1967_3;
wire n1968_3;
wire n1969_3;
wire n1970_3;
wire n1971_3;
wire n1972_3;
wire n1973_3;
wire n1974_3;
wire n1975_3;
wire n1976_3;
wire n1977_3;
wire n1978_3;
wire n1979_3;
wire n1980_3;
wire n1981_3;
wire n1982_3;
wire n1983_3;
wire n1527_33;
wire n1528_28;
wire n1529_28;
wire n1530_28;
wire n1531_28;
wire n1532_28;
wire n1533_28;
wire n1534_28;
wire n1535_32;
wire n1536_30;
wire n1537_30;
wire n1538_30;
wire n1539_30;
wire n1540_30;
wire n1541_30;
wire n1542_30;
wire n1543_31;
wire n1544_29;
wire n1545_29;
wire n1546_29;
wire n1547_29;
wire n1548_29;
wire n1549_29;
wire n1550_29;
wire n1551_29;
wire n1552_30;
wire n1553_37;
wire n1554_33;
wire n1555_30;
wire n1556_29;
wire n1557_29;
wire n1558_29;
wire n1559_29;
wire n1560_29;
wire n1561_29;
wire n1562_29;
wire n1563_30;
wire n1575_25;
wire n1576_25;
wire n1577_25;
wire n1578_25;
wire n1579_25;
wire n1580_25;
wire n1581_25;
wire n1582_25;
wire n1583_25;
wire n1584_23;
wire n1585_22;
wire n1586_22;
wire n1587_22;
wire n1588_22;
wire n1589_22;
wire n1590_22;
wire n1591_22;
wire n1592_22;
wire n1593_22;
wire n1594_22;
wire n1595_22;
wire n1596_22;
wire n1597_22;
wire n1598_22;
wire n1599_22;
wire n1600_22;
wire n1601_22;
wire n1602_22;
wire n2255_4;
wire n2278_4;
wire n2280_4;
wire n2298_4;
wire n2317_4;
wire n2318_4;
wire \vdp_command_processor.maxxmask_1_6 ;
wire ff_r34r35_sy_9_6;
wire ff_r34r35_sy_7_6;
wire ff_r46_cmr_7_5;
wire ff_vdpcmd_start_6;
wire ff_s2_ce_8;
wire ff_s2_tr_6;
wire \vdp_command_processor.ff_current_y_9_6 ;
wire ff_r38r39_dy_9_7;
wire ff_r38r39_dy_7_7;
wire ff_s8s9_sx_tmp_10_9;
wire ff_s8s9_sx_tmp_9_9;
wire ff_dx_tmp_9_9;
wire ff_vram_wdata_7_8;
wire ff_nx_tmp_9_8;
wire ff_state_3_9;
wire ff_state_0_11;
wire ff_state_2_12;
wire n1788_15;
wire n1574_28;
wire n1518_26;
wire n1790_11;
wire n1789_10;
wire n1787_10;
wire n1786_5;
wire n318_6;
wire n317_6;
wire n316_6;
wire n315_6;
wire n1646_7;
wire n225_5;
wire ff_r44_clr_7_9;
wire ff_r44_clr_3_9;
wire ff_r44_clr_1_9;
wire n190_5;
wire n311_5;
wire n312_4;
wire n313_4;
wire n313_5;
wire n314_4;
wire n1804_4;
wire n1805_4;
wire n1808_4;
wire n1811_4;
wire n1967_5;
wire n1968_4;
wire n1968_5;
wire n1969_4;
wire n1970_4;
wire n1971_4;
wire n1972_4;
wire n1973_4;
wire n1974_4;
wire n1975_4;
wire n1976_4;
wire n1976_5;
wire n1977_4;
wire n1978_4;
wire n1978_5;
wire n1979_4;
wire n1980_4;
wire n1980_5;
wire n1981_4;
wire n1981_5;
wire n1982_4;
wire n1982_5;
wire n1983_4;
wire n1983_5;
wire n1527_35;
wire n1531_29;
wire n1535_33;
wire n1535_34;
wire n1535_35;
wire n1536_31;
wire n1536_32;
wire n1536_33;
wire n1536_34;
wire n1537_32;
wire n1537_33;
wire n1537_34;
wire n1538_31;
wire n1538_32;
wire n1538_33;
wire n1539_31;
wire n1539_32;
wire n1539_33;
wire n1540_31;
wire n1540_32;
wire n1540_33;
wire n1541_31;
wire n1541_32;
wire n1542_31;
wire n1542_32;
wire n1542_33;
wire n1543_32;
wire n1543_33;
wire n1543_34;
wire n1544_30;
wire n1544_31;
wire n1545_30;
wire n1545_31;
wire n1546_30;
wire n1546_31;
wire n1546_32;
wire n1547_30;
wire n1547_31;
wire n1547_32;
wire n1548_30;
wire n1548_31;
wire n1549_30;
wire n1549_31;
wire n1550_30;
wire n1550_31;
wire n1551_30;
wire n1551_31;
wire n1552_31;
wire n1554_34;
wire n1555_32;
wire n1556_30;
wire n1556_31;
wire n1557_30;
wire n1557_31;
wire n1558_31;
wire n1559_31;
wire n1560_30;
wire n1560_31;
wire n1561_31;
wire n1562_30;
wire n1562_31;
wire n1563_31;
wire n1563_32;
wire n1575_26;
wire n1576_26;
wire n1577_26;
wire n1578_26;
wire n1579_26;
wire n1580_26;
wire n1581_26;
wire n1582_26;
wire n1583_26;
wire n2255_5;
wire n2280_5;
wire n2299_5;
wire ff_vram_wr_req_7;
wire ff_vram_wr_req_8;
wire ff_vram_wr_req_9;
wire ff_r34r35_sy_9_8;
wire ff_r34r35_sy_7_8;
wire ff_r42r43_ny_9_8;
wire ff_r46_cmr_7_7;
wire ff_vdpcmd_start_7;
wire \vdp_command_processor.ff_initializing_8 ;
wire ff_r38r39_dy_9_8;
wire ff_r38r39_dy_9_10;
wire ff_r38r39_dy_9_11;
wire ff_s8s9_sx_tmp_10_10;
wire ff_s8s9_sx_tmp_10_12;
wire ff_s8s9_sx_tmp_9_10;
wire ff_vram_wdata_7_9;
wire ff_vram_wdata_7_11;
wire ff_nx_tmp_9_9;
wire ff_state_1_11;
wire ff_state_1_12;
wire n1788_16;
wire n1788_17;
wire n1788_18;
wire n1574_29;
wire n1790_12;
wire n1790_13;
wire n1790_14;
wire n1789_11;
wire n1789_12;
wire n1789_13;
wire n1787_11;
wire n1787_12;
wire n1787_13;
wire ff_r44_clr_7_10;
wire ff_r44_clr_7_11;
wire ff_r44_clr_7_12;
wire ff_r44_clr_3_10;
wire ff_r44_clr_1_10;
wire ff_r44_clr_1_11;
wire n190_6;
wire n1806_5;
wire n1968_6;
wire n1976_6;
wire n1983_6;
wire n1535_36;
wire n1535_37;
wire n1535_38;
wire n1535_40;
wire n1535_41;
wire n1535_42;
wire n1535_43;
wire n1536_35;
wire n1536_36;
wire n1536_37;
wire n1536_38;
wire n1536_39;
wire n1536_41;
wire n1536_42;
wire n1536_43;
wire n1537_35;
wire n1537_36;
wire n1537_37;
wire n1537_39;
wire n1538_34;
wire n1538_35;
wire n1538_37;
wire n1539_34;
wire n1539_36;
wire n1540_34;
wire n1540_35;
wire n1540_36;
wire n1541_33;
wire n1541_34;
wire n1542_34;
wire n1543_35;
wire n1543_36;
wire n1544_32;
wire n1545_32;
wire n1547_33;
wire n1547_35;
wire n1555_33;
wire n1555_34;
wire n1556_32;
wire n1556_33;
wire n1557_32;
wire n1557_33;
wire n1558_32;
wire n1558_33;
wire n1559_32;
wire n1559_33;
wire n1560_32;
wire n1560_33;
wire n1561_32;
wire n1561_33;
wire n1562_32;
wire n1562_33;
wire n1563_33;
wire ff_r34r35_sy_9_9;
wire ff_r34r35_sy_9_10;
wire ff_r34r35_sy_9_11;
wire ff_s2_tr_8;
wire ff_r38r39_dy_9_13;
wire ff_r38r39_dy_9_14;
wire ff_s8s9_sx_tmp_10_13;
wire ff_dx_tmp_9_13;
wire ff_vram_wdata_7_12;
wire ff_vram_wdata_7_13;
wire ff_vram_wdata_7_14;
wire ff_vram_wdata_7_15;
wire ff_vram_wdata_7_16;
wire ff_nx_tmp_9_10;
wire ff_state_1_13;
wire n1788_19;
wire n1788_20;
wire n1788_21;
wire n1790_15;
wire n1790_16;
wire n1790_17;
wire n1790_18;
wire n1789_14;
wire n1789_16;
wire n1789_17;
wire n1787_14;
wire n1787_15;
wire ff_r44_clr_7_13;
wire n1535_44;
wire n1535_45;
wire n1535_47;
wire n1535_48;
wire n1535_49;
wire n1535_50;
wire n1535_51;
wire n1535_52;
wire n1536_44;
wire n1536_45;
wire n1536_46;
wire n1536_47;
wire n1536_49;
wire n1536_50;
wire n1536_51;
wire n1537_40;
wire n1537_41;
wire n1537_42;
wire n1538_38;
wire n1539_37;
wire n1540_37;
wire n1541_35;
wire n1542_35;
wire n1546_34;
wire ff_r34r35_sy_9_12;
wire ff_r34r35_sy_9_13;
wire ff_r34r35_sy_9_15;
wire ff_s2_tr_9;
wire ff_vram_wdata_7_18;
wire ff_vram_wdata_7_19;
wire ff_vram_wdata_7_20;
wire ff_vram_wdata_7_21;
wire ff_nx_tmp_9_11;
wire ff_nx_tmp_9_12;
wire n1790_19;
wire n1789_18;
wire n1789_19;
wire n1787_16;
wire ff_r44_clr_7_14;
wire n1535_54;
wire n1535_55;
wire n1535_56;
wire n1535_57;
wire n1536_52;
wire n1536_53;
wire n1536_54;
wire n1536_56;
wire n1536_57;
wire ff_r34r35_sy_9_16;
wire ff_r34r35_sy_9_17;
wire ff_r34r35_sy_9_18;
wire ff_r34r35_sy_9_19;
wire ff_vram_wdata_7_22;
wire ff_vram_wdata_7_23;
wire ff_vram_wdata_7_24;
wire ff_vram_wdata_7_25;
wire n1535_58;
wire ff_r34r35_sy_9_20;
wire ff_r34r35_sy_9_21;
wire ff_vram_wdata_7_26;
wire ff_vram_wdata_7_27;
wire ff_vram_wdata_7_28;
wire ff_vram_wdata_7_29;
wire ff_vram_wdata_7_30;
wire ff_vram_wdata_7_31;
wire ff_vram_wdata_7_32;
wire ff_r34r35_sy_9_23;
wire ff_r42r43_ny_7_9;
wire ff_r42r43_ny_9_11;
wire ff_vram_wr_req_11;
wire ff_state_0_15;
wire ff_r34r35_sy_9_25;
wire n1536_59;
wire n190_8;
wire ff_r38r39_dy_7_10;
wire ff_r42r43_ny_7_11;
wire n1646_10;
wire n2299_7;
wire ff_dx_tmp_9_15;
wire n1536_61;
wire n1535_60;
wire n1789_22;
wire n1810_6;
wire n1809_6;
wire n1807_6;
wire n1806_7;
wire n1536_63;
wire n1535_62;
wire n1533_31;
wire ff_s8s9_sx_tmp_9_13;
wire ff_r46_cmr_7_9;
wire ff_r38r39_dy_9_16;
wire ff_vram_rd_req_9;
wire n1789_24;
wire ff_vram_wdata_7_34;
wire ff_vram_wdata_7_36;
wire ff_s8s9_sx_tmp_10_16;
wire ff_dx_tmp_9_17;
wire n1538_40;
wire n1537_44;
wire n1546_36;
wire n1527_40;
wire n172_6;
wire n189_7;
wire n191_7;
wire n192_8;
wire n311_7;
wire n196_10;
wire n1979_7;
wire n1977_7;
wire n2622_7;
wire ff_s8s9_sx_tmp_10_18;
wire n1547_37;
wire n1561_35;
wire n1559_35;
wire n1558_35;
wire n1555_36;
wire n1527_42;
wire ff_r42r43_ny_9_13;
wire ff_r38r39_dy_9_18;
wire ff_s2_tr_11;
wire ff_r34r35_sy_7_10;
wire n1778_7;
wire n1779_7;
wire n1780_7;
wire n1781_7;
wire n1782_7;
wire n1783_7;
wire n1784_7;
wire n1785_7;
wire n1852_5;
wire n1851_5;
wire n1850_5;
wire n1849_5;
wire n1848_5;
wire n1847_5;
wire n1846_5;
wire n1845_5;
wire n1844_5;
wire n1843_5;
wire n1833_6;
wire n1832_6;
wire n1831_6;
wire n1830_6;
wire n1829_6;
wire n1828_6;
wire n1827_6;
wire n1826_6;
wire n1825_6;
wire n1824_6;
wire n1813_6;
wire n650_9;
wire n3494_8;
wire n1535_64;
wire n1539_39;
wire n171_7;
wire ff_r45_mm;
wire ff_r45_eq;
wire ff_r45_dix;
wire ff_r45_diy;
wire ff_vdpcmd_start;
wire ff_vram_wr_req;
wire w_vdpcmd_vram_read_req;
wire ff_s2_tr;
wire ff_s2_ce;
wire \vdp_command_processor.ff_initializing ;
wire n725_1;
wire n725_2;
wire n724_1;
wire n724_2;
wire n723_1;
wire n723_2;
wire n722_1;
wire n722_2;
wire n721_1;
wire n721_2;
wire n720_1;
wire n720_2;
wire n719_1;
wire n719_2;
wire n718_1;
wire n718_2;
wire n717_1;
wire n717_2;
wire n716_1;
wire n716_2;
wire n715_1;
wire n715_0_COUT;
wire n966_1;
wire n966_2;
wire n965_1;
wire n965_2;
wire n964_1;
wire n964_2;
wire n963_1;
wire n963_2;
wire n962_1;
wire n962_2;
wire n961_1;
wire n961_2;
wire n960_1;
wire n960_2;
wire n959_1;
wire n959_2;
wire n958_1;
wire n958_2;
wire n957_1;
wire n957_0_COUT;
wire n977_1;
wire n977_2;
wire n976_1;
wire n976_2;
wire n975_1;
wire n975_2;
wire n974_1;
wire n974_2;
wire n973_1;
wire n973_2;
wire n972_1;
wire n972_2;
wire n971_1;
wire n971_2;
wire n970_1;
wire n970_2;
wire n969_1;
wire n969_2;
wire n968_1;
wire n968_0_COUT;
wire n1150_1;
wire n1150_2;
wire n1149_1;
wire n1149_2;
wire n1148_1;
wire n1148_2;
wire n1147_1;
wire n1147_2;
wire n1146_1;
wire n1146_2;
wire n1145_1;
wire n1145_2;
wire n1144_1;
wire n1144_2;
wire n1143_1;
wire n1143_2;
wire n1142_1;
wire n1142_2;
wire n1141_1;
wire n1141_0_COUT;
wire n1419_1;
wire n1419_2;
wire n1418_1;
wire n1418_2;
wire n1417_1;
wire n1417_2;
wire n1416_1;
wire n1416_2;
wire n1415_1;
wire n1415_2;
wire n1414_1;
wire n1414_2;
wire n1413_1;
wire n1413_2;
wire n1412_1;
wire n1412_2;
wire n1411_1;
wire n1411_2;
wire n1410_1;
wire n1410_0_COUT;
wire n954_2;
wire n954_3;
wire n953_2;
wire n953_3;
wire n952_2;
wire n952_3;
wire n951_2;
wire n951_3;
wire n950_2;
wire n950_3;
wire n949_2;
wire n949_3;
wire n948_2;
wire n948_3;
wire n947_2;
wire n947_3;
wire n946_2;
wire n946_3;
wire n945_2;
wire n945_3;
wire n944_2;
wire n944_0_COUT;
wire n702_1_SUM;
wire n702_3;
wire n703_1_SUM;
wire n703_3;
wire n704_1_SUM;
wire n704_3;
wire n705_1_SUM;
wire n705_3;
wire n706_1_SUM;
wire n706_3;
wire n707_1_SUM;
wire n707_3;
wire n708_1_SUM;
wire n708_3;
wire n709_1_SUM;
wire n709_3;
wire n1225_1_SUM;
wire n1225_3;
wire n1226_1_SUM;
wire n1226_3;
wire n1227_1_SUM;
wire n1227_3;
wire n1228_1_SUM;
wire n1228_3;
wire n1229_1_SUM;
wire n1229_3;
wire n1230_1_SUM;
wire n1230_3;
wire n1231_1_SUM;
wire n1231_3;
wire n1232_1_SUM;
wire n1232_3;
wire n1233_1_SUM;
wire n1233_3;
wire n1234_1_SUM;
wire n1234_3;
wire n305_9;
wire n306_9;
wire [3:0] ff_state;
wire [8:0] ff_r32r33_sx;
wire [9:0] ff_r34r35_sy;
wire [8:0] ff_r36r37_dx;
wire [9:0] ff_r38r39_dy;
wire [9:0] ff_r40r41_nx;
wire [9:0] ff_r42r43_ny;
wire [7:0] ff_r44_clr;
wire [3:0] ff_r46_cmr;
wire [10:0] ff_s8s9_sx_tmp;
wire [9:0] ff_dx_tmp;
wire [9:0] \vdp_command_processor.ff_nx_count ;
wire [10:0] \vdp_command_processor.ff_x_count_delta ;
wire [9:9] \vdp_command_processor.ff_y_count_delta ;
wire [7:3] \vdp_command_processor.ff_col_mask ;
wire [1:0] \vdp_command_processor.ff_read_x_low ;
wire [9:0] \vdp_command_processor.ff_current_y ;
wire [8:0] \vdp_command_processor.ff_current_x ;
wire [1:0] \vdp_command_processor.maxxmask ;
wire [9:0] ff_nx_tmp;
wire VCC;
wire GND;
  LUT3 n305_s6 (
    .F(n305_6),
    .I0(ff_vdpcmd_vram_rdata[7]),
    .I1(ff_vdpcmd_vram_rdata[5]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s6.INIT=8'hCA;
  LUT3 n305_s7 (
    .F(n305_7),
    .I0(ff_vdpcmd_vram_rdata[3]),
    .I1(ff_vdpcmd_vram_rdata[1]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n305_s7.INIT=8'hCA;
  LUT3 n306_s6 (
    .F(n306_6),
    .I0(ff_vdpcmd_vram_rdata[6]),
    .I1(ff_vdpcmd_vram_rdata[4]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s6.INIT=8'hCA;
  LUT3 n306_s7 (
    .F(n306_7),
    .I0(ff_vdpcmd_vram_rdata[2]),
    .I1(ff_vdpcmd_vram_rdata[0]),
    .I2(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n306_s7.INIT=8'hCA;
  LUT4 n172_s0 (
    .F(n172_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[8]),
    .I2(ff_r40r41_nx[9]),
    .I3(n172_6) 
);
defparam n172_s0.INIT=16'hF888;
  LUT4 n173_s0 (
    .F(n173_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[7]),
    .I2(ff_r40r41_nx[8]),
    .I3(n172_6) 
);
defparam n173_s0.INIT=16'hF888;
  LUT4 n174_s0 (
    .F(n174_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[6]),
    .I2(ff_r40r41_nx[7]),
    .I3(n172_6) 
);
defparam n174_s0.INIT=16'hF888;
  LUT4 n175_s0 (
    .F(n175_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[6]),
    .I3(n172_6) 
);
defparam n175_s0.INIT=16'hF888;
  LUT4 n176_s0 (
    .F(n176_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[4]),
    .I2(ff_r40r41_nx[5]),
    .I3(n172_6) 
);
defparam n176_s0.INIT=16'hF888;
  LUT4 n177_s0 (
    .F(n177_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[3]),
    .I2(ff_r40r41_nx[4]),
    .I3(n172_6) 
);
defparam n177_s0.INIT=16'hF888;
  LUT4 n178_s0 (
    .F(n178_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[3]),
    .I3(n172_6) 
);
defparam n178_s0.INIT=16'hF888;
  LUT4 n179_s0 (
    .F(n179_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[2]),
    .I3(n172_6) 
);
defparam n179_s0.INIT=16'hF888;
  LUT4 n180_s0 (
    .F(n180_3),
    .I0(n191_7),
    .I1(ff_r40r41_nx[0]),
    .I2(ff_r40r41_nx[1]),
    .I3(n172_6) 
);
defparam n180_s0.INIT=16'hF888;
  LUT4 n190_s0 (
    .F(n190_3),
    .I0(n190_8),
    .I1(ff_r45_dix),
    .I2(palette_addr_3_6),
    .I3(n190_5) 
);
defparam n190_s0.INIT=16'h0ECC;
  LUT3 n215_s0 (
    .F(n215_3),
    .I0(\vdp_command_processor.ff_x_count_delta [10]),
    .I1(ff_r45_dix),
    .I2(ff_enable) 
);
defparam n215_s0.INIT=8'hCA;
  LUT3 n216_s0 (
    .F(n216_3),
    .I0(\vdp_command_processor.ff_x_count_delta [2]),
    .I1(n189_7),
    .I2(ff_enable) 
);
defparam n216_s0.INIT=8'hCA;
  LUT3 n217_s0 (
    .F(n217_3),
    .I0(\vdp_command_processor.ff_x_count_delta [1]),
    .I1(n190_3),
    .I2(ff_enable) 
);
defparam n217_s0.INIT=8'hCA;
  LUT3 n218_s0 (
    .F(n218_3),
    .I0(\vdp_command_processor.ff_x_count_delta [0]),
    .I1(n191_7),
    .I2(ff_enable) 
);
defparam n218_s0.INIT=8'hCA;
  LUT3 n246_s0 (
    .F(n246_3),
    .I0(\vdp_command_processor.ff_y_count_delta [9]),
    .I1(ff_r45_diy),
    .I2(ff_enable) 
);
defparam n246_s0.INIT=8'hCA;
  LUT3 n311_s0 (
    .F(n311_3),
    .I0(n311_7),
    .I1(ff_vdpcmd_vram_rdata[3]),
    .I2(n311_5) 
);
defparam n311_s0.INIT=8'hF4;
  LUT3 n312_s0 (
    .F(n312_3),
    .I0(n311_7),
    .I1(ff_vdpcmd_vram_rdata[2]),
    .I2(n312_4) 
);
defparam n312_s0.INIT=8'hF4;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(n313_4),
    .I1(ff_vdpcmd_vram_rdata[1]),
    .I2(n313_5),
    .I3(n313_6) 
);
defparam n313_s0.INIT=16'hCACC;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(n314_4),
    .I1(ff_vdpcmd_vram_rdata[0]),
    .I2(n313_5),
    .I3(n313_6) 
);
defparam n314_s0.INIT=16'hCACC;
  LUT4 n1804_s0 (
    .F(n1804_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(n1804_4),
    .I2(ff_r42r43_ny[9]),
    .I3(n3494_4) 
);
defparam n1804_s0.INIT=16'h3CAA;
  LUT4 n1805_s0 (
    .F(n1805_3),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(n1805_4),
    .I2(ff_r42r43_ny[8]),
    .I3(n3494_4) 
);
defparam n1805_s0.INIT=16'h3CAA;
  LUT4 n1806_s0 (
    .F(n1806_3),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(ff_r42r43_ny[7]),
    .I2(n1806_7),
    .I3(n3494_4) 
);
defparam n1806_s0.INIT=16'h3CAA;
  LUT4 n1807_s0 (
    .F(n1807_3),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(n1807_6),
    .I2(ff_r42r43_ny[6]),
    .I3(n3494_4) 
);
defparam n1807_s0.INIT=16'h3CAA;
  LUT4 n1808_s0 (
    .F(n1808_3),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(n1808_4),
    .I2(ff_r42r43_ny[5]),
    .I3(n3494_4) 
);
defparam n1808_s0.INIT=16'h3CAA;
  LUT4 n1809_s0 (
    .F(n1809_3),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(n1809_6),
    .I2(ff_r42r43_ny[4]),
    .I3(n3494_4) 
);
defparam n1809_s0.INIT=16'h3CAA;
  LUT4 n1810_s0 (
    .F(n1810_3),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(n1810_6),
    .I2(ff_r42r43_ny[3]),
    .I3(n3494_4) 
);
defparam n1810_s0.INIT=16'h3CAA;
  LUT4 n1811_s0 (
    .F(n1811_3),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(ff_r42r43_ny[2]),
    .I2(n1811_4),
    .I3(n3494_4) 
);
defparam n1811_s0.INIT=16'h3CAA;
  LUT4 n1812_s0 (
    .F(n1812_3),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n3494_4) 
);
defparam n1812_s0.INIT=16'hC3AA;
  LUT4 n1967_s0 (
    .F(n1967_3),
    .I0(\vdp_command_processor.ff_current_y [9]),
    .I1(n1584_23),
    .I2(n1967_4),
    .I3(n1967_5) 
);
defparam n1967_s0.INIT=16'hA0CF;
  LUT4 n1968_s0 (
    .F(n1968_3),
    .I0(n1585_22),
    .I1(n1586_22),
    .I2(n1968_4),
    .I3(n1968_5) 
);
defparam n1968_s0.INIT=16'hA0CF;
  LUT4 n1969_s0 (
    .F(n1969_3),
    .I0(n1586_22),
    .I1(n1587_22),
    .I2(n1968_4),
    .I3(n1969_4) 
);
defparam n1969_s0.INIT=16'hA0CF;
  LUT4 n1970_s0 (
    .F(n1970_3),
    .I0(n1587_22),
    .I1(n1588_22),
    .I2(n1968_4),
    .I3(n1970_4) 
);
defparam n1970_s0.INIT=16'hA0CF;
  LUT4 n1971_s0 (
    .F(n1971_3),
    .I0(n1588_22),
    .I1(n1589_22),
    .I2(n1968_4),
    .I3(n1971_4) 
);
defparam n1971_s0.INIT=16'hA0CF;
  LUT4 n1972_s0 (
    .F(n1972_3),
    .I0(n1589_22),
    .I1(n1590_22),
    .I2(n1968_4),
    .I3(n1972_4) 
);
defparam n1972_s0.INIT=16'hA0CF;
  LUT4 n1973_s0 (
    .F(n1973_3),
    .I0(n1590_22),
    .I1(n1591_22),
    .I2(n1968_4),
    .I3(n1973_4) 
);
defparam n1973_s0.INIT=16'hA0CF;
  LUT4 n1974_s0 (
    .F(n1974_3),
    .I0(n1591_22),
    .I1(n1592_22),
    .I2(n1968_4),
    .I3(n1974_4) 
);
defparam n1974_s0.INIT=16'hA0CF;
  LUT4 n1975_s0 (
    .F(n1975_3),
    .I0(n1592_22),
    .I1(n1593_22),
    .I2(n1968_4),
    .I3(n1975_4) 
);
defparam n1975_s0.INIT=16'hA0CF;
  LUT3 n1976_s0 (
    .F(n1976_3),
    .I0(n1976_4),
    .I1(n1976_5),
    .I2(n1967_4) 
);
defparam n1976_s0.INIT=8'h35;
  LUT3 n1977_s0 (
    .F(n1977_3),
    .I0(n1977_4),
    .I1(n1977_7),
    .I2(n190_8) 
);
defparam n1977_s0.INIT=8'h53;
  LUT3 n1978_s0 (
    .F(n1978_3),
    .I0(n1978_4),
    .I1(n1978_5),
    .I2(n190_8) 
);
defparam n1978_s0.INIT=8'h53;
  LUT3 n1979_s0 (
    .F(n1979_3),
    .I0(n1979_4),
    .I1(n1979_7),
    .I2(n190_8) 
);
defparam n1979_s0.INIT=8'h53;
  LUT3 n1980_s0 (
    .F(n1980_3),
    .I0(n1980_4),
    .I1(n1980_5),
    .I2(n190_8) 
);
defparam n1980_s0.INIT=8'h53;
  LUT3 n1981_s0 (
    .F(n1981_3),
    .I0(n1981_4),
    .I1(n1981_5),
    .I2(n190_8) 
);
defparam n1981_s0.INIT=8'h53;
  LUT3 n1982_s0 (
    .F(n1982_3),
    .I0(n1982_4),
    .I1(n1982_5),
    .I2(n190_8) 
);
defparam n1982_s0.INIT=8'h53;
  LUT3 n1983_s0 (
    .F(n1983_3),
    .I0(n1983_4),
    .I1(n1983_5),
    .I2(n190_8) 
);
defparam n1983_s0.INIT=8'h35;
  LUT4 n1527_s29 (
    .F(n1527_33),
    .I0(n1527_42),
    .I1(n315_6),
    .I2(n1527_35),
    .I3(n1778_7) 
);
defparam n1527_s29.INIT=16'h8F88;
  LUT4 n1528_s24 (
    .F(n1528_28),
    .I0(n1527_42),
    .I1(n316_6),
    .I2(n1527_35),
    .I3(n1779_7) 
);
defparam n1528_s24.INIT=16'h8F88;
  LUT4 n1529_s24 (
    .F(n1529_28),
    .I0(n1527_42),
    .I1(n317_6),
    .I2(n1527_35),
    .I3(n1780_7) 
);
defparam n1529_s24.INIT=16'h8F88;
  LUT4 n1530_s24 (
    .F(n1530_28),
    .I0(n1527_42),
    .I1(n318_6),
    .I2(n1527_35),
    .I3(n1781_7) 
);
defparam n1530_s24.INIT=16'h8F88;
  LUT4 n1531_s24 (
    .F(n1531_28),
    .I0(n1531_29),
    .I1(n1782_7),
    .I2(n311_3),
    .I3(n1527_42) 
);
defparam n1531_s24.INIT=16'hF444;
  LUT4 n1532_s24 (
    .F(n1532_28),
    .I0(n1531_29),
    .I1(n1783_7),
    .I2(n312_3),
    .I3(n1527_42) 
);
defparam n1532_s24.INIT=16'hF444;
  LUT4 n1533_s24 (
    .F(n1533_28),
    .I0(n1533_31),
    .I1(n1784_7),
    .I2(n313_3),
    .I3(n1527_42) 
);
defparam n1533_s24.INIT=16'hF444;
  LUT4 n1534_s24 (
    .F(n1534_28),
    .I0(n1533_31),
    .I1(n1785_7),
    .I2(n314_3),
    .I3(n1527_42) 
);
defparam n1534_s24.INIT=16'hF444;
  LUT4 n1535_s28 (
    .F(n1535_32),
    .I0(palette_addr_3_6),
    .I1(n1535_33),
    .I2(n1535_34),
    .I3(n1535_35) 
);
defparam n1535_s28.INIT=16'h70FF;
  LUT4 n1536_s26 (
    .F(n1536_30),
    .I0(n1536_31),
    .I1(n1536_32),
    .I2(n1536_33),
    .I3(n1536_34) 
);
defparam n1536_s26.INIT=16'h10FF;
  LUT4 n1537_s26 (
    .F(n1537_30),
    .I0(n1537_31),
    .I1(n1537_32),
    .I2(n1537_33),
    .I3(n1537_34) 
);
defparam n1537_s26.INIT=16'hB0FF;
  LUT4 n1538_s26 (
    .F(n1538_30),
    .I0(n1537_31),
    .I1(n1538_31),
    .I2(n1538_32),
    .I3(n1538_33) 
);
defparam n1538_s26.INIT=16'hB0FF;
  LUT4 n1539_s26 (
    .F(n1539_30),
    .I0(n311_7),
    .I1(n1539_31),
    .I2(n1539_32),
    .I3(n1539_33) 
);
defparam n1539_s26.INIT=16'h70FF;
  LUT4 n1540_s26 (
    .F(n1540_30),
    .I0(n311_7),
    .I1(n1540_31),
    .I2(n1540_32),
    .I3(n1540_33) 
);
defparam n1540_s26.INIT=16'h70FF;
  LUT4 n1541_s26 (
    .F(n1541_30),
    .I0(ff_state[2]),
    .I1(n1541_31),
    .I2(n1541_32),
    .I3(ff_state[3]) 
);
defparam n1541_s26.INIT=16'h0BF0;
  LUT4 n1542_s26 (
    .F(n1542_30),
    .I0(ff_r44_clr[0]),
    .I1(n1542_31),
    .I2(n1542_32),
    .I3(n1542_33) 
);
defparam n1542_s26.INIT=16'hFAF3;
  LUT4 n1543_s26 (
    .F(n1543_31),
    .I0(n1543_32),
    .I1(ff_nx_tmp[9]),
    .I2(n1543_33),
    .I3(n1543_34) 
);
defparam n1543_s26.INIT=16'hAA3C;
  LUT4 n1544_s24 (
    .F(n1544_29),
    .I0(n1544_30),
    .I1(n1544_31),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1544_s24.INIT=16'h3CCA;
  LUT4 n1545_s24 (
    .F(n1545_29),
    .I0(n1545_30),
    .I1(ff_nx_tmp[7]),
    .I2(n1545_31),
    .I3(n1543_34) 
);
defparam n1545_s24.INIT=16'hAAC3;
  LUT4 n1546_s24 (
    .F(n1546_29),
    .I0(n1546_30),
    .I1(n1543_34),
    .I2(n1546_31),
    .I3(n1546_32) 
);
defparam n1546_s24.INIT=16'h04FF;
  LUT4 n1547_s24 (
    .F(n1547_29),
    .I0(n1547_30),
    .I1(n1547_31),
    .I2(n1547_32),
    .I3(n1542_33) 
);
defparam n1547_s24.INIT=16'hEE0F;
  LUT4 n1548_s24 (
    .F(n1548_29),
    .I0(n1546_30),
    .I1(n1548_30),
    .I2(n1548_31),
    .I3(n1543_34) 
);
defparam n1548_s24.INIT=16'h110F;
  LUT4 n1549_s24 (
    .F(n1549_29),
    .I0(n1549_30),
    .I1(ff_nx_tmp[3]),
    .I2(n1549_31),
    .I3(n1543_34) 
);
defparam n1549_s24.INIT=16'hAAC3;
  LUT4 n1550_s24 (
    .F(n1550_29),
    .I0(n1546_30),
    .I1(n1550_30),
    .I2(n1550_31),
    .I3(n1543_34) 
);
defparam n1550_s24.INIT=16'h11F0;
  LUT4 n1551_s24 (
    .F(n1551_29),
    .I0(n1551_30),
    .I1(n1551_31),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1551_s24.INIT=16'h3CCA;
  LUT4 n1552_s25 (
    .F(n1552_30),
    .I0(n1546_30),
    .I1(n1552_31),
    .I2(ff_nx_tmp[0]),
    .I3(n1543_34) 
);
defparam n1552_s25.INIT=16'h110F;
  LUT4 n1553_s30 (
    .F(n1553_37),
    .I0(n944_2),
    .I1(n715_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1553_s30.INIT=16'h0AC0;
  LUT4 n1554_s28 (
    .F(n1554_33),
    .I0(ff_state[2]),
    .I1(n716_1),
    .I2(n1554_34),
    .I3(ff_state[3]) 
);
defparam n1554_s28.INIT=16'h0F88;
  LUT4 n1555_s26 (
    .F(n1555_30),
    .I0(n1555_36),
    .I1(n946_2),
    .I2(ff_state[2]),
    .I3(n1555_32) 
);
defparam n1555_s26.INIT=16'hFC05;
  LUT4 n1556_s25 (
    .F(n1556_29),
    .I0(n947_2),
    .I1(n1556_30),
    .I2(ff_state[2]),
    .I3(n1556_31) 
);
defparam n1556_s25.INIT=16'hF30A;
  LUT4 n1557_s25 (
    .F(n1557_29),
    .I0(n948_2),
    .I1(n1557_30),
    .I2(ff_state[2]),
    .I3(n1557_31) 
);
defparam n1557_s25.INIT=16'hF30A;
  LUT4 n1558_s25 (
    .F(n1558_29),
    .I0(n949_2),
    .I1(n1558_35),
    .I2(ff_state[2]),
    .I3(n1558_31) 
);
defparam n1558_s25.INIT=16'hF30A;
  LUT4 n1559_s25 (
    .F(n1559_29),
    .I0(n950_2),
    .I1(n1559_35),
    .I2(ff_state[2]),
    .I3(n1559_31) 
);
defparam n1559_s25.INIT=16'hF30A;
  LUT4 n1560_s25 (
    .F(n1560_29),
    .I0(n951_2),
    .I1(n1560_30),
    .I2(ff_state[2]),
    .I3(n1560_31) 
);
defparam n1560_s25.INIT=16'hF30A;
  LUT4 n1561_s25 (
    .F(n1561_29),
    .I0(n952_2),
    .I1(n1561_35),
    .I2(ff_state[2]),
    .I3(n1561_31) 
);
defparam n1561_s25.INIT=16'hF30A;
  LUT4 n1562_s25 (
    .F(n1562_29),
    .I0(n953_2),
    .I1(n1562_30),
    .I2(ff_state[2]),
    .I3(n1562_31) 
);
defparam n1562_s25.INIT=16'hF30A;
  LUT4 n1563_s26 (
    .F(n1563_30),
    .I0(n1563_31),
    .I1(n954_2),
    .I2(ff_state[2]),
    .I3(n1563_32) 
);
defparam n1563_s26.INIT=16'h05FC;
  LUT3 n1575_s21 (
    .F(n1575_25),
    .I0(ff_r36r37_dx[8]),
    .I1(n1575_26),
    .I2(ff_state[3]) 
);
defparam n1575_s21.INIT=8'h3A;
  LUT3 n1576_s21 (
    .F(n1576_25),
    .I0(ff_r36r37_dx[7]),
    .I1(n1576_26),
    .I2(ff_state[3]) 
);
defparam n1576_s21.INIT=8'h3A;
  LUT3 n1577_s21 (
    .F(n1577_25),
    .I0(ff_r36r37_dx[6]),
    .I1(n1577_26),
    .I2(ff_state[3]) 
);
defparam n1577_s21.INIT=8'h3A;
  LUT3 n1578_s21 (
    .F(n1578_25),
    .I0(ff_r36r37_dx[5]),
    .I1(n1578_26),
    .I2(ff_state[3]) 
);
defparam n1578_s21.INIT=8'h3A;
  LUT3 n1579_s21 (
    .F(n1579_25),
    .I0(ff_r36r37_dx[4]),
    .I1(n1579_26),
    .I2(ff_state[3]) 
);
defparam n1579_s21.INIT=8'h3A;
  LUT3 n1580_s21 (
    .F(n1580_25),
    .I0(ff_r36r37_dx[3]),
    .I1(n1580_26),
    .I2(ff_state[3]) 
);
defparam n1580_s21.INIT=8'h3A;
  LUT3 n1581_s21 (
    .F(n1581_25),
    .I0(ff_r36r37_dx[2]),
    .I1(n1581_26),
    .I2(ff_state[3]) 
);
defparam n1581_s21.INIT=8'h3A;
  LUT3 n1582_s21 (
    .F(n1582_25),
    .I0(ff_r36r37_dx[1]),
    .I1(n1582_26),
    .I2(ff_state[3]) 
);
defparam n1582_s21.INIT=8'h3A;
  LUT3 n1583_s21 (
    .F(n1583_25),
    .I0(ff_r36r37_dx[0]),
    .I1(n1583_26),
    .I2(ff_state[3]) 
);
defparam n1583_s21.INIT=8'h3A;
  LUT3 n1584_s19 (
    .F(n1584_23),
    .I0(ff_r34r35_sy[9]),
    .I1(ff_r38r39_dy[9]),
    .I2(ff_state[3]) 
);
defparam n1584_s19.INIT=8'hCA;
  LUT3 n1585_s18 (
    .F(n1585_22),
    .I0(ff_r34r35_sy[8]),
    .I1(ff_r38r39_dy[8]),
    .I2(ff_state[3]) 
);
defparam n1585_s18.INIT=8'hCA;
  LUT3 n1586_s18 (
    .F(n1586_22),
    .I0(ff_r34r35_sy[7]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_state[3]) 
);
defparam n1586_s18.INIT=8'hCA;
  LUT3 n1587_s18 (
    .F(n1587_22),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r38r39_dy[6]),
    .I2(ff_state[3]) 
);
defparam n1587_s18.INIT=8'hCA;
  LUT3 n1588_s18 (
    .F(n1588_22),
    .I0(ff_r34r35_sy[5]),
    .I1(ff_r38r39_dy[5]),
    .I2(ff_state[3]) 
);
defparam n1588_s18.INIT=8'hCA;
  LUT3 n1589_s18 (
    .F(n1589_22),
    .I0(ff_r34r35_sy[4]),
    .I1(ff_r38r39_dy[4]),
    .I2(ff_state[3]) 
);
defparam n1589_s18.INIT=8'hCA;
  LUT3 n1590_s18 (
    .F(n1590_22),
    .I0(ff_r34r35_sy[3]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_state[3]) 
);
defparam n1590_s18.INIT=8'hCA;
  LUT3 n1591_s18 (
    .F(n1591_22),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r38r39_dy[2]),
    .I2(ff_state[3]) 
);
defparam n1591_s18.INIT=8'hCA;
  LUT3 n1592_s18 (
    .F(n1592_22),
    .I0(ff_r34r35_sy[1]),
    .I1(ff_r38r39_dy[1]),
    .I2(ff_state[3]) 
);
defparam n1592_s18.INIT=8'hCA;
  LUT3 n1593_s18 (
    .F(n1593_22),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r38r39_dy[0]),
    .I2(ff_state[3]) 
);
defparam n1593_s18.INIT=8'hCA;
  LUT3 n1594_s18 (
    .F(n1594_22),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_dx_tmp[8]),
    .I2(ff_state[3]) 
);
defparam n1594_s18.INIT=8'hCA;
  LUT3 n1595_s18 (
    .F(n1595_22),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_dx_tmp[7]),
    .I2(ff_state[3]) 
);
defparam n1595_s18.INIT=8'hCA;
  LUT3 n1596_s18 (
    .F(n1596_22),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_dx_tmp[6]),
    .I2(ff_state[3]) 
);
defparam n1596_s18.INIT=8'hCA;
  LUT3 n1597_s18 (
    .F(n1597_22),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_dx_tmp[5]),
    .I2(ff_state[3]) 
);
defparam n1597_s18.INIT=8'hCA;
  LUT3 n1598_s18 (
    .F(n1598_22),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_dx_tmp[4]),
    .I2(ff_state[3]) 
);
defparam n1598_s18.INIT=8'hCA;
  LUT3 n1599_s18 (
    .F(n1599_22),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_dx_tmp[3]),
    .I2(ff_state[3]) 
);
defparam n1599_s18.INIT=8'hCA;
  LUT3 n1600_s18 (
    .F(n1600_22),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_dx_tmp[2]),
    .I2(ff_state[3]) 
);
defparam n1600_s18.INIT=8'hCA;
  LUT3 n1601_s18 (
    .F(n1601_22),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_dx_tmp[1]),
    .I2(ff_state[3]) 
);
defparam n1601_s18.INIT=8'hCA;
  LUT3 n1602_s18 (
    .F(n1602_22),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_dx_tmp[0]),
    .I2(ff_state[3]) 
);
defparam n1602_s18.INIT=8'hCA;
  LUT3 n2255_s1 (
    .F(n2255_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2255_5) 
);
defparam n2255_s1.INIT=8'h80;
  LUT3 n2278_s1 (
    .F(n2278_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2255_5) 
);
defparam n2278_s1.INIT=8'h40;
  LUT4 n2280_s1 (
    .F(n2280_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2280_5) 
);
defparam n2280_s1.INIT=16'h4000;
  LUT3 n2298_s1 (
    .F(n2298_4),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(n2255_5) 
);
defparam n2298_s1.INIT=8'h40;
  LUT3 n2317_s1 (
    .F(n2317_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n2255_5) 
);
defparam n2317_s1.INIT=8'h10;
  LUT4 n2318_s1 (
    .F(n2318_4),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(n3494_8),
    .I3(n2280_5) 
);
defparam n2318_s1.INIT=16'h1000;
  LUT2 \vdp_command_processor.maxxmask_1_s2  (
    .F(\vdp_command_processor.maxxmask_1_6 ),
    .I0(ff_reset[6]),
    .I1(ff_enable) 
);
defparam \vdp_command_processor.maxxmask_1_s2 .INIT=4'h8;
  LUT3 ff_r34r35_sy_9_s2 (
    .F(ff_r34r35_sy_9_6),
    .I0(ff_r34r35_sy_9_25),
    .I1(ff_r34r35_sy_9_8),
    .I2(ff_enable) 
);
defparam ff_r34r35_sy_9_s2.INIT=8'hE0;
  LUT4 ff_r34r35_sy_7_s2 (
    .F(ff_r34r35_sy_7_6),
    .I0(ff_r34r35_sy_7_10),
    .I1(ff_r34r35_sy_7_8),
    .I2(ff_r34r35_sy_9_25),
    .I3(ff_enable) 
);
defparam ff_r34r35_sy_7_s2.INIT=16'hF800;
  LUT3 ff_r46_cmr_7_s2 (
    .F(ff_r46_cmr_7_5),
    .I0(ff_vram_wr_req_8),
    .I1(ff_r46_cmr_7_9),
    .I2(ff_r46_cmr_7_7) 
);
defparam ff_r46_cmr_7_s2.INIT=8'hF8;
  LUT4 ff_vdpcmd_start_s2 (
    .F(ff_vdpcmd_start_6),
    .I0(ff_vram_wr_req_8),
    .I1(n1543_34),
    .I2(ff_vdpcmd_start_7),
    .I3(ff_r46_cmr_7_7) 
);
defparam ff_vdpcmd_start_s2.INIT=16'hFF80;
  LUT4 ff_s2_ce_s4 (
    .F(ff_s2_ce_8),
    .I0(n1543_34),
    .I1(ff_vdpcmd_start_7),
    .I2(ff_r46_cmr_7_9),
    .I3(ff_vram_wr_req_8) 
);
defparam ff_s2_ce_s4.INIT=16'hF800;
  LUT3 ff_s2_tr_s2 (
    .F(ff_s2_tr_6),
    .I0(n1646_7),
    .I1(ff_s2_tr_11),
    .I2(ff_enable) 
);
defparam ff_s2_tr_s2.INIT=8'hD0;
  LUT2 \vdp_command_processor.ff_current_y_9_s2  (
    .F(\vdp_command_processor.ff_current_y_9_6 ),
    .I0(ff_enable),
    .I1(n1968_4) 
);
defparam \vdp_command_processor.ff_current_y_9_s2 .INIT=4'h8;
  LUT4 ff_r38r39_dy_9_s3 (
    .F(ff_r38r39_dy_9_7),
    .I0(ff_r38r39_dy_9_8),
    .I1(ff_r38r39_dy_9_18),
    .I2(ff_r38r39_dy_9_10),
    .I3(ff_r38r39_dy_9_11) 
);
defparam ff_r38r39_dy_9_s3.INIT=16'h0007;
  LUT4 ff_r38r39_dy_7_s3 (
    .F(ff_r38r39_dy_7_7),
    .I0(ff_r38r39_dy_9_8),
    .I1(ff_r38r39_dy_9_18),
    .I2(ff_r38r39_dy_9_10),
    .I3(ff_r38r39_dy_7_10) 
);
defparam ff_r38r39_dy_7_s3.INIT=16'h0007;
  LUT4 ff_s8s9_sx_tmp_10_s5 (
    .F(ff_s8s9_sx_tmp_10_9),
    .I0(ff_vdpcmd_start_7),
    .I1(ff_s8s9_sx_tmp_10_10),
    .I2(ff_s8s9_sx_tmp_10_18),
    .I3(ff_s8s9_sx_tmp_10_12) 
);
defparam ff_s8s9_sx_tmp_10_s5.INIT=16'h0B00;
  LUT4 ff_s8s9_sx_tmp_9_s5 (
    .F(ff_s8s9_sx_tmp_9_9),
    .I0(ff_s8s9_sx_tmp_9_10),
    .I1(n1543_34),
    .I2(ff_s8s9_sx_tmp_10_18),
    .I3(ff_s8s9_sx_tmp_9_13) 
);
defparam ff_s8s9_sx_tmp_9_s5.INIT=16'h0700;
  LUT4 ff_dx_tmp_9_s5 (
    .F(ff_dx_tmp_9_9),
    .I0(ff_s8s9_sx_tmp_9_10),
    .I1(\vdp_command_processor.ff_initializing_8 ),
    .I2(ff_dx_tmp_9_15),
    .I3(ff_vram_wr_req_8) 
);
defparam ff_dx_tmp_9_s5.INIT=16'h4F00;
  LUT4 ff_vram_wdata_7_s5 (
    .F(ff_vram_wdata_7_8),
    .I0(ff_vram_wdata_7_9),
    .I1(ff_vram_wdata_7_36),
    .I2(ff_vram_wdata_7_11),
    .I3(ff_vram_wr_req_8) 
);
defparam ff_vram_wdata_7_s5.INIT=16'hE000;
  LUT4 ff_nx_tmp_9_s4 (
    .F(ff_nx_tmp_9_8),
    .I0(ff_s8s9_sx_tmp_9_10),
    .I1(n1543_34),
    .I2(ff_nx_tmp_9_9),
    .I3(ff_reset[6]) 
);
defparam ff_nx_tmp_9_s4.INIT=16'h7000;
  LUT4 ff_state_1_s6 (
    .F(ff_state_3_9),
    .I0(ff_state[1]),
    .I1(n3494_4),
    .I2(ff_state_1_11),
    .I3(ff_state_1_12) 
);
defparam ff_state_1_s6.INIT=16'h00FB;
  LUT4 ff_state_0_s7 (
    .F(ff_state_0_11),
    .I0(n3494_4),
    .I1(ff_state_0_12),
    .I2(ff_state_0_15),
    .I3(ff_state_1_12) 
);
defparam ff_state_0_s7.INIT=16'h00DF;
  LUT4 ff_state_2_s8 (
    .F(ff_state_2_12),
    .I0(n3494_4),
    .I1(ff_state[1]),
    .I2(ff_s8s9_sx_tmp_10_18),
    .I3(ff_state_0_11) 
);
defparam ff_state_2_s8.INIT=16'hDF00;
  LUT4 n1788_s11 (
    .F(n1788_15),
    .I0(n1788_16),
    .I1(n1788_17),
    .I2(n1788_18),
    .I3(n3494_4) 
);
defparam n1788_s11.INIT=16'hFE00;
  LUT4 n1574_s23 (
    .F(n1574_28),
    .I0(n957_1),
    .I1(ff_dx_tmp[9]),
    .I2(n1574_29),
    .I3(ff_state[3]) 
);
defparam n1574_s23.INIT=16'hCA00;
  LUT2 n1518_s21 (
    .F(n1518_26),
    .I0(ff_state[3]),
    .I1(ff_vdpcmd_start) 
);
defparam n1518_s21.INIT=4'h4;
  LUT4 n1790_s7 (
    .F(n1790_11),
    .I0(n1790_12),
    .I1(n1790_13),
    .I2(n1790_14),
    .I3(n3494_4) 
);
defparam n1790_s7.INIT=16'hFE00;
  LUT4 n1789_s6 (
    .F(n1789_10),
    .I0(n1789_11),
    .I1(n1789_12),
    .I2(n3494_4),
    .I3(n1789_13) 
);
defparam n1789_s6.INIT=16'h00B0;
  LUT4 n1787_s6 (
    .F(n1787_10),
    .I0(n1787_11),
    .I1(n1787_12),
    .I2(n3494_4),
    .I3(n1787_13) 
);
defparam n1787_s6.INIT=16'h00D0;
  LUT4 n1786_s1 (
    .F(n1786_5),
    .I0(n1786_6),
    .I1(n313_6),
    .I2(reg_r25_cmd_Z),
    .I3(n3494_4) 
);
defparam n1786_s1.INIT=16'h00F4;
  LUT2 n318_s2 (
    .F(n318_6),
    .I0(n1537_31),
    .I1(ff_vdpcmd_vram_rdata[4]) 
);
defparam n318_s2.INIT=4'h4;
  LUT2 n317_s2 (
    .F(n317_6),
    .I0(n1537_31),
    .I1(ff_vdpcmd_vram_rdata[5]) 
);
defparam n317_s2.INIT=4'h4;
  LUT2 n316_s2 (
    .F(n316_6),
    .I0(n1537_31),
    .I1(ff_vdpcmd_vram_rdata[6]) 
);
defparam n316_s2.INIT=4'h4;
  LUT2 n315_s2 (
    .F(n315_6),
    .I0(n1537_31),
    .I1(ff_vdpcmd_vram_rdata[7]) 
);
defparam n315_s2.INIT=4'h4;
  LUT4 n1646_s3 (
    .F(n1646_7),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(w_vdpcmd_tr_clr_req),
    .I3(n1646_10) 
);
defparam n1646_s3.INIT=16'h00D7;
  LUT2 n225_s1 (
    .F(n225_5),
    .I0(ff_enable),
    .I1(ff_pre_x_cnt_start1[5]) 
);
defparam n225_s1.INIT=4'hE;
  LUT4 ff_r44_clr_7_s5 (
    .F(ff_r44_clr_7_9),
    .I0(ff_r38r39_dy_9_18),
    .I1(ff_r44_clr_7_10),
    .I2(ff_r44_clr_7_11),
    .I3(ff_r44_clr_7_12) 
);
defparam ff_r44_clr_7_s5.INIT=16'h0700;
  LUT4 ff_r44_clr_3_s5 (
    .F(ff_r44_clr_3_9),
    .I0(ff_r38r39_dy_9_18),
    .I1(ff_r44_clr_7_11),
    .I2(ff_r44_clr_3_10),
    .I3(ff_r44_clr_7_10) 
);
defparam ff_r44_clr_3_s5.INIT=16'h1030;
  LUT4 ff_r44_clr_1_s5 (
    .F(ff_r44_clr_1_9),
    .I0(ff_r44_clr_1_10),
    .I1(n3494_4),
    .I2(ff_r44_clr_7_11),
    .I3(ff_r44_clr_1_11) 
);
defparam ff_r44_clr_1_s5.INIT=16'h000B;
  LUT2 n3494_s1 (
    .F(n3494_4),
    .I0(w_vdpcmd_reg_wr_req),
    .I1(w_vdpcmd_reg_write_ack) 
);
defparam n3494_s1.INIT=4'h9;
  LUT2 n190_s2 (
    .F(n190_5),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]) 
);
defparam n190_s2.INIT=4'h8;
  LUT4 n311_s2 (
    .F(n311_5),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(ff_vdpcmd_vram_rdata[7]),
    .I2(n313_6),
    .I3(n190_6) 
);
defparam n311_s2.INIT=16'h4000;
  LUT4 n312_s1 (
    .F(n312_4),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(ff_vdpcmd_vram_rdata[6]),
    .I2(n313_6),
    .I3(n190_6) 
);
defparam n312_s1.INIT=16'h4000;
  LUT3 n313_s1 (
    .F(n313_4),
    .I0(n305_9),
    .I1(ff_vdpcmd_vram_rdata[5]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n313_s1.INIT=8'hCA;
  LUT4 n313_s2 (
    .F(n313_5),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r0_disp_mode[2]) 
);
defparam n313_s2.INIT=16'hFB8F;
  LUT2 n313_s3 (
    .F(n313_6),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]) 
);
defparam n313_s3.INIT=4'h1;
  LUT3 n314_s1 (
    .F(n314_4),
    .I0(n306_9),
    .I1(ff_vdpcmd_vram_rdata[4]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n314_s1.INIT=8'hCA;
  LUT3 n1804_s1 (
    .F(n1804_4),
    .I0(ff_r42r43_ny[7]),
    .I1(ff_r42r43_ny[8]),
    .I2(n1806_7) 
);
defparam n1804_s1.INIT=8'h10;
  LUT2 n1805_s1 (
    .F(n1805_4),
    .I0(ff_r42r43_ny[7]),
    .I1(n1806_7) 
);
defparam n1805_s1.INIT=4'h4;
  LUT4 n1808_s1 (
    .F(n1808_4),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(n1811_4) 
);
defparam n1808_s1.INIT=16'h0100;
  LUT2 n1811_s1 (
    .F(n1811_4),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]) 
);
defparam n1811_s1.INIT=4'h1;
  LUT4 n1967_s1 (
    .F(n1967_4),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(n313_6) 
);
defparam n1967_s1.INIT=16'h1800;
  LUT4 n1967_s2 (
    .F(n1967_5),
    .I0(\vdp_command_processor.ff_current_y [8]),
    .I1(n1585_22),
    .I2(n1967_4),
    .I3(n1968_4) 
);
defparam n1967_s2.INIT=16'h03F5;
  LUT4 n1968_s1 (
    .F(n1968_4),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr_clr_req),
    .I2(w_vdpcmd_tr_clr_ack),
    .I3(n1968_6) 
);
defparam n1968_s1.INIT=16'h8200;
  LUT4 n1968_s2 (
    .F(n1968_5),
    .I0(\vdp_command_processor.ff_current_y [8]),
    .I1(\vdp_command_processor.ff_current_y [7]),
    .I2(n1968_4),
    .I3(n1967_4) 
);
defparam n1968_s2.INIT=16'hF503;
  LUT4 n1969_s1 (
    .F(n1969_4),
    .I0(\vdp_command_processor.ff_current_y [7]),
    .I1(\vdp_command_processor.ff_current_y [6]),
    .I2(n1968_4),
    .I3(n1967_4) 
);
defparam n1969_s1.INIT=16'hF503;
  LUT4 n1970_s1 (
    .F(n1970_4),
    .I0(\vdp_command_processor.ff_current_y [6]),
    .I1(\vdp_command_processor.ff_current_y [5]),
    .I2(n1968_4),
    .I3(n1967_4) 
);
defparam n1970_s1.INIT=16'hF503;
  LUT4 n1971_s1 (
    .F(n1971_4),
    .I0(\vdp_command_processor.ff_current_y [5]),
    .I1(\vdp_command_processor.ff_current_y [4]),
    .I2(n1968_4),
    .I3(n1967_4) 
);
defparam n1971_s1.INIT=16'hF503;
  LUT4 n1972_s1 (
    .F(n1972_4),
    .I0(\vdp_command_processor.ff_current_y [4]),
    .I1(\vdp_command_processor.ff_current_y [3]),
    .I2(n1968_4),
    .I3(n1967_4) 
);
defparam n1972_s1.INIT=16'hF503;
  LUT4 n1973_s1 (
    .F(n1973_4),
    .I0(\vdp_command_processor.ff_current_y [3]),
    .I1(\vdp_command_processor.ff_current_y [2]),
    .I2(n1968_4),
    .I3(n1967_4) 
);
defparam n1973_s1.INIT=16'hF503;
  LUT4 n1974_s1 (
    .F(n1974_4),
    .I0(\vdp_command_processor.ff_current_y [2]),
    .I1(\vdp_command_processor.ff_current_y [1]),
    .I2(n1968_4),
    .I3(n1967_4) 
);
defparam n1974_s1.INIT=16'hF503;
  LUT4 n1975_s1 (
    .F(n1975_4),
    .I0(\vdp_command_processor.ff_current_y [1]),
    .I1(\vdp_command_processor.ff_current_y [0]),
    .I2(n1968_4),
    .I3(n1967_4) 
);
defparam n1975_s1.INIT=16'hF503;
  LUT4 n1976_s1 (
    .F(n1976_4),
    .I0(n1976_6),
    .I1(n1977_4),
    .I2(reg_r0_disp_mode[2]),
    .I3(n37_9) 
);
defparam n1976_s1.INIT=16'hCACC;
  LUT3 n1976_s2 (
    .F(n1976_5),
    .I0(n1593_22),
    .I1(\vdp_command_processor.ff_current_y [0]),
    .I2(n1968_4) 
);
defparam n1976_s2.INIT=8'h53;
  LUT3 n1977_s1 (
    .F(n1977_4),
    .I0(n1595_22),
    .I1(\vdp_command_processor.ff_current_x [7]),
    .I2(n1968_4) 
);
defparam n1977_s1.INIT=8'h53;
  LUT3 n1978_s1 (
    .F(n1978_4),
    .I0(n1596_22),
    .I1(\vdp_command_processor.ff_current_x [6]),
    .I2(n1968_4) 
);
defparam n1978_s1.INIT=8'h53;
  LUT3 n1978_s2 (
    .F(n1978_5),
    .I0(n1979_4),
    .I1(n1977_4),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1978_s2.INIT=8'hCA;
  LUT3 n1979_s1 (
    .F(n1979_4),
    .I0(n1597_22),
    .I1(\vdp_command_processor.ff_current_x [5]),
    .I2(n1968_4) 
);
defparam n1979_s1.INIT=8'h53;
  LUT3 n1980_s1 (
    .F(n1980_4),
    .I0(n1598_22),
    .I1(\vdp_command_processor.ff_current_x [4]),
    .I2(n1968_4) 
);
defparam n1980_s1.INIT=8'h53;
  LUT3 n1980_s2 (
    .F(n1980_5),
    .I0(n1981_4),
    .I1(n1979_4),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1980_s2.INIT=8'hCA;
  LUT3 n1981_s1 (
    .F(n1981_4),
    .I0(n1599_22),
    .I1(\vdp_command_processor.ff_current_x [3]),
    .I2(n1968_4) 
);
defparam n1981_s1.INIT=8'h53;
  LUT3 n1981_s2 (
    .F(n1981_5),
    .I0(n1982_4),
    .I1(n1980_4),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1981_s2.INIT=8'hCA;
  LUT3 n1982_s1 (
    .F(n1982_4),
    .I0(n1600_22),
    .I1(\vdp_command_processor.ff_current_x [2]),
    .I2(n1968_4) 
);
defparam n1982_s1.INIT=8'h53;
  LUT3 n1982_s2 (
    .F(n1982_5),
    .I0(n1983_5),
    .I1(n1981_4),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1982_s2.INIT=8'hCA;
  LUT3 n1983_s1 (
    .F(n1983_4),
    .I0(n1982_4),
    .I1(n1983_6),
    .I2(w_vdp_mode_is_highres) 
);
defparam n1983_s1.INIT=8'hAC;
  LUT3 n1983_s2 (
    .F(n1983_5),
    .I0(n1601_22),
    .I1(\vdp_command_processor.ff_current_x [1]),
    .I2(n1968_4) 
);
defparam n1983_s2.INIT=8'h53;
  LUT4 n1527_s31 (
    .F(n1527_35),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(ff_enable),
    .I2(n1527_40),
    .I3(ff_s2_ce) 
);
defparam n1527_s31.INIT=16'hF100;
  LUT4 n1531_s25 (
    .F(n1531_29),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(n196_10),
    .I2(ff_enable),
    .I3(ff_s2_ce) 
);
defparam n1531_s25.INIT=16'h3500;
  LUT4 n1535_s29 (
    .F(n1535_33),
    .I0(n1535_36),
    .I1(n1535_37),
    .I2(ff_vdpcmd_vram_rdata[7]),
    .I3(n1535_38) 
);
defparam n1535_s29.INIT=16'hBB0F;
  LUT4 n1535_s30 (
    .F(n1535_34),
    .I0(n1535_64),
    .I1(n1535_40),
    .I2(n1535_41),
    .I3(n1535_42) 
);
defparam n1535_s30.INIT=16'h0D00;
  LUT4 n1535_s31 (
    .F(n1535_35),
    .I0(n1535_43),
    .I1(ff_r44_clr[7]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1535_s31.INIT=16'h3AF3;
  LUT4 n1536_s27 (
    .F(n1536_31),
    .I0(n312_3),
    .I1(n1536_35),
    .I2(n1536_36),
    .I3(n1536_37) 
);
defparam n1536_s27.INIT=16'h5C00;
  LUT4 n1536_s28 (
    .F(n1536_32),
    .I0(n1536_38),
    .I1(n1536_39),
    .I2(n1535_38),
    .I3(n1536_59) 
);
defparam n1536_s28.INIT=16'hDF00;
  LUT4 n1536_s29 (
    .F(n1536_33),
    .I0(n1536_41),
    .I1(n1537_31),
    .I2(n1536_42),
    .I3(ff_vram_wr_req_7) 
);
defparam n1536_s29.INIT=16'h0D00;
  LUT4 n1536_s30 (
    .F(n1536_34),
    .I0(n1536_43),
    .I1(ff_r44_clr[6]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1536_s30.INIT=16'h3AF3;
  LUT4 n1537_s27 (
    .F(n1537_31),
    .I0(reg_r0_disp_mode[1]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[2]),
    .I3(n313_6) 
);
defparam n1537_s27.INIT=16'h2C00;
  LUT4 n1537_s28 (
    .F(n1537_32),
    .I0(n1537_35),
    .I1(n1537_36),
    .I2(ff_vdpcmd_vram_rdata[5]),
    .I3(n1536_36) 
);
defparam n1537_s28.INIT=16'h0FBB;
  LUT4 n1537_s29 (
    .F(n1537_33),
    .I0(n1535_37),
    .I1(n1535_36),
    .I2(n1537_37),
    .I3(n1537_44) 
);
defparam n1537_s29.INIT=16'hF200;
  LUT4 n1537_s30 (
    .F(n1537_34),
    .I0(n1537_39),
    .I1(ff_r44_clr[5]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1537_s30.INIT=16'h3AF3;
  LUT4 n1538_s27 (
    .F(n1538_31),
    .I0(n1538_34),
    .I1(n1538_35),
    .I2(n1536_36),
    .I3(ff_r46_cmr[2]) 
);
defparam n1538_s27.INIT=16'h3335;
  LUT4 n1538_s28 (
    .F(n1538_32),
    .I0(n1536_39),
    .I1(n1536_38),
    .I2(n1537_37),
    .I3(n1538_40) 
);
defparam n1538_s28.INIT=16'hF400;
  LUT4 n1538_s29 (
    .F(n1538_33),
    .I0(n1538_37),
    .I1(ff_r44_clr[4]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1538_s29.INIT=16'h3AF3;
  LUT4 n1539_s27 (
    .F(n1539_31),
    .I0(n1535_36),
    .I1(n1535_37),
    .I2(ff_vdpcmd_vram_rdata[3]),
    .I3(n1539_34) 
);
defparam n1539_s27.INIT=16'hBB0F;
  LUT4 n1539_s28 (
    .F(n1539_32),
    .I0(n311_7),
    .I1(n1539_39),
    .I2(n1535_40),
    .I3(ff_vram_wr_req_7) 
);
defparam n1539_s28.INIT=16'hFE00;
  LUT4 n1539_s29 (
    .F(n1539_33),
    .I0(n1539_36),
    .I1(ff_r44_clr[3]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1539_s29.INIT=16'h3AF3;
  LUT4 n1540_s27 (
    .F(n1540_31),
    .I0(n1536_38),
    .I1(n1536_39),
    .I2(ff_vdpcmd_vram_rdata[2]),
    .I3(n1539_34) 
);
defparam n1540_s27.INIT=16'hDD0F;
  LUT4 n1540_s28 (
    .F(n1540_32),
    .I0(n1540_34),
    .I1(n1540_35),
    .I2(n311_7),
    .I3(ff_vram_wr_req_7) 
);
defparam n1540_s28.INIT=16'hF100;
  LUT4 n1540_s29 (
    .F(n1540_33),
    .I0(n1540_36),
    .I1(ff_r44_clr[2]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1540_s29.INIT=16'h3AF3;
  LUT4 n1541_s27 (
    .F(n1541_31),
    .I0(n1535_36),
    .I1(n1535_37),
    .I2(ff_vdpcmd_vram_rdata[1]),
    .I3(n1541_33) 
);
defparam n1541_s27.INIT=16'h0FBB;
  LUT4 n1541_s28 (
    .F(n1541_32),
    .I0(n1541_34),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_r44_clr[1]) 
);
defparam n1541_s28.INIT=16'h07C4;
  LUT4 n1542_s27 (
    .F(n1542_31),
    .I0(n1541_33),
    .I1(ff_vdpcmd_vram_rdata[0]),
    .I2(n1542_34),
    .I3(ff_state[2]) 
);
defparam n1542_s27.INIT=16'hF077;
  LUT4 n1542_s28 (
    .F(n1542_32),
    .I0(n1536_38),
    .I1(n1536_39),
    .I2(n1541_33),
    .I3(ff_vram_wr_req_7) 
);
defparam n1542_s28.INIT=16'h0200;
  LUT2 n1542_s29 (
    .F(n1542_33),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1542_s29.INIT=4'h9;
  LUT4 n1543_s27 (
    .F(n1543_32),
    .I0(\vdp_command_processor.ff_nx_count [9]),
    .I1(n171_7),
    .I2(n1546_30),
    .I3(ff_enable) 
);
defparam n1543_s27.INIT=16'h0C0A;
  LUT4 n1543_s28 (
    .F(n1543_33),
    .I0(n1543_35),
    .I1(n1543_36),
    .I2(ff_nx_tmp[7]),
    .I3(n1542_33) 
);
defparam n1543_s28.INIT=16'h3002;
  LUT2 n1543_s29 (
    .F(n1543_34),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam n1543_s29.INIT=4'h1;
  LUT4 n1544_s25 (
    .F(n1544_30),
    .I0(\vdp_command_processor.ff_nx_count [8]),
    .I1(n172_3),
    .I2(n1546_30),
    .I3(ff_enable) 
);
defparam n1544_s25.INIT=16'h0C0A;
  LUT4 n1544_s26 (
    .F(n1544_31),
    .I0(n1542_33),
    .I1(ff_nx_tmp[7]),
    .I2(n1544_32),
    .I3(ff_nx_tmp[8]) 
);
defparam n1544_s26.INIT=16'h5CA3;
  LUT4 n1545_s25 (
    .F(n1545_30),
    .I0(\vdp_command_processor.ff_nx_count [7]),
    .I1(n173_3),
    .I2(n1546_30),
    .I3(ff_enable) 
);
defparam n1545_s25.INIT=16'h0C0A;
  LUT4 n1545_s26 (
    .F(n1545_31),
    .I0(ff_nx_tmp[6]),
    .I1(n1545_32),
    .I2(n1543_35),
    .I3(ff_s8s9_sx_tmp_10_10) 
);
defparam n1545_s26.INIT=16'h770F;
  LUT2 n1546_s25 (
    .F(n1546_30),
    .I0(ff_state[0]),
    .I1(n315_3592) 
);
defparam n1546_s25.INIT=4'h4;
  LUT3 n1546_s26 (
    .F(n1546_31),
    .I0(\vdp_command_processor.ff_nx_count [6]),
    .I1(n174_3),
    .I2(ff_enable) 
);
defparam n1546_s26.INIT=8'h35;
  LUT4 n1546_s27 (
    .F(n1546_32),
    .I0(ff_s8s9_sx_tmp_10_10),
    .I1(ff_nx_tmp[6]),
    .I2(n1545_32),
    .I3(n1546_36) 
);
defparam n1546_s27.INIT=16'h00D7;
  LUT4 n1547_s25 (
    .F(n1547_30),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_33),
    .I2(ff_nx_tmp[5]),
    .I3(ff_state[2]) 
);
defparam n1547_s25.INIT=16'h7800;
  LUT4 n1547_s26 (
    .F(n1547_31),
    .I0(\vdp_command_processor.ff_nx_count [5]),
    .I1(n175_3),
    .I2(ff_enable),
    .I3(n1547_37) 
);
defparam n1547_s26.INIT=16'hCA00;
  LUT3 n1547_s27 (
    .F(n1547_32),
    .I0(ff_nx_tmp[4]),
    .I1(n1547_35),
    .I2(ff_nx_tmp[5]) 
);
defparam n1547_s27.INIT=8'h4B;
  LUT3 n1548_s25 (
    .F(n1548_30),
    .I0(\vdp_command_processor.ff_nx_count [4]),
    .I1(n176_3),
    .I2(ff_enable) 
);
defparam n1548_s25.INIT=8'h35;
  LUT4 n1548_s26 (
    .F(n1548_31),
    .I0(n1547_35),
    .I1(n1547_33),
    .I2(ff_nx_tmp[4]),
    .I3(n1542_33) 
);
defparam n1548_s26.INIT=16'hC3A5;
  LUT4 n1549_s25 (
    .F(n1549_30),
    .I0(\vdp_command_processor.ff_nx_count [3]),
    .I1(n177_3),
    .I2(n1546_30),
    .I3(ff_enable) 
);
defparam n1549_s25.INIT=16'h0C0A;
  LUT4 n1549_s26 (
    .F(n1549_31),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(n1542_33) 
);
defparam n1549_s26.INIT=16'h7FFE;
  LUT3 n1550_s25 (
    .F(n1550_30),
    .I0(\vdp_command_processor.ff_nx_count [2]),
    .I1(n178_3),
    .I2(ff_enable) 
);
defparam n1550_s25.INIT=8'h35;
  LUT4 n1550_s26 (
    .F(n1550_31),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(n1542_33),
    .I3(ff_nx_tmp[2]) 
);
defparam n1550_s26.INIT=16'h7E81;
  LUT4 n1551_s25 (
    .F(n1551_30),
    .I0(\vdp_command_processor.ff_nx_count [1]),
    .I1(n179_3),
    .I2(n1546_30),
    .I3(ff_enable) 
);
defparam n1551_s25.INIT=16'h0C0A;
  LUT2 n1551_s26 (
    .F(n1551_31),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]) 
);
defparam n1551_s26.INIT=4'h9;
  LUT3 n1552_s26 (
    .F(n1552_31),
    .I0(\vdp_command_processor.ff_nx_count [0]),
    .I1(n180_3),
    .I2(ff_enable) 
);
defparam n1552_s26.INIT=8'h35;
  LUT3 n1554_s29 (
    .F(n1554_34),
    .I0(n945_2),
    .I1(n1141_1),
    .I2(ff_state[2]) 
);
defparam n1554_s29.INIT=8'h35;
  LUT4 n1555_s28 (
    .F(n1555_32),
    .I0(n1142_1),
    .I1(n717_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1555_s28.INIT=16'hAFC0;
  LUT4 n1556_s26 (
    .F(n1556_30),
    .I0(n1556_32),
    .I1(n1556_33),
    .I2(ff_r40r41_nx[8]),
    .I3(n1546_30) 
);
defparam n1556_s26.INIT=16'hC3AA;
  LUT4 n1556_s27 (
    .F(n1556_31),
    .I0(n718_1),
    .I1(n1143_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1556_s27.INIT=16'hC0AF;
  LUT4 n1557_s26 (
    .F(n1557_30),
    .I0(n1557_32),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_33),
    .I3(n1546_30) 
);
defparam n1557_s26.INIT=16'hC3AA;
  LUT4 n1557_s27 (
    .F(n1557_31),
    .I0(n719_1),
    .I1(n1144_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1557_s27.INIT=16'hC0AF;
  LUT4 n1558_s27 (
    .F(n1558_31),
    .I0(n720_1),
    .I1(n1145_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1558_s27.INIT=16'hC0AF;
  LUT4 n1559_s27 (
    .F(n1559_31),
    .I0(n721_1),
    .I1(n1146_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1559_s27.INIT=16'hC0AF;
  LUT4 n1560_s26 (
    .F(n1560_30),
    .I0(n1560_32),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_33),
    .I3(n1546_30) 
);
defparam n1560_s26.INIT=16'hC3AA;
  LUT4 n1560_s27 (
    .F(n1560_31),
    .I0(n722_1),
    .I1(n1147_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1560_s27.INIT=16'hC0AF;
  LUT4 n1561_s27 (
    .F(n1561_31),
    .I0(n723_1),
    .I1(n1148_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1561_s27.INIT=16'hC0AF;
  LUT4 n1562_s26 (
    .F(n1562_30),
    .I0(n1562_32),
    .I1(n1562_33),
    .I2(ff_r40r41_nx[2]),
    .I3(n1546_30) 
);
defparam n1562_s26.INIT=16'hC3AA;
  LUT4 n1562_s27 (
    .F(n1562_31),
    .I0(n724_1),
    .I1(n1149_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1562_s27.INIT=16'hC0AF;
  LUT4 n1563_s27 (
    .F(n1563_31),
    .I0(n1563_33),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(n1546_30) 
);
defparam n1563_s27.INIT=16'h3CAA;
  LUT4 n1563_s28 (
    .F(n1563_32),
    .I0(n725_1),
    .I1(n1150_1),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1563_s28.INIT=16'h305F;
  LUT3 n1575_s22 (
    .F(n1575_26),
    .I0(n958_1),
    .I1(ff_dx_tmp[8]),
    .I2(n1574_29) 
);
defparam n1575_s22.INIT=8'h35;
  LUT3 n1576_s22 (
    .F(n1576_26),
    .I0(ff_dx_tmp[7]),
    .I1(n959_1),
    .I2(n1574_29) 
);
defparam n1576_s22.INIT=8'h53;
  LUT3 n1577_s22 (
    .F(n1577_26),
    .I0(ff_dx_tmp[6]),
    .I1(n960_1),
    .I2(n1574_29) 
);
defparam n1577_s22.INIT=8'h53;
  LUT3 n1578_s22 (
    .F(n1578_26),
    .I0(ff_dx_tmp[5]),
    .I1(n961_1),
    .I2(n1574_29) 
);
defparam n1578_s22.INIT=8'h53;
  LUT3 n1579_s22 (
    .F(n1579_26),
    .I0(ff_dx_tmp[4]),
    .I1(n962_1),
    .I2(n1574_29) 
);
defparam n1579_s22.INIT=8'h53;
  LUT3 n1580_s22 (
    .F(n1580_26),
    .I0(ff_dx_tmp[3]),
    .I1(n963_1),
    .I2(n1574_29) 
);
defparam n1580_s22.INIT=8'h53;
  LUT3 n1581_s22 (
    .F(n1581_26),
    .I0(ff_dx_tmp[2]),
    .I1(n964_1),
    .I2(n1574_29) 
);
defparam n1581_s22.INIT=8'h53;
  LUT3 n1582_s22 (
    .F(n1582_26),
    .I0(ff_dx_tmp[1]),
    .I1(n965_1),
    .I2(n1574_29) 
);
defparam n1582_s22.INIT=8'h53;
  LUT3 n1583_s22 (
    .F(n1583_26),
    .I0(ff_dx_tmp[0]),
    .I1(n966_1),
    .I2(n1574_29) 
);
defparam n1583_s22.INIT=8'h53;
  LUT3 n2255_s2 (
    .F(n2255_5),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(n3494_8) 
);
defparam n2255_s2.INIT=8'h40;
  LUT2 n2280_s2 (
    .F(n2280_5),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam n2280_s2.INIT=4'h1;
  LUT3 n2299_s2 (
    .F(n2299_5),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(n3494_8) 
);
defparam n2299_s2.INIT=8'h40;
  LUT2 ff_vram_wr_req_s3 (
    .F(ff_vram_wr_req_7),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_vram_wr_req_s3.INIT=4'h4;
  LUT4 ff_vram_wr_req_s4 (
    .F(ff_vram_wr_req_8),
    .I0(n3494_4),
    .I1(w_vdpcmd_tr_clr_req),
    .I2(w_vdpcmd_tr_clr_ack),
    .I3(ff_enable) 
);
defparam ff_vram_wr_req_s4.INIT=16'h8200;
  LUT2 ff_vram_wr_req_s5 (
    .F(ff_vram_wr_req_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vram_wr_req_s5.INIT=4'h4;
  LUT3 ff_r34r35_sy_9_s4 (
    .F(ff_r34r35_sy_9_8),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(ff_r34r35_sy_7_10) 
);
defparam ff_r34r35_sy_9_s4.INIT=8'h80;
  LUT2 ff_r34r35_sy_7_s4 (
    .F(ff_r34r35_sy_7_8),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]) 
);
defparam ff_r34r35_sy_7_s4.INIT=4'h4;
  LUT4 ff_r42r43_ny_9_s4 (
    .F(ff_r42r43_ny_9_8),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(ff_r42r43_ny_9_13) 
);
defparam ff_r42r43_ny_9_s4.INIT=16'h4000;
  LUT4 ff_r46_cmr_7_s4 (
    .F(ff_r46_cmr_7_7),
    .I0(ff_enable),
    .I1(w_vdpcmd_reg_num[2]),
    .I2(ff_r34r35_sy_7_8),
    .I3(ff_r42r43_ny_9_13) 
);
defparam ff_r46_cmr_7_s4.INIT=16'h8000;
  LUT2 ff_vdpcmd_start_s3 (
    .F(ff_vdpcmd_start_7),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam ff_vdpcmd_start_s3.INIT=4'h1;
  LUT4 \vdp_command_processor.ff_initializing_s4  (
    .F(\vdp_command_processor.ff_initializing_8 ),
    .I0(ff_vdpcmd_start),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1543_34) 
);
defparam \vdp_command_processor.ff_initializing_s4 .INIT=16'h0E00;
  LUT4 ff_r38r39_dy_9_s4 (
    .F(ff_r38r39_dy_9_8),
    .I0(ff_r38r39_dy_9_16),
    .I1(ff_r38r39_dy_9_13),
    .I2(ff_r45_mm),
    .I3(ff_state[2]) 
);
defparam ff_r38r39_dy_9_s4.INIT=16'hF53F;
  LUT4 ff_r38r39_dy_9_s6 (
    .F(ff_r38r39_dy_9_10),
    .I0(ff_r38r39_dy_9_14),
    .I1(ff_r34r35_sy_9_10),
    .I2(ff_state[3]),
    .I3(n3494_4) 
);
defparam ff_r38r39_dy_9_s6.INIT=16'h0700;
  LUT4 ff_r38r39_dy_9_s7 (
    .F(ff_r38r39_dy_9_11),
    .I0(w_vdpcmd_reg_num[1]),
    .I1(n2299_5),
    .I2(w_vdpcmd_reg_num[0]),
    .I3(ff_vram_wr_req_8) 
);
defparam ff_r38r39_dy_9_s7.INIT=16'h007F;
  LUT2 ff_s8s9_sx_tmp_10_s6 (
    .F(ff_s8s9_sx_tmp_10_10),
    .I0(ff_state[2]),
    .I1(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_10_s6.INIT=4'h8;
  LUT4 ff_s8s9_sx_tmp_10_s8 (
    .F(ff_s8s9_sx_tmp_10_12),
    .I0(ff_r38r39_dy_9_13),
    .I1(ff_state[3]),
    .I2(ff_s8s9_sx_tmp_10_13),
    .I3(ff_vram_wr_req_8) 
);
defparam ff_s8s9_sx_tmp_10_s8.INIT=16'hBC00;
  LUT3 ff_s8s9_sx_tmp_9_s6 (
    .F(ff_s8s9_sx_tmp_9_10),
    .I0(ff_r34r35_sy_9_10),
    .I1(\vdp_command_processor.ff_initializing ),
    .I2(ff_state[0]) 
);
defparam ff_s8s9_sx_tmp_9_s6.INIT=8'hD0;
  LUT4 ff_vram_wdata_7_s6 (
    .F(ff_vram_wdata_7_9),
    .I0(ff_vram_wdata_7_12),
    .I1(ff_vram_wdata_7_13),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_vram_wdata_7_s6.INIT=16'h8FF3;
  LUT4 ff_vram_wdata_7_s8 (
    .F(ff_vram_wdata_7_11),
    .I0(ff_state[1]),
    .I1(ff_vram_wdata_7_16),
    .I2(n1543_34),
    .I3(ff_vram_wdata_7_34) 
);
defparam ff_vram_wdata_7_s8.INIT=16'h00BF;
  LUT3 ff_nx_tmp_9_s5 (
    .F(ff_nx_tmp_9_9),
    .I0(ff_s8s9_sx_tmp_10_18),
    .I1(ff_nx_tmp_9_10),
    .I2(ff_vram_wr_req_8) 
);
defparam ff_nx_tmp_9_s5.INIT=8'h10;
  LUT4 ff_state_1_s7 (
    .F(ff_state_1_11),
    .I0(ff_state_0_12),
    .I1(ff_r44_clr_1_10),
    .I2(ff_state[0]),
    .I3(ff_s8s9_sx_tmp_10_18) 
);
defparam ff_state_1_s7.INIT=16'h00BF;
  LUT4 ff_state_1_s8 (
    .F(ff_state_1_12),
    .I0(ff_dx_tmp_9_12),
    .I1(ff_dx_tmp_9_17),
    .I2(ff_state_1_13),
    .I3(ff_r46_cmr_7_7) 
);
defparam ff_state_1_s8.INIT=16'h004F;
  LUT2 ff_state_0_s8 (
    .F(ff_state_0_12),
    .I0(ff_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req) 
);
defparam ff_state_0_s8.INIT=4'h9;
  LUT4 n1788_s12 (
    .F(n1788_16),
    .I0(n1788_19),
    .I1(ff_vram_wdata_7_14),
    .I2(ff_state[0]),
    .I3(n1543_34) 
);
defparam n1788_s12.INIT=16'hD000;
  LUT4 n1788_s13 (
    .F(n1788_17),
    .I0(ff_state[1]),
    .I1(ff_vram_wdata_7_12),
    .I2(ff_state[0]),
    .I3(ff_s8s9_sx_tmp_10_10) 
);
defparam n1788_s13.INIT=16'h1F00;
  LUT4 n1788_s14 (
    .F(n1788_18),
    .I0(n1788_20),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(n1788_21) 
);
defparam n1788_s14.INIT=16'h2C00;
  LUT4 n1574_s24 (
    .F(n1574_29),
    .I0(w_current_vdp_command[5]),
    .I1(ff_r45_mm),
    .I2(ff_state[2]),
    .I3(n1788_20) 
);
defparam n1574_s24.INIT=16'h0D00;
  LUT3 n1790_s8 (
    .F(n1790_12),
    .I0(n1790_15),
    .I1(n1790_16),
    .I2(n1527_42) 
);
defparam n1790_s8.INIT=8'hE0;
  LUT4 n1790_s9 (
    .F(n1790_13),
    .I0(ff_vram_wdata_7_14),
    .I1(n1790_17),
    .I2(ff_state[0]),
    .I3(\vdp_command_processor.ff_initializing_8 ) 
);
defparam n1790_s9.INIT=16'hBF00;
  LUT4 n1790_s10 (
    .F(n1790_14),
    .I0(ff_r34r35_sy_9_10),
    .I1(n1788_17),
    .I2(n1790_18),
    .I3(ff_state[1]) 
);
defparam n1790_s10.INIT=16'hF8CF;
  LUT4 n1789_s7 (
    .F(n1789_11),
    .I0(n315_3598),
    .I1(n1789_14),
    .I2(ff_vram_wdata_7_14),
    .I3(n1789_24) 
);
defparam n1789_s7.INIT=16'hF100;
  LUT4 n1789_s8 (
    .F(n1789_12),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(n1789_16),
    .I3(ff_state[3]) 
);
defparam n1789_s8.INIT=16'h0071;
  LUT4 n1789_s9 (
    .F(n1789_13),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_vram_wr_req_9),
    .I2(n1789_17),
    .I3(ff_state[3]) 
);
defparam n1789_s9.INIT=16'h7000;
  LUT2 n1787_s7 (
    .F(n1787_11),
    .I0(ff_state[1]),
    .I1(ff_state[3]) 
);
defparam n1787_s7.INIT=4'h8;
  LUT4 n1787_s8 (
    .F(n1787_12),
    .I0(ff_r34r35_sy_9_10),
    .I1(n1788_20),
    .I2(ff_state[0]),
    .I3(ff_state[2]) 
);
defparam n1787_s8.INIT=16'h0ACF;
  LUT4 n1787_s9 (
    .F(n1787_13),
    .I0(ff_vram_wdata_7_14),
    .I1(n1787_14),
    .I2(n1789_24),
    .I3(n1787_15) 
);
defparam n1787_s9.INIT=16'h1F00;
  LUT3 n1786_s2 (
    .F(n1786_6),
    .I0(reg_r0_disp_mode[3]),
    .I1(reg_r0_disp_mode[1]),
    .I2(reg_r0_disp_mode[2]) 
);
defparam n1786_s2.INIT=8'h35;
  LUT4 ff_r44_clr_7_s6 (
    .F(ff_r44_clr_7_10),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_vram_wdata_7_12),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_r44_clr_7_s6.INIT=16'hFA3F;
  LUT4 ff_r44_clr_7_s7 (
    .F(ff_r44_clr_7_11),
    .I0(ff_vram_wdata_7_14),
    .I1(ff_vram_wdata_7_15),
    .I2(n1543_34),
    .I3(ff_r44_clr_7_13) 
);
defparam ff_r44_clr_7_s7.INIT=16'hBF00;
  LUT4 ff_r44_clr_7_s8 (
    .F(ff_r44_clr_7_12),
    .I0(ff_r44_clr_1_10),
    .I1(n1527_40),
    .I2(n3494_4),
    .I3(ff_r44_clr_1_11) 
);
defparam ff_r44_clr_7_s8.INIT=16'h00EF;
  LUT4 ff_r44_clr_3_s6 (
    .F(ff_r44_clr_3_10),
    .I0(n3494_4),
    .I1(ff_r44_clr_1_10),
    .I2(ff_r44_clr_1_11),
    .I3(n196_10) 
);
defparam ff_r44_clr_3_s6.INIT=16'h0D0F;
  LUT2 ff_r44_clr_1_s6 (
    .F(ff_r44_clr_1_10),
    .I0(ff_state[3]),
    .I1(ff_state[2]) 
);
defparam ff_r44_clr_1_s6.INIT=4'h4;
  LUT3 ff_r44_clr_1_s7 (
    .F(ff_r44_clr_1_11),
    .I0(n1646_10),
    .I1(ff_enable),
    .I2(ff_vram_wr_req_8) 
);
defparam ff_r44_clr_1_s7.INIT=8'h07;
  LUT3 n190_s3 (
    .F(n190_6),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r0_disp_mode[3]),
    .I2(reg_r0_disp_mode[1]) 
);
defparam n190_s3.INIT=8'h60;
  LUT4 n1806_s2 (
    .F(n1806_5),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[4]),
    .I3(ff_r42r43_ny[5]) 
);
defparam n1806_s2.INIT=16'h0001;
  LUT4 n1968_s3 (
    .F(n1968_6),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1968_s3.INIT=16'h0130;
  LUT3 n1976_s3 (
    .F(n1976_6),
    .I0(n1594_22),
    .I1(\vdp_command_processor.ff_current_x [8]),
    .I2(n1968_4) 
);
defparam n1976_s3.INIT=8'h53;
  LUT3 n1983_s3 (
    .F(n1983_6),
    .I0(n1602_22),
    .I1(\vdp_command_processor.ff_current_x [0]),
    .I2(n1968_4) 
);
defparam n1983_s3.INIT=8'h53;
  LUT3 n1535_s32 (
    .F(n1535_36),
    .I0(n1535_44),
    .I1(ff_r46_cmr[2]),
    .I2(n1536_36) 
);
defparam n1535_s32.INIT=8'h02;
  LUT4 n1535_s33 (
    .F(n1535_37),
    .I0(n1536_36),
    .I1(n1535_45),
    .I2(n1535_60),
    .I3(n313_3) 
);
defparam n1535_s33.INIT=16'h3F05;
  LUT2 n1535_s34 (
    .F(n1535_38),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1535_s34.INIT=4'h1;
  LUT4 n1535_s36 (
    .F(n1535_40),
    .I0(n1535_47),
    .I1(n1536_36),
    .I2(n1535_48),
    .I3(n1535_49) 
);
defparam n1535_s36.INIT=16'h0001;
  LUT4 n1535_s37 (
    .F(n1535_41),
    .I0(n1536_36),
    .I1(n1535_50),
    .I2(n1537_31),
    .I3(ff_vdpcmd_vram_rdata[7]) 
);
defparam n1535_s37.INIT=16'h010E;
  LUT4 n1535_s38 (
    .F(n1535_42),
    .I0(ff_vdpcmd_vram_rdata[7]),
    .I1(n190_8),
    .I2(\vdp_command_processor.ff_read_x_low [0]),
    .I3(ff_vram_wr_req_7) 
);
defparam n1535_s38.INIT=16'hBF00;
  LUT4 n1535_s39 (
    .F(n1535_43),
    .I0(ff_vdpcmd_vram_rdata[7]),
    .I1(n1535_51),
    .I2(w_vdpcmd_vram_wdata[7]),
    .I3(n1535_52) 
);
defparam n1535_s39.INIT=16'h0777;
  LUT4 n1536_s31 (
    .F(n1536_35),
    .I0(ff_r46_cmr[1]),
    .I1(n1536_44),
    .I2(n312_3),
    .I3(ff_r46_cmr[0]) 
);
defparam n1536_s31.INIT=16'hC74C;
  LUT4 n1536_s32 (
    .F(n1536_36),
    .I0(n1536_45),
    .I1(n1527_40),
    .I2(n1536_46),
    .I3(n1536_47) 
);
defparam n1536_s32.INIT=16'h0D00;
  LUT2 n1536_s33 (
    .F(n1536_37),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n190_8) 
);
defparam n1536_s33.INIT=4'h4;
  LUT4 n1536_s34 (
    .F(n1536_38),
    .I0(n1536_36),
    .I1(n1535_45),
    .I2(n1536_61),
    .I3(n314_3) 
);
defparam n1536_s34.INIT=16'h3F05;
  LUT3 n1536_s35 (
    .F(n1536_39),
    .I0(ff_r46_cmr[2]),
    .I1(n1536_36),
    .I2(n1536_49) 
);
defparam n1536_s35.INIT=8'h01;
  LUT4 n1536_s37 (
    .F(n1536_41),
    .I0(n1536_50),
    .I1(ff_vdpcmd_vram_rdata[6]),
    .I2(n1536_36),
    .I3(n1536_51) 
);
defparam n1536_s37.INIT=16'h3730;
  LUT3 n1536_s38 (
    .F(n1536_42),
    .I0(ff_vdpcmd_vram_rdata[6]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n190_8) 
);
defparam n1536_s38.INIT=8'h40;
  LUT4 n1536_s39 (
    .F(n1536_43),
    .I0(ff_vdpcmd_vram_rdata[6]),
    .I1(n1535_51),
    .I2(w_vdpcmd_vram_wdata[6]),
    .I3(n1535_52) 
);
defparam n1536_s39.INIT=16'h0777;
  LUT4 n1537_s31 (
    .F(n1537_35),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n1537_40),
    .I3(ff_r46_cmr[2]) 
);
defparam n1537_s31.INIT=16'h1003;
  LUT4 n1537_s32 (
    .F(n1537_36),
    .I0(ff_r46_cmr[0]),
    .I1(n1537_41),
    .I2(n317_6),
    .I3(ff_r46_cmr[1]) 
);
defparam n1537_s32.INIT=16'h7CF5;
  LUT4 n1537_s33 (
    .F(n1537_37),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(palette_addr_3_6),
    .I2(n190_8),
    .I3(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1537_s33.INIT=16'hBB0F;
  LUT4 n1537_s35 (
    .F(n1537_39),
    .I0(ff_vdpcmd_vram_rdata[5]),
    .I1(n1535_51),
    .I2(w_vdpcmd_vram_wdata[5]),
    .I3(n1535_52) 
);
defparam n1537_s35.INIT=16'h0777;
  LUT4 n1538_s30 (
    .F(n1538_34),
    .I0(ff_r46_cmr[0]),
    .I1(n1538_38),
    .I2(ff_vdpcmd_vram_rdata[4]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1538_s30.INIT=16'h7CC4;
  LUT4 n1538_s31 (
    .F(n1538_35),
    .I0(n1536_36),
    .I1(n318_6),
    .I2(n1538_38),
    .I3(n1535_45) 
);
defparam n1538_s31.INIT=16'h0DCC;
  LUT4 n1538_s33 (
    .F(n1538_37),
    .I0(ff_vdpcmd_vram_rdata[4]),
    .I1(n1535_51),
    .I2(w_vdpcmd_vram_wdata[4]),
    .I3(n1535_52) 
);
defparam n1538_s33.INIT=16'h0777;
  LUT3 n1539_s30 (
    .F(n1539_34),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(n190_8),
    .I2(\vdp_command_processor.ff_read_x_low [1]) 
);
defparam n1539_s30.INIT=8'h10;
  LUT3 n1539_s32 (
    .F(n1539_36),
    .I0(n311_3),
    .I1(n1539_37),
    .I2(n315_3604) 
);
defparam n1539_s32.INIT=8'h53;
  LUT4 n1540_s30 (
    .F(n1540_34),
    .I0(n1536_36),
    .I1(ff_r46_cmr[0]),
    .I2(n1536_44),
    .I3(n312_3) 
);
defparam n1540_s30.INIT=16'h00BE;
  LUT2 n1540_s31 (
    .F(n1540_35),
    .I0(n1536_36),
    .I1(n1536_35) 
);
defparam n1540_s31.INIT=4'h4;
  LUT3 n1540_s32 (
    .F(n1540_36),
    .I0(n312_3),
    .I1(n1540_37),
    .I2(n315_3604) 
);
defparam n1540_s32.INIT=8'h5C;
  LUT3 n1541_s29 (
    .F(n1541_33),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(\vdp_command_processor.ff_read_x_low [0]),
    .I2(n311_7) 
);
defparam n1541_s29.INIT=8'h70;
  LUT3 n1541_s30 (
    .F(n1541_34),
    .I0(n313_3),
    .I1(n1541_35),
    .I2(n315_3604) 
);
defparam n1541_s30.INIT=8'h5C;
  LUT3 n1542_s30 (
    .F(n1542_34),
    .I0(n314_3),
    .I1(n1542_35),
    .I2(n315_3604) 
);
defparam n1542_s30.INIT=8'h53;
  LUT4 n1543_s30 (
    .F(n1543_35),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(ff_nx_tmp[6]),
    .I3(n1547_35) 
);
defparam n1543_s30.INIT=16'h0100;
  LUT4 n1543_s31 (
    .F(n1543_36),
    .I0(ff_nx_tmp[6]),
    .I1(n1545_32),
    .I2(ff_nx_tmp[8]),
    .I3(ff_nx_tmp[7]) 
);
defparam n1543_s31.INIT=16'h7FF0;
  LUT4 n1544_s27 (
    .F(n1544_32),
    .I0(ff_nx_tmp[6]),
    .I1(n1545_32),
    .I2(n1543_35),
    .I3(ff_nx_tmp[7]) 
);
defparam n1544_s27.INIT=16'h770F;
  LUT3 n1545_s27 (
    .F(n1545_32),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(n1547_33) 
);
defparam n1545_s27.INIT=8'h80;
  LUT4 n1547_s28 (
    .F(n1547_33),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1547_s28.INIT=16'h8000;
  LUT4 n1547_s30 (
    .F(n1547_35),
    .I0(ff_nx_tmp[0]),
    .I1(ff_nx_tmp[1]),
    .I2(ff_nx_tmp[2]),
    .I3(ff_nx_tmp[3]) 
);
defparam n1547_s30.INIT=16'h0001;
  LUT4 n1555_s29 (
    .F(n1555_33),
    .I0(ff_r40r41_nx[8]),
    .I1(ff_r40r41_nx[7]),
    .I2(n1557_33),
    .I3(ff_r40r41_nx[9]) 
);
defparam n1555_s29.INIT=16'h10EF;
  LUT3 n1555_s30 (
    .F(n1555_34),
    .I0(ff_r36r37_dx[8]),
    .I1(ff_r32r33_sx[8]),
    .I2(n315_3612) 
);
defparam n1555_s30.INIT=8'hAC;
  LUT3 n1556_s28 (
    .F(n1556_32),
    .I0(ff_r36r37_dx[7]),
    .I1(ff_r32r33_sx[7]),
    .I2(n315_3612) 
);
defparam n1556_s28.INIT=8'h53;
  LUT2 n1556_s29 (
    .F(n1556_33),
    .I0(ff_r40r41_nx[7]),
    .I1(n1557_33) 
);
defparam n1556_s29.INIT=4'h4;
  LUT3 n1557_s28 (
    .F(n1557_32),
    .I0(ff_r36r37_dx[6]),
    .I1(ff_r32r33_sx[6]),
    .I2(n315_3612) 
);
defparam n1557_s28.INIT=8'h53;
  LUT4 n1557_s29 (
    .F(n1557_33),
    .I0(ff_r40r41_nx[6]),
    .I1(ff_r40r41_nx[5]),
    .I2(ff_r40r41_nx[4]),
    .I3(n1560_33) 
);
defparam n1557_s29.INIT=16'h0100;
  LUT4 n1558_s28 (
    .F(n1558_32),
    .I0(ff_r40r41_nx[5]),
    .I1(ff_r40r41_nx[4]),
    .I2(n1560_33),
    .I3(ff_r40r41_nx[6]) 
);
defparam n1558_s28.INIT=16'h10EF;
  LUT3 n1558_s29 (
    .F(n1558_33),
    .I0(ff_r36r37_dx[5]),
    .I1(ff_r32r33_sx[5]),
    .I2(n315_3612) 
);
defparam n1558_s29.INIT=8'h53;
  LUT3 n1559_s28 (
    .F(n1559_32),
    .I0(ff_r36r37_dx[4]),
    .I1(ff_r32r33_sx[4]),
    .I2(n315_3612) 
);
defparam n1559_s28.INIT=8'h53;
  LUT3 n1559_s29 (
    .F(n1559_33),
    .I0(ff_r40r41_nx[4]),
    .I1(n1560_33),
    .I2(ff_r40r41_nx[5]) 
);
defparam n1559_s29.INIT=8'h4B;
  LUT3 n1560_s28 (
    .F(n1560_32),
    .I0(ff_r36r37_dx[3]),
    .I1(ff_r32r33_sx[3]),
    .I2(n315_3612) 
);
defparam n1560_s28.INIT=8'h53;
  LUT4 n1560_s29 (
    .F(n1560_33),
    .I0(ff_r40r41_nx[3]),
    .I1(ff_r40r41_nx[2]),
    .I2(ff_r40r41_nx[1]),
    .I3(ff_r40r41_nx[0]) 
);
defparam n1560_s29.INIT=16'h0001;
  LUT4 n1561_s28 (
    .F(n1561_32),
    .I0(ff_r40r41_nx[2]),
    .I1(ff_r40r41_nx[1]),
    .I2(ff_r40r41_nx[0]),
    .I3(ff_r40r41_nx[3]) 
);
defparam n1561_s28.INIT=16'h01FE;
  LUT3 n1561_s29 (
    .F(n1561_33),
    .I0(ff_r36r37_dx[2]),
    .I1(ff_r32r33_sx[2]),
    .I2(n315_3612) 
);
defparam n1561_s29.INIT=8'h53;
  LUT3 n1562_s28 (
    .F(n1562_32),
    .I0(ff_r36r37_dx[1]),
    .I1(ff_r32r33_sx[1]),
    .I2(n315_3612) 
);
defparam n1562_s28.INIT=8'h53;
  LUT2 n1562_s29 (
    .F(n1562_33),
    .I0(ff_r40r41_nx[1]),
    .I1(ff_r40r41_nx[0]) 
);
defparam n1562_s29.INIT=4'h1;
  LUT3 n1563_s29 (
    .F(n1563_33),
    .I0(ff_r36r37_dx[0]),
    .I1(ff_r32r33_sx[0]),
    .I2(n315_3612) 
);
defparam n1563_s29.INIT=8'h53;
  LUT2 ff_r34r35_sy_9_s5 (
    .F(ff_r34r35_sy_9_9),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]) 
);
defparam ff_r34r35_sy_9_s5.INIT=4'h9;
  LUT4 ff_r34r35_sy_9_s6 (
    .F(ff_r34r35_sy_9_10),
    .I0(ff_r34r35_sy_9_12),
    .I1(ff_r34r35_sy_9_13),
    .I2(ff_r34r35_sy_9_23),
    .I3(n315_3610) 
);
defparam ff_r34r35_sy_9_s6.INIT=16'hE0EE;
  LUT4 ff_r34r35_sy_9_s7 (
    .F(ff_r34r35_sy_9_11),
    .I0(n3494_4),
    .I1(ff_r34r35_sy_9_15),
    .I2(n1543_34),
    .I3(ff_vram_wdata_7_15) 
);
defparam ff_r34r35_sy_9_s7.INIT=16'h8000;
  LUT4 ff_s2_tr_s4 (
    .F(ff_s2_tr_8),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_s2_tr_9) 
);
defparam ff_s2_tr_s4.INIT=16'h00EF;
  LUT4 ff_r38r39_dy_9_s9 (
    .F(ff_r38r39_dy_9_13),
    .I0(ff_dx_tmp_9_12),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n315_3592) 
);
defparam ff_r38r39_dy_9_s9.INIT=16'h8000;
  LUT3 ff_r38r39_dy_9_s10 (
    .F(ff_r38r39_dy_9_14),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(n1535_52),
    .I2(n1789_24) 
);
defparam ff_r38r39_dy_9_s10.INIT=8'h10;
  LUT4 ff_s8s9_sx_tmp_10_s9 (
    .F(ff_s8s9_sx_tmp_10_13),
    .I0(ff_state[1]),
    .I1(ff_s8s9_sx_tmp_10_16),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam ff_s8s9_sx_tmp_10_s9.INIT=16'h0CF5;
  LUT2 ff_dx_tmp_9_s8 (
    .F(ff_dx_tmp_9_12),
    .I0(ff_vdpcmd_vram_write_ack),
    .I1(ff_vram_wr_req) 
);
defparam ff_dx_tmp_9_s8.INIT=4'h9;
  LUT4 ff_dx_tmp_9_s9 (
    .F(ff_dx_tmp_9_13),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_r45_mm),
    .I2(ff_s8s9_sx_tmp_10_10),
    .I3(ff_vdpcmd_start_7) 
);
defparam ff_dx_tmp_9_s9.INIT=16'h8000;
  LUT3 ff_vram_wdata_7_s9 (
    .F(ff_vram_wdata_7_12),
    .I0(ff_vram_wdata_7_18),
    .I1(ff_vram_wdata_7_19),
    .I2(n1234_3) 
);
defparam ff_vram_wdata_7_s9.INIT=8'h10;
  LUT4 ff_vram_wdata_7_s10 (
    .F(ff_vram_wdata_7_13),
    .I0(ff_s2_tr),
    .I1(ff_state[2]),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_wdata_7_s10.INIT=16'h32F3;
  LUT4 ff_vram_wdata_7_s11 (
    .F(ff_vram_wdata_7_14),
    .I0(ff_r34r35_sy_9_13),
    .I1(ff_r34r35_sy_9_12),
    .I2(ff_vram_wdata_7_20),
    .I3(ff_vram_wdata_7_21) 
);
defparam ff_vram_wdata_7_s11.INIT=16'h0E00;
  LUT2 ff_vram_wdata_7_s12 (
    .F(ff_vram_wdata_7_15),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam ff_vram_wdata_7_s12.INIT=4'h4;
  LUT4 ff_vram_wdata_7_s13 (
    .F(ff_vram_wdata_7_16),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam ff_vram_wdata_7_s13.INIT=16'hFA3F;
  LUT4 ff_nx_tmp_9_s6 (
    .F(ff_nx_tmp_9_10),
    .I0(ff_nx_tmp_9_11),
    .I1(ff_state[0]),
    .I2(ff_nx_tmp_9_12),
    .I3(ff_state[3]) 
);
defparam ff_nx_tmp_9_s6.INIT=16'hBBF0;
  LUT4 ff_state_1_s9 (
    .F(ff_state_1_13),
    .I0(ff_s2_tr),
    .I1(n1543_34),
    .I2(ff_state[1]),
    .I3(ff_vram_wr_req_8) 
);
defparam ff_state_1_s9.INIT=16'h7F00;
  LUT4 n1788_s15 (
    .F(n1788_19),
    .I0(n315_3588),
    .I1(w_current_vdp_command[7]),
    .I2(ff_state[1]),
    .I3(n315_3608) 
);
defparam n1788_s15.INIT=16'h000E;
  LUT3 n1788_s16 (
    .F(n1788_20),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[4]) 
);
defparam n1788_s16.INIT=8'h40;
  LUT4 n1788_s17 (
    .F(n1788_21),
    .I0(ff_state_0_12),
    .I1(ff_state[0]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1788_s17.INIT=16'hCA03;
  LUT4 n1790_s11 (
    .F(n1790_15),
    .I0(w_current_vdp_command[7]),
    .I1(n1790_19),
    .I2(w_current_vdp_command[6]),
    .I3(ff_state[0]) 
);
defparam n1790_s11.INIT=16'h08BF;
  LUT3 n1790_s12 (
    .F(n1790_16),
    .I0(ff_r45_eq),
    .I1(n709_3),
    .I2(ff_state[1]) 
);
defparam n1790_s12.INIT=8'h90;
  LUT3 n1790_s13 (
    .F(n1790_17),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(n1535_52) 
);
defparam n1790_s13.INIT=8'h0E;
  LUT4 n1790_s14 (
    .F(n1790_18),
    .I0(n315_3592),
    .I1(ff_state[0]),
    .I2(ff_vram_wr_req_7),
    .I3(ff_state[1]) 
);
defparam n1790_s14.INIT=16'h70CF;
  LUT2 n1789_s10 (
    .F(n1789_14),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]) 
);
defparam n1789_s10.INIT=4'h4;
  LUT4 n1789_s12 (
    .F(n1789_16),
    .I0(n1789_18),
    .I1(ff_state[0]),
    .I2(w_current_vdp_command[6]),
    .I3(ff_state[1]) 
);
defparam n1789_s12.INIT=16'hCF27;
  LUT4 n1789_s13 (
    .F(n1789_17),
    .I0(ff_vram_wdata_7_12),
    .I1(ff_vram_wdata_7_15),
    .I2(n1789_19),
    .I3(ff_state[2]) 
);
defparam n1789_s13.INIT=16'hBBF0;
  LUT4 n1787_s10 (
    .F(n1787_14),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1787_s10.INIT=16'h03F5;
  LUT4 n1787_s11 (
    .F(n1787_15),
    .I0(n1535_52),
    .I1(n1787_16),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1787_s11.INIT=16'h030E;
  LUT4 ff_r44_clr_7_s9 (
    .F(ff_r44_clr_7_13),
    .I0(ff_r44_clr_7_14),
    .I1(ff_state[3]),
    .I2(ff_state[2]),
    .I3(n3494_4) 
);
defparam ff_r44_clr_7_s9.INIT=16'h1F00;
  LUT4 n1535_s40 (
    .F(n1535_44),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(n313_3),
    .I3(n1535_62) 
);
defparam n1535_s40.INIT=16'h823F;
  LUT2 n1535_s41 (
    .F(n1535_45),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]) 
);
defparam n1535_s41.INIT=4'h1;
  LUT4 n1535_s43 (
    .F(n1535_47),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1535_54) 
);
defparam n1535_s43.INIT=16'h1003;
  LUT4 n1535_s44 (
    .F(n1535_48),
    .I0(n311_7),
    .I1(ff_vdpcmd_vram_rdata[3]),
    .I2(n311_5),
    .I3(n1535_55) 
);
defparam n1535_s44.INIT=16'hF400;
  LUT4 n1535_s45 (
    .F(n1535_49),
    .I0(n311_7),
    .I1(ff_vdpcmd_vram_rdata[3]),
    .I2(n311_5),
    .I3(n1535_56) 
);
defparam n1535_s45.INIT=16'h0B00;
  LUT4 n1535_s46 (
    .F(n1535_50),
    .I0(ff_r46_cmr[0]),
    .I1(ff_vdpcmd_vram_rdata[7]),
    .I2(n1535_57),
    .I3(ff_r46_cmr[1]) 
);
defparam n1535_s46.INIT=16'hF4E3;
  LUT3 n1535_s47 (
    .F(n1535_51),
    .I0(n315_3604),
    .I1(n1537_31),
    .I2(n1535_52) 
);
defparam n1535_s47.INIT=8'h07;
  LUT4 n1535_s48 (
    .F(n1535_52),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1535_s48.INIT=16'h1000;
  LUT4 n1536_s40 (
    .F(n1536_44),
    .I0(ff_r46_cmr[2]),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]),
    .I3(n1536_52) 
);
defparam n1536_s40.INIT=16'h6235;
  LUT3 n1536_s41 (
    .F(n1536_45),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(ff_enable),
    .I2(n1536_53) 
);
defparam n1536_s41.INIT=8'h0E;
  LUT4 n1536_s42 (
    .F(n1536_46),
    .I0(n1535_54),
    .I1(n1536_52),
    .I2(n1536_54),
    .I3(w_vdp_mode_is_highres) 
);
defparam n1536_s42.INIT=16'h0EEE;
  LUT4 n1536_s43 (
    .F(n1536_47),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(w_vdpcmd_vram_wdata[1]),
    .I2(n225_5),
    .I3(ff_r46_cmr[3]) 
);
defparam n1536_s43.INIT=16'h1F00;
  LUT4 n1536_s45 (
    .F(n1536_49),
    .I0(ff_r46_cmr[0]),
    .I1(n1536_63),
    .I2(ff_r46_cmr[1]),
    .I3(n314_3) 
);
defparam n1536_s45.INIT=16'h7CC4;
  LUT4 n1536_s46 (
    .F(n1536_50),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1536_56) 
);
defparam n1536_s46.INIT=16'hE3FC;
  LUT4 n1536_s47 (
    .F(n1536_51),
    .I0(n1536_57),
    .I1(ff_r46_cmr[0]),
    .I2(n1536_56),
    .I3(ff_r46_cmr[2]) 
);
defparam n1536_s47.INIT=16'hFE4F;
  LUT3 n1537_s36 (
    .F(n1537_40),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(ff_enable),
    .I2(w_vdpcmd_vram_wdata[5]) 
);
defparam n1537_s36.INIT=8'hE0;
  LUT4 n1537_s37 (
    .F(n1537_41),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(ff_enable),
    .I2(ff_r46_cmr[2]),
    .I3(w_vdpcmd_vram_wdata[5]) 
);
defparam n1537_s37.INIT=16'h0E00;
  LUT4 n1537_s38 (
    .F(n1537_42),
    .I0(\vdp_command_processor.ff_read_x_low [1]),
    .I1(palette_addr_3_6),
    .I2(n190_8),
    .I3(\vdp_command_processor.ff_read_x_low [0]) 
);
defparam n1537_s38.INIT=16'h0733;
  LUT3 n1538_s34 (
    .F(n1538_38),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(ff_enable),
    .I2(w_vdpcmd_vram_wdata[4]) 
);
defparam n1538_s34.INIT=8'hE0;
  LUT3 n1539_s33 (
    .F(n1539_37),
    .I0(ff_vdpcmd_vram_rdata[3]),
    .I1(w_vdpcmd_vram_wdata[3]),
    .I2(n1535_52) 
);
defparam n1539_s33.INIT=8'hCA;
  LUT3 n1540_s33 (
    .F(n1540_37),
    .I0(ff_vdpcmd_vram_rdata[2]),
    .I1(w_vdpcmd_vram_wdata[2]),
    .I2(n1535_52) 
);
defparam n1540_s33.INIT=8'h35;
  LUT3 n1541_s31 (
    .F(n1541_35),
    .I0(ff_vdpcmd_vram_rdata[1]),
    .I1(w_vdpcmd_vram_wdata[1]),
    .I2(n1535_52) 
);
defparam n1541_s31.INIT=8'h35;
  LUT3 n1542_s31 (
    .F(n1542_35),
    .I0(ff_vdpcmd_vram_rdata[0]),
    .I1(w_vdpcmd_vram_wdata[0]),
    .I2(n1535_52) 
);
defparam n1542_s31.INIT=8'hCA;
  LUT3 n1546_s29 (
    .F(n1546_34),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(n1547_35) 
);
defparam n1546_s29.INIT=8'h10;
  LUT4 ff_r34r35_sy_9_s8 (
    .F(ff_r34r35_sy_9_12),
    .I0(ff_r34r35_sy_9_16),
    .I1(ff_r34r35_sy_9_17),
    .I2(ff_r34r35_sy_9_18),
    .I3(n315_3583) 
);
defparam ff_r34r35_sy_9_s8.INIT=16'h00F8;
  LUT4 ff_r34r35_sy_9_s9 (
    .F(ff_r34r35_sy_9_13),
    .I0(ff_vram_wdata_7_18),
    .I1(ff_vram_wdata_7_19),
    .I2(w_current_vdp_command[7]),
    .I3(n1535_52) 
);
defparam ff_r34r35_sy_9_s9.INIT=16'h00EF;
  LUT3 ff_r34r35_sy_9_s11 (
    .F(ff_r34r35_sy_9_15),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(w_vdpcmd_tr_clr_ack),
    .I2(w_vdpcmd_tr_clr_req) 
);
defparam ff_r34r35_sy_9_s11.INIT=8'h41;
  LUT4 ff_s2_tr_s5 (
    .F(ff_s2_tr_9),
    .I0(ff_state_0_12),
    .I1(ff_state[2]),
    .I2(n1535_52),
    .I3(ff_vram_wdata_7_15) 
);
defparam ff_s2_tr_s5.INIT=16'h8000;
  LUT4 ff_vram_wdata_7_s15 (
    .F(ff_vram_wdata_7_18),
    .I0(ff_dx_tmp[9]),
    .I1(\vdp_command_processor.maxxmask [1]),
    .I2(ff_vram_wdata_7_22),
    .I3(ff_enable) 
);
defparam ff_vram_wdata_7_s15.INIT=16'h000B;
  LUT4 ff_vram_wdata_7_s16 (
    .F(ff_vram_wdata_7_19),
    .I0(ff_dx_tmp[9]),
    .I1(ff_dx_tmp[8]),
    .I2(w_vdp_mode_is_highres),
    .I3(ff_enable) 
);
defparam ff_vram_wdata_7_s16.INIT=16'hAC00;
  LUT4 ff_vram_wdata_7_s17 (
    .F(ff_vram_wdata_7_20),
    .I0(ff_vram_wdata_7_23),
    .I1(ff_vram_wdata_7_24),
    .I2(ff_r45_diy),
    .I3(ff_vram_wdata_7_25) 
);
defparam ff_vram_wdata_7_s17.INIT=16'h001F;
  LUT4 ff_vram_wdata_7_s18 (
    .F(ff_vram_wdata_7_21),
    .I0(ff_r34r35_sy_9_19),
    .I1(ff_r34r35_sy_9_16),
    .I2(n315_3610),
    .I3(\vdp_command_processor.ff_initializing ) 
);
defparam ff_vram_wdata_7_s18.INIT=16'h004F;
  LUT4 ff_nx_tmp_9_s7 (
    .F(ff_nx_tmp_9_11),
    .I0(ff_dx_tmp_9_12),
    .I1(n1788_20),
    .I2(ff_state[2]),
    .I3(ff_state[1]) 
);
defparam ff_nx_tmp_9_s7.INIT=16'hFD0F;
  LUT3 ff_nx_tmp_9_s8 (
    .F(ff_nx_tmp_9_12),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_s2_tr_9) 
);
defparam ff_nx_tmp_9_s8.INIT=8'h0E;
  LUT4 n1790_s15 (
    .F(n1790_19),
    .I0(w_current_vdp_command[4]),
    .I1(ff_state[1]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[5]) 
);
defparam n1790_s15.INIT=16'h0110;
  LUT4 n1789_s14 (
    .F(n1789_18),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[4]),
    .I2(ff_state[0]),
    .I3(w_current_vdp_command[7]) 
);
defparam n1789_s14.INIT=16'h9FFC;
  LUT4 n1789_s15 (
    .F(n1789_19),
    .I0(ff_state_0_12),
    .I1(n1789_22),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1789_s15.INIT=16'h305F;
  LUT4 n1787_s12 (
    .F(n1787_16),
    .I0(ff_state_0_12),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[2]) 
);
defparam n1787_s12.INIT=16'hA33F;
  LUT4 ff_r44_clr_7_s10 (
    .F(ff_r44_clr_7_14),
    .I0(n1535_52),
    .I1(ff_state_0_12),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_r44_clr_7_s10.INIT=16'h08C0;
  LUT3 n1535_s50 (
    .F(n1535_54),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(ff_enable),
    .I2(w_vdpcmd_vram_wdata[3]) 
);
defparam n1535_s50.INIT=8'hE0;
  LUT4 n1535_s51 (
    .F(n1535_55),
    .I0(ff_r46_cmr[2]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[0]),
    .I3(n1535_54) 
);
defparam n1535_s51.INIT=16'h4000;
  LUT4 n1535_s52 (
    .F(n1535_56),
    .I0(ff_r46_cmr[2]),
    .I1(n1535_54),
    .I2(ff_r46_cmr[0]),
    .I3(ff_r46_cmr[1]) 
);
defparam n1535_s52.INIT=16'hBBF0;
  LUT4 n1535_s53 (
    .F(n1535_57),
    .I0(ff_r46_cmr[0]),
    .I1(ff_r46_cmr[1]),
    .I2(ff_r46_cmr[2]),
    .I3(n1535_58) 
);
defparam n1535_s53.INIT=16'hE3FC;
  LUT3 n1536_s48 (
    .F(n1536_52),
    .I0(\vdp_command_processor.ff_col_mask [3]),
    .I1(ff_enable),
    .I2(w_vdpcmd_vram_wdata[2]) 
);
defparam n1536_s48.INIT=8'hE0;
  LUT4 n1536_s49 (
    .F(n1536_53),
    .I0(w_vdpcmd_vram_wdata[7]),
    .I1(w_vdpcmd_vram_wdata[6]),
    .I2(w_vdpcmd_vram_wdata[5]),
    .I3(w_vdpcmd_vram_wdata[4]) 
);
defparam n1536_s49.INIT=16'h0001;
  LUT4 n1536_s50 (
    .F(n1536_54),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[6]),
    .I2(reg_r0_disp_mode[1]),
    .I3(ff_enable) 
);
defparam n1536_s50.INIT=16'h0700;
  LUT3 n1536_s52 (
    .F(n1536_56),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(ff_enable),
    .I2(w_vdpcmd_vram_wdata[6]) 
);
defparam n1536_s52.INIT=8'hE0;
  LUT2 n1536_s53 (
    .F(n1536_57),
    .I0(ff_vdpcmd_vram_rdata[6]),
    .I1(ff_r46_cmr[1]) 
);
defparam n1536_s53.INIT=4'h4;
  LUT4 ff_r34r35_sy_9_s12 (
    .F(ff_r34r35_sy_9_16),
    .I0(w_vdp_mode_is_highres),
    .I1(ff_r34r35_sy_9_20),
    .I2(ff_s8s9_sx_tmp[9]),
    .I3(ff_enable) 
);
defparam ff_r34r35_sy_9_s12.INIT=16'hF5C3;
  LUT4 ff_r34r35_sy_9_s13 (
    .F(ff_r34r35_sy_9_17),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_enable),
    .I3(ff_r34r35_sy_9_9) 
);
defparam ff_r34r35_sy_9_s13.INIT=16'h00EF;
  LUT4 ff_r34r35_sy_9_s14 (
    .F(ff_r34r35_sy_9_18),
    .I0(ff_nx_tmp[4]),
    .I1(ff_nx_tmp[5]),
    .I2(ff_r34r35_sy_9_21),
    .I3(n1547_35) 
);
defparam ff_r34r35_sy_9_s14.INIT=16'h1000;
  LUT3 ff_r34r35_sy_9_s15 (
    .F(ff_r34r35_sy_9_19),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_enable) 
);
defparam ff_r34r35_sy_9_s15.INIT=8'h10;
  LUT2 ff_vram_wdata_7_s19 (
    .F(ff_vram_wdata_7_22),
    .I0(ff_dx_tmp[8]),
    .I1(\vdp_command_processor.maxxmask [0]) 
);
defparam ff_vram_wdata_7_s19.INIT=4'h4;
  LUT4 ff_vram_wdata_7_s20 (
    .F(ff_vram_wdata_7_23),
    .I0(n1535_52),
    .I1(ff_vram_wdata_7_26),
    .I2(ff_vram_wdata_7_27),
    .I3(ff_vram_wdata_7_28) 
);
defparam ff_vram_wdata_7_s20.INIT=16'h4000;
  LUT4 ff_vram_wdata_7_s21 (
    .F(ff_vram_wdata_7_24),
    .I0(ff_vram_wdata_7_29),
    .I1(ff_r34r35_sy_9_9),
    .I2(ff_vram_wdata_7_30),
    .I3(ff_vram_wdata_7_31) 
);
defparam ff_vram_wdata_7_s21.INIT=16'h2000;
  LUT4 ff_vram_wdata_7_s22 (
    .F(ff_vram_wdata_7_25),
    .I0(ff_r42r43_ny[1]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_vram_wdata_7_32),
    .I3(n1806_5) 
);
defparam ff_vram_wdata_7_s22.INIT=16'h4000;
  LUT3 n1535_s54 (
    .F(n1535_58),
    .I0(\vdp_command_processor.ff_col_mask [7]),
    .I1(ff_enable),
    .I2(w_vdpcmd_vram_wdata[7]) 
);
defparam n1535_s54.INIT=8'hE0;
  LUT4 ff_r34r35_sy_9_s16 (
    .F(ff_r34r35_sy_9_20),
    .I0(\vdp_command_processor.maxxmask [0]),
    .I1(\vdp_command_processor.maxxmask [1]),
    .I2(ff_s8s9_sx_tmp[8]),
    .I3(ff_s8s9_sx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s16.INIT=16'hF5CE;
  LUT4 ff_r34r35_sy_9_s17 (
    .F(ff_r34r35_sy_9_21),
    .I0(ff_nx_tmp[6]),
    .I1(ff_nx_tmp[7]),
    .I2(ff_nx_tmp[8]),
    .I3(ff_nx_tmp[9]) 
);
defparam ff_r34r35_sy_9_s17.INIT=16'h0001;
  LUT2 ff_vram_wdata_7_s23 (
    .F(ff_vram_wdata_7_26),
    .I0(ff_r38r39_dy[0]),
    .I1(ff_r38r39_dy[1]) 
);
defparam ff_vram_wdata_7_s23.INIT=4'h1;
  LUT4 ff_vram_wdata_7_s24 (
    .F(ff_vram_wdata_7_27),
    .I0(ff_r38r39_dy[6]),
    .I1(ff_r38r39_dy[7]),
    .I2(ff_r38r39_dy[8]),
    .I3(ff_r38r39_dy[9]) 
);
defparam ff_vram_wdata_7_s24.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s25 (
    .F(ff_vram_wdata_7_28),
    .I0(ff_r38r39_dy[2]),
    .I1(ff_r38r39_dy[3]),
    .I2(ff_r38r39_dy[4]),
    .I3(ff_r38r39_dy[5]) 
);
defparam ff_vram_wdata_7_s25.INIT=16'h0001;
  LUT2 ff_vram_wdata_7_s26 (
    .F(ff_vram_wdata_7_29),
    .I0(ff_r34r35_sy[0]),
    .I1(ff_r34r35_sy[1]) 
);
defparam ff_vram_wdata_7_s26.INIT=4'h1;
  LUT4 ff_vram_wdata_7_s27 (
    .F(ff_vram_wdata_7_30),
    .I0(ff_r34r35_sy[2]),
    .I1(ff_r34r35_sy[3]),
    .I2(ff_r34r35_sy[4]),
    .I3(ff_r34r35_sy[5]) 
);
defparam ff_vram_wdata_7_s27.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s28 (
    .F(ff_vram_wdata_7_31),
    .I0(ff_r34r35_sy[6]),
    .I1(ff_r34r35_sy[7]),
    .I2(ff_r34r35_sy[8]),
    .I3(ff_r34r35_sy[9]) 
);
defparam ff_vram_wdata_7_s28.INIT=16'h0001;
  LUT4 ff_vram_wdata_7_s29 (
    .F(ff_vram_wdata_7_32),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[7]),
    .I2(ff_r42r43_ny[8]),
    .I3(ff_r42r43_ny[9]) 
);
defparam ff_vram_wdata_7_s29.INIT=16'h0001;
  LUT4 ff_r34r35_sy_9_s18 (
    .F(ff_r34r35_sy_9_23),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(w_vdp_mode_is_highres),
    .I2(ff_enable),
    .I3(ff_r34r35_sy_9_16) 
);
defparam ff_r34r35_sy_9_s18.INIT=16'hEF00;
  LUT4 ff_r42r43_ny_7_s4 (
    .F(ff_r42r43_ny_7_9),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_r34r35_sy_9_11),
    .I2(ff_r42r43_ny_7_11),
    .I3(ff_enable) 
);
defparam ff_r42r43_ny_7_s4.INIT=16'hF800;
  LUT4 ff_r42r43_ny_9_s6 (
    .F(ff_r42r43_ny_9_11),
    .I0(ff_r34r35_sy_9_10),
    .I1(ff_r34r35_sy_9_11),
    .I2(ff_r42r43_ny_9_8),
    .I3(ff_enable) 
);
defparam ff_r42r43_ny_9_s6.INIT=16'hF800;
  LUT4 ff_vram_wr_req_s6 (
    .F(ff_vram_wr_req_11),
    .I0(ff_vram_wr_req_7),
    .I1(ff_vram_wr_req_8),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_wr_req_s6.INIT=16'h0800;
  LUT4 ff_state_0_s10 (
    .F(ff_state_0_15),
    .I0(ff_vdpcmd_start_7),
    .I1(ff_state[1]),
    .I2(ff_state[3]),
    .I3(n1542_33) 
);
defparam ff_state_0_s10.INIT=16'h0015;
  LUT4 ff_r34r35_sy_9_s19 (
    .F(ff_r34r35_sy_9_25),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(ff_r34r35_sy_9_10),
    .I3(ff_r34r35_sy_9_11) 
);
defparam ff_r34r35_sy_9_s19.INIT=16'h6000;
  LUT4 n1536_s54 (
    .F(n1536_59),
    .I0(\vdp_command_processor.ff_read_x_low [0]),
    .I1(\vdp_command_processor.ff_read_x_low [1]),
    .I2(ff_vdpcmd_vram_rdata[6]),
    .I3(palette_addr_3_6) 
);
defparam n1536_s54.INIT=16'h1F00;
  LUT4 n190_s4 (
    .F(n190_8),
    .I0(n313_6),
    .I1(reg_r0_disp_mode[2]),
    .I2(reg_r0_disp_mode[3]),
    .I3(reg_r0_disp_mode[1]) 
);
defparam n190_s4.INIT=16'h2800;
  LUT4 ff_r38r39_dy_7_s5 (
    .F(ff_r38r39_dy_7_10),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(n2299_5),
    .I3(ff_vram_wr_req_8) 
);
defparam ff_r38r39_dy_7_s5.INIT=16'h00BF;
  LUT4 ff_r42r43_ny_7_s5 (
    .F(ff_r42r43_ny_7_11),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdpcmd_reg_num[1]),
    .I3(ff_r42r43_ny_9_13) 
);
defparam ff_r42r43_ny_7_s5.INIT=16'h1000;
  LUT4 n1646_s5 (
    .F(n1646_10),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[0]),
    .I2(w_vdpcmd_reg_num[1]),
    .I3(ff_r42r43_ny_9_13) 
);
defparam n1646_s5.INIT=16'h0200;
  LUT3 n2299_s3 (
    .F(n2299_7),
    .I0(w_vdpcmd_reg_num[0]),
    .I1(w_vdpcmd_reg_num[1]),
    .I2(n2299_5) 
);
defparam n2299_s3.INIT=8'h10;
  LUT4 ff_dx_tmp_9_s10 (
    .F(ff_dx_tmp_9_15),
    .I0(ff_dx_tmp_9_17),
    .I1(ff_vdpcmd_vram_write_ack),
    .I2(ff_vram_wr_req),
    .I3(ff_dx_tmp_9_13) 
);
defparam ff_dx_tmp_9_s10.INIT=16'h007D;
  LUT4 n1536_s55 (
    .F(n1536_61),
    .I0(n1536_63),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]),
    .I3(ff_r46_cmr[2]) 
);
defparam n1536_s55.INIT=16'hFE00;
  LUT4 n1535_s55 (
    .F(n1535_60),
    .I0(n1535_62),
    .I1(ff_r46_cmr[0]),
    .I2(ff_r46_cmr[1]),
    .I3(ff_r46_cmr[2]) 
);
defparam n1535_s55.INIT=16'hFE00;
  LUT4 n1789_s17 (
    .F(n1789_22),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[4]) 
);
defparam n1789_s17.INIT=16'h1000;
  LUT3 n1810_s2 (
    .F(n1810_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]) 
);
defparam n1810_s2.INIT=8'h01;
  LUT4 n1809_s2 (
    .F(n1809_6),
    .I0(ff_r42r43_ny[2]),
    .I1(ff_r42r43_ny[3]),
    .I2(ff_r42r43_ny[0]),
    .I3(ff_r42r43_ny[1]) 
);
defparam n1809_s2.INIT=16'h0001;
  LUT3 n1807_s2 (
    .F(n1807_6),
    .I0(ff_r42r43_ny[0]),
    .I1(ff_r42r43_ny[1]),
    .I2(n1806_5) 
);
defparam n1807_s2.INIT=8'h10;
  LUT4 n1806_s3 (
    .F(n1806_7),
    .I0(ff_r42r43_ny[6]),
    .I1(ff_r42r43_ny[0]),
    .I2(ff_r42r43_ny[1]),
    .I3(n1806_5) 
);
defparam n1806_s3.INIT=16'h0100;
  LUT3 n1536_s56 (
    .F(n1536_63),
    .I0(w_vdpcmd_vram_wdata[0]),
    .I1(ff_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1536_s56.INIT=8'hA8;
  LUT3 n1535_s56 (
    .F(n1535_62),
    .I0(w_vdpcmd_vram_wdata[1]),
    .I1(ff_enable),
    .I2(ff_pre_x_cnt_start1[5]) 
);
defparam n1535_s56.INIT=8'hA8;
  LUT3 n1533_s26 (
    .F(n1533_31),
    .I0(ff_enable),
    .I1(ff_pre_x_cnt_start1[5]),
    .I2(ff_s2_ce) 
);
defparam n1533_s26.INIT=8'h10;
  LUT4 ff_s8s9_sx_tmp_9_s8 (
    .F(ff_s8s9_sx_tmp_9_13),
    .I0(ff_r38r39_dy_9_16),
    .I1(ff_state[2]),
    .I2(ff_state[3]),
    .I3(ff_s8s9_sx_tmp_10_12) 
);
defparam ff_s8s9_sx_tmp_9_s8.INIT=16'hBF00;
  LUT4 ff_r46_cmr_7_s5 (
    .F(ff_r46_cmr_7_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_r46_cmr_7_s5.INIT=16'h8000;
  LUT3 ff_r38r39_dy_9_s11 (
    .F(ff_r38r39_dy_9_16),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(ff_state[0]),
    .I2(ff_state[1]) 
);
defparam ff_r38r39_dy_9_s11.INIT=8'h02;
  LUT4 ff_vram_rd_req_s5 (
    .F(ff_vram_rd_req_9),
    .I0(n1542_33),
    .I1(ff_vram_wr_req_8),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam ff_vram_rd_req_s5.INIT=16'h0004;
  LUT3 n1789_s18 (
    .F(n1789_24),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1789_s18.INIT=8'h10;
  LUT4 ff_vram_wdata_7_s30 (
    .F(ff_vram_wdata_7_34),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_state_0_12),
    .I3(n1542_33) 
);
defparam ff_vram_wdata_7_s30.INIT=16'h00BF;
  LUT4 ff_vram_wdata_7_s31 (
    .F(ff_vram_wdata_7_36),
    .I0(ff_vram_wdata_7_14),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1543_34) 
);
defparam ff_vram_wdata_7_s31.INIT=16'h1000;
  LUT4 ff_s8s9_sx_tmp_10_s11 (
    .F(ff_s8s9_sx_tmp_10_16),
    .I0(ff_vdpcmd_vram_read_ack),
    .I1(w_vdpcmd_vram_read_req),
    .I2(n1790_16),
    .I3(ff_state[0]) 
);
defparam ff_s8s9_sx_tmp_10_s11.INIT=16'h0900;
  LUT4 ff_dx_tmp_9_s11 (
    .F(ff_dx_tmp_9_17),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_dx_tmp_9_s11.INIT=16'h0800;
  LUT4 n1538_s35 (
    .F(n1538_40),
    .I0(n1537_42),
    .I1(ff_vdpcmd_vram_rdata[4]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1538_s35.INIT=16'h0E00;
  LUT4 n1537_s39 (
    .F(n1537_44),
    .I0(n1537_42),
    .I1(ff_vdpcmd_vram_rdata[5]),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1537_s39.INIT=16'h0E00;
  LUT4 n1546_s30 (
    .F(n1546_36),
    .I0(ff_nx_tmp[6]),
    .I1(n1546_34),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam n1546_s30.INIT=16'h0660;
  LUT4 n1527_s34 (
    .F(n1527_40),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(ff_enable),
    .I3(n1537_31) 
);
defparam n1527_s34.INIT=16'h7000;
  LUT3 n172_s2 (
    .F(n172_6),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n190_8) 
);
defparam n172_s2.INIT=8'h80;
  LUT4 n189_s2 (
    .F(n189_7),
    .I0(palette_addr_3_6),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(ff_r45_dix) 
);
defparam n189_s2.INIT=16'hFF80;
  LUT3 n191_s2 (
    .F(n191_7),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n1537_31) 
);
defparam n191_s2.INIT=8'h7F;
  LUT3 n192_s3 (
    .F(n192_8),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(n1537_31) 
);
defparam n192_s3.INIT=8'h8F;
  LUT3 n311_s3 (
    .F(n311_7),
    .I0(n313_5),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r1_disp_mode[0]) 
);
defparam n311_s3.INIT=8'h01;
  LUT4 n196_s4 (
    .F(n196_10),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n196_s4.INIT=16'hF8FF;
  LUT4 n1979_s3 (
    .F(n1979_7),
    .I0(n1980_4),
    .I1(n1978_4),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n1979_s3.INIT=16'hACAA;
  LUT4 n1977_s3 (
    .F(n1977_7),
    .I0(n1978_4),
    .I1(n1976_6),
    .I2(reg_r0_disp_mode[1]),
    .I3(w_vdp_mode_is_highres) 
);
defparam n1977_s3.INIT=16'hACAA;
  LUT4 n2622_s3 (
    .F(n2622_7),
    .I0(reg_r1_disp_mode[1]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n2622_s3.INIT=16'hFEFF;
  LUT4 ff_s8s9_sx_tmp_10_s12 (
    .F(ff_s8s9_sx_tmp_10_18),
    .I0(ff_state[0]),
    .I1(ff_vdpcmd_start),
    .I2(ff_state[2]),
    .I3(ff_state[3]) 
);
defparam ff_s8s9_sx_tmp_10_s12.INIT=16'h0001;
  LUT3 n1547_s31 (
    .F(n1547_37),
    .I0(ff_state[3]),
    .I1(ff_state[0]),
    .I2(n315_3592) 
);
defparam n1547_s31.INIT=8'h45;
  LUT4 n1561_s30 (
    .F(n1561_35),
    .I0(n1561_32),
    .I1(n1561_33),
    .I2(ff_state[0]),
    .I3(n315_3592) 
);
defparam n1561_s30.INIT=16'hCACC;
  LUT4 n1559_s30 (
    .F(n1559_35),
    .I0(n1559_32),
    .I1(n1559_33),
    .I2(ff_state[0]),
    .I3(n315_3592) 
);
defparam n1559_s30.INIT=16'hACAA;
  LUT4 n1558_s30 (
    .F(n1558_35),
    .I0(n1558_32),
    .I1(n1558_33),
    .I2(ff_state[0]),
    .I3(n315_3592) 
);
defparam n1558_s30.INIT=16'hCACC;
  LUT4 n1555_s31 (
    .F(n1555_36),
    .I0(n1555_33),
    .I1(n1555_34),
    .I2(ff_state[0]),
    .I3(n315_3592) 
);
defparam n1555_s31.INIT=16'h3A33;
  LUT4 n1527_s35 (
    .F(n1527_42),
    .I0(w_vdpcmd_reg_wr_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]),
    .I3(ff_state[2]) 
);
defparam n1527_s35.INIT=16'h0900;
  LUT3 ff_r42r43_ny_9_s7 (
    .F(ff_r42r43_ny_9_13),
    .I0(w_vdpcmd_reg_num[3]),
    .I1(w_vdpcmd_reg_wr_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam ff_r42r43_ny_9_s7.INIT=8'h28;
  LUT3 ff_r38r39_dy_9_s12 (
    .F(ff_r38r39_dy_9_18),
    .I0(w_vdpcmd_reg_wr_req),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(ff_state[3]) 
);
defparam ff_r38r39_dy_9_s12.INIT=8'h90;
  LUT4 ff_s2_tr_s6 (
    .F(ff_s2_tr_11),
    .I0(ff_state[3]),
    .I1(w_vdpcmd_reg_wr_req),
    .I2(w_vdpcmd_reg_write_ack),
    .I3(ff_s2_tr_8) 
);
defparam ff_s2_tr_s6.INIT=16'h0041;
  LUT4 ff_r34r35_sy_7_s5 (
    .F(ff_r34r35_sy_7_10),
    .I0(w_vdpcmd_reg_num[2]),
    .I1(w_vdpcmd_reg_num[3]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam ff_r34r35_sy_7_s5.INIT=16'h0110;
  LUT3 n1778_s2 (
    .F(n1778_7),
    .I0(w_vdpcmd_reg_data[7]),
    .I1(w_vdpcmd_reg_wr_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1778_s2.INIT=8'h28;
  LUT3 n1779_s2 (
    .F(n1779_7),
    .I0(w_vdpcmd_reg_data[6]),
    .I1(w_vdpcmd_reg_wr_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1779_s2.INIT=8'h28;
  LUT3 n1780_s2 (
    .F(n1780_7),
    .I0(w_vdpcmd_reg_data[5]),
    .I1(w_vdpcmd_reg_wr_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1780_s2.INIT=8'h28;
  LUT3 n1781_s2 (
    .F(n1781_7),
    .I0(w_vdpcmd_reg_data[4]),
    .I1(w_vdpcmd_reg_wr_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1781_s2.INIT=8'h28;
  LUT3 n1782_s2 (
    .F(n1782_7),
    .I0(w_vdpcmd_reg_data[3]),
    .I1(w_vdpcmd_reg_wr_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1782_s2.INIT=8'h28;
  LUT3 n1783_s2 (
    .F(n1783_7),
    .I0(w_vdpcmd_reg_data[2]),
    .I1(w_vdpcmd_reg_wr_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1783_s2.INIT=8'h28;
  LUT3 n1784_s2 (
    .F(n1784_7),
    .I0(w_vdpcmd_reg_data[1]),
    .I1(w_vdpcmd_reg_wr_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1784_s2.INIT=8'h28;
  LUT3 n1785_s2 (
    .F(n1785_7),
    .I0(w_vdpcmd_reg_data[0]),
    .I1(w_vdpcmd_reg_wr_req),
    .I2(w_vdpcmd_reg_write_ack) 
);
defparam n1785_s2.INIT=8'h28;
  LUT4 n1852_s1 (
    .F(n1852_5),
    .I0(n1419_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1852_s1.INIT=16'hACCA;
  LUT4 n1851_s1 (
    .F(n1851_5),
    .I0(n1418_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1851_s1.INIT=16'hACCA;
  LUT4 n1850_s1 (
    .F(n1850_5),
    .I0(n1417_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1850_s1.INIT=16'hACCA;
  LUT4 n1849_s1 (
    .F(n1849_5),
    .I0(n1416_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1849_s1.INIT=16'hACCA;
  LUT4 n1848_s1 (
    .F(n1848_5),
    .I0(n1415_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1848_s1.INIT=16'hACCA;
  LUT4 n1847_s1 (
    .F(n1847_5),
    .I0(n1414_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1847_s1.INIT=16'hACCA;
  LUT4 n1846_s1 (
    .F(n1846_5),
    .I0(n1413_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1846_s1.INIT=16'hACCA;
  LUT4 n1845_s1 (
    .F(n1845_5),
    .I0(n1412_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1845_s1.INIT=16'hACCA;
  LUT4 n1844_s1 (
    .F(n1844_5),
    .I0(n1411_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1844_s1.INIT=16'hACCA;
  LUT4 n1843_s1 (
    .F(n1843_5),
    .I0(n1410_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1843_s1.INIT=16'hACCA;
  LUT4 n1833_s2 (
    .F(n1833_6),
    .I0(n977_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1833_s2.INIT=16'hACCA;
  LUT4 n1832_s2 (
    .F(n1832_6),
    .I0(n976_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1832_s2.INIT=16'hACCA;
  LUT4 n1831_s2 (
    .F(n1831_6),
    .I0(n975_1),
    .I1(w_vdpcmd_reg_data[2]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1831_s2.INIT=16'hACCA;
  LUT4 n1830_s2 (
    .F(n1830_6),
    .I0(n974_1),
    .I1(w_vdpcmd_reg_data[3]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1830_s2.INIT=16'hACCA;
  LUT4 n1829_s2 (
    .F(n1829_6),
    .I0(n973_1),
    .I1(w_vdpcmd_reg_data[4]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1829_s2.INIT=16'hACCA;
  LUT4 n1828_s2 (
    .F(n1828_6),
    .I0(n972_1),
    .I1(w_vdpcmd_reg_data[5]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1828_s2.INIT=16'hACCA;
  LUT4 n1827_s2 (
    .F(n1827_6),
    .I0(n971_1),
    .I1(w_vdpcmd_reg_data[6]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1827_s2.INIT=16'hACCA;
  LUT4 n1826_s2 (
    .F(n1826_6),
    .I0(n970_1),
    .I1(w_vdpcmd_reg_data[7]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1826_s2.INIT=16'hACCA;
  LUT4 n1825_s2 (
    .F(n1825_6),
    .I0(n969_1),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1825_s2.INIT=16'hACCA;
  LUT4 n1824_s2 (
    .F(n1824_6),
    .I0(n968_1),
    .I1(w_vdpcmd_reg_data[1]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1824_s2.INIT=16'hACCA;
  LUT4 n1813_s2 (
    .F(n1813_6),
    .I0(ff_r42r43_ny[0]),
    .I1(w_vdpcmd_reg_data[0]),
    .I2(w_vdpcmd_reg_wr_req),
    .I3(w_vdpcmd_reg_write_ack) 
);
defparam n1813_s2.INIT=16'h5CC5;
  LUT4 n650_s4 (
    .F(n650_9),
    .I0(\vdp_command_processor.ff_initializing ),
    .I1(ff_state[0]),
    .I2(ff_vram_wr_req_8),
    .I3(\vdp_command_processor.ff_initializing_8 ) 
);
defparam n650_s4.INIT=16'h3AAA;
  LUT3 n3494_s3 (
    .F(n3494_8),
    .I0(ff_enable),
    .I1(w_vdpcmd_reg_write_ack),
    .I2(w_vdpcmd_reg_wr_req) 
);
defparam n3494_s3.INIT=8'h28;
  LUT4 n1535_s57 (
    .F(n1535_64),
    .I0(n1536_36),
    .I1(n311_3),
    .I2(\vdp_command_processor.ff_read_x_low [0]),
    .I3(n190_8) 
);
defparam n1535_s57.INIT=16'h0700;
  LUT4 n1539_s34 (
    .F(n1539_39),
    .I0(n311_7),
    .I1(ff_vdpcmd_vram_rdata[3]),
    .I2(n311_5),
    .I3(n1536_36) 
);
defparam n1539_s34.INIT=16'hF400;
  LUT4 n171_s2 (
    .F(n171_7),
    .I0(ff_r40r41_nx[9]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(n1537_31) 
);
defparam n171_s2.INIT=16'h2AAA;
  DFFRE ff_state_2_s0 (
    .Q(ff_state[2]),
    .D(n1788_15),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_2_12),
    .RESET(n207_5) 
);
  DFFRE ff_state_1_s0 (
    .Q(ff_state[1]),
    .D(n1789_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_3_9),
    .RESET(n207_5) 
);
  DFFRE ff_state_0_s0 (
    .Q(ff_state[0]),
    .D(n1790_11),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_0_11),
    .RESET(n207_5) 
);
  DFFRE ff_r32r33_sx_8_s0 (
    .Q(ff_r32r33_sx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2317_4),
    .RESET(n207_5) 
);
  DFFRE ff_r32r33_sx_7_s0 (
    .Q(ff_r32r33_sx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n2318_4),
    .RESET(n207_5) 
);
  DFFRE ff_r32r33_sx_6_s0 (
    .Q(ff_r32r33_sx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n2318_4),
    .RESET(n207_5) 
);
  DFFRE ff_r32r33_sx_5_s0 (
    .Q(ff_r32r33_sx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n2318_4),
    .RESET(n207_5) 
);
  DFFRE ff_r32r33_sx_4_s0 (
    .Q(ff_r32r33_sx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n2318_4),
    .RESET(n207_5) 
);
  DFFRE ff_r32r33_sx_3_s0 (
    .Q(ff_r32r33_sx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n2318_4),
    .RESET(n207_5) 
);
  DFFRE ff_r32r33_sx_2_s0 (
    .Q(ff_r32r33_sx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n2318_4),
    .RESET(n207_5) 
);
  DFFRE ff_r32r33_sx_1_s0 (
    .Q(ff_r32r33_sx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n2318_4),
    .RESET(n207_5) 
);
  DFFRE ff_r32r33_sx_0_s0 (
    .Q(ff_r32r33_sx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2318_4),
    .RESET(n207_5) 
);
  DFFRE ff_r34r35_sy_9_s0 (
    .Q(ff_r34r35_sy[9]),
    .D(n1843_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n207_5) 
);
  DFFRE ff_r34r35_sy_8_s0 (
    .Q(ff_r34r35_sy[8]),
    .D(n1844_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_9_6),
    .RESET(n207_5) 
);
  DFFRE ff_r34r35_sy_7_s0 (
    .Q(ff_r34r35_sy[7]),
    .D(n1845_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_r34r35_sy_6_s0 (
    .Q(ff_r34r35_sy[6]),
    .D(n1846_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_r34r35_sy_5_s0 (
    .Q(ff_r34r35_sy[5]),
    .D(n1847_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_r34r35_sy_4_s0 (
    .Q(ff_r34r35_sy[4]),
    .D(n1848_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_r34r35_sy_3_s0 (
    .Q(ff_r34r35_sy[3]),
    .D(n1849_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_r34r35_sy_2_s0 (
    .Q(ff_r34r35_sy[2]),
    .D(n1850_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_r34r35_sy_1_s0 (
    .Q(ff_r34r35_sy[1]),
    .D(n1851_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_r34r35_sy_0_s0 (
    .Q(ff_r34r35_sy[0]),
    .D(n1852_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_r34r35_sy_7_6),
    .RESET(n207_5) 
);
  DFFRE ff_r36r37_dx_8_s0 (
    .Q(ff_r36r37_dx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2298_4),
    .RESET(n207_5) 
);
  DFFRE ff_r36r37_dx_7_s0 (
    .Q(ff_r36r37_dx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n2299_7),
    .RESET(n207_5) 
);
  DFFRE ff_r36r37_dx_6_s0 (
    .Q(ff_r36r37_dx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n2299_7),
    .RESET(n207_5) 
);
  DFFRE ff_r36r37_dx_5_s0 (
    .Q(ff_r36r37_dx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n2299_7),
    .RESET(n207_5) 
);
  DFFRE ff_r36r37_dx_4_s0 (
    .Q(ff_r36r37_dx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n2299_7),
    .RESET(n207_5) 
);
  DFFRE ff_r36r37_dx_3_s0 (
    .Q(ff_r36r37_dx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n2299_7),
    .RESET(n207_5) 
);
  DFFRE ff_r36r37_dx_2_s0 (
    .Q(ff_r36r37_dx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n2299_7),
    .RESET(n207_5) 
);
  DFFRE ff_r36r37_dx_1_s0 (
    .Q(ff_r36r37_dx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n2299_7),
    .RESET(n207_5) 
);
  DFFRE ff_r36r37_dx_0_s0 (
    .Q(ff_r36r37_dx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2299_7),
    .RESET(n207_5) 
);
  DFFRE ff_r38r39_dy_9_s0 (
    .Q(ff_r38r39_dy[9]),
    .D(n1824_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_9_7),
    .RESET(n207_5) 
);
  DFFRE ff_r38r39_dy_8_s0 (
    .Q(ff_r38r39_dy[8]),
    .D(n1825_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_9_7),
    .RESET(n207_5) 
);
  DFFRE ff_r38r39_dy_7_s0 (
    .Q(ff_r38r39_dy[7]),
    .D(n1826_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_7_7),
    .RESET(n207_5) 
);
  DFFRE ff_r38r39_dy_6_s0 (
    .Q(ff_r38r39_dy[6]),
    .D(n1827_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_7_7),
    .RESET(n207_5) 
);
  DFFRE ff_r38r39_dy_5_s0 (
    .Q(ff_r38r39_dy[5]),
    .D(n1828_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_7_7),
    .RESET(n207_5) 
);
  DFFRE ff_r38r39_dy_4_s0 (
    .Q(ff_r38r39_dy[4]),
    .D(n1829_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_7_7),
    .RESET(n207_5) 
);
  DFFRE ff_r38r39_dy_3_s0 (
    .Q(ff_r38r39_dy[3]),
    .D(n1830_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_7_7),
    .RESET(n207_5) 
);
  DFFRE ff_r38r39_dy_2_s0 (
    .Q(ff_r38r39_dy[2]),
    .D(n1831_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_7_7),
    .RESET(n207_5) 
);
  DFFRE ff_r38r39_dy_1_s0 (
    .Q(ff_r38r39_dy[1]),
    .D(n1832_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_7_7),
    .RESET(n207_5) 
);
  DFFRE ff_r38r39_dy_0_s0 (
    .Q(ff_r38r39_dy[0]),
    .D(n1833_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r38r39_dy_7_7),
    .RESET(n207_5) 
);
  DFFRE ff_r40r41_nx_9_s0 (
    .Q(ff_r40r41_nx[9]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n2278_4),
    .RESET(n207_5) 
);
  DFFRE ff_r40r41_nx_8_s0 (
    .Q(ff_r40r41_nx[8]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2278_4),
    .RESET(n207_5) 
);
  DFFRE ff_r40r41_nx_7_s0 (
    .Q(ff_r40r41_nx[7]),
    .D(w_vdpcmd_reg_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n2280_4),
    .RESET(n207_5) 
);
  DFFRE ff_r40r41_nx_6_s0 (
    .Q(ff_r40r41_nx[6]),
    .D(w_vdpcmd_reg_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n2280_4),
    .RESET(n207_5) 
);
  DFFRE ff_r40r41_nx_5_s0 (
    .Q(ff_r40r41_nx[5]),
    .D(w_vdpcmd_reg_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n2280_4),
    .RESET(n207_5) 
);
  DFFRE ff_r40r41_nx_4_s0 (
    .Q(ff_r40r41_nx[4]),
    .D(w_vdpcmd_reg_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n2280_4),
    .RESET(n207_5) 
);
  DFFRE ff_r40r41_nx_3_s0 (
    .Q(ff_r40r41_nx[3]),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n2280_4),
    .RESET(n207_5) 
);
  DFFRE ff_r40r41_nx_2_s0 (
    .Q(ff_r40r41_nx[2]),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n2280_4),
    .RESET(n207_5) 
);
  DFFRE ff_r40r41_nx_1_s0 (
    .Q(ff_r40r41_nx[1]),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n2280_4),
    .RESET(n207_5) 
);
  DFFRE ff_r40r41_nx_0_s0 (
    .Q(ff_r40r41_nx[0]),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2280_4),
    .RESET(n207_5) 
);
  DFFRE ff_r42r43_ny_9_s0 (
    .Q(ff_r42r43_ny[9]),
    .D(n1804_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_9_11),
    .RESET(n207_5) 
);
  DFFRE ff_r42r43_ny_8_s0 (
    .Q(ff_r42r43_ny[8]),
    .D(n1805_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_9_11),
    .RESET(n207_5) 
);
  DFFRE ff_r42r43_ny_7_s0 (
    .Q(ff_r42r43_ny[7]),
    .D(n1806_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_r42r43_ny_6_s0 (
    .Q(ff_r42r43_ny[6]),
    .D(n1807_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_r42r43_ny_5_s0 (
    .Q(ff_r42r43_ny[5]),
    .D(n1808_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_r42r43_ny_4_s0 (
    .Q(ff_r42r43_ny[4]),
    .D(n1809_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_r42r43_ny_3_s0 (
    .Q(ff_r42r43_ny[3]),
    .D(n1810_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_r42r43_ny_2_s0 (
    .Q(ff_r42r43_ny[2]),
    .D(n1811_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_r42r43_ny_1_s0 (
    .Q(ff_r42r43_ny[1]),
    .D(n1812_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_r42r43_ny_0_s0 (
    .Q(ff_r42r43_ny[0]),
    .D(n1813_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_r42r43_ny_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_r44_clr_7_s0 (
    .Q(ff_r44_clr[7]),
    .D(n1527_33),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_r44_clr_6_s0 (
    .Q(ff_r44_clr[6]),
    .D(n1528_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_r44_clr_5_s0 (
    .Q(ff_r44_clr[5]),
    .D(n1529_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_r44_clr_4_s0 (
    .Q(ff_r44_clr[4]),
    .D(n1530_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_7_9),
    .RESET(n207_5) 
);
  DFFRE ff_r44_clr_3_s0 (
    .Q(ff_r44_clr[3]),
    .D(n1531_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_3_9),
    .RESET(n207_5) 
);
  DFFRE ff_r44_clr_2_s0 (
    .Q(ff_r44_clr[2]),
    .D(n1532_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_3_9),
    .RESET(n207_5) 
);
  DFFRE ff_r44_clr_1_s0 (
    .Q(ff_r44_clr[1]),
    .D(n1533_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_1_9),
    .RESET(n207_5) 
);
  DFFRE ff_r44_clr_0_s0 (
    .Q(ff_r44_clr[0]),
    .D(n1534_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_r44_clr_1_9),
    .RESET(n207_5) 
);
  DFFRE ff_r45_mm_s0 (
    .Q(ff_r45_mm),
    .D(w_vdpcmd_reg_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2255_4),
    .RESET(n207_5) 
);
  DFFRE ff_r45_eq_s0 (
    .Q(ff_r45_eq),
    .D(w_vdpcmd_reg_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n2255_4),
    .RESET(n207_5) 
);
  DFFRE ff_r45_dix_s0 (
    .Q(ff_r45_dix),
    .D(w_vdpcmd_reg_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n2255_4),
    .RESET(n207_5) 
);
  DFFRE ff_r45_diy_s0 (
    .Q(ff_r45_diy),
    .D(w_vdpcmd_reg_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n2255_4),
    .RESET(n207_5) 
);
  DFFRE ff_r46_cmr_7_s0 (
    .Q(w_current_vdp_command[7]),
    .D(n1778_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n207_5) 
);
  DFFRE ff_r46_cmr_6_s0 (
    .Q(w_current_vdp_command[6]),
    .D(n1779_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n207_5) 
);
  DFFRE ff_r46_cmr_5_s0 (
    .Q(w_current_vdp_command[5]),
    .D(n1780_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n207_5) 
);
  DFFRE ff_r46_cmr_4_s0 (
    .Q(w_current_vdp_command[4]),
    .D(n1781_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n207_5) 
);
  DFFRE ff_r46_cmr_3_s0 (
    .Q(ff_r46_cmr[3]),
    .D(n1782_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n207_5) 
);
  DFFRE ff_r46_cmr_2_s0 (
    .Q(ff_r46_cmr[2]),
    .D(n1783_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n207_5) 
);
  DFFRE ff_r46_cmr_1_s0 (
    .Q(ff_r46_cmr[1]),
    .D(n1784_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n207_5) 
);
  DFFRE ff_r46_cmr_0_s0 (
    .Q(ff_r46_cmr[0]),
    .D(n1785_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_r46_cmr_7_5),
    .RESET(n207_5) 
);
  DFFRE ff_s8s9_sx_tmp_10_s0 (
    .Q(ff_s8s9_sx_tmp[10]),
    .D(n1553_37),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_10_9),
    .RESET(n207_5) 
);
  DFFRE ff_s8s9_sx_tmp_9_s0 (
    .Q(ff_s8s9_sx_tmp[9]),
    .D(n1554_33),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_s8s9_sx_tmp_8_s0 (
    .Q(ff_s8s9_sx_tmp[8]),
    .D(n1555_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_s8s9_sx_tmp_7_s0 (
    .Q(ff_s8s9_sx_tmp[7]),
    .D(n1556_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_s8s9_sx_tmp_6_s0 (
    .Q(ff_s8s9_sx_tmp[6]),
    .D(n1557_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_s8s9_sx_tmp_5_s0 (
    .Q(ff_s8s9_sx_tmp[5]),
    .D(n1558_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_s8s9_sx_tmp_4_s0 (
    .Q(ff_s8s9_sx_tmp[4]),
    .D(n1559_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_s8s9_sx_tmp_3_s0 (
    .Q(ff_s8s9_sx_tmp[3]),
    .D(n1560_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_s8s9_sx_tmp_2_s0 (
    .Q(ff_s8s9_sx_tmp[2]),
    .D(n1561_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_s8s9_sx_tmp_1_s0 (
    .Q(ff_s8s9_sx_tmp[1]),
    .D(n1562_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_s8s9_sx_tmp_0_s0 (
    .Q(ff_s8s9_sx_tmp[0]),
    .D(n1563_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_s8s9_sx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_dx_tmp_9_s0 (
    .Q(ff_dx_tmp[9]),
    .D(n1574_28),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_dx_tmp_8_s0 (
    .Q(ff_dx_tmp[8]),
    .D(n1575_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_dx_tmp_7_s0 (
    .Q(ff_dx_tmp[7]),
    .D(n1576_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_dx_tmp_6_s0 (
    .Q(ff_dx_tmp[6]),
    .D(n1577_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_dx_tmp_5_s0 (
    .Q(ff_dx_tmp[5]),
    .D(n1578_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_dx_tmp_4_s0 (
    .Q(ff_dx_tmp[4]),
    .D(n1579_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_dx_tmp_3_s0 (
    .Q(ff_dx_tmp[3]),
    .D(n1580_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_dx_tmp_2_s0 (
    .Q(ff_dx_tmp[2]),
    .D(n1581_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_dx_tmp_1_s0 (
    .Q(ff_dx_tmp[1]),
    .D(n1582_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_dx_tmp_0_s0 (
    .Q(ff_dx_tmp[0]),
    .D(n1583_25),
    .CLK(O_sdram_clk_d),
    .CE(ff_dx_tmp_9_9),
    .RESET(n207_5) 
);
  DFFRE ff_vdpcmd_start_s0 (
    .Q(ff_vdpcmd_start),
    .D(n1786_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vdpcmd_start_6),
    .RESET(n207_5) 
);
  DFFRE ff_vram_wr_req_s0 (
    .Q(ff_vram_wr_req),
    .D(n2386_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wr_req_11),
    .RESET(n207_5) 
);
  DFFRE ff_vram_rd_req_s0 (
    .Q(w_vdpcmd_vram_read_req),
    .D(n1194_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_rd_req_9),
    .RESET(n207_5) 
);
  DFFRE ff_vram_wdata_7_s0 (
    .Q(w_vdpcmd_vram_wdata[7]),
    .D(n1535_32),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_wdata_6_s0 (
    .Q(w_vdpcmd_vram_wdata[6]),
    .D(n1536_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_wdata_5_s0 (
    .Q(w_vdpcmd_vram_wdata[5]),
    .D(n1537_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_wdata_4_s0 (
    .Q(w_vdpcmd_vram_wdata[4]),
    .D(n1538_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_wdata_3_s0 (
    .Q(w_vdpcmd_vram_wdata[3]),
    .D(n1539_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_wdata_2_s0 (
    .Q(w_vdpcmd_vram_wdata[2]),
    .D(n1540_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_wdata_1_s0 (
    .Q(w_vdpcmd_vram_wdata[1]),
    .D(n1541_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_wdata_0_s0 (
    .Q(w_vdpcmd_vram_wdata[0]),
    .D(n1542_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_wdata_7_8),
    .RESET(n207_5) 
);
  DFFSE ff_s2_tr_s0 (
    .Q(ff_s2_tr),
    .D(n1646_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_s2_tr_6),
    .SET(n207_5) 
);
  DFFRE ff_s2_ce_s0 (
    .Q(ff_s2_ce),
    .D(n1518_26),
    .CLK(O_sdram_clk_d),
    .CE(ff_s2_ce_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_address_16_s0 (
    .Q(w_vdpcmd_vram_access_address[16]),
    .D(n1967_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_vram_address_15_s0 (
    .Q(w_vdpcmd_vram_access_address[15]),
    .D(n1968_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_vram_address_14_s0 (
    .Q(w_vdpcmd_vram_access_address[14]),
    .D(n1969_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_vram_address_13_s0 (
    .Q(w_vdpcmd_vram_access_address[13]),
    .D(n1970_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_vram_address_12_s0 (
    .Q(w_vdpcmd_vram_access_address[12]),
    .D(n1971_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_vram_address_11_s0 (
    .Q(w_vdpcmd_vram_access_address[11]),
    .D(n1972_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_vram_address_10_s0 (
    .Q(w_vdpcmd_vram_access_address[10]),
    .D(n1973_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_vram_address_9_s0 (
    .Q(w_vdpcmd_vram_access_address[9]),
    .D(n1974_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_vram_address_8_s0 (
    .Q(w_vdpcmd_vram_access_address[8]),
    .D(n1975_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_vram_address_7_s0 (
    .Q(w_vdpcmd_vram_access_address[7]),
    .D(n1976_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_vram_address_6_s0 (
    .Q(w_vdpcmd_vram_access_address[6]),
    .D(n1977_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_vram_address_5_s0 (
    .Q(w_vdpcmd_vram_access_address[5]),
    .D(n1978_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_vram_address_4_s0 (
    .Q(w_vdpcmd_vram_access_address[4]),
    .D(n1979_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_vram_address_3_s0 (
    .Q(w_vdpcmd_vram_access_address[3]),
    .D(n1980_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_vram_address_2_s0 (
    .Q(w_vdpcmd_vram_access_address[2]),
    .D(n1981_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_vram_address_1_s0 (
    .Q(w_vdpcmd_vram_access_address[1]),
    .D(n1982_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_vram_address_0_s0 (
    .Q(w_vdpcmd_vram_access_address[0]),
    .D(n1983_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_9_s0  (
    .Q(\vdp_command_processor.ff_nx_count [9]),
    .D(n171_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_8_s0  (
    .Q(\vdp_command_processor.ff_nx_count [8]),
    .D(n172_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_7_s0  (
    .Q(\vdp_command_processor.ff_nx_count [7]),
    .D(n173_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_6_s0  (
    .Q(\vdp_command_processor.ff_nx_count [6]),
    .D(n174_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_5_s0  (
    .Q(\vdp_command_processor.ff_nx_count [5]),
    .D(n175_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_4_s0  (
    .Q(\vdp_command_processor.ff_nx_count [4]),
    .D(n176_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_3_s0  (
    .Q(\vdp_command_processor.ff_nx_count [3]),
    .D(n177_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_2_s0  (
    .Q(\vdp_command_processor.ff_nx_count [2]),
    .D(n178_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_1_s0  (
    .Q(\vdp_command_processor.ff_nx_count [1]),
    .D(n179_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_nx_count_0_s0  (
    .Q(\vdp_command_processor.ff_nx_count [0]),
    .D(n180_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_10_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [10]),
    .D(ff_r45_dix),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_2_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [2]),
    .D(n189_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_1_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [1]),
    .D(n190_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_x_count_delta_0_s0  (
    .Q(\vdp_command_processor.ff_x_count_delta [0]),
    .D(n191_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_y_count_delta_9_s0  (
    .Q(\vdp_command_processor.ff_y_count_delta [9]),
    .D(ff_r45_diy),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_col_mask_7_s0  (
    .Q(\vdp_command_processor.ff_col_mask [7]),
    .D(n192_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_col_mask_3_s0  (
    .Q(\vdp_command_processor.ff_col_mask [3]),
    .D(n196_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_1_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [1]),
    .D(n1601_22),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_rd_req_9),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_read_x_low_0_s0  (
    .Q(\vdp_command_processor.ff_read_x_low [0]),
    .D(n1602_22),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_rd_req_9),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_9_s0  (
    .Q(\vdp_command_processor.ff_current_y [9]),
    .D(n1584_23),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_8_s0  (
    .Q(\vdp_command_processor.ff_current_y [8]),
    .D(n1585_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_7_s0  (
    .Q(\vdp_command_processor.ff_current_y [7]),
    .D(n1586_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_6_s0  (
    .Q(\vdp_command_processor.ff_current_y [6]),
    .D(n1587_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_5_s0  (
    .Q(\vdp_command_processor.ff_current_y [5]),
    .D(n1588_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_4_s0  (
    .Q(\vdp_command_processor.ff_current_y [4]),
    .D(n1589_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_3_s0  (
    .Q(\vdp_command_processor.ff_current_y [3]),
    .D(n1590_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_2_s0  (
    .Q(\vdp_command_processor.ff_current_y [2]),
    .D(n1591_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_1_s0  (
    .Q(\vdp_command_processor.ff_current_y [1]),
    .D(n1592_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_y_0_s0  (
    .Q(\vdp_command_processor.ff_current_y [0]),
    .D(n1593_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_8_s0  (
    .Q(\vdp_command_processor.ff_current_x [8]),
    .D(n1594_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_7_s0  (
    .Q(\vdp_command_processor.ff_current_x [7]),
    .D(n1595_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_6_s0  (
    .Q(\vdp_command_processor.ff_current_x [6]),
    .D(n1596_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_5_s0  (
    .Q(\vdp_command_processor.ff_current_x [5]),
    .D(n1597_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_4_s0  (
    .Q(\vdp_command_processor.ff_current_x [4]),
    .D(n1598_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_3_s0  (
    .Q(\vdp_command_processor.ff_current_x [3]),
    .D(n1599_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_2_s0  (
    .Q(\vdp_command_processor.ff_current_x [2]),
    .D(n1600_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_1_s0  (
    .Q(\vdp_command_processor.ff_current_x [1]),
    .D(n1601_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFRE \vdp_command_processor.ff_current_x_0_s0  (
    .Q(\vdp_command_processor.ff_current_x [0]),
    .D(n1602_22),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.ff_current_y_9_6 ),
    .RESET(n207_5) 
);
  DFFE \vdp_command_processor.maxxmask_1_s0  (
    .Q(\vdp_command_processor.maxxmask [1]),
    .D(w_vdp_mode_is_highres),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFE \vdp_command_processor.maxxmask_0_s0  (
    .Q(\vdp_command_processor.maxxmask [0]),
    .D(n2622_7),
    .CLK(O_sdram_clk_d),
    .CE(\vdp_command_processor.maxxmask_1_6 ) 
);
  DFFE ff_nx_tmp_9_s0 (
    .Q(ff_nx_tmp[9]),
    .D(n1543_31),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8) 
);
  DFFE ff_nx_tmp_8_s0 (
    .Q(ff_nx_tmp[8]),
    .D(n1544_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8) 
);
  DFFE ff_nx_tmp_7_s0 (
    .Q(ff_nx_tmp[7]),
    .D(n1545_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8) 
);
  DFFE ff_nx_tmp_6_s0 (
    .Q(ff_nx_tmp[6]),
    .D(n1546_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8) 
);
  DFFE ff_nx_tmp_5_s0 (
    .Q(ff_nx_tmp[5]),
    .D(n1547_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8) 
);
  DFFE ff_nx_tmp_4_s0 (
    .Q(ff_nx_tmp[4]),
    .D(n1548_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8) 
);
  DFFE ff_nx_tmp_3_s0 (
    .Q(ff_nx_tmp[3]),
    .D(n1549_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8) 
);
  DFFE ff_nx_tmp_2_s0 (
    .Q(ff_nx_tmp[2]),
    .D(n1550_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8) 
);
  DFFE ff_nx_tmp_1_s0 (
    .Q(ff_nx_tmp[1]),
    .D(n1551_29),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8) 
);
  DFFE ff_nx_tmp_0_s0 (
    .Q(ff_nx_tmp[0]),
    .D(n1552_30),
    .CLK(O_sdram_clk_d),
    .CE(ff_nx_tmp_9_8) 
);
  DFFRE ff_state_3_s0 (
    .Q(ff_state[3]),
    .D(n1787_10),
    .CLK(O_sdram_clk_d),
    .CE(ff_state_3_9),
    .RESET(n207_5) 
);
  DFFR \vdp_command_processor.ff_initializing_s5  (
    .Q(\vdp_command_processor.ff_initializing ),
    .D(n650_9),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam \vdp_command_processor.ff_initializing_s5 .INIT=1'b0;
  DFFR ff_reg_wr_ack_s2 (
    .Q(w_vdpcmd_reg_write_ack),
    .D(n1639_7),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_reg_wr_ack_s2.INIT=1'b0;
  DFFR ff_tr_clr_ack_s2 (
    .Q(w_vdpcmd_tr_clr_ack),
    .D(n1428_7),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_tr_clr_ack_s2.INIT=1'b0;
  ALU n725_s (
    .SUM(n725_1),
    .COUT(n725_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n725_s.ALU_MODE=0;
  ALU n724_s (
    .SUM(n724_1),
    .COUT(n724_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n725_2) 
);
defparam n724_s.ALU_MODE=0;
  ALU n723_s (
    .SUM(n723_1),
    .COUT(n723_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n724_2) 
);
defparam n723_s.ALU_MODE=0;
  ALU n722_s (
    .SUM(n722_1),
    .COUT(n722_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n723_2) 
);
defparam n722_s.ALU_MODE=0;
  ALU n721_s (
    .SUM(n721_1),
    .COUT(n721_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n722_2) 
);
defparam n721_s.ALU_MODE=0;
  ALU n720_s (
    .SUM(n720_1),
    .COUT(n720_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n721_2) 
);
defparam n720_s.ALU_MODE=0;
  ALU n719_s (
    .SUM(n719_1),
    .COUT(n719_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n720_2) 
);
defparam n719_s.ALU_MODE=0;
  ALU n718_s (
    .SUM(n718_1),
    .COUT(n718_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n719_2) 
);
defparam n718_s.ALU_MODE=0;
  ALU n717_s (
    .SUM(n717_1),
    .COUT(n717_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n718_2) 
);
defparam n717_s.ALU_MODE=0;
  ALU n716_s (
    .SUM(n716_1),
    .COUT(n716_2),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n717_2) 
);
defparam n716_s.ALU_MODE=0;
  ALU n715_s (
    .SUM(n715_1),
    .COUT(n715_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n716_2) 
);
defparam n715_s.ALU_MODE=0;
  ALU n966_s (
    .SUM(n966_1),
    .COUT(n966_2),
    .I0(ff_dx_tmp[0]),
    .I1(n218_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n966_s.ALU_MODE=0;
  ALU n965_s (
    .SUM(n965_1),
    .COUT(n965_2),
    .I0(ff_dx_tmp[1]),
    .I1(n217_3),
    .I3(GND),
    .CIN(n966_2) 
);
defparam n965_s.ALU_MODE=0;
  ALU n964_s (
    .SUM(n964_1),
    .COUT(n964_2),
    .I0(ff_dx_tmp[2]),
    .I1(n216_3),
    .I3(GND),
    .CIN(n965_2) 
);
defparam n964_s.ALU_MODE=0;
  ALU n963_s (
    .SUM(n963_1),
    .COUT(n963_2),
    .I0(ff_dx_tmp[3]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n964_2) 
);
defparam n963_s.ALU_MODE=0;
  ALU n962_s (
    .SUM(n962_1),
    .COUT(n962_2),
    .I0(ff_dx_tmp[4]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n963_2) 
);
defparam n962_s.ALU_MODE=0;
  ALU n961_s (
    .SUM(n961_1),
    .COUT(n961_2),
    .I0(ff_dx_tmp[5]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n962_2) 
);
defparam n961_s.ALU_MODE=0;
  ALU n960_s (
    .SUM(n960_1),
    .COUT(n960_2),
    .I0(ff_dx_tmp[6]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n961_2) 
);
defparam n960_s.ALU_MODE=0;
  ALU n959_s (
    .SUM(n959_1),
    .COUT(n959_2),
    .I0(ff_dx_tmp[7]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n960_2) 
);
defparam n959_s.ALU_MODE=0;
  ALU n958_s (
    .SUM(n958_1),
    .COUT(n958_2),
    .I0(ff_dx_tmp[8]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n959_2) 
);
defparam n958_s.ALU_MODE=0;
  ALU n957_s (
    .SUM(n957_1),
    .COUT(n957_0_COUT),
    .I0(ff_dx_tmp[9]),
    .I1(n215_3),
    .I3(GND),
    .CIN(n958_2) 
);
defparam n957_s.ALU_MODE=0;
  ALU n977_s (
    .SUM(n977_1),
    .COUT(n977_2),
    .I0(ff_r38r39_dy[0]),
    .I1(n225_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n977_s.ALU_MODE=0;
  ALU n976_s (
    .SUM(n976_1),
    .COUT(n976_2),
    .I0(ff_r38r39_dy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n977_2) 
);
defparam n976_s.ALU_MODE=0;
  ALU n975_s (
    .SUM(n975_1),
    .COUT(n975_2),
    .I0(ff_r38r39_dy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n976_2) 
);
defparam n975_s.ALU_MODE=0;
  ALU n974_s (
    .SUM(n974_1),
    .COUT(n974_2),
    .I0(ff_r38r39_dy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n975_2) 
);
defparam n974_s.ALU_MODE=0;
  ALU n973_s (
    .SUM(n973_1),
    .COUT(n973_2),
    .I0(ff_r38r39_dy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n974_2) 
);
defparam n973_s.ALU_MODE=0;
  ALU n972_s (
    .SUM(n972_1),
    .COUT(n972_2),
    .I0(ff_r38r39_dy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n973_2) 
);
defparam n972_s.ALU_MODE=0;
  ALU n971_s (
    .SUM(n971_1),
    .COUT(n971_2),
    .I0(ff_r38r39_dy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n972_2) 
);
defparam n971_s.ALU_MODE=0;
  ALU n970_s (
    .SUM(n970_1),
    .COUT(n970_2),
    .I0(ff_r38r39_dy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n971_2) 
);
defparam n970_s.ALU_MODE=0;
  ALU n969_s (
    .SUM(n969_1),
    .COUT(n969_2),
    .I0(ff_r38r39_dy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n970_2) 
);
defparam n969_s.ALU_MODE=0;
  ALU n968_s (
    .SUM(n968_1),
    .COUT(n968_0_COUT),
    .I0(ff_r38r39_dy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n969_2) 
);
defparam n968_s.ALU_MODE=0;
  ALU n1150_s (
    .SUM(n1150_1),
    .COUT(n1150_2),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1150_s.ALU_MODE=0;
  ALU n1149_s (
    .SUM(n1149_1),
    .COUT(n1149_2),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1150_2) 
);
defparam n1149_s.ALU_MODE=0;
  ALU n1148_s (
    .SUM(n1148_1),
    .COUT(n1148_2),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1149_2) 
);
defparam n1148_s.ALU_MODE=0;
  ALU n1147_s (
    .SUM(n1147_1),
    .COUT(n1147_2),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1148_2) 
);
defparam n1147_s.ALU_MODE=0;
  ALU n1146_s (
    .SUM(n1146_1),
    .COUT(n1146_2),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1147_2) 
);
defparam n1146_s.ALU_MODE=0;
  ALU n1145_s (
    .SUM(n1145_1),
    .COUT(n1145_2),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1146_2) 
);
defparam n1145_s.ALU_MODE=0;
  ALU n1144_s (
    .SUM(n1144_1),
    .COUT(n1144_2),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1145_2) 
);
defparam n1144_s.ALU_MODE=0;
  ALU n1143_s (
    .SUM(n1143_1),
    .COUT(n1143_2),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1144_2) 
);
defparam n1143_s.ALU_MODE=0;
  ALU n1142_s (
    .SUM(n1142_1),
    .COUT(n1142_2),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1143_2) 
);
defparam n1142_s.ALU_MODE=0;
  ALU n1141_s (
    .SUM(n1141_1),
    .COUT(n1141_0_COUT),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1142_2) 
);
defparam n1141_s.ALU_MODE=0;
  ALU n1419_s (
    .SUM(n1419_1),
    .COUT(n1419_2),
    .I0(ff_r34r35_sy[0]),
    .I1(n225_5),
    .I3(GND),
    .CIN(GND) 
);
defparam n1419_s.ALU_MODE=0;
  ALU n1418_s (
    .SUM(n1418_1),
    .COUT(n1418_2),
    .I0(ff_r34r35_sy[1]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1419_2) 
);
defparam n1418_s.ALU_MODE=0;
  ALU n1417_s (
    .SUM(n1417_1),
    .COUT(n1417_2),
    .I0(ff_r34r35_sy[2]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1418_2) 
);
defparam n1417_s.ALU_MODE=0;
  ALU n1416_s (
    .SUM(n1416_1),
    .COUT(n1416_2),
    .I0(ff_r34r35_sy[3]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1417_2) 
);
defparam n1416_s.ALU_MODE=0;
  ALU n1415_s (
    .SUM(n1415_1),
    .COUT(n1415_2),
    .I0(ff_r34r35_sy[4]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1416_2) 
);
defparam n1415_s.ALU_MODE=0;
  ALU n1414_s (
    .SUM(n1414_1),
    .COUT(n1414_2),
    .I0(ff_r34r35_sy[5]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1415_2) 
);
defparam n1414_s.ALU_MODE=0;
  ALU n1413_s (
    .SUM(n1413_1),
    .COUT(n1413_2),
    .I0(ff_r34r35_sy[6]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1414_2) 
);
defparam n1413_s.ALU_MODE=0;
  ALU n1412_s (
    .SUM(n1412_1),
    .COUT(n1412_2),
    .I0(ff_r34r35_sy[7]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1413_2) 
);
defparam n1412_s.ALU_MODE=0;
  ALU n1411_s (
    .SUM(n1411_1),
    .COUT(n1411_2),
    .I0(ff_r34r35_sy[8]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1412_2) 
);
defparam n1411_s.ALU_MODE=0;
  ALU n1410_s (
    .SUM(n1410_1),
    .COUT(n1410_0_COUT),
    .I0(ff_r34r35_sy[9]),
    .I1(n246_3),
    .I3(GND),
    .CIN(n1411_2) 
);
defparam n1410_s.ALU_MODE=0;
  ALU n954_s (
    .SUM(n954_2),
    .COUT(n954_3),
    .I0(ff_s8s9_sx_tmp[0]),
    .I1(ff_r42r43_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam n954_s.ALU_MODE=1;
  ALU n953_s (
    .SUM(n953_2),
    .COUT(n953_3),
    .I0(ff_s8s9_sx_tmp[1]),
    .I1(ff_r42r43_ny[1]),
    .I3(GND),
    .CIN(n954_3) 
);
defparam n953_s.ALU_MODE=1;
  ALU n952_s (
    .SUM(n952_2),
    .COUT(n952_3),
    .I0(ff_s8s9_sx_tmp[2]),
    .I1(ff_r42r43_ny[2]),
    .I3(GND),
    .CIN(n953_3) 
);
defparam n952_s.ALU_MODE=1;
  ALU n951_s (
    .SUM(n951_2),
    .COUT(n951_3),
    .I0(ff_s8s9_sx_tmp[3]),
    .I1(ff_r42r43_ny[3]),
    .I3(GND),
    .CIN(n952_3) 
);
defparam n951_s.ALU_MODE=1;
  ALU n950_s (
    .SUM(n950_2),
    .COUT(n950_3),
    .I0(ff_s8s9_sx_tmp[4]),
    .I1(ff_r42r43_ny[4]),
    .I3(GND),
    .CIN(n951_3) 
);
defparam n950_s.ALU_MODE=1;
  ALU n949_s (
    .SUM(n949_2),
    .COUT(n949_3),
    .I0(ff_s8s9_sx_tmp[5]),
    .I1(ff_r42r43_ny[5]),
    .I3(GND),
    .CIN(n950_3) 
);
defparam n949_s.ALU_MODE=1;
  ALU n948_s (
    .SUM(n948_2),
    .COUT(n948_3),
    .I0(ff_s8s9_sx_tmp[6]),
    .I1(ff_r42r43_ny[6]),
    .I3(GND),
    .CIN(n949_3) 
);
defparam n948_s.ALU_MODE=1;
  ALU n947_s (
    .SUM(n947_2),
    .COUT(n947_3),
    .I0(ff_s8s9_sx_tmp[7]),
    .I1(ff_r42r43_ny[7]),
    .I3(GND),
    .CIN(n948_3) 
);
defparam n947_s.ALU_MODE=1;
  ALU n946_s (
    .SUM(n946_2),
    .COUT(n946_3),
    .I0(ff_s8s9_sx_tmp[8]),
    .I1(ff_r42r43_ny[8]),
    .I3(GND),
    .CIN(n947_3) 
);
defparam n946_s.ALU_MODE=1;
  ALU n945_s (
    .SUM(n945_2),
    .COUT(n945_3),
    .I0(ff_s8s9_sx_tmp[9]),
    .I1(ff_r42r43_ny[9]),
    .I3(GND),
    .CIN(n946_3) 
);
defparam n945_s.ALU_MODE=1;
  ALU n944_s (
    .SUM(n944_2),
    .COUT(n944_0_COUT),
    .I0(ff_s8s9_sx_tmp[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n945_3) 
);
defparam n944_s.ALU_MODE=1;
  ALU n702_s0 (
    .SUM(n702_1_SUM),
    .COUT(n702_3),
    .I0(n314_3),
    .I1(ff_r44_clr[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n702_s0.ALU_MODE=3;
  ALU n703_s0 (
    .SUM(n703_1_SUM),
    .COUT(n703_3),
    .I0(n313_3),
    .I1(ff_r44_clr[1]),
    .I3(GND),
    .CIN(n702_3) 
);
defparam n703_s0.ALU_MODE=3;
  ALU n704_s0 (
    .SUM(n704_1_SUM),
    .COUT(n704_3),
    .I0(n312_3),
    .I1(ff_r44_clr[2]),
    .I3(GND),
    .CIN(n703_3) 
);
defparam n704_s0.ALU_MODE=3;
  ALU n705_s0 (
    .SUM(n705_1_SUM),
    .COUT(n705_3),
    .I0(n311_3),
    .I1(ff_r44_clr[3]),
    .I3(GND),
    .CIN(n704_3) 
);
defparam n705_s0.ALU_MODE=3;
  ALU n706_s0 (
    .SUM(n706_1_SUM),
    .COUT(n706_3),
    .I0(n318_6),
    .I1(ff_r44_clr[4]),
    .I3(GND),
    .CIN(n705_3) 
);
defparam n706_s0.ALU_MODE=3;
  ALU n707_s0 (
    .SUM(n707_1_SUM),
    .COUT(n707_3),
    .I0(n317_6),
    .I1(ff_r44_clr[5]),
    .I3(GND),
    .CIN(n706_3) 
);
defparam n707_s0.ALU_MODE=3;
  ALU n708_s0 (
    .SUM(n708_1_SUM),
    .COUT(n708_3),
    .I0(n316_6),
    .I1(ff_r44_clr[6]),
    .I3(GND),
    .CIN(n707_3) 
);
defparam n708_s0.ALU_MODE=3;
  ALU n709_s0 (
    .SUM(n709_1_SUM),
    .COUT(n709_3),
    .I0(n315_6),
    .I1(ff_r44_clr[7]),
    .I3(GND),
    .CIN(n708_3) 
);
defparam n709_s0.ALU_MODE=3;
  ALU n1225_s0 (
    .SUM(n1225_1_SUM),
    .COUT(n1225_3),
    .I0(ff_nx_tmp[0]),
    .I1(ff_r40r41_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n1225_s0.ALU_MODE=3;
  ALU n1226_s0 (
    .SUM(n1226_1_SUM),
    .COUT(n1226_3),
    .I0(ff_nx_tmp[1]),
    .I1(ff_r40r41_nx[1]),
    .I3(GND),
    .CIN(n1225_3) 
);
defparam n1226_s0.ALU_MODE=3;
  ALU n1227_s0 (
    .SUM(n1227_1_SUM),
    .COUT(n1227_3),
    .I0(ff_nx_tmp[2]),
    .I1(ff_r40r41_nx[2]),
    .I3(GND),
    .CIN(n1226_3) 
);
defparam n1227_s0.ALU_MODE=3;
  ALU n1228_s0 (
    .SUM(n1228_1_SUM),
    .COUT(n1228_3),
    .I0(ff_nx_tmp[3]),
    .I1(ff_r40r41_nx[3]),
    .I3(GND),
    .CIN(n1227_3) 
);
defparam n1228_s0.ALU_MODE=3;
  ALU n1229_s0 (
    .SUM(n1229_1_SUM),
    .COUT(n1229_3),
    .I0(ff_nx_tmp[4]),
    .I1(ff_r40r41_nx[4]),
    .I3(GND),
    .CIN(n1228_3) 
);
defparam n1229_s0.ALU_MODE=3;
  ALU n1230_s0 (
    .SUM(n1230_1_SUM),
    .COUT(n1230_3),
    .I0(ff_nx_tmp[5]),
    .I1(ff_r40r41_nx[5]),
    .I3(GND),
    .CIN(n1229_3) 
);
defparam n1230_s0.ALU_MODE=3;
  ALU n1231_s0 (
    .SUM(n1231_1_SUM),
    .COUT(n1231_3),
    .I0(ff_nx_tmp[6]),
    .I1(ff_r40r41_nx[6]),
    .I3(GND),
    .CIN(n1230_3) 
);
defparam n1231_s0.ALU_MODE=3;
  ALU n1232_s0 (
    .SUM(n1232_1_SUM),
    .COUT(n1232_3),
    .I0(ff_nx_tmp[7]),
    .I1(ff_r40r41_nx[7]),
    .I3(GND),
    .CIN(n1231_3) 
);
defparam n1232_s0.ALU_MODE=3;
  ALU n1233_s0 (
    .SUM(n1233_1_SUM),
    .COUT(n1233_3),
    .I0(ff_nx_tmp[8]),
    .I1(ff_r40r41_nx[8]),
    .I3(GND),
    .CIN(n1232_3) 
);
defparam n1233_s0.ALU_MODE=3;
  ALU n1234_s0 (
    .SUM(n1234_1_SUM),
    .COUT(n1234_3),
    .I0(ff_nx_tmp[9]),
    .I1(ff_r40r41_nx[9]),
    .I3(GND),
    .CIN(n1233_3) 
);
defparam n1234_s0.ALU_MODE=3;
  MUX2_LUT5 n305_s5 (
    .O(n305_9),
    .I0(n305_6),
    .I1(n305_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  MUX2_LUT5 n306_s5 (
    .O(n306_9),
    .I0(n306_6),
    .I1(n306_7),
    .S0(\vdp_command_processor.ff_read_x_low [1]) 
);
  INV n2386_s3 (
    .O(n2386_6),
    .I(ff_vdpcmd_vram_write_ack) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_wait_control (
  O_sdram_clk_d,
  n207_5,
  reg_r9_y_dots_Z,
  reg_r8_sp_off_Z,
  ff_enable,
  ff_vdp_command_drive,
  reg_r1_disp_on_Z,
  w_current_vdp_command,
  n315_3583,
  n315_3588,
  n315_3592,
  n315_3598,
  n315_3604,
  n315_3608,
  n315_3610,
  n315_3612,
  ff_wait_cnt
)
;
input O_sdram_clk_d;
input n207_5;
input reg_r9_y_dots_Z;
input reg_r8_sp_off_Z;
input ff_enable;
input ff_vdp_command_drive;
input reg_r1_disp_on_Z;
input [7:4] w_current_vdp_command;
output n315_3583;
output n315_3588;
output n315_3592;
output n315_3598;
output n315_3604;
output n315_3608;
output n315_3610;
output n315_3612;
output [15:15] ff_wait_cnt;
wire n287_2;
wire n288_2;
wire n289_2;
wire n290_2;
wire n291_2;
wire n292_2;
wire n293_2;
wire n294_2;
wire n295_2;
wire n296_2;
wire n297_2;
wire n298_2;
wire n299_2;
wire n369_2;
wire n370_2;
wire n371_2;
wire n372_2;
wire n373_2;
wire n374_2;
wire n375_2;
wire n376_2;
wire n377_2;
wire n378_2;
wire n379_2;
wire n380_2;
wire n381_2;
wire n549_3;
wire n434_3;
wire n435_3;
wire n436_3;
wire n437_3;
wire n438_3;
wire n439_3;
wire n440_3;
wire n441_3;
wire n442_3;
wire n443_3;
wire n444_3;
wire n445_3;
wire n446_3;
wire n315_3500;
wire n315_3506;
wire n315_3510;
wire n315_3512;
wire n315_3516;
wire n315_3518;
wire n315_3520;
wire n315_3522;
wire n315_3524;
wire n315_3526;
wire n315_3528;
wire n315_3538;
wire n315_3540;
wire n315_3544;
wire n315_3546;
wire n315_3550;
wire n315_3554;
wire n315_3560;
wire n315_3562;
wire n315_3564;
wire n315_3568;
wire n315_3578;
wire n315_3580;
wire n315_3582;
wire n315_3590;
wire n315_3594;
wire n315_3596;
wire n315_3600;
wire n315_3602;
wire n315_3606;
wire n315_3614;
wire n315_3616;
wire n315_3618;
wire n315_3620;
wire n315_3622;
wire n315_3624;
wire n286_5;
wire n368_5;
wire n433_5;
wire n286_6;
wire n315_3626;
wire n315_3628;
wire n315_3630;
wire n315_3632;
wire n250_1;
wire n250_2;
wire n249_1;
wire n249_2;
wire n248_1;
wire n248_2;
wire n247_1;
wire n247_2;
wire n246_1;
wire n246_2;
wire n245_1;
wire n245_2;
wire n244_1;
wire n244_2;
wire n243_1;
wire n243_2;
wire n242_1;
wire n242_2;
wire n241_1;
wire n241_2;
wire n240_1;
wire n240_2;
wire n239_1;
wire n239_2;
wire n238_1;
wire n238_2;
wire n283_1;
wire n283_2;
wire n282_1;
wire n282_2;
wire n281_1;
wire n281_2;
wire n280_1;
wire n280_2;
wire n279_1;
wire n279_2;
wire n278_1;
wire n278_2;
wire n277_1;
wire n277_2;
wire n276_1;
wire n276_2;
wire n275_1;
wire n275_2;
wire n274_1;
wire n274_2;
wire n273_1;
wire n273_2;
wire n272_1;
wire n272_2;
wire n271_1;
wire n271_2;
wire n332_1;
wire n332_2;
wire n331_1;
wire n331_2;
wire n330_1;
wire n330_2;
wire n329_1;
wire n329_2;
wire n328_1;
wire n328_2;
wire n327_1;
wire n327_2;
wire n326_1;
wire n326_2;
wire n325_1;
wire n325_2;
wire n324_1;
wire n324_2;
wire n323_1;
wire n323_2;
wire n322_1;
wire n322_2;
wire n321_1;
wire n321_2;
wire n320_1;
wire n320_2;
wire n365_1;
wire n365_2;
wire n364_1;
wire n364_2;
wire n363_1;
wire n363_2;
wire n362_1;
wire n362_2;
wire n361_1;
wire n361_2;
wire n360_1;
wire n360_2;
wire n359_1;
wire n359_2;
wire n358_1;
wire n358_2;
wire n357_1;
wire n357_2;
wire n356_1;
wire n356_2;
wire n355_1;
wire n355_2;
wire n354_1;
wire n354_2;
wire n353_1;
wire n353_2;
wire n430_1;
wire n430_2;
wire n429_1;
wire n429_2;
wire n428_1;
wire n428_2;
wire n427_1;
wire n427_2;
wire n426_1;
wire n426_2;
wire n425_1;
wire n425_2;
wire n424_1;
wire n424_2;
wire n423_1;
wire n423_2;
wire n422_1;
wire n422_2;
wire n421_1;
wire n421_2;
wire n420_1;
wire n420_2;
wire n419_1;
wire n419_2;
wire n418_1;
wire n418_2;
wire n384_3;
wire n385_3;
wire n386_3;
wire n387_3;
wire n388_3;
wire n389_3;
wire n390_3;
wire n391_3;
wire n392_3;
wire n393_3;
wire n394_3;
wire n395_3;
wire n396_3;
wire n397_3;
wire [14:2] ff_wait_cnt_0;
wire VCC;
wire GND;
  LUT3 n385_s1 (
    .F(n287_2),
    .I0(n271_1),
    .I1(n238_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s1.INIT=8'hCA;
  LUT3 n386_s1 (
    .F(n288_2),
    .I0(n272_1),
    .I1(n239_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s1.INIT=8'hCA;
  LUT3 n387_s1 (
    .F(n289_2),
    .I0(n273_1),
    .I1(n240_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s1.INIT=8'hCA;
  LUT3 n388_s1 (
    .F(n290_2),
    .I0(n274_1),
    .I1(n241_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s1.INIT=8'hCA;
  LUT3 n389_s1 (
    .F(n291_2),
    .I0(n275_1),
    .I1(n242_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s1.INIT=8'hCA;
  LUT3 n390_s1 (
    .F(n292_2),
    .I0(n276_1),
    .I1(n243_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s1.INIT=8'hCA;
  LUT3 n391_s1 (
    .F(n293_2),
    .I0(n277_1),
    .I1(n244_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s1.INIT=8'hCA;
  LUT3 n392_s1 (
    .F(n294_2),
    .I0(n278_1),
    .I1(n245_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s1.INIT=8'hCA;
  LUT3 n393_s1 (
    .F(n295_2),
    .I0(n279_1),
    .I1(n246_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s1.INIT=8'hCA;
  LUT3 n394_s1 (
    .F(n296_2),
    .I0(n280_1),
    .I1(n247_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s1.INIT=8'hCA;
  LUT3 n395_s1 (
    .F(n297_2),
    .I0(n281_1),
    .I1(n248_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s1.INIT=8'hCA;
  LUT3 n396_s1 (
    .F(n298_2),
    .I0(n282_1),
    .I1(n249_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s1.INIT=8'hCA;
  LUT3 n397_s1 (
    .F(n299_2),
    .I0(n283_1),
    .I1(n250_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s1.INIT=8'hCA;
  LUT3 n385_s2 (
    .F(n369_2),
    .I0(n353_1),
    .I1(n320_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n385_s2.INIT=8'hCA;
  LUT3 n386_s2 (
    .F(n370_2),
    .I0(n354_1),
    .I1(n321_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n386_s2.INIT=8'hCA;
  LUT3 n387_s2 (
    .F(n371_2),
    .I0(n355_1),
    .I1(n322_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n387_s2.INIT=8'hCA;
  LUT3 n388_s2 (
    .F(n372_2),
    .I0(n356_1),
    .I1(n323_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n388_s2.INIT=8'hCA;
  LUT3 n389_s2 (
    .F(n373_2),
    .I0(n357_1),
    .I1(n324_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n389_s2.INIT=8'hCA;
  LUT3 n390_s2 (
    .F(n374_2),
    .I0(n358_1),
    .I1(n325_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n390_s2.INIT=8'hCA;
  LUT3 n391_s2 (
    .F(n375_2),
    .I0(n359_1),
    .I1(n326_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n391_s2.INIT=8'hCA;
  LUT3 n392_s2 (
    .F(n376_2),
    .I0(n360_1),
    .I1(n327_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n392_s2.INIT=8'hCA;
  LUT3 n393_s2 (
    .F(n377_2),
    .I0(n361_1),
    .I1(n328_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n393_s2.INIT=8'hCA;
  LUT3 n394_s2 (
    .F(n378_2),
    .I0(n362_1),
    .I1(n329_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n394_s2.INIT=8'hCA;
  LUT3 n395_s2 (
    .F(n379_2),
    .I0(n363_1),
    .I1(n330_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n395_s2.INIT=8'hCA;
  LUT3 n396_s2 (
    .F(n380_2),
    .I0(n364_1),
    .I1(n331_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n396_s2.INIT=8'hCA;
  LUT3 n397_s2 (
    .F(n381_2),
    .I0(n365_1),
    .I1(n332_1),
    .I2(reg_r9_y_dots_Z) 
);
defparam n397_s2.INIT=8'hCA;
  LUT2 n549_s0 (
    .F(n549_3),
    .I0(ff_enable),
    .I1(ff_vdp_command_drive) 
);
defparam n549_s0.INIT=4'h8;
  LUT3 n434_s0 (
    .F(n434_3),
    .I0(n418_1),
    .I1(n385_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n434_s0.INIT=8'hCA;
  LUT3 n435_s0 (
    .F(n435_3),
    .I0(n419_1),
    .I1(n386_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n435_s0.INIT=8'hCA;
  LUT3 n436_s0 (
    .F(n436_3),
    .I0(n420_1),
    .I1(n387_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n436_s0.INIT=8'hCA;
  LUT3 n437_s0 (
    .F(n437_3),
    .I0(n421_1),
    .I1(n388_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n437_s0.INIT=8'hCA;
  LUT3 n438_s0 (
    .F(n438_3),
    .I0(n422_1),
    .I1(n389_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n438_s0.INIT=8'hCA;
  LUT3 n439_s0 (
    .F(n439_3),
    .I0(n423_1),
    .I1(n390_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n439_s0.INIT=8'hCA;
  LUT3 n440_s0 (
    .F(n440_3),
    .I0(n424_1),
    .I1(n391_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n440_s0.INIT=8'hCA;
  LUT3 n441_s0 (
    .F(n441_3),
    .I0(n425_1),
    .I1(n392_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n441_s0.INIT=8'hCA;
  LUT3 n442_s0 (
    .F(n442_3),
    .I0(n426_1),
    .I1(n393_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n442_s0.INIT=8'hCA;
  LUT3 n443_s0 (
    .F(n443_3),
    .I0(n427_1),
    .I1(n394_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n443_s0.INIT=8'hCA;
  LUT3 n444_s0 (
    .F(n444_3),
    .I0(n428_1),
    .I1(n395_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n444_s0.INIT=8'hCA;
  LUT3 n445_s0 (
    .F(n445_3),
    .I0(n429_1),
    .I1(n396_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n445_s0.INIT=8'hCA;
  LUT3 n446_s0 (
    .F(n446_3),
    .I0(n430_1),
    .I1(n397_3),
    .I2(reg_r1_disp_on_Z) 
);
defparam n446_s0.INIT=8'hCA;
  LUT3 n315_s2629 (
    .F(n315_3500),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[7]),
    .I2(n315_3583) 
);
defparam n315_s2629.INIT=8'hF4;
  LUT3 n315_s2632 (
    .F(n315_3506),
    .I0(n315_3568),
    .I1(n315_3592),
    .I2(n315_3620) 
);
defparam n315_s2632.INIT=8'hFE;
  LUT3 n315_s2634 (
    .F(n315_3510),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[4]),
    .I2(n315_3500) 
);
defparam n315_s2634.INIT=8'hB0;
  LUT4 n315_s2635 (
    .F(n315_3512),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[5]) 
);
defparam n315_s2635.INIT=16'h200C;
  LUT2 n315_s2637 (
    .F(n315_3516),
    .I0(n315_3612),
    .I1(n315_3594) 
);
defparam n315_s2637.INIT=4'hE;
  LUT2 n315_s2638 (
    .F(n315_3518),
    .I0(n315_3512),
    .I1(n315_3540) 
);
defparam n315_s2638.INIT=4'hE;
  LUT2 n315_s2639 (
    .F(n315_3520),
    .I0(n315_3610),
    .I1(n315_3594) 
);
defparam n315_s2639.INIT=4'hE;
  LUT2 n315_s2640 (
    .F(n315_3522),
    .I0(n315_3592),
    .I1(n315_3612) 
);
defparam n315_s2640.INIT=4'hE;
  LUT2 n315_s2641 (
    .F(n315_3524),
    .I0(n315_3604),
    .I1(n315_3612) 
);
defparam n315_s2641.INIT=4'hE;
  LUT3 n315_s2642 (
    .F(n315_3526),
    .I0(n315_3583),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[7]) 
);
defparam n315_s2642.INIT=8'h3A;
  LUT4 n315_s2643 (
    .F(n315_3528),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(w_current_vdp_command[5]) 
);
defparam n315_s2643.INIT=16'h4CB0;
  LUT4 n315_s2648 (
    .F(n315_3538),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(w_current_vdp_command[5]) 
);
defparam n315_s2648.INIT=16'h0870;
  LUT4 n315_s2649 (
    .F(n315_3540),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[6]) 
);
defparam n315_s2649.INIT=16'h2C00;
  LUT4 n315_s2651 (
    .F(n315_3544),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n315_s2651.INIT=16'h2140;
  LUT2 n315_s2652 (
    .F(n315_3546),
    .I0(n315_3604),
    .I1(n315_3618) 
);
defparam n315_s2652.INIT=4'hE;
  LUT4 n315_s2654 (
    .F(n315_3550),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[7]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[6]) 
);
defparam n315_s2654.INIT=16'h7804;
  LUT2 n315_s2656 (
    .F(n315_3554),
    .I0(n315_3592),
    .I1(n315_3618) 
);
defparam n315_s2656.INIT=4'hE;
  LUT4 n315_s2659 (
    .F(n315_3560),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[7]),
    .I3(w_current_vdp_command[6]) 
);
defparam n315_s2659.INIT=16'h2C00;
  LUT3 n315_s2660 (
    .F(n315_3562),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]) 
);
defparam n315_s2660.INIT=8'h10;
  LUT4 n315_s2661 (
    .F(n315_3564),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n315_s2661.INIT=16'h0B00;
  LUT3 n315_s2663 (
    .F(n315_3568),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[7]) 
);
defparam n315_s2663.INIT=8'h40;
  LUT4 n315_s2668 (
    .F(n315_3578),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n315_s2668.INIT=16'h0EC0;
  LUT4 n315_s2669 (
    .F(n315_3580),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n315_s2669.INIT=16'h0DC0;
  LUT4 n315_s2670 (
    .F(n315_3582),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n315_s2670.INIT=16'h07C0;
  LUT3 n315_s2671 (
    .F(n315_3583),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]) 
);
defparam n315_s2671.INIT=8'h40;
  LUT2 n315_s2676 (
    .F(n315_3588),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]) 
);
defparam n315_s2676.INIT=4'h8;
  LUT4 n315_s2677 (
    .F(n315_3590),
    .I0(w_current_vdp_command[6]),
    .I1(n315_3583),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[7]) 
);
defparam n315_s2677.INIT=16'h0A88;
  LUT4 n315_s2678 (
    .F(n315_3592),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[6]) 
);
defparam n315_s2678.INIT=16'h4000;
  LUT4 n315_s2679 (
    .F(n315_3594),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n315_s2679.INIT=16'h1500;
  LUT4 n315_s2680 (
    .F(n315_3596),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(n315_3614) 
);
defparam n315_s2680.INIT=16'hFF10;
  LUT4 n315_s2681 (
    .F(n315_3598),
    .I0(n315_3608),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n315_s2681.INIT=16'hABAA;
  LUT4 n315_s2682 (
    .F(n315_3600),
    .I0(n315_3592),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n315_s2682.INIT=16'hABAA;
  LUT4 n315_s2683 (
    .F(n315_3602),
    .I0(n315_3592),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[7]),
    .I3(n315_3583) 
);
defparam n315_s2683.INIT=16'h0045;
  LUT4 n315_s2684 (
    .F(n315_3604),
    .I0(w_current_vdp_command[6]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[4]),
    .I3(w_current_vdp_command[7]) 
);
defparam n315_s2684.INIT=16'h1000;
  LUT4 n315_s2685 (
    .F(n315_3606),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[7]),
    .I3(n315_3522) 
);
defparam n315_s2685.INIT=16'hFF40;
  LUT4 n315_s2686 (
    .F(n315_3608),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[7]),
    .I3(n315_3583) 
);
defparam n315_s2686.INIT=16'hFF40;
  LUT4 n315_s2687 (
    .F(n315_3610),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[6]) 
);
defparam n315_s2687.INIT=16'h1000;
  LUT4 n315_s2688 (
    .F(n315_3612),
    .I0(w_current_vdp_command[7]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[6]) 
);
defparam n315_s2688.INIT=16'h2000;
  LUT4 n315_s2689 (
    .F(n315_3614),
    .I0(n315_3592),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[6]) 
);
defparam n315_s2689.INIT=16'hBAAA;
  LUT4 n315_s2690 (
    .F(n315_3616),
    .I0(n315_3604),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[5]),
    .I3(w_current_vdp_command[6]) 
);
defparam n315_s2690.INIT=16'hBAAA;
  LUT4 n315_s2691 (
    .F(n315_3618),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n315_s2691.INIT=16'h1000;
  LUT3 n315_s2692 (
    .F(n315_3620),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]) 
);
defparam n315_s2692.INIT=8'h40;
  LUT4 n315_s2693 (
    .F(n315_3622),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(n315_3564) 
);
defparam n315_s2693.INIT=16'hFF40;
  LUT4 n315_s2694 (
    .F(n315_3624),
    .I0(w_current_vdp_command[5]),
    .I1(w_current_vdp_command[4]),
    .I2(w_current_vdp_command[6]),
    .I3(w_current_vdp_command[7]) 
);
defparam n315_s2694.INIT=16'h7000;
  LUT4 n384_s1 (
    .F(n286_5),
    .I0(n286_6),
    .I1(n238_2),
    .I2(reg_r9_y_dots_Z),
    .I3(n271_2) 
);
defparam n384_s1.INIT=16'h656A;
  LUT4 n384_s2 (
    .F(n368_5),
    .I0(n286_6),
    .I1(reg_r9_y_dots_Z),
    .I2(n320_2),
    .I3(n353_2) 
);
defparam n384_s2.INIT=16'h596A;
  LUT4 n433_s1 (
    .F(n433_5),
    .I0(n286_6),
    .I1(n418_2),
    .I2(n384_3),
    .I3(reg_r1_disp_on_Z) 
);
defparam n433_s1.INIT=16'hF066;
  LUT2 n286_s2 (
    .F(n286_6),
    .I0(GND),
    .I1(n315_3602) 
);
defparam n286_s2.INIT=4'h6;
  LUT3 n315_s2695 (
    .F(n315_3626),
    .I0(n315_3592),
    .I1(n315_3618),
    .I2(n315_3608) 
);
defparam n315_s2695.INIT=8'hFE;
  LUT4 n315_s2696 (
    .F(n315_3628),
    .I0(n315_3592),
    .I1(w_current_vdp_command[5]),
    .I2(w_current_vdp_command[7]),
    .I3(n315_3583) 
);
defparam n315_s2696.INIT=16'hFFBA;
  LUT3 n315_s2697 (
    .F(n315_3630),
    .I0(n315_3604),
    .I1(n315_3592),
    .I2(n315_3612) 
);
defparam n315_s2697.INIT=8'hFE;
  LUT4 n315_s2698 (
    .F(n315_3632),
    .I0(w_current_vdp_command[4]),
    .I1(w_current_vdp_command[6]),
    .I2(w_current_vdp_command[7]),
    .I3(n315_3512) 
);
defparam n315_s2698.INIT=16'hFF40;
  DFFRE ff_wait_cnt_14_s0 (
    .Q(ff_wait_cnt_0[14]),
    .D(n434_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n207_5) 
);
  DFFRE ff_wait_cnt_13_s0 (
    .Q(ff_wait_cnt_0[13]),
    .D(n435_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n207_5) 
);
  DFFRE ff_wait_cnt_12_s0 (
    .Q(ff_wait_cnt_0[12]),
    .D(n436_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n207_5) 
);
  DFFRE ff_wait_cnt_11_s0 (
    .Q(ff_wait_cnt_0[11]),
    .D(n437_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n207_5) 
);
  DFFRE ff_wait_cnt_10_s0 (
    .Q(ff_wait_cnt_0[10]),
    .D(n438_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n207_5) 
);
  DFFRE ff_wait_cnt_9_s0 (
    .Q(ff_wait_cnt_0[9]),
    .D(n439_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n207_5) 
);
  DFFRE ff_wait_cnt_8_s0 (
    .Q(ff_wait_cnt_0[8]),
    .D(n440_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n207_5) 
);
  DFFRE ff_wait_cnt_7_s0 (
    .Q(ff_wait_cnt_0[7]),
    .D(n441_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n207_5) 
);
  DFFRE ff_wait_cnt_6_s0 (
    .Q(ff_wait_cnt_0[6]),
    .D(n442_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n207_5) 
);
  DFFRE ff_wait_cnt_5_s0 (
    .Q(ff_wait_cnt_0[5]),
    .D(n443_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n207_5) 
);
  DFFRE ff_wait_cnt_4_s0 (
    .Q(ff_wait_cnt_0[4]),
    .D(n444_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n207_5) 
);
  DFFRE ff_wait_cnt_3_s0 (
    .Q(ff_wait_cnt_0[3]),
    .D(n445_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n207_5) 
);
  DFFRE ff_wait_cnt_2_s0 (
    .Q(ff_wait_cnt_0[2]),
    .D(n446_3),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n207_5) 
);
  DFFRE ff_wait_cnt_15_s0 (
    .Q(ff_wait_cnt[15]),
    .D(n433_5),
    .CLK(O_sdram_clk_d),
    .CE(n549_3),
    .RESET(n207_5) 
);
  ALU n250_s (
    .SUM(n250_1),
    .COUT(n250_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n315_3500),
    .I3(GND),
    .CIN(GND) 
);
defparam n250_s.ALU_MODE=0;
  ALU n249_s (
    .SUM(n249_1),
    .COUT(n249_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n315_3564),
    .I3(GND),
    .CIN(n250_2) 
);
defparam n249_s.ALU_MODE=0;
  ALU n248_s (
    .SUM(n248_1),
    .COUT(n248_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n315_3600),
    .I3(GND),
    .CIN(n249_2) 
);
defparam n248_s.ALU_MODE=0;
  ALU n247_s (
    .SUM(n247_1),
    .COUT(n247_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n315_3630),
    .I3(GND),
    .CIN(n248_2) 
);
defparam n247_s.ALU_MODE=0;
  ALU n246_s (
    .SUM(n246_1),
    .COUT(n246_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n315_3580),
    .I3(GND),
    .CIN(n247_2) 
);
defparam n246_s.ALU_MODE=0;
  ALU n245_s (
    .SUM(n245_1),
    .COUT(n245_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n315_3582),
    .I3(GND),
    .CIN(n246_2) 
);
defparam n245_s.ALU_MODE=0;
  ALU n244_s (
    .SUM(n244_1),
    .COUT(n244_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n315_3562),
    .I3(GND),
    .CIN(n245_2) 
);
defparam n244_s.ALU_MODE=0;
  ALU n243_s (
    .SUM(n243_1),
    .COUT(n243_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n315_3544),
    .I3(GND),
    .CIN(n244_2) 
);
defparam n243_s.ALU_MODE=0;
  ALU n242_s (
    .SUM(n242_1),
    .COUT(n242_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n315_3546),
    .I3(GND),
    .CIN(n243_2) 
);
defparam n242_s.ALU_MODE=0;
  ALU n241_s (
    .SUM(n241_1),
    .COUT(n241_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n315_3540),
    .I3(GND),
    .CIN(n242_2) 
);
defparam n241_s.ALU_MODE=0;
  ALU n240_s (
    .SUM(n240_1),
    .COUT(n240_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n315_3628),
    .I3(GND),
    .CIN(n241_2) 
);
defparam n240_s.ALU_MODE=0;
  ALU n239_s (
    .SUM(n239_1),
    .COUT(n239_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n240_2) 
);
defparam n239_s.ALU_MODE=0;
  ALU n238_s (
    .SUM(n238_1),
    .COUT(n238_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n239_2) 
);
defparam n238_s.ALU_MODE=0;
  ALU n283_s (
    .SUM(n283_1),
    .COUT(n283_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n315_3598),
    .I3(GND),
    .CIN(GND) 
);
defparam n283_s.ALU_MODE=0;
  ALU n282_s (
    .SUM(n282_1),
    .COUT(n282_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n315_3620),
    .I3(GND),
    .CIN(n283_2) 
);
defparam n282_s.ALU_MODE=0;
  ALU n281_s (
    .SUM(n281_1),
    .COUT(n281_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n315_3564),
    .I3(GND),
    .CIN(n282_2) 
);
defparam n281_s.ALU_MODE=0;
  ALU n280_s (
    .SUM(n280_1),
    .COUT(n280_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n315_3598),
    .I3(GND),
    .CIN(n281_2) 
);
defparam n280_s.ALU_MODE=0;
  ALU n279_s (
    .SUM(n279_1),
    .COUT(n279_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n315_3550),
    .I3(GND),
    .CIN(n280_2) 
);
defparam n279_s.ALU_MODE=0;
  ALU n278_s (
    .SUM(n278_1),
    .COUT(n278_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n315_3614),
    .I3(GND),
    .CIN(n279_2) 
);
defparam n278_s.ALU_MODE=0;
  ALU n277_s (
    .SUM(n277_1),
    .COUT(n277_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n315_3554),
    .I3(GND),
    .CIN(n278_2) 
);
defparam n277_s.ALU_MODE=0;
  ALU n276_s (
    .SUM(n276_1),
    .COUT(n276_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n315_3632),
    .I3(GND),
    .CIN(n277_2) 
);
defparam n276_s.ALU_MODE=0;
  ALU n275_s (
    .SUM(n275_1),
    .COUT(n275_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n315_3630),
    .I3(GND),
    .CIN(n276_2) 
);
defparam n275_s.ALU_MODE=0;
  ALU n274_s (
    .SUM(n274_1),
    .COUT(n274_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n315_3560),
    .I3(GND),
    .CIN(n275_2) 
);
defparam n274_s.ALU_MODE=0;
  ALU n273_s (
    .SUM(n273_1),
    .COUT(n273_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n315_3500),
    .I3(GND),
    .CIN(n274_2) 
);
defparam n273_s.ALU_MODE=0;
  ALU n272_s (
    .SUM(n272_1),
    .COUT(n272_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n273_2) 
);
defparam n272_s.ALU_MODE=0;
  ALU n271_s (
    .SUM(n271_1),
    .COUT(n271_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n272_2) 
);
defparam n271_s.ALU_MODE=0;
  ALU n332_s (
    .SUM(n332_1),
    .COUT(n332_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n315_3500),
    .I3(GND),
    .CIN(GND) 
);
defparam n332_s.ALU_MODE=0;
  ALU n331_s (
    .SUM(n331_1),
    .COUT(n331_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n315_3618),
    .I3(GND),
    .CIN(n332_2) 
);
defparam n331_s.ALU_MODE=0;
  ALU n330_s (
    .SUM(n330_1),
    .COUT(n330_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n315_3626),
    .I3(GND),
    .CIN(n331_2) 
);
defparam n330_s.ALU_MODE=0;
  ALU n329_s (
    .SUM(n329_1),
    .COUT(n329_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n315_3628),
    .I3(GND),
    .CIN(n330_2) 
);
defparam n329_s.ALU_MODE=0;
  ALU n328_s (
    .SUM(n328_1),
    .COUT(n328_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n315_3590),
    .I3(GND),
    .CIN(n329_2) 
);
defparam n328_s.ALU_MODE=0;
  ALU n327_s (
    .SUM(n327_1),
    .COUT(n327_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n315_3506),
    .I3(GND),
    .CIN(n328_2) 
);
defparam n327_s.ALU_MODE=0;
  ALU n326_s (
    .SUM(n326_1),
    .COUT(n326_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n315_3624),
    .I3(GND),
    .CIN(n327_2) 
);
defparam n326_s.ALU_MODE=0;
  ALU n325_s (
    .SUM(n325_1),
    .COUT(n325_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n315_3596),
    .I3(GND),
    .CIN(n326_2) 
);
defparam n325_s.ALU_MODE=0;
  ALU n324_s (
    .SUM(n324_1),
    .COUT(n324_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n315_3510),
    .I3(GND),
    .CIN(n325_2) 
);
defparam n324_s.ALU_MODE=0;
  ALU n323_s (
    .SUM(n323_1),
    .COUT(n323_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n315_3512),
    .I3(GND),
    .CIN(n324_2) 
);
defparam n323_s.ALU_MODE=0;
  ALU n322_s (
    .SUM(n322_1),
    .COUT(n322_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n315_3608),
    .I3(GND),
    .CIN(n323_2) 
);
defparam n322_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_1),
    .COUT(n321_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n322_2) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_1),
    .COUT(n320_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n321_2) 
);
defparam n320_s.ALU_MODE=0;
  ALU n365_s (
    .SUM(n365_1),
    .COUT(n365_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n315_3598),
    .I3(GND),
    .CIN(GND) 
);
defparam n365_s.ALU_MODE=0;
  ALU n364_s (
    .SUM(n364_1),
    .COUT(n364_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n315_3516),
    .I3(GND),
    .CIN(n365_2) 
);
defparam n364_s.ALU_MODE=0;
  ALU n363_s (
    .SUM(n363_1),
    .COUT(n363_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n315_3564),
    .I3(GND),
    .CIN(n364_2) 
);
defparam n363_s.ALU_MODE=0;
  ALU n362_s (
    .SUM(n362_1),
    .COUT(n362_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n315_3598),
    .I3(GND),
    .CIN(n363_2) 
);
defparam n362_s.ALU_MODE=0;
  ALU n361_s (
    .SUM(n361_1),
    .COUT(n361_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n315_3518),
    .I3(GND),
    .CIN(n362_2) 
);
defparam n361_s.ALU_MODE=0;
  ALU n360_s (
    .SUM(n360_1),
    .COUT(n360_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n315_3568),
    .I3(GND),
    .CIN(n361_2) 
);
defparam n360_s.ALU_MODE=0;
  ALU n359_s (
    .SUM(n359_1),
    .COUT(n359_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n315_3520),
    .I3(GND),
    .CIN(n360_2) 
);
defparam n359_s.ALU_MODE=0;
  ALU n358_s (
    .SUM(n358_1),
    .COUT(n358_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n315_3522),
    .I3(GND),
    .CIN(n359_2) 
);
defparam n358_s.ALU_MODE=0;
  ALU n357_s (
    .SUM(n357_1),
    .COUT(n357_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n315_3510),
    .I3(GND),
    .CIN(n358_2) 
);
defparam n357_s.ALU_MODE=0;
  ALU n356_s (
    .SUM(n356_1),
    .COUT(n356_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n315_3512),
    .I3(GND),
    .CIN(n357_2) 
);
defparam n356_s.ALU_MODE=0;
  ALU n355_s (
    .SUM(n355_1),
    .COUT(n355_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n315_3608),
    .I3(GND),
    .CIN(n356_2) 
);
defparam n355_s.ALU_MODE=0;
  ALU n354_s (
    .SUM(n354_1),
    .COUT(n354_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n355_2) 
);
defparam n354_s.ALU_MODE=0;
  ALU n353_s (
    .SUM(n353_1),
    .COUT(n353_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n354_2) 
);
defparam n353_s.ALU_MODE=0;
  ALU n430_s (
    .SUM(n430_1),
    .COUT(n430_2),
    .I0(ff_wait_cnt_0[2]),
    .I1(n315_3524),
    .I3(GND),
    .CIN(GND) 
);
defparam n430_s.ALU_MODE=0;
  ALU n429_s (
    .SUM(n429_1),
    .COUT(n429_2),
    .I0(ff_wait_cnt_0[3]),
    .I1(n315_3526),
    .I3(GND),
    .CIN(n430_2) 
);
defparam n429_s.ALU_MODE=0;
  ALU n428_s (
    .SUM(n428_1),
    .COUT(n428_2),
    .I0(ff_wait_cnt_0[4]),
    .I1(n315_3628),
    .I3(GND),
    .CIN(n429_2) 
);
defparam n428_s.ALU_MODE=0;
  ALU n427_s (
    .SUM(n427_1),
    .COUT(n427_2),
    .I0(ff_wait_cnt_0[5]),
    .I1(n315_3578),
    .I3(GND),
    .CIN(n428_2) 
);
defparam n427_s.ALU_MODE=0;
  ALU n426_s (
    .SUM(n426_1),
    .COUT(n426_2),
    .I0(ff_wait_cnt_0[6]),
    .I1(n315_3528),
    .I3(GND),
    .CIN(n427_2) 
);
defparam n426_s.ALU_MODE=0;
  ALU n425_s (
    .SUM(n425_1),
    .COUT(n425_2),
    .I0(ff_wait_cnt_0[7]),
    .I1(n315_3606),
    .I3(GND),
    .CIN(n426_2) 
);
defparam n425_s.ALU_MODE=0;
  ALU n424_s (
    .SUM(n424_1),
    .COUT(n424_2),
    .I0(ff_wait_cnt_0[8]),
    .I1(n315_3622),
    .I3(GND),
    .CIN(n425_2) 
);
defparam n424_s.ALU_MODE=0;
  ALU n423_s (
    .SUM(n423_1),
    .COUT(n423_2),
    .I0(ff_wait_cnt_0[9]),
    .I1(n315_3616),
    .I3(GND),
    .CIN(n424_2) 
);
defparam n423_s.ALU_MODE=0;
  ALU n422_s (
    .SUM(n422_1),
    .COUT(n422_2),
    .I0(ff_wait_cnt_0[10]),
    .I1(n315_3594),
    .I3(GND),
    .CIN(n423_2) 
);
defparam n422_s.ALU_MODE=0;
  ALU n421_s (
    .SUM(n421_1),
    .COUT(n421_2),
    .I0(ff_wait_cnt_0[11]),
    .I1(n315_3538),
    .I3(GND),
    .CIN(n422_2) 
);
defparam n421_s.ALU_MODE=0;
  ALU n420_s (
    .SUM(n420_1),
    .COUT(n420_2),
    .I0(ff_wait_cnt_0[12]),
    .I1(n315_3540),
    .I3(GND),
    .CIN(n421_2) 
);
defparam n420_s.ALU_MODE=0;
  ALU n419_s (
    .SUM(n419_1),
    .COUT(n419_2),
    .I0(ff_wait_cnt_0[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n420_2) 
);
defparam n419_s.ALU_MODE=0;
  ALU n418_s (
    .SUM(n418_1),
    .COUT(n418_2),
    .I0(ff_wait_cnt_0[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n419_2) 
);
defparam n418_s.ALU_MODE=0;
  MUX2_LUT5 n384_s0 (
    .O(n384_3),
    .I0(n286_5),
    .I1(n368_5),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n385_s0 (
    .O(n385_3),
    .I0(n287_2),
    .I1(n369_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n386_s0 (
    .O(n386_3),
    .I0(n288_2),
    .I1(n370_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n387_s0 (
    .O(n387_3),
    .I0(n289_2),
    .I1(n371_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n388_s0 (
    .O(n388_3),
    .I0(n290_2),
    .I1(n372_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n389_s0 (
    .O(n389_3),
    .I0(n291_2),
    .I1(n373_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n390_s0 (
    .O(n390_3),
    .I0(n292_2),
    .I1(n374_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n391_s0 (
    .O(n391_3),
    .I0(n293_2),
    .I1(n375_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n392_s0 (
    .O(n392_3),
    .I0(n294_2),
    .I1(n376_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n393_s0 (
    .O(n393_3),
    .I0(n295_2),
    .I1(n377_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n394_s0 (
    .O(n394_3),
    .I0(n296_2),
    .I1(n378_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n395_s0 (
    .O(n395_3),
    .I0(n297_2),
    .I1(n379_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n396_s0 (
    .O(n396_3),
    .I0(n298_2),
    .I1(n380_2),
    .S0(reg_r8_sp_off_Z) 
);
  MUX2_LUT5 n397_s0 (
    .O(n397_3),
    .I0(n299_2),
    .I1(n381_2),
    .S0(reg_r8_sp_off_Z) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_wait_control */
module vdp_linebuf (
  O_sdram_clk_d,
  addr_e_3_6,
  addr_e_4_7,
  addr_e_6_6,
  addr_e_7_6,
  addr_e_9_7,
  n112_7,
  addr_e_9_8,
  w_video_b,
  w_video_g,
  w_video_r,
  addr_e,
  ff_h_cnt_0,
  ff_h_cnt_1,
  ff_h_cnt_2,
  ff_h_cnt_5,
  ff_h_cnt_8,
  w_v_count,
  out_e
)
;
input O_sdram_clk_d;
input addr_e_3_6;
input addr_e_4_7;
input addr_e_6_6;
input addr_e_7_6;
input addr_e_9_7;
input n112_7;
input addr_e_9_8;
input [5:1] w_video_b;
input [5:1] w_video_g;
input [5:1] w_video_r;
input [9:0] addr_e;
input ff_h_cnt_0;
input ff_h_cnt_1;
input ff_h_cnt_2;
input ff_h_cnt_5;
input ff_h_cnt_8;
input [1:1] w_v_count;
output [14:0] out_e;
wire ff_imem_7;
wire [9:0] ff_iaddress_c;
wire [9:0] ff_iaddress_b;
wire [31:15] DO;
wire VCC;
wire GND;
  LUT3 ff_iaddress_c_0_s0 (
    .F(ff_iaddress_c[0]),
    .I0(ff_iaddress_b[0]),
    .I1(ff_h_cnt_0),
    .I2(w_v_count[1]) 
);
defparam ff_iaddress_c_0_s0.INIT=8'hCA;
  LUT3 ff_iaddress_c_1_s0 (
    .F(ff_iaddress_c[1]),
    .I0(ff_iaddress_b[1]),
    .I1(ff_h_cnt_1),
    .I2(w_v_count[1]) 
);
defparam ff_iaddress_c_1_s0.INIT=8'h3A;
  LUT3 ff_iaddress_c_3_s0 (
    .F(ff_iaddress_c[3]),
    .I0(ff_iaddress_b[3]),
    .I1(addr_e_3_6),
    .I2(w_v_count[1]) 
);
defparam ff_iaddress_c_3_s0.INIT=8'h3A;
  LUT3 ff_iaddress_c_4_s0 (
    .F(ff_iaddress_c[4]),
    .I0(ff_iaddress_b[4]),
    .I1(addr_e_4_7),
    .I2(w_v_count[1]) 
);
defparam ff_iaddress_c_4_s0.INIT=8'h3A;
  LUT3 ff_iaddress_c_6_s0 (
    .F(ff_iaddress_c[6]),
    .I0(ff_iaddress_b[6]),
    .I1(addr_e_6_6),
    .I2(w_v_count[1]) 
);
defparam ff_iaddress_c_6_s0.INIT=8'h3A;
  LUT3 ff_iaddress_c_7_s0 (
    .F(ff_iaddress_c[7]),
    .I0(ff_iaddress_b[7]),
    .I1(addr_e_7_6),
    .I2(w_v_count[1]) 
);
defparam ff_iaddress_c_7_s0.INIT=8'hCA;
  LUT3 ff_iaddress_c_9_s0 (
    .F(ff_iaddress_c[9]),
    .I0(ff_iaddress_b[9]),
    .I1(addr_e_9_7),
    .I2(w_v_count[1]) 
);
defparam ff_iaddress_c_9_s0.INIT=8'h3A;
  LUT4 ff_iaddress_c_2_s1 (
    .F(ff_iaddress_c[2]),
    .I0(ff_iaddress_b[2]),
    .I1(ff_h_cnt_1),
    .I2(ff_h_cnt_2),
    .I3(w_v_count[1]) 
);
defparam ff_iaddress_c_2_s1.INIT=16'h3CAA;
  LUT4 ff_iaddress_c_5_s1 (
    .F(ff_iaddress_c[5]),
    .I0(ff_iaddress_b[5]),
    .I1(ff_h_cnt_5),
    .I2(n112_7),
    .I3(w_v_count[1]) 
);
defparam ff_iaddress_c_5_s1.INIT=16'hC3AA;
  LUT4 ff_iaddress_c_8_s1 (
    .F(ff_iaddress_c[8]),
    .I0(ff_iaddress_b[8]),
    .I1(ff_h_cnt_8),
    .I2(addr_e_9_8),
    .I3(w_v_count[1]) 
);
defparam ff_iaddress_c_8_s1.INIT=16'hC3AA;
  DFF ff_iaddress_0_s4 (
    .Q(ff_iaddress_b[0]),
    .D(ff_iaddress_c[0]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_1_s4 (
    .Q(ff_iaddress_b[1]),
    .D(ff_iaddress_c[1]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_2_s4 (
    .Q(ff_iaddress_b[2]),
    .D(ff_iaddress_c[2]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_3_s4 (
    .Q(ff_iaddress_b[3]),
    .D(ff_iaddress_c[3]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_4_s4 (
    .Q(ff_iaddress_b[4]),
    .D(ff_iaddress_c[4]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_5_s4 (
    .Q(ff_iaddress_b[5]),
    .D(ff_iaddress_c[5]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_6_s4 (
    .Q(ff_iaddress_b[6]),
    .D(ff_iaddress_c[6]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_7_s4 (
    .Q(ff_iaddress_b[7]),
    .D(ff_iaddress_c[7]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_8_s4 (
    .Q(ff_iaddress_b[8]),
    .D(ff_iaddress_c[8]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_9_s4 (
    .Q(ff_iaddress_b[9]),
    .D(ff_iaddress_c[9]),
    .CLK(O_sdram_clk_d) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:15],out_e[14:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_video_r[5:1],w_video_g[5:1],w_video_b[5:1]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({addr_e[9:0],GND,GND,VCC,VCC}),
    .ADB({ff_iaddress_c[9:0],GND,GND,GND,GND}),
    .CLKA(O_sdram_clk_d),
    .CLKB(O_sdram_clk_d),
    .CEA(ff_imem_7),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  INV ff_imem_s5 (
    .O(ff_imem_7),
    .I(w_v_count[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_linebuf */
module vdp_linebuf_0 (
  O_sdram_clk_d,
  addr_e_3_6,
  addr_e_4_7,
  addr_e_6_6,
  addr_e_7_6,
  addr_e_9_7,
  n112_7,
  addr_e_9_8,
  w_video_b,
  w_video_g,
  w_video_r,
  addr_o,
  w_v_count,
  ff_h_cnt_0,
  ff_h_cnt_1,
  ff_h_cnt_2,
  ff_h_cnt_5,
  ff_h_cnt_8,
  out_o
)
;
input O_sdram_clk_d;
input addr_e_3_6;
input addr_e_4_7;
input addr_e_6_6;
input addr_e_7_6;
input addr_e_9_7;
input n112_7;
input addr_e_9_8;
input [5:1] w_video_b;
input [5:1] w_video_g;
input [5:1] w_video_r;
input [9:0] addr_o;
input [1:1] w_v_count;
input ff_h_cnt_0;
input ff_h_cnt_1;
input ff_h_cnt_2;
input ff_h_cnt_5;
input ff_h_cnt_8;
output [14:0] out_o;
wire [9:0] ff_iaddress_c;
wire [9:0] ff_iaddress_b;
wire [31:15] DO;
wire VCC;
wire GND;
  LUT3 ff_iaddress_c_0_s0 (
    .F(ff_iaddress_c[0]),
    .I0(ff_h_cnt_0),
    .I1(ff_iaddress_b[0]),
    .I2(w_v_count[1]) 
);
defparam ff_iaddress_c_0_s0.INIT=8'hCA;
  LUT3 ff_iaddress_c_1_s0 (
    .F(ff_iaddress_c[1]),
    .I0(ff_h_cnt_1),
    .I1(ff_iaddress_b[1]),
    .I2(w_v_count[1]) 
);
defparam ff_iaddress_c_1_s0.INIT=8'hC5;
  LUT3 ff_iaddress_c_3_s0 (
    .F(ff_iaddress_c[3]),
    .I0(addr_e_3_6),
    .I1(ff_iaddress_b[3]),
    .I2(w_v_count[1]) 
);
defparam ff_iaddress_c_3_s0.INIT=8'hC5;
  LUT3 ff_iaddress_c_4_s0 (
    .F(ff_iaddress_c[4]),
    .I0(addr_e_4_7),
    .I1(ff_iaddress_b[4]),
    .I2(w_v_count[1]) 
);
defparam ff_iaddress_c_4_s0.INIT=8'hC5;
  LUT3 ff_iaddress_c_6_s0 (
    .F(ff_iaddress_c[6]),
    .I0(addr_e_6_6),
    .I1(ff_iaddress_b[6]),
    .I2(w_v_count[1]) 
);
defparam ff_iaddress_c_6_s0.INIT=8'hC5;
  LUT3 ff_iaddress_c_7_s0 (
    .F(ff_iaddress_c[7]),
    .I0(addr_e_7_6),
    .I1(ff_iaddress_b[7]),
    .I2(w_v_count[1]) 
);
defparam ff_iaddress_c_7_s0.INIT=8'hCA;
  LUT3 ff_iaddress_c_9_s0 (
    .F(ff_iaddress_c[9]),
    .I0(addr_e_9_7),
    .I1(ff_iaddress_b[9]),
    .I2(w_v_count[1]) 
);
defparam ff_iaddress_c_9_s0.INIT=8'hC5;
  LUT4 ff_iaddress_c_2_s1 (
    .F(ff_iaddress_c[2]),
    .I0(ff_h_cnt_1),
    .I1(ff_h_cnt_2),
    .I2(ff_iaddress_b[2]),
    .I3(w_v_count[1]) 
);
defparam ff_iaddress_c_2_s1.INIT=16'hF066;
  LUT4 ff_iaddress_c_5_s1 (
    .F(ff_iaddress_c[5]),
    .I0(ff_h_cnt_5),
    .I1(n112_7),
    .I2(ff_iaddress_b[5]),
    .I3(w_v_count[1]) 
);
defparam ff_iaddress_c_5_s1.INIT=16'hF099;
  LUT4 ff_iaddress_c_8_s1 (
    .F(ff_iaddress_c[8]),
    .I0(ff_h_cnt_8),
    .I1(addr_e_9_8),
    .I2(ff_iaddress_b[8]),
    .I3(w_v_count[1]) 
);
defparam ff_iaddress_c_8_s1.INIT=16'hF099;
  DFF ff_iaddress_0_s4 (
    .Q(ff_iaddress_b[0]),
    .D(ff_iaddress_c[0]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_1_s4 (
    .Q(ff_iaddress_b[1]),
    .D(ff_iaddress_c[1]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_2_s4 (
    .Q(ff_iaddress_b[2]),
    .D(ff_iaddress_c[2]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_3_s4 (
    .Q(ff_iaddress_b[3]),
    .D(ff_iaddress_c[3]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_4_s4 (
    .Q(ff_iaddress_b[4]),
    .D(ff_iaddress_c[4]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_5_s4 (
    .Q(ff_iaddress_b[5]),
    .D(ff_iaddress_c[5]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_6_s4 (
    .Q(ff_iaddress_b[6]),
    .D(ff_iaddress_c[6]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_7_s4 (
    .Q(ff_iaddress_b[7]),
    .D(ff_iaddress_c[7]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_8_s4 (
    .Q(ff_iaddress_b[8]),
    .D(ff_iaddress_c[8]),
    .CLK(O_sdram_clk_d) 
);
  DFF ff_iaddress_9_s4 (
    .Q(ff_iaddress_b[9]),
    .D(ff_iaddress_c[9]),
    .CLK(O_sdram_clk_d) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:15],out_o[14:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_video_r[5:1],w_video_g[5:1],w_video_b[5:1]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({addr_o[9:0],GND,GND,VCC,VCC}),
    .ADB({ff_iaddress_c[9:0],GND,GND,GND,GND}),
    .CLKA(O_sdram_clk_d),
    .CLKB(O_sdram_clk_d),
    .CEA(w_v_count[1]),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_linebuf_0 */
module vdp_doublebuf (
  n112_7,
  O_sdram_clk_d,
  w_v_count,
  w_h_count,
  ff_h_cnt,
  w_video_b,
  w_video_g,
  w_video_r,
  out_e,
  out_o
)
;
input n112_7;
input O_sdram_clk_d;
input [1:1] w_v_count;
input [10:1] w_h_count;
input [9:0] ff_h_cnt;
input [5:1] w_video_b;
input [5:1] w_video_g;
input [5:1] w_video_r;
output [14:0] out_e;
output [14:0] out_o;
wire addr_e_9_6;
wire addr_e_9_7;
wire addr_e_8_6;
wire addr_e_7_6;
wire addr_e_6_6;
wire addr_e_6_7;
wire addr_e_5_6;
wire addr_e_4_7;
wire addr_e_3_6;
wire addr_e_3_7;
wire addr_e_2_6;
wire addr_e_9_8;
wire addr_e_4_9;
wire addr_e_5_9;
wire addr_e_7_9;
wire [9:0] addr_e;
wire [9:0] addr_o;
wire VCC;
wire GND;
  LUT3 addr_e_9_s2 (
    .F(addr_e[9]),
    .I0(addr_e_9_6),
    .I1(addr_e_9_7),
    .I2(w_v_count[1]) 
);
defparam addr_e_9_s2.INIT=8'h35;
  LUT4 addr_e_7_s2 (
    .F(addr_e[7]),
    .I0(addr_e_7_6),
    .I1(addr_e_7_9),
    .I2(w_h_count[8]),
    .I3(w_v_count[1]) 
);
defparam addr_e_7_s2.INIT=16'hAAC3;
  LUT4 addr_e_6_s2 (
    .F(addr_e[6]),
    .I0(addr_e_6_6),
    .I1(w_h_count[7]),
    .I2(addr_e_6_7),
    .I3(w_v_count[1]) 
);
defparam addr_e_6_s2.INIT=16'h553C;
  LUT4 addr_e_5_s2 (
    .F(addr_e[5]),
    .I0(addr_e_5_6),
    .I1(addr_e_5_9),
    .I2(w_h_count[6]),
    .I3(w_v_count[1]) 
);
defparam addr_e_5_s2.INIT=16'hAAC3;
  LUT3 addr_e_4_s2 (
    .F(addr_e[4]),
    .I0(addr_e_4_9),
    .I1(addr_e_4_7),
    .I2(w_v_count[1]) 
);
defparam addr_e_4_s2.INIT=8'h35;
  LUT4 addr_e_3_s2 (
    .F(addr_e[3]),
    .I0(addr_e_3_6),
    .I1(w_h_count[4]),
    .I2(addr_e_3_7),
    .I3(w_v_count[1]) 
);
defparam addr_e_3_s2.INIT=16'h553C;
  LUT4 addr_e_2_s2 (
    .F(addr_e[2]),
    .I0(addr_e_2_6),
    .I1(w_h_count[3]),
    .I2(w_h_count[2]),
    .I3(w_v_count[1]) 
);
defparam addr_e_2_s2.INIT=16'h55C3;
  LUT3 addr_e_1_s4 (
    .F(addr_e[1]),
    .I0(ff_h_cnt[1]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam addr_e_1_s4.INIT=8'h53;
  LUT3 addr_e_0_s2 (
    .F(addr_e[0]),
    .I0(ff_h_cnt[0]),
    .I1(w_h_count[1]),
    .I2(w_v_count[1]) 
);
defparam addr_e_0_s2.INIT=8'hAC;
  LUT3 addr_o_9_s2 (
    .F(addr_o[9]),
    .I0(addr_e_9_7),
    .I1(addr_e_9_6),
    .I2(w_v_count[1]) 
);
defparam addr_o_9_s2.INIT=8'h35;
  LUT4 addr_o_7_s2 (
    .F(addr_o[7]),
    .I0(addr_e_7_6),
    .I1(addr_e_7_9),
    .I2(w_h_count[8]),
    .I3(w_v_count[1]) 
);
defparam addr_o_7_s2.INIT=16'hC3AA;
  LUT4 addr_o_6_s2 (
    .F(addr_o[6]),
    .I0(addr_e_6_6),
    .I1(w_h_count[7]),
    .I2(addr_e_6_7),
    .I3(w_v_count[1]) 
);
defparam addr_o_6_s2.INIT=16'h3C55;
  LUT4 addr_o_5_s2 (
    .F(addr_o[5]),
    .I0(addr_e_5_6),
    .I1(addr_e_5_9),
    .I2(w_h_count[6]),
    .I3(w_v_count[1]) 
);
defparam addr_o_5_s2.INIT=16'hC3AA;
  LUT3 addr_o_4_s2 (
    .F(addr_o[4]),
    .I0(addr_e_4_7),
    .I1(addr_e_4_9),
    .I2(w_v_count[1]) 
);
defparam addr_o_4_s2.INIT=8'h35;
  LUT4 addr_o_3_s2 (
    .F(addr_o[3]),
    .I0(addr_e_3_6),
    .I1(w_h_count[4]),
    .I2(addr_e_3_7),
    .I3(w_v_count[1]) 
);
defparam addr_o_3_s2.INIT=16'h3C55;
  LUT4 addr_o_2_s2 (
    .F(addr_o[2]),
    .I0(addr_e_2_6),
    .I1(w_h_count[3]),
    .I2(w_h_count[2]),
    .I3(w_v_count[1]) 
);
defparam addr_o_2_s2.INIT=16'hC355;
  LUT3 addr_o_1_s4 (
    .F(addr_o[1]),
    .I0(ff_h_cnt[1]),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam addr_o_1_s4.INIT=8'h35;
  LUT3 addr_o_0_s2 (
    .F(addr_o[0]),
    .I0(ff_h_cnt[0]),
    .I1(w_h_count[1]),
    .I2(w_v_count[1]) 
);
defparam addr_o_0_s2.INIT=8'hCA;
  LUT4 addr_e_9_s3 (
    .F(addr_e_9_6),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(addr_e_7_9),
    .I3(w_h_count[10]) 
);
defparam addr_e_9_s3.INIT=16'h01FE;
  LUT3 addr_e_9_s4 (
    .F(addr_e_9_7),
    .I0(ff_h_cnt[8]),
    .I1(addr_e_9_8),
    .I2(ff_h_cnt[9]) 
);
defparam addr_e_9_s4.INIT=8'h1E;
  LUT3 addr_e_8_s3 (
    .F(addr_e_8_6),
    .I0(w_h_count[8]),
    .I1(addr_e_7_9),
    .I2(w_h_count[9]) 
);
defparam addr_e_8_s3.INIT=8'h1E;
  LUT4 addr_e_7_s3 (
    .F(addr_e_7_6),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(n112_7),
    .I3(ff_h_cnt[7]) 
);
defparam addr_e_7_s3.INIT=16'h01FE;
  LUT3 addr_e_6_s3 (
    .F(addr_e_6_6),
    .I0(ff_h_cnt[5]),
    .I1(n112_7),
    .I2(ff_h_cnt[6]) 
);
defparam addr_e_6_s3.INIT=8'h1E;
  LUT2 addr_e_6_s4 (
    .F(addr_e_6_7),
    .I0(addr_e_5_9),
    .I1(w_h_count[6]) 
);
defparam addr_e_6_s4.INIT=4'h4;
  LUT2 addr_e_5_s3 (
    .F(addr_e_5_6),
    .I0(ff_h_cnt[5]),
    .I1(n112_7) 
);
defparam addr_e_5_s3.INIT=4'h9;
  LUT4 addr_e_4_s4 (
    .F(addr_e_4_7),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[3]),
    .I3(ff_h_cnt[4]) 
);
defparam addr_e_4_s4.INIT=16'h807F;
  LUT3 addr_e_3_s3 (
    .F(addr_e_3_6),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[3]) 
);
defparam addr_e_3_s3.INIT=8'h87;
  LUT2 addr_e_3_s4 (
    .F(addr_e_3_7),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]) 
);
defparam addr_e_3_s4.INIT=4'h1;
  LUT2 addr_e_2_s3 (
    .F(addr_e_2_6),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[2]) 
);
defparam addr_e_2_s3.INIT=4'h9;
  LUT4 addr_e_9_s5 (
    .F(addr_e_9_8),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[5]),
    .I2(n112_7),
    .I3(ff_h_cnt[7]) 
);
defparam addr_e_9_s5.INIT=16'hFE00;
  LUT4 addr_e_4_s5 (
    .F(addr_e_4_9),
    .I0(w_h_count[4]),
    .I1(w_h_count[2]),
    .I2(w_h_count[3]),
    .I3(w_h_count[5]) 
);
defparam addr_e_4_s5.INIT=16'h01FE;
  LUT4 addr_e_5_s5 (
    .F(addr_e_5_9),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(w_h_count[2]),
    .I3(w_h_count[3]) 
);
defparam addr_e_5_s5.INIT=16'h0001;
  LUT4 addr_o_8_s3 (
    .F(addr_o[8]),
    .I0(ff_h_cnt[8]),
    .I1(addr_e_9_8),
    .I2(addr_e_8_6),
    .I3(w_v_count[1]) 
);
defparam addr_o_8_s3.INIT=16'h0F99;
  LUT4 addr_e_8_s5 (
    .F(addr_e[8]),
    .I0(addr_e_8_6),
    .I1(ff_h_cnt[8]),
    .I2(addr_e_9_8),
    .I3(w_v_count[1]) 
);
defparam addr_e_8_s5.INIT=16'hC355;
  LUT3 addr_e_7_s5 (
    .F(addr_e_7_9),
    .I0(w_h_count[7]),
    .I1(addr_e_5_9),
    .I2(w_h_count[6]) 
);
defparam addr_e_7_s5.INIT=8'h20;
  vdp_linebuf u_buf_even (
    .O_sdram_clk_d(O_sdram_clk_d),
    .addr_e_3_6(addr_e_3_6),
    .addr_e_4_7(addr_e_4_7),
    .addr_e_6_6(addr_e_6_6),
    .addr_e_7_6(addr_e_7_6),
    .addr_e_9_7(addr_e_9_7),
    .n112_7(n112_7),
    .addr_e_9_8(addr_e_9_8),
    .w_video_b(w_video_b[5:1]),
    .w_video_g(w_video_g[5:1]),
    .w_video_r(w_video_r[5:1]),
    .addr_e(addr_e[9:0]),
    .ff_h_cnt_0(ff_h_cnt[0]),
    .ff_h_cnt_1(ff_h_cnt[1]),
    .ff_h_cnt_2(ff_h_cnt[2]),
    .ff_h_cnt_5(ff_h_cnt[5]),
    .ff_h_cnt_8(ff_h_cnt[8]),
    .w_v_count(w_v_count[1]),
    .out_e(out_e[14:0])
);
  vdp_linebuf_0 u_buf_odd (
    .O_sdram_clk_d(O_sdram_clk_d),
    .addr_e_3_6(addr_e_3_6),
    .addr_e_4_7(addr_e_4_7),
    .addr_e_6_6(addr_e_6_6),
    .addr_e_7_6(addr_e_7_6),
    .addr_e_9_7(addr_e_9_7),
    .n112_7(n112_7),
    .addr_e_9_8(addr_e_9_8),
    .w_video_b(w_video_b[5:1]),
    .w_video_g(w_video_g[5:1]),
    .w_video_r(w_video_r[5:1]),
    .addr_o(addr_o[9:0]),
    .w_v_count(w_v_count[1]),
    .ff_h_cnt_0(ff_h_cnt[0]),
    .ff_h_cnt_1(ff_h_cnt[1]),
    .ff_h_cnt_2(ff_h_cnt[2]),
    .ff_h_cnt_5(ff_h_cnt[5]),
    .ff_h_cnt_8(ff_h_cnt[8]),
    .out_o(out_o[14:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_doublebuf */
module vdp_lcd (
  O_sdram_clk_d,
  n207_5,
  n232_5,
  ff_enable,
  n232_7,
  n232_8,
  reg_r9_interlace_mode_Z,
  ff_reset,
  w_v_count,
  w_h_count,
  w_video_b,
  w_video_g,
  w_video_r,
  lcd_hsync_d,
  lcd_vsync_d,
  lcd_clk_d,
  lcd_de_d,
  n335_4,
  n488_8,
  n488_10,
  ff_v_active_12,
  lcd_blue_d,
  lcd_green_d,
  lcd_red_d
)
;
input O_sdram_clk_d;
input n207_5;
input n232_5;
input ff_enable;
input n232_7;
input n232_8;
input reg_r9_interlace_mode_Z;
input [6:6] ff_reset;
input [10:0] w_v_count;
input [10:1] w_h_count;
input [5:1] w_video_b;
input [5:1] w_video_g;
input [5:1] w_video_r;
output lcd_hsync_d;
output lcd_vsync_d;
output lcd_clk_d;
output lcd_de_d;
output n335_4;
output n488_8;
output n488_10;
output ff_v_active_12;
output [4:0] lcd_blue_d;
output [5:1] lcd_green_d;
output [4:0] lcd_red_d;
wire w_h_vdp_active_start;
wire n335_3;
wire ff_h_sync_7;
wire ff_h_active_8;
wire ff_h_vdp_active_8;
wire ff_v_active_7;
wire ff_vsync_n_6;
wire n113_6;
wire n109_6;
wire n108_6;
wire n186_6;
wire n193_6;
wire n488_7;
wire w_h_vdp_active_start_9;
wire n335_5;
wire ff_h_sync_8;
wire ff_h_sync_9;
wire ff_h_active_9;
wire ff_h_active_10;
wire ff_v_active_8;
wire ff_vsync_n_7;
wire ff_vsync_n_8;
wire lcd_blue_d_0_4;
wire n114_7;
wire n112_7;
wire n111_7;
wire n110_7;
wire n107_7;
wire n186_7;
wire n186_8;
wire n488_9;
wire w_h_vdp_active_start_10;
wire w_h_vdp_active_start_11;
wire n335_6;
wire ff_h_active_11;
wire ff_v_active_10;
wire ff_vsync_n_9;
wire n107_10;
wire n110_10;
wire n111_10;
wire n112_10;
wire n114_10;
wire n115_9;
wire n116_9;
wire n117_10;
wire ff_h_active;
wire ff_h_vdp_active;
wire ff_v_active;
wire ff_h_cnt_10_18;
wire [10:0] ff_h_cnt;
wire [14:0] out_e;
wire [14:0] out_o;
wire VCC;
wire GND;
  LUT3 w_h_vdp_active_start_s5 (
    .F(w_h_vdp_active_start),
    .I0(ff_h_cnt[6]),
    .I1(ff_h_cnt[9]),
    .I2(w_h_vdp_active_start_9) 
);
defparam w_h_vdp_active_start_s5.INIT=8'h10;
  LUT4 n335_s0 (
    .F(n335_3),
    .I0(n335_4),
    .I1(n335_5),
    .I2(n232_5),
    .I3(w_v_count[10]) 
);
defparam n335_s0.INIT=16'h00F8;
  LUT2 lcd_de_d_s (
    .F(lcd_de_d),
    .I0(ff_h_active),
    .I1(ff_v_active) 
);
defparam lcd_de_d_s.INIT=4'h8;
  LUT4 ff_h_sync_s4 (
    .F(ff_h_sync_7),
    .I0(ff_h_sync_8),
    .I1(ff_h_sync_9),
    .I2(n186_6),
    .I3(lcd_clk_d) 
);
defparam ff_h_sync_s4.INIT=16'h008F;
  LUT4 ff_h_active_s4 (
    .F(ff_h_active_8),
    .I0(ff_h_cnt[4]),
    .I1(lcd_clk_d),
    .I2(ff_h_active_9),
    .I3(ff_h_active_10) 
);
defparam ff_h_active_s4.INIT=16'h1000;
  LUT4 ff_h_vdp_active_s4 (
    .F(ff_h_vdp_active_8),
    .I0(lcd_clk_d),
    .I1(ff_h_cnt[9]),
    .I2(ff_h_cnt[6]),
    .I3(w_h_vdp_active_start_9) 
);
defparam ff_h_vdp_active_s4.INIT=16'h4100;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_7),
    .I0(ff_v_active_8),
    .I1(ff_v_active_12),
    .I2(n335_3),
    .I3(ff_enable) 
);
defparam ff_v_active_s3.INIT=16'hF400;
  LUT3 ff_vsync_n_s3 (
    .F(ff_vsync_n_6),
    .I0(ff_vsync_n_7),
    .I1(ff_vsync_n_8),
    .I2(ff_enable) 
);
defparam ff_vsync_n_s3.INIT=8'hD0;
  LUT4 lcd_blue_d_0_s (
    .F(lcd_blue_d[0]),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_blue_d_0_s.INIT=16'hCA00;
  LUT4 lcd_blue_d_1_s (
    .F(lcd_blue_d[1]),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_blue_d_1_s.INIT=16'hCA00;
  LUT4 lcd_blue_d_2_s (
    .F(lcd_blue_d[2]),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_blue_d_2_s.INIT=16'hCA00;
  LUT4 lcd_blue_d_3_s (
    .F(lcd_blue_d[3]),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_blue_d_3_s.INIT=16'hCA00;
  LUT4 lcd_blue_d_4_s (
    .F(lcd_blue_d[4]),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_blue_d_4_s.INIT=16'hCA00;
  LUT4 lcd_green_d_1_s (
    .F(lcd_green_d[1]),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_green_d_1_s.INIT=16'hCA00;
  LUT4 lcd_green_d_2_s (
    .F(lcd_green_d[2]),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_green_d_2_s.INIT=16'hCA00;
  LUT4 lcd_green_d_3_s (
    .F(lcd_green_d[3]),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_green_d_3_s.INIT=16'hCA00;
  LUT4 lcd_green_d_4_s (
    .F(lcd_green_d[4]),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_green_d_4_s.INIT=16'hCA00;
  LUT4 lcd_green_d_5_s (
    .F(lcd_green_d[5]),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_green_d_5_s.INIT=16'hCA00;
  LUT4 lcd_red_d_0_s (
    .F(lcd_red_d[0]),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_red_d_0_s.INIT=16'hCA00;
  LUT4 lcd_red_d_1_s (
    .F(lcd_red_d[1]),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_red_d_1_s.INIT=16'hCA00;
  LUT4 lcd_red_d_2_s (
    .F(lcd_red_d[2]),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_red_d_2_s.INIT=16'hCA00;
  LUT4 lcd_red_d_3_s (
    .F(lcd_red_d[3]),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_red_d_3_s.INIT=16'hCA00;
  LUT4 lcd_red_d_4_s (
    .F(lcd_red_d[4]),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[1]),
    .I3(lcd_blue_d_0_4) 
);
defparam lcd_red_d_4_s.INIT=16'hCA00;
  LUT4 n113_s2 (
    .F(n113_6),
    .I0(ff_h_cnt[3]),
    .I1(n114_7),
    .I2(ff_h_cnt[4]),
    .I3(n186_6) 
);
defparam n113_s2.INIT=16'h7800;
  LUT4 n109_s2 (
    .F(n109_6),
    .I0(ff_h_cnt[7]),
    .I1(n110_7),
    .I2(ff_h_cnt[8]),
    .I3(n186_6) 
);
defparam n109_s2.INIT=16'h7800;
  LUT4 n108_s2 (
    .F(n108_6),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(n110_7),
    .I3(ff_h_cnt[9]) 
);
defparam n108_s2.INIT=16'h7F80;
  LUT4 n186_s2 (
    .F(n186_6),
    .I0(ff_h_cnt[7]),
    .I1(n186_7),
    .I2(n114_7),
    .I3(n186_8) 
);
defparam n186_s2.INIT=16'hBFFF;
  LUT4 n193_s2 (
    .F(n193_6),
    .I0(ff_h_cnt[4]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_active_9),
    .I3(ff_h_active_10) 
);
defparam n193_s2.INIT=16'hBFFF;
  LUT4 n488_s3 (
    .F(n488_7),
    .I0(n488_8),
    .I1(w_v_count[1]),
    .I2(n488_9),
    .I3(ff_v_active_12) 
);
defparam n488_s3.INIT=16'hBFFF;
  LUT4 w_h_vdp_active_start_s6 (
    .F(w_h_vdp_active_start_9),
    .I0(ff_h_cnt[10]),
    .I1(ff_h_cnt[7]),
    .I2(w_h_vdp_active_start_10),
    .I3(w_h_vdp_active_start_11) 
);
defparam w_h_vdp_active_start_s6.INIT=16'h4000;
  LUT3 n335_s1 (
    .F(n335_4),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(n232_7) 
);
defparam n335_s1.INIT=8'h80;
  LUT4 n335_s2 (
    .F(n335_5),
    .I0(w_v_count[1]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(n335_6) 
);
defparam n335_s2.INIT=16'h1000;
  LUT4 ff_h_sync_s5 (
    .F(ff_h_sync_8),
    .I0(ff_h_cnt[3]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[9]),
    .I3(ff_h_active_9) 
);
defparam ff_h_sync_s5.INIT=16'h0100;
  LUT4 ff_h_sync_s6 (
    .F(ff_h_sync_9),
    .I0(ff_h_cnt[2]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[0]),
    .I3(w_h_vdp_active_start_10) 
);
defparam ff_h_sync_s6.INIT=16'h4000;
  LUT2 ff_h_active_s5 (
    .F(ff_h_active_9),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[10]) 
);
defparam ff_h_active_s5.INIT=4'h1;
  LUT2 ff_h_active_s6 (
    .F(ff_h_active_10),
    .I0(ff_h_active_11),
    .I1(w_h_vdp_active_start_11) 
);
defparam ff_h_active_s6.INIT=4'h4;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_8),
    .I0(n335_5),
    .I1(ff_v_active_10),
    .I2(w_v_count[9]),
    .I3(w_v_count[10]) 
);
defparam ff_v_active_s4.INIT=16'hF53F;
  LUT4 ff_vsync_n_s4 (
    .F(ff_vsync_n_7),
    .I0(w_v_count[1]),
    .I1(w_v_count[3]),
    .I2(ff_vsync_n_9),
    .I3(n488_7) 
);
defparam ff_vsync_n_s4.INIT=16'hEF00;
  LUT4 ff_vsync_n_s5 (
    .F(ff_vsync_n_8),
    .I0(w_v_count[10]),
    .I1(w_v_count[4]),
    .I2(n232_8),
    .I3(ff_v_active_12) 
);
defparam ff_vsync_n_s5.INIT=16'h4000;
  LUT2 lcd_blue_d_0_s0 (
    .F(lcd_blue_d_0_4),
    .I0(ff_v_active),
    .I1(ff_h_vdp_active) 
);
defparam lcd_blue_d_0_s0.INIT=4'h8;
  LUT3 n114_s3 (
    .F(n114_7),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[1]),
    .I2(ff_h_cnt[2]) 
);
defparam n114_s3.INIT=8'h80;
  LUT4 n112_s3 (
    .F(n112_7),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[2]),
    .I2(ff_h_cnt[3]),
    .I3(ff_h_cnt[4]) 
);
defparam n112_s3.INIT=16'h8000;
  LUT3 n111_s3 (
    .F(n111_7),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[5]),
    .I2(n112_7) 
);
defparam n111_s3.INIT=8'h80;
  LUT4 n110_s3 (
    .F(n110_7),
    .I0(ff_h_cnt[0]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[6]),
    .I3(n112_7) 
);
defparam n110_s3.INIT=16'h8000;
  LUT4 n107_s3 (
    .F(n107_7),
    .I0(ff_h_cnt[7]),
    .I1(ff_h_cnt[8]),
    .I2(ff_h_cnt[9]),
    .I3(n110_7) 
);
defparam n107_s3.INIT=16'h8000;
  LUT3 n186_s3 (
    .F(n186_7),
    .I0(ff_h_cnt[9]),
    .I1(ff_h_cnt[8]),
    .I2(ff_h_cnt[10]) 
);
defparam n186_s3.INIT=8'h40;
  LUT4 n186_s4 (
    .F(n186_8),
    .I0(ff_h_cnt[3]),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[4]),
    .I3(ff_h_cnt[6]) 
);
defparam n186_s4.INIT=16'h1000;
  LUT4 n488_s4 (
    .F(n488_8),
    .I0(n488_10),
    .I1(n335_6),
    .I2(w_v_count[9]),
    .I3(w_v_count[3]) 
);
defparam n488_s4.INIT=16'h3FF5;
  LUT2 n488_s5 (
    .F(n488_9),
    .I0(w_v_count[10]),
    .I1(w_v_count[4]) 
);
defparam n488_s5.INIT=4'h4;
  LUT3 w_h_vdp_active_start_s7 (
    .F(w_h_vdp_active_start_10),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[8]),
    .I2(ff_h_cnt[4]) 
);
defparam w_h_vdp_active_start_s7.INIT=8'h10;
  LUT4 w_h_vdp_active_start_s8 (
    .F(w_h_vdp_active_start_11),
    .I0(ff_h_cnt[1]),
    .I1(ff_h_cnt[0]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[3]) 
);
defparam w_h_vdp_active_start_s8.INIT=16'h4000;
  LUT3 n335_s3 (
    .F(n335_6),
    .I0(w_v_count[0]),
    .I1(reg_r9_interlace_mode_Z),
    .I2(w_v_count[2]) 
);
defparam n335_s3.INIT=8'h90;
  LUT4 ff_h_active_s7 (
    .F(ff_h_active_11),
    .I0(ff_h_cnt[5]),
    .I1(ff_h_cnt[6]),
    .I2(ff_h_cnt[8]),
    .I3(ff_h_cnt[9]) 
);
defparam ff_h_active_s7.INIT=16'hBFFD;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_10),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(n488_10) 
);
defparam ff_v_active_s6.INIT=16'h1000;
  LUT4 ff_vsync_n_s6 (
    .F(ff_vsync_n_9),
    .I0(w_v_count[4]),
    .I1(w_v_count[10]),
    .I2(n335_4),
    .I3(n335_6) 
);
defparam ff_vsync_n_s6.INIT=16'h1000;
  LUT2 n488_s6 (
    .F(n488_10),
    .I0(w_v_count[0]),
    .I1(w_v_count[2]) 
);
defparam n488_s6.INIT=4'h1;
  LUT4 ff_v_active_s7 (
    .F(ff_v_active_12),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[8]) 
);
defparam ff_v_active_s7.INIT=16'h0001;
  LUT4 n107_s5 (
    .F(n107_10),
    .I0(ff_h_cnt[10]),
    .I1(n107_7),
    .I2(n186_6),
    .I3(lcd_clk_d) 
);
defparam n107_s5.INIT=16'hAA60;
  LUT3 n110_s5 (
    .F(n110_10),
    .I0(lcd_clk_d),
    .I1(ff_h_cnt[7]),
    .I2(n110_7) 
);
defparam n110_s5.INIT=8'h9C;
  LUT4 n111_s5 (
    .F(n111_10),
    .I0(n186_6),
    .I1(lcd_clk_d),
    .I2(ff_h_cnt[6]),
    .I3(n111_7) 
);
defparam n111_s5.INIT=16'hC2E0;
  LUT4 n112_s5 (
    .F(n112_10),
    .I0(lcd_clk_d),
    .I1(ff_h_cnt[5]),
    .I2(ff_h_cnt[0]),
    .I3(n112_7) 
);
defparam n112_s5.INIT=16'h9CCC;
  LUT4 n114_s5 (
    .F(n114_10),
    .I0(n186_6),
    .I1(lcd_clk_d),
    .I2(ff_h_cnt[3]),
    .I3(n114_7) 
);
defparam n114_s5.INIT=16'hC2E0;
  LUT4 n115_s4 (
    .F(n115_9),
    .I0(lcd_clk_d),
    .I1(ff_h_cnt[0]),
    .I2(ff_h_cnt[2]),
    .I3(ff_h_cnt[1]) 
);
defparam n115_s4.INIT=16'hB4F0;
  LUT3 n116_s4 (
    .F(n116_9),
    .I0(lcd_clk_d),
    .I1(ff_h_cnt[0]),
    .I2(ff_h_cnt[1]) 
);
defparam n116_s4.INIT=8'hB4;
  LUT2 n117_s5 (
    .F(n117_10),
    .I0(lcd_clk_d),
    .I1(ff_h_cnt[0]) 
);
defparam n117_s5.INIT=4'h9;
  DFFRE ff_h_cnt_9_s0 (
    .Q(ff_h_cnt[9]),
    .D(n108_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_cnt_10_18),
    .RESET(n207_5) 
);
  DFFRE ff_h_cnt_8_s0 (
    .Q(ff_h_cnt[8]),
    .D(n109_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_cnt_10_18),
    .RESET(n207_5) 
);
  DFFRE ff_h_cnt_4_s0 (
    .Q(ff_h_cnt[4]),
    .D(n113_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_cnt_10_18),
    .RESET(n207_5) 
);
  DFFRE ff_h_sync_s0 (
    .Q(lcd_hsync_d),
    .D(n186_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_sync_7),
    .RESET(n207_5) 
);
  DFFRE ff_h_active_s0 (
    .Q(ff_h_active),
    .D(n193_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_active_8),
    .RESET(n207_5) 
);
  DFFRE ff_h_vdp_active_s0 (
    .Q(ff_h_vdp_active),
    .D(w_h_vdp_active_start),
    .CLK(O_sdram_clk_d),
    .CE(ff_h_vdp_active_8),
    .RESET(n207_5) 
);
  DFFRE ff_v_active_s0 (
    .Q(ff_v_active),
    .D(n335_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_v_active_7),
    .RESET(n207_5) 
);
  DFFSE ff_vsync_n_s0 (
    .Q(lcd_vsync_d),
    .D(n488_7),
    .CLK(O_sdram_clk_d),
    .CE(ff_vsync_n_6),
    .SET(n207_5) 
);
  DFFR ff_lcd_clk_s1 (
    .Q(lcd_clk_d),
    .D(ff_reset[6]),
    .CLK(O_sdram_clk_d),
    .RESET(lcd_clk_d) 
);
  DFFR ff_h_cnt_10_s3 (
    .Q(ff_h_cnt[10]),
    .D(n107_10),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_h_cnt_10_s3.INIT=1'b0;
  DFFR ff_h_cnt_7_s2 (
    .Q(ff_h_cnt[7]),
    .D(n110_10),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_h_cnt_7_s2.INIT=1'b0;
  DFFR ff_h_cnt_6_s2 (
    .Q(ff_h_cnt[6]),
    .D(n111_10),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_h_cnt_6_s2.INIT=1'b0;
  DFFR ff_h_cnt_5_s2 (
    .Q(ff_h_cnt[5]),
    .D(n112_10),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_h_cnt_5_s2.INIT=1'b0;
  DFFR ff_h_cnt_3_s2 (
    .Q(ff_h_cnt[3]),
    .D(n114_10),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_h_cnt_3_s2.INIT=1'b0;
  DFFR ff_h_cnt_2_s2 (
    .Q(ff_h_cnt[2]),
    .D(n115_9),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_h_cnt_2_s2.INIT=1'b0;
  DFFR ff_h_cnt_1_s2 (
    .Q(ff_h_cnt[1]),
    .D(n116_9),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_h_cnt_1_s2.INIT=1'b0;
  DFFR ff_h_cnt_0_s2 (
    .Q(ff_h_cnt[0]),
    .D(n117_10),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_h_cnt_0_s2.INIT=1'b0;
  INV ff_h_cnt_10_s5 (
    .O(ff_h_cnt_10_18),
    .I(lcd_clk_d) 
);
  vdp_doublebuf dbuf (
    .n112_7(n112_7),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_v_count(w_v_count[1]),
    .w_h_count(w_h_count[10:1]),
    .ff_h_cnt(ff_h_cnt[9:0]),
    .w_video_b(w_video_b[5:1]),
    .w_video_g(w_video_g[5:1]),
    .w_video_r(w_video_r[5:1]),
    .out_e(out_e[14:0]),
    .out_o(out_o[14:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_lcd */
module vdp (
  n379_6,
  O_sdram_clk_d,
  n207_5,
  w_wr,
  ff_sdr_ready,
  w_sdram_rdata,
  ff_reset,
  w_wdata,
  w_a,
  w_sdram_write_n,
  w_dh_clk,
  w_dl_clk,
  w_ack,
  lcd_hsync_d,
  lcd_vsync_d,
  lcd_clk_d,
  lcd_de_d,
  w_vdp_enable_state,
  w_sdram_address,
  w_sdram_wdata,
  lcd_blue_d,
  lcd_green_d,
  lcd_red_d
)
;
input n379_6;
input O_sdram_clk_d;
input n207_5;
input w_wr;
input ff_sdr_ready;
input [15:0] w_sdram_rdata;
input [6:6] ff_reset;
input [7:0] w_wdata;
input [1:0] w_a;
output w_sdram_write_n;
output w_dh_clk;
output w_dl_clk;
output w_ack;
output lcd_hsync_d;
output lcd_vsync_d;
output lcd_clk_d;
output lcd_de_d;
output [1:0] w_vdp_enable_state;
output [16:0] w_sdram_address;
output [7:0] w_sdram_wdata;
output [4:0] lcd_blue_d;
output [5:1] lcd_green_d;
output [4:0] lcd_red_d;
wire n58_4;
wire n141_6;
wire n232_3;
wire n239_3;
wire n325_12;
wire n1029_6;
wire n1030_4;
wire n1031_4;
wire n1032_4;
wire n1033_4;
wire n1034_4;
wire n1035_4;
wire n1036_4;
wire n1037_4;
wire n1038_4;
wire n1039_4;
wire n1040_4;
wire n1041_4;
wire n1042_4;
wire n1057_5;
wire n1058_5;
wire n1059_5;
wire n1060_5;
wire n1061_5;
wire n1062_5;
wire n1063_5;
wire n1064_5;
wire n1065_5;
wire n1066_5;
wire n1067_5;
wire n1068_5;
wire n1069_5;
wire n1070_5;
wire n1071_5;
wire n1072_5;
wire n1073_5;
wire n1074_3;
wire n1075_3;
wire n1076_3;
wire n1297_3;
wire n1300_3;
wire n1311_3;
wire n1325_3;
wire n1339_3;
wire n1353_3;
wire n1367_3;
wire n1381_3;
wire n1395_3;
wire n2351_3;
wire n770_25;
wire ff_wrt_6;
wire n72_4;
wire ff_bwindow_x_6;
wire ff_prewindow_x_6;
wire ff_vram_access_address_16_6;
wire ff_bwindow_y_7;
wire ff_vram_address_16_6;
wire ff_vram_addr_set_ack_8;
wire n60_9;
wire n141_7;
wire n141_8;
wire n232_4;
wire n232_5;
wire n325_13;
wire n1029_7;
wire n1029_8;
wire n1030_5;
wire n1030_6;
wire n1031_5;
wire n1032_5;
wire n1033_5;
wire n1033_6;
wire n1034_5;
wire n1035_5;
wire n1036_5;
wire n1036_6;
wire n1037_5;
wire n1038_5;
wire n1039_5;
wire n1040_5;
wire n1041_5;
wire n1042_5;
wire n1057_6;
wire n1057_7;
wire n1057_8;
wire n1058_6;
wire n1058_7;
wire n1058_8;
wire n1059_6;
wire n1059_7;
wire n1060_6;
wire n1060_7;
wire n1060_8;
wire n1061_6;
wire n1061_7;
wire n1061_8;
wire n1062_6;
wire n1062_7;
wire n1062_8;
wire n1063_6;
wire n1063_7;
wire n1064_6;
wire n1064_7;
wire n1064_8;
wire n1065_6;
wire n1065_7;
wire n1065_8;
wire n1066_6;
wire n1066_7;
wire n1066_8;
wire n1067_6;
wire n1067_7;
wire n1067_8;
wire n1068_6;
wire n1068_7;
wire n1068_8;
wire n1069_6;
wire n1069_7;
wire n1069_8;
wire n1070_6;
wire n1070_7;
wire n1070_8;
wire n1071_6;
wire n1071_7;
wire n1071_8;
wire n1072_6;
wire n1072_7;
wire n1072_8;
wire n1073_6;
wire n1073_7;
wire n1073_8;
wire n1074_4;
wire n1074_5;
wire n1075_4;
wire n1076_4;
wire n1076_5;
wire n1300_4;
wire n2310_4;
wire n2351_4;
wire n2351_5;
wire ff_bwindow_x_7;
wire ff_bwindow_x_8;
wire ff_vram_access_address_16_7;
wire ff_vram_access_address_16_8;
wire ff_bwindow_y_8;
wire ff_vram_address_16_7;
wire ff_vram_address_16_8;
wire ff_vram_addr_set_ack_9;
wire n141_9;
wire n232_6;
wire n232_7;
wire n232_8;
wire n548_6;
wire n548_7;
wire n548_8;
wire n1029_10;
wire n1029_12;
wire n1030_7;
wire n1030_9;
wire n1031_6;
wire n1032_6;
wire n1032_8;
wire n1033_10;
wire n1033_11;
wire n1034_6;
wire n1035_6;
wire n1035_8;
wire n1036_8;
wire n1036_10;
wire n1037_6;
wire n1038_6;
wire n1038_7;
wire n1039_6;
wire n1039_8;
wire n1040_6;
wire n1040_7;
wire n1040_8;
wire n1041_6;
wire n1042_6;
wire n1057_9;
wire n1057_10;
wire n1057_11;
wire n1057_12;
wire n1058_9;
wire n1058_11;
wire n1059_8;
wire n1059_9;
wire n1059_10;
wire n1059_13;
wire n1060_9;
wire n1060_10;
wire n1060_11;
wire n1061_9;
wire n1061_10;
wire n1061_11;
wire n1061_12;
wire n1062_9;
wire n1062_11;
wire n1063_8;
wire n1063_9;
wire n1063_10;
wire n1063_11;
wire n1064_9;
wire n1064_11;
wire n1065_9;
wire n1065_11;
wire n1066_9;
wire n1066_11;
wire n1067_9;
wire n1067_11;
wire n1068_9;
wire n1068_11;
wire n1069_9;
wire n1069_11;
wire n1070_9;
wire n1070_11;
wire n1071_9;
wire n1071_11;
wire n1072_9;
wire n1072_10;
wire n1072_11;
wire n1073_9;
wire n1073_10;
wire n1074_6;
wire n1074_7;
wire n1075_5;
wire n1076_6;
wire n1300_5;
wire n2351_7;
wire ff_bwindow_x_9;
wire ff_bwindow_x_10;
wire ff_vram_address_16_9;
wire n548_9;
wire n548_10;
wire n548_11;
wire n548_12;
wire n1029_15;
wire n1029_16;
wire n1029_17;
wire n1035_9;
wire n1040_9;
wire n1057_13;
wire n1058_12;
wire n1059_14;
wire n1060_14;
wire n1061_14;
wire n1062_12;
wire n1063_12;
wire n1064_12;
wire n1065_12;
wire n1066_12;
wire n1067_12;
wire n1068_12;
wire n1069_12;
wire n1070_12;
wire n1071_12;
wire n1072_12;
wire n1073_11;
wire n1074_8;
wire n548_13;
wire n1035_10;
wire n1039_10;
wire n1030_12;
wire n1029_19;
wire n1100_8;
wire n2349_5;
wire n2351_9;
wire n1029_21;
wire n548_15;
wire n548_17;
wire n1063_15;
wire n1059_17;
wire n1071_15;
wire n1070_15;
wire n1069_15;
wire n1068_15;
wire n1067_15;
wire n1066_15;
wire n1065_15;
wire n1064_16;
wire n1062_15;
wire n1058_15;
wire n1059_19;
wire n1059_21;
wire n1036_12;
wire n1036_14;
wire n1035_12;
wire n1033_13;
wire n1033_15;
wire n1032_10;
wire n1030_14;
wire n1029_23;
wire ff_vram_access_address_13_8;
wire n1071_17;
wire n1070_17;
wire n1069_17;
wire n1068_17;
wire n1067_17;
wire n1066_17;
wire n1065_17;
wire n1064_18;
wire n1064_20;
wire n1062_17;
wire n1061_16;
wire n1060_16;
wire n1060_18;
wire n1058_17;
wire n1057_16;
wire n1194_7;
wire n2123_5;
wire n1191_7;
wire n548_19;
wire n1033_17;
wire n1029_25;
wire n1297_6;
wire n2310_11;
wire ff_req;
wire ff_wrt;
wire ff_enable;
wire ff_bwindow_x;
wire ff_bwindow_y;
wire ff_bwindow;
wire ff_prewindow_x;
wire n1283_3;
wire n1284_3;
wire n1285_3;
wire n1286_3;
wire n1287_3;
wire n1288_3;
wire n1289_3;
wire n1290_3;
wire n1301_3;
wire ff_vram_addr_set_ack;
wire ff_vdpcmd_vram_reading_req;
wire ff_vdp_command_drive;
wire ff_initial_busy;
wire ff_vdpcmd_vram_write_ack;
wire ff_vdpcmd_vram_read_ack;
wire ff_vram_rd_ack;
wire ff_vram_write_ack;
wire n61_6;
wire n1194_10;
wire n1191_10;
wire w_window_x;
wire w_prewindow_y;
wire w_prewindow_y_sp;
wire n926_1;
wire n925_1;
wire n924_1;
wire n923_1;
wire n922_1;
wire n921_1;
wire n920_1;
wire n919_1;
wire n918_1;
wire n720_5;
wire n724_6;
wire n305_6;
wire n1307_5;
wire ff_pre_y_cnt_8_16;
wire n1219_5;
wire w_field;
wire w_video_b_vdp_3_3;
wire w_video_b_vdp_4_3;
wire w_video_b_vdp_5_3;
wire w_video_r_vdp_3_3;
wire w_video_r_vdp_4_3;
wire w_video_r_vdp_5_3;
wire w_video_g_vdp_3_3;
wire w_video_g_vdp_4_3;
wire w_video_g_vdp_5_3;
wire w_video_b_vdp_3_15;
wire n37_3;
wire w_video_b_vdp_3_20;
wire n48_6;
wire w_video_b_vdp_3_22;
wire w_video_b_vdp_4_20;
wire w_video_b_vdp_5_20;
wire w_video_r_vdp_3_20;
wire w_video_r_vdp_4_20;
wire w_video_r_vdp_5_20;
wire w_video_g_vdp_3_20;
wire w_video_g_vdp_4_20;
wire w_video_g_vdp_5_20;
wire n37_5;
wire n178_20;
wire n37_9;
wire ff_tx_vram_read_en;
wire ff_tx_vram_read_en2;
wire n100_6;
wire w_logical_vram_addr_nam_11_6;
wire n100_8;
wire n1017_7;
wire n1018_6;
wire n1011_7;
wire pramadr_16_3;
wire n579_4;
wire ff_pat_gen_7_7;
wire ff_pat_gen_7_9;
wire w_yjk_en;
wire ff_local_dot_counter_x_8_7;
wire n1100_6;
wire n1100_7;
wire ff_fifo2_7_8;
wire n1503_4;
wire w_sp_vram_accessing;
wire w_sp_color_code_en;
wire n2422_5;
wire ff_sp_predraw_end_10;
wire n251_23;
wire reg_r1_disp_on_Z;
wire reg_r25_sp2_Z;
wire w_vram_write_req;
wire w_vram_rd_req;
wire w_vram_addr_set_req;
wire reg_r1_sp_size_Z;
wire reg_r1_sp_zoom_Z;
wire reg_r1_bl_clks_Z;
wire reg_r8_sp_off_Z;
wire reg_r8_col0_on_Z;
wire reg_r9_interlace_mode_Z;
wire reg_r9_y_dots_Z;
wire reg_r25_cmd_Z;
wire reg_r25_yae_Z;
wire reg_r25_yjk_Z;
wire reg_r25_msk_Z;
wire w_vdpcmd_reg_wr_req;
wire w_vdpcmd_tr_clr_req;
wire w_vdp_mode_is_highres;
wire n135_4;
wire palette_addr_3_6;
wire n1502_8;
wire n1639_7;
wire n1428_7;
wire n900_6;
wire w_video_b_vdp_3_12;
wire w_video_b_vdp_4_12;
wire w_video_b_vdp_5_12;
wire w_video_r_vdp_3_12;
wire w_video_r_vdp_4_12;
wire w_video_r_vdp_5_12;
wire w_video_g_vdp_3_12;
wire w_video_g_vdp_4_12;
wire w_video_g_vdp_5_12;
wire w_palette_data_rb_0_6;
wire n3494_4;
wire n313_6;
wire n1967_4;
wire n1537_31;
wire ff_state_0_12;
wire n1786_6;
wire ff_dx_tmp_9_12;
wire w_vdpcmd_reg_write_ack;
wire w_vdpcmd_tr_clr_ack;
wire n2386_6;
wire n315_3583;
wire n315_3588;
wire n315_3592;
wire n315_3598;
wire n315_3604;
wire n315_3608;
wire n315_3610;
wire n315_3612;
wire n335_4;
wire n488_8;
wire n488_10;
wire ff_v_active_12;
wire [7:0] w_vram_data;
wire [5:1] w_video_b;
wire [5:1] w_video_g;
wire [5:1] w_video_r;
wire [7:0] ff_vdpcmd_vram_rdata;
wire [16:0] ff_vram_access_address;
wire [1:0] w_dot_state;
wire [2:0] w_eight_dot_state;
wire [5:5] ff_pre_x_cnt_start1;
wire [8:0] w_pre_dot_counter_x;
wire [8:0] w_pre_dot_counter_yp;
wire [8:0] w_pre_dot_counter_y;
wire [10:0] w_h_count;
wire [10:0] w_v_count;
wire [2:1] w_video_r_vdp;
wire [2:1] w_video_g_vdp;
wire [2:1] w_video_b_vdp;
wire [3:0] ff_palette_addr;
wire [1:0] ff_palette_addr_g5;
wire [16:0] w_vram_address_text12;
wire [3:0] w_color_code_text12;
wire [16:0] w_vram_address_graphic123m;
wire [3:0] w_color_code_graphic123m;
wire [7:0] w_color_code_graphic4567;
wire [5:1] w_yjk_r;
wire [5:1] w_yjk_g;
wire [5:1] w_yjk_b;
wire [16:0] w_vram_address_graphic4567;
wire [16:2] ff_y_test_address;
wire [16:0] ff_preread_address;
wire [3:0] w_sp_color_code;
wire [1:0] ff_main_state;
wire [3:1] reg_r0_disp_mode;
wire [1:0] reg_r1_disp_mode;
wire [8:3] reg_r26_h_scroll_Z;
wire [6:0] reg_r2_pt_nam_addr_Z;
wire [16:0] w_vram_access_address_tmp;
wire [7:0] w_vram_access_data;
wire [5:0] reg_r4_pt_gen_addr_Z;
wire [7:0] reg_r12_blink_mode_Z;
wire [7:0] reg_r13_blink_period_Z;
wire [5:0] reg_r6_sp_gen_addr_Z;
wire [7:0] reg_r7_frame_col_Z;
wire [10:0] reg_r10r3_col_addr_Z;
wire [9:0] reg_r11r5_sp_atr_addr_Z;
wire [7:0] reg_r18_adj;
wire [7:0] reg_r23_vstart_line_Z;
wire [2:0] reg_r27_h_scroll_Z;
wire [3:0] w_vdpcmd_reg_num;
wire [7:0] w_vdpcmd_reg_data;
wire [7:4] w_current_vdp_command;
wire [7:0] w_vdpcmd_vram_wdata;
wire [16:0] w_vdpcmd_vram_access_address;
wire [15:15] ff_wait_cnt;
wire VCC;
wire GND;
  LUT3 w_vram_data_7_s0 (
    .F(w_vram_data[7]),
    .I0(w_sdram_rdata[15]),
    .I1(w_sdram_rdata[7]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_7_s0.INIT=8'hAC;
  LUT3 w_vram_data_6_s0 (
    .F(w_vram_data[6]),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_6_s0.INIT=8'hCA;
  LUT3 w_vram_data_5_s0 (
    .F(w_vram_data[5]),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_5_s0.INIT=8'hCA;
  LUT3 w_vram_data_4_s0 (
    .F(w_vram_data[4]),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_4_s0.INIT=8'hCA;
  LUT3 w_vram_data_3_s0 (
    .F(w_vram_data[3]),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_3_s0.INIT=8'hCA;
  LUT3 w_vram_data_2_s0 (
    .F(w_vram_data[2]),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_2_s0.INIT=8'hCA;
  LUT3 w_vram_data_1_s0 (
    .F(w_vram_data[1]),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_1_s0.INIT=8'hCA;
  LUT3 w_vram_data_0_s0 (
    .F(w_vram_data[0]),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(w_sdram_address[16]) 
);
defparam w_vram_data_0_s0.INIT=8'hCA;
  LUT2 n58_s1 (
    .F(n58_4),
    .I0(ff_initial_busy),
    .I1(ff_reset[6]) 
);
defparam n58_s1.INIT=4'hB;
  LUT4 n141_s3 (
    .F(n141_6),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(n141_7),
    .I3(n141_8) 
);
defparam n141_s3.INIT=16'h1000;
  LUT3 n232_s0 (
    .F(n232_3),
    .I0(n232_4),
    .I1(n232_5),
    .I2(w_v_count[10]) 
);
defparam n232_s0.INIT=8'h0E;
  LUT2 n239_s0 (
    .F(n239_3),
    .I0(ff_bwindow_x),
    .I1(ff_bwindow_y) 
);
defparam n239_s0.INIT=4'h8;
  LUT3 n325_s9 (
    .F(n325_12),
    .I0(w_pre_dot_counter_x[7]),
    .I1(w_pre_dot_counter_x[8]),
    .I2(n325_13) 
);
defparam n325_s9.INIT=8'h80;
  LUT4 n1029_s3 (
    .F(n1029_6),
    .I0(n1029_7),
    .I1(n1029_8),
    .I2(w_vram_access_address_tmp[13]),
    .I3(n1029_21) 
);
defparam n1029_s3.INIT=16'hEEF0;
  LUT4 n1030_s1 (
    .F(n1030_4),
    .I0(n1030_5),
    .I1(n1030_6),
    .I2(w_vram_access_address_tmp[12]),
    .I3(n1029_21) 
);
defparam n1030_s1.INIT=16'hEEF0;
  LUT3 n1031_s1 (
    .F(n1031_4),
    .I0(n1031_5),
    .I1(w_vram_access_address_tmp[11]),
    .I2(n1029_21) 
);
defparam n1031_s1.INIT=8'h5C;
  LUT3 n1032_s1 (
    .F(n1032_4),
    .I0(n1032_5),
    .I1(w_vram_access_address_tmp[10]),
    .I2(n1029_21) 
);
defparam n1032_s1.INIT=8'h5C;
  LUT4 n1033_s1 (
    .F(n1033_4),
    .I0(n1033_5),
    .I1(n1033_6),
    .I2(w_vram_access_address_tmp[9]),
    .I3(n1029_21) 
);
defparam n1033_s1.INIT=16'hEEF0;
  LUT3 n1034_s1 (
    .F(n1034_4),
    .I0(n1034_5),
    .I1(w_vram_access_address_tmp[8]),
    .I2(n1029_21) 
);
defparam n1034_s1.INIT=8'h5C;
  LUT3 n1035_s1 (
    .F(n1035_4),
    .I0(n1035_5),
    .I1(w_vram_access_address_tmp[7]),
    .I2(n1029_21) 
);
defparam n1035_s1.INIT=8'h5C;
  LUT4 n1036_s1 (
    .F(n1036_4),
    .I0(n1036_5),
    .I1(n1036_6),
    .I2(w_vram_access_address_tmp[6]),
    .I3(n1029_21) 
);
defparam n1036_s1.INIT=16'hEEF0;
  LUT3 n1037_s1 (
    .F(n1037_4),
    .I0(n1037_5),
    .I1(w_vram_access_address_tmp[5]),
    .I2(n1029_21) 
);
defparam n1037_s1.INIT=8'h5C;
  LUT3 n1038_s1 (
    .F(n1038_4),
    .I0(n1038_5),
    .I1(w_vram_access_address_tmp[4]),
    .I2(n1029_21) 
);
defparam n1038_s1.INIT=8'h5C;
  LUT3 n1039_s1 (
    .F(n1039_4),
    .I0(n1039_5),
    .I1(w_vram_access_address_tmp[3]),
    .I2(n1029_21) 
);
defparam n1039_s1.INIT=8'h5C;
  LUT3 n1040_s1 (
    .F(n1040_4),
    .I0(n1040_5),
    .I1(w_vram_access_address_tmp[2]),
    .I2(n1029_21) 
);
defparam n1040_s1.INIT=8'h5C;
  LUT3 n1041_s1 (
    .F(n1041_4),
    .I0(n1041_5),
    .I1(w_vram_access_address_tmp[1]),
    .I2(n1029_21) 
);
defparam n1041_s1.INIT=8'h5C;
  LUT3 n1042_s1 (
    .F(n1042_4),
    .I0(n1042_5),
    .I1(w_vram_access_address_tmp[0]),
    .I2(n1029_21) 
);
defparam n1042_s1.INIT=8'hAC;
  LUT4 n1057_s2 (
    .F(n1057_5),
    .I0(n1057_6),
    .I1(n1057_7),
    .I2(n1057_8),
    .I3(n1029_21) 
);
defparam n1057_s2.INIT=16'h0FEE;
  LUT4 n1058_s2 (
    .F(n1058_5),
    .I0(n1058_6),
    .I1(n1058_7),
    .I2(n1058_8),
    .I3(n1029_21) 
);
defparam n1058_s2.INIT=16'h0FEE;
  LUT3 n1059_s2 (
    .F(n1059_5),
    .I0(n1059_6),
    .I1(n1059_7),
    .I2(n1029_21) 
);
defparam n1059_s2.INIT=8'h3A;
  LUT4 n1060_s2 (
    .F(n1060_5),
    .I0(n1060_6),
    .I1(n1060_7),
    .I2(n1060_8),
    .I3(n1029_21) 
);
defparam n1060_s2.INIT=16'h0FEE;
  LUT4 n1061_s2 (
    .F(n1061_5),
    .I0(n1061_6),
    .I1(n1061_7),
    .I2(n1061_8),
    .I3(n1029_21) 
);
defparam n1061_s2.INIT=16'h0FEE;
  LUT4 n1062_s2 (
    .F(n1062_5),
    .I0(n1062_6),
    .I1(n1062_7),
    .I2(n1062_8),
    .I3(n1029_21) 
);
defparam n1062_s2.INIT=16'hF0EE;
  LUT3 n1063_s2 (
    .F(n1063_5),
    .I0(n1063_6),
    .I1(n1063_7),
    .I2(n1029_21) 
);
defparam n1063_s2.INIT=8'hCA;
  LUT4 n1064_s2 (
    .F(n1064_5),
    .I0(n1064_6),
    .I1(n1064_7),
    .I2(n1064_8),
    .I3(n1029_21) 
);
defparam n1064_s2.INIT=16'hF0EE;
  LUT4 n1065_s2 (
    .F(n1065_5),
    .I0(n1065_6),
    .I1(n1065_7),
    .I2(n1065_8),
    .I3(n1029_21) 
);
defparam n1065_s2.INIT=16'h0FEE;
  LUT4 n1066_s2 (
    .F(n1066_5),
    .I0(n1066_6),
    .I1(n1066_7),
    .I2(n1066_8),
    .I3(n1029_21) 
);
defparam n1066_s2.INIT=16'h0FEE;
  LUT4 n1067_s2 (
    .F(n1067_5),
    .I0(n1067_6),
    .I1(n1067_7),
    .I2(n1067_8),
    .I3(n1029_21) 
);
defparam n1067_s2.INIT=16'h0FEE;
  LUT4 n1068_s2 (
    .F(n1068_5),
    .I0(n1068_6),
    .I1(n1068_7),
    .I2(n1068_8),
    .I3(n1029_21) 
);
defparam n1068_s2.INIT=16'h0FEE;
  LUT4 n1069_s2 (
    .F(n1069_5),
    .I0(n1069_6),
    .I1(n1069_7),
    .I2(n1069_8),
    .I3(n1029_21) 
);
defparam n1069_s2.INIT=16'h0FEE;
  LUT4 n1070_s2 (
    .F(n1070_5),
    .I0(n1070_6),
    .I1(n1070_7),
    .I2(n1070_8),
    .I3(n1029_21) 
);
defparam n1070_s2.INIT=16'h0FEE;
  LUT4 n1071_s2 (
    .F(n1071_5),
    .I0(n1071_6),
    .I1(n1071_7),
    .I2(n1071_8),
    .I3(n1029_21) 
);
defparam n1071_s2.INIT=16'h0FEE;
  LUT4 n1072_s2 (
    .F(n1072_5),
    .I0(n1072_6),
    .I1(n1072_7),
    .I2(n1072_8),
    .I3(n1029_21) 
);
defparam n1072_s2.INIT=16'h0FEE;
  LUT4 n1073_s2 (
    .F(n1073_5),
    .I0(n1073_6),
    .I1(n1073_7),
    .I2(n1073_8),
    .I3(n1029_21) 
);
defparam n1073_s2.INIT=16'h0FEE;
  LUT4 n1074_s0 (
    .F(n1074_3),
    .I0(n1074_4),
    .I1(n1074_5),
    .I2(w_vram_access_address_tmp[16]),
    .I3(n1029_21) 
);
defparam n1074_s0.INIT=16'hEEF0;
  LUT3 n1075_s0 (
    .F(n1075_3),
    .I0(n1075_4),
    .I1(w_vram_access_address_tmp[15]),
    .I2(n1029_21) 
);
defparam n1075_s0.INIT=8'h5C;
  LUT4 n1076_s0 (
    .F(n1076_3),
    .I0(n1076_4),
    .I1(n1076_5),
    .I2(w_vram_access_address_tmp[14]),
    .I3(n1029_21) 
);
defparam n1076_s0.INIT=16'hEEF0;
  LUT3 n1297_s0 (
    .F(n1297_3),
    .I0(w_vram_access_data[7]),
    .I1(w_vdpcmd_vram_wdata[7]),
    .I2(n1297_6) 
);
defparam n1297_s0.INIT=8'hAC;
  LUT3 n1300_s0 (
    .F(n1300_3),
    .I0(n1300_4),
    .I1(n1297_6),
    .I2(ff_reset[6]) 
);
defparam n1300_s0.INIT=8'hE0;
  LUT3 n1311_s0 (
    .F(n1311_3),
    .I0(w_vram_access_data[6]),
    .I1(w_vdpcmd_vram_wdata[6]),
    .I2(n1297_6) 
);
defparam n1311_s0.INIT=8'hAC;
  LUT3 n1325_s0 (
    .F(n1325_3),
    .I0(w_vram_access_data[5]),
    .I1(w_vdpcmd_vram_wdata[5]),
    .I2(n1297_6) 
);
defparam n1325_s0.INIT=8'hAC;
  LUT3 n1339_s0 (
    .F(n1339_3),
    .I0(w_vram_access_data[4]),
    .I1(w_vdpcmd_vram_wdata[4]),
    .I2(n1297_6) 
);
defparam n1339_s0.INIT=8'hAC;
  LUT3 n1353_s0 (
    .F(n1353_3),
    .I0(w_vram_access_data[3]),
    .I1(w_vdpcmd_vram_wdata[3]),
    .I2(n1297_6) 
);
defparam n1353_s0.INIT=8'hAC;
  LUT3 n1367_s0 (
    .F(n1367_3),
    .I0(w_vram_access_data[2]),
    .I1(w_vdpcmd_vram_wdata[2]),
    .I2(n1297_6) 
);
defparam n1367_s0.INIT=8'hAC;
  LUT3 n1381_s0 (
    .F(n1381_3),
    .I0(w_vram_access_data[1]),
    .I1(w_vdpcmd_vram_wdata[1]),
    .I2(n1297_6) 
);
defparam n1381_s0.INIT=8'hAC;
  LUT3 n1395_s0 (
    .F(n1395_3),
    .I0(w_vram_access_data[0]),
    .I1(w_vdpcmd_vram_wdata[0]),
    .I2(n1297_6) 
);
defparam n1395_s0.INIT=8'hAC;
  LUT4 n2351_s0 (
    .F(n2351_3),
    .I0(ff_enable),
    .I1(n548_15),
    .I2(n2351_4),
    .I3(n2351_5) 
);
defparam n2351_s0.INIT=16'h8000;
  LUT2 w_sdram_wdata_7_s (
    .F(w_sdram_wdata[7]),
    .I0(n1301_3),
    .I1(n1283_3) 
);
defparam w_sdram_wdata_7_s.INIT=4'h8;
  LUT2 w_sdram_wdata_6_s (
    .F(w_sdram_wdata[6]),
    .I0(n1301_3),
    .I1(n1284_3) 
);
defparam w_sdram_wdata_6_s.INIT=4'h8;
  LUT2 w_sdram_wdata_5_s (
    .F(w_sdram_wdata[5]),
    .I0(n1301_3),
    .I1(n1285_3) 
);
defparam w_sdram_wdata_5_s.INIT=4'h8;
  LUT2 w_sdram_wdata_4_s (
    .F(w_sdram_wdata[4]),
    .I0(n1301_3),
    .I1(n1286_3) 
);
defparam w_sdram_wdata_4_s.INIT=4'h8;
  LUT2 w_sdram_wdata_3_s (
    .F(w_sdram_wdata[3]),
    .I0(n1301_3),
    .I1(n1287_3) 
);
defparam w_sdram_wdata_3_s.INIT=4'h8;
  LUT2 w_sdram_wdata_2_s (
    .F(w_sdram_wdata[2]),
    .I0(n1301_3),
    .I1(n1288_3) 
);
defparam w_sdram_wdata_2_s.INIT=4'h8;
  LUT2 w_sdram_wdata_1_s (
    .F(w_sdram_wdata[1]),
    .I0(n1301_3),
    .I1(n1289_3) 
);
defparam w_sdram_wdata_1_s.INIT=4'h8;
  LUT2 w_sdram_wdata_0_s (
    .F(w_sdram_wdata[0]),
    .I0(n1301_3),
    .I1(n1290_3) 
);
defparam w_sdram_wdata_0_s.INIT=4'h8;
  LUT2 n770_s21 (
    .F(n770_25),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]) 
);
defparam n770_s21.INIT=4'hB;
  LUT2 ff_wrt_s2 (
    .F(ff_wrt_6),
    .I0(w_ack),
    .I1(ff_enable) 
);
defparam ff_wrt_s2.INIT=4'h4;
  LUT2 n72_s1 (
    .F(n72_4),
    .I0(w_vdp_enable_state[0]),
    .I1(w_vdp_enable_state[1]) 
);
defparam n72_s1.INIT=4'h8;
  LUT4 ff_bwindow_x_s2 (
    .F(ff_bwindow_x_6),
    .I0(ff_bwindow_x_7),
    .I1(ff_bwindow_x_8),
    .I2(n141_6),
    .I3(ff_enable) 
);
defparam ff_bwindow_x_s2.INIT=16'hF800;
  LUT3 ff_prewindow_x_s2 (
    .F(ff_prewindow_x_6),
    .I0(w_pre_dot_counter_x[7]),
    .I1(n325_13),
    .I2(n1219_5) 
);
defparam ff_prewindow_x_s2.INIT=8'h80;
  LUT4 ff_vram_access_address_16_s2 (
    .F(ff_vram_access_address_16_6),
    .I0(ff_vram_access_address_16_7),
    .I1(pramadr_16_3),
    .I2(ff_vram_access_address_16_8),
    .I3(n2310_11) 
);
defparam ff_vram_access_address_16_s2.INIT=16'h4F44;
  LUT4 ff_bwindow_y_s3 (
    .F(ff_bwindow_y_7),
    .I0(w_v_count[1]),
    .I1(ff_bwindow_y_8),
    .I2(n232_3),
    .I3(ff_enable) 
);
defparam ff_bwindow_y_s3.INIT=16'hF400;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(n770_25),
    .I1(ff_vram_address_16_7),
    .I2(ff_vram_address_16_8),
    .I3(ff_enable) 
);
defparam ff_vram_address_16_s3.INIT=16'hF100;
  LUT4 ff_vram_addr_set_ack_s4 (
    .F(ff_vram_addr_set_ack_8),
    .I0(ff_vram_addr_set_ack_9),
    .I1(n2310_11),
    .I2(pramadr_16_3),
    .I3(ff_vram_access_address_16_7) 
);
defparam ff_vram_addr_set_ack_s4.INIT=16'h00F8;
  LUT2 w_video_b_1_s1 (
    .F(w_video_b[1]),
    .I0(ff_bwindow),
    .I1(w_video_b_vdp[1]) 
);
defparam w_video_b_1_s1.INIT=4'h8;
  LUT2 w_video_b_2_s1 (
    .F(w_video_b[2]),
    .I0(ff_bwindow),
    .I1(w_video_b_vdp[2]) 
);
defparam w_video_b_2_s1.INIT=4'h8;
  LUT4 w_video_b_3_s1 (
    .F(w_video_b[3]),
    .I0(w_video_b_vdp_3_22),
    .I1(w_video_b_vdp_3_3),
    .I2(w_video_b_vdp_3_15),
    .I3(ff_bwindow) 
);
defparam w_video_b_3_s1.INIT=16'hAC00;
  LUT4 w_video_b_4_s1 (
    .F(w_video_b[4]),
    .I0(w_video_b_vdp_4_3),
    .I1(w_video_b_vdp_4_20),
    .I2(w_video_b_vdp_3_15),
    .I3(ff_bwindow) 
);
defparam w_video_b_4_s1.INIT=16'hCA00;
  LUT4 w_video_b_5_s1 (
    .F(w_video_b[5]),
    .I0(w_video_b_vdp_5_3),
    .I1(w_video_b_vdp_5_20),
    .I2(w_video_b_vdp_3_15),
    .I3(ff_bwindow) 
);
defparam w_video_b_5_s1.INIT=16'hCA00;
  LUT2 w_video_g_1_s1 (
    .F(w_video_g[1]),
    .I0(ff_bwindow),
    .I1(w_video_g_vdp[1]) 
);
defparam w_video_g_1_s1.INIT=4'h8;
  LUT2 w_video_g_2_s1 (
    .F(w_video_g[2]),
    .I0(ff_bwindow),
    .I1(w_video_g_vdp[2]) 
);
defparam w_video_g_2_s1.INIT=4'h8;
  LUT4 w_video_g_3_s1 (
    .F(w_video_g[3]),
    .I0(w_video_g_vdp_3_3),
    .I1(w_video_g_vdp_3_20),
    .I2(w_video_b_vdp_3_15),
    .I3(ff_bwindow) 
);
defparam w_video_g_3_s1.INIT=16'hCA00;
  LUT4 w_video_g_4_s1 (
    .F(w_video_g[4]),
    .I0(w_video_g_vdp_4_3),
    .I1(w_video_g_vdp_4_20),
    .I2(w_video_b_vdp_3_15),
    .I3(ff_bwindow) 
);
defparam w_video_g_4_s1.INIT=16'hCA00;
  LUT4 w_video_g_5_s1 (
    .F(w_video_g[5]),
    .I0(w_video_g_vdp_5_3),
    .I1(w_video_g_vdp_5_20),
    .I2(w_video_b_vdp_3_15),
    .I3(ff_bwindow) 
);
defparam w_video_g_5_s1.INIT=16'hCA00;
  LUT2 w_video_r_1_s1 (
    .F(w_video_r[1]),
    .I0(ff_bwindow),
    .I1(w_video_r_vdp[1]) 
);
defparam w_video_r_1_s1.INIT=4'h8;
  LUT2 w_video_r_2_s1 (
    .F(w_video_r[2]),
    .I0(ff_bwindow),
    .I1(w_video_r_vdp[2]) 
);
defparam w_video_r_2_s1.INIT=4'h8;
  LUT4 w_video_r_3_s1 (
    .F(w_video_r[3]),
    .I0(w_video_r_vdp_3_3),
    .I1(w_video_r_vdp_3_20),
    .I2(w_video_b_vdp_3_15),
    .I3(ff_bwindow) 
);
defparam w_video_r_3_s1.INIT=16'hCA00;
  LUT4 w_video_r_4_s1 (
    .F(w_video_r[4]),
    .I0(w_video_r_vdp_4_3),
    .I1(w_video_r_vdp_4_20),
    .I2(w_video_b_vdp_3_15),
    .I3(ff_bwindow) 
);
defparam w_video_r_4_s1.INIT=16'hCA00;
  LUT4 w_video_r_5_s1 (
    .F(w_video_r[5]),
    .I0(w_video_r_vdp_5_3),
    .I1(w_video_r_vdp_5_20),
    .I2(w_video_b_vdp_3_15),
    .I3(ff_bwindow) 
);
defparam w_video_r_5_s1.INIT=16'hCA00;
  LUT2 n60_s3 (
    .F(n60_9),
    .I0(w_vdp_enable_state[0]),
    .I1(w_vdp_enable_state[1]) 
);
defparam n60_s3.INIT=4'h6;
  LUT4 n141_s4 (
    .F(n141_7),
    .I0(w_h_count[4]),
    .I1(w_h_count[5]),
    .I2(w_h_count[6]),
    .I3(w_h_count[7]) 
);
defparam n141_s4.INIT=16'h1000;
  LUT2 n141_s5 (
    .F(n141_8),
    .I0(w_h_count[9]),
    .I1(n141_9) 
);
defparam n141_s5.INIT=4'h4;
  LUT4 n232_s1 (
    .F(n232_4),
    .I0(w_v_count[0]),
    .I1(n232_6),
    .I2(w_v_count[2]),
    .I3(n335_4) 
);
defparam n232_s1.INIT=16'h4000;
  LUT4 n232_s2 (
    .F(n232_5),
    .I0(w_v_count[4]),
    .I1(w_v_count[5]),
    .I2(n232_7),
    .I3(n232_8) 
);
defparam n232_s2.INIT=16'h4000;
  LUT4 n325_s10 (
    .F(n325_13),
    .I0(w_pre_dot_counter_x[4]),
    .I1(w_pre_dot_counter_x[5]),
    .I2(w_pre_dot_counter_x[6]),
    .I3(n305_6) 
);
defparam n325_s10.INIT=16'h8000;
  LUT3 n1029_s4 (
    .F(n1029_7),
    .I0(ff_vram_addr_set_ack_9),
    .I1(ff_vram_access_address[13]),
    .I2(n1029_10) 
);
defparam n1029_s4.INIT=8'h14;
  LUT4 n1029_s5 (
    .F(n1029_8),
    .I0(n1029_25),
    .I1(n1029_12),
    .I2(n1029_23),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1029_s5.INIT=16'h8700;
  LUT4 n1030_s2 (
    .F(n1030_5),
    .I0(n1029_25),
    .I1(n1030_7),
    .I2(n1030_14),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1030_s2.INIT=16'h2D00;
  LUT3 n1030_s3 (
    .F(n1030_6),
    .I0(ff_vram_addr_set_ack_9),
    .I1(n1030_9),
    .I2(ff_vram_access_address[12]) 
);
defparam n1030_s3.INIT=8'h14;
  LUT4 n1031_s2 (
    .F(n1031_5),
    .I0(n1031_6),
    .I1(n1029_25),
    .I2(n1030_7),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1031_s2.INIT=16'h3CAA;
  LUT4 n1032_s2 (
    .F(n1032_5),
    .I0(n1032_6),
    .I1(n1032_10),
    .I2(n1032_8),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1032_s2.INIT=16'h3CAA;
  LUT4 n1033_s2 (
    .F(n1033_5),
    .I0(n1033_15),
    .I1(n1033_17),
    .I2(n1033_13),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1033_s2.INIT=16'h4B00;
  LUT4 n1033_s3 (
    .F(n1033_6),
    .I0(n1033_10),
    .I1(n1033_11),
    .I2(ff_vram_addr_set_ack_9),
    .I3(ff_vram_access_address[9]) 
);
defparam n1033_s3.INIT=16'h0708;
  LUT4 n1034_s2 (
    .F(n1034_5),
    .I0(n1034_6),
    .I1(n1033_15),
    .I2(n1033_17),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1034_s2.INIT=16'h3CAA;
  LUT4 n1035_s2 (
    .F(n1035_5),
    .I0(n1035_6),
    .I1(n1035_12),
    .I2(n1035_8),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1035_s2.INIT=16'h3CAA;
  LUT4 n1036_s2 (
    .F(n1036_5),
    .I0(n1036_14),
    .I1(n1036_8),
    .I2(n1036_12),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1036_s2.INIT=16'h4B00;
  LUT3 n1036_s3 (
    .F(n1036_6),
    .I0(ff_vram_addr_set_ack_9),
    .I1(n1036_10),
    .I2(ff_vram_access_address[6]) 
);
defparam n1036_s3.INIT=8'h14;
  LUT4 n1037_s2 (
    .F(n1037_5),
    .I0(n1037_6),
    .I1(n1036_14),
    .I2(n1036_8),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1037_s2.INIT=16'h3CAA;
  LUT4 n1038_s2 (
    .F(n1038_5),
    .I0(n1038_6),
    .I1(n1038_7),
    .I2(ff_vram_addr_set_ack_9),
    .I3(ff_vram_access_address[4]) 
);
defparam n1038_s2.INIT=16'h5CA3;
  LUT4 n1039_s2 (
    .F(n1039_5),
    .I0(n1039_6),
    .I1(n1039_10),
    .I2(n1039_8),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1039_s2.INIT=16'h3CAA;
  LUT4 n1040_s2 (
    .F(n1040_5),
    .I0(n1040_6),
    .I1(n1040_7),
    .I2(n1040_8),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1040_s2.INIT=16'h3CAA;
  LUT4 n1041_s2 (
    .F(n1041_5),
    .I0(n1041_6),
    .I1(ff_vram_access_address[0]),
    .I2(ff_vram_access_address[1]),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1041_s2.INIT=16'hAAC3;
  LUT3 n1042_s2 (
    .F(n1042_5),
    .I0(n1042_6),
    .I1(ff_vram_access_address[0]),
    .I2(ff_vram_addr_set_ack_9) 
);
defparam n1042_s2.INIT=8'hA3;
  LUT4 n1057_s3 (
    .F(n1057_6),
    .I0(n1057_9),
    .I1(n1057_10),
    .I2(n1057_11),
    .I3(n548_17) 
);
defparam n1057_s3.INIT=16'h0305;
  LUT4 n1057_s4 (
    .F(n1057_7),
    .I0(w_vdpcmd_vram_access_address[0]),
    .I1(w_vdpcmd_vram_access_address[16]),
    .I2(n37_9),
    .I3(n1057_11) 
);
defparam n1057_s4.INIT=16'hAC00;
  LUT3 n1057_s5 (
    .F(n1057_8),
    .I0(n1057_12),
    .I1(n1042_5),
    .I2(n37_9) 
);
defparam n1057_s5.INIT=8'hCA;
  LUT4 n1058_s3 (
    .F(n1058_6),
    .I0(n1058_9),
    .I1(n1058_15),
    .I2(n1057_11),
    .I3(n548_17) 
);
defparam n1058_s3.INIT=16'h0305;
  LUT4 n1058_s4 (
    .F(n1058_7),
    .I0(w_vdpcmd_vram_access_address[15]),
    .I1(w_vdpcmd_vram_access_address[16]),
    .I2(n37_9),
    .I3(n1057_11) 
);
defparam n1058_s4.INIT=16'hCA00;
  LUT3 n1058_s5 (
    .F(n1058_8),
    .I0(n1057_12),
    .I1(n1058_11),
    .I2(n37_9) 
);
defparam n1058_s5.INIT=8'hA3;
  LUT4 n1059_s3 (
    .F(n1059_6),
    .I0(n1059_8),
    .I1(n1059_9),
    .I2(n1059_10),
    .I3(n1057_11) 
);
defparam n1059_s3.INIT=16'hF0EE;
  LUT4 n1059_s4 (
    .F(n1059_7),
    .I0(n1059_21),
    .I1(n1059_19),
    .I2(ff_vram_addr_set_ack_9),
    .I3(n1059_13) 
);
defparam n1059_s4.INIT=16'hC0AF;
  LUT4 n1060_s3 (
    .F(n1060_6),
    .I0(n548_8),
    .I1(n1060_9),
    .I2(n1060_10),
    .I3(n1057_11) 
);
defparam n1060_s3.INIT=16'h00F8;
  LUT4 n1060_s4 (
    .F(n1060_7),
    .I0(w_vdpcmd_vram_access_address[13]),
    .I1(w_vdpcmd_vram_access_address[14]),
    .I2(n37_9),
    .I3(n1057_11) 
);
defparam n1060_s4.INIT=16'hCA00;
  LUT4 n1060_s5 (
    .F(n1060_8),
    .I0(ff_vram_access_address[14]),
    .I1(n1059_19),
    .I2(n37_9),
    .I3(n1060_11) 
);
defparam n1060_s5.INIT=16'hC05F;
  LUT4 n1061_s3 (
    .F(n1061_6),
    .I0(n548_8),
    .I1(n1061_9),
    .I2(n1061_10),
    .I3(n1057_11) 
);
defparam n1061_s3.INIT=16'h00F8;
  LUT4 n1061_s4 (
    .F(n1061_7),
    .I0(w_vdpcmd_vram_access_address[12]),
    .I1(w_vdpcmd_vram_access_address[13]),
    .I2(n37_9),
    .I3(n1057_11) 
);
defparam n1061_s4.INIT=16'hCA00;
  LUT3 n1061_s5 (
    .F(n1061_8),
    .I0(n1061_11),
    .I1(n1061_12),
    .I2(n37_9) 
);
defparam n1061_s5.INIT=8'hCA;
  LUT4 n1062_s3 (
    .F(n1062_6),
    .I0(n1062_9),
    .I1(n1062_15),
    .I2(n1057_11),
    .I3(n548_17) 
);
defparam n1062_s3.INIT=16'h0C05;
  LUT4 n1062_s4 (
    .F(n1062_7),
    .I0(w_vdpcmd_vram_access_address[11]),
    .I1(w_vdpcmd_vram_access_address[12]),
    .I2(n37_9),
    .I3(n1057_11) 
);
defparam n1062_s4.INIT=16'hCA00;
  LUT3 n1062_s5 (
    .F(n1062_8),
    .I0(n1062_11),
    .I1(n1061_11),
    .I2(n37_9) 
);
defparam n1062_s5.INIT=8'h35;
  LUT4 n1063_s3 (
    .F(n1063_6),
    .I0(n1063_8),
    .I1(n1063_9),
    .I2(n1063_10),
    .I3(n1057_11) 
);
defparam n1063_s3.INIT=16'h0FEE;
  LUT3 n1063_s4 (
    .F(n1063_7),
    .I0(n1063_11),
    .I1(n1062_11),
    .I2(n37_9) 
);
defparam n1063_s4.INIT=8'h35;
  LUT4 n1064_s3 (
    .F(n1064_6),
    .I0(n1064_9),
    .I1(n1064_16),
    .I2(n1057_11),
    .I3(n548_17) 
);
defparam n1064_s3.INIT=16'h0C05;
  LUT4 n1064_s4 (
    .F(n1064_7),
    .I0(w_vdpcmd_vram_access_address[9]),
    .I1(w_vdpcmd_vram_access_address[10]),
    .I2(n37_9),
    .I3(n1057_11) 
);
defparam n1064_s4.INIT=16'hCA00;
  LUT3 n1064_s5 (
    .F(n1064_8),
    .I0(n1064_11),
    .I1(n1063_11),
    .I2(n37_9) 
);
defparam n1064_s5.INIT=8'h35;
  LUT4 n1065_s3 (
    .F(n1065_6),
    .I0(n1065_9),
    .I1(n1065_15),
    .I2(n1057_11),
    .I3(n548_17) 
);
defparam n1065_s3.INIT=16'h0305;
  LUT4 n1065_s4 (
    .F(n1065_7),
    .I0(w_vdpcmd_vram_access_address[8]),
    .I1(w_vdpcmd_vram_access_address[9]),
    .I2(n37_9),
    .I3(n1057_11) 
);
defparam n1065_s4.INIT=16'hCA00;
  LUT3 n1065_s5 (
    .F(n1065_8),
    .I0(n1065_11),
    .I1(n1064_11),
    .I2(n37_9) 
);
defparam n1065_s5.INIT=8'hCA;
  LUT4 n1066_s3 (
    .F(n1066_6),
    .I0(n1066_9),
    .I1(n1066_15),
    .I2(n1057_11),
    .I3(n548_17) 
);
defparam n1066_s3.INIT=16'h0305;
  LUT4 n1066_s4 (
    .F(n1066_7),
    .I0(w_vdpcmd_vram_access_address[7]),
    .I1(w_vdpcmd_vram_access_address[8]),
    .I2(n37_9),
    .I3(n1057_11) 
);
defparam n1066_s4.INIT=16'hCA00;
  LUT3 n1066_s5 (
    .F(n1066_8),
    .I0(n1066_11),
    .I1(n1065_11),
    .I2(n37_9) 
);
defparam n1066_s5.INIT=8'hCA;
  LUT4 n1067_s3 (
    .F(n1067_6),
    .I0(n1067_9),
    .I1(n1067_15),
    .I2(n1057_11),
    .I3(n548_17) 
);
defparam n1067_s3.INIT=16'h0305;
  LUT4 n1067_s4 (
    .F(n1067_7),
    .I0(w_vdpcmd_vram_access_address[6]),
    .I1(w_vdpcmd_vram_access_address[7]),
    .I2(n37_9),
    .I3(n1057_11) 
);
defparam n1067_s4.INIT=16'hCA00;
  LUT3 n1067_s5 (
    .F(n1067_8),
    .I0(n1067_11),
    .I1(n1066_11),
    .I2(n37_9) 
);
defparam n1067_s5.INIT=8'hCA;
  LUT4 n1068_s3 (
    .F(n1068_6),
    .I0(n1068_9),
    .I1(n1068_15),
    .I2(n1057_11),
    .I3(n548_17) 
);
defparam n1068_s3.INIT=16'h0305;
  LUT4 n1068_s4 (
    .F(n1068_7),
    .I0(w_vdpcmd_vram_access_address[5]),
    .I1(w_vdpcmd_vram_access_address[6]),
    .I2(n37_9),
    .I3(n1057_11) 
);
defparam n1068_s4.INIT=16'hCA00;
  LUT3 n1068_s5 (
    .F(n1068_8),
    .I0(n1068_11),
    .I1(n1067_11),
    .I2(n37_9) 
);
defparam n1068_s5.INIT=8'hCA;
  LUT4 n1069_s3 (
    .F(n1069_6),
    .I0(n1069_9),
    .I1(n1069_15),
    .I2(n1057_11),
    .I3(n548_17) 
);
defparam n1069_s3.INIT=16'h0305;
  LUT4 n1069_s4 (
    .F(n1069_7),
    .I0(w_vdpcmd_vram_access_address[4]),
    .I1(w_vdpcmd_vram_access_address[5]),
    .I2(n37_9),
    .I3(n1057_11) 
);
defparam n1069_s4.INIT=16'hCA00;
  LUT3 n1069_s5 (
    .F(n1069_8),
    .I0(n1069_11),
    .I1(n1068_11),
    .I2(n37_9) 
);
defparam n1069_s5.INIT=8'hCA;
  LUT4 n1070_s3 (
    .F(n1070_6),
    .I0(n1070_9),
    .I1(n1070_15),
    .I2(n1057_11),
    .I3(n548_17) 
);
defparam n1070_s3.INIT=16'h0305;
  LUT4 n1070_s4 (
    .F(n1070_7),
    .I0(w_vdpcmd_vram_access_address[3]),
    .I1(w_vdpcmd_vram_access_address[4]),
    .I2(n37_9),
    .I3(n1057_11) 
);
defparam n1070_s4.INIT=16'hCA00;
  LUT3 n1070_s5 (
    .F(n1070_8),
    .I0(n1070_11),
    .I1(n1069_11),
    .I2(n37_9) 
);
defparam n1070_s5.INIT=8'hCA;
  LUT4 n1071_s3 (
    .F(n1071_6),
    .I0(n1071_9),
    .I1(n1071_15),
    .I2(n1057_11),
    .I3(n548_17) 
);
defparam n1071_s3.INIT=16'h0305;
  LUT4 n1071_s4 (
    .F(n1071_7),
    .I0(w_vdpcmd_vram_access_address[2]),
    .I1(w_vdpcmd_vram_access_address[3]),
    .I2(n37_9),
    .I3(n1057_11) 
);
defparam n1071_s4.INIT=16'hCA00;
  LUT3 n1071_s5 (
    .F(n1071_8),
    .I0(n1071_11),
    .I1(n1070_11),
    .I2(n37_9) 
);
defparam n1071_s5.INIT=8'hCA;
  LUT4 n1072_s3 (
    .F(n1072_6),
    .I0(n1072_9),
    .I1(n1072_10),
    .I2(n1057_11),
    .I3(n548_17) 
);
defparam n1072_s3.INIT=16'h0305;
  LUT4 n1072_s4 (
    .F(n1072_7),
    .I0(w_vdpcmd_vram_access_address[1]),
    .I1(w_vdpcmd_vram_access_address[2]),
    .I2(n37_9),
    .I3(n1057_11) 
);
defparam n1072_s4.INIT=16'hCA00;
  LUT3 n1072_s5 (
    .F(n1072_8),
    .I0(n1072_11),
    .I1(n1071_11),
    .I2(n37_9) 
);
defparam n1072_s5.INIT=8'hCA;
  LUT4 n1073_s3 (
    .F(n1073_6),
    .I0(n1073_9),
    .I1(n1073_10),
    .I2(n1057_11),
    .I3(n548_17) 
);
defparam n1073_s3.INIT=16'h0C05;
  LUT4 n1073_s4 (
    .F(n1073_7),
    .I0(w_vdpcmd_vram_access_address[1]),
    .I1(w_vdpcmd_vram_access_address[0]),
    .I2(n37_9),
    .I3(n1057_11) 
);
defparam n1073_s4.INIT=16'hAC00;
  LUT3 n1073_s5 (
    .F(n1073_8),
    .I0(n1072_11),
    .I1(n1042_5),
    .I2(n37_9) 
);
defparam n1073_s5.INIT=8'hAC;
  LUT4 n1074_s1 (
    .F(n1074_4),
    .I0(n1059_21),
    .I1(n1074_6),
    .I2(n1057_12),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1074_s1.INIT=16'h4B00;
  LUT3 n1074_s2 (
    .F(n1074_5),
    .I0(ff_vram_addr_set_ack_9),
    .I1(n1074_7),
    .I2(ff_vram_access_address[16]) 
);
defparam n1074_s2.INIT=8'h14;
  LUT4 n1075_s1 (
    .F(n1075_4),
    .I0(n1075_5),
    .I1(n1059_21),
    .I2(n1074_6),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1075_s1.INIT=16'h3C55;
  LUT4 n1076_s1 (
    .F(n1076_4),
    .I0(ff_vram_access_address[13]),
    .I1(n1029_10),
    .I2(ff_vram_addr_set_ack_9),
    .I3(ff_vram_access_address[14]) 
);
defparam n1076_s1.INIT=16'h0708;
  LUT4 n1076_s2 (
    .F(n1076_5),
    .I0(n1029_25),
    .I1(n1076_6),
    .I2(n1059_19),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1076_s2.INIT=16'h8700;
  LUT3 n1300_s1 (
    .F(n1300_4),
    .I0(n548_8),
    .I1(ff_vram_addr_set_ack_9),
    .I2(n1300_5) 
);
defparam n1300_s1.INIT=8'h80;
  LUT2 n2310_s1 (
    .F(n2310_4),
    .I0(w_vram_write_req),
    .I1(ff_vram_write_ack) 
);
defparam n2310_s1.INIT=4'h9;
  LUT4 n2351_s1 (
    .F(n2351_4),
    .I0(w_vram_rd_req),
    .I1(ff_vram_rd_ack),
    .I2(ff_wait_cnt[15]),
    .I3(ff_state_0_12) 
);
defparam n2351_s1.INIT=16'h0090;
  LUT4 n2351_s2 (
    .F(n2351_5),
    .I0(ff_wait_cnt[15]),
    .I1(n2351_9),
    .I2(n2351_7),
    .I3(n548_6) 
);
defparam n2351_s2.INIT=16'h007F;
  LUT2 ff_bwindow_x_s3 (
    .F(ff_bwindow_x_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam ff_bwindow_x_s3.INIT=4'h4;
  LUT4 ff_bwindow_x_s4 (
    .F(ff_bwindow_x_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[2]),
    .I2(ff_bwindow_x_9),
    .I3(ff_bwindow_x_10) 
);
defparam ff_bwindow_x_s4.INIT=16'h4000;
  LUT2 ff_vram_access_address_16_s3 (
    .F(ff_vram_access_address_16_7),
    .I0(w_vram_addr_set_req),
    .I1(ff_vram_addr_set_ack) 
);
defparam ff_vram_access_address_16_s3.INIT=4'h9;
  LUT4 ff_vram_access_address_16_s4 (
    .F(ff_vram_access_address_16_8),
    .I0(reg_r1_disp_mode[0]),
    .I1(reg_r1_disp_mode[1]),
    .I2(reg_r0_disp_mode[2]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam ff_vram_access_address_16_s4.INIT=16'h0007;
  LUT4 ff_bwindow_y_s4 (
    .F(ff_bwindow_y_8),
    .I0(w_v_count[4]),
    .I1(w_v_count[10]),
    .I2(n488_8),
    .I3(ff_v_active_12) 
);
defparam ff_bwindow_y_s4.INIT=16'h0100;
  LUT4 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(n178_20),
    .I1(ff_vram_address_16_9),
    .I2(n37_9),
    .I3(n1967_4) 
);
defparam ff_vram_address_16_s4.INIT=16'h0001;
  LUT4 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_8),
    .I0(n548_7),
    .I1(n1300_5),
    .I2(ff_vram_addr_set_ack_9),
    .I3(n548_8) 
);
defparam ff_vram_address_16_s5.INIT=16'hEF00;
  LUT4 ff_vram_addr_set_ack_s5 (
    .F(ff_vram_addr_set_ack_9),
    .I0(n2351_7),
    .I1(n2351_4),
    .I2(n548_6),
    .I3(n2310_4) 
);
defparam ff_vram_addr_set_ack_s5.INIT=16'h0B00;
  LUT4 n141_s6 (
    .F(n141_9),
    .I0(w_h_count[2]),
    .I1(w_h_count[8]),
    .I2(w_h_count[10]),
    .I3(w_h_count[3]) 
);
defparam n141_s6.INIT=16'h0100;
  LUT4 n232_s3 (
    .F(n232_6),
    .I0(w_v_count[3]),
    .I1(w_v_count[1]),
    .I2(reg_r9_interlace_mode_Z),
    .I3(w_v_count[4]) 
);
defparam n232_s3.INIT=16'h4100;
  LUT3 n232_s4 (
    .F(n232_7),
    .I0(w_v_count[6]),
    .I1(w_v_count[7]),
    .I2(w_v_count[8]) 
);
defparam n232_s4.INIT=8'h01;
  LUT4 n232_s5 (
    .F(n232_8),
    .I0(w_v_count[1]),
    .I1(w_v_count[9]),
    .I2(w_v_count[3]),
    .I3(n488_10) 
);
defparam n232_s5.INIT=16'h1000;
  LUT4 n548_s3 (
    .F(n548_6),
    .I0(w_logical_vram_addr_nam_11_6),
    .I1(n135_4),
    .I2(n548_9),
    .I3(n548_10) 
);
defparam n548_s3.INIT=16'h0700;
  LUT2 n548_s4 (
    .F(n548_7),
    .I0(n548_6),
    .I1(n2351_9) 
);
defparam n548_s4.INIT=4'h1;
  LUT4 n548_s5 (
    .F(n548_8),
    .I0(n548_11),
    .I1(ff_local_dot_counter_x_8_7),
    .I2(n548_12),
    .I3(n770_25) 
);
defparam n548_s5.INIT=16'h004F;
  LUT4 n1029_s7 (
    .F(n1029_10),
    .I0(n1029_19),
    .I1(ff_vram_access_address[12]),
    .I2(ff_vram_access_address[11]),
    .I3(n1033_11) 
);
defparam n1029_s7.INIT=16'h8000;
  LUT4 n1029_s9 (
    .F(n1029_12),
    .I0(w_vram_access_address_tmp[12]),
    .I1(ff_vram_access_address[12]),
    .I2(ff_vram_access_address_16_7),
    .I3(n1030_7) 
);
defparam n1029_s9.INIT=16'h00CA;
  LUT4 n1030_s4 (
    .F(n1030_7),
    .I0(ff_vram_access_address[11]),
    .I1(w_vram_access_address_tmp[11]),
    .I2(w_vram_addr_set_req),
    .I3(ff_vram_addr_set_ack) 
);
defparam n1030_s4.INIT=16'h5335;
  LUT3 n1030_s6 (
    .F(n1030_9),
    .I0(ff_vram_access_address[11]),
    .I1(ff_vram_access_address[10]),
    .I2(n1030_12) 
);
defparam n1030_s6.INIT=8'h80;
  LUT3 n1031_s3 (
    .F(n1031_6),
    .I0(ff_vram_access_address[10]),
    .I1(n1030_12),
    .I2(ff_vram_access_address[11]) 
);
defparam n1031_s3.INIT=8'h87;
  LUT2 n1032_s3 (
    .F(n1032_6),
    .I0(ff_vram_access_address[10]),
    .I1(n1030_12) 
);
defparam n1032_s3.INIT=4'h9;
  LUT4 n1032_s5 (
    .F(n1032_8),
    .I0(n1035_12),
    .I1(n1033_13),
    .I2(n1033_15),
    .I3(n1035_8) 
);
defparam n1032_s5.INIT=16'h0100;
  LUT2 n1033_s7 (
    .F(n1033_10),
    .I0(ff_vram_access_address[8]),
    .I1(ff_vram_access_address[7]) 
);
defparam n1033_s7.INIT=4'h8;
  LUT4 n1033_s8 (
    .F(n1033_11),
    .I0(ff_vram_access_address[6]),
    .I1(ff_vram_access_address[5]),
    .I2(ff_vram_access_address[4]),
    .I3(n1038_7) 
);
defparam n1033_s8.INIT=16'h8000;
  LUT3 n1034_s3 (
    .F(n1034_6),
    .I0(ff_vram_access_address[7]),
    .I1(n1033_11),
    .I2(ff_vram_access_address[8]) 
);
defparam n1034_s3.INIT=8'h87;
  LUT2 n1035_s3 (
    .F(n1035_6),
    .I0(ff_vram_access_address[7]),
    .I1(n1033_11) 
);
defparam n1035_s3.INIT=4'h9;
  LUT3 n1035_s5 (
    .F(n1035_8),
    .I0(n1035_9),
    .I1(n1029_15),
    .I2(n1036_14) 
);
defparam n1035_s5.INIT=8'h04;
  LUT4 n1036_s5 (
    .F(n1036_8),
    .I0(w_vram_access_address_tmp[4]),
    .I1(ff_vram_access_address[4]),
    .I2(ff_vram_access_address_16_7),
    .I3(n1029_15) 
);
defparam n1036_s5.INIT=16'hCA00;
  LUT3 n1036_s7 (
    .F(n1036_10),
    .I0(ff_vram_access_address[5]),
    .I1(ff_vram_access_address[4]),
    .I2(n1038_7) 
);
defparam n1036_s7.INIT=8'h80;
  LUT3 n1037_s3 (
    .F(n1037_6),
    .I0(ff_vram_access_address[4]),
    .I1(n1038_7),
    .I2(ff_vram_access_address[5]) 
);
defparam n1037_s3.INIT=8'h87;
  LUT4 n1038_s3 (
    .F(n1038_6),
    .I0(ff_vram_access_address_16_7),
    .I1(ff_vram_access_address[4]),
    .I2(w_vram_access_address_tmp[4]),
    .I3(n1029_15) 
);
defparam n1038_s3.INIT=16'h14EB;
  LUT4 n1038_s4 (
    .F(n1038_7),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[3]),
    .I2(ff_vram_access_address[2]),
    .I3(ff_vram_access_address[1]) 
);
defparam n1038_s4.INIT=16'h8000;
  LUT4 n1039_s3 (
    .F(n1039_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[2]),
    .I2(ff_vram_access_address[1]),
    .I3(ff_vram_access_address[3]) 
);
defparam n1039_s3.INIT=16'h807F;
  LUT4 n1039_s5 (
    .F(n1039_8),
    .I0(ff_vram_access_address[3]),
    .I1(w_vram_access_address_tmp[3]),
    .I2(w_vram_addr_set_req),
    .I3(ff_vram_addr_set_ack) 
);
defparam n1039_s5.INIT=16'h5335;
  LUT3 n1040_s3 (
    .F(n1040_6),
    .I0(ff_vram_access_address[0]),
    .I1(ff_vram_access_address[1]),
    .I2(ff_vram_access_address[2]) 
);
defparam n1040_s3.INIT=8'h87;
  LUT4 n1040_s4 (
    .F(n1040_7),
    .I0(ff_vram_access_address[2]),
    .I1(w_vram_access_address_tmp[2]),
    .I2(w_vram_addr_set_req),
    .I3(ff_vram_addr_set_ack) 
);
defparam n1040_s4.INIT=16'h5335;
  LUT2 n1040_s5 (
    .F(n1040_8),
    .I0(n1042_6),
    .I1(n1040_9) 
);
defparam n1040_s5.INIT=4'h1;
  LUT2 n1041_s3 (
    .F(n1041_6),
    .I0(n1042_6),
    .I1(n1040_9) 
);
defparam n1041_s3.INIT=4'h9;
  LUT4 n1042_s3 (
    .F(n1042_6),
    .I0(ff_vram_access_address[0]),
    .I1(w_vram_access_address_tmp[0]),
    .I2(w_vram_addr_set_req),
    .I3(ff_vram_addr_set_ack) 
);
defparam n1042_s3.INIT=16'h5335;
  LUT3 n1057_s6 (
    .F(n1057_9),
    .I0(w_vram_address_text12[16]),
    .I1(n1057_13),
    .I2(n178_20) 
);
defparam n1057_s6.INIT=8'h53;
  LUT4 n1057_s7 (
    .F(n1057_10),
    .I0(n251_23),
    .I1(ff_preread_address[0]),
    .I2(n1057_16),
    .I3(n37_5) 
);
defparam n1057_s7.INIT=16'hBBF0;
  LUT4 n1057_s8 (
    .F(n1057_11),
    .I0(n2351_9),
    .I1(ff_vram_addr_set_ack_9),
    .I2(n2351_5),
    .I3(n548_8) 
);
defparam n1057_s8.INIT=16'h2C00;
  LUT4 n1057_s9 (
    .F(n1057_12),
    .I0(w_vram_access_address_tmp[16]),
    .I1(ff_vram_access_address[16]),
    .I2(ff_vram_access_address_16_7),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1057_s9.INIT=16'h3533;
  LUT3 n1058_s6 (
    .F(n1058_9),
    .I0(w_vram_address_text12[15]),
    .I1(n1058_12),
    .I2(n178_20) 
);
defparam n1058_s6.INIT=8'h53;
  LUT3 n1058_s8 (
    .F(n1058_11),
    .I0(n1059_21),
    .I1(ff_vram_access_address[15]),
    .I2(ff_vram_addr_set_ack_9) 
);
defparam n1058_s8.INIT=8'h5C;
  LUT4 n1059_s5 (
    .F(n1059_8),
    .I0(w_vram_address_text12[14]),
    .I1(n1059_14),
    .I2(n548_17),
    .I3(n178_20) 
);
defparam n1059_s5.INIT=16'h0A03;
  LUT3 n1059_s6 (
    .F(n1059_9),
    .I0(n1059_17),
    .I1(n2351_5),
    .I2(n548_8) 
);
defparam n1059_s6.INIT=8'h20;
  LUT3 n1059_s7 (
    .F(n1059_10),
    .I0(w_vdpcmd_vram_access_address[14]),
    .I1(w_vdpcmd_vram_access_address[15]),
    .I2(n37_9) 
);
defparam n1059_s7.INIT=8'hCA;
  LUT4 n1059_s10 (
    .F(n1059_13),
    .I0(ff_vram_access_address[14]),
    .I1(ff_vram_access_address[15]),
    .I2(ff_vram_addr_set_ack_9),
    .I3(n37_9) 
);
defparam n1059_s10.INIT=16'h0CFA;
  LUT4 n1060_s6 (
    .F(n1060_9),
    .I0(n1060_18),
    .I1(n1060_16),
    .I2(ff_vram_addr_set_ack_9),
    .I3(n37_5) 
);
defparam n1060_s6.INIT=16'h0305;
  LUT4 n1060_s7 (
    .F(n1060_10),
    .I0(w_vram_address_text12[13]),
    .I1(n1060_14),
    .I2(n548_17),
    .I3(n178_20) 
);
defparam n1060_s7.INIT=16'h0A03;
  LUT4 n1060_s8 (
    .F(n1060_11),
    .I0(n1029_23),
    .I1(ff_vram_access_address[13]),
    .I2(n37_9),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1060_s8.INIT=16'hF50C;
  LUT4 n1061_s6 (
    .F(n1061_9),
    .I0(n1061_16),
    .I1(n1060_18),
    .I2(ff_vram_addr_set_ack_9),
    .I3(n37_5) 
);
defparam n1061_s6.INIT=16'h0305;
  LUT4 n1061_s7 (
    .F(n1061_10),
    .I0(w_vram_address_text12[12]),
    .I1(n1061_14),
    .I2(n548_17),
    .I3(n178_20) 
);
defparam n1061_s7.INIT=16'h0A03;
  LUT3 n1061_s8 (
    .F(n1061_11),
    .I0(n1030_14),
    .I1(ff_vram_access_address[12]),
    .I2(ff_vram_addr_set_ack_9) 
);
defparam n1061_s8.INIT=8'hA3;
  LUT3 n1061_s9 (
    .F(n1061_12),
    .I0(n1029_23),
    .I1(ff_vram_access_address[13]),
    .I2(ff_vram_addr_set_ack_9) 
);
defparam n1061_s9.INIT=8'hA3;
  LUT3 n1062_s6 (
    .F(n1062_9),
    .I0(w_vram_address_text12[11]),
    .I1(n1062_12),
    .I2(n178_20) 
);
defparam n1062_s6.INIT=8'h5C;
  LUT3 n1062_s8 (
    .F(n1062_11),
    .I0(n1030_7),
    .I1(ff_vram_access_address[11]),
    .I2(ff_vram_addr_set_ack_9) 
);
defparam n1062_s8.INIT=8'hA3;
  LUT4 n1063_s5 (
    .F(n1063_8),
    .I0(w_vram_address_text12[10]),
    .I1(n1063_12),
    .I2(n548_17),
    .I3(n178_20) 
);
defparam n1063_s5.INIT=16'h0A03;
  LUT3 n1063_s6 (
    .F(n1063_9),
    .I0(n1063_15),
    .I1(n2351_5),
    .I2(n548_8) 
);
defparam n1063_s6.INIT=8'h20;
  LUT3 n1063_s7 (
    .F(n1063_10),
    .I0(w_vdpcmd_vram_access_address[10]),
    .I1(w_vdpcmd_vram_access_address[11]),
    .I2(n37_9) 
);
defparam n1063_s7.INIT=8'h35;
  LUT3 n1063_s8 (
    .F(n1063_11),
    .I0(n1032_10),
    .I1(ff_vram_access_address[10]),
    .I2(ff_vram_addr_set_ack_9) 
);
defparam n1063_s8.INIT=8'hA3;
  LUT3 n1064_s6 (
    .F(n1064_9),
    .I0(w_vram_address_text12[9]),
    .I1(n1064_12),
    .I2(n178_20) 
);
defparam n1064_s6.INIT=8'h5C;
  LUT3 n1064_s8 (
    .F(n1064_11),
    .I0(n1033_13),
    .I1(ff_vram_access_address[9]),
    .I2(ff_vram_addr_set_ack_9) 
);
defparam n1064_s8.INIT=8'hA3;
  LUT3 n1065_s6 (
    .F(n1065_9),
    .I0(w_vram_address_text12[8]),
    .I1(n1065_12),
    .I2(n178_20) 
);
defparam n1065_s6.INIT=8'h53;
  LUT3 n1065_s8 (
    .F(n1065_11),
    .I0(n1033_15),
    .I1(ff_vram_access_address[8]),
    .I2(ff_vram_addr_set_ack_9) 
);
defparam n1065_s8.INIT=8'hA3;
  LUT3 n1066_s6 (
    .F(n1066_9),
    .I0(w_vram_address_text12[7]),
    .I1(n1066_12),
    .I2(n178_20) 
);
defparam n1066_s6.INIT=8'h53;
  LUT3 n1066_s8 (
    .F(n1066_11),
    .I0(n1035_12),
    .I1(ff_vram_access_address[7]),
    .I2(ff_vram_addr_set_ack_9) 
);
defparam n1066_s8.INIT=8'hA3;
  LUT3 n1067_s6 (
    .F(n1067_9),
    .I0(w_vram_address_text12[6]),
    .I1(n1067_12),
    .I2(n178_20) 
);
defparam n1067_s6.INIT=8'h53;
  LUT4 n1067_s8 (
    .F(n1067_11),
    .I0(w_vram_access_address_tmp[6]),
    .I1(ff_vram_access_address[6]),
    .I2(ff_vram_access_address_16_7),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1067_s8.INIT=16'h3533;
  LUT3 n1068_s6 (
    .F(n1068_9),
    .I0(w_vram_address_text12[5]),
    .I1(n1068_12),
    .I2(n178_20) 
);
defparam n1068_s6.INIT=8'h53;
  LUT3 n1068_s8 (
    .F(n1068_11),
    .I0(n1036_14),
    .I1(ff_vram_access_address[5]),
    .I2(ff_vram_addr_set_ack_9) 
);
defparam n1068_s8.INIT=8'hA3;
  LUT3 n1069_s6 (
    .F(n1069_9),
    .I0(w_vram_address_text12[4]),
    .I1(n1069_12),
    .I2(n178_20) 
);
defparam n1069_s6.INIT=8'h53;
  LUT4 n1069_s8 (
    .F(n1069_11),
    .I0(w_vram_access_address_tmp[4]),
    .I1(ff_vram_access_address[4]),
    .I2(ff_vram_access_address_16_7),
    .I3(ff_vram_addr_set_ack_9) 
);
defparam n1069_s8.INIT=16'h3533;
  LUT3 n1070_s6 (
    .F(n1070_9),
    .I0(w_vram_address_text12[3]),
    .I1(n1070_12),
    .I2(n178_20) 
);
defparam n1070_s6.INIT=8'h53;
  LUT3 n1070_s8 (
    .F(n1070_11),
    .I0(n1039_8),
    .I1(ff_vram_access_address[3]),
    .I2(ff_vram_addr_set_ack_9) 
);
defparam n1070_s8.INIT=8'hA3;
  LUT3 n1071_s6 (
    .F(n1071_9),
    .I0(w_vram_address_text12[2]),
    .I1(n1071_12),
    .I2(n178_20) 
);
defparam n1071_s6.INIT=8'h53;
  LUT3 n1071_s8 (
    .F(n1071_11),
    .I0(n1040_7),
    .I1(ff_vram_access_address[2]),
    .I2(ff_vram_addr_set_ack_9) 
);
defparam n1071_s8.INIT=8'hA3;
  LUT3 n1072_s6 (
    .F(n1072_9),
    .I0(w_vram_address_text12[1]),
    .I1(n1072_12),
    .I2(n178_20) 
);
defparam n1072_s6.INIT=8'h53;
  LUT4 n1072_s7 (
    .F(n1072_10),
    .I0(n251_23),
    .I1(ff_preread_address[1]),
    .I2(n1071_17),
    .I3(n37_5) 
);
defparam n1072_s7.INIT=16'hF0BB;
  LUT3 n1072_s8 (
    .F(n1072_11),
    .I0(n1040_9),
    .I1(ff_vram_access_address[1]),
    .I2(ff_vram_addr_set_ack_9) 
);
defparam n1072_s8.INIT=8'hA3;
  LUT3 n1073_s6 (
    .F(n1073_9),
    .I0(w_vram_address_text12[0]),
    .I1(n1073_11),
    .I2(n178_20) 
);
defparam n1073_s6.INIT=8'h53;
  LUT4 n1073_s7 (
    .F(n1073_10),
    .I0(ff_preread_address[1]),
    .I1(ff_preread_address[0]),
    .I2(n251_23),
    .I3(n37_5) 
);
defparam n1073_s7.INIT=16'h0A0C;
  LUT4 n1074_s3 (
    .F(n1074_6),
    .I0(n1029_17),
    .I1(n1029_15),
    .I2(n1029_16),
    .I3(n1074_8) 
);
defparam n1074_s3.INIT=16'h8000;
  LUT4 n1074_s4 (
    .F(n1074_7),
    .I0(ff_vram_access_address[15]),
    .I1(ff_vram_access_address[14]),
    .I2(ff_vram_access_address[13]),
    .I3(n1029_10) 
);
defparam n1074_s4.INIT=16'h8000;
  LUT4 n1075_s2 (
    .F(n1075_5),
    .I0(ff_vram_access_address[14]),
    .I1(ff_vram_access_address[13]),
    .I2(n1029_10),
    .I3(ff_vram_access_address[15]) 
);
defparam n1075_s2.INIT=16'h7F80;
  LUT2 n1076_s3 (
    .F(n1076_6),
    .I0(n1029_12),
    .I1(n1029_23) 
);
defparam n1076_s3.INIT=4'h2;
  LUT3 n1300_s2 (
    .F(n1300_5),
    .I0(ff_wait_cnt[15]),
    .I1(n2351_9),
    .I2(n2351_7) 
);
defparam n1300_s2.INIT=8'h80;
  LUT4 n2351_s4 (
    .F(n2351_7),
    .I0(n313_6),
    .I1(reg_r25_cmd_Z),
    .I2(ff_dx_tmp_9_12),
    .I3(n1786_6) 
);
defparam n2351_s4.INIT=16'h0C0E;
  LUT3 ff_bwindow_x_s5 (
    .F(ff_bwindow_x_9),
    .I0(w_h_count[9]),
    .I1(w_h_count[8]),
    .I2(w_h_count[10]) 
);
defparam ff_bwindow_x_s5.INIT=8'h40;
  LUT4 ff_bwindow_x_s6 (
    .F(ff_bwindow_x_10),
    .I0(w_h_count[5]),
    .I1(w_h_count[7]),
    .I2(w_h_count[6]),
    .I3(w_h_count[4]) 
);
defparam ff_bwindow_x_s6.INIT=16'h1000;
  LUT4 ff_vram_address_16_s6 (
    .F(ff_vram_address_16_9),
    .I0(reg_r0_disp_mode[2]),
    .I1(reg_r1_disp_mode[0]),
    .I2(reg_r1_disp_mode[1]),
    .I3(n135_4) 
);
defparam ff_vram_address_16_s6.INIT=16'h0700;
  LUT3 n548_s6 (
    .F(n548_9),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[0]),
    .I2(ff_prewindow_x) 
);
defparam n548_s6.INIT=8'h70;
  LUT4 n548_s7 (
    .F(n548_10),
    .I0(w_eight_dot_state[2]),
    .I1(w_eight_dot_state[1]),
    .I2(w_prewindow_y_sp),
    .I3(w_sp_vram_accessing) 
);
defparam n548_s7.INIT=16'h7000;
  LUT4 n548_s8 (
    .F(n548_11),
    .I0(ff_tx_vram_read_en),
    .I1(n548_13),
    .I2(n135_4),
    .I3(w_logical_vram_addr_nam_11_6) 
);
defparam n548_s8.INIT=16'hE000;
  LUT3 n548_s9 (
    .F(n548_12),
    .I0(w_prewindow_y),
    .I1(ff_prewindow_x),
    .I2(reg_r1_disp_on_Z) 
);
defparam n548_s9.INIT=8'h80;
  LUT4 n1029_s12 (
    .F(n1029_15),
    .I0(n1039_8),
    .I1(n1042_6),
    .I2(n1040_9),
    .I3(n1040_7) 
);
defparam n1029_s12.INIT=16'h0001;
  LUT2 n1029_s13 (
    .F(n1029_16),
    .I0(n1035_9),
    .I1(n1035_12) 
);
defparam n1029_s13.INIT=4'h1;
  LUT4 n1029_s14 (
    .F(n1029_17),
    .I0(n1033_13),
    .I1(n1032_10),
    .I2(n1036_14),
    .I3(n1033_15) 
);
defparam n1029_s14.INIT=16'h0001;
  LUT4 n1035_s6 (
    .F(n1035_9),
    .I0(w_vram_access_address_tmp[6]),
    .I1(w_vram_access_address_tmp[4]),
    .I2(n1035_10),
    .I3(ff_vram_access_address_16_7) 
);
defparam n1035_s6.INIT=16'h0F77;
  LUT4 n1040_s6 (
    .F(n1040_9),
    .I0(ff_vram_access_address[1]),
    .I1(w_vram_access_address_tmp[1]),
    .I2(w_vram_addr_set_req),
    .I3(ff_vram_addr_set_ack) 
);
defparam n1040_s6.INIT=16'h5335;
  LUT3 n1057_s10 (
    .F(n1057_13),
    .I0(w_vram_address_graphic123m[16]),
    .I1(w_vram_address_graphic4567[16]),
    .I2(ff_vram_address_16_9) 
);
defparam n1057_s10.INIT=8'hAC;
  LUT3 n1058_s9 (
    .F(n1058_12),
    .I0(w_vram_address_graphic123m[15]),
    .I1(w_vram_address_graphic4567[15]),
    .I2(ff_vram_address_16_9) 
);
defparam n1058_s9.INIT=8'hAC;
  LUT3 n1059_s11 (
    .F(n1059_14),
    .I0(w_vram_address_graphic123m[14]),
    .I1(w_vram_address_graphic4567[14]),
    .I2(ff_vram_address_16_9) 
);
defparam n1059_s11.INIT=8'h53;
  LUT3 n1060_s11 (
    .F(n1060_14),
    .I0(w_vram_address_graphic123m[13]),
    .I1(w_vram_address_graphic4567[13]),
    .I2(ff_vram_address_16_9) 
);
defparam n1060_s11.INIT=8'h53;
  LUT3 n1061_s11 (
    .F(n1061_14),
    .I0(w_vram_address_graphic123m[12]),
    .I1(w_vram_address_graphic4567[12]),
    .I2(ff_vram_address_16_9) 
);
defparam n1061_s11.INIT=8'h53;
  LUT3 n1062_s9 (
    .F(n1062_12),
    .I0(w_vram_address_graphic123m[11]),
    .I1(w_vram_address_graphic4567[11]),
    .I2(ff_vram_address_16_9) 
);
defparam n1062_s9.INIT=8'h53;
  LUT3 n1063_s9 (
    .F(n1063_12),
    .I0(w_vram_address_graphic123m[10]),
    .I1(w_vram_address_graphic4567[10]),
    .I2(ff_vram_address_16_9) 
);
defparam n1063_s9.INIT=8'h53;
  LUT3 n1064_s9 (
    .F(n1064_12),
    .I0(w_vram_address_graphic123m[9]),
    .I1(w_vram_address_graphic4567[9]),
    .I2(ff_vram_address_16_9) 
);
defparam n1064_s9.INIT=8'h53;
  LUT3 n1065_s9 (
    .F(n1065_12),
    .I0(w_vram_address_graphic123m[8]),
    .I1(w_vram_address_graphic4567[8]),
    .I2(ff_vram_address_16_9) 
);
defparam n1065_s9.INIT=8'hAC;
  LUT3 n1066_s9 (
    .F(n1066_12),
    .I0(w_vram_address_graphic123m[7]),
    .I1(w_vram_address_graphic4567[7]),
    .I2(ff_vram_address_16_9) 
);
defparam n1066_s9.INIT=8'hAC;
  LUT3 n1067_s9 (
    .F(n1067_12),
    .I0(w_vram_address_graphic123m[6]),
    .I1(w_vram_address_graphic4567[6]),
    .I2(ff_vram_address_16_9) 
);
defparam n1067_s9.INIT=8'hAC;
  LUT3 n1068_s9 (
    .F(n1068_12),
    .I0(w_vram_address_graphic123m[5]),
    .I1(w_vram_address_graphic4567[5]),
    .I2(ff_vram_address_16_9) 
);
defparam n1068_s9.INIT=8'hAC;
  LUT3 n1069_s9 (
    .F(n1069_12),
    .I0(w_vram_address_graphic123m[4]),
    .I1(w_vram_address_graphic4567[4]),
    .I2(ff_vram_address_16_9) 
);
defparam n1069_s9.INIT=8'hAC;
  LUT3 n1070_s9 (
    .F(n1070_12),
    .I0(w_vram_address_graphic123m[3]),
    .I1(w_vram_address_graphic4567[3]),
    .I2(ff_vram_address_16_9) 
);
defparam n1070_s9.INIT=8'hAC;
  LUT3 n1071_s9 (
    .F(n1071_12),
    .I0(w_vram_address_graphic123m[2]),
    .I1(w_vram_address_graphic4567[2]),
    .I2(ff_vram_address_16_9) 
);
defparam n1071_s9.INIT=8'hAC;
  LUT3 n1072_s9 (
    .F(n1072_12),
    .I0(w_vram_address_graphic123m[1]),
    .I1(w_vram_address_graphic4567[1]),
    .I2(ff_vram_address_16_9) 
);
defparam n1072_s9.INIT=8'hAC;
  LUT3 n1073_s8 (
    .F(n1073_11),
    .I0(w_vram_address_graphic123m[0]),
    .I1(w_vram_address_graphic4567[0]),
    .I2(ff_vram_address_16_9) 
);
defparam n1073_s8.INIT=8'hAC;
  LUT3 n1074_s5 (
    .F(n1074_8),
    .I0(n1029_12),
    .I1(n1029_23),
    .I2(n1059_19) 
);
defparam n1074_s5.INIT=8'h02;
  LUT2 n548_s10 (
    .F(n548_13),
    .I0(ff_tx_vram_read_en2),
    .I1(reg_r0_disp_mode[2]) 
);
defparam n548_s10.INIT=4'h8;
  LUT2 n1035_s7 (
    .F(n1035_10),
    .I0(ff_vram_access_address[6]),
    .I1(ff_vram_access_address[4]) 
);
defparam n1035_s7.INIT=4'h8;
  LUT3 n1039_s6 (
    .F(n1039_10),
    .I0(n1040_7),
    .I1(n1042_6),
    .I2(n1040_9) 
);
defparam n1039_s6.INIT=8'h01;
  LUT4 n1030_s8 (
    .F(n1030_12),
    .I0(ff_vram_access_address[9]),
    .I1(ff_vram_access_address[8]),
    .I2(ff_vram_access_address[7]),
    .I3(n1033_11) 
);
defparam n1030_s8.INIT=16'h8000;
  LUT4 n1029_s15 (
    .F(n1029_19),
    .I0(ff_vram_access_address[10]),
    .I1(ff_vram_access_address[9]),
    .I2(ff_vram_access_address[8]),
    .I3(ff_vram_access_address[7]) 
);
defparam n1029_s15.INIT=16'h8000;
  LUT4 n1100_s3 (
    .F(n1100_8),
    .I0(n1297_6),
    .I1(n548_8),
    .I2(ff_vram_addr_set_ack_9),
    .I3(n1300_5) 
);
defparam n1100_s3.INIT=16'h1555;
  LUT4 n2349_s1 (
    .F(n2349_5),
    .I0(ff_enable),
    .I1(n548_8),
    .I2(ff_vram_addr_set_ack_9),
    .I3(n1300_5) 
);
defparam n2349_s1.INIT=16'h8000;
  LUT4 n2351_s5 (
    .F(n2351_9),
    .I0(w_vram_write_req),
    .I1(ff_vram_write_ack),
    .I2(ff_vram_rd_ack),
    .I3(w_vram_rd_req) 
);
defparam n2351_s5.INIT=16'h9009;
  LUT3 n1029_s16 (
    .F(n1029_21),
    .I0(n548_6),
    .I1(n2351_9),
    .I2(n548_8) 
);
defparam n1029_s16.INIT=8'h10;
  LUT3 n548_s11 (
    .F(n548_15),
    .I0(n548_6),
    .I1(n2351_9),
    .I2(n548_8) 
);
defparam n548_s11.INIT=8'hE0;
  LUT3 n548_s12 (
    .F(n548_17),
    .I0(w_dot_state[0]),
    .I1(w_dot_state[1]),
    .I2(n548_6) 
);
defparam n548_s12.INIT=8'h40;
  LUT4 n1063_s11 (
    .F(n1063_15),
    .I0(n1064_18),
    .I1(n1062_17),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n1063_s11.INIT=16'h3555;
  LUT4 n1059_s13 (
    .F(n1059_17),
    .I0(n1060_16),
    .I1(n1058_17),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n1059_s13.INIT=16'h3555;
  LUT4 n1071_s11 (
    .F(n1071_15),
    .I0(n1071_17),
    .I1(n1070_17),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n1071_s11.INIT=16'hCAAA;
  LUT4 n1070_s11 (
    .F(n1070_15),
    .I0(n1070_17),
    .I1(n1069_17),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n1070_s11.INIT=16'hCAAA;
  LUT4 n1069_s11 (
    .F(n1069_15),
    .I0(n1069_17),
    .I1(n1068_17),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n1069_s11.INIT=16'hCAAA;
  LUT4 n1068_s11 (
    .F(n1068_15),
    .I0(n1068_17),
    .I1(n1067_17),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n1068_s11.INIT=16'hCAAA;
  LUT4 n1067_s11 (
    .F(n1067_15),
    .I0(n1067_17),
    .I1(n1066_17),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n1067_s11.INIT=16'hCAAA;
  LUT4 n1066_s11 (
    .F(n1066_15),
    .I0(n1066_17),
    .I1(n1065_17),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n1066_s11.INIT=16'hCAAA;
  LUT4 n1065_s11 (
    .F(n1065_15),
    .I0(n1065_17),
    .I1(n1064_20),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n1065_s11.INIT=16'hCAAA;
  LUT4 n1064_s12 (
    .F(n1064_16),
    .I0(n1064_20),
    .I1(n1064_18),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n1064_s12.INIT=16'h3555;
  LUT4 n1062_s11 (
    .F(n1062_15),
    .I0(n1062_17),
    .I1(n1061_16),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n1062_s11.INIT=16'h3555;
  LUT4 n1058_s11 (
    .F(n1058_15),
    .I0(n1058_17),
    .I1(n1057_16),
    .I2(reg_r0_disp_mode[1]),
    .I3(reg_r0_disp_mode[3]) 
);
defparam n1058_s11.INIT=16'hCAAA;
  LUT4 n1059_s14 (
    .F(n1059_19),
    .I0(w_vram_access_address_tmp[14]),
    .I1(ff_vram_access_address[14]),
    .I2(w_vram_addr_set_req),
    .I3(ff_vram_addr_set_ack) 
);
defparam n1059_s14.INIT=16'h3553;
  LUT4 n1059_s15 (
    .F(n1059_21),
    .I0(w_vram_access_address_tmp[15]),
    .I1(ff_vram_access_address[15]),
    .I2(w_vram_addr_set_req),
    .I3(ff_vram_addr_set_ack) 
);
defparam n1059_s15.INIT=16'h3553;
  LUT4 n1036_s8 (
    .F(n1036_12),
    .I0(w_vram_access_address_tmp[6]),
    .I1(ff_vram_access_address[6]),
    .I2(w_vram_addr_set_req),
    .I3(ff_vram_addr_set_ack) 
);
defparam n1036_s8.INIT=16'h3553;
  LUT4 n1036_s9 (
    .F(n1036_14),
    .I0(w_vram_access_address_tmp[5]),
    .I1(ff_vram_access_address[5]),
    .I2(w_vram_addr_set_req),
    .I3(ff_vram_addr_set_ack) 
);
defparam n1036_s9.INIT=16'h3553;
  LUT4 n1035_s8 (
    .F(n1035_12),
    .I0(w_vram_access_address_tmp[7]),
    .I1(ff_vram_access_address[7]),
    .I2(w_vram_addr_set_req),
    .I3(ff_vram_addr_set_ack) 
);
defparam n1035_s8.INIT=16'h3553;
  LUT4 n1033_s9 (
    .F(n1033_13),
    .I0(w_vram_access_address_tmp[9]),
    .I1(ff_vram_access_address[9]),
    .I2(w_vram_addr_set_req),
    .I3(ff_vram_addr_set_ack) 
);
defparam n1033_s9.INIT=16'h3553;
  LUT4 n1033_s10 (
    .F(n1033_15),
    .I0(w_vram_access_address_tmp[8]),
    .I1(ff_vram_access_address[8]),
    .I2(w_vram_addr_set_req),
    .I3(ff_vram_addr_set_ack) 
);
defparam n1033_s10.INIT=16'h3553;
  LUT4 n1032_s6 (
    .F(n1032_10),
    .I0(w_vram_access_address_tmp[10]),
    .I1(ff_vram_access_address[10]),
    .I2(w_vram_addr_set_req),
    .I3(ff_vram_addr_set_ack) 
);
defparam n1032_s6.INIT=16'h3553;
  LUT4 n1030_s9 (
    .F(n1030_14),
    .I0(w_vram_access_address_tmp[12]),
    .I1(ff_vram_access_address[12]),
    .I2(w_vram_addr_set_req),
    .I3(ff_vram_addr_set_ack) 
);
defparam n1030_s9.INIT=16'h3553;
  LUT4 n1029_s17 (
    .F(n1029_23),
    .I0(w_vram_access_address_tmp[13]),
    .I1(ff_vram_access_address[13]),
    .I2(w_vram_addr_set_req),
    .I3(ff_vram_addr_set_ack) 
);
defparam n1029_s17.INIT=16'h3553;
  LUT4 ff_vram_access_address_13_s3 (
    .F(ff_vram_access_address_13_8),
    .I0(w_vram_addr_set_req),
    .I1(ff_vram_addr_set_ack),
    .I2(pramadr_16_3),
    .I3(n2310_11) 
);
defparam ff_vram_access_address_13_s3.INIT=16'hFF60;
  LUT4 n1071_s12 (
    .F(n1071_17),
    .I0(ff_preread_address[2]),
    .I1(ff_y_test_address[2]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n1071_s12.INIT=16'h5355;
  LUT4 n1070_s12 (
    .F(n1070_17),
    .I0(ff_preread_address[3]),
    .I1(ff_y_test_address[3]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n1070_s12.INIT=16'h5355;
  LUT4 n1069_s12 (
    .F(n1069_17),
    .I0(ff_preread_address[4]),
    .I1(ff_y_test_address[4]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n1069_s12.INIT=16'h5355;
  LUT4 n1068_s12 (
    .F(n1068_17),
    .I0(ff_preread_address[5]),
    .I1(ff_y_test_address[5]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n1068_s12.INIT=16'h5355;
  LUT4 n1067_s12 (
    .F(n1067_17),
    .I0(ff_preread_address[6]),
    .I1(ff_y_test_address[6]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n1067_s12.INIT=16'h5355;
  LUT4 n1066_s12 (
    .F(n1066_17),
    .I0(ff_preread_address[7]),
    .I1(ff_y_test_address[7]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n1066_s12.INIT=16'h5355;
  LUT4 n1065_s12 (
    .F(n1065_17),
    .I0(ff_preread_address[8]),
    .I1(ff_y_test_address[8]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n1065_s12.INIT=16'h5355;
  LUT4 n1064_s13 (
    .F(n1064_18),
    .I0(ff_preread_address[10]),
    .I1(ff_y_test_address[10]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n1064_s13.INIT=16'h5355;
  LUT4 n1064_s14 (
    .F(n1064_20),
    .I0(ff_preread_address[9]),
    .I1(ff_y_test_address[9]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n1064_s14.INIT=16'h5355;
  LUT4 n1062_s12 (
    .F(n1062_17),
    .I0(ff_preread_address[11]),
    .I1(ff_y_test_address[11]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n1062_s12.INIT=16'h5355;
  LUT4 n1061_s12 (
    .F(n1061_16),
    .I0(ff_preread_address[12]),
    .I1(ff_y_test_address[12]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n1061_s12.INIT=16'h5355;
  LUT4 n1060_s12 (
    .F(n1060_16),
    .I0(ff_preread_address[14]),
    .I1(ff_y_test_address[14]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n1060_s12.INIT=16'h5355;
  LUT4 n1060_s13 (
    .F(n1060_18),
    .I0(ff_preread_address[13]),
    .I1(ff_y_test_address[13]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n1060_s13.INIT=16'h5355;
  LUT4 n1058_s12 (
    .F(n1058_17),
    .I0(ff_preread_address[15]),
    .I1(ff_y_test_address[15]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n1058_s12.INIT=16'h5355;
  LUT4 n1057_s12 (
    .F(n1057_16),
    .I0(ff_preread_address[16]),
    .I1(ff_y_test_address[16]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[0]) 
);
defparam n1057_s12.INIT=16'h5355;
  LUT3 n1194_s3 (
    .F(n1194_7),
    .I0(n1017_7),
    .I1(ff_vdpcmd_vram_read_ack),
    .I2(ff_vdpcmd_vram_reading_req) 
);
defparam n1194_s3.INIT=8'hE4;
  LUT3 n2123_s1 (
    .F(n2123_5),
    .I0(n1017_7),
    .I1(ff_vdpcmd_vram_read_ack),
    .I2(ff_vdpcmd_vram_reading_req) 
);
defparam n2123_s1.INIT=8'h28;
  LUT4 n1191_s3 (
    .F(n1191_7),
    .I0(ff_vram_rd_ack),
    .I1(w_vram_write_req),
    .I2(ff_vram_write_ack),
    .I3(n2310_11) 
);
defparam n1191_s3.INIT=16'h69AA;
  LUT4 n548_s13 (
    .F(n548_19),
    .I0(n548_17),
    .I1(n548_6),
    .I2(n2351_9),
    .I3(n548_8) 
);
defparam n548_s13.INIT=16'h5400;
  LUT4 n1033_s11 (
    .F(n1033_17),
    .I0(n1029_15),
    .I1(n1036_14),
    .I2(n1035_9),
    .I3(n1035_12) 
);
defparam n1033_s11.INIT=16'h0002;
  LUT4 n1029_s18 (
    .F(n1029_25),
    .I0(n1029_15),
    .I1(n1035_9),
    .I2(n1035_12),
    .I3(n1029_17) 
);
defparam n1029_s18.INIT=16'h0200;
  LUT4 n1297_s2 (
    .F(n1297_6),
    .I0(ff_vram_addr_set_ack_9),
    .I1(n548_6),
    .I2(n2351_9),
    .I3(n548_8) 
);
defparam n1297_s2.INIT=16'h0100;
  LUT4 n2310_s5 (
    .F(n2310_11),
    .I0(ff_enable),
    .I1(n548_6),
    .I2(n2351_9),
    .I3(n548_8) 
);
defparam n2310_s5.INIT=16'h0200;
  DFFRE ff_req_s0 (
    .Q(ff_req),
    .D(n379_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_wrt_s0 (
    .Q(ff_wrt),
    .D(w_wr),
    .CLK(O_sdram_clk_d),
    .CE(ff_wrt_6),
    .RESET(n207_5) 
);
  DFFR ff_enable_cnt_1_s0 (
    .Q(w_vdp_enable_state[1]),
    .D(n60_9),
    .CLK(O_sdram_clk_d),
    .RESET(n58_4) 
);
  DFFR ff_enable_cnt_0_s0 (
    .Q(w_vdp_enable_state[0]),
    .D(n61_6),
    .CLK(O_sdram_clk_d),
    .RESET(n58_4) 
);
  DFFR ff_enable_s0 (
    .Q(ff_enable),
    .D(n72_4),
    .CLK(O_sdram_clk_d),
    .RESET(n58_4) 
);
  DFFRE ff_bwindow_x_s0 (
    .Q(ff_bwindow_x),
    .D(n141_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_bwindow_x_6),
    .RESET(n207_5) 
);
  DFFRE ff_bwindow_y_s0 (
    .Q(ff_bwindow_y),
    .D(n232_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_bwindow_y_7),
    .RESET(n207_5) 
);
  DFFRE ff_bwindow_s0 (
    .Q(ff_bwindow),
    .D(n239_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFRE ff_prewindow_x_s0 (
    .Q(ff_prewindow_x),
    .D(n325_12),
    .CLK(O_sdram_clk_d),
    .CE(ff_prewindow_x_6),
    .RESET(n207_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_7_s0 (
    .Q(ff_vdpcmd_vram_rdata[7]),
    .D(w_vram_data[7]),
    .CLK(O_sdram_clk_d),
    .CE(n2123_5),
    .RESET(n207_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_6_s0 (
    .Q(ff_vdpcmd_vram_rdata[6]),
    .D(w_vram_data[6]),
    .CLK(O_sdram_clk_d),
    .CE(n2123_5),
    .RESET(n207_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_5_s0 (
    .Q(ff_vdpcmd_vram_rdata[5]),
    .D(w_vram_data[5]),
    .CLK(O_sdram_clk_d),
    .CE(n2123_5),
    .RESET(n207_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_4_s0 (
    .Q(ff_vdpcmd_vram_rdata[4]),
    .D(w_vram_data[4]),
    .CLK(O_sdram_clk_d),
    .CE(n2123_5),
    .RESET(n207_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_3_s0 (
    .Q(ff_vdpcmd_vram_rdata[3]),
    .D(w_vram_data[3]),
    .CLK(O_sdram_clk_d),
    .CE(n2123_5),
    .RESET(n207_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_2_s0 (
    .Q(ff_vdpcmd_vram_rdata[2]),
    .D(w_vram_data[2]),
    .CLK(O_sdram_clk_d),
    .CE(n2123_5),
    .RESET(n207_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_1_s0 (
    .Q(ff_vdpcmd_vram_rdata[1]),
    .D(w_vram_data[1]),
    .CLK(O_sdram_clk_d),
    .CE(n2123_5),
    .RESET(n207_5) 
);
  DFFRE ff_vdpcmd_vram_rdata_0_s0 (
    .Q(ff_vdpcmd_vram_rdata[0]),
    .D(w_vram_data[0]),
    .CLK(O_sdram_clk_d),
    .CE(n2123_5),
    .RESET(n207_5) 
);
  DFFSE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(n1057_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_6),
    .SET(n207_5) 
);
  DFFSE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(n1058_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_6),
    .SET(n207_5) 
);
  DFFSE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(n1059_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_6),
    .SET(n207_5) 
);
  DFFSE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(n1060_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_6),
    .SET(n207_5) 
);
  DFFSE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(n1061_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_6),
    .SET(n207_5) 
);
  DFFSE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(n1062_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_6),
    .SET(n207_5) 
);
  DFFSE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(n1063_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_6),
    .SET(n207_5) 
);
  DFFSE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(n1064_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_6),
    .SET(n207_5) 
);
  DFFSE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(n1065_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_6),
    .SET(n207_5) 
);
  DFFSE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(n1066_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_6),
    .SET(n207_5) 
);
  DFFSE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(n1067_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_6),
    .SET(n207_5) 
);
  DFFSE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(n1068_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_6),
    .SET(n207_5) 
);
  DFFSE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(n1069_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_6),
    .SET(n207_5) 
);
  DFFSE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(n1070_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_6),
    .SET(n207_5) 
);
  DFFSE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(n1071_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_6),
    .SET(n207_5) 
);
  DFFSE ff_vram_address_1_s0 (
    .Q(w_sdram_address[1]),
    .D(n1072_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_6),
    .SET(n207_5) 
);
  DFFSE ff_vram_address_0_s0 (
    .Q(w_sdram_address[0]),
    .D(n1073_5),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_address_16_6),
    .SET(n207_5) 
);
  DFFE n1283_s0 (
    .Q(n1283_3),
    .D(n1297_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_y_cnt_8_16) 
);
  DFFE n1284_s0 (
    .Q(n1284_3),
    .D(n1311_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_y_cnt_8_16) 
);
  DFFE n1285_s0 (
    .Q(n1285_3),
    .D(n1325_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_y_cnt_8_16) 
);
  DFFE n1286_s0 (
    .Q(n1286_3),
    .D(n1339_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_y_cnt_8_16) 
);
  DFFE n1287_s0 (
    .Q(n1287_3),
    .D(n1353_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_y_cnt_8_16) 
);
  DFFE n1288_s0 (
    .Q(n1288_3),
    .D(n1367_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_y_cnt_8_16) 
);
  DFFE n1289_s0 (
    .Q(n1289_3),
    .D(n1381_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_y_cnt_8_16) 
);
  DFFE n1290_s0 (
    .Q(n1290_3),
    .D(n1395_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_y_cnt_8_16) 
);
  DFFE n1301_s0 (
    .Q(n1301_3),
    .D(n1300_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_pre_y_cnt_8_16) 
);
  DFFSE ff_pramwe_n_s0 (
    .Q(w_sdram_write_n),
    .D(n1100_8),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .SET(n207_5) 
);
  DFFRE ff_vram_addr_set_ack_s0 (
    .Q(ff_vram_addr_set_ack),
    .D(n900_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_addr_set_ack_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_access_address_16_s0 (
    .Q(ff_vram_access_address[16]),
    .D(n1074_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_vram_access_address_15_s0 (
    .Q(ff_vram_access_address[15]),
    .D(n1075_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_vram_access_address_14_s0 (
    .Q(ff_vram_access_address[14]),
    .D(n1076_3),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_16_6),
    .RESET(n207_5) 
);
  DFFRE ff_vram_access_address_13_s0 (
    .Q(ff_vram_access_address[13]),
    .D(n1029_6),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_access_address_12_s0 (
    .Q(ff_vram_access_address[12]),
    .D(n1030_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_access_address_11_s0 (
    .Q(ff_vram_access_address[11]),
    .D(n1031_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_access_address_10_s0 (
    .Q(ff_vram_access_address[10]),
    .D(n1032_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_access_address_9_s0 (
    .Q(ff_vram_access_address[9]),
    .D(n1033_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_access_address_8_s0 (
    .Q(ff_vram_access_address[8]),
    .D(n1034_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_access_address_7_s0 (
    .Q(ff_vram_access_address[7]),
    .D(n1035_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_access_address_6_s0 (
    .Q(ff_vram_access_address[6]),
    .D(n1036_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_access_address_5_s0 (
    .Q(ff_vram_access_address[5]),
    .D(n1037_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_access_address_4_s0 (
    .Q(ff_vram_access_address[4]),
    .D(n1038_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_access_address_3_s0 (
    .Q(ff_vram_access_address[3]),
    .D(n1039_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_access_address_2_s0 (
    .Q(ff_vram_access_address[2]),
    .D(n1040_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_access_address_1_s0 (
    .Q(ff_vram_access_address[1]),
    .D(n1041_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_8),
    .RESET(n207_5) 
);
  DFFRE ff_vram_access_address_0_s0 (
    .Q(ff_vram_access_address[0]),
    .D(n1042_4),
    .CLK(O_sdram_clk_d),
    .CE(ff_vram_access_address_13_8),
    .RESET(n207_5) 
);
  DFFRE ff_vdpcmd_vram_reading_req_s0 (
    .Q(ff_vdpcmd_vram_reading_req),
    .D(n1194_10),
    .CLK(O_sdram_clk_d),
    .CE(n2351_3),
    .RESET(n207_5) 
);
  DFFRE ff_vdp_command_drive_s0 (
    .Q(ff_vdp_command_drive),
    .D(n548_19),
    .CLK(O_sdram_clk_d),
    .CE(ff_enable),
    .RESET(n207_5) 
);
  DFFSE ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(GND),
    .CLK(O_sdram_clk_d),
    .CE(ff_sdr_ready),
    .SET(n207_5) 
);
  DFFRE ff_vdpcmd_vram_write_ack_s1 (
    .Q(ff_vdpcmd_vram_write_ack),
    .D(n2386_6),
    .CLK(O_sdram_clk_d),
    .CE(n2349_5),
    .RESET(n207_5) 
);
defparam ff_vdpcmd_vram_write_ack_s1.INIT=1'b0;
  DFFR ff_vdpcmd_vram_read_ack_s2 (
    .Q(ff_vdpcmd_vram_read_ack),
    .D(n1194_7),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_vdpcmd_vram_read_ack_s2.INIT=1'b0;
  DFFR ff_vram_rd_ack_s2 (
    .Q(ff_vram_rd_ack),
    .D(n1191_7),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_vram_rd_ack_s2.INIT=1'b0;
  DFFR ff_vram_write_ack_s2 (
    .Q(ff_vram_write_ack),
    .D(n1502_8),
    .CLK(O_sdram_clk_d),
    .RESET(n207_5) 
);
defparam ff_vram_write_ack_s2.INIT=1'b0;
  INV n61_s2 (
    .O(n61_6),
    .I(w_vdp_enable_state[0]) 
);
  INV n1194_s5 (
    .O(n1194_10),
    .I(ff_vdpcmd_vram_read_ack) 
);
  INV n1191_s5 (
    .O(n1191_10),
    .I(ff_vram_rd_ack) 
);
  vdp_ssg u_ssg (
    .O_sdram_clk_d(O_sdram_clk_d),
    .ff_enable(ff_enable),
    .n207_5(n207_5),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .n325_13(n325_13),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .n325_12(n325_12),
    .n1011_7(n1011_7),
    .n141_8(n141_8),
    .ff_bwindow_x_7(ff_bwindow_x_7),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .ff_bwindow_x_8(ff_bwindow_x_8),
    .n100_8(n100_8),
    .ff_sp_predraw_end_10(ff_sp_predraw_end_10),
    .n141_9(n141_9),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .ff_reset(ff_reset[6]),
    .w_dh_clk(w_dh_clk),
    .w_dl_clk(w_dl_clk),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .w_prewindow_y_sp(w_prewindow_y_sp),
    .n926_1(n926_1),
    .n925_1(n925_1),
    .n924_1(n924_1),
    .n923_1(n923_1),
    .n922_1(n922_1),
    .n921_1(n921_1),
    .n920_1(n920_1),
    .n919_1(n919_1),
    .n918_1(n918_1),
    .n720_5(n720_5),
    .n724_6(n724_6),
    .n305_6(n305_6),
    .n1307_5(n1307_5),
    .ff_pre_y_cnt_8_16(ff_pre_y_cnt_8_16),
    .n1219_5(n1219_5),
    .w_field(w_field),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .w_pre_dot_counter_yp_0(w_pre_dot_counter_yp[0]),
    .w_pre_dot_counter_yp_6(w_pre_dot_counter_yp[6]),
    .w_pre_dot_counter_yp_7(w_pre_dot_counter_yp[7]),
    .w_pre_dot_counter_yp_8(w_pre_dot_counter_yp[8]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[8:0]),
    .w_h_count(w_h_count[10:0]),
    .w_v_count(w_v_count[10:0])
);
  vdp_colordec u_vdp_colordec (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n207_5(n207_5),
    .ff_enable(ff_enable),
    .w_sp_color_code_en(w_sp_color_code_en),
    .w_yjk_en(w_yjk_en),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .w_video_b_vdp_3_12(w_video_b_vdp_3_12),
    .w_palette_data_rb_0_6(w_palette_data_rb_0_6),
    .w_video_b_vdp_4_12(w_video_b_vdp_4_12),
    .w_video_b_vdp_5_12(w_video_b_vdp_5_12),
    .w_video_r_vdp_3_12(w_video_r_vdp_3_12),
    .w_video_r_vdp_4_12(w_video_r_vdp_4_12),
    .w_video_r_vdp_5_12(w_video_r_vdp_5_12),
    .w_video_g_vdp_3_12(w_video_g_vdp_3_12),
    .w_video_g_vdp_4_12(w_video_g_vdp_4_12),
    .w_video_g_vdp_5_12(w_video_g_vdp_5_12),
    .w_window_x(w_window_x),
    .w_prewindow_y(w_prewindow_y),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .ff_vram_address_16_9(ff_vram_address_16_9),
    .w_logical_vram_addr_nam_11_6(w_logical_vram_addr_nam_11_6),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:1]),
    .w_yjk_g(w_yjk_g[5:1]),
    .w_yjk_b(w_yjk_b[5:1]),
    .w_dot_state(w_dot_state[1:0]),
    .w_color_code_text12(w_color_code_text12[3:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_video_b_vdp_3_3(w_video_b_vdp_3_3),
    .w_video_b_vdp_4_3(w_video_b_vdp_4_3),
    .w_video_b_vdp_5_3(w_video_b_vdp_5_3),
    .w_video_r_vdp_3_3(w_video_r_vdp_3_3),
    .w_video_r_vdp_4_3(w_video_r_vdp_4_3),
    .w_video_r_vdp_5_3(w_video_r_vdp_5_3),
    .w_video_g_vdp_3_3(w_video_g_vdp_3_3),
    .w_video_g_vdp_4_3(w_video_g_vdp_4_3),
    .w_video_g_vdp_5_3(w_video_g_vdp_5_3),
    .w_video_b_vdp_3_15(w_video_b_vdp_3_15),
    .n37_3(n37_3),
    .w_video_b_vdp_3_20(w_video_b_vdp_3_20),
    .n48_6(n48_6),
    .w_video_b_vdp_3_22(w_video_b_vdp_3_22),
    .w_video_b_vdp_4_20(w_video_b_vdp_4_20),
    .w_video_b_vdp_5_20(w_video_b_vdp_5_20),
    .w_video_r_vdp_3_20(w_video_r_vdp_3_20),
    .w_video_r_vdp_4_20(w_video_r_vdp_4_20),
    .w_video_r_vdp_5_20(w_video_r_vdp_5_20),
    .w_video_g_vdp_3_20(w_video_g_vdp_3_20),
    .w_video_g_vdp_4_20(w_video_g_vdp_4_20),
    .w_video_g_vdp_5_20(w_video_g_vdp_5_20),
    .n37_5(n37_5),
    .n178_20(n178_20),
    .n37_9(n37_9),
    .w_video_r_vdp(w_video_r_vdp[2:1]),
    .w_video_g_vdp(w_video_g_vdp[2:1]),
    .w_video_b_vdp(w_video_b_vdp[2:1]),
    .ff_palette_addr(ff_palette_addr[3:0]),
    .ff_palette_addr_g5(ff_palette_addr_g5[1:0])
);
  vdp_text12 u_vdp_text12 (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n207_5(n207_5),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .ff_pat_gen_7_9(ff_pat_gen_7_9),
    .ff_enable(ff_enable),
    .ff_pat_gen_7_7(ff_pat_gen_7_7),
    .pramadr_16_3(pramadr_16_3),
    .n1100_6(n1100_6),
    .n1100_7(n1100_7),
    .n724_6(n724_6),
    .ff_sp_predraw_end_10(ff_sp_predraw_end_10),
    .n720_5(n720_5),
    .w_vram_data(w_vram_data[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r2_pt_nam_addr_Z(reg_r2_pt_nam_addr_Z[6:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:0]),
    .reg_r4_pt_gen_addr_Z(reg_r4_pt_gen_addr_Z[5:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[2:0]),
    .reg_r10r3_col_addr_Z(reg_r10r3_col_addr_Z[10:3]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[8:6]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .ff_reset(ff_reset[6]),
    .ff_tx_vram_read_en(ff_tx_vram_read_en),
    .ff_tx_vram_read_en2(ff_tx_vram_read_en2),
    .n100_6(n100_6),
    .w_logical_vram_addr_nam_11_6(w_logical_vram_addr_nam_11_6),
    .n100_8(n100_8),
    .n1017_7(n1017_7),
    .n1018_6(n1018_6),
    .n1011_7(n1011_7),
    .w_vram_address_text12(w_vram_address_text12[16:0]),
    .w_color_code_text12(w_color_code_text12[3:0])
);
  vdp_graphic123m u_vdp_graphic123m (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n207_5(n207_5),
    .n1017_7(n1017_7),
    .n1503_4(n1503_4),
    .ff_enable(ff_enable),
    .n313_6(n313_6),
    .w_vram_data(w_vram_data[7:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[7:3]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[7:3]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[7:0]),
    .reg_r2_pt_nam_addr_Z(reg_r2_pt_nam_addr_Z[6:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r4_pt_gen_addr_Z(reg_r4_pt_gen_addr_Z[5:0]),
    .reg_r10r3_col_addr_Z(reg_r10r3_col_addr_Z[10:0]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .pramadr_16_3(pramadr_16_3),
    .n579_4(n579_4),
    .ff_pat_gen_7_7(ff_pat_gen_7_7),
    .ff_pat_gen_7_9(ff_pat_gen_7_9),
    .w_vram_address_graphic123m(w_vram_address_graphic123m[16:0]),
    .w_color_code_graphic123m(w_color_code_graphic123m[3:0])
);
  vdp_graphic4567 u_vdp_graphic4567 (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n207_5(n207_5),
    .n1017_7(n1017_7),
    .pramadr_16_3(pramadr_16_3),
    .ff_enable(ff_enable),
    .reg_r25_sp2_Z(reg_r25_sp2_Z),
    .n579_4(n579_4),
    .ff_pat_gen_7_9(ff_pat_gen_7_9),
    .ff_pat_gen_7_7(ff_pat_gen_7_7),
    .n1011_7(n1011_7),
    .n100_6(n100_6),
    .n37_9(n37_9),
    .n1018_6(n1018_6),
    .n1967_4(n1967_4),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .n1537_31(n1537_31),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .n770_25(n770_25),
    .n2422_5(n2422_5),
    .w_pre_dot_counter_y(w_pre_dot_counter_y[8:0]),
    .reg_r2_pt_nam_addr_Z(reg_r2_pt_nam_addr_Z[6:0]),
    .w_pre_dot_counter_x(w_pre_dot_counter_x[8:2]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[8:3]),
    .w_sdram_rdata(w_sdram_rdata[15:0]),
    .w_sdram_address(w_sdram_address[16]),
    .w_dot_state(w_dot_state[1:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .reg_r0_disp_mode(reg_r0_disp_mode[2]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .w_yjk_en(w_yjk_en),
    .ff_local_dot_counter_x_8_7(ff_local_dot_counter_x_8_7),
    .n1100_6(n1100_6),
    .n1100_7(n1100_7),
    .ff_fifo2_7_8(ff_fifo2_7_8),
    .n1503_4(n1503_4),
    .w_color_code_graphic4567(w_color_code_graphic4567[7:0]),
    .w_yjk_r(w_yjk_r[5:1]),
    .w_yjk_g(w_yjk_g[5:1]),
    .w_yjk_b(w_yjk_b[5:1]),
    .w_vram_address_graphic4567(w_vram_address_graphic4567[16:0])
);
  vdp_sprite u_sprite (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n207_5(n207_5),
    .pramadr_16_3(pramadr_16_3),
    .n1018_6(n1018_6),
    .n770_25(n770_25),
    .n1017_7(n1017_7),
    .ff_bwindow_y(ff_bwindow_y),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .ff_enable(ff_enable),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .n100_6(n100_6),
    .n1011_7(n1011_7),
    .ff_fifo2_7_8(ff_fifo2_7_8),
    .n925_1(n925_1),
    .n926_1(n926_1),
    .n924_1(n924_1),
    .n923_1(n923_1),
    .n922_1(n922_1),
    .n921_1(n921_1),
    .n920_1(n920_1),
    .n919_1(n919_1),
    .n918_1(n918_1),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .n100_8(n100_8),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .ff_pat_gen_7_9(ff_pat_gen_7_9),
    .reg_r6_sp_gen_addr_Z(reg_r6_sp_gen_addr_Z[5:0]),
    .reg_r11r5_sp_atr_addr_Z(reg_r11r5_sp_atr_addr_Z[9:0]),
    .w_vram_data(w_vram_data[7:0]),
    .w_dot_state(w_dot_state[1:0]),
    .w_pre_dot_counter_yp(w_pre_dot_counter_yp[0]),
    .w_pre_dot_counter_x_0(w_pre_dot_counter_x[0]),
    .w_pre_dot_counter_x_1(w_pre_dot_counter_x[1]),
    .w_pre_dot_counter_x_2(w_pre_dot_counter_x[2]),
    .w_pre_dot_counter_x_3(w_pre_dot_counter_x[3]),
    .w_pre_dot_counter_x_4(w_pre_dot_counter_x[4]),
    .w_pre_dot_counter_x_8(w_pre_dot_counter_x[8]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_eight_dot_state(w_eight_dot_state[2:0]),
    .ff_reset(ff_reset[6]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:2]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .w_sdram_rdata(w_sdram_rdata[15:0]),
    .w_sdram_address(w_sdram_address[16]),
    .w_sp_vram_accessing(w_sp_vram_accessing),
    .w_sp_color_code_en(w_sp_color_code_en),
    .n2422_5(n2422_5),
    .ff_sp_predraw_end_10(ff_sp_predraw_end_10),
    .n251_23(n251_23),
    .ff_y_test_address(ff_y_test_address[16:2]),
    .ff_preread_address(ff_preread_address[16:0]),
    .w_sp_color_code(w_sp_color_code[3:0]),
    .ff_main_state(ff_main_state[1:0])
);
  vdp_register u_vdp_register (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n1307_5(n1307_5),
    .n207_5(n207_5),
    .ff_enable(ff_enable),
    .w_video_b_vdp_3_20(w_video_b_vdp_3_20),
    .n1191_10(n1191_10),
    .w_field(w_field),
    .ff_req(ff_req),
    .ff_wrt(ff_wrt),
    .ff_vram_write_ack(ff_vram_write_ack),
    .n1297_6(n1297_6),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n3494_4(n3494_4),
    .ff_vram_addr_set_ack(ff_vram_addr_set_ack),
    .n48_6(n48_6),
    .n37_3(n37_3),
    .w_wdata(w_wdata[7:0]),
    .ff_palette_addr(ff_palette_addr[3:0]),
    .w_a(w_a[1:0]),
    .ff_palette_addr_g5(ff_palette_addr_g5[1:0]),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .reg_r25_sp2_Z(reg_r25_sp2_Z),
    .w_vram_write_req(w_vram_write_req),
    .w_vram_rd_req(w_vram_rd_req),
    .w_vram_addr_set_req(w_vram_addr_set_req),
    .reg_r1_sp_size_Z(reg_r1_sp_size_Z),
    .reg_r1_sp_zoom_Z(reg_r1_sp_zoom_Z),
    .reg_r1_bl_clks_Z(reg_r1_bl_clks_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .reg_r8_col0_on_Z(reg_r8_col0_on_Z),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .reg_r25_yae_Z(reg_r25_yae_Z),
    .reg_r25_yjk_Z(reg_r25_yjk_Z),
    .reg_r25_msk_Z(reg_r25_msk_Z),
    .w_vdpcmd_reg_wr_req(w_vdpcmd_reg_wr_req),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_ack(w_ack),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .n135_4(n135_4),
    .palette_addr_3_6(palette_addr_3_6),
    .n1502_8(n1502_8),
    .n1639_7(n1639_7),
    .n1428_7(n1428_7),
    .n900_6(n900_6),
    .w_video_b_vdp_3_12(w_video_b_vdp_3_12),
    .w_video_b_vdp_4_12(w_video_b_vdp_4_12),
    .w_video_b_vdp_5_12(w_video_b_vdp_5_12),
    .w_video_r_vdp_3_12(w_video_r_vdp_3_12),
    .w_video_r_vdp_4_12(w_video_r_vdp_4_12),
    .w_video_r_vdp_5_12(w_video_r_vdp_5_12),
    .w_video_g_vdp_3_12(w_video_g_vdp_3_12),
    .w_video_g_vdp_4_12(w_video_g_vdp_4_12),
    .w_video_g_vdp_5_12(w_video_g_vdp_5_12),
    .w_palette_data_rb_0_6(w_palette_data_rb_0_6),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .reg_r26_h_scroll_Z(reg_r26_h_scroll_Z[8:3]),
    .reg_r2_pt_nam_addr_Z(reg_r2_pt_nam_addr_Z[6:0]),
    .w_vram_access_address_tmp(w_vram_access_address_tmp[16:0]),
    .w_vram_access_data(w_vram_access_data[7:0]),
    .reg_r4_pt_gen_addr_Z(reg_r4_pt_gen_addr_Z[5:0]),
    .reg_r12_blink_mode_Z(reg_r12_blink_mode_Z[7:0]),
    .reg_r13_blink_period_Z(reg_r13_blink_period_Z[7:0]),
    .reg_r6_sp_gen_addr_Z(reg_r6_sp_gen_addr_Z[5:0]),
    .reg_r7_frame_col_Z(reg_r7_frame_col_Z[7:0]),
    .reg_r10r3_col_addr_Z(reg_r10r3_col_addr_Z[10:0]),
    .reg_r11r5_sp_atr_addr_Z(reg_r11r5_sp_atr_addr_Z[9:0]),
    .reg_r18_adj(reg_r18_adj[7:0]),
    .reg_r23_vstart_line_Z(reg_r23_vstart_line_Z[7:0]),
    .reg_r27_h_scroll_Z(reg_r27_h_scroll_Z[2:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0])
);
  vdp_command u_vdp_command (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n207_5(n207_5),
    .n1194_10(n1194_10),
    .ff_enable(ff_enable),
    .w_vdp_mode_is_highres(w_vdp_mode_is_highres),
    .palette_addr_3_6(palette_addr_3_6),
    .reg_r25_cmd_Z(reg_r25_cmd_Z),
    .w_vdpcmd_tr_clr_req(w_vdpcmd_tr_clr_req),
    .w_vdpcmd_reg_wr_req(w_vdpcmd_reg_wr_req),
    .n37_9(n37_9),
    .n315_3592(n315_3592),
    .ff_vdpcmd_vram_read_ack(ff_vdpcmd_vram_read_ack),
    .n315_3598(n315_3598),
    .n315_3604(n315_3604),
    .n315_3612(n315_3612),
    .n315_3610(n315_3610),
    .ff_vdpcmd_vram_write_ack(ff_vdpcmd_vram_write_ack),
    .n315_3588(n315_3588),
    .n315_3608(n315_3608),
    .n315_3583(n315_3583),
    .n1639_7(n1639_7),
    .n1428_7(n1428_7),
    .w_vdpcmd_reg_data(w_vdpcmd_reg_data[7:0]),
    .ff_vdpcmd_vram_rdata(ff_vdpcmd_vram_rdata[7:0]),
    .w_vdpcmd_reg_num(w_vdpcmd_reg_num[3:0]),
    .ff_reset(ff_reset[6]),
    .ff_pre_x_cnt_start1(ff_pre_x_cnt_start1[5]),
    .reg_r0_disp_mode(reg_r0_disp_mode[3:1]),
    .reg_r1_disp_mode(reg_r1_disp_mode[1:0]),
    .n3494_4(n3494_4),
    .n313_6(n313_6),
    .n1967_4(n1967_4),
    .n1537_31(n1537_31),
    .ff_state_0_12(ff_state_0_12),
    .n1786_6(n1786_6),
    .ff_dx_tmp_9_12(ff_dx_tmp_9_12),
    .w_vdpcmd_reg_write_ack(w_vdpcmd_reg_write_ack),
    .w_vdpcmd_tr_clr_ack(w_vdpcmd_tr_clr_ack),
    .n2386_6(n2386_6),
    .w_current_vdp_command(w_current_vdp_command[7:4]),
    .w_vdpcmd_vram_wdata(w_vdpcmd_vram_wdata[7:0]),
    .w_vdpcmd_vram_access_address(w_vdpcmd_vram_access_address[16:0])
);
  vdp_wait_control u_vdp_wait_control (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n207_5(n207_5),
    .reg_r9_y_dots_Z(reg_r9_y_dots_Z),
    .reg_r8_sp_off_Z(reg_r8_sp_off_Z),
    .ff_enable(ff_enable),
    .ff_vdp_command_drive(ff_vdp_command_drive),
    .reg_r1_disp_on_Z(reg_r1_disp_on_Z),
    .w_current_vdp_command(w_current_vdp_command[7:4]),
    .n315_3583(n315_3583),
    .n315_3588(n315_3588),
    .n315_3592(n315_3592),
    .n315_3598(n315_3598),
    .n315_3604(n315_3604),
    .n315_3608(n315_3608),
    .n315_3610(n315_3610),
    .n315_3612(n315_3612),
    .ff_wait_cnt(ff_wait_cnt[15])
);
  vdp_lcd u_vdp_lcd (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n207_5(n207_5),
    .n232_5(n232_5),
    .ff_enable(ff_enable),
    .n232_7(n232_7),
    .n232_8(n232_8),
    .reg_r9_interlace_mode_Z(reg_r9_interlace_mode_Z),
    .ff_reset(ff_reset[6]),
    .w_v_count(w_v_count[10:0]),
    .w_h_count(w_h_count[10:1]),
    .w_video_b(w_video_b[5:1]),
    .w_video_g(w_video_g[5:1]),
    .w_video_r(w_video_r[5:1]),
    .lcd_hsync_d(lcd_hsync_d),
    .lcd_vsync_d(lcd_vsync_d),
    .lcd_clk_d(lcd_clk_d),
    .lcd_de_d(lcd_de_d),
    .n335_4(n335_4),
    .n488_8(n488_8),
    .n488_10(n488_10),
    .ff_v_active_12(ff_v_active_12),
    .lcd_blue_d(lcd_blue_d[4:0]),
    .lcd_green_d(lcd_green_d[5:1]),
    .lcd_red_d(lcd_red_d[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
module tang20cart_msx (
  clk27m,
  n_treset,
  n_ce,
  n_twr,
  n_trd,
  ta,
  tdir,
  td,
  keys,
  twait,
  sd_dat2,
  sd_dat3,
  lcd_clk,
  lcd_de,
  lcd_hsync,
  lcd_vsync,
  lcd_red,
  lcd_green,
  lcd_blue,
  lcd_bl,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_cas_n,
  O_sdram_ras_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk27m;
input n_treset;
input n_ce;
input n_twr;
input n_trd;
input [1:0] ta;
output tdir;
inout [7:0] td;
input [1:0] keys;
output twait;
output sd_dat2;
output sd_dat3;
output lcd_clk;
output lcd_de;
output lcd_hsync;
output lcd_vsync;
output [4:0] lcd_red;
output [5:0] lcd_green;
output [4:0] lcd_blue;
output lcd_bl;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_cas_n;
output O_sdram_ras_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk27m_d;
wire n20_4;
wire n392_4;
wire n73_3;
wire n203_9;
wire n20_5;
wire n73_4;
wire n73_5;
wire n73_6;
wire n73_7;
wire n73_8;
wire n73_9;
wire n73_10;
wire n73_11;
wire n35_10;
wire n39_10;
wire n36_7;
wire n37_7;
wire n38_8;
wire twait_d;
wire n99_1;
wire n99_2;
wire n98_1;
wire n98_2;
wire n97_1;
wire n97_2;
wire n96_1;
wire n96_2;
wire n95_1;
wire n95_2;
wire n94_1;
wire n94_2;
wire n93_1;
wire n93_2;
wire n92_1;
wire n92_2;
wire n91_1;
wire n91_2;
wire n90_1;
wire n90_2;
wire n89_1;
wire n89_2;
wire n88_1;
wire n88_2;
wire n87_1;
wire n87_2;
wire n86_1;
wire n86_2;
wire n85_1;
wire n85_2;
wire n84_1;
wire n84_2;
wire n83_1;
wire n83_2;
wire n82_1;
wire n82_2;
wire n81_1;
wire n81_2;
wire n80_1;
wire n80_2;
wire n79_1;
wire n79_2;
wire n78_1;
wire n78_2;
wire n77_1;
wire n77_2;
wire n76_1;
wire n76_2;
wire n75_1;
wire n75_0_COUT;
wire sd_dat2_d_4;
wire sd_dat3_d_4;
wire IO_sdram_dq_31_101;
wire n207_5;
wire n100_6;
wire O_sdram_clk_d;
wire w_wr;
wire n379_6;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n687_3;
wire w_sdram_write_n;
wire w_dh_clk;
wire w_dl_clk;
wire w_ack;
wire lcd_hsync_d;
wire lcd_vsync_d;
wire lcd_clk_d;
wire lcd_de_d;
wire [0:0] keys_d;
wire [31:0] IO_sdram_dq_in;
wire [6:0] ff_reset;
wire [25:0] ff_count;
wire [3:2] td_d;
wire [3:0] ff_wait;
wire [1:0] w_a;
wire [7:0] w_wdata;
wire [10:0] O_sdram_addr_d;
wire [15:0] w_sdram_rdata;
wire [3:0] O_sdram_dqm_d;
wire [1:0] w_vdp_enable_state;
wire [16:0] w_sdram_address;
wire [7:0] w_sdram_wdata;
wire [4:0] lcd_blue_d;
wire [5:1] lcd_green_d;
wire [4:0] lcd_red_d;
wire VCC;
wire GND;
  IBUF clk27m_ibuf (
    .O(clk27m_d),
    .I(clk27m) 
);
  IBUF keys_0_ibuf (
    .O(keys_d[0]),
    .I(keys[0]) 
);
  OBUF td_0_obuf (
    .O(td[0]),
    .I(td_d[2]) 
);
  OBUF td_1_obuf (
    .O(td[1]),
    .I(td_d[3]) 
);
  OBUF td_2_obuf (
    .O(td[2]),
    .I(td_d[2]) 
);
  OBUF td_3_obuf (
    .O(td[3]),
    .I(td_d[3]) 
);
  OBUF td_4_obuf (
    .O(td[4]),
    .I(GND) 
);
  OBUF td_5_obuf (
    .O(td[5]),
    .I(GND) 
);
  OBUF td_6_obuf (
    .O(td[6]),
    .I(GND) 
);
  OBUF td_7_obuf (
    .O(td[7]),
    .I(GND) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF tdir_obuf (
    .O(tdir),
    .I(GND) 
);
  OBUF twait_obuf (
    .O(twait),
    .I(twait_d) 
);
  OBUF sd_dat2_obuf (
    .O(sd_dat2),
    .I(sd_dat2_d_4) 
);
  OBUF sd_dat3_obuf (
    .O(sd_dat3),
    .I(sd_dat3_d_4) 
);
  OBUF lcd_clk_obuf (
    .O(lcd_clk),
    .I(lcd_clk_d) 
);
  OBUF lcd_de_obuf (
    .O(lcd_de),
    .I(lcd_de_d) 
);
  OBUF lcd_hsync_obuf (
    .O(lcd_hsync),
    .I(lcd_hsync_d) 
);
  OBUF lcd_vsync_obuf (
    .O(lcd_vsync),
    .I(lcd_vsync_d) 
);
  OBUF lcd_red_0_obuf (
    .O(lcd_red[0]),
    .I(lcd_red_d[0]) 
);
  OBUF lcd_red_1_obuf (
    .O(lcd_red[1]),
    .I(lcd_red_d[1]) 
);
  OBUF lcd_red_2_obuf (
    .O(lcd_red[2]),
    .I(lcd_red_d[2]) 
);
  OBUF lcd_red_3_obuf (
    .O(lcd_red[3]),
    .I(lcd_red_d[3]) 
);
  OBUF lcd_red_4_obuf (
    .O(lcd_red[4]),
    .I(lcd_red_d[4]) 
);
  OBUF lcd_green_0_obuf (
    .O(lcd_green[0]),
    .I(GND) 
);
  OBUF lcd_green_1_obuf (
    .O(lcd_green[1]),
    .I(lcd_green_d[1]) 
);
  OBUF lcd_green_2_obuf (
    .O(lcd_green[2]),
    .I(lcd_green_d[2]) 
);
  OBUF lcd_green_3_obuf (
    .O(lcd_green[3]),
    .I(lcd_green_d[3]) 
);
  OBUF lcd_green_4_obuf (
    .O(lcd_green[4]),
    .I(lcd_green_d[4]) 
);
  OBUF lcd_green_5_obuf (
    .O(lcd_green[5]),
    .I(lcd_green_d[5]) 
);
  OBUF lcd_blue_0_obuf (
    .O(lcd_blue[0]),
    .I(lcd_blue_d[0]) 
);
  OBUF lcd_blue_1_obuf (
    .O(lcd_blue[1]),
    .I(lcd_blue_d[1]) 
);
  OBUF lcd_blue_2_obuf (
    .O(lcd_blue[2]),
    .I(lcd_blue_d[2]) 
);
  OBUF lcd_blue_3_obuf (
    .O(lcd_blue[3]),
    .I(lcd_blue_d[3]) 
);
  OBUF lcd_blue_4_obuf (
    .O(lcd_blue[4]),
    .I(lcd_blue_d[4]) 
);
  OBUF lcd_bl_obuf (
    .O(lcd_bl),
    .I(VCC) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(VCC) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT4 n20_s0 (
    .F(n20_4),
    .I0(ff_reset[1]),
    .I1(ff_reset[2]),
    .I2(ff_reset[3]),
    .I3(n20_5) 
);
defparam n20_s0.INIT=16'hFEFF;
  LUT2 n392_s1 (
    .F(n392_4),
    .I0(n73_3),
    .I1(ff_reset[6]) 
);
defparam n392_s1.INIT=4'hB;
  LUT4 n73_s0 (
    .F(n73_3),
    .I0(n73_4),
    .I1(ff_count[6]),
    .I2(n73_5),
    .I3(n73_6) 
);
defparam n73_s0.INIT=16'h8000;
  LUT2 n203_s3 (
    .F(n203_9),
    .I0(td_d[2]),
    .I1(td_d[3]) 
);
defparam n203_s3.INIT=4'h6;
  LUT2 n20_s1 (
    .F(n20_5),
    .I0(ff_reset[4]),
    .I1(ff_reset[5]) 
);
defparam n20_s1.INIT=4'h1;
  LUT4 n73_s1 (
    .F(n73_4),
    .I0(ff_count[7]),
    .I1(ff_count[9]),
    .I2(ff_count[8]),
    .I3(n73_7) 
);
defparam n73_s1.INIT=16'h1000;
  LUT4 n73_s2 (
    .F(n73_5),
    .I0(n73_8),
    .I1(ff_count[0]),
    .I2(ff_count[1]),
    .I3(ff_count[2]) 
);
defparam n73_s2.INIT=16'h8000;
  LUT4 n73_s3 (
    .F(n73_6),
    .I0(n73_9),
    .I1(ff_count[18]),
    .I2(n73_10),
    .I3(n73_11) 
);
defparam n73_s3.INIT=16'h8000;
  LUT4 n73_s4 (
    .F(n73_7),
    .I0(ff_count[10]),
    .I1(ff_count[11]),
    .I2(ff_count[12]),
    .I3(ff_count[13]) 
);
defparam n73_s4.INIT=16'h4000;
  LUT3 n73_s5 (
    .F(n73_8),
    .I0(ff_count[3]),
    .I1(ff_count[4]),
    .I2(ff_count[5]) 
);
defparam n73_s5.INIT=8'h80;
  LUT3 n73_s6 (
    .F(n73_9),
    .I0(ff_count[19]),
    .I1(ff_count[20]),
    .I2(ff_count[21]) 
);
defparam n73_s6.INIT=8'h40;
  LUT4 n73_s7 (
    .F(n73_10),
    .I0(ff_count[22]),
    .I1(ff_count[23]),
    .I2(ff_count[24]),
    .I3(ff_count[25]) 
);
defparam n73_s7.INIT=16'h1000;
  LUT4 n73_s8 (
    .F(n73_11),
    .I0(ff_count[14]),
    .I1(ff_count[15]),
    .I2(ff_count[16]),
    .I3(ff_count[17]) 
);
defparam n73_s8.INIT=16'h8000;
  LUT4 n35_s2 (
    .F(n35_10),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n35_s2.INIT=16'hEAAA;
  LUT4 n39_s2 (
    .F(n39_10),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n39_s2.INIT=16'h7FFF;
  LUT4 n36_s2 (
    .F(n36_7),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n36_s2.INIT=16'hBFC0;
  LUT4 n37_s2 (
    .F(n37_7),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n37_s2.INIT=16'hBC3C;
  LUT4 n38_s3 (
    .F(n38_8),
    .I0(ff_wait[3]),
    .I1(ff_wait[0]),
    .I2(ff_wait[1]),
    .I3(ff_wait[2]) 
);
defparam n38_s3.INIT=16'hB333;
  DFF ff_reset_5_s0 (
    .Q(ff_reset[5]),
    .D(ff_reset[4]),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_5_s0.INIT=1'b0;
  DFF ff_reset_4_s0 (
    .Q(ff_reset[4]),
    .D(ff_reset[3]),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_4_s0.INIT=1'b0;
  DFF ff_reset_3_s0 (
    .Q(ff_reset[3]),
    .D(ff_reset[2]),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_3_s0.INIT=1'b0;
  DFF ff_reset_2_s0 (
    .Q(ff_reset[2]),
    .D(ff_reset[1]),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_2_s0.INIT=1'b0;
  DFF ff_reset_1_s0 (
    .Q(ff_reset[1]),
    .D(ff_reset[0]),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_1_s0.INIT=1'b0;
  DFF ff_reset_0_s0 (
    .Q(ff_reset[0]),
    .D(VCC),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_0_s0.INIT=1'b0;
  DFFR ff_count_25_s0 (
    .Q(ff_count[25]),
    .D(n75_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_25_s0.INIT=1'b0;
  DFFR ff_count_24_s0 (
    .Q(ff_count[24]),
    .D(n76_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_24_s0.INIT=1'b0;
  DFFR ff_count_23_s0 (
    .Q(ff_count[23]),
    .D(n77_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_23_s0.INIT=1'b0;
  DFFR ff_count_22_s0 (
    .Q(ff_count[22]),
    .D(n78_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_22_s0.INIT=1'b0;
  DFFR ff_count_21_s0 (
    .Q(ff_count[21]),
    .D(n79_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_21_s0.INIT=1'b0;
  DFFR ff_count_20_s0 (
    .Q(ff_count[20]),
    .D(n80_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_20_s0.INIT=1'b0;
  DFFR ff_count_19_s0 (
    .Q(ff_count[19]),
    .D(n81_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_19_s0.INIT=1'b0;
  DFFR ff_count_18_s0 (
    .Q(ff_count[18]),
    .D(n82_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_18_s0.INIT=1'b0;
  DFFR ff_count_17_s0 (
    .Q(ff_count[17]),
    .D(n83_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_17_s0.INIT=1'b0;
  DFFR ff_count_16_s0 (
    .Q(ff_count[16]),
    .D(n84_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_16_s0.INIT=1'b0;
  DFFR ff_count_15_s0 (
    .Q(ff_count[15]),
    .D(n85_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_15_s0.INIT=1'b0;
  DFFR ff_count_14_s0 (
    .Q(ff_count[14]),
    .D(n86_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_14_s0.INIT=1'b0;
  DFFR ff_count_13_s0 (
    .Q(ff_count[13]),
    .D(n87_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_13_s0.INIT=1'b0;
  DFFR ff_count_12_s0 (
    .Q(ff_count[12]),
    .D(n88_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_12_s0.INIT=1'b0;
  DFFR ff_count_11_s0 (
    .Q(ff_count[11]),
    .D(n89_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_11_s0.INIT=1'b0;
  DFFR ff_count_10_s0 (
    .Q(ff_count[10]),
    .D(n90_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_10_s0.INIT=1'b0;
  DFFR ff_count_9_s0 (
    .Q(ff_count[9]),
    .D(n91_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_9_s0.INIT=1'b0;
  DFFR ff_count_8_s0 (
    .Q(ff_count[8]),
    .D(n92_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_8_s0.INIT=1'b0;
  DFFR ff_count_7_s0 (
    .Q(ff_count[7]),
    .D(n93_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_7_s0.INIT=1'b0;
  DFFR ff_count_6_s0 (
    .Q(ff_count[6]),
    .D(n94_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_6_s0.INIT=1'b0;
  DFFR ff_count_5_s0 (
    .Q(ff_count[5]),
    .D(n95_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_5_s0.INIT=1'b0;
  DFFR ff_count_4_s0 (
    .Q(ff_count[4]),
    .D(n96_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_4_s0.INIT=1'b0;
  DFFR ff_count_3_s0 (
    .Q(ff_count[3]),
    .D(n97_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_3_s0.INIT=1'b0;
  DFFR ff_count_2_s0 (
    .Q(ff_count[2]),
    .D(n98_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_2_s0.INIT=1'b0;
  DFFR ff_count_1_s0 (
    .Q(ff_count[1]),
    .D(n99_1),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_1_s0.INIT=1'b0;
  DFFR ff_count_0_s0 (
    .Q(ff_count[0]),
    .D(n100_6),
    .CLK(O_sdram_clk_d),
    .RESET(n392_4) 
);
defparam ff_count_0_s0.INIT=1'b0;
  DFFRE ff_led_1_s0 (
    .Q(td_d[3]),
    .D(n203_9),
    .CLK(O_sdram_clk_d),
    .CE(n73_3),
    .RESET(n207_5) 
);
defparam ff_led_1_s0.INIT=1'b0;
  DFFRE ff_led_0_s0 (
    .Q(td_d[2]),
    .D(sd_dat2_d_4),
    .CLK(O_sdram_clk_d),
    .CE(n73_3),
    .RESET(n207_5) 
);
defparam ff_led_0_s0.INIT=1'b0;
  DFF ff_reset_6_s0 (
    .Q(ff_reset[6]),
    .D(n20_4),
    .CLK(O_sdram_clk_d) 
);
defparam ff_reset_6_s0.INIT=1'b0;
  DFFS ff_wait_4_s1 (
    .Q(twait_d),
    .D(n39_10),
    .CLK(O_sdram_clk_d),
    .SET(GND) 
);
defparam ff_wait_4_s1.INIT=1'b1;
  DFF ff_wait_3_s2 (
    .Q(ff_wait[3]),
    .D(n35_10),
    .CLK(O_sdram_clk_d) 
);
defparam ff_wait_3_s2.INIT=1'b0;
  DFF ff_wait_2_s2 (
    .Q(ff_wait[2]),
    .D(n36_7),
    .CLK(O_sdram_clk_d) 
);
defparam ff_wait_2_s2.INIT=1'b0;
  DFF ff_wait_1_s2 (
    .Q(ff_wait[1]),
    .D(n37_7),
    .CLK(O_sdram_clk_d) 
);
defparam ff_wait_1_s2.INIT=1'b0;
  DFF ff_wait_0_s2 (
    .Q(ff_wait[0]),
    .D(n38_8),
    .CLK(O_sdram_clk_d) 
);
defparam ff_wait_0_s2.INIT=1'b0;
  ALU n99_s (
    .SUM(n99_1),
    .COUT(n99_2),
    .I0(ff_count[1]),
    .I1(ff_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n99_s.ALU_MODE=0;
  ALU n98_s (
    .SUM(n98_1),
    .COUT(n98_2),
    .I0(ff_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n99_2) 
);
defparam n98_s.ALU_MODE=0;
  ALU n97_s (
    .SUM(n97_1),
    .COUT(n97_2),
    .I0(ff_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n98_2) 
);
defparam n97_s.ALU_MODE=0;
  ALU n96_s (
    .SUM(n96_1),
    .COUT(n96_2),
    .I0(ff_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n97_2) 
);
defparam n96_s.ALU_MODE=0;
  ALU n95_s (
    .SUM(n95_1),
    .COUT(n95_2),
    .I0(ff_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n96_2) 
);
defparam n95_s.ALU_MODE=0;
  ALU n94_s (
    .SUM(n94_1),
    .COUT(n94_2),
    .I0(ff_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n95_2) 
);
defparam n94_s.ALU_MODE=0;
  ALU n93_s (
    .SUM(n93_1),
    .COUT(n93_2),
    .I0(ff_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n94_2) 
);
defparam n93_s.ALU_MODE=0;
  ALU n92_s (
    .SUM(n92_1),
    .COUT(n92_2),
    .I0(ff_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n93_2) 
);
defparam n92_s.ALU_MODE=0;
  ALU n91_s (
    .SUM(n91_1),
    .COUT(n91_2),
    .I0(ff_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n92_2) 
);
defparam n91_s.ALU_MODE=0;
  ALU n90_s (
    .SUM(n90_1),
    .COUT(n90_2),
    .I0(ff_count[10]),
    .I1(GND),
    .I3(GND),
    .CIN(n91_2) 
);
defparam n90_s.ALU_MODE=0;
  ALU n89_s (
    .SUM(n89_1),
    .COUT(n89_2),
    .I0(ff_count[11]),
    .I1(GND),
    .I3(GND),
    .CIN(n90_2) 
);
defparam n89_s.ALU_MODE=0;
  ALU n88_s (
    .SUM(n88_1),
    .COUT(n88_2),
    .I0(ff_count[12]),
    .I1(GND),
    .I3(GND),
    .CIN(n89_2) 
);
defparam n88_s.ALU_MODE=0;
  ALU n87_s (
    .SUM(n87_1),
    .COUT(n87_2),
    .I0(ff_count[13]),
    .I1(GND),
    .I3(GND),
    .CIN(n88_2) 
);
defparam n87_s.ALU_MODE=0;
  ALU n86_s (
    .SUM(n86_1),
    .COUT(n86_2),
    .I0(ff_count[14]),
    .I1(GND),
    .I3(GND),
    .CIN(n87_2) 
);
defparam n86_s.ALU_MODE=0;
  ALU n85_s (
    .SUM(n85_1),
    .COUT(n85_2),
    .I0(ff_count[15]),
    .I1(GND),
    .I3(GND),
    .CIN(n86_2) 
);
defparam n85_s.ALU_MODE=0;
  ALU n84_s (
    .SUM(n84_1),
    .COUT(n84_2),
    .I0(ff_count[16]),
    .I1(GND),
    .I3(GND),
    .CIN(n85_2) 
);
defparam n84_s.ALU_MODE=0;
  ALU n83_s (
    .SUM(n83_1),
    .COUT(n83_2),
    .I0(ff_count[17]),
    .I1(GND),
    .I3(GND),
    .CIN(n84_2) 
);
defparam n83_s.ALU_MODE=0;
  ALU n82_s (
    .SUM(n82_1),
    .COUT(n82_2),
    .I0(ff_count[18]),
    .I1(GND),
    .I3(GND),
    .CIN(n83_2) 
);
defparam n82_s.ALU_MODE=0;
  ALU n81_s (
    .SUM(n81_1),
    .COUT(n81_2),
    .I0(ff_count[19]),
    .I1(GND),
    .I3(GND),
    .CIN(n82_2) 
);
defparam n81_s.ALU_MODE=0;
  ALU n80_s (
    .SUM(n80_1),
    .COUT(n80_2),
    .I0(ff_count[20]),
    .I1(GND),
    .I3(GND),
    .CIN(n81_2) 
);
defparam n80_s.ALU_MODE=0;
  ALU n79_s (
    .SUM(n79_1),
    .COUT(n79_2),
    .I0(ff_count[21]),
    .I1(GND),
    .I3(GND),
    .CIN(n80_2) 
);
defparam n79_s.ALU_MODE=0;
  ALU n78_s (
    .SUM(n78_1),
    .COUT(n78_2),
    .I0(ff_count[22]),
    .I1(GND),
    .I3(GND),
    .CIN(n79_2) 
);
defparam n78_s.ALU_MODE=0;
  ALU n77_s (
    .SUM(n77_1),
    .COUT(n77_2),
    .I0(ff_count[23]),
    .I1(GND),
    .I3(GND),
    .CIN(n78_2) 
);
defparam n77_s.ALU_MODE=0;
  ALU n76_s (
    .SUM(n76_1),
    .COUT(n76_2),
    .I0(ff_count[24]),
    .I1(GND),
    .I3(GND),
    .CIN(n77_2) 
);
defparam n76_s.ALU_MODE=0;
  ALU n75_s (
    .SUM(n75_1),
    .COUT(n75_0_COUT),
    .I0(ff_count[25]),
    .I1(GND),
    .I3(GND),
    .CIN(n76_2) 
);
defparam n75_s.ALU_MODE=0;
  INV sd_dat2_d_s0 (
    .O(sd_dat2_d_4),
    .I(td_d[2]) 
);
  INV sd_dat3_d_s0 (
    .O(sd_dat3_d_4),
    .I(td_d[3]) 
);
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n687_3) 
);
  INV n207_s2 (
    .O(n207_5),
    .I(ff_reset[6]) 
);
  INV n100_s2 (
    .O(n100_6),
    .I(ff_count[0]) 
);
  Gowin_PLL u_pll (
    .clk27m_d(clk27m_d),
    .O_sdram_clk_d(O_sdram_clk_d)
);
  ip_debugger u_debugger (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n207_5(n207_5),
    .ff_sdr_ready(ff_sdr_ready),
    .w_ack(w_ack),
    .w_vdp_enable_state(w_vdp_enable_state[1:0]),
    .ff_reset(ff_reset[6]),
    .keys_d(keys_d[0]),
    .w_wr(w_wr),
    .n379_6(n379_6),
    .w_a(w_a[1:0]),
    .w_wdata(w_wdata[7:0])
);
  ip_sdram u_sdram (
    .O_sdram_clk_d(O_sdram_clk_d),
    .n207_5(n207_5),
    .w_dl_clk(w_dl_clk),
    .w_dh_clk(w_dh_clk),
    .w_sdram_write_n(w_sdram_write_n),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .ff_reset(ff_reset[6]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .w_sdram_address(w_sdram_address[16:0]),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n687_3(n687_3),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[15:0]),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0])
);
  vdp u_v9958 (
    .n379_6(n379_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .n207_5(n207_5),
    .w_wr(w_wr),
    .ff_sdr_ready(ff_sdr_ready),
    .w_sdram_rdata(w_sdram_rdata[15:0]),
    .ff_reset(ff_reset[6]),
    .w_wdata(w_wdata[7:0]),
    .w_a(w_a[1:0]),
    .w_sdram_write_n(w_sdram_write_n),
    .w_dh_clk(w_dh_clk),
    .w_dl_clk(w_dl_clk),
    .w_ack(w_ack),
    .lcd_hsync_d(lcd_hsync_d),
    .lcd_vsync_d(lcd_vsync_d),
    .lcd_clk_d(lcd_clk_d),
    .lcd_de_d(lcd_de_d),
    .w_vdp_enable_state(w_vdp_enable_state[1:0]),
    .w_sdram_address(w_sdram_address[16:0]),
    .w_sdram_wdata(w_sdram_wdata[7:0]),
    .lcd_blue_d(lcd_blue_d[4:0]),
    .lcd_green_d(lcd_green_d[5:1]),
    .lcd_red_d(lcd_red_d[4:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tang20cart_msx */
