Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Aug  6 15:37:51 2021
| Host         : DESKTOP-JMFHVJF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (771)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (771)
--------------------------------
 There are 771 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     44.200        0.000                      0                 1491        0.023        0.000                      0                 1491        3.000        0.000                       0                   777  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK100MHZ               {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0     {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0    {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 5.000}        10.000          100.000         
  clk_cpu_clk_wiz_0_1   {0.000 50.000}       100.000         10.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0          44.200        0.000                      0                 1491        0.173        0.000                      0                 1491       49.500        0.000                       0                   773  
  clkfbout_clk_wiz_0                                                                                                                                                     17.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_cpu_clk_wiz_0_1        44.210        0.000                      0                 1491        0.173        0.000                      0                 1491       49.500        0.000                       0                   773  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock           To Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------           --------                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_cpu_clk_wiz_0_1  clk_cpu_clk_wiz_0         44.200        0.000                      0                 1491        0.023        0.000                      0                 1491  
clk_cpu_clk_wiz_0    clk_cpu_clk_wiz_0_1       44.200        0.000                      0                 1491        0.023        0.000                      0                 1491  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       44.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.200ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        5.691ns  (logic 1.270ns (22.315%)  route 4.421ns (77.685%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 98.476 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X13Y125        FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.459    49.529 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         3.264    52.793    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X3Y125         LUT5 (Prop_lut5_I2_O)        0.124    52.917 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][14]_i_5/O
                         net (fo=1, routed)           0.000    52.917    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][14]_i_5_n_0
    SLICE_X3Y125         MUXF7 (Prop_muxf7_I0_O)      0.238    53.155 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][14]_i_3/O
                         net (fo=1, routed)           0.000    53.155    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][14]_i_3_n_0
    SLICE_X3Y125         MUXF8 (Prop_muxf8_I0_O)      0.104    53.259 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][14]_i_2/O
                         net (fo=1, routed)           1.158    54.416    cpu/core_1/rom/de_ex_register_reg[reg_1_data][14]
    SLICE_X13Y120        LUT2 (Prop_lut2_I1_O)        0.345    54.761 r  cpu/core_1/rom/de_ex_register[reg_1_data][14]_i_1/O
                         net (fo=1, routed)           0.000    54.761    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[14]
    SLICE_X13Y120        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.497    98.476    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y120        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]/C
                         clock pessimism              0.560    99.036    
                         clock uncertainty           -0.149    98.886    
    SLICE_X13Y120        FDRE (Setup_fdre_C_D)        0.075    98.961    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]
  -------------------------------------------------------------------
                         required time                         98.961    
                         arrival time                         -54.761    
  -------------------------------------------------------------------
                         slack                                 44.200    

Slack (MET) :             44.438ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        5.417ns  (logic 1.313ns (24.238%)  route 4.104ns (75.762%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 98.484 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         3.071    52.665    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X15Y112        LUT6 (Prop_lut6_I4_O)        0.124    52.789 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_6/O
                         net (fo=1, routed)           0.000    52.789    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_6_n_0
    SLICE_X15Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    53.034 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_3/O
                         net (fo=1, routed)           0.000    53.034    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_3_n_0
    SLICE_X15Y112        MUXF8 (Prop_muxf8_I0_O)      0.104    53.138 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_2/O
                         net (fo=1, routed)           1.033    54.171    cpu/core_1/rom/de_ex_register_reg[reg_1_data][1]
    SLICE_X11Y115        LUT2 (Prop_lut2_I1_O)        0.316    54.487 r  cpu/core_1/rom/de_ex_register[reg_1_data][1]_i_1/O
                         net (fo=1, routed)           0.000    54.487    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[1]
    SLICE_X11Y115        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.505    98.484    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y115        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/C
                         clock pessimism              0.560    99.044    
                         clock uncertainty           -0.149    98.894    
    SLICE_X11Y115        FDRE (Setup_fdre_C_D)        0.031    98.925    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]
  -------------------------------------------------------------------
                         required time                         98.925    
                         arrival time                         -54.487    
  -------------------------------------------------------------------
                         slack                                 44.438    

Slack (MET) :             44.461ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        5.427ns  (logic 1.334ns (24.580%)  route 4.093ns (75.420%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         3.003    52.597    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X3Y126         LUT5 (Prop_lut5_I4_O)        0.124    52.721 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][31]_i_5/O
                         net (fo=1, routed)           0.000    52.721    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][31]_i_5_n_0
    SLICE_X3Y126         MUXF7 (Prop_muxf7_I0_O)      0.238    52.959 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_3/O
                         net (fo=1, routed)           0.000    52.959    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_3_n_0
    SLICE_X3Y126         MUXF8 (Prop_muxf8_I0_O)      0.104    53.063 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_2/O
                         net (fo=1, routed)           1.090    54.153    cpu/core_1/rom/de_ex_register_reg[reg_1_data][31]
    SLICE_X11Y125        LUT2 (Prop_lut2_I1_O)        0.344    54.497 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_1/O
                         net (fo=1, routed)           0.000    54.497    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[31]
    SLICE_X11Y125        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.494    98.473    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y125        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/C
                         clock pessimism              0.560    99.033    
                         clock uncertainty           -0.149    98.883    
    SLICE_X11Y125        FDRE (Setup_fdre_C_D)        0.075    98.958    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]
  -------------------------------------------------------------------
                         required time                         98.958    
                         arrival time                         -54.497    
  -------------------------------------------------------------------
                         slack                                 44.461    

Slack (MET) :             44.567ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        5.287ns  (logic 1.313ns (24.835%)  route 3.974ns (75.165%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         3.075    52.669    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.124    52.793 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_6/O
                         net (fo=1, routed)           0.000    52.793    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_6_n_0
    SLICE_X3Y114         MUXF7 (Prop_muxf7_I1_O)      0.245    53.038 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3/O
                         net (fo=1, routed)           0.000    53.038    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3_n_0
    SLICE_X3Y114         MUXF8 (Prop_muxf8_I0_O)      0.104    53.142 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_2/O
                         net (fo=1, routed)           0.899    54.041    cpu/core_1/rom/de_ex_register_reg[reg_1_data][5]
    SLICE_X9Y115         LUT2 (Prop_lut2_I1_O)        0.316    54.357 r  cpu/core_1/rom/de_ex_register[reg_1_data][5]_i_1/O
                         net (fo=1, routed)           0.000    54.357    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[5]
    SLICE_X9Y115         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.502    98.481    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y115         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/C
                         clock pessimism              0.560    99.041    
                         clock uncertainty           -0.149    98.891    
    SLICE_X9Y115         FDRE (Setup_fdre_C_D)        0.032    98.923    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]
  -------------------------------------------------------------------
                         required time                         98.923    
                         arrival time                         -54.357    
  -------------------------------------------------------------------
                         slack                                 44.567    

Slack (MET) :             44.697ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.610ns (12.869%)  route 4.130ns (87.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    -0.930    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y124        FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=15, routed)          1.006     0.532    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][31]_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.154     0.686 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.124     3.810    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_24
    SLICE_X13Y111        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.505    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X13Y111        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/C  (IS_INVERTED)
                         clock pessimism              0.578    49.062    
                         clock uncertainty           -0.149    48.912    
    SLICE_X13Y111        FDRE (Setup_fdre_C_CE)      -0.405    48.507    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]
  -------------------------------------------------------------------
                         required time                         48.507    
                         arrival time                          -3.810    
  -------------------------------------------------------------------
                         slack                                 44.697    

Slack (MET) :             44.697ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.610ns (12.869%)  route 4.130ns (87.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    -0.930    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y124        FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=15, routed)          1.006     0.532    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][31]_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.154     0.686 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.124     3.810    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_24
    SLICE_X13Y111        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.505    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X13Y111        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][1]/C  (IS_INVERTED)
                         clock pessimism              0.578    49.062    
                         clock uncertainty           -0.149    48.912    
    SLICE_X13Y111        FDRE (Setup_fdre_C_CE)      -0.405    48.507    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][1]
  -------------------------------------------------------------------
                         required time                         48.507    
                         arrival time                          -3.810    
  -------------------------------------------------------------------
                         slack                                 44.697    

Slack (MET) :             44.727ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        5.240ns  (logic 1.298ns (24.773%)  route 3.942ns (75.227%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 98.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         2.617    52.210    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X5Y129         LUT6 (Prop_lut6_I4_O)        0.124    52.334 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][26]_i_7/O
                         net (fo=1, routed)           0.000    52.334    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][26]_i_7_n_0
    SLICE_X5Y129         MUXF7 (Prop_muxf7_I0_O)      0.212    52.546 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][26]_i_4/O
                         net (fo=1, routed)           0.000    52.546    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][26]_i_4_n_0
    SLICE_X5Y129         MUXF8 (Prop_muxf8_I1_O)      0.094    52.640 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][26]_i_2/O
                         net (fo=1, routed)           1.325    53.965    cpu/core_1/rom/de_ex_register_reg[reg_1_data][26]
    SLICE_X7Y126         LUT2 (Prop_lut2_I1_O)        0.344    54.309 r  cpu/core_1/rom/de_ex_register[reg_1_data][26]_i_1/O
                         net (fo=1, routed)           0.000    54.309    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[26]
    SLICE_X7Y126         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.572    98.551    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y126         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]/C
                         clock pessimism              0.560    99.111    
                         clock uncertainty           -0.149    98.961    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.075    99.036    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]
  -------------------------------------------------------------------
                         required time                         99.036    
                         arrival time                         -54.309    
  -------------------------------------------------------------------
                         slack                                 44.727    

Slack (MET) :             44.794ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.610ns (12.862%)  route 4.133ns (87.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 48.563 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    -0.930    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y124        FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=15, routed)          1.006     0.532    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][31]_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.154     0.686 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.126     3.812    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_24
    SLICE_X2Y113         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.584    48.563    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X2Y113         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][4]/C  (IS_INVERTED)
                         clock pessimism              0.560    49.123    
                         clock uncertainty           -0.149    48.973    
    SLICE_X2Y113         FDRE (Setup_fdre_C_CE)      -0.367    48.606    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][4]
  -------------------------------------------------------------------
                         required time                         48.606    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                 44.794    

Slack (MET) :             44.794ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.610ns (12.862%)  route 4.133ns (87.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 48.563 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    -0.930    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y124        FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=15, routed)          1.006     0.532    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][31]_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.154     0.686 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.126     3.812    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_24
    SLICE_X2Y113         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.584    48.563    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X2Y113         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][5]/C  (IS_INVERTED)
                         clock pessimism              0.560    49.123    
                         clock uncertainty           -0.149    48.973    
    SLICE_X2Y113         FDRE (Setup_fdre_C_CE)      -0.367    48.606    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][5]
  -------------------------------------------------------------------
                         required time                         48.606    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                 44.794    

Slack (MET) :             44.820ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        5.146ns  (logic 1.338ns (26.000%)  route 3.808ns (74.000%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 98.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         3.024    52.618    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X3Y128         LUT6 (Prop_lut6_I4_O)        0.124    52.742 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][30]_i_6/O
                         net (fo=1, routed)           0.000    52.742    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][30]_i_6_n_0
    SLICE_X3Y128         MUXF7 (Prop_muxf7_I1_O)      0.245    52.987 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][30]_i_3/O
                         net (fo=1, routed)           0.000    52.987    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][30]_i_3_n_0
    SLICE_X3Y128         MUXF8 (Prop_muxf8_I0_O)      0.104    53.091 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][30]_i_2/O
                         net (fo=1, routed)           0.784    53.875    cpu/core_1/rom/de_ex_register_reg[reg_1_data][30]
    SLICE_X7Y126         LUT2 (Prop_lut2_I1_O)        0.341    54.216 r  cpu/core_1/rom/de_ex_register[reg_1_data][30]_i_1/O
                         net (fo=1, routed)           0.000    54.216    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[30]
    SLICE_X7Y126         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.572    98.551    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y126         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]/C
                         clock pessimism              0.560    99.111    
                         clock uncertainty           -0.149    98.961    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.075    99.036    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]
  -------------------------------------------------------------------
                         required time                         99.036    
                         arrival time                         -54.216    
  -------------------------------------------------------------------
                         slack                                 44.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y108         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.306    cpu/led_device/D[1]
    SLICE_X1Y107         FDRE                                         r  cpu/led_device/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.870    -0.803    cpu/led_device/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/led_device/data_reg_reg[1]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.072    -0.479    cpu/led_device/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.594    -0.570    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y113         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.307    cpu/axi_interconnect/axi_slave_1/D[0]
    SLICE_X2Y112         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.867    -0.806    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X2Y112         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.059    -0.495    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.588    -0.576    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y120         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][13]/Q
                         net (fo=2, routed)           0.110    -0.325    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[13]
    SLICE_X4Y120         LUT3 (Prop_lut3_I1_O)        0.045    -0.280 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][13]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][13]
    SLICE_X4Y120         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.856    -0.816    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y120         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/C
                         clock pessimism              0.253    -0.563    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.092    -0.471    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.399%)  route 0.122ns (39.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.595    -0.569    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y111         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.122    -0.306    cpu/axi_interconnect/axi_master_1/read_data_reg_reg[10]_0[1]
    SLICE_X4Y111         LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg[3]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.866    -0.807    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X4Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.092    -0.464    cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.317%)  route 0.151ns (51.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y108         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.151    -0.275    cpu/led_device/D[3]
    SLICE_X0Y107         FDRE                                         r  cpu/led_device/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.870    -0.803    cpu/led_device/clk_cpu
    SLICE_X0Y107         FDRE                                         r  cpu/led_device/data_reg_reg[3]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.070    -0.481    cpu/led_device/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.576%)  route 0.137ns (42.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.596    -0.568    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X1Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/Q
                         net (fo=2, routed)           0.137    -0.290    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]_0[2]
    SLICE_X3Y111         LUT3 (Prop_lut3_I0_O)        0.045    -0.245 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[0]_i_1_n_0
    SLICE_X3Y111         FDSE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.869    -0.804    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y111         FDSE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X3Y111         FDSE (Hold_fdse_C_D)         0.091    -0.461    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.566%)  route 0.168ns (54.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.594    -0.570    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y113         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[9]/Q
                         net (fo=2, routed)           0.168    -0.261    cpu/axi_interconnect/axi_slave_1/D[9]
    SLICE_X1Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.869    -0.804    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X1Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[9]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.072    -0.480    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X1Y109         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.173    -0.253    cpu/led_device/D[9]
    SLICE_X1Y108         FDRE                                         r  cpu/led_device/data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.870    -0.803    cpu/led_device/clk_cpu
    SLICE_X1Y108         FDRE                                         r  cpu/led_device/data_reg_reg[9]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.076    -0.475    cpu/led_device/data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.153%)  route 0.171ns (54.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.595    -0.569    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y112         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[5]/Q
                         net (fo=2, routed)           0.171    -0.257    cpu/axi_interconnect/axi_slave_1/D[5]
    SLICE_X0Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.869    -0.804    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.070    -0.482    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.054%)  route 0.172ns (54.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.596    -0.568    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.172    -0.255    cpu/led_device/D[5]
    SLICE_X0Y107         FDRE                                         r  cpu/led_device/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.870    -0.803    cpu/led_device/clk_cpu
    SLICE_X0Y107         FDRE                                         r  cpu/led_device/data_reg_reg[5]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.070    -0.481    cpu/led_device/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X4Y111     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y111     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X5Y111     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y111     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X3Y111     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y111     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X13Y120    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y125    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y125    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y125    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y125    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y126     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y126     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y126     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y126     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y126     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y126     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y121    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y121    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y125     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y113     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y126     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[3][31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y114     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[3][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y130     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[4][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y113    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[6][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y128    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y128    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       44.210ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.173ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.210ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        5.691ns  (logic 1.270ns (22.315%)  route 4.421ns (77.685%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 98.476 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X13Y125        FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.459    49.529 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         3.264    52.793    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X3Y125         LUT5 (Prop_lut5_I2_O)        0.124    52.917 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][14]_i_5/O
                         net (fo=1, routed)           0.000    52.917    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][14]_i_5_n_0
    SLICE_X3Y125         MUXF7 (Prop_muxf7_I0_O)      0.238    53.155 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][14]_i_3/O
                         net (fo=1, routed)           0.000    53.155    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][14]_i_3_n_0
    SLICE_X3Y125         MUXF8 (Prop_muxf8_I0_O)      0.104    53.259 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][14]_i_2/O
                         net (fo=1, routed)           1.158    54.416    cpu/core_1/rom/de_ex_register_reg[reg_1_data][14]
    SLICE_X13Y120        LUT2 (Prop_lut2_I1_O)        0.345    54.761 r  cpu/core_1/rom/de_ex_register[reg_1_data][14]_i_1/O
                         net (fo=1, routed)           0.000    54.761    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[14]
    SLICE_X13Y120        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.497    98.476    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y120        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]/C
                         clock pessimism              0.560    99.036    
                         clock uncertainty           -0.140    98.896    
    SLICE_X13Y120        FDRE (Setup_fdre_C_D)        0.075    98.971    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]
  -------------------------------------------------------------------
                         required time                         98.971    
                         arrival time                         -54.761    
  -------------------------------------------------------------------
                         slack                                 44.210    

Slack (MET) :             44.448ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        5.417ns  (logic 1.313ns (24.238%)  route 4.104ns (75.762%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 98.484 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         3.071    52.665    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X15Y112        LUT6 (Prop_lut6_I4_O)        0.124    52.789 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_6/O
                         net (fo=1, routed)           0.000    52.789    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_6_n_0
    SLICE_X15Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    53.034 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_3/O
                         net (fo=1, routed)           0.000    53.034    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_3_n_0
    SLICE_X15Y112        MUXF8 (Prop_muxf8_I0_O)      0.104    53.138 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_2/O
                         net (fo=1, routed)           1.033    54.171    cpu/core_1/rom/de_ex_register_reg[reg_1_data][1]
    SLICE_X11Y115        LUT2 (Prop_lut2_I1_O)        0.316    54.487 r  cpu/core_1/rom/de_ex_register[reg_1_data][1]_i_1/O
                         net (fo=1, routed)           0.000    54.487    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[1]
    SLICE_X11Y115        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.505    98.484    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y115        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/C
                         clock pessimism              0.560    99.044    
                         clock uncertainty           -0.140    98.904    
    SLICE_X11Y115        FDRE (Setup_fdre_C_D)        0.031    98.935    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]
  -------------------------------------------------------------------
                         required time                         98.935    
                         arrival time                         -54.487    
  -------------------------------------------------------------------
                         slack                                 44.448    

Slack (MET) :             44.471ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        5.427ns  (logic 1.334ns (24.580%)  route 4.093ns (75.420%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         3.003    52.597    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X3Y126         LUT5 (Prop_lut5_I4_O)        0.124    52.721 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][31]_i_5/O
                         net (fo=1, routed)           0.000    52.721    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][31]_i_5_n_0
    SLICE_X3Y126         MUXF7 (Prop_muxf7_I0_O)      0.238    52.959 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_3/O
                         net (fo=1, routed)           0.000    52.959    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_3_n_0
    SLICE_X3Y126         MUXF8 (Prop_muxf8_I0_O)      0.104    53.063 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_2/O
                         net (fo=1, routed)           1.090    54.153    cpu/core_1/rom/de_ex_register_reg[reg_1_data][31]
    SLICE_X11Y125        LUT2 (Prop_lut2_I1_O)        0.344    54.497 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_1/O
                         net (fo=1, routed)           0.000    54.497    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[31]
    SLICE_X11Y125        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.494    98.473    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y125        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/C
                         clock pessimism              0.560    99.033    
                         clock uncertainty           -0.140    98.893    
    SLICE_X11Y125        FDRE (Setup_fdre_C_D)        0.075    98.968    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]
  -------------------------------------------------------------------
                         required time                         98.968    
                         arrival time                         -54.497    
  -------------------------------------------------------------------
                         slack                                 44.471    

Slack (MET) :             44.576ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        5.287ns  (logic 1.313ns (24.835%)  route 3.974ns (75.165%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         3.075    52.669    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.124    52.793 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_6/O
                         net (fo=1, routed)           0.000    52.793    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_6_n_0
    SLICE_X3Y114         MUXF7 (Prop_muxf7_I1_O)      0.245    53.038 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3/O
                         net (fo=1, routed)           0.000    53.038    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3_n_0
    SLICE_X3Y114         MUXF8 (Prop_muxf8_I0_O)      0.104    53.142 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_2/O
                         net (fo=1, routed)           0.899    54.041    cpu/core_1/rom/de_ex_register_reg[reg_1_data][5]
    SLICE_X9Y115         LUT2 (Prop_lut2_I1_O)        0.316    54.357 r  cpu/core_1/rom/de_ex_register[reg_1_data][5]_i_1/O
                         net (fo=1, routed)           0.000    54.357    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[5]
    SLICE_X9Y115         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.502    98.481    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y115         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/C
                         clock pessimism              0.560    99.041    
                         clock uncertainty           -0.140    98.901    
    SLICE_X9Y115         FDRE (Setup_fdre_C_D)        0.032    98.933    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]
  -------------------------------------------------------------------
                         required time                         98.933    
                         arrival time                         -54.357    
  -------------------------------------------------------------------
                         slack                                 44.576    

Slack (MET) :             44.707ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.610ns (12.869%)  route 4.130ns (87.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    -0.930    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y124        FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=15, routed)          1.006     0.532    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][31]_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.154     0.686 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.124     3.810    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_24
    SLICE_X13Y111        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.505    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X13Y111        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/C  (IS_INVERTED)
                         clock pessimism              0.578    49.062    
                         clock uncertainty           -0.140    48.922    
    SLICE_X13Y111        FDRE (Setup_fdre_C_CE)      -0.405    48.517    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]
  -------------------------------------------------------------------
                         required time                         48.517    
                         arrival time                          -3.810    
  -------------------------------------------------------------------
                         slack                                 44.707    

Slack (MET) :             44.707ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.610ns (12.869%)  route 4.130ns (87.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    -0.930    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y124        FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=15, routed)          1.006     0.532    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][31]_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.154     0.686 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.124     3.810    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_24
    SLICE_X13Y111        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.505    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X13Y111        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][1]/C  (IS_INVERTED)
                         clock pessimism              0.578    49.062    
                         clock uncertainty           -0.140    48.922    
    SLICE_X13Y111        FDRE (Setup_fdre_C_CE)      -0.405    48.517    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][1]
  -------------------------------------------------------------------
                         required time                         48.517    
                         arrival time                          -3.810    
  -------------------------------------------------------------------
                         slack                                 44.707    

Slack (MET) :             44.737ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        5.240ns  (logic 1.298ns (24.773%)  route 3.942ns (75.227%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 98.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         2.617    52.210    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X5Y129         LUT6 (Prop_lut6_I4_O)        0.124    52.334 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][26]_i_7/O
                         net (fo=1, routed)           0.000    52.334    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][26]_i_7_n_0
    SLICE_X5Y129         MUXF7 (Prop_muxf7_I0_O)      0.212    52.546 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][26]_i_4/O
                         net (fo=1, routed)           0.000    52.546    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][26]_i_4_n_0
    SLICE_X5Y129         MUXF8 (Prop_muxf8_I1_O)      0.094    52.640 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][26]_i_2/O
                         net (fo=1, routed)           1.325    53.965    cpu/core_1/rom/de_ex_register_reg[reg_1_data][26]
    SLICE_X7Y126         LUT2 (Prop_lut2_I1_O)        0.344    54.309 r  cpu/core_1/rom/de_ex_register[reg_1_data][26]_i_1/O
                         net (fo=1, routed)           0.000    54.309    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[26]
    SLICE_X7Y126         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.572    98.551    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y126         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]/C
                         clock pessimism              0.560    99.111    
                         clock uncertainty           -0.140    98.971    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.075    99.046    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]
  -------------------------------------------------------------------
                         required time                         99.046    
                         arrival time                         -54.309    
  -------------------------------------------------------------------
                         slack                                 44.737    

Slack (MET) :             44.804ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.610ns (12.862%)  route 4.133ns (87.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 48.563 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    -0.930    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y124        FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=15, routed)          1.006     0.532    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][31]_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.154     0.686 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.126     3.812    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_24
    SLICE_X2Y113         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.584    48.563    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X2Y113         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][4]/C  (IS_INVERTED)
                         clock pessimism              0.560    49.123    
                         clock uncertainty           -0.140    48.983    
    SLICE_X2Y113         FDRE (Setup_fdre_C_CE)      -0.367    48.616    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][4]
  -------------------------------------------------------------------
                         required time                         48.616    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                 44.804    

Slack (MET) :             44.804ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.610ns (12.862%)  route 4.133ns (87.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 48.563 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    -0.930    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y124        FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=15, routed)          1.006     0.532    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][31]_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.154     0.686 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.126     3.812    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_24
    SLICE_X2Y113         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.584    48.563    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X2Y113         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][5]/C  (IS_INVERTED)
                         clock pessimism              0.560    49.123    
                         clock uncertainty           -0.140    48.983    
    SLICE_X2Y113         FDRE (Setup_fdre_C_CE)      -0.367    48.616    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][5]
  -------------------------------------------------------------------
                         required time                         48.616    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                 44.804    

Slack (MET) :             44.830ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        5.146ns  (logic 1.338ns (26.000%)  route 3.808ns (74.000%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 98.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.140ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.270ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         3.024    52.618    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X3Y128         LUT6 (Prop_lut6_I4_O)        0.124    52.742 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][30]_i_6/O
                         net (fo=1, routed)           0.000    52.742    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][30]_i_6_n_0
    SLICE_X3Y128         MUXF7 (Prop_muxf7_I1_O)      0.245    52.987 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][30]_i_3/O
                         net (fo=1, routed)           0.000    52.987    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][30]_i_3_n_0
    SLICE_X3Y128         MUXF8 (Prop_muxf8_I0_O)      0.104    53.091 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][30]_i_2/O
                         net (fo=1, routed)           0.784    53.875    cpu/core_1/rom/de_ex_register_reg[reg_1_data][30]
    SLICE_X7Y126         LUT2 (Prop_lut2_I1_O)        0.341    54.216 r  cpu/core_1/rom/de_ex_register[reg_1_data][30]_i_1/O
                         net (fo=1, routed)           0.000    54.216    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[30]
    SLICE_X7Y126         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.572    98.551    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y126         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]/C
                         clock pessimism              0.560    99.111    
                         clock uncertainty           -0.140    98.971    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.075    99.046    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]
  -------------------------------------------------------------------
                         required time                         99.046    
                         arrival time                         -54.216    
  -------------------------------------------------------------------
                         slack                                 44.830    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y108         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.306    cpu/led_device/D[1]
    SLICE_X1Y107         FDRE                                         r  cpu/led_device/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.870    -0.803    cpu/led_device/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/led_device/data_reg_reg[1]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.072    -0.479    cpu/led_device/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.594    -0.570    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y113         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.307    cpu/axi_interconnect/axi_slave_1/D[0]
    SLICE_X2Y112         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.867    -0.806    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X2Y112         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/C
                         clock pessimism              0.252    -0.554    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.059    -0.495    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.588    -0.576    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y120         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][13]/Q
                         net (fo=2, routed)           0.110    -0.325    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[13]
    SLICE_X4Y120         LUT3 (Prop_lut3_I1_O)        0.045    -0.280 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][13]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][13]
    SLICE_X4Y120         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.856    -0.816    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y120         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/C
                         clock pessimism              0.253    -0.563    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.092    -0.471    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.399%)  route 0.122ns (39.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.595    -0.569    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y111         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.122    -0.306    cpu/axi_interconnect/axi_master_1/read_data_reg_reg[10]_0[1]
    SLICE_X4Y111         LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg[3]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.866    -0.807    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X4Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
                         clock pessimism              0.251    -0.556    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.092    -0.464    cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.317%)  route 0.151ns (51.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y108         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.151    -0.275    cpu/led_device/D[3]
    SLICE_X0Y107         FDRE                                         r  cpu/led_device/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.870    -0.803    cpu/led_device/clk_cpu
    SLICE_X0Y107         FDRE                                         r  cpu/led_device/data_reg_reg[3]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.070    -0.481    cpu/led_device/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.576%)  route 0.137ns (42.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.596    -0.568    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X1Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/Q
                         net (fo=2, routed)           0.137    -0.290    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]_0[2]
    SLICE_X3Y111         LUT3 (Prop_lut3_I0_O)        0.045    -0.245 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[0]_i_1_n_0
    SLICE_X3Y111         FDSE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.869    -0.804    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y111         FDSE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X3Y111         FDSE (Hold_fdse_C_D)         0.091    -0.461    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.566%)  route 0.168ns (54.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.594    -0.570    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y113         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[9]/Q
                         net (fo=2, routed)           0.168    -0.261    cpu/axi_interconnect/axi_slave_1/D[9]
    SLICE_X1Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.869    -0.804    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X1Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[9]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.072    -0.480    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X1Y109         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.173    -0.253    cpu/led_device/D[9]
    SLICE_X1Y108         FDRE                                         r  cpu/led_device/data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.870    -0.803    cpu/led_device/clk_cpu
    SLICE_X1Y108         FDRE                                         r  cpu/led_device/data_reg_reg[9]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.076    -0.475    cpu/led_device/data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.153%)  route 0.171ns (54.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.595    -0.569    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y112         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[5]/Q
                         net (fo=2, routed)           0.171    -0.257    cpu/axi_interconnect/axi_slave_1/D[5]
    SLICE_X0Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.869    -0.804    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
                         clock pessimism              0.252    -0.552    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.070    -0.482    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.054%)  route 0.172ns (54.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.596    -0.568    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.172    -0.255    cpu/led_device/D[5]
    SLICE_X0Y107         FDRE                                         r  cpu/led_device/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.870    -0.803    cpu/led_device/clk_cpu
    SLICE_X0Y107         FDRE                                         r  cpu/led_device/data_reg_reg[5]/C
                         clock pessimism              0.252    -0.551    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.070    -0.481    cpu/led_device/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_clk_wiz_0_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   your_instance_name/inst/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         100.000     97.845     BUFHCE_X0Y24     your_instance_name/inst/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X4Y111     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y111     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X5Y111     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X4Y111     cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
Min Period        n/a     FDSE/C              n/a            1.000         100.000     99.000     SLICE_X3Y111     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X1Y111     cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X13Y120    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y125    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y125    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y125    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y125    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y126     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y126     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y126     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y126     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y126     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][29]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X7Y126     cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y121    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X11Y121    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X9Y125     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[12][20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X8Y113     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y126     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[3][31]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X3Y114     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[3][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X5Y130     cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[4][14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X13Y113    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[6][6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y128    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X15Y128    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[7][19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { your_instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   your_instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  your_instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0_1
  To Clock:  clk_cpu_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       44.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.200ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        5.691ns  (logic 1.270ns (22.315%)  route 4.421ns (77.685%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 98.476 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X13Y125        FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.459    49.529 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         3.264    52.793    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X3Y125         LUT5 (Prop_lut5_I2_O)        0.124    52.917 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][14]_i_5/O
                         net (fo=1, routed)           0.000    52.917    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][14]_i_5_n_0
    SLICE_X3Y125         MUXF7 (Prop_muxf7_I0_O)      0.238    53.155 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][14]_i_3/O
                         net (fo=1, routed)           0.000    53.155    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][14]_i_3_n_0
    SLICE_X3Y125         MUXF8 (Prop_muxf8_I0_O)      0.104    53.259 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][14]_i_2/O
                         net (fo=1, routed)           1.158    54.416    cpu/core_1/rom/de_ex_register_reg[reg_1_data][14]
    SLICE_X13Y120        LUT2 (Prop_lut2_I1_O)        0.345    54.761 r  cpu/core_1/rom/de_ex_register[reg_1_data][14]_i_1/O
                         net (fo=1, routed)           0.000    54.761    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[14]
    SLICE_X13Y120        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.497    98.476    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y120        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]/C
                         clock pessimism              0.560    99.036    
                         clock uncertainty           -0.149    98.886    
    SLICE_X13Y120        FDRE (Setup_fdre_C_D)        0.075    98.961    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]
  -------------------------------------------------------------------
                         required time                         98.961    
                         arrival time                         -54.761    
  -------------------------------------------------------------------
                         slack                                 44.200    

Slack (MET) :             44.438ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        5.417ns  (logic 1.313ns (24.238%)  route 4.104ns (75.762%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 98.484 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         3.071    52.665    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X15Y112        LUT6 (Prop_lut6_I4_O)        0.124    52.789 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_6/O
                         net (fo=1, routed)           0.000    52.789    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_6_n_0
    SLICE_X15Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    53.034 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_3/O
                         net (fo=1, routed)           0.000    53.034    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_3_n_0
    SLICE_X15Y112        MUXF8 (Prop_muxf8_I0_O)      0.104    53.138 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_2/O
                         net (fo=1, routed)           1.033    54.171    cpu/core_1/rom/de_ex_register_reg[reg_1_data][1]
    SLICE_X11Y115        LUT2 (Prop_lut2_I1_O)        0.316    54.487 r  cpu/core_1/rom/de_ex_register[reg_1_data][1]_i_1/O
                         net (fo=1, routed)           0.000    54.487    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[1]
    SLICE_X11Y115        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.505    98.484    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y115        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/C
                         clock pessimism              0.560    99.044    
                         clock uncertainty           -0.149    98.894    
    SLICE_X11Y115        FDRE (Setup_fdre_C_D)        0.031    98.925    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]
  -------------------------------------------------------------------
                         required time                         98.925    
                         arrival time                         -54.487    
  -------------------------------------------------------------------
                         slack                                 44.438    

Slack (MET) :             44.461ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        5.427ns  (logic 1.334ns (24.580%)  route 4.093ns (75.420%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         3.003    52.597    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X3Y126         LUT5 (Prop_lut5_I4_O)        0.124    52.721 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][31]_i_5/O
                         net (fo=1, routed)           0.000    52.721    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][31]_i_5_n_0
    SLICE_X3Y126         MUXF7 (Prop_muxf7_I0_O)      0.238    52.959 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_3/O
                         net (fo=1, routed)           0.000    52.959    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_3_n_0
    SLICE_X3Y126         MUXF8 (Prop_muxf8_I0_O)      0.104    53.063 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_2/O
                         net (fo=1, routed)           1.090    54.153    cpu/core_1/rom/de_ex_register_reg[reg_1_data][31]
    SLICE_X11Y125        LUT2 (Prop_lut2_I1_O)        0.344    54.497 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_1/O
                         net (fo=1, routed)           0.000    54.497    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[31]
    SLICE_X11Y125        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.494    98.473    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y125        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/C
                         clock pessimism              0.560    99.033    
                         clock uncertainty           -0.149    98.883    
    SLICE_X11Y125        FDRE (Setup_fdre_C_D)        0.075    98.958    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]
  -------------------------------------------------------------------
                         required time                         98.958    
                         arrival time                         -54.497    
  -------------------------------------------------------------------
                         slack                                 44.461    

Slack (MET) :             44.567ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        5.287ns  (logic 1.313ns (24.835%)  route 3.974ns (75.165%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         3.075    52.669    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.124    52.793 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_6/O
                         net (fo=1, routed)           0.000    52.793    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_6_n_0
    SLICE_X3Y114         MUXF7 (Prop_muxf7_I1_O)      0.245    53.038 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3/O
                         net (fo=1, routed)           0.000    53.038    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3_n_0
    SLICE_X3Y114         MUXF8 (Prop_muxf8_I0_O)      0.104    53.142 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_2/O
                         net (fo=1, routed)           0.899    54.041    cpu/core_1/rom/de_ex_register_reg[reg_1_data][5]
    SLICE_X9Y115         LUT2 (Prop_lut2_I1_O)        0.316    54.357 r  cpu/core_1/rom/de_ex_register[reg_1_data][5]_i_1/O
                         net (fo=1, routed)           0.000    54.357    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[5]
    SLICE_X9Y115         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.502    98.481    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y115         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/C
                         clock pessimism              0.560    99.041    
                         clock uncertainty           -0.149    98.891    
    SLICE_X9Y115         FDRE (Setup_fdre_C_D)        0.032    98.923    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]
  -------------------------------------------------------------------
                         required time                         98.923    
                         arrival time                         -54.357    
  -------------------------------------------------------------------
                         slack                                 44.567    

Slack (MET) :             44.697ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.610ns (12.869%)  route 4.130ns (87.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    -0.930    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y124        FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=15, routed)          1.006     0.532    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][31]_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.154     0.686 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.124     3.810    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_24
    SLICE_X13Y111        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.505    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X13Y111        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/C  (IS_INVERTED)
                         clock pessimism              0.578    49.062    
                         clock uncertainty           -0.149    48.912    
    SLICE_X13Y111        FDRE (Setup_fdre_C_CE)      -0.405    48.507    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]
  -------------------------------------------------------------------
                         required time                         48.507    
                         arrival time                          -3.810    
  -------------------------------------------------------------------
                         slack                                 44.697    

Slack (MET) :             44.697ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.610ns (12.869%)  route 4.130ns (87.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    -0.930    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y124        FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=15, routed)          1.006     0.532    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][31]_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.154     0.686 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.124     3.810    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_24
    SLICE_X13Y111        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.505    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X13Y111        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][1]/C  (IS_INVERTED)
                         clock pessimism              0.578    49.062    
                         clock uncertainty           -0.149    48.912    
    SLICE_X13Y111        FDRE (Setup_fdre_C_CE)      -0.405    48.507    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][1]
  -------------------------------------------------------------------
                         required time                         48.507    
                         arrival time                          -3.810    
  -------------------------------------------------------------------
                         slack                                 44.697    

Slack (MET) :             44.727ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        5.240ns  (logic 1.298ns (24.773%)  route 3.942ns (75.227%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 98.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         2.617    52.210    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X5Y129         LUT6 (Prop_lut6_I4_O)        0.124    52.334 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][26]_i_7/O
                         net (fo=1, routed)           0.000    52.334    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][26]_i_7_n_0
    SLICE_X5Y129         MUXF7 (Prop_muxf7_I0_O)      0.212    52.546 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][26]_i_4/O
                         net (fo=1, routed)           0.000    52.546    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][26]_i_4_n_0
    SLICE_X5Y129         MUXF8 (Prop_muxf8_I1_O)      0.094    52.640 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][26]_i_2/O
                         net (fo=1, routed)           1.325    53.965    cpu/core_1/rom/de_ex_register_reg[reg_1_data][26]
    SLICE_X7Y126         LUT2 (Prop_lut2_I1_O)        0.344    54.309 r  cpu/core_1/rom/de_ex_register[reg_1_data][26]_i_1/O
                         net (fo=1, routed)           0.000    54.309    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[26]
    SLICE_X7Y126         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.572    98.551    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y126         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]/C
                         clock pessimism              0.560    99.111    
                         clock uncertainty           -0.149    98.961    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.075    99.036    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]
  -------------------------------------------------------------------
                         required time                         99.036    
                         arrival time                         -54.309    
  -------------------------------------------------------------------
                         slack                                 44.727    

Slack (MET) :             44.794ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.610ns (12.862%)  route 4.133ns (87.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 48.563 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    -0.930    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y124        FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=15, routed)          1.006     0.532    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][31]_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.154     0.686 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.126     3.812    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_24
    SLICE_X2Y113         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.584    48.563    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X2Y113         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][4]/C  (IS_INVERTED)
                         clock pessimism              0.560    49.123    
                         clock uncertainty           -0.149    48.973    
    SLICE_X2Y113         FDRE (Setup_fdre_C_CE)      -0.367    48.606    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][4]
  -------------------------------------------------------------------
                         required time                         48.606    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                 44.794    

Slack (MET) :             44.794ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 fall@50.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.610ns (12.862%)  route 4.133ns (87.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 48.563 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    -0.930    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y124        FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=15, routed)          1.006     0.532    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][31]_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.154     0.686 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.126     3.812    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_24
    SLICE_X2Y113         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.584    48.563    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X2Y113         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][5]/C  (IS_INVERTED)
                         clock pessimism              0.560    49.123    
                         clock uncertainty           -0.149    48.973    
    SLICE_X2Y113         FDRE (Setup_fdre_C_CE)      -0.367    48.606    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][5]
  -------------------------------------------------------------------
                         required time                         48.606    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                 44.794    

Slack (MET) :             44.820ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0 rise@100.000ns - clk_cpu_clk_wiz_0_1 fall@50.000ns)
  Data Path Delay:        5.146ns  (logic 1.338ns (26.000%)  route 3.808ns (74.000%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 98.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         3.024    52.618    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X3Y128         LUT6 (Prop_lut6_I4_O)        0.124    52.742 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][30]_i_6/O
                         net (fo=1, routed)           0.000    52.742    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][30]_i_6_n_0
    SLICE_X3Y128         MUXF7 (Prop_muxf7_I1_O)      0.245    52.987 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][30]_i_3/O
                         net (fo=1, routed)           0.000    52.987    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][30]_i_3_n_0
    SLICE_X3Y128         MUXF8 (Prop_muxf8_I0_O)      0.104    53.091 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][30]_i_2/O
                         net (fo=1, routed)           0.784    53.875    cpu/core_1/rom/de_ex_register_reg[reg_1_data][30]
    SLICE_X7Y126         LUT2 (Prop_lut2_I1_O)        0.341    54.216 r  cpu/core_1/rom/de_ex_register[reg_1_data][30]_i_1/O
                         net (fo=1, routed)           0.000    54.216    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[30]
    SLICE_X7Y126         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.572    98.551    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y126         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]/C
                         clock pessimism              0.560    99.111    
                         clock uncertainty           -0.149    98.961    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.075    99.036    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]
  -------------------------------------------------------------------
                         required time                         99.036    
                         arrival time                         -54.216    
  -------------------------------------------------------------------
                         slack                                 44.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y108         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.306    cpu/led_device/D[1]
    SLICE_X1Y107         FDRE                                         r  cpu/led_device/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.870    -0.803    cpu/led_device/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/led_device/data_reg_reg[1]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.149    -0.402    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.072    -0.330    cpu/led_device/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.594    -0.570    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y113         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.307    cpu/axi_interconnect/axi_slave_1/D[0]
    SLICE_X2Y112         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.867    -0.806    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X2Y112         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.149    -0.405    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.059    -0.346    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.588    -0.576    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y120         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][13]/Q
                         net (fo=2, routed)           0.110    -0.325    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[13]
    SLICE_X4Y120         LUT3 (Prop_lut3_I1_O)        0.045    -0.280 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][13]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][13]
    SLICE_X4Y120         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.856    -0.816    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y120         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/C
                         clock pessimism              0.253    -0.563    
                         clock uncertainty            0.149    -0.414    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.092    -0.322    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.399%)  route 0.122ns (39.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.595    -0.569    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y111         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.122    -0.306    cpu/axi_interconnect/axi_master_1/read_data_reg_reg[10]_0[1]
    SLICE_X4Y111         LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg[3]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.866    -0.807    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X4Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.149    -0.407    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.092    -0.315    cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.317%)  route 0.151ns (51.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y108         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.151    -0.275    cpu/led_device/D[3]
    SLICE_X0Y107         FDRE                                         r  cpu/led_device/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.870    -0.803    cpu/led_device/clk_cpu
    SLICE_X0Y107         FDRE                                         r  cpu/led_device/data_reg_reg[3]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.149    -0.402    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.070    -0.332    cpu/led_device/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.576%)  route 0.137ns (42.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.596    -0.568    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X1Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/Q
                         net (fo=2, routed)           0.137    -0.290    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]_0[2]
    SLICE_X3Y111         LUT3 (Prop_lut3_I0_O)        0.045    -0.245 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[0]_i_1_n_0
    SLICE_X3Y111         FDSE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.869    -0.804    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y111         FDSE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.149    -0.403    
    SLICE_X3Y111         FDSE (Hold_fdse_C_D)         0.091    -0.312    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.566%)  route 0.168ns (54.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.594    -0.570    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y113         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[9]/Q
                         net (fo=2, routed)           0.168    -0.261    cpu/axi_interconnect/axi_slave_1/D[9]
    SLICE_X1Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.869    -0.804    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X1Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[9]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.149    -0.403    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.072    -0.331    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X1Y109         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.173    -0.253    cpu/led_device/D[9]
    SLICE_X1Y108         FDRE                                         r  cpu/led_device/data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.870    -0.803    cpu/led_device/clk_cpu
    SLICE_X1Y108         FDRE                                         r  cpu/led_device/data_reg_reg[9]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.149    -0.402    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.076    -0.326    cpu/led_device/data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.153%)  route 0.171ns (54.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.595    -0.569    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y112         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[5]/Q
                         net (fo=2, routed)           0.171    -0.257    cpu/axi_interconnect/axi_slave_1/D[5]
    SLICE_X0Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.869    -0.804    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.149    -0.403    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.070    -0.333    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0 rise@0.000ns - clk_cpu_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.054%)  route 0.172ns (54.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.596    -0.568    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.172    -0.255    cpu/led_device/D[5]
    SLICE_X0Y107         FDRE                                         r  cpu/led_device/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.870    -0.803    cpu/led_device/clk_cpu
    SLICE_X0Y107         FDRE                                         r  cpu/led_device/data_reg_reg[5]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.149    -0.402    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.070    -0.332    cpu/led_device/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.076    





---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_clk_wiz_0
  To Clock:  clk_cpu_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       44.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.200ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[16]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        5.691ns  (logic 1.270ns (22.315%)  route 4.421ns (77.685%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 98.476 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X13Y125        FDRE                                         r  cpu/core_1/rom/data_reg[16]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y125        FDRE (Prop_fdre_C_Q)         0.459    49.529 r  cpu/core_1/rom/data_reg[16]/Q
                         net (fo=129, routed)         3.264    52.793    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[1]
    SLICE_X3Y125         LUT5 (Prop_lut5_I2_O)        0.124    52.917 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][14]_i_5/O
                         net (fo=1, routed)           0.000    52.917    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][14]_i_5_n_0
    SLICE_X3Y125         MUXF7 (Prop_muxf7_I0_O)      0.238    53.155 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][14]_i_3/O
                         net (fo=1, routed)           0.000    53.155    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][14]_i_3_n_0
    SLICE_X3Y125         MUXF8 (Prop_muxf8_I0_O)      0.104    53.259 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][14]_i_2/O
                         net (fo=1, routed)           1.158    54.416    cpu/core_1/rom/de_ex_register_reg[reg_1_data][14]
    SLICE_X13Y120        LUT2 (Prop_lut2_I1_O)        0.345    54.761 r  cpu/core_1/rom/de_ex_register[reg_1_data][14]_i_1/O
                         net (fo=1, routed)           0.000    54.761    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[14]
    SLICE_X13Y120        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.497    98.476    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y120        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]/C
                         clock pessimism              0.560    99.036    
                         clock uncertainty           -0.149    98.886    
    SLICE_X13Y120        FDRE (Setup_fdre_C_D)        0.075    98.961    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][14]
  -------------------------------------------------------------------
                         required time                         98.961    
                         arrival time                         -54.761    
  -------------------------------------------------------------------
                         slack                                 44.200    

Slack (MET) :             44.438ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        5.417ns  (logic 1.313ns (24.238%)  route 4.104ns (75.762%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 98.484 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         3.071    52.665    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X15Y112        LUT6 (Prop_lut6_I4_O)        0.124    52.789 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_6/O
                         net (fo=1, routed)           0.000    52.789    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][1]_i_6_n_0
    SLICE_X15Y112        MUXF7 (Prop_muxf7_I1_O)      0.245    53.034 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_3/O
                         net (fo=1, routed)           0.000    53.034    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_3_n_0
    SLICE_X15Y112        MUXF8 (Prop_muxf8_I0_O)      0.104    53.138 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][1]_i_2/O
                         net (fo=1, routed)           1.033    54.171    cpu/core_1/rom/de_ex_register_reg[reg_1_data][1]
    SLICE_X11Y115        LUT2 (Prop_lut2_I1_O)        0.316    54.487 r  cpu/core_1/rom/de_ex_register[reg_1_data][1]_i_1/O
                         net (fo=1, routed)           0.000    54.487    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[1]
    SLICE_X11Y115        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.505    98.484    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y115        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]/C
                         clock pessimism              0.560    99.044    
                         clock uncertainty           -0.149    98.894    
    SLICE_X11Y115        FDRE (Setup_fdre_C_D)        0.031    98.925    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][1]
  -------------------------------------------------------------------
                         required time                         98.925    
                         arrival time                         -54.487    
  -------------------------------------------------------------------
                         slack                                 44.438    

Slack (MET) :             44.461ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        5.427ns  (logic 1.334ns (24.580%)  route 4.093ns (75.420%))
  Logic Levels:           4  (LUT2=1 LUT5=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 98.473 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         3.003    52.597    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X3Y126         LUT5 (Prop_lut5_I4_O)        0.124    52.721 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][31]_i_5/O
                         net (fo=1, routed)           0.000    52.721    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][31]_i_5_n_0
    SLICE_X3Y126         MUXF7 (Prop_muxf7_I0_O)      0.238    52.959 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_3/O
                         net (fo=1, routed)           0.000    52.959    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_3_n_0
    SLICE_X3Y126         MUXF8 (Prop_muxf8_I0_O)      0.104    53.063 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][31]_i_2/O
                         net (fo=1, routed)           1.090    54.153    cpu/core_1/rom/de_ex_register_reg[reg_1_data][31]
    SLICE_X11Y125        LUT2 (Prop_lut2_I1_O)        0.344    54.497 r  cpu/core_1/rom/de_ex_register[reg_1_data][31]_i_1/O
                         net (fo=1, routed)           0.000    54.497    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[31]
    SLICE_X11Y125        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.494    98.473    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X11Y125        FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]/C
                         clock pessimism              0.560    99.033    
                         clock uncertainty           -0.149    98.883    
    SLICE_X11Y125        FDRE (Setup_fdre_C_D)        0.075    98.958    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]
  -------------------------------------------------------------------
                         required time                         98.958    
                         arrival time                         -54.497    
  -------------------------------------------------------------------
                         slack                                 44.461    

Slack (MET) :             44.567ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        5.287ns  (logic 1.313ns (24.835%)  route 3.974ns (75.165%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.519ns = ( 98.481 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         3.075    52.669    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X3Y114         LUT6 (Prop_lut6_I4_O)        0.124    52.793 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_6/O
                         net (fo=1, routed)           0.000    52.793    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][5]_i_6_n_0
    SLICE_X3Y114         MUXF7 (Prop_muxf7_I1_O)      0.245    53.038 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3/O
                         net (fo=1, routed)           0.000    53.038    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_3_n_0
    SLICE_X3Y114         MUXF8 (Prop_muxf8_I0_O)      0.104    53.142 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][5]_i_2/O
                         net (fo=1, routed)           0.899    54.041    cpu/core_1/rom/de_ex_register_reg[reg_1_data][5]
    SLICE_X9Y115         LUT2 (Prop_lut2_I1_O)        0.316    54.357 r  cpu/core_1/rom/de_ex_register[reg_1_data][5]_i_1/O
                         net (fo=1, routed)           0.000    54.357    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[5]
    SLICE_X9Y115         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.502    98.481    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X9Y115         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]/C
                         clock pessimism              0.560    99.041    
                         clock uncertainty           -0.149    98.891    
    SLICE_X9Y115         FDRE (Setup_fdre_C_D)        0.032    98.923    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][5]
  -------------------------------------------------------------------
                         required time                         98.923    
                         arrival time                         -54.357    
  -------------------------------------------------------------------
                         slack                                 44.567    

Slack (MET) :             44.697ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.610ns (12.869%)  route 4.130ns (87.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    -0.930    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y124        FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=15, routed)          1.006     0.532    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][31]_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.154     0.686 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.124     3.810    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_24
    SLICE_X13Y111        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.505    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X13Y111        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]/C  (IS_INVERTED)
                         clock pessimism              0.578    49.062    
                         clock uncertainty           -0.149    48.912    
    SLICE_X13Y111        FDRE (Setup_fdre_C_CE)      -0.405    48.507    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][11]
  -------------------------------------------------------------------
                         required time                         48.507    
                         arrival time                          -3.810    
  -------------------------------------------------------------------
                         slack                                 44.697    

Slack (MET) :             44.697ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][1]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.740ns  (logic 0.610ns (12.869%)  route 4.130ns (87.131%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 48.484 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    -0.930    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y124        FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=15, routed)          1.006     0.532    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][31]_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.154     0.686 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.124     3.810    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_24
    SLICE_X13Y111        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.505    48.484    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X13Y111        FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][1]/C  (IS_INVERTED)
                         clock pessimism              0.578    49.062    
                         clock uncertainty           -0.149    48.912    
    SLICE_X13Y111        FDRE (Setup_fdre_C_CE)      -0.405    48.507    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][1]
  -------------------------------------------------------------------
                         required time                         48.507    
                         arrival time                          -3.810    
  -------------------------------------------------------------------
                         slack                                 44.697    

Slack (MET) :             44.727ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        5.240ns  (logic 1.298ns (24.773%)  route 3.942ns (75.227%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 98.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         2.617    52.210    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X5Y129         LUT6 (Prop_lut6_I4_O)        0.124    52.334 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][26]_i_7/O
                         net (fo=1, routed)           0.000    52.334    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][26]_i_7_n_0
    SLICE_X5Y129         MUXF7 (Prop_muxf7_I0_O)      0.212    52.546 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][26]_i_4/O
                         net (fo=1, routed)           0.000    52.546    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][26]_i_4_n_0
    SLICE_X5Y129         MUXF8 (Prop_muxf8_I1_O)      0.094    52.640 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][26]_i_2/O
                         net (fo=1, routed)           1.325    53.965    cpu/core_1/rom/de_ex_register_reg[reg_1_data][26]
    SLICE_X7Y126         LUT2 (Prop_lut2_I1_O)        0.344    54.309 r  cpu/core_1/rom/de_ex_register[reg_1_data][26]_i_1/O
                         net (fo=1, routed)           0.000    54.309    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[26]
    SLICE_X7Y126         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.572    98.551    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y126         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]/C
                         clock pessimism              0.560    99.111    
                         clock uncertainty           -0.149    98.961    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.075    99.036    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][26]
  -------------------------------------------------------------------
                         required time                         99.036    
                         arrival time                         -54.309    
  -------------------------------------------------------------------
                         slack                                 44.727    

Slack (MET) :             44.794ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][4]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.610ns (12.862%)  route 4.133ns (87.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 48.563 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    -0.930    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y124        FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=15, routed)          1.006     0.532    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][31]_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.154     0.686 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.126     3.812    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_24
    SLICE_X2Y113         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.584    48.563    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X2Y113         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][4]/C  (IS_INVERTED)
                         clock pessimism              0.560    49.123    
                         clock uncertainty           -0.149    48.973    
    SLICE_X2Y113         FDRE (Setup_fdre_C_CE)      -0.367    48.606    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][4]
  -------------------------------------------------------------------
                         required time                         48.606    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                 44.794    

Slack (MET) :             44.794ns  (required time - arrival time)
  Source:                 cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][5]/CE
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 fall@50.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.743ns  (logic 0.610ns (12.862%)  route 4.133ns (87.138%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 48.563 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.930ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    -2.636    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    -0.930    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X13Y124        FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y124        FDRE (Prop_fdre_C_Q)         0.456    -0.474 r  cpu/core_1/core_pipeline/mem_wb_register_reg[reg_wr_en]/Q
                         net (fo=15, routed)          1.006     0.532    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[15][31]_0
    SLICE_X13Y127        LUT5 (Prop_lut5_I0_O)        0.154     0.686 r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5][31]_i_1/O
                         net (fo=32, routed)          3.126     3.812    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file[5]_24
    SLICE_X2Y113         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    46.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    46.979 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.584    48.563    cpu/core_1/core_pipeline/stage_decode/register_file/clk_cpu
    SLICE_X2Y113         FDRE                                         r  cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][5]/C  (IS_INVERTED)
                         clock pessimism              0.560    49.123    
                         clock uncertainty           -0.149    48.973    
    SLICE_X2Y113         FDRE (Setup_fdre_C_CE)      -0.367    48.606    cpu/core_1/core_pipeline/stage_decode/register_file/reg_file_reg[5][5]
  -------------------------------------------------------------------
                         required time                         48.606    
                         arrival time                          -3.812    
  -------------------------------------------------------------------
                         slack                                 44.794    

Slack (MET) :             44.820ns  (required time - arrival time)
  Source:                 cpu/core_1/rom/data_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_cpu_clk_wiz_0_1 rise@100.000ns - clk_cpu_clk_wiz_0 fall@50.000ns)
  Data Path Delay:        5.146ns  (logic 1.338ns (26.000%)  route 3.808ns (74.000%))
  Logic Levels:           4  (LUT2=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 98.551 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.930ns = ( 49.070 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 fall edge)
                                                     50.000    50.000 f  
    E3                                                0.000    50.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    51.482 f  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    52.715    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    45.645 f  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.719    47.364    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    47.460 f  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.610    49.070    cpu/core_1/rom/clk_cpu
    SLICE_X12Y125        FDRE                                         r  cpu/core_1/rom/data_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.524    49.594 r  cpu/core_1/rom/data_reg[15]/Q
                         net (fo=129, routed)         3.024    52.618    cpu/core_1/core_pipeline/stage_decode/register_file/instruction_debug[0]
    SLICE_X3Y128         LUT6 (Prop_lut6_I4_O)        0.124    52.742 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][30]_i_6/O
                         net (fo=1, routed)           0.000    52.742    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register[reg_1_data][30]_i_6_n_0
    SLICE_X3Y128         MUXF7 (Prop_muxf7_I1_O)      0.245    52.987 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][30]_i_3/O
                         net (fo=1, routed)           0.000    52.987    cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][30]_i_3_n_0
    SLICE_X3Y128         MUXF8 (Prop_muxf8_I0_O)      0.104    53.091 r  cpu/core_1/core_pipeline/stage_decode/register_file/de_ex_register_reg[reg_1_data][30]_i_2/O
                         net (fo=1, routed)           0.784    53.875    cpu/core_1/rom/de_ex_register_reg[reg_1_data][30]
    SLICE_X7Y126         LUT2 (Prop_lut2_I1_O)        0.341    54.216 r  cpu/core_1/rom/de_ex_register[reg_1_data][30]_i_1/O
                         net (fo=1, routed)           0.000    54.216    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][31]_0[30]
    SLICE_X7Y126         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000   100.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.573    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    95.249 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.639    96.888    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    96.979 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         1.572    98.551    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X7Y126         FDRE                                         r  cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]/C
                         clock pessimism              0.560    99.111    
                         clock uncertainty           -0.149    98.961    
    SLICE_X7Y126         FDRE (Setup_fdre_C_D)        0.075    99.036    cpu/core_1/core_pipeline/de_ex_register_reg[reg_1_data][30]
  -------------------------------------------------------------------
                         required time                         99.036    
                         arrival time                         -54.216    
  -------------------------------------------------------------------
                         slack                                 44.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.076%)  route 0.120ns (45.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y108         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.120    -0.306    cpu/led_device/D[1]
    SLICE_X1Y107         FDRE                                         r  cpu/led_device/data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.870    -0.803    cpu/led_device/clk_cpu
    SLICE_X1Y107         FDRE                                         r  cpu/led_device/data_reg_reg[1]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.149    -0.402    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.072    -0.330    cpu/led_device/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.594    -0.570    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y113         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[0]/Q
                         net (fo=2, routed)           0.122    -0.307    cpu/axi_interconnect/axi_slave_1/D[0]
    SLICE_X2Y112         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.867    -0.806    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X2Y112         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]/C
                         clock pessimism              0.252    -0.554    
                         clock uncertainty            0.149    -0.405    
    SLICE_X2Y112         FDRE (Hold_fdre_C_D)         0.059    -0.346    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.346    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.824%)  route 0.110ns (37.176%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.588    -0.576    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X5Y120         FDRE                                         r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y120         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  cpu/core_1/core_pipeline/ex_mem_register_reg[alu_result][13]/Q
                         net (fo=2, routed)           0.110    -0.325    cpu/core_1/core_pipeline/stage_memory/data_out_mux/Q[13]
    SLICE_X4Y120         LUT3 (Prop_lut3_I1_O)        0.045    -0.280 r  cpu/core_1/core_pipeline/stage_memory/data_out_mux/mem_wb_register[mem_data][13]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    cpu/core_1/core_pipeline/mem_wb_register_next[mem_data][13]
    SLICE_X4Y120         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.856    -0.816    cpu/core_1/core_pipeline/clk_cpu
    SLICE_X4Y120         FDRE                                         r  cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]/C
                         clock pessimism              0.253    -0.563    
                         clock uncertainty            0.149    -0.414    
    SLICE_X4Y120         FDRE (Hold_fdre_C_D)         0.092    -0.322    cpu/core_1/core_pipeline/mem_wb_register_reg[mem_data][13]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.186ns (60.399%)  route 0.122ns (39.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.595    -0.569    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X5Y111         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cpu/axi_interconnect/axi_slave_1/FSM_onehot_read_state_reg_reg[2]/Q
                         net (fo=5, routed)           0.122    -0.306    cpu/axi_interconnect/axi_master_1/read_data_reg_reg[10]_0[1]
    SLICE_X4Y111         LUT2 (Prop_lut2_I1_O)        0.045    -0.261 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg[3]_i_1_n_0
    SLICE_X4Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.866    -0.807    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X4Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]/C
                         clock pessimism              0.251    -0.556    
                         clock uncertainty            0.149    -0.407    
    SLICE_X4Y111         FDRE (Hold_fdre_C_D)         0.092    -0.315    cpu/axi_interconnect/axi_master_1/FSM_onehot_read_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.141ns (48.317%)  route 0.151ns (51.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y108         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.151    -0.275    cpu/led_device/D[3]
    SLICE_X0Y107         FDRE                                         r  cpu/led_device/data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.870    -0.803    cpu/led_device/clk_cpu
    SLICE_X0Y107         FDRE                                         r  cpu/led_device/data_reg_reg[3]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.149    -0.402    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.070    -0.332    cpu/led_device/data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.576%)  route 0.137ns (42.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.596    -0.568    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X1Y111         FDRE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]/Q
                         net (fo=2, routed)           0.137    -0.290    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[4]_0[2]
    SLICE_X3Y111         LUT3 (Prop_lut3_I0_O)        0.045    -0.245 r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg[0]_i_1_n_0
    SLICE_X3Y111         FDSE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.869    -0.804    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y111         FDSE                                         r  cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.149    -0.403    
    SLICE_X3Y111         FDSE (Hold_fdse_C_D)         0.091    -0.312    cpu/axi_interconnect/axi_master_1/FSM_onehot_write_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.566%)  route 0.168ns (54.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.594    -0.570    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y113         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y113         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[9]/Q
                         net (fo=2, routed)           0.168    -0.261    cpu/axi_interconnect/axi_slave_1/D[9]
    SLICE_X1Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.869    -0.804    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X1Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[9]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.149    -0.403    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.072    -0.331    cpu/axi_interconnect/axi_slave_1/write_addr_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.865%)  route 0.173ns (55.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.597    -0.567    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X1Y109         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y109         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[9]/Q
                         net (fo=1, routed)           0.173    -0.253    cpu/led_device/D[9]
    SLICE_X1Y108         FDRE                                         r  cpu/led_device/data_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.870    -0.803    cpu/led_device/clk_cpu
    SLICE_X1Y108         FDRE                                         r  cpu/led_device/data_reg_reg[9]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.149    -0.402    
    SLICE_X1Y108         FDRE (Hold_fdre_C_D)         0.076    -0.326    cpu/led_device/data_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          0.326    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.153%)  route 0.171ns (54.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.595    -0.569    cpu/axi_interconnect/axi_master_1/clk_cpu
    SLICE_X3Y112         FDRE                                         r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  cpu/axi_interconnect/axi_master_1/write_addr_reg_reg[5]/Q
                         net (fo=2, routed)           0.171    -0.257    cpu/axi_interconnect/axi_slave_1/D[5]
    SLICE_X0Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.869    -0.804    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
                         clock pessimism              0.252    -0.552    
                         clock uncertainty            0.149    -0.403    
    SLICE_X0Y110         FDRE (Hold_fdre_C_D)         0.070    -0.333    cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cpu/led_device/data_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_clk_wiz_0_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_cpu_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_clk_wiz_0_1 rise@0.000ns - clk_cpu_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.054%)  route 0.172ns (54.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.803ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.499    -1.190    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.596    -0.568    cpu/axi_interconnect/axi_slave_1/clk_cpu
    SLICE_X0Y110         FDRE                                         r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  cpu/axi_interconnect/axi_slave_1/write_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.172    -0.255    cpu/led_device/D[5]
    SLICE_X0Y107         FDRE                                         r  cpu/led_device/data_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    your_instance_name/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  your_instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    your_instance_name/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  your_instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.544    -1.702    your_instance_name/inst/clk_cpu_clk_wiz_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  your_instance_name/inst/clkout1_buf/O
                         net (fo=762, routed)         0.870    -0.803    cpu/led_device/clk_cpu
    SLICE_X0Y107         FDRE                                         r  cpu/led_device/data_reg_reg[5]/C
                         clock pessimism              0.252    -0.551    
                         clock uncertainty            0.149    -0.402    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.070    -0.332    cpu/led_device/data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.076    





