xpm_memory.sv,systemverilog,xpm,../../../../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../../../../../Xilinx/Vivado/2019.2/data/ip/xpm/xpm_VCOMP.vhd,
ctr_ofdm.v,verilog,xil_defaultlib,../../../ip/ctr_fft_0/ctr_ofdm.srcs/sources_1/new/ctr_ofdm.v,
ctr_fft_0.v,verilog,xil_defaultlib,../../../ip/ctr_fft_0/sim/ctr_fft_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
