# RISK_V
A simple RISC-V CPU (Instruction Fetch &amp; Decode) implemented in Verilog and tested in Xilinx Vivado.  It features a Program Counter (PC), Instruction Memory (ROM), and an Instruction Decoder.
