{"vcs1":{"timestamp_begin":1678939072.175745544, "rt":0.42, "ut":0.18, "st":0.10}}
{"vcselab":{"timestamp_begin":1678939072.657936479, "rt":0.43, "ut":0.23, "st":0.10}}
{"link":{"timestamp_begin":1678939073.139314275, "rt":0.24, "ut":0.07, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678939071.862155658}
{"VCS_COMP_START_TIME": 1678939071.862155658}
{"VCS_COMP_END_TIME": 1678939073.450604546}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338972}}
{"stitch_vcselab": {"peak_mem": 238956}}
