; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple riscv64 -o - %s \
; RUN:     -mattr=+experimental-v,+experimental-zvlsseg | FileCheck %s

declare { <vscale x 1 x double>, <vscale x 1 x double> } @llvm.epi.vlseg2.indexed.nxv1f64(double *%a, <vscale x 1 x i64> %index, i64 %avl)

define <vscale x 1 x double> @test_vlseg2_f64(double *%a, <vscale x 1 x i64> %index, i64 %avl) nounwind {
; CHECK-LABEL: test_vlseg2_f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a1, a1, e64,m1,tu,mu
; CHECK-NEXT:    vlxseg2ei64.v v16, (a0), v16
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17
; CHECK-NEXT:    ret
  %x = call { <vscale x 1 x double>, <vscale x 1 x double> } @llvm.epi.vlseg2.indexed.nxv1f64(double* %a, <vscale x 1 x i64> %index, i64 %avl)
  %y = extractvalue { <vscale x 1 x double>, <vscale x 1 x double> } %x, 0
  ret <vscale x 1 x double> %y
}

declare void @llvm.epi.vsseg2.indexed.nxv1f64(<vscale x 1 x double> %first, <vscale x 1 x double> %second, double *%a, <vscale x 1 x i64> %index, i64 %avl)

define void @test_vsseg2_f64(<vscale x 1 x double> %first, <vscale x 1 x double> %second, double *%a, <vscale x 1 x i64> %index, i64 %avl) nounwind {
; CHECK-LABEL: test_vsseg2_f64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    # kill: def $v17 killed $v17 killed $v16_v17 def $v16_v17
; CHECK-NEXT:    vsetvli a1, a1, e64,m1,tu,mu
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17 def $v16_v17
; CHECK-NEXT:    vsxseg2ei64.v v16, (a0), v18
; CHECK-NEXT:    ret
  call void @llvm.epi.vsseg2.indexed.nxv1f64(<vscale x 1 x double> %first, <vscale x 1 x double> %second, double *%a, <vscale x 1 x i64> %index, i64 %avl)
  ret void
}


declare { <vscale x 2 x float>, <vscale x 2 x float> } @llvm.epi.vlseg2.indexed.nxv2f32(float *%a, <vscale x 2 x i32> %index, i64 %avl)

define <vscale x 2 x float> @test_vlseg2_f32(float *%a, <vscale x 2 x i32> %index, i64 %avl) nounwind {
; CHECK-LABEL: test_vlseg2_f32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a1, a1, e32,m1,tu,mu
; CHECK-NEXT:    vlxseg2ei32.v v16, (a0), v16
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17
; CHECK-NEXT:    ret
  %x = call { <vscale x 2 x float>, <vscale x 2 x float> } @llvm.epi.vlseg2.indexed.nxv2f32(float* %a, <vscale x 2 x i32> %index, i64 %avl)
  %y = extractvalue { <vscale x 2 x float>, <vscale x 2 x float> } %x, 0
  ret <vscale x 2 x float> %y
}

declare void @llvm.epi.vsseg2.indexed.nxv2f32(<vscale x 2 x float> %first, <vscale x 2 x float> %second, float *%a, <vscale x 2 x i32> %index, i64 %avl)

define void @test_vsseg2_f32(<vscale x 2 x float> %first, <vscale x 2 x float> %second, float *%a, <vscale x 2 x i32> %index, i64 %avl) nounwind {
; CHECK-LABEL: test_vsseg2_f32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    # kill: def $v17 killed $v17 killed $v16_v17 def $v16_v17
; CHECK-NEXT:    vsetvli a1, a1, e32,m1,tu,mu
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17 def $v16_v17
; CHECK-NEXT:    vsxseg2ei32.v v16, (a0), v18
; CHECK-NEXT:    ret
  call void @llvm.epi.vsseg2.indexed.nxv2f32(<vscale x 2 x float> %first, <vscale x 2 x float> %second, float *%a, <vscale x 2 x i32> %index, i64 %avl)
  ret void
}


declare { <vscale x 1 x i64>, <vscale x 1 x i64> } @llvm.epi.vlseg2.indexed.nxv1i64(i64 *%a, <vscale x 1 x i64> %index, i64 %avl)

define <vscale x 1 x i64> @test_vlseg2_i64(i64 *%a, <vscale x 1 x i64> %index, i64 %avl) nounwind {
; CHECK-LABEL: test_vlseg2_i64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a1, a1, e64,m1,tu,mu
; CHECK-NEXT:    vlxseg2ei64.v v16, (a0), v16
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17
; CHECK-NEXT:    ret
  %x = call { <vscale x 1 x i64>, <vscale x 1 x i64> } @llvm.epi.vlseg2.indexed.nxv1i64(i64* %a, <vscale x 1 x i64> %index, i64 %avl)
  %y = extractvalue { <vscale x 1 x i64>, <vscale x 1 x i64> } %x, 0
  ret <vscale x 1 x i64> %y
}

declare void @llvm.epi.vsseg2.indexed.nxv1i64(<vscale x 1 x i64> %first, <vscale x 1 x i64> %second, i64 *%a, <vscale x 1 x i64> %index, i64 %avl)

define void @test_vsseg2_i64(<vscale x 1 x i64> %first, <vscale x 1 x i64> %second, i64 *%a, <vscale x 1 x i64> %index, i64 %avl) nounwind {
; CHECK-LABEL: test_vsseg2_i64:
; CHECK:       # %bb.0:
; CHECK-NEXT:    # kill: def $v17 killed $v17 killed $v16_v17 def $v16_v17
; CHECK-NEXT:    vsetvli a1, a1, e64,m1,tu,mu
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17 def $v16_v17
; CHECK-NEXT:    vsxseg2ei64.v v16, (a0), v18
; CHECK-NEXT:    ret
  call void @llvm.epi.vsseg2.indexed.nxv1i64(<vscale x 1 x i64> %first, <vscale x 1 x i64> %second, i64 *%a, <vscale x 1 x i64> %index, i64 %avl)
  ret void
}


declare { <vscale x 2 x i32>, <vscale x 2 x i32> } @llvm.epi.vlseg2.indexed.nxv2i32(i32 *%a, <vscale x 2 x i32> %index, i64 %avl)

define <vscale x 2 x i32> @test_vlseg2_i32(i32 *%a, <vscale x 2 x i32> %index, i64 %avl) nounwind {
; CHECK-LABEL: test_vlseg2_i32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a1, a1, e32,m1,tu,mu
; CHECK-NEXT:    vlxseg2ei32.v v16, (a0), v16
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17
; CHECK-NEXT:    ret
  %x = call { <vscale x 2 x i32>, <vscale x 2 x i32> } @llvm.epi.vlseg2.indexed.nxv2i32(i32* %a, <vscale x 2 x i32> %index, i64 %avl)
  %y = extractvalue { <vscale x 2 x i32>, <vscale x 2 x i32> } %x, 0
  ret <vscale x 2 x i32> %y
}

declare void @llvm.epi.vsseg2.indexed.nxv2i32(<vscale x 2 x i32> %first, <vscale x 2 x i32> %second, i32 *%a, <vscale x 2 x i32> %index, i64 %avl)

define void @test_vsseg2_i32(<vscale x 2 x i32> %first, <vscale x 2 x i32> %second, i32 *%a, <vscale x 2 x i32> %index, i64 %avl) nounwind {
; CHECK-LABEL: test_vsseg2_i32:
; CHECK:       # %bb.0:
; CHECK-NEXT:    # kill: def $v17 killed $v17 killed $v16_v17 def $v16_v17
; CHECK-NEXT:    vsetvli a1, a1, e32,m1,tu,mu
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17 def $v16_v17
; CHECK-NEXT:    vsxseg2ei32.v v16, (a0), v18
; CHECK-NEXT:    ret
  call void @llvm.epi.vsseg2.indexed.nxv2i32(<vscale x 2 x i32> %first, <vscale x 2 x i32> %second, i32 *%a, <vscale x 2 x i32> %index, i64 %avl)
  ret void
}


declare { <vscale x 4 x i16>, <vscale x 4 x i16> } @llvm.epi.vlseg2.indexed.nxv4i16(i16 *%a, <vscale x 4 x i16> %index, i64 %avl)

define <vscale x 4 x i16> @test_vlseg2_i16(i16 *%a, <vscale x 4 x i16> %index, i64 %avl) nounwind {
; CHECK-LABEL: test_vlseg2_i16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a1, a1, e16,m1,tu,mu
; CHECK-NEXT:    vlxseg2ei16.v v16, (a0), v16
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17
; CHECK-NEXT:    ret
  %x = call { <vscale x 4 x i16>, <vscale x 4 x i16> } @llvm.epi.vlseg2.indexed.nxv4i16(i16* %a, <vscale x 4 x i16> %index, i64 %avl)
  %y = extractvalue { <vscale x 4 x i16>, <vscale x 4 x i16> } %x, 0
  ret <vscale x 4 x i16> %y
}

declare void @llvm.epi.vsseg2.indexed.nxv4i16(<vscale x 4 x i16> %first, <vscale x 4 x i16> %second, i16 *%a, <vscale x 4 x i16> %index, i64 %avl)

define void @test_vsseg2_i16(<vscale x 4 x i16> %first, <vscale x 4 x i16> %second, i16 *%a, <vscale x 4 x i16> %index, i64 %avl) nounwind {
; CHECK-LABEL: test_vsseg2_i16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    # kill: def $v17 killed $v17 killed $v16_v17 def $v16_v17
; CHECK-NEXT:    vsetvli a1, a1, e16,m1,tu,mu
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17 def $v16_v17
; CHECK-NEXT:    vsxseg2ei16.v v16, (a0), v18
; CHECK-NEXT:    ret
  call void @llvm.epi.vsseg2.indexed.nxv4i16(<vscale x 4 x i16> %first, <vscale x 4 x i16> %second, i16 *%a, <vscale x 4 x i16> %index, i64 %avl)
  ret void
}


declare { <vscale x 8 x i8>, <vscale x 8 x i8> } @llvm.epi.vlseg2.indexed.nxv8i8(i8 *%a, <vscale x 8 x i8> %index, i64 %avl)

define <vscale x 8 x i8> @test_vlseg2_i8(i8 *%a, <vscale x 8 x i8> %index, i64 %avl) nounwind {
; CHECK-LABEL: test_vlseg2_i8:
; CHECK:       # %bb.0:
; CHECK-NEXT:    vsetvli a1, a1, e8,m1,tu,mu
; CHECK-NEXT:    vlxseg2ei8.v v16, (a0), v16
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17
; CHECK-NEXT:    ret
  %x = call { <vscale x 8 x i8>, <vscale x 8 x i8> } @llvm.epi.vlseg2.indexed.nxv8i8(i8* %a, <vscale x 8 x i8> %index, i64 %avl)
  %y = extractvalue { <vscale x 8 x i8>, <vscale x 8 x i8> } %x, 0
  ret <vscale x 8 x i8> %y
}

declare void @llvm.epi.vsseg2.indexed.nxv8i8(<vscale x 8 x i8> %first, <vscale x 8 x i8> %second, i8 *%a, <vscale x 8 x i8> %index, i64 %avl)

define void @test_vsseg2_i8(<vscale x 8 x i8> %first, <vscale x 8 x i8> %second, i8 *%a, <vscale x 8 x i8> %index, i64 %avl) nounwind {
; CHECK-LABEL: test_vsseg2_i8:
; CHECK:       # %bb.0:
; CHECK-NEXT:    # kill: def $v17 killed $v17 killed $v16_v17 def $v16_v17
; CHECK-NEXT:    vsetvli a1, a1, e8,m1,tu,mu
; CHECK-NEXT:    # kill: def $v16 killed $v16 killed $v16_v17 def $v16_v17
; CHECK-NEXT:    vsxseg2ei8.v v16, (a0), v18
; CHECK-NEXT:    ret
  call void @llvm.epi.vsseg2.indexed.nxv8i8(<vscale x 8 x i8> %first, <vscale x 8 x i8> %second, i8 *%a, <vscale x 8 x i8> %index, i64 %avl)
  ret void
}
