# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CA1.srcs/sources_1/ip/mult_gen_0/sim/mult_gen_0.vhd" \
"../../../../CA1.srcs/sources_1/new/1.vhd" \
"../../../../CA1.srcs/sim_1/new/tb.vhd" \

# Do not sort compile order
nosort
