<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>STM32LIB: STM32LIB::reg::USART2::CR3 Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">STM32LIB
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b.html">STM32LIB</a></li><li class="navelem"><a class="el" href="namespace_s_t_m32_l_i_b_1_1reg.html">reg</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2.html">USART2</a></li><li class="navelem"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html">CR3</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">STM32LIB::reg::USART2::CR3 Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>Control register 3.  
 <a href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr class="memitem:aa54c79b2d36427eef175ff8978038d3b"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#aa54c79b2d36427eef175ff8978038d3b">WUFIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 22, 1 &gt;</td></tr>
<tr class="memdesc:aa54c79b2d36427eef175ff8978038d3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup from Stop mode interrupt enable.  <a href="#aa54c79b2d36427eef175ff8978038d3b">More...</a><br /></td></tr>
<tr class="separator:aa54c79b2d36427eef175ff8978038d3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb72cd4e0c50766bcb8dbb2a0e872538"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#aeb72cd4e0c50766bcb8dbb2a0e872538">WUS</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 20, 2 &gt;</td></tr>
<tr class="memdesc:aeb72cd4e0c50766bcb8dbb2a0e872538"><td class="mdescLeft">&#160;</td><td class="mdescRight">Wakeup from Stop mode interrupt flag selection.  <a href="#aeb72cd4e0c50766bcb8dbb2a0e872538">More...</a><br /></td></tr>
<tr class="separator:aeb72cd4e0c50766bcb8dbb2a0e872538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3184f8a45560b01f3929bc76e70ffeef"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#a3184f8a45560b01f3929bc76e70ffeef">SCARCNT</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 17, 3 &gt;</td></tr>
<tr class="memdesc:a3184f8a45560b01f3929bc76e70ffeef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smartcard auto-retry count.  <a href="#a3184f8a45560b01f3929bc76e70ffeef">More...</a><br /></td></tr>
<tr class="separator:a3184f8a45560b01f3929bc76e70ffeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad79312f9f4d16766bc9d76979ce3ecc5"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#ad79312f9f4d16766bc9d76979ce3ecc5">DEP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 15, 1 &gt;</td></tr>
<tr class="memdesc:ad79312f9f4d16766bc9d76979ce3ecc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Driver enable polarity selection.  <a href="#ad79312f9f4d16766bc9d76979ce3ecc5">More...</a><br /></td></tr>
<tr class="separator:ad79312f9f4d16766bc9d76979ce3ecc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f94c06b3b82c87b7b3a23e96771ef2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#ae9f94c06b3b82c87b7b3a23e96771ef2">DEM</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 14, 1 &gt;</td></tr>
<tr class="memdesc:ae9f94c06b3b82c87b7b3a23e96771ef2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Driver enable mode.  <a href="#ae9f94c06b3b82c87b7b3a23e96771ef2">More...</a><br /></td></tr>
<tr class="separator:ae9f94c06b3b82c87b7b3a23e96771ef2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeec68005d47b6028b95e3708cadb15b2"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#aeec68005d47b6028b95e3708cadb15b2">DDRE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 13, 1 &gt;</td></tr>
<tr class="memdesc:aeec68005d47b6028b95e3708cadb15b2"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> Disable on Reception Error.  <a href="#aeec68005d47b6028b95e3708cadb15b2">More...</a><br /></td></tr>
<tr class="separator:aeec68005d47b6028b95e3708cadb15b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a485ac6bd9acddee0647b4ae4c77d0507"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#a485ac6bd9acddee0647b4ae4c77d0507">OVRDIS</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 12, 1 &gt;</td></tr>
<tr class="memdesc:a485ac6bd9acddee0647b4ae4c77d0507"><td class="mdescLeft">&#160;</td><td class="mdescRight">Overrun Disable.  <a href="#a485ac6bd9acddee0647b4ae4c77d0507">More...</a><br /></td></tr>
<tr class="separator:a485ac6bd9acddee0647b4ae4c77d0507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af55da457df777d737be0ed129421d1c4"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#af55da457df777d737be0ed129421d1c4">ONEBIT</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 11, 1 &gt;</td></tr>
<tr class="memdesc:af55da457df777d737be0ed129421d1c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">One sample bit method enable.  <a href="#af55da457df777d737be0ed129421d1c4">More...</a><br /></td></tr>
<tr class="separator:af55da457df777d737be0ed129421d1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab460cd6752b92f0feec381b7e19c027c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#ab460cd6752b92f0feec381b7e19c027c">CTSIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 10, 1 &gt;</td></tr>
<tr class="memdesc:ab460cd6752b92f0feec381b7e19c027c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTS interrupt enable.  <a href="#ab460cd6752b92f0feec381b7e19c027c">More...</a><br /></td></tr>
<tr class="separator:ab460cd6752b92f0feec381b7e19c027c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9719bc15726d4db1c2d62c3f42a4b1ed"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#a9719bc15726d4db1c2d62c3f42a4b1ed">CTSE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 9, 1 &gt;</td></tr>
<tr class="memdesc:a9719bc15726d4db1c2d62c3f42a4b1ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">CTS enable.  <a href="#a9719bc15726d4db1c2d62c3f42a4b1ed">More...</a><br /></td></tr>
<tr class="separator:a9719bc15726d4db1c2d62c3f42a4b1ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf8cdb5ce18d7fba22eb3817edccd45c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#abf8cdb5ce18d7fba22eb3817edccd45c">RTSE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 8, 1 &gt;</td></tr>
<tr class="memdesc:abf8cdb5ce18d7fba22eb3817edccd45c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RTS enable.  <a href="#abf8cdb5ce18d7fba22eb3817edccd45c">More...</a><br /></td></tr>
<tr class="separator:abf8cdb5ce18d7fba22eb3817edccd45c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76f21cb9fdf99b73fe2c848b0d63258f"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#a76f21cb9fdf99b73fe2c848b0d63258f">DMAT</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 7, 1 &gt;</td></tr>
<tr class="memdesc:a76f21cb9fdf99b73fe2c848b0d63258f"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> enable transmitter.  <a href="#a76f21cb9fdf99b73fe2c848b0d63258f">More...</a><br /></td></tr>
<tr class="separator:a76f21cb9fdf99b73fe2c848b0d63258f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55d97d4f65ee11fff0b0e28e5b70bc57"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#a55d97d4f65ee11fff0b0e28e5b70bc57">DMAR</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 6, 1 &gt;</td></tr>
<tr class="memdesc:a55d97d4f65ee11fff0b0e28e5b70bc57"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> enable receiver.  <a href="#a55d97d4f65ee11fff0b0e28e5b70bc57">More...</a><br /></td></tr>
<tr class="separator:a55d97d4f65ee11fff0b0e28e5b70bc57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aefde8a63eea38b4faa8e425fa445d434"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#aefde8a63eea38b4faa8e425fa445d434">SCEN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 5, 1 &gt;</td></tr>
<tr class="memdesc:aefde8a63eea38b4faa8e425fa445d434"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smartcard mode enable.  <a href="#aefde8a63eea38b4faa8e425fa445d434">More...</a><br /></td></tr>
<tr class="separator:aefde8a63eea38b4faa8e425fa445d434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58b152162a841011bf582645b2a37084"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#a58b152162a841011bf582645b2a37084">NACK</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 4, 1 &gt;</td></tr>
<tr class="memdesc:a58b152162a841011bf582645b2a37084"><td class="mdescLeft">&#160;</td><td class="mdescRight">Smartcard NACK enable.  <a href="#a58b152162a841011bf582645b2a37084">More...</a><br /></td></tr>
<tr class="separator:a58b152162a841011bf582645b2a37084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64873a8c0739ac8f3c80bc16e98da82c"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#a64873a8c0739ac8f3c80bc16e98da82c">HDSEL</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 3, 1 &gt;</td></tr>
<tr class="memdesc:a64873a8c0739ac8f3c80bc16e98da82c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Half-duplex selection.  <a href="#a64873a8c0739ac8f3c80bc16e98da82c">More...</a><br /></td></tr>
<tr class="separator:a64873a8c0739ac8f3c80bc16e98da82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab96ddbd09660ff7b5f0da130c07b017d"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#ab96ddbd09660ff7b5f0da130c07b017d">IRLP</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 2, 1 &gt;</td></tr>
<tr class="memdesc:ab96ddbd09660ff7b5f0da130c07b017d"><td class="mdescLeft">&#160;</td><td class="mdescRight">IrDA low-power.  <a href="#ab96ddbd09660ff7b5f0da130c07b017d">More...</a><br /></td></tr>
<tr class="separator:ab96ddbd09660ff7b5f0da130c07b017d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59a4613adc1148ec5e830f0415247fad"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#a59a4613adc1148ec5e830f0415247fad">IREN</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 1, 1 &gt;</td></tr>
<tr class="memdesc:a59a4613adc1148ec5e830f0415247fad"><td class="mdescLeft">&#160;</td><td class="mdescRight">IrDA mode enable.  <a href="#a59a4613adc1148ec5e830f0415247fad">More...</a><br /></td></tr>
<tr class="separator:a59a4613adc1148ec5e830f0415247fad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca22dba1edf0b62667d0f16d95ef6744"><td class="memItemLeft" align="right" valign="top">using&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#aca22dba1edf0b62667d0f16d95ef6744">EIE</a> = <a class="el" href="structreg__t.html">reg_t</a>&lt; <a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 0, 1 &gt;</td></tr>
<tr class="memdesc:aca22dba1edf0b62667d0f16d95ef6744"><td class="mdescLeft">&#160;</td><td class="mdescRight">Error interrupt enable.  <a href="#aca22dba1edf0b62667d0f16d95ef6744">More...</a><br /></td></tr>
<tr class="separator:aca22dba1edf0b62667d0f16d95ef6744"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Control register 3. </p>
</div><h2 class="groupheader">Member Typedef Documentation</h2>
<a class="anchor" id="aa54c79b2d36427eef175ff8978038d3b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#aa54c79b2d36427eef175ff8978038d3b">STM32LIB::reg::USART2::CR3::WUFIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 22, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup from Stop mode interrupt enable. </p>

</div>
</div>
<a class="anchor" id="aeb72cd4e0c50766bcb8dbb2a0e872538"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#aeb72cd4e0c50766bcb8dbb2a0e872538">STM32LIB::reg::USART2::CR3::WUS</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 20, 2&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Wakeup from Stop mode interrupt flag selection. </p>

</div>
</div>
<a class="anchor" id="a3184f8a45560b01f3929bc76e70ffeef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#a3184f8a45560b01f3929bc76e70ffeef">STM32LIB::reg::USART2::CR3::SCARCNT</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 17, 3&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Smartcard auto-retry count. </p>

</div>
</div>
<a class="anchor" id="ad79312f9f4d16766bc9d76979ce3ecc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#ad79312f9f4d16766bc9d76979ce3ecc5">STM32LIB::reg::USART2::CR3::DEP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 15, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Driver enable polarity selection. </p>

</div>
</div>
<a class="anchor" id="ae9f94c06b3b82c87b7b3a23e96771ef2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#ae9f94c06b3b82c87b7b3a23e96771ef2">STM32LIB::reg::USART2::CR3::DEM</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 14, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Driver enable mode. </p>

</div>
</div>
<a class="anchor" id="aeec68005d47b6028b95e3708cadb15b2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#aeec68005d47b6028b95e3708cadb15b2">STM32LIB::reg::USART2::CR3::DDRE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 13, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> Disable on Reception Error. </p>

</div>
</div>
<a class="anchor" id="a485ac6bd9acddee0647b4ae4c77d0507"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#a485ac6bd9acddee0647b4ae4c77d0507">STM32LIB::reg::USART2::CR3::OVRDIS</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 12, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Overrun Disable. </p>

</div>
</div>
<a class="anchor" id="af55da457df777d737be0ed129421d1c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#af55da457df777d737be0ed129421d1c4">STM32LIB::reg::USART2::CR3::ONEBIT</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 11, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>One sample bit method enable. </p>

</div>
</div>
<a class="anchor" id="ab460cd6752b92f0feec381b7e19c027c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#ab460cd6752b92f0feec381b7e19c027c">STM32LIB::reg::USART2::CR3::CTSIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 10, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CTS interrupt enable. </p>

</div>
</div>
<a class="anchor" id="a9719bc15726d4db1c2d62c3f42a4b1ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#a9719bc15726d4db1c2d62c3f42a4b1ed">STM32LIB::reg::USART2::CR3::CTSE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 9, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>CTS enable. </p>

</div>
</div>
<a class="anchor" id="abf8cdb5ce18d7fba22eb3817edccd45c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#abf8cdb5ce18d7fba22eb3817edccd45c">STM32LIB::reg::USART2::CR3::RTSE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 8, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>RTS enable. </p>

</div>
</div>
<a class="anchor" id="a76f21cb9fdf99b73fe2c848b0d63258f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#a76f21cb9fdf99b73fe2c848b0d63258f">STM32LIB::reg::USART2::CR3::DMAT</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 7, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> enable transmitter. </p>

</div>
</div>
<a class="anchor" id="a55d97d4f65ee11fff0b0e28e5b70bc57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#a55d97d4f65ee11fff0b0e28e5b70bc57">STM32LIB::reg::USART2::CR3::DMAR</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 6, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_d_m_a.html" title="DMA controller. ">DMA</a> enable receiver. </p>

</div>
</div>
<a class="anchor" id="aefde8a63eea38b4faa8e425fa445d434"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#aefde8a63eea38b4faa8e425fa445d434">STM32LIB::reg::USART2::CR3::SCEN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 5, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Smartcard mode enable. </p>

</div>
</div>
<a class="anchor" id="a58b152162a841011bf582645b2a37084"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#a58b152162a841011bf582645b2a37084">STM32LIB::reg::USART2::CR3::NACK</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 4, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Smartcard NACK enable. </p>

</div>
</div>
<a class="anchor" id="a64873a8c0739ac8f3c80bc16e98da82c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#a64873a8c0739ac8f3c80bc16e98da82c">STM32LIB::reg::USART2::CR3::HDSEL</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 3, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Half-duplex selection. </p>

</div>
</div>
<a class="anchor" id="ab96ddbd09660ff7b5f0da130c07b017d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#ab96ddbd09660ff7b5f0da130c07b017d">STM32LIB::reg::USART2::CR3::IRLP</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 2, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IrDA low-power. </p>

</div>
</div>
<a class="anchor" id="a59a4613adc1148ec5e830f0415247fad"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#a59a4613adc1148ec5e830f0415247fad">STM32LIB::reg::USART2::CR3::IREN</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 1, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>IrDA mode enable. </p>

</div>
</div>
<a class="anchor" id="aca22dba1edf0b62667d0f16d95ef6744"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">using <a class="el" href="struct_s_t_m32_l_i_b_1_1reg_1_1_u_s_a_r_t2_1_1_c_r3.html#aca22dba1edf0b62667d0f16d95ef6744">STM32LIB::reg::USART2::CR3::EIE</a> =  <a class="el" href="structreg__t.html">reg_t</a>&lt;<a class="el" href="structrw__t.html">rw_t</a>, 0X40004408, 0, 1&gt;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Error interrupt enable. </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>stm32Lib/HAL/RegisterAccess/MCU/hpp/<a class="el" href="_s_t_m32_f030_8hpp_source.html">STM32F030.hpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Jun 13 2015 17:24:17 for STM32LIB by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.9.1
</small></address>
</body>
</html>
