/* _LWRM_COPYRIGHT_BEGIN_
 *
 * Copyright 2003-2012 by LWPU Corporation.  All rights reserved.  All
 * information contained herein is proprietary and confidential to LWPU
 * Corporation.  Any use, reproduction, or disclosure without the written
 * permission of LWPU Corporation is prohibited.
 *
 * _LWRM_COPYRIGHT_END_
 */

/* This file is autogenerated by ref2h.pl.  Do not edit */
//
// Copyright (c) 2011 LWPU Corporation.
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimer.
//
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimer in the documentation
// and/or other materials provided with the distribution.
//
// Neither the name of the LWPU Corporation nor the names of its contributors
// may be used to endorse or promote products derived from this software
// without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
// AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
// ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROLWREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
// INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
// CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
// ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
// POSSIBILITY OF SUCH DAMAGE.
//

//
// DO NOT EDIT - generated by simspec!
//

#ifndef ___ARISP_H_INC_
#define ___ARISP_H_INC_
#define LW_ISP_H_IN     14
#define LW_ISP_V_IN     14
#define LW_ISP_OB_IN    4
#define LW_ISP_PIXEL_IN 25
#define LW_ISP_PIXEL_BAYER3D    14
#define LW_ISP_FCN_MEM_SIZE     1200
#define LW_ISP_SENSOR_DIBIT     12
#define LW_ISP_BAYER_DIBIT      10
#define LW_ISP_BAYER_DIMAX      1023
#define LW_ISP_STACK_DIBIT      12
#define LW_ISP_PIXEL_DIMAX      1023
#define LW_ISP_PIXEL_DIBIT      10
#define LW_ISP_DEM_DPBIT        10
#define LW_ISP_OB_KBIT  4
#define LW_ISP_OB_DBIT  6
#define LW_ISP_OBR_DBIT 10
#define LW_ISP_OB_FBIT  5
#define LW_ISP_LOB_ADD  3
#define LW_ISP_LOB_WIDTH        2
#define LW_ISP_FCN_KBIT 4
#define LW_ISP_CF_KBIT  4
#define LW_ISP_CG_DBIT  10
#define LW_ISP_CG_FBIT  5
#define LW_ISP_DEKNEE_NSEG      16
#define LW_ISP_DEKNEE_DBIT      10
#define LW_ISP_DEKNEE_SBIT      12
#define LW_ISP_DEKNEE_FBIT      10
#define LW_ISP_SHADING_K2BIT    9
#define LW_ISP_SHADING_K1BIT    9
#define LW_ISP_LS_CTRL_PT_PER_PATCH_COLUMN      4
#define LW_ISP_LS_CTRL_PT_PER_PATCH_ROW 4
#define LW_ISP_LS_PATCH_PER_COLUMN      3
#define LW_ISP_LS_PATCH_PER_ROW 3
#define LW_ISP_LS_CTRL_PT_PER_COLUMN    10
#define LW_ISP_LS_CTRL_PT_PER_ROW       10
#define LW_ISP_LS_NUM_ST_CTRL_PT        480
#define LW_ISP_LS_NUM_ST_CTRL_PT_LOG2   9
#define LW_ISP_LS_SIGN_CITPBIT  0
#define LW_ISP_LS_INT_CITPBIT   1
#define LW_ISP_LS_FRAC_CITPBIT  5
#define LW_ISP_LS_CITPBIT       6
#define LW_ISP_LS_SIGN_CBIT     1
#define LW_ISP_LS_INT_CBIT      6
#define LW_ISP_LS_FRAC_CBIT     13
#define LW_ISP_LS_CBIT  20
#define LW_ISP_LS_SIGN_DELTAUBIT        0
#define LW_ISP_LS_INT_DELTAUBIT 1
#define LW_ISP_LS_FRAC_DELTAUBIT        34
#define LW_ISP_LS_DELTAUBIT     35
#define LW_ISP_LS_SIGN_DELTAVBIT        0
#define LW_ISP_LS_INT_DELTAVBIT 1
#define LW_ISP_LS_FRAC_DELTAVBIT        34
#define LW_ISP_LS_DELTAVBIT     35
#define LW_ISP_LS_SIGN_UBIT     0
#define LW_ISP_LS_INT_UBIT      1
#define LW_ISP_LS_FRAC_UBIT     22
#define LW_ISP_LS_UBIT  23
#define LW_ISP_LS_SIGN_VBIT     0
#define LW_ISP_LS_INT_VBIT      1
#define LW_ISP_LS_FRAC_VBIT     22
#define LW_ISP_LS_VBIT  23
#define LW_ISP_LS_SIGN_STARTUBIT        0
#define LW_ISP_LS_INT_STARTUBIT 0
#define LW_ISP_LS_FRAC_STARTUBIT        24
#define LW_ISP_LS_STARTUBIT     24
#define LW_ISP_LS_SIGN_STARTVBIT        0
#define LW_ISP_LS_INT_STARTVBIT 0
#define LW_ISP_LS_FRAC_STARTVBIT        24
#define LW_ISP_LS_STARTVBIT     24
#define LW_ISP_LS_SIGN_V_PRODBIT        1
#define LW_ISP_LS_INT_V_PRODBIT 7
#define LW_ISP_LS_FRAC_V_PRODBIT        17
#define LW_ISP_LS_V_PRODBIT     25
#define LW_ISP_LS_SIGN_V_SUMBIT 1
#define LW_ISP_LS_INT_V_SUMBIT  6
#define LW_ISP_LS_FRAC_V_SUMBIT 17
#define LW_ISP_LS_V_SUMBIT      24
#define LW_ISP_LS_SIGN_H_PRODBIT        1
#define LW_ISP_LS_INT_H_PRODBIT 7
#define LW_ISP_LS_FRAC_H_PRODBIT        16
#define LW_ISP_LS_H_PRODBIT     24
#define LW_ISP_LS_SIGN_H_SUMBIT 1
#define LW_ISP_LS_INT_H_SUMBIT  6
#define LW_ISP_LS_FRAC_H_SUMBIT 16
#define LW_ISP_LS_H_SUMBIT      23
#define LW_ISP_LS_SIGN_QBIT     0
#define LW_ISP_LS_INT_QBIT      6
#define LW_ISP_LS_FRAC_QBIT     12
#define LW_ISP_LS_QBIT  18
#define LW_ISP_WB_FBIT  6
#define LW_ISP_EXTRA_LS_INT_BITS        1
#define LW_ISP_EXTRA_LS_FRAC_BITS       1
#define LW_ISP_WB_KBIT  10
#define LW_ISP_WB_KFBIT 7
#define LW_ISP_WB_HBIT  10
#define LW_ISP_WB_FKBIT 3
#define LW_ISP_WB_SMAX8 252
#define LW_ISP_WB_SPLBIT        6
#define LW_ISP_DM_SIGN_CBIT     1
#define LW_ISP_DM_INT_CBIT      1
#define LW_ISP_DM_FRAC_CBIT     7
#define LW_ISP_DM_CBIT  9
#define LW_ISP_DM_SCALEBIT      2
#define LW_ISP_HISTO_NUM_BINS   256
#define LW_ISP_HISTO_LOG2_NUM_BINS      8
#define LW_ISP_HISTO_DBIT       10
#define LW_ISP_BADPIXELCOEF_KBIT        4
#define LW_ISP_BADPIXELCOEF_FBIT        3
#define LW_ISP_CORE_DBIT        6
#define LW_ISP_EENHANCE_CBIT    5
#define LW_ISP_EENHANCE_FBIT    3
#define LW_ISP_PRECCTF_DIBIT    10
#define LW_ISP_PRECCTF_DOBIT    10
#define LW_ISP_PRECCTF_FBIT     0
#define LW_ISP_PRECCTF_NUM_ENTRIES      257
#define LW_ISP_PRECCTF_NUM_ENTRIES_LOG2 9
#define LW_ISP_CC_PKBIT 11
#define LW_ISP_CC_NKBIT 12
#define LW_ISP_CC_FBIT  8
#define LW_ISP_CC_FPBIT 4
#define LW_ISP_CC_BIAS_SIGN_BIT 1
#define LW_ISP_CC_BIAS_INT_BIT  3
#define LW_ISP_CC_BIAS_FRAC_BIT 12
#define LW_ISP_CC_BIASBIT       16
#define LW_ISP_CCNRSCALE_KBIT   5
#define LW_ISP_CCNRSCALE_FBIT   0
#define LW_ISP_GAMMA_NUM_ENTRIES        257
#define LW_ISP_GAMMA_NUM_ENTRIES_LOG2   9
#define LW_ISP_GAMMA_FBIT       0
#define LW_ISP_GAMMA_NSEG       32
#define LW_ISP_GAMMA_NSEG_LOG2  5
#define LW_ISP_GAMMA_DIBIT      10
#define LW_ISP_GAMMA_DOBIT      10
#define LW_ISP_GAMMA_SBIT       12
#define LW_ISP_GAMMA_SFBIT      8
#define LW_ISP_CSC_SBIT 1
#define LW_ISP_CSC_IBIT 1
#define LW_ISP_CSC_FBIT 8
#define LW_ISP_CSC_KBIT 10
#define LW_ISP_CSC_YOFF_KBIT    8
#define LW_ISP_CSC_UOFF_KBIT    8
#define LW_ISP_CSC_VOFF_KBIT    8
#define LW_ISP_CSC_DBIT 10
#define LW_ISP_EB_TBIT  8
#define LW_ISP_CSC_FPBIT        4
#define LW_ISP_CSC_BIAS_SIGN_BIT        1
#define LW_ISP_CSC_BIAS_INT_BIT 3
#define LW_ISP_CSC_BIAS_FRAC_BIT        12
#define LW_ISP_CSC_BIASBIT      16
#define LW_ISP_POSTCSCTF_DIBIT  10
#define LW_ISP_POSTCSCTF_DOBIT  10
#define LW_ISP_POSTCSCTF_FBIT   0
#define LW_ISP_POSTCSCTF_NUM_ENTRIES    257
#define LW_ISP_POSTCSCTF_NUM_ENTRIES_LOG2       9
#define LW_ISP_TS_PRESCALE_SIZE 14
#define LW_ISP_TS_COUNT_SIZE    26
#define LW_ISP_TS_INSERT_BIT    2
#define LW_ISP_OUT_DPBIT        8
#define LW_ISP_DW4ACCBIT        32
#define LW_ISP_FB_COL_VEC_BIT   8
#define LW_ISP_FB_KBIT  4
#define LW_ISP_FB_FBIT  5
#define LW_ISP_MIN_HBLANK_PERIOD        19
#define LW_ISP_MIN_HACTIVE_END_TO_HSCAN_END_WIDTH       9
#define LW_ISP_MIN_VACTIVE_END_TO_VSCAN_END_HEIGHT      5
#define LW_ISP_INCR_SYNCPT_NB_CONDS     9

// Register ISP_INCR_SYNCPT_0
#define ISP_INCR_SYNCPT_0                       _MK_ADDR_CONST(0x0)
#define ISP_INCR_SYNCPT_0_SELWRE                        0x0
#define ISP_INCR_SYNCPT_0_WORD_COUNT                    0x1
#define ISP_INCR_SYNCPT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_0_RESET_MASK                    _MK_MASK_CONST(0xffff)
#define ISP_INCR_SYNCPT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_0_READ_MASK                     _MK_MASK_CONST(0xffff)
#define ISP_INCR_SYNCPT_0_WRITE_MASK                    _MK_MASK_CONST(0xffff)
#define ISP_INCR_SYNCPT_0_COND_SHIFT                    _MK_SHIFT_CONST(8)
#define ISP_INCR_SYNCPT_0_COND_FIELD                    _MK_FIELD_CONST(0xff, ISP_INCR_SYNCPT_0_COND_SHIFT)
#define ISP_INCR_SYNCPT_0_COND_RANGE                    15:8
#define ISP_INCR_SYNCPT_0_COND_WOFFSET                  0x0
#define ISP_INCR_SYNCPT_0_COND_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_0_COND_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define ISP_INCR_SYNCPT_0_COND_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_0_COND_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_0_COND_IMMEDIATE                        _MK_ENUM_CONST(0)
#define ISP_INCR_SYNCPT_0_COND_OP_DONE                  _MK_ENUM_CONST(1)
#define ISP_INCR_SYNCPT_0_COND_RD_DONE                  _MK_ENUM_CONST(2)
#define ISP_INCR_SYNCPT_0_COND_REG_WR_SAFE                      _MK_ENUM_CONST(3)
#define ISP_INCR_SYNCPT_0_COND_FRAME_START                      _MK_ENUM_CONST(4)
#define ISP_INCR_SYNCPT_0_COND_OUTPUT_END                       _MK_ENUM_CONST(5)
#define ISP_INCR_SYNCPT_0_COND_FRAME_END                        _MK_ENUM_CONST(6)
#define ISP_INCR_SYNCPT_0_COND_STATS                    _MK_ENUM_CONST(7)
#define ISP_INCR_SYNCPT_0_COND_FB_STATS                 _MK_ENUM_CONST(8)
#define ISP_INCR_SYNCPT_0_COND_COND_9                   _MK_ENUM_CONST(9)
#define ISP_INCR_SYNCPT_0_COND_COND_10                  _MK_ENUM_CONST(10)
#define ISP_INCR_SYNCPT_0_COND_COND_11                  _MK_ENUM_CONST(11)
#define ISP_INCR_SYNCPT_0_COND_COND_12                  _MK_ENUM_CONST(12)
#define ISP_INCR_SYNCPT_0_COND_COND_13                  _MK_ENUM_CONST(13)
#define ISP_INCR_SYNCPT_0_COND_COND_14                  _MK_ENUM_CONST(14)
#define ISP_INCR_SYNCPT_0_COND_COND_15                  _MK_ENUM_CONST(15)

#define ISP_INCR_SYNCPT_0_INDX_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_INCR_SYNCPT_0_INDX_FIELD                    _MK_FIELD_CONST(0xff, ISP_INCR_SYNCPT_0_INDX_SHIFT)
#define ISP_INCR_SYNCPT_0_INDX_RANGE                    7:0
#define ISP_INCR_SYNCPT_0_INDX_WOFFSET                  0x0
#define ISP_INCR_SYNCPT_0_INDX_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_0_INDX_DEFAULT_MASK                     _MK_MASK_CONST(0xff)
#define ISP_INCR_SYNCPT_0_INDX_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_0_INDX_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_INCR_SYNCPT_CNTRL_0
#define ISP_INCR_SYNCPT_CNTRL_0                 _MK_ADDR_CONST(0x1)
#define ISP_INCR_SYNCPT_CNTRL_0_SELWRE                  0x0
#define ISP_INCR_SYNCPT_CNTRL_0_WORD_COUNT                      0x1
#define ISP_INCR_SYNCPT_CNTRL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_CNTRL_0_RESET_MASK                      _MK_MASK_CONST(0x101)
#define ISP_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_CNTRL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_CNTRL_0_READ_MASK                       _MK_MASK_CONST(0x101)
#define ISP_INCR_SYNCPT_CNTRL_0_WRITE_MASK                      _MK_MASK_CONST(0x101)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT                      _MK_SHIFT_CONST(8)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_FIELD                      _MK_FIELD_CONST(0x1, ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SHIFT)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_RANGE                      8:8
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_WOFFSET                    0x0
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_NO_STALL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_FIELD                    _MK_FIELD_CONST(0x1, ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SHIFT)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_RANGE                    0:0
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_WOFFSET                  0x0
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_CNTRL_0_INCR_SYNCPT_SOFT_RESET_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_INCR_SYNCPT_ERROR_0
#define ISP_INCR_SYNCPT_ERROR_0                 _MK_ADDR_CONST(0x2)
#define ISP_INCR_SYNCPT_ERROR_0_SELWRE                  0x0
#define ISP_INCR_SYNCPT_ERROR_0_WORD_COUNT                      0x1
#define ISP_INCR_SYNCPT_ERROR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_ERROR_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_ERROR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_ERROR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_ERROR_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_INCR_SYNCPT_ERROR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_SHIFT)
#define ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_RANGE                       31:0
#define ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_WOFFSET                     0x0
#define ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_INCR_SYNCPT_ERROR_0_COND_STATUS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Reserved address 3 [0x3]

// Reserved address 4 [0x4]

// Reserved address 5 [0x5]

// Reserved address 6 [0x6]

// Reserved address 7 [0x7]

// Register ISP_CONT_SYNCPT_FB_STATS_0
#define ISP_CONT_SYNCPT_FB_STATS_0                      _MK_ADDR_CONST(0x8)
#define ISP_CONT_SYNCPT_FB_STATS_0_SELWRE                       0x0
#define ISP_CONT_SYNCPT_FB_STATS_0_WORD_COUNT                   0x1
#define ISP_CONT_SYNCPT_FB_STATS_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_CONT_SYNCPT_FB_STATS_0_RESET_MASK                   _MK_MASK_CONST(0x100)
#define ISP_CONT_SYNCPT_FB_STATS_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_CONT_SYNCPT_FB_STATS_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_CONT_SYNCPT_FB_STATS_0_READ_MASK                    _MK_MASK_CONST(0x1ff)
#define ISP_CONT_SYNCPT_FB_STATS_0_WRITE_MASK                   _MK_MASK_CONST(0x1ff)
#define ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_INDX_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_INDX_FIELD                  _MK_FIELD_CONST(0xff, ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_INDX_SHIFT)
#define ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_INDX_RANGE                  7:0
#define ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_INDX_WOFFSET                        0x0
#define ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_INDX_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_INDX_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_INDX_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_INDX_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_EN_SHIFT                    _MK_SHIFT_CONST(8)
#define ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_EN_FIELD                    _MK_FIELD_CONST(0x1, ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_EN_SHIFT)
#define ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_EN_RANGE                    8:8
#define ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_EN_WOFFSET                  0x0
#define ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_EN_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_EN_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_EN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_CONT_SYNCPT_FB_STATS_0_FB_STATS_EN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_CTXSW_0
#define ISP_CTXSW_0                     _MK_ADDR_CONST(0x9)
#define ISP_CTXSW_0_SELWRE                      0x0
#define ISP_CTXSW_0_WORD_COUNT                  0x1
#define ISP_CTXSW_0_RESET_VAL                   _MK_MASK_CONST(0xf000f800)
#define ISP_CTXSW_0_RESET_MASK                  _MK_MASK_CONST(0xf3fffbff)
#define ISP_CTXSW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_READ_MASK                   _MK_MASK_CONST(0xf3fffbff)
#define ISP_CTXSW_0_WRITE_MASK                  _MK_MASK_CONST(0xfbff)
#define ISP_CTXSW_0_LWRR_CLASS_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_CTXSW_0_LWRR_CLASS_FIELD                    _MK_FIELD_CONST(0x3ff, ISP_CTXSW_0_LWRR_CLASS_SHIFT)
#define ISP_CTXSW_0_LWRR_CLASS_RANGE                    9:0
#define ISP_CTXSW_0_LWRR_CLASS_WOFFSET                  0x0
#define ISP_CTXSW_0_LWRR_CLASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_LWRR_CLASS_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define ISP_CTXSW_0_LWRR_CLASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_LWRR_CLASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_CTXSW_0_AUTO_ACK_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_CTXSW_0_AUTO_ACK_FIELD                      _MK_FIELD_CONST(0x1, ISP_CTXSW_0_AUTO_ACK_SHIFT)
#define ISP_CTXSW_0_AUTO_ACK_RANGE                      11:11
#define ISP_CTXSW_0_AUTO_ACK_WOFFSET                    0x0
#define ISP_CTXSW_0_AUTO_ACK_DEFAULT                    _MK_MASK_CONST(0x1)
#define ISP_CTXSW_0_AUTO_ACK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_CTXSW_0_AUTO_ACK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_AUTO_ACK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_AUTO_ACK_MANUAL                     _MK_ENUM_CONST(0)
#define ISP_CTXSW_0_AUTO_ACK_AUTOACK                    _MK_ENUM_CONST(1)

#define ISP_CTXSW_0_LWRR_CHANNEL_SHIFT                  _MK_SHIFT_CONST(12)
#define ISP_CTXSW_0_LWRR_CHANNEL_FIELD                  _MK_FIELD_CONST(0xf, ISP_CTXSW_0_LWRR_CHANNEL_SHIFT)
#define ISP_CTXSW_0_LWRR_CHANNEL_RANGE                  15:12
#define ISP_CTXSW_0_LWRR_CHANNEL_WOFFSET                        0x0
#define ISP_CTXSW_0_LWRR_CHANNEL_DEFAULT                        _MK_MASK_CONST(0xf)
#define ISP_CTXSW_0_LWRR_CHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define ISP_CTXSW_0_LWRR_CHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_LWRR_CHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_CTXSW_0_NEXT_CLASS_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_CTXSW_0_NEXT_CLASS_FIELD                    _MK_FIELD_CONST(0x3ff, ISP_CTXSW_0_NEXT_CLASS_SHIFT)
#define ISP_CTXSW_0_NEXT_CLASS_RANGE                    25:16
#define ISP_CTXSW_0_NEXT_CLASS_WOFFSET                  0x0
#define ISP_CTXSW_0_NEXT_CLASS_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_NEXT_CLASS_DEFAULT_MASK                     _MK_MASK_CONST(0x3ff)
#define ISP_CTXSW_0_NEXT_CLASS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_NEXT_CLASS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_CTXSW_0_NEXT_CHANNEL_SHIFT                  _MK_SHIFT_CONST(28)
#define ISP_CTXSW_0_NEXT_CHANNEL_FIELD                  _MK_FIELD_CONST(0xf, ISP_CTXSW_0_NEXT_CHANNEL_SHIFT)
#define ISP_CTXSW_0_NEXT_CHANNEL_RANGE                  31:28
#define ISP_CTXSW_0_NEXT_CHANNEL_WOFFSET                        0x0
#define ISP_CTXSW_0_NEXT_CHANNEL_DEFAULT                        _MK_MASK_CONST(0xf)
#define ISP_CTXSW_0_NEXT_CHANNEL_DEFAULT_MASK                   _MK_MASK_CONST(0xf)
#define ISP_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_CTXSW_0_NEXT_CHANNEL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_ISP_INT_STATUS_0
#define ISP_ISP_INT_STATUS_0                    _MK_ADDR_CONST(0xa)
#define ISP_ISP_INT_STATUS_0_SELWRE                     0x0
#define ISP_ISP_INT_STATUS_0_WORD_COUNT                         0x1
#define ISP_ISP_INT_STATUS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define ISP_ISP_INT_STATUS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_CTXSW_INT_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_ISP_INT_STATUS_0_CTXSW_INT_FIELD                    _MK_FIELD_CONST(0x1, ISP_ISP_INT_STATUS_0_CTXSW_INT_SHIFT)
#define ISP_ISP_INT_STATUS_0_CTXSW_INT_RANGE                    0:0
#define ISP_ISP_INT_STATUS_0_CTXSW_INT_WOFFSET                  0x0
#define ISP_ISP_INT_STATUS_0_CTXSW_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_CTXSW_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_CTXSW_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_CTXSW_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_ISP_INT_STATUS_0_FRAME_END_INT_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_ISP_INT_STATUS_0_FRAME_END_INT_FIELD                        _MK_FIELD_CONST(0x1, ISP_ISP_INT_STATUS_0_FRAME_END_INT_SHIFT)
#define ISP_ISP_INT_STATUS_0_FRAME_END_INT_RANGE                        1:1
#define ISP_ISP_INT_STATUS_0_FRAME_END_INT_WOFFSET                      0x0
#define ISP_ISP_INT_STATUS_0_FRAME_END_INT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_FRAME_END_INT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_FRAME_END_INT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_FRAME_END_INT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_INT_STATUS_0_V_BLANK_INT_SHIFT                  _MK_SHIFT_CONST(2)
#define ISP_ISP_INT_STATUS_0_V_BLANK_INT_FIELD                  _MK_FIELD_CONST(0x1, ISP_ISP_INT_STATUS_0_V_BLANK_INT_SHIFT)
#define ISP_ISP_INT_STATUS_0_V_BLANK_INT_RANGE                  2:2
#define ISP_ISP_INT_STATUS_0_V_BLANK_INT_WOFFSET                        0x0
#define ISP_ISP_INT_STATUS_0_V_BLANK_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_V_BLANK_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_V_BLANK_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_V_BLANK_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_ISP_INT_STATUS_0_H_BLANK_INT_SHIFT                  _MK_SHIFT_CONST(3)
#define ISP_ISP_INT_STATUS_0_H_BLANK_INT_FIELD                  _MK_FIELD_CONST(0x1, ISP_ISP_INT_STATUS_0_H_BLANK_INT_SHIFT)
#define ISP_ISP_INT_STATUS_0_H_BLANK_INT_RANGE                  3:3
#define ISP_ISP_INT_STATUS_0_H_BLANK_INT_WOFFSET                        0x0
#define ISP_ISP_INT_STATUS_0_H_BLANK_INT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_H_BLANK_INT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_H_BLANK_INT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_H_BLANK_INT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_ISP_INT_STATUS_0_STATS_INT_SHIFT                    _MK_SHIFT_CONST(4)
#define ISP_ISP_INT_STATUS_0_STATS_INT_FIELD                    _MK_FIELD_CONST(0x1, ISP_ISP_INT_STATUS_0_STATS_INT_SHIFT)
#define ISP_ISP_INT_STATUS_0_STATS_INT_RANGE                    4:4
#define ISP_ISP_INT_STATUS_0_STATS_INT_WOFFSET                  0x0
#define ISP_ISP_INT_STATUS_0_STATS_INT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_STATS_INT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_STATS_INT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_STATS_INT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_ISP_INT_STATUS_0_FB_INT_SHIFT                       _MK_SHIFT_CONST(5)
#define ISP_ISP_INT_STATUS_0_FB_INT_FIELD                       _MK_FIELD_CONST(0x1, ISP_ISP_INT_STATUS_0_FB_INT_SHIFT)
#define ISP_ISP_INT_STATUS_0_FB_INT_RANGE                       5:5
#define ISP_ISP_INT_STATUS_0_FB_INT_WOFFSET                     0x0
#define ISP_ISP_INT_STATUS_0_FB_INT_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_FB_INT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_FB_INT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_STATUS_0_FB_INT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_INT_MASK_0
#define ISP_ISP_INT_MASK_0                      _MK_ADDR_CONST(0xb)
#define ISP_ISP_INT_MASK_0_SELWRE                       0x0
#define ISP_ISP_INT_MASK_0_WORD_COUNT                   0x1
#define ISP_ISP_INT_MASK_0_RESET_VAL                    _MK_MASK_CONST(0x1)
#define ISP_ISP_INT_MASK_0_RESET_MASK                   _MK_MASK_CONST(0x3f)
#define ISP_ISP_INT_MASK_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define ISP_ISP_INT_MASK_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define ISP_ISP_INT_MASK_0_CTXSW_INT_MASK_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_INT_MASK_0_CTXSW_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, ISP_ISP_INT_MASK_0_CTXSW_INT_MASK_SHIFT)
#define ISP_ISP_INT_MASK_0_CTXSW_INT_MASK_RANGE                 0:0
#define ISP_ISP_INT_MASK_0_CTXSW_INT_MASK_WOFFSET                       0x0
#define ISP_ISP_INT_MASK_0_CTXSW_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x1)
#define ISP_ISP_INT_MASK_0_CTXSW_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_ISP_INT_MASK_0_CTXSW_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_CTXSW_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_CTXSW_INT_MASK_MASKED                        _MK_ENUM_CONST(0)
#define ISP_ISP_INT_MASK_0_CTXSW_INT_MASK_NOTMASKED                     _MK_ENUM_CONST(1)

#define ISP_ISP_INT_MASK_0_FRAME_END_INT_MASK_SHIFT                     _MK_SHIFT_CONST(1)
#define ISP_ISP_INT_MASK_0_FRAME_END_INT_MASK_FIELD                     _MK_FIELD_CONST(0x1, ISP_ISP_INT_MASK_0_FRAME_END_INT_MASK_SHIFT)
#define ISP_ISP_INT_MASK_0_FRAME_END_INT_MASK_RANGE                     1:1
#define ISP_ISP_INT_MASK_0_FRAME_END_INT_MASK_WOFFSET                   0x0
#define ISP_ISP_INT_MASK_0_FRAME_END_INT_MASK_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_FRAME_END_INT_MASK_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_ISP_INT_MASK_0_FRAME_END_INT_MASK_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_FRAME_END_INT_MASK_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_FRAME_END_INT_MASK_MASKED                    _MK_ENUM_CONST(0)
#define ISP_ISP_INT_MASK_0_FRAME_END_INT_MASK_NOTMASKED                 _MK_ENUM_CONST(1)

#define ISP_ISP_INT_MASK_0_V_BLANK_INT_MASK_SHIFT                       _MK_SHIFT_CONST(2)
#define ISP_ISP_INT_MASK_0_V_BLANK_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, ISP_ISP_INT_MASK_0_V_BLANK_INT_MASK_SHIFT)
#define ISP_ISP_INT_MASK_0_V_BLANK_INT_MASK_RANGE                       2:2
#define ISP_ISP_INT_MASK_0_V_BLANK_INT_MASK_WOFFSET                     0x0
#define ISP_ISP_INT_MASK_0_V_BLANK_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_V_BLANK_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ISP_ISP_INT_MASK_0_V_BLANK_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_V_BLANK_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_V_BLANK_INT_MASK_MASKED                      _MK_ENUM_CONST(0)
#define ISP_ISP_INT_MASK_0_V_BLANK_INT_MASK_NOTMASKED                   _MK_ENUM_CONST(1)

#define ISP_ISP_INT_MASK_0_H_BLANK_INT_MASK_SHIFT                       _MK_SHIFT_CONST(3)
#define ISP_ISP_INT_MASK_0_H_BLANK_INT_MASK_FIELD                       _MK_FIELD_CONST(0x1, ISP_ISP_INT_MASK_0_H_BLANK_INT_MASK_SHIFT)
#define ISP_ISP_INT_MASK_0_H_BLANK_INT_MASK_RANGE                       3:3
#define ISP_ISP_INT_MASK_0_H_BLANK_INT_MASK_WOFFSET                     0x0
#define ISP_ISP_INT_MASK_0_H_BLANK_INT_MASK_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_H_BLANK_INT_MASK_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ISP_ISP_INT_MASK_0_H_BLANK_INT_MASK_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_H_BLANK_INT_MASK_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_H_BLANK_INT_MASK_MASKED                      _MK_ENUM_CONST(0)
#define ISP_ISP_INT_MASK_0_H_BLANK_INT_MASK_NOTMASKED                   _MK_ENUM_CONST(1)

#define ISP_ISP_INT_MASK_0_STATS_INT_MASK_SHIFT                 _MK_SHIFT_CONST(4)
#define ISP_ISP_INT_MASK_0_STATS_INT_MASK_FIELD                 _MK_FIELD_CONST(0x1, ISP_ISP_INT_MASK_0_STATS_INT_MASK_SHIFT)
#define ISP_ISP_INT_MASK_0_STATS_INT_MASK_RANGE                 4:4
#define ISP_ISP_INT_MASK_0_STATS_INT_MASK_WOFFSET                       0x0
#define ISP_ISP_INT_MASK_0_STATS_INT_MASK_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_STATS_INT_MASK_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_ISP_INT_MASK_0_STATS_INT_MASK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_STATS_INT_MASK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_STATS_INT_MASK_MASKED                        _MK_ENUM_CONST(0)
#define ISP_ISP_INT_MASK_0_STATS_INT_MASK_NOTMASKED                     _MK_ENUM_CONST(1)

#define ISP_ISP_INT_MASK_0_FB_INT_MASK_SHIFT                    _MK_SHIFT_CONST(5)
#define ISP_ISP_INT_MASK_0_FB_INT_MASK_FIELD                    _MK_FIELD_CONST(0x1, ISP_ISP_INT_MASK_0_FB_INT_MASK_SHIFT)
#define ISP_ISP_INT_MASK_0_FB_INT_MASK_RANGE                    5:5
#define ISP_ISP_INT_MASK_0_FB_INT_MASK_WOFFSET                  0x0
#define ISP_ISP_INT_MASK_0_FB_INT_MASK_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_FB_INT_MASK_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_ISP_INT_MASK_0_FB_INT_MASK_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_FB_INT_MASK_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_MASK_0_FB_INT_MASK_MASKED                   _MK_ENUM_CONST(0)
#define ISP_ISP_INT_MASK_0_FB_INT_MASK_NOTMASKED                        _MK_ENUM_CONST(1)


// Register ISP_ISP_INT_ENABLE_0
#define ISP_ISP_INT_ENABLE_0                    _MK_ADDR_CONST(0xc)
#define ISP_ISP_INT_ENABLE_0_SELWRE                     0x0
#define ISP_ISP_INT_ENABLE_0_WORD_COUNT                         0x1
#define ISP_ISP_INT_ENABLE_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_RESET_MASK                         _MK_MASK_CONST(0x3f)
#define ISP_ISP_INT_ENABLE_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_READ_MASK                  _MK_MASK_CONST(0x3f)
#define ISP_ISP_INT_ENABLE_0_WRITE_MASK                         _MK_MASK_CONST(0x3f)
#define ISP_ISP_INT_ENABLE_0_CTXSW_INT_ENABLE_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_INT_ENABLE_0_CTXSW_INT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, ISP_ISP_INT_ENABLE_0_CTXSW_INT_ENABLE_SHIFT)
#define ISP_ISP_INT_ENABLE_0_CTXSW_INT_ENABLE_RANGE                     0:0
#define ISP_ISP_INT_ENABLE_0_CTXSW_INT_ENABLE_WOFFSET                   0x0
#define ISP_ISP_INT_ENABLE_0_CTXSW_INT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_CTXSW_INT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_ISP_INT_ENABLE_0_CTXSW_INT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_CTXSW_INT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_CTXSW_INT_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define ISP_ISP_INT_ENABLE_0_CTXSW_INT_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define ISP_ISP_INT_ENABLE_0_FRAME_END_INT_ENABLE_SHIFT                 _MK_SHIFT_CONST(1)
#define ISP_ISP_INT_ENABLE_0_FRAME_END_INT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, ISP_ISP_INT_ENABLE_0_FRAME_END_INT_ENABLE_SHIFT)
#define ISP_ISP_INT_ENABLE_0_FRAME_END_INT_ENABLE_RANGE                 1:1
#define ISP_ISP_INT_ENABLE_0_FRAME_END_INT_ENABLE_WOFFSET                       0x0
#define ISP_ISP_INT_ENABLE_0_FRAME_END_INT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_FRAME_END_INT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_ISP_INT_ENABLE_0_FRAME_END_INT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_FRAME_END_INT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_FRAME_END_INT_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define ISP_ISP_INT_ENABLE_0_FRAME_END_INT_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define ISP_ISP_INT_ENABLE_0_V_BLANK_INT_ENABLE_SHIFT                   _MK_SHIFT_CONST(2)
#define ISP_ISP_INT_ENABLE_0_V_BLANK_INT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_ISP_INT_ENABLE_0_V_BLANK_INT_ENABLE_SHIFT)
#define ISP_ISP_INT_ENABLE_0_V_BLANK_INT_ENABLE_RANGE                   2:2
#define ISP_ISP_INT_ENABLE_0_V_BLANK_INT_ENABLE_WOFFSET                 0x0
#define ISP_ISP_INT_ENABLE_0_V_BLANK_INT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_V_BLANK_INT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_ISP_INT_ENABLE_0_V_BLANK_INT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_V_BLANK_INT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_V_BLANK_INT_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define ISP_ISP_INT_ENABLE_0_V_BLANK_INT_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define ISP_ISP_INT_ENABLE_0_H_BLANK_INT_ENABLE_SHIFT                   _MK_SHIFT_CONST(3)
#define ISP_ISP_INT_ENABLE_0_H_BLANK_INT_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_ISP_INT_ENABLE_0_H_BLANK_INT_ENABLE_SHIFT)
#define ISP_ISP_INT_ENABLE_0_H_BLANK_INT_ENABLE_RANGE                   3:3
#define ISP_ISP_INT_ENABLE_0_H_BLANK_INT_ENABLE_WOFFSET                 0x0
#define ISP_ISP_INT_ENABLE_0_H_BLANK_INT_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_H_BLANK_INT_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_ISP_INT_ENABLE_0_H_BLANK_INT_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_H_BLANK_INT_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_H_BLANK_INT_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define ISP_ISP_INT_ENABLE_0_H_BLANK_INT_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define ISP_ISP_INT_ENABLE_0_STATS_INT_ENABLE_SHIFT                     _MK_SHIFT_CONST(4)
#define ISP_ISP_INT_ENABLE_0_STATS_INT_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, ISP_ISP_INT_ENABLE_0_STATS_INT_ENABLE_SHIFT)
#define ISP_ISP_INT_ENABLE_0_STATS_INT_ENABLE_RANGE                     4:4
#define ISP_ISP_INT_ENABLE_0_STATS_INT_ENABLE_WOFFSET                   0x0
#define ISP_ISP_INT_ENABLE_0_STATS_INT_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_STATS_INT_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_ISP_INT_ENABLE_0_STATS_INT_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_STATS_INT_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_STATS_INT_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define ISP_ISP_INT_ENABLE_0_STATS_INT_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define ISP_ISP_INT_ENABLE_0_FB_INT_ENABLE_SHIFT                        _MK_SHIFT_CONST(5)
#define ISP_ISP_INT_ENABLE_0_FB_INT_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, ISP_ISP_INT_ENABLE_0_FB_INT_ENABLE_SHIFT)
#define ISP_ISP_INT_ENABLE_0_FB_INT_ENABLE_RANGE                        5:5
#define ISP_ISP_INT_ENABLE_0_FB_INT_ENABLE_WOFFSET                      0x0
#define ISP_ISP_INT_ENABLE_0_FB_INT_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_FB_INT_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_ISP_INT_ENABLE_0_FB_INT_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_FB_INT_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_INT_ENABLE_0_FB_INT_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define ISP_ISP_INT_ENABLE_0_FB_INT_ENABLE_ENABLE                       _MK_ENUM_CONST(1)


// Register ISP_ISP_SIGNAL_RAISE_0
#define ISP_ISP_SIGNAL_RAISE_0                  _MK_ADDR_CONST(0xd)
#define ISP_ISP_SIGNAL_RAISE_0_SELWRE                   0x0
#define ISP_ISP_SIGNAL_RAISE_0_WORD_COUNT                       0x1
#define ISP_ISP_SIGNAL_RAISE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_SIGNAL_RAISE_0_RESET_MASK                       _MK_MASK_CONST(0x3)
#define ISP_ISP_SIGNAL_RAISE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SIGNAL_RAISE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_SIGNAL_RAISE_0_READ_MASK                        _MK_MASK_CONST(0x1ff3)
#define ISP_ISP_SIGNAL_RAISE_0_WRITE_MASK                       _MK_MASK_CONST(0x1ff3)
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_SHIFT)
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_RANGE                        1:0
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_WOFFSET                      0x0
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_DEFAULT_MASK                 _MK_MASK_CONST(0x3)
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_FRAME_START                  _MK_ENUM_CONST(0)
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_OUTPUT_END                   _MK_ENUM_CONST(1)
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_SELECT_FRAME_END                    _MK_ENUM_CONST(2)

#define ISP_ISP_SIGNAL_RAISE_0_RAISE_CHANNEL_ID_SHIFT                   _MK_SHIFT_CONST(4)
#define ISP_ISP_SIGNAL_RAISE_0_RAISE_CHANNEL_ID_FIELD                   _MK_FIELD_CONST(0xf, ISP_ISP_SIGNAL_RAISE_0_RAISE_CHANNEL_ID_SHIFT)
#define ISP_ISP_SIGNAL_RAISE_0_RAISE_CHANNEL_ID_RANGE                   7:4
#define ISP_ISP_SIGNAL_RAISE_0_RAISE_CHANNEL_ID_WOFFSET                 0x0
#define ISP_ISP_SIGNAL_RAISE_0_RAISE_CHANNEL_ID_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SIGNAL_RAISE_0_RAISE_CHANNEL_ID_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_SIGNAL_RAISE_0_RAISE_CHANNEL_ID_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SIGNAL_RAISE_0_RAISE_CHANNEL_ID_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_SHIFT                        _MK_SHIFT_CONST(8)
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_FIELD                        _MK_FIELD_CONST(0x1f, ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_SHIFT)
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_RANGE                        12:8
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_WOFFSET                      0x0
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SIGNAL_RAISE_0_SIGNAL_RAISE_VECTOR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_ISP_HP_THRESHOLD_0
#define ISP_ISP_HP_THRESHOLD_0                  _MK_ADDR_CONST(0xe)
#define ISP_ISP_HP_THRESHOLD_0_SELWRE                   0x0
#define ISP_ISP_HP_THRESHOLD_0_WORD_COUNT                       0x1
#define ISP_ISP_HP_THRESHOLD_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_HP_THRESHOLD_0_RESET_MASK                       _MK_MASK_CONST(0x3fff7f)
#define ISP_ISP_HP_THRESHOLD_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_HP_THRESHOLD_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_HP_THRESHOLD_0_READ_MASK                        _MK_MASK_CONST(0x3fff7f)
#define ISP_ISP_HP_THRESHOLD_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff7f)
#define ISP_ISP_HP_THRESHOLD_0_CSW_ISPW2MC_HPTH_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_HP_THRESHOLD_0_CSW_ISPW2MC_HPTH_FIELD                   _MK_FIELD_CONST(0x7f, ISP_ISP_HP_THRESHOLD_0_CSW_ISPW2MC_HPTH_SHIFT)
#define ISP_ISP_HP_THRESHOLD_0_CSW_ISPW2MC_HPTH_RANGE                   6:0
#define ISP_ISP_HP_THRESHOLD_0_CSW_ISPW2MC_HPTH_WOFFSET                 0x0
#define ISP_ISP_HP_THRESHOLD_0_CSW_ISPW2MC_HPTH_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_HP_THRESHOLD_0_CSW_ISPW2MC_HPTH_DEFAULT_MASK                    _MK_MASK_CONST(0x7f)
#define ISP_ISP_HP_THRESHOLD_0_CSW_ISPW2MC_HPTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_HP_THRESHOLD_0_CSW_ISPW2MC_HPTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTH_SHIFT                   _MK_SHIFT_CONST(8)
#define ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTH_FIELD                   _MK_FIELD_CONST(0xff, ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTH_SHIFT)
#define ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTH_RANGE                   15:8
#define ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTH_WOFFSET                 0x0
#define ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTH_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTH_DEFAULT_MASK                    _MK_MASK_CONST(0xff)
#define ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTM_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTM_FIELD                   _MK_FIELD_CONST(0x3f, ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTM_SHIFT)
#define ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTM_RANGE                   21:16
#define ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTM_WOFFSET                 0x0
#define ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTM_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTM_DEFAULT_MASK                    _MK_MASK_CONST(0x3f)
#define ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_HP_THRESHOLD_0_CSR_ISPR2MC_HPTM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_CONTROL1_0
#define ISP_ISP_CONTROL1_0                      _MK_ADDR_CONST(0xf)
#define ISP_ISP_CONTROL1_0_SELWRE                       0x0
#define ISP_ISP_CONTROL1_0_WORD_COUNT                   0x1
#define ISP_ISP_CONTROL1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_RESET_MASK                   _MK_MASK_CONST(0x9ffeffff)
#define ISP_ISP_CONTROL1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_READ_MASK                    _MK_MASK_CONST(0x9fffffff)
#define ISP_ISP_CONTROL1_0_WRITE_MASK                   _MK_MASK_CONST(0x9fffffff)
#define ISP_ISP_CONTROL1_0_IMAGER_TYPE_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_ISP_CONTROL1_0_IMAGER_TYPE_FIELD                    _MK_FIELD_CONST(0x7, ISP_ISP_CONTROL1_0_IMAGER_TYPE_SHIFT)
#define ISP_ISP_CONTROL1_0_IMAGER_TYPE_RANGE                    2:0
#define ISP_ISP_CONTROL1_0_IMAGER_TYPE_WOFFSET                  0x0
#define ISP_ISP_CONTROL1_0_IMAGER_TYPE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_IMAGER_TYPE_DEFAULT_MASK                     _MK_MASK_CONST(0x7)
#define ISP_ISP_CONTROL1_0_IMAGER_TYPE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_IMAGER_TYPE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_IMAGER_TYPE_BAYER                    _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_IMAGER_TYPE_STACKED                  _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_FOB_ACQUIRE_ENABLE_SHIFT                     _MK_SHIFT_CONST(3)
#define ISP_ISP_CONTROL1_0_FOB_ACQUIRE_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_FOB_ACQUIRE_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_FOB_ACQUIRE_ENABLE_RANGE                     3:3
#define ISP_ISP_CONTROL1_0_FOB_ACQUIRE_ENABLE_WOFFSET                   0x0
#define ISP_ISP_CONTROL1_0_FOB_ACQUIRE_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FOB_ACQUIRE_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_FOB_ACQUIRE_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FOB_ACQUIRE_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FOB_ACQUIRE_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_FOB_ACQUIRE_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_FOB_SELFRESET_ENABLE_SHIFT                   _MK_SHIFT_CONST(4)
#define ISP_ISP_CONTROL1_0_FOB_SELFRESET_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_FOB_SELFRESET_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_FOB_SELFRESET_ENABLE_RANGE                   4:4
#define ISP_ISP_CONTROL1_0_FOB_SELFRESET_ENABLE_WOFFSET                 0x0
#define ISP_ISP_CONTROL1_0_FOB_SELFRESET_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FOB_SELFRESET_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_FOB_SELFRESET_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FOB_SELFRESET_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FOB_SELFRESET_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_FOB_SELFRESET_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_FOB_TEMPFILTER_ENABLE_SHIFT                  _MK_SHIFT_CONST(5)
#define ISP_ISP_CONTROL1_0_FOB_TEMPFILTER_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_FOB_TEMPFILTER_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_FOB_TEMPFILTER_ENABLE_RANGE                  5:5
#define ISP_ISP_CONTROL1_0_FOB_TEMPFILTER_ENABLE_WOFFSET                        0x0
#define ISP_ISP_CONTROL1_0_FOB_TEMPFILTER_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FOB_TEMPFILTER_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_FOB_TEMPFILTER_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FOB_TEMPFILTER_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FOB_TEMPFILTER_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_FOB_TEMPFILTER_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_LOB_ACQUIRE_ENABLE_SHIFT                     _MK_SHIFT_CONST(6)
#define ISP_ISP_CONTROL1_0_LOB_ACQUIRE_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_LOB_ACQUIRE_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_LOB_ACQUIRE_ENABLE_RANGE                     6:6
#define ISP_ISP_CONTROL1_0_LOB_ACQUIRE_ENABLE_WOFFSET                   0x0
#define ISP_ISP_CONTROL1_0_LOB_ACQUIRE_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_LOB_ACQUIRE_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_LOB_ACQUIRE_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_LOB_ACQUIRE_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_LOB_ACQUIRE_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_LOB_ACQUIRE_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_FCN_ACQUIRE_ENABLE_SHIFT                     _MK_SHIFT_CONST(7)
#define ISP_ISP_CONTROL1_0_FCN_ACQUIRE_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_FCN_ACQUIRE_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_FCN_ACQUIRE_ENABLE_RANGE                     7:7
#define ISP_ISP_CONTROL1_0_FCN_ACQUIRE_ENABLE_WOFFSET                   0x0
#define ISP_ISP_CONTROL1_0_FCN_ACQUIRE_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FCN_ACQUIRE_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_FCN_ACQUIRE_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FCN_ACQUIRE_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FCN_ACQUIRE_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_FCN_ACQUIRE_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_FCN_COMPENSATION_ENABLE_SHIFT                        _MK_SHIFT_CONST(8)
#define ISP_ISP_CONTROL1_0_FCN_COMPENSATION_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_FCN_COMPENSATION_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_FCN_COMPENSATION_ENABLE_RANGE                        8:8
#define ISP_ISP_CONTROL1_0_FCN_COMPENSATION_ENABLE_WOFFSET                      0x0
#define ISP_ISP_CONTROL1_0_FCN_COMPENSATION_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FCN_COMPENSATION_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_FCN_COMPENSATION_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FCN_COMPENSATION_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FCN_COMPENSATION_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_FCN_COMPENSATION_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_OB_FCN_ENABLE_SHIFT                  _MK_SHIFT_CONST(9)
#define ISP_ISP_CONTROL1_0_OB_FCN_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_OB_FCN_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_OB_FCN_ENABLE_RANGE                  9:9
#define ISP_ISP_CONTROL1_0_OB_FCN_ENABLE_WOFFSET                        0x0
#define ISP_ISP_CONTROL1_0_OB_FCN_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_OB_FCN_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_OB_FCN_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_OB_FCN_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_OB_FCN_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_OB_FCN_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_CMNGAIN_ENABLE_SHIFT                 _MK_SHIFT_CONST(10)
#define ISP_ISP_CONTROL1_0_CMNGAIN_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_CMNGAIN_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_CMNGAIN_ENABLE_RANGE                 10:10
#define ISP_ISP_CONTROL1_0_CMNGAIN_ENABLE_WOFFSET                       0x0
#define ISP_ISP_CONTROL1_0_CMNGAIN_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_CMNGAIN_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_CMNGAIN_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_CMNGAIN_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_CMNGAIN_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_CMNGAIN_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_DE_KNEE_ENABLE_SHIFT                 _MK_SHIFT_CONST(11)
#define ISP_ISP_CONTROL1_0_DE_KNEE_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_DE_KNEE_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_DE_KNEE_ENABLE_RANGE                 11:11
#define ISP_ISP_CONTROL1_0_DE_KNEE_ENABLE_WOFFSET                       0x0
#define ISP_ISP_CONTROL1_0_DE_KNEE_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_DE_KNEE_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_DE_KNEE_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_DE_KNEE_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_DE_KNEE_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_DE_KNEE_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_LENS_SHADING_ENABLE_SHIFT                    _MK_SHIFT_CONST(12)
#define ISP_ISP_CONTROL1_0_LENS_SHADING_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_LENS_SHADING_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_LENS_SHADING_ENABLE_RANGE                    12:12
#define ISP_ISP_CONTROL1_0_LENS_SHADING_ENABLE_WOFFSET                  0x0
#define ISP_ISP_CONTROL1_0_LENS_SHADING_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_LENS_SHADING_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_LENS_SHADING_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_LENS_SHADING_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_LENS_SHADING_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_LENS_SHADING_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_ENABLE_SHIFT                   _MK_SHIFT_CONST(13)
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_WHITE_BALANCE_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_ENABLE_RANGE                   13:13
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_ENABLE_WOFFSET                 0x0
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_MODE_SHIFT                     _MK_SHIFT_CONST(14)
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_MODE_FIELD                     _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_WHITE_BALANCE_MODE_SHIFT)
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_MODE_RANGE                     14:14
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_MODE_WOFFSET                   0x0
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_MODE_DYNAMIC                   _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_WHITE_BALANCE_MODE_PROGRAMMED                        _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_WBHOLD_SHIFT                 _MK_SHIFT_CONST(15)
#define ISP_ISP_CONTROL1_0_WBHOLD_FIELD                 _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_WBHOLD_SHIFT)
#define ISP_ISP_CONTROL1_0_WBHOLD_RANGE                 15:15
#define ISP_ISP_CONTROL1_0_WBHOLD_WOFFSET                       0x0
#define ISP_ISP_CONTROL1_0_WBHOLD_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_WBHOLD_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_WBHOLD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_WBHOLD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_CONTROL1_0_TOP_CLIP_ENABLE_SHIFT                        _MK_SHIFT_CONST(16)
#define ISP_ISP_CONTROL1_0_TOP_CLIP_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_TOP_CLIP_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_TOP_CLIP_ENABLE_RANGE                        16:16
#define ISP_ISP_CONTROL1_0_TOP_CLIP_ENABLE_WOFFSET                      0x0
#define ISP_ISP_CONTROL1_0_TOP_CLIP_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_TOP_CLIP_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_TOP_CLIP_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_TOP_CLIP_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_TOP_CLIP_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_TOP_CLIP_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_BAD_PIXEL_CONCEAL_SHIFT                      _MK_SHIFT_CONST(17)
#define ISP_ISP_CONTROL1_0_BAD_PIXEL_CONCEAL_FIELD                      _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_BAD_PIXEL_CONCEAL_SHIFT)
#define ISP_ISP_CONTROL1_0_BAD_PIXEL_CONCEAL_RANGE                      17:17
#define ISP_ISP_CONTROL1_0_BAD_PIXEL_CONCEAL_WOFFSET                    0x0
#define ISP_ISP_CONTROL1_0_BAD_PIXEL_CONCEAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_BAD_PIXEL_CONCEAL_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_BAD_PIXEL_CONCEAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_BAD_PIXEL_CONCEAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_BAD_PIXEL_CONCEAL_DISABLE                    _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_BAD_PIXEL_CONCEAL_ENABLE                     _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_NOISE_REDUCTION_ENABLE_SHIFT                 _MK_SHIFT_CONST(18)
#define ISP_ISP_CONTROL1_0_NOISE_REDUCTION_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_NOISE_REDUCTION_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_NOISE_REDUCTION_ENABLE_RANGE                 18:18
#define ISP_ISP_CONTROL1_0_NOISE_REDUCTION_ENABLE_WOFFSET                       0x0
#define ISP_ISP_CONTROL1_0_NOISE_REDUCTION_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_NOISE_REDUCTION_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_NOISE_REDUCTION_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_NOISE_REDUCTION_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_NOISE_REDUCTION_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_NOISE_REDUCTION_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_WS_ROUND_ENABLE_SHIFT                        _MK_SHIFT_CONST(19)
#define ISP_ISP_CONTROL1_0_WS_ROUND_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_WS_ROUND_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_WS_ROUND_ENABLE_RANGE                        19:19
#define ISP_ISP_CONTROL1_0_WS_ROUND_ENABLE_WOFFSET                      0x0
#define ISP_ISP_CONTROL1_0_WS_ROUND_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_WS_ROUND_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_WS_ROUND_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_WS_ROUND_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_WS_ROUND_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_WS_ROUND_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_DM_BOUNDARY_FIX_ENABLE_SHIFT                 _MK_SHIFT_CONST(20)
#define ISP_ISP_CONTROL1_0_DM_BOUNDARY_FIX_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_DM_BOUNDARY_FIX_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_DM_BOUNDARY_FIX_ENABLE_RANGE                 20:20
#define ISP_ISP_CONTROL1_0_DM_BOUNDARY_FIX_ENABLE_WOFFSET                       0x0
#define ISP_ISP_CONTROL1_0_DM_BOUNDARY_FIX_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_DM_BOUNDARY_FIX_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_DM_BOUNDARY_FIX_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_DM_BOUNDARY_FIX_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_DM_BOUNDARY_FIX_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_DM_BOUNDARY_FIX_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_WIDE_GAMMA_OUT_ENABLE_SHIFT                  _MK_SHIFT_CONST(21)
#define ISP_ISP_CONTROL1_0_WIDE_GAMMA_OUT_ENABLE_FIELD                  _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_WIDE_GAMMA_OUT_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_WIDE_GAMMA_OUT_ENABLE_RANGE                  21:21
#define ISP_ISP_CONTROL1_0_WIDE_GAMMA_OUT_ENABLE_WOFFSET                        0x0
#define ISP_ISP_CONTROL1_0_WIDE_GAMMA_OUT_ENABLE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_WIDE_GAMMA_OUT_ENABLE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_WIDE_GAMMA_OUT_ENABLE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_WIDE_GAMMA_OUT_ENABLE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_WIDE_GAMMA_OUT_ENABLE_DISABLE                        _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_WIDE_GAMMA_OUT_ENABLE_ENABLE                 _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_FINAL_ROUND_ENABLE_SHIFT                     _MK_SHIFT_CONST(22)
#define ISP_ISP_CONTROL1_0_FINAL_ROUND_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_FINAL_ROUND_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_FINAL_ROUND_ENABLE_RANGE                     22:22
#define ISP_ISP_CONTROL1_0_FINAL_ROUND_ENABLE_WOFFSET                   0x0
#define ISP_ISP_CONTROL1_0_FINAL_ROUND_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FINAL_ROUND_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_FINAL_ROUND_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FINAL_ROUND_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FINAL_ROUND_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_FINAL_ROUND_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_EXTRA_LS_OP_RANGE_ENABLE_SHIFT                       _MK_SHIFT_CONST(23)
#define ISP_ISP_CONTROL1_0_EXTRA_LS_OP_RANGE_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_EXTRA_LS_OP_RANGE_ENABLE_SHIFT)
#define ISP_ISP_CONTROL1_0_EXTRA_LS_OP_RANGE_ENABLE_RANGE                       23:23
#define ISP_ISP_CONTROL1_0_EXTRA_LS_OP_RANGE_ENABLE_WOFFSET                     0x0
#define ISP_ISP_CONTROL1_0_EXTRA_LS_OP_RANGE_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_EXTRA_LS_OP_RANGE_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_EXTRA_LS_OP_RANGE_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_EXTRA_LS_OP_RANGE_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_EXTRA_LS_OP_RANGE_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_EXTRA_LS_OP_RANGE_ENABLE_ENABLE                      _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_TIMESTAMP_RUN_SHIFT                  _MK_SHIFT_CONST(24)
#define ISP_ISP_CONTROL1_0_TIMESTAMP_RUN_FIELD                  _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_TIMESTAMP_RUN_SHIFT)
#define ISP_ISP_CONTROL1_0_TIMESTAMP_RUN_RANGE                  24:24
#define ISP_ISP_CONTROL1_0_TIMESTAMP_RUN_WOFFSET                        0x0
#define ISP_ISP_CONTROL1_0_TIMESTAMP_RUN_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_TIMESTAMP_RUN_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_TIMESTAMP_RUN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_TIMESTAMP_RUN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_TIMESTAMP_RUN_STOP                   _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_TIMESTAMP_RUN_RUN                    _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_INSERT_TIMESTAMP_SHIFT                       _MK_SHIFT_CONST(25)
#define ISP_ISP_CONTROL1_0_INSERT_TIMESTAMP_FIELD                       _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_INSERT_TIMESTAMP_SHIFT)
#define ISP_ISP_CONTROL1_0_INSERT_TIMESTAMP_RANGE                       25:25
#define ISP_ISP_CONTROL1_0_INSERT_TIMESTAMP_WOFFSET                     0x0
#define ISP_ISP_CONTROL1_0_INSERT_TIMESTAMP_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_INSERT_TIMESTAMP_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_INSERT_TIMESTAMP_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_INSERT_TIMESTAMP_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_INSERT_TIMESTAMP_DISABLE                     _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_INSERT_TIMESTAMP_ENABLE                      _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_LS_PRECOMPUTE_MODE_SHIFT                     _MK_SHIFT_CONST(26)
#define ISP_ISP_CONTROL1_0_LS_PRECOMPUTE_MODE_FIELD                     _MK_FIELD_CONST(0x3, ISP_ISP_CONTROL1_0_LS_PRECOMPUTE_MODE_SHIFT)
#define ISP_ISP_CONTROL1_0_LS_PRECOMPUTE_MODE_RANGE                     27:26
#define ISP_ISP_CONTROL1_0_LS_PRECOMPUTE_MODE_WOFFSET                   0x0
#define ISP_ISP_CONTROL1_0_LS_PRECOMPUTE_MODE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_LS_PRECOMPUTE_MODE_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define ISP_ISP_CONTROL1_0_LS_PRECOMPUTE_MODE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_LS_PRECOMPUTE_MODE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_ISP_CONTROL1_0_FLOP_OBS_BUS_SHIFT                   _MK_SHIFT_CONST(28)
#define ISP_ISP_CONTROL1_0_FLOP_OBS_BUS_FIELD                   _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_FLOP_OBS_BUS_SHIFT)
#define ISP_ISP_CONTROL1_0_FLOP_OBS_BUS_RANGE                   28:28
#define ISP_ISP_CONTROL1_0_FLOP_OBS_BUS_WOFFSET                 0x0
#define ISP_ISP_CONTROL1_0_FLOP_OBS_BUS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FLOP_OBS_BUS_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_FLOP_OBS_BUS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FLOP_OBS_BUS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_FLOP_OBS_BUS_DISABLE                 _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_FLOP_OBS_BUS_ENABLE                  _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL1_0_OUT_IMAGE_TYPE_SHIFT                 _MK_SHIFT_CONST(31)
#define ISP_ISP_CONTROL1_0_OUT_IMAGE_TYPE_FIELD                 _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL1_0_OUT_IMAGE_TYPE_SHIFT)
#define ISP_ISP_CONTROL1_0_OUT_IMAGE_TYPE_RANGE                 31:31
#define ISP_ISP_CONTROL1_0_OUT_IMAGE_TYPE_WOFFSET                       0x0
#define ISP_ISP_CONTROL1_0_OUT_IMAGE_TYPE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_OUT_IMAGE_TYPE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL1_0_OUT_IMAGE_TYPE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_OUT_IMAGE_TYPE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL1_0_OUT_IMAGE_TYPE_DEMOSAICED                    _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL1_0_OUT_IMAGE_TYPE_BAYER_PROCED                  _MK_ENUM_CONST(1)


// Register ISP_ISP_CONTROL2_0
#define ISP_ISP_CONTROL2_0                      _MK_ADDR_CONST(0x10)
#define ISP_ISP_CONTROL2_0_SELWRE                       0x0
#define ISP_ISP_CONTROL2_0_WORD_COUNT                   0x1
#define ISP_ISP_CONTROL2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_RESET_MASK                   _MK_MASK_CONST(0x3ffc3)
#define ISP_ISP_CONTROL2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_READ_MASK                    _MK_MASK_CONST(0x3ffff)
#define ISP_ISP_CONTROL2_0_WRITE_MASK                   _MK_MASK_CONST(0x3ffff)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_ENABLE_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL2_0_DEMOSAIC_ENABLE_SHIFT)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_ENABLE_RANGE                        0:0
#define ISP_ISP_CONTROL2_0_DEMOSAIC_ENABLE_WOFFSET                      0x0
#define ISP_ISP_CONTROL2_0_DEMOSAIC_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL2_0_PROG_DEMOSAIC_ENABLE_SHIFT                   _MK_SHIFT_CONST(1)
#define ISP_ISP_CONTROL2_0_PROG_DEMOSAIC_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL2_0_PROG_DEMOSAIC_ENABLE_SHIFT)
#define ISP_ISP_CONTROL2_0_PROG_DEMOSAIC_ENABLE_RANGE                   1:1
#define ISP_ISP_CONTROL2_0_PROG_DEMOSAIC_ENABLE_WOFFSET                 0x0
#define ISP_ISP_CONTROL2_0_PROG_DEMOSAIC_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_PROG_DEMOSAIC_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL2_0_PROG_DEMOSAIC_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_PROG_DEMOSAIC_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_CONTROL2_0_LB_DATA_WIDTH_SHIFT                  _MK_SHIFT_CONST(2)
#define ISP_ISP_CONTROL2_0_LB_DATA_WIDTH_FIELD                  _MK_FIELD_CONST(0xf, ISP_ISP_CONTROL2_0_LB_DATA_WIDTH_SHIFT)
#define ISP_ISP_CONTROL2_0_LB_DATA_WIDTH_RANGE                  5:2
#define ISP_ISP_CONTROL2_0_LB_DATA_WIDTH_WOFFSET                        0x0
#define ISP_ISP_CONTROL2_0_LB_DATA_WIDTH_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_LB_DATA_WIDTH_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_LB_DATA_WIDTH_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_LB_DATA_WIDTH_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_LB_DATA_WIDTH_D10                    _MK_ENUM_CONST(0)

#define ISP_ISP_CONTROL2_0_DEMOSAIC_MODE_SHIFT                  _MK_SHIFT_CONST(6)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_MODE_FIELD                  _MK_FIELD_CONST(0x7, ISP_ISP_CONTROL2_0_DEMOSAIC_MODE_SHIFT)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_MODE_RANGE                  8:6
#define ISP_ISP_CONTROL2_0_DEMOSAIC_MODE_WOFFSET                        0x0
#define ISP_ISP_CONTROL2_0_DEMOSAIC_MODE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_MODE_DEFAULT_MASK                   _MK_MASK_CONST(0x7)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_MODE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_MODE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_MODE_D3X3                   _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_MODE_D3X3BPNR                       _MK_ENUM_CONST(1)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_MODE_D5X5                   _MK_ENUM_CONST(2)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_MODE_D5X5NR                 _MK_ENUM_CONST(3)
#define ISP_ISP_CONTROL2_0_DEMOSAIC_MODE_D5X5BPNR                       _MK_ENUM_CONST(4)

#define ISP_ISP_CONTROL2_0_CAR_ENABLE_SHIFT                     _MK_SHIFT_CONST(9)
#define ISP_ISP_CONTROL2_0_CAR_ENABLE_FIELD                     _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL2_0_CAR_ENABLE_SHIFT)
#define ISP_ISP_CONTROL2_0_CAR_ENABLE_RANGE                     9:9
#define ISP_ISP_CONTROL2_0_CAR_ENABLE_WOFFSET                   0x0
#define ISP_ISP_CONTROL2_0_CAR_ENABLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_CAR_ENABLE_DEFAULT_MASK                      _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL2_0_CAR_ENABLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_CAR_ENABLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_CAR_ENABLE_DISABLE                   _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL2_0_CAR_ENABLE_ENABLE                    _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL2_0_EDGE_ENHANCE_ENABLE_SHIFT                    _MK_SHIFT_CONST(10)
#define ISP_ISP_CONTROL2_0_EDGE_ENHANCE_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL2_0_EDGE_ENHANCE_ENABLE_SHIFT)
#define ISP_ISP_CONTROL2_0_EDGE_ENHANCE_ENABLE_RANGE                    10:10
#define ISP_ISP_CONTROL2_0_EDGE_ENHANCE_ENABLE_WOFFSET                  0x0
#define ISP_ISP_CONTROL2_0_EDGE_ENHANCE_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_EDGE_ENHANCE_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL2_0_EDGE_ENHANCE_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_EDGE_ENHANCE_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_EDGE_ENHANCE_ENABLE_DISABLE                  _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL2_0_EDGE_ENHANCE_ENABLE_ENABLE                   _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL2_0_COLOR_CORRECTION_ENABLE_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_ISP_CONTROL2_0_COLOR_CORRECTION_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL2_0_COLOR_CORRECTION_ENABLE_SHIFT)
#define ISP_ISP_CONTROL2_0_COLOR_CORRECTION_ENABLE_RANGE                        11:11
#define ISP_ISP_CONTROL2_0_COLOR_CORRECTION_ENABLE_WOFFSET                      0x0
#define ISP_ISP_CONTROL2_0_COLOR_CORRECTION_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_COLOR_CORRECTION_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL2_0_COLOR_CORRECTION_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_COLOR_CORRECTION_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_COLOR_CORRECTION_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL2_0_COLOR_CORRECTION_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL2_0_CC_NR_ENABLE_SHIFT                   _MK_SHIFT_CONST(12)
#define ISP_ISP_CONTROL2_0_CC_NR_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL2_0_CC_NR_ENABLE_SHIFT)
#define ISP_ISP_CONTROL2_0_CC_NR_ENABLE_RANGE                   12:12
#define ISP_ISP_CONTROL2_0_CC_NR_ENABLE_WOFFSET                 0x0
#define ISP_ISP_CONTROL2_0_CC_NR_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_CC_NR_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL2_0_CC_NR_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_CC_NR_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_CC_NR_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL2_0_CC_NR_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL2_0_NEGATIVE_EFFECT_ENABLE_SHIFT                 _MK_SHIFT_CONST(13)
#define ISP_ISP_CONTROL2_0_NEGATIVE_EFFECT_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL2_0_NEGATIVE_EFFECT_ENABLE_SHIFT)
#define ISP_ISP_CONTROL2_0_NEGATIVE_EFFECT_ENABLE_RANGE                 13:13
#define ISP_ISP_CONTROL2_0_NEGATIVE_EFFECT_ENABLE_WOFFSET                       0x0
#define ISP_ISP_CONTROL2_0_NEGATIVE_EFFECT_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_NEGATIVE_EFFECT_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL2_0_NEGATIVE_EFFECT_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_NEGATIVE_EFFECT_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_NEGATIVE_EFFECT_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL2_0_NEGATIVE_EFFECT_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL2_0_GAMMA_CORRECTION_ENABLE_SHIFT                        _MK_SHIFT_CONST(14)
#define ISP_ISP_CONTROL2_0_GAMMA_CORRECTION_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL2_0_GAMMA_CORRECTION_ENABLE_SHIFT)
#define ISP_ISP_CONTROL2_0_GAMMA_CORRECTION_ENABLE_RANGE                        14:14
#define ISP_ISP_CONTROL2_0_GAMMA_CORRECTION_ENABLE_WOFFSET                      0x0
#define ISP_ISP_CONTROL2_0_GAMMA_CORRECTION_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_GAMMA_CORRECTION_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL2_0_GAMMA_CORRECTION_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_GAMMA_CORRECTION_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_GAMMA_CORRECTION_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL2_0_GAMMA_CORRECTION_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL2_0_RGB2YUV_ENABLE_SHIFT                 _MK_SHIFT_CONST(15)
#define ISP_ISP_CONTROL2_0_RGB2YUV_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL2_0_RGB2YUV_ENABLE_SHIFT)
#define ISP_ISP_CONTROL2_0_RGB2YUV_ENABLE_RANGE                 15:15
#define ISP_ISP_CONTROL2_0_RGB2YUV_ENABLE_WOFFSET                       0x0
#define ISP_ISP_CONTROL2_0_RGB2YUV_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_RGB2YUV_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL2_0_RGB2YUV_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_RGB2YUV_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_RGB2YUV_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL2_0_RGB2YUV_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL2_0_PRECCTF_ENABLE_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_CONTROL2_0_PRECCTF_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL2_0_PRECCTF_ENABLE_SHIFT)
#define ISP_ISP_CONTROL2_0_PRECCTF_ENABLE_RANGE                 16:16
#define ISP_ISP_CONTROL2_0_PRECCTF_ENABLE_WOFFSET                       0x0
#define ISP_ISP_CONTROL2_0_PRECCTF_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_PRECCTF_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL2_0_PRECCTF_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_PRECCTF_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_PRECCTF_ENABLE_DISABLE                       _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL2_0_PRECCTF_ENABLE_ENABLE                        _MK_ENUM_CONST(1)

#define ISP_ISP_CONTROL2_0_POSTCSCTF_ENABLE_SHIFT                       _MK_SHIFT_CONST(17)
#define ISP_ISP_CONTROL2_0_POSTCSCTF_ENABLE_FIELD                       _MK_FIELD_CONST(0x1, ISP_ISP_CONTROL2_0_POSTCSCTF_ENABLE_SHIFT)
#define ISP_ISP_CONTROL2_0_POSTCSCTF_ENABLE_RANGE                       17:17
#define ISP_ISP_CONTROL2_0_POSTCSCTF_ENABLE_WOFFSET                     0x0
#define ISP_ISP_CONTROL2_0_POSTCSCTF_ENABLE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_POSTCSCTF_ENABLE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ISP_ISP_CONTROL2_0_POSTCSCTF_ENABLE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_POSTCSCTF_ENABLE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CONTROL2_0_POSTCSCTF_ENABLE_DISABLE                     _MK_ENUM_CONST(0)
#define ISP_ISP_CONTROL2_0_POSTCSCTF_ENABLE_ENABLE                      _MK_ENUM_CONST(1)


// Register ISP_ISP_COMMAND_0
#define ISP_ISP_COMMAND_0                       _MK_ADDR_CONST(0x11)
#define ISP_ISP_COMMAND_0_SELWRE                        0x0
#define ISP_ISP_COMMAND_0_WORD_COUNT                    0x1
#define ISP_ISP_COMMAND_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_COMMAND_0_RESET_MASK                    _MK_MASK_CONST(0x80000001)
#define ISP_ISP_COMMAND_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COMMAND_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_COMMAND_0_READ_MASK                     _MK_MASK_CONST(0x80000001)
#define ISP_ISP_COMMAND_0_WRITE_MASK                    _MK_MASK_CONST(0x80000001)
#define ISP_ISP_COMMAND_0_ISP_ENABLE_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_COMMAND_0_ISP_ENABLE_FIELD                      _MK_FIELD_CONST(0x1, ISP_ISP_COMMAND_0_ISP_ENABLE_SHIFT)
#define ISP_ISP_COMMAND_0_ISP_ENABLE_RANGE                      0:0
#define ISP_ISP_COMMAND_0_ISP_ENABLE_WOFFSET                    0x0
#define ISP_ISP_COMMAND_0_ISP_ENABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_COMMAND_0_ISP_ENABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_ISP_COMMAND_0_ISP_ENABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_COMMAND_0_ISP_ENABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_COMMAND_0_ISP_ENABLE_DISABLE                    _MK_ENUM_CONST(0)
#define ISP_ISP_COMMAND_0_ISP_ENABLE_ENABLE                     _MK_ENUM_CONST(1)

#define ISP_ISP_COMMAND_0_ISP_UPDATE_REQ_SHIFT                  _MK_SHIFT_CONST(31)
#define ISP_ISP_COMMAND_0_ISP_UPDATE_REQ_FIELD                  _MK_FIELD_CONST(0x1, ISP_ISP_COMMAND_0_ISP_UPDATE_REQ_SHIFT)
#define ISP_ISP_COMMAND_0_ISP_UPDATE_REQ_RANGE                  31:31
#define ISP_ISP_COMMAND_0_ISP_UPDATE_REQ_WOFFSET                        0x0
#define ISP_ISP_COMMAND_0_ISP_UPDATE_REQ_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COMMAND_0_ISP_UPDATE_REQ_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ISP_ISP_COMMAND_0_ISP_UPDATE_REQ_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_COMMAND_0_ISP_UPDATE_REQ_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COMMAND_0_ISP_UPDATE_REQ_DISABLE                        _MK_ENUM_CONST(0)
#define ISP_ISP_COMMAND_0_ISP_UPDATE_REQ_ENABLE                 _MK_ENUM_CONST(1)


// Register ISP_ISP_SCAN_FRAME_0
#define ISP_ISP_SCAN_FRAME_0                    _MK_ADDR_CONST(0x12)
#define ISP_ISP_SCAN_FRAME_0_SELWRE                     0x0
#define ISP_ISP_SCAN_FRAME_0_WORD_COUNT                         0x1
#define ISP_ISP_SCAN_FRAME_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_SCAN_FRAME_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_SCAN_FRAME_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_SCAN_FRAME_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_SCAN_FRAME_0_READ_MASK                  _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_SCAN_FRAME_0_WRITE_MASK                         _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_SCAN_FRAME_0_H_SCAN_SIZE_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_ISP_SCAN_FRAME_0_H_SCAN_SIZE_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_ISP_SCAN_FRAME_0_H_SCAN_SIZE_SHIFT)
#define ISP_ISP_SCAN_FRAME_0_H_SCAN_SIZE_RANGE                  13:0
#define ISP_ISP_SCAN_FRAME_0_H_SCAN_SIZE_WOFFSET                        0x0
#define ISP_ISP_SCAN_FRAME_0_H_SCAN_SIZE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_SCAN_FRAME_0_H_SCAN_SIZE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SCAN_FRAME_0_H_SCAN_SIZE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_SCAN_FRAME_0_H_SCAN_SIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_ISP_SCAN_FRAME_0_V_SCAN_SIZE_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_ISP_SCAN_FRAME_0_V_SCAN_SIZE_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_ISP_SCAN_FRAME_0_V_SCAN_SIZE_SHIFT)
#define ISP_ISP_SCAN_FRAME_0_V_SCAN_SIZE_RANGE                  29:16
#define ISP_ISP_SCAN_FRAME_0_V_SCAN_SIZE_WOFFSET                        0x0
#define ISP_ISP_SCAN_FRAME_0_V_SCAN_SIZE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_SCAN_FRAME_0_V_SCAN_SIZE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SCAN_FRAME_0_V_SCAN_SIZE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_SCAN_FRAME_0_V_SCAN_SIZE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_ISP_TG_CONTROL_0
#define ISP_ISP_TG_CONTROL_0                    _MK_ADDR_CONST(0x13)
#define ISP_ISP_TG_CONTROL_0_SELWRE                     0x0
#define ISP_ISP_TG_CONTROL_0_WORD_COUNT                         0x1
#define ISP_ISP_TG_CONTROL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_TG_CONTROL_0_RESET_MASK                         _MK_MASK_CONST(0x303)
#define ISP_ISP_TG_CONTROL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_TG_CONTROL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_TG_CONTROL_0_READ_MASK                  _MK_MASK_CONST(0x303)
#define ISP_ISP_TG_CONTROL_0_WRITE_MASK                         _MK_MASK_CONST(0x303)
#define ISP_ISP_TG_CONTROL_0_HSYNC_EDGE_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_TG_CONTROL_0_HSYNC_EDGE_FIELD                   _MK_FIELD_CONST(0x1, ISP_ISP_TG_CONTROL_0_HSYNC_EDGE_SHIFT)
#define ISP_ISP_TG_CONTROL_0_HSYNC_EDGE_RANGE                   0:0
#define ISP_ISP_TG_CONTROL_0_HSYNC_EDGE_WOFFSET                 0x0
#define ISP_ISP_TG_CONTROL_0_HSYNC_EDGE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_TG_CONTROL_0_HSYNC_EDGE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_ISP_TG_CONTROL_0_HSYNC_EDGE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_TG_CONTROL_0_HSYNC_EDGE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_TG_CONTROL_0_HSYNC_EDGE_POS                     _MK_ENUM_CONST(0)
#define ISP_ISP_TG_CONTROL_0_HSYNC_EDGE_NEG                     _MK_ENUM_CONST(1)

#define ISP_ISP_TG_CONTROL_0_VSYNC_EDGE_SHIFT                   _MK_SHIFT_CONST(1)
#define ISP_ISP_TG_CONTROL_0_VSYNC_EDGE_FIELD                   _MK_FIELD_CONST(0x1, ISP_ISP_TG_CONTROL_0_VSYNC_EDGE_SHIFT)
#define ISP_ISP_TG_CONTROL_0_VSYNC_EDGE_RANGE                   1:1
#define ISP_ISP_TG_CONTROL_0_VSYNC_EDGE_WOFFSET                 0x0
#define ISP_ISP_TG_CONTROL_0_VSYNC_EDGE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_TG_CONTROL_0_VSYNC_EDGE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_ISP_TG_CONTROL_0_VSYNC_EDGE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_TG_CONTROL_0_VSYNC_EDGE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_TG_CONTROL_0_VSYNC_EDGE_POS                     _MK_ENUM_CONST(0)
#define ISP_ISP_TG_CONTROL_0_VSYNC_EDGE_NEG                     _MK_ENUM_CONST(1)

#define ISP_ISP_TG_CONTROL_0_CFASEL_DM_SHIFT                    _MK_SHIFT_CONST(8)
#define ISP_ISP_TG_CONTROL_0_CFASEL_DM_FIELD                    _MK_FIELD_CONST(0x3, ISP_ISP_TG_CONTROL_0_CFASEL_DM_SHIFT)
#define ISP_ISP_TG_CONTROL_0_CFASEL_DM_RANGE                    9:8
#define ISP_ISP_TG_CONTROL_0_CFASEL_DM_WOFFSET                  0x0
#define ISP_ISP_TG_CONTROL_0_CFASEL_DM_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_TG_CONTROL_0_CFASEL_DM_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define ISP_ISP_TG_CONTROL_0_CFASEL_DM_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_TG_CONTROL_0_CFASEL_DM_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_TG_CONTROL_0_CFASEL_DM_RGGB                     _MK_ENUM_CONST(0)
#define ISP_ISP_TG_CONTROL_0_CFASEL_DM_GRBG                     _MK_ENUM_CONST(1)
#define ISP_ISP_TG_CONTROL_0_CFASEL_DM_GBRG                     _MK_ENUM_CONST(2)
#define ISP_ISP_TG_CONTROL_0_CFASEL_DM_BGGR                     _MK_ENUM_CONST(3)


// Register ISP_ISP_H_ACTIVE_0
#define ISP_ISP_H_ACTIVE_0                      _MK_ADDR_CONST(0x14)
#define ISP_ISP_H_ACTIVE_0_SELWRE                       0x0
#define ISP_ISP_H_ACTIVE_0_WORD_COUNT                   0x1
#define ISP_ISP_H_ACTIVE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_H_ACTIVE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_H_ACTIVE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_H_ACTIVE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_H_ACTIVE_0_READ_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_H_ACTIVE_0_WRITE_MASK                   _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_START_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_START_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_START_SHIFT)
#define ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_START_RANGE                      13:0
#define ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_START_WOFFSET                    0x0
#define ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_START_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_WIDTH_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_WIDTH_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_WIDTH_SHIFT)
#define ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_WIDTH_RANGE                      29:16
#define ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_WIDTH_WOFFSET                    0x0
#define ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_WIDTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_H_ACTIVE_0_ACTIVE_LINE_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_ISP_V_ACTIVE_0
#define ISP_ISP_V_ACTIVE_0                      _MK_ADDR_CONST(0x15)
#define ISP_ISP_V_ACTIVE_0_SELWRE                       0x0
#define ISP_ISP_V_ACTIVE_0_WORD_COUNT                   0x1
#define ISP_ISP_V_ACTIVE_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_V_ACTIVE_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_V_ACTIVE_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_V_ACTIVE_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_V_ACTIVE_0_READ_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_V_ACTIVE_0_WRITE_MASK                   _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_START_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_START_FIELD                     _MK_FIELD_CONST(0x3fff, ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_START_SHIFT)
#define ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_START_RANGE                     13:0
#define ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_START_WOFFSET                   0x0
#define ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_START_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_HEIGHT_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_HEIGHT_FIELD                    _MK_FIELD_CONST(0x3fff, ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_HEIGHT_SHIFT)
#define ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_HEIGHT_RANGE                    29:16
#define ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_HEIGHT_WOFFSET                  0x0
#define ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_HEIGHT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_HEIGHT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_HEIGHT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_V_ACTIVE_0_ACTIVE_FRAME_HEIGHT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_ISP_H_OUTPUT_0
#define ISP_ISP_H_OUTPUT_0                      _MK_ADDR_CONST(0x16)
#define ISP_ISP_H_OUTPUT_0_SELWRE                       0x0
#define ISP_ISP_H_OUTPUT_0_WORD_COUNT                   0x1
#define ISP_ISP_H_OUTPUT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_H_OUTPUT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_H_OUTPUT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_H_OUTPUT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_H_OUTPUT_0_READ_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_H_OUTPUT_0_WRITE_MASK                   _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_START_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_START_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_START_SHIFT)
#define ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_START_RANGE                      13:0
#define ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_START_WOFFSET                    0x0
#define ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_START_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_WIDTH_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_WIDTH_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_WIDTH_SHIFT)
#define ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_WIDTH_RANGE                      29:16
#define ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_WIDTH_WOFFSET                    0x0
#define ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_WIDTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_H_OUTPUT_0_OUTPUT_LINE_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_ISP_V_OUTPUT_0
#define ISP_ISP_V_OUTPUT_0                      _MK_ADDR_CONST(0x17)
#define ISP_ISP_V_OUTPUT_0_SELWRE                       0x0
#define ISP_ISP_V_OUTPUT_0_WORD_COUNT                   0x1
#define ISP_ISP_V_OUTPUT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_V_OUTPUT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_V_OUTPUT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_V_OUTPUT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_V_OUTPUT_0_READ_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_V_OUTPUT_0_WRITE_MASK                   _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_START_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_START_FIELD                     _MK_FIELD_CONST(0x3fff, ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_START_SHIFT)
#define ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_START_RANGE                     13:0
#define ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_START_WOFFSET                   0x0
#define ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_START_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_HEIGHT_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_HEIGHT_FIELD                    _MK_FIELD_CONST(0x3fff, ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_HEIGHT_SHIFT)
#define ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_HEIGHT_RANGE                    29:16
#define ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_HEIGHT_WOFFSET                  0x0
#define ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_HEIGHT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_HEIGHT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_HEIGHT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_V_OUTPUT_0_OUTPUT_FRAME_HEIGHT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_ISP_STALL_CONTROL_0
#define ISP_ISP_STALL_CONTROL_0                 _MK_ADDR_CONST(0x18)
#define ISP_ISP_STALL_CONTROL_0_SELWRE                  0x0
#define ISP_ISP_STALL_CONTROL_0_WORD_COUNT                      0x1
#define ISP_ISP_STALL_CONTROL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_RESET_MASK                      _MK_MASK_CONST(0xf9000000)
#define ISP_ISP_STALL_CONTROL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_READ_MASK                       _MK_MASK_CONST(0xf9ffffff)
#define ISP_ISP_STALL_CONTROL_0_WRITE_MASK                      _MK_MASK_CONST(0xf9ffffff)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_MIN_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_MIN_FIELD                    _MK_FIELD_CONST(0xff, ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_MIN_SHIFT)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_MIN_RANGE                    7:0
#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_MIN_WOFFSET                  0x0
#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_MIN_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_MIN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_MIN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_MIN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_MIN_SHIFT                   _MK_SHIFT_CONST(8)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_MIN_FIELD                   _MK_FIELD_CONST(0xff, ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_MIN_SHIFT)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_MIN_RANGE                   15:8
#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_MIN_WOFFSET                 0x0
#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_MIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_MIN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_MIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_MIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_MIN_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_MIN_FIELD                    _MK_FIELD_CONST(0xf, ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_MIN_SHIFT)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_MIN_RANGE                    19:16
#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_MIN_WOFFSET                  0x0
#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_MIN_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_MIN_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_MIN_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_MIN_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_MIN_SHIFT                   _MK_SHIFT_CONST(20)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_MIN_FIELD                   _MK_FIELD_CONST(0xf, ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_MIN_SHIFT)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_MIN_RANGE                   23:20
#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_MIN_WOFFSET                 0x0
#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_MIN_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_MIN_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_MIN_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_MIN_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_STALL_CONTROL_0_LOCAL_HSYNC_ENABLE_SHIFT                        _MK_SHIFT_CONST(24)
#define ISP_ISP_STALL_CONTROL_0_LOCAL_HSYNC_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, ISP_ISP_STALL_CONTROL_0_LOCAL_HSYNC_ENABLE_SHIFT)
#define ISP_ISP_STALL_CONTROL_0_LOCAL_HSYNC_ENABLE_RANGE                        24:24
#define ISP_ISP_STALL_CONTROL_0_LOCAL_HSYNC_ENABLE_WOFFSET                      0x0
#define ISP_ISP_STALL_CONTROL_0_LOCAL_HSYNC_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_LOCAL_HSYNC_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_ISP_STALL_CONTROL_0_LOCAL_HSYNC_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_LOCAL_HSYNC_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_LOCAL_HSYNC_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define ISP_ISP_STALL_CONTROL_0_LOCAL_HSYNC_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define ISP_ISP_STALL_CONTROL_0_MEMORY_STALL_ACTIVE_SHIFT                       _MK_SHIFT_CONST(27)
#define ISP_ISP_STALL_CONTROL_0_MEMORY_STALL_ACTIVE_FIELD                       _MK_FIELD_CONST(0x1, ISP_ISP_STALL_CONTROL_0_MEMORY_STALL_ACTIVE_SHIFT)
#define ISP_ISP_STALL_CONTROL_0_MEMORY_STALL_ACTIVE_RANGE                       27:27
#define ISP_ISP_STALL_CONTROL_0_MEMORY_STALL_ACTIVE_WOFFSET                     0x0
#define ISP_ISP_STALL_CONTROL_0_MEMORY_STALL_ACTIVE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_MEMORY_STALL_ACTIVE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ISP_ISP_STALL_CONTROL_0_MEMORY_STALL_ACTIVE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_MEMORY_STALL_ACTIVE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_MEMORY_STALL_ACTIVE_DISABLE                     _MK_ENUM_CONST(0)
#define ISP_ISP_STALL_CONTROL_0_MEMORY_STALL_ACTIVE_ENABLE                      _MK_ENUM_CONST(1)

#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_STALL_ACTIVE_SHIFT                   _MK_SHIFT_CONST(28)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_STALL_ACTIVE_FIELD                   _MK_FIELD_CONST(0x1, ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_STALL_ACTIVE_SHIFT)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_STALL_ACTIVE_RANGE                   28:28
#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_STALL_ACTIVE_WOFFSET                 0x0
#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_STALL_ACTIVE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_STALL_ACTIVE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_STALL_ACTIVE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_STALL_ACTIVE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_STALL_ACTIVE_DISABLE                 _MK_ENUM_CONST(0)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_ACT_STALL_ACTIVE_ENABLE                  _MK_ENUM_CONST(1)

#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_STALL_ACTIVE_SHIFT                  _MK_SHIFT_CONST(29)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_STALL_ACTIVE_FIELD                  _MK_FIELD_CONST(0x1, ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_STALL_ACTIVE_SHIFT)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_STALL_ACTIVE_RANGE                  29:29
#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_STALL_ACTIVE_WOFFSET                        0x0
#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_STALL_ACTIVE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_STALL_ACTIVE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_STALL_ACTIVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_STALL_ACTIVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_STALL_ACTIVE_DISABLE                        _MK_ENUM_CONST(0)
#define ISP_ISP_STALL_CONTROL_0_HBLANK_SCAN_STALL_ACTIVE_ENABLE                 _MK_ENUM_CONST(1)

#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_STALL_ACTIVE_SHIFT                   _MK_SHIFT_CONST(30)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_STALL_ACTIVE_FIELD                   _MK_FIELD_CONST(0x1, ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_STALL_ACTIVE_SHIFT)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_STALL_ACTIVE_RANGE                   30:30
#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_STALL_ACTIVE_WOFFSET                 0x0
#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_STALL_ACTIVE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_STALL_ACTIVE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_STALL_ACTIVE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_STALL_ACTIVE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_STALL_ACTIVE_DISABLE                 _MK_ENUM_CONST(0)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_ACT_STALL_ACTIVE_ENABLE                  _MK_ENUM_CONST(1)

#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_STALL_ACTIVE_SHIFT                  _MK_SHIFT_CONST(31)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_STALL_ACTIVE_FIELD                  _MK_FIELD_CONST(0x1, ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_STALL_ACTIVE_SHIFT)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_STALL_ACTIVE_RANGE                  31:31
#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_STALL_ACTIVE_WOFFSET                        0x0
#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_STALL_ACTIVE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_STALL_ACTIVE_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_STALL_ACTIVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_STALL_ACTIVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_STALL_ACTIVE_DISABLE                        _MK_ENUM_CONST(0)
#define ISP_ISP_STALL_CONTROL_0_VBLANK_SCAN_STALL_ACTIVE_ENABLE                 _MK_ENUM_CONST(1)


// Register ISP_IN_OUT_HEIGHT_0
#define ISP_IN_OUT_HEIGHT_0                     _MK_ADDR_CONST(0x19)
#define ISP_IN_OUT_HEIGHT_0_SELWRE                      0x0
#define ISP_IN_OUT_HEIGHT_0_WORD_COUNT                  0x1
#define ISP_IN_OUT_HEIGHT_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_IN_OUT_HEIGHT_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_IN_OUT_HEIGHT_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_IN_OUT_HEIGHT_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_IN_OUT_HEIGHT_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_IN_OUT_HEIGHT_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ISP_IN_OUT_HEIGHT_0_IN_FRAME_HEIGHT_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_IN_OUT_HEIGHT_0_IN_FRAME_HEIGHT_FIELD                       _MK_FIELD_CONST(0xffff, ISP_IN_OUT_HEIGHT_0_IN_FRAME_HEIGHT_SHIFT)
#define ISP_IN_OUT_HEIGHT_0_IN_FRAME_HEIGHT_RANGE                       15:0
#define ISP_IN_OUT_HEIGHT_0_IN_FRAME_HEIGHT_WOFFSET                     0x0
#define ISP_IN_OUT_HEIGHT_0_IN_FRAME_HEIGHT_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_IN_OUT_HEIGHT_0_IN_FRAME_HEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_IN_OUT_HEIGHT_0_IN_FRAME_HEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_IN_OUT_HEIGHT_0_IN_FRAME_HEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_IN_OUT_HEIGHT_0_OUT_FRAME_HEIGHT_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_IN_OUT_HEIGHT_0_OUT_FRAME_HEIGHT_FIELD                      _MK_FIELD_CONST(0xffff, ISP_IN_OUT_HEIGHT_0_OUT_FRAME_HEIGHT_SHIFT)
#define ISP_IN_OUT_HEIGHT_0_OUT_FRAME_HEIGHT_RANGE                      31:16
#define ISP_IN_OUT_HEIGHT_0_OUT_FRAME_HEIGHT_WOFFSET                    0x0
#define ISP_IN_OUT_HEIGHT_0_OUT_FRAME_HEIGHT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_IN_OUT_HEIGHT_0_OUT_FRAME_HEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_IN_OUT_HEIGHT_0_OUT_FRAME_HEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_IN_OUT_HEIGHT_0_OUT_FRAME_HEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_INPUT_WIDTH_0
#define ISP_INPUT_WIDTH_0                       _MK_ADDR_CONST(0x1a)
#define ISP_INPUT_WIDTH_0_SELWRE                        0x0
#define ISP_INPUT_WIDTH_0_WORD_COUNT                    0x1
#define ISP_INPUT_WIDTH_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_INPUT_WIDTH_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_INPUT_WIDTH_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_INPUT_WIDTH_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_INPUT_WIDTH_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_INPUT_WIDTH_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_INPUT_WIDTH_0_INPUT_WIDTH_MIN_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_INPUT_WIDTH_0_INPUT_WIDTH_MIN_FIELD                 _MK_FIELD_CONST(0xffff, ISP_INPUT_WIDTH_0_INPUT_WIDTH_MIN_SHIFT)
#define ISP_INPUT_WIDTH_0_INPUT_WIDTH_MIN_RANGE                 15:0
#define ISP_INPUT_WIDTH_0_INPUT_WIDTH_MIN_WOFFSET                       0x0
#define ISP_INPUT_WIDTH_0_INPUT_WIDTH_MIN_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_INPUT_WIDTH_0_INPUT_WIDTH_MIN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_INPUT_WIDTH_0_INPUT_WIDTH_MIN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_INPUT_WIDTH_0_INPUT_WIDTH_MIN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_INPUT_WIDTH_0_INPUT_WIDTH_MAX_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_INPUT_WIDTH_0_INPUT_WIDTH_MAX_FIELD                 _MK_FIELD_CONST(0xffff, ISP_INPUT_WIDTH_0_INPUT_WIDTH_MAX_SHIFT)
#define ISP_INPUT_WIDTH_0_INPUT_WIDTH_MAX_RANGE                 31:16
#define ISP_INPUT_WIDTH_0_INPUT_WIDTH_MAX_WOFFSET                       0x0
#define ISP_INPUT_WIDTH_0_INPUT_WIDTH_MAX_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_INPUT_WIDTH_0_INPUT_WIDTH_MAX_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_INPUT_WIDTH_0_INPUT_WIDTH_MAX_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_INPUT_WIDTH_0_INPUT_WIDTH_MAX_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_INPUT_H_BLANK_0
#define ISP_INPUT_H_BLANK_0                     _MK_ADDR_CONST(0x1b)
#define ISP_INPUT_H_BLANK_0_SELWRE                      0x0
#define ISP_INPUT_H_BLANK_0_WORD_COUNT                  0x1
#define ISP_INPUT_H_BLANK_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_INPUT_H_BLANK_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_INPUT_H_BLANK_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_INPUT_H_BLANK_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_INPUT_H_BLANK_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_INPUT_H_BLANK_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MIN_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MIN_FIELD                     _MK_FIELD_CONST(0xffff, ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MIN_SHIFT)
#define ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MIN_RANGE                     15:0
#define ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MIN_WOFFSET                   0x0
#define ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MIN_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MIN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MIN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MIN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MAX_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MAX_FIELD                     _MK_FIELD_CONST(0xffff, ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MAX_SHIFT)
#define ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MAX_RANGE                     31:16
#define ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MAX_WOFFSET                   0x0
#define ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MAX_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MAX_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MAX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_INPUT_H_BLANK_0_INPUT_H_BLANK_MAX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_INPUT_V_BLANK_0
#define ISP_INPUT_V_BLANK_0                     _MK_ADDR_CONST(0x1c)
#define ISP_INPUT_V_BLANK_0_SELWRE                      0x0
#define ISP_INPUT_V_BLANK_0_WORD_COUNT                  0x1
#define ISP_INPUT_V_BLANK_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_INPUT_V_BLANK_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_INPUT_V_BLANK_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_INPUT_V_BLANK_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_INPUT_V_BLANK_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define ISP_INPUT_V_BLANK_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ISP_INPUT_V_BLANK_0_INPUT_V_BLANK_CYCLES_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_INPUT_V_BLANK_0_INPUT_V_BLANK_CYCLES_FIELD                  _MK_FIELD_CONST(0xffffff, ISP_INPUT_V_BLANK_0_INPUT_V_BLANK_CYCLES_SHIFT)
#define ISP_INPUT_V_BLANK_0_INPUT_V_BLANK_CYCLES_RANGE                  23:0
#define ISP_INPUT_V_BLANK_0_INPUT_V_BLANK_CYCLES_WOFFSET                        0x0
#define ISP_INPUT_V_BLANK_0_INPUT_V_BLANK_CYCLES_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_INPUT_V_BLANK_0_INPUT_V_BLANK_CYCLES_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_INPUT_V_BLANK_0_INPUT_V_BLANK_CYCLES_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_INPUT_V_BLANK_0_INPUT_V_BLANK_CYCLES_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_INPUT_PROGRESS_0
#define ISP_INPUT_PROGRESS_0                    _MK_ADDR_CONST(0x1d)
#define ISP_INPUT_PROGRESS_0_SELWRE                     0x0
#define ISP_INPUT_PROGRESS_0_WORD_COUNT                         0x1
#define ISP_INPUT_PROGRESS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_INPUT_PROGRESS_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_INPUT_PROGRESS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_INPUT_PROGRESS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_INPUT_PROGRESS_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_INPUT_PROGRESS_0_WRITE_MASK                         _MK_MASK_CONST(0x0)
#define ISP_INPUT_PROGRESS_0_INPUT_PIXEL_COUNT_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_INPUT_PROGRESS_0_INPUT_PIXEL_COUNT_FIELD                    _MK_FIELD_CONST(0xffff, ISP_INPUT_PROGRESS_0_INPUT_PIXEL_COUNT_SHIFT)
#define ISP_INPUT_PROGRESS_0_INPUT_PIXEL_COUNT_RANGE                    15:0
#define ISP_INPUT_PROGRESS_0_INPUT_PIXEL_COUNT_WOFFSET                  0x0
#define ISP_INPUT_PROGRESS_0_INPUT_PIXEL_COUNT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_INPUT_PROGRESS_0_INPUT_PIXEL_COUNT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_INPUT_PROGRESS_0_INPUT_PIXEL_COUNT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_INPUT_PROGRESS_0_INPUT_PIXEL_COUNT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_INPUT_PROGRESS_0_INPUT_LINE_COUNT_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_INPUT_PROGRESS_0_INPUT_LINE_COUNT_FIELD                     _MK_FIELD_CONST(0xffff, ISP_INPUT_PROGRESS_0_INPUT_LINE_COUNT_SHIFT)
#define ISP_INPUT_PROGRESS_0_INPUT_LINE_COUNT_RANGE                     31:16
#define ISP_INPUT_PROGRESS_0_INPUT_LINE_COUNT_WOFFSET                   0x0
#define ISP_INPUT_PROGRESS_0_INPUT_LINE_COUNT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_INPUT_PROGRESS_0_INPUT_LINE_COUNT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_INPUT_PROGRESS_0_INPUT_LINE_COUNT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_INPUT_PROGRESS_0_INPUT_LINE_COUNT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_OUTPUT_PROGRESS_0
#define ISP_OUTPUT_PROGRESS_0                   _MK_ADDR_CONST(0x1e)
#define ISP_OUTPUT_PROGRESS_0_SELWRE                    0x0
#define ISP_OUTPUT_PROGRESS_0_WORD_COUNT                        0x1
#define ISP_OUTPUT_PROGRESS_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_OUTPUT_PROGRESS_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OUTPUT_PROGRESS_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_OUTPUT_PROGRESS_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OUTPUT_PROGRESS_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_OUTPUT_PROGRESS_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_OUTPUT_PROGRESS_0_OUTPUT_PIXEL_COUNT_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_OUTPUT_PROGRESS_0_OUTPUT_PIXEL_COUNT_FIELD                  _MK_FIELD_CONST(0xffff, ISP_OUTPUT_PROGRESS_0_OUTPUT_PIXEL_COUNT_SHIFT)
#define ISP_OUTPUT_PROGRESS_0_OUTPUT_PIXEL_COUNT_RANGE                  15:0
#define ISP_OUTPUT_PROGRESS_0_OUTPUT_PIXEL_COUNT_WOFFSET                        0x0
#define ISP_OUTPUT_PROGRESS_0_OUTPUT_PIXEL_COUNT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OUTPUT_PROGRESS_0_OUTPUT_PIXEL_COUNT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OUTPUT_PROGRESS_0_OUTPUT_PIXEL_COUNT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OUTPUT_PROGRESS_0_OUTPUT_PIXEL_COUNT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_OUTPUT_PROGRESS_0_OUTPUT_LINE_COUNT_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_OUTPUT_PROGRESS_0_OUTPUT_LINE_COUNT_FIELD                   _MK_FIELD_CONST(0xffff, ISP_OUTPUT_PROGRESS_0_OUTPUT_LINE_COUNT_SHIFT)
#define ISP_OUTPUT_PROGRESS_0_OUTPUT_LINE_COUNT_RANGE                   31:16
#define ISP_OUTPUT_PROGRESS_0_OUTPUT_LINE_COUNT_WOFFSET                 0x0
#define ISP_OUTPUT_PROGRESS_0_OUTPUT_LINE_COUNT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OUTPUT_PROGRESS_0_OUTPUT_LINE_COUNT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OUTPUT_PROGRESS_0_OUTPUT_LINE_COUNT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OUTPUT_PROGRESS_0_OUTPUT_LINE_COUNT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_OB_FCN_CONTROL1_0
#define ISP_ISP_OB_FCN_CONTROL1_0                       _MK_ADDR_CONST(0x1f)
#define ISP_ISP_OB_FCN_CONTROL1_0_SELWRE                        0x0
#define ISP_ISP_OB_FCN_CONTROL1_0_WORD_COUNT                    0x1
#define ISP_ISP_OB_FCN_CONTROL1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL1_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL1_0_READ_MASK                     _MK_MASK_CONST(0xf0fff)
#define ISP_ISP_OB_FCN_CONTROL1_0_WRITE_MASK                    _MK_MASK_CONST(0xf0fff)
#define ISP_ISP_OB_FCN_CONTROL1_0_FOB_FLTR_COEF_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_OB_FCN_CONTROL1_0_FOB_FLTR_COEF_FIELD                   _MK_FIELD_CONST(0xf, ISP_ISP_OB_FCN_CONTROL1_0_FOB_FLTR_COEF_SHIFT)
#define ISP_ISP_OB_FCN_CONTROL1_0_FOB_FLTR_COEF_RANGE                   3:0
#define ISP_ISP_OB_FCN_CONTROL1_0_FOB_FLTR_COEF_WOFFSET                 0x0
#define ISP_ISP_OB_FCN_CONTROL1_0_FOB_FLTR_COEF_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL1_0_FOB_FLTR_COEF_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL1_0_FOB_FLTR_COEF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL1_0_FOB_FLTR_COEF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_OB_FCN_CONTROL1_0_TOB_FLTR_COEF_SHIFT                   _MK_SHIFT_CONST(4)
#define ISP_ISP_OB_FCN_CONTROL1_0_TOB_FLTR_COEF_FIELD                   _MK_FIELD_CONST(0xf, ISP_ISP_OB_FCN_CONTROL1_0_TOB_FLTR_COEF_SHIFT)
#define ISP_ISP_OB_FCN_CONTROL1_0_TOB_FLTR_COEF_RANGE                   7:4
#define ISP_ISP_OB_FCN_CONTROL1_0_TOB_FLTR_COEF_WOFFSET                 0x0
#define ISP_ISP_OB_FCN_CONTROL1_0_TOB_FLTR_COEF_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL1_0_TOB_FLTR_COEF_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL1_0_TOB_FLTR_COEF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL1_0_TOB_FLTR_COEF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_OB_FCN_CONTROL1_0_FCN_FLTR_COEF_SHIFT                   _MK_SHIFT_CONST(8)
#define ISP_ISP_OB_FCN_CONTROL1_0_FCN_FLTR_COEF_FIELD                   _MK_FIELD_CONST(0xf, ISP_ISP_OB_FCN_CONTROL1_0_FCN_FLTR_COEF_SHIFT)
#define ISP_ISP_OB_FCN_CONTROL1_0_FCN_FLTR_COEF_RANGE                   11:8
#define ISP_ISP_OB_FCN_CONTROL1_0_FCN_FLTR_COEF_WOFFSET                 0x0
#define ISP_ISP_OB_FCN_CONTROL1_0_FCN_FLTR_COEF_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL1_0_FCN_FLTR_COEF_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL1_0_FCN_FLTR_COEF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL1_0_FCN_FLTR_COEF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_OB_FCN_CONTROL1_0_CLMN_FLTR_COEF_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_ISP_OB_FCN_CONTROL1_0_CLMN_FLTR_COEF_FIELD                  _MK_FIELD_CONST(0xf, ISP_ISP_OB_FCN_CONTROL1_0_CLMN_FLTR_COEF_SHIFT)
#define ISP_ISP_OB_FCN_CONTROL1_0_CLMN_FLTR_COEF_RANGE                  19:16
#define ISP_ISP_OB_FCN_CONTROL1_0_CLMN_FLTR_COEF_WOFFSET                        0x0
#define ISP_ISP_OB_FCN_CONTROL1_0_CLMN_FLTR_COEF_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL1_0_CLMN_FLTR_COEF_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL1_0_CLMN_FLTR_COEF_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL1_0_CLMN_FLTR_COEF_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_ISP_OB_FCN_CONTROL2_0
#define ISP_ISP_OB_FCN_CONTROL2_0                       _MK_ADDR_CONST(0x20)
#define ISP_ISP_OB_FCN_CONTROL2_0_SELWRE                        0x0
#define ISP_ISP_OB_FCN_CONTROL2_0_WORD_COUNT                    0x1
#define ISP_ISP_OB_FCN_CONTROL2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL2_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL2_0_READ_MASK                     _MK_MASK_CONST(0x7ff07ff)
#define ISP_ISP_OB_FCN_CONTROL2_0_WRITE_MASK                    _MK_MASK_CONST(0x7ff07ff)
#define ISP_ISP_OB_FCN_CONTROL2_0_OB_R1_ADJUST_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_ISP_OB_FCN_CONTROL2_0_OB_R1_ADJUST_FIELD                    _MK_FIELD_CONST(0x7ff, ISP_ISP_OB_FCN_CONTROL2_0_OB_R1_ADJUST_SHIFT)
#define ISP_ISP_OB_FCN_CONTROL2_0_OB_R1_ADJUST_RANGE                    10:0
#define ISP_ISP_OB_FCN_CONTROL2_0_OB_R1_ADJUST_WOFFSET                  0x0
#define ISP_ISP_OB_FCN_CONTROL2_0_OB_R1_ADJUST_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL2_0_OB_R1_ADJUST_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL2_0_OB_R1_ADJUST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL2_0_OB_R1_ADJUST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_ISP_OB_FCN_CONTROL2_0_OB_B1_ADJUST_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_ISP_OB_FCN_CONTROL2_0_OB_B1_ADJUST_FIELD                    _MK_FIELD_CONST(0x7ff, ISP_ISP_OB_FCN_CONTROL2_0_OB_B1_ADJUST_SHIFT)
#define ISP_ISP_OB_FCN_CONTROL2_0_OB_B1_ADJUST_RANGE                    26:16
#define ISP_ISP_OB_FCN_CONTROL2_0_OB_B1_ADJUST_WOFFSET                  0x0
#define ISP_ISP_OB_FCN_CONTROL2_0_OB_B1_ADJUST_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL2_0_OB_B1_ADJUST_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL2_0_OB_B1_ADJUST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL2_0_OB_B1_ADJUST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_ISP_OB_FCN_CONTROL3_0
#define ISP_ISP_OB_FCN_CONTROL3_0                       _MK_ADDR_CONST(0x21)
#define ISP_ISP_OB_FCN_CONTROL3_0_SELWRE                        0x0
#define ISP_ISP_OB_FCN_CONTROL3_0_WORD_COUNT                    0x1
#define ISP_ISP_OB_FCN_CONTROL3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL3_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL3_0_READ_MASK                     _MK_MASK_CONST(0x7ff07ff)
#define ISP_ISP_OB_FCN_CONTROL3_0_WRITE_MASK                    _MK_MASK_CONST(0x7ff07ff)
#define ISP_ISP_OB_FCN_CONTROL3_0_OB_G1_ADJUST_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_ISP_OB_FCN_CONTROL3_0_OB_G1_ADJUST_FIELD                    _MK_FIELD_CONST(0x7ff, ISP_ISP_OB_FCN_CONTROL3_0_OB_G1_ADJUST_SHIFT)
#define ISP_ISP_OB_FCN_CONTROL3_0_OB_G1_ADJUST_RANGE                    10:0
#define ISP_ISP_OB_FCN_CONTROL3_0_OB_G1_ADJUST_WOFFSET                  0x0
#define ISP_ISP_OB_FCN_CONTROL3_0_OB_G1_ADJUST_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL3_0_OB_G1_ADJUST_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL3_0_OB_G1_ADJUST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL3_0_OB_G1_ADJUST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_ISP_OB_FCN_CONTROL3_0_OB_G2_ADJUST_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_ISP_OB_FCN_CONTROL3_0_OB_G2_ADJUST_FIELD                    _MK_FIELD_CONST(0x7ff, ISP_ISP_OB_FCN_CONTROL3_0_OB_G2_ADJUST_SHIFT)
#define ISP_ISP_OB_FCN_CONTROL3_0_OB_G2_ADJUST_RANGE                    26:16
#define ISP_ISP_OB_FCN_CONTROL3_0_OB_G2_ADJUST_WOFFSET                  0x0
#define ISP_ISP_OB_FCN_CONTROL3_0_OB_G2_ADJUST_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL3_0_OB_G2_ADJUST_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL3_0_OB_G2_ADJUST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL3_0_OB_G2_ADJUST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_ISP_OB_FCN_CONTROL4_0
#define ISP_ISP_OB_FCN_CONTROL4_0                       _MK_ADDR_CONST(0x22)
#define ISP_ISP_OB_FCN_CONTROL4_0_SELWRE                        0x0
#define ISP_ISP_OB_FCN_CONTROL4_0_WORD_COUNT                    0x1
#define ISP_ISP_OB_FCN_CONTROL4_0_RESET_VAL                     _MK_MASK_CONST(0x1)
#define ISP_ISP_OB_FCN_CONTROL4_0_RESET_MASK                    _MK_MASK_CONST(0x1f)
#define ISP_ISP_OB_FCN_CONTROL4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL4_0_READ_MASK                     _MK_MASK_CONST(0x1f)
#define ISP_ISP_OB_FCN_CONTROL4_0_WRITE_MASK                    _MK_MASK_CONST(0x1f)
#define ISP_ISP_OB_FCN_CONTROL4_0_LOB_WIDTH_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_OB_FCN_CONTROL4_0_LOB_WIDTH_FIELD                       _MK_FIELD_CONST(0x3, ISP_ISP_OB_FCN_CONTROL4_0_LOB_WIDTH_SHIFT)
#define ISP_ISP_OB_FCN_CONTROL4_0_LOB_WIDTH_RANGE                       1:0
#define ISP_ISP_OB_FCN_CONTROL4_0_LOB_WIDTH_WOFFSET                     0x0
#define ISP_ISP_OB_FCN_CONTROL4_0_LOB_WIDTH_DEFAULT                     _MK_MASK_CONST(0x1)
#define ISP_ISP_OB_FCN_CONTROL4_0_LOB_WIDTH_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define ISP_ISP_OB_FCN_CONTROL4_0_LOB_WIDTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL4_0_LOB_WIDTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL4_0_LOB_WIDTH_LOB2                        _MK_ENUM_CONST(0)
#define ISP_ISP_OB_FCN_CONTROL4_0_LOB_WIDTH_LOB4                        _MK_ENUM_CONST(1)
#define ISP_ISP_OB_FCN_CONTROL4_0_LOB_WIDTH_LOB8                        _MK_ENUM_CONST(2)

#define ISP_ISP_OB_FCN_CONTROL4_0_OB_MODE_SHIFT                 _MK_SHIFT_CONST(2)
#define ISP_ISP_OB_FCN_CONTROL4_0_OB_MODE_FIELD                 _MK_FIELD_CONST(0x7, ISP_ISP_OB_FCN_CONTROL4_0_OB_MODE_SHIFT)
#define ISP_ISP_OB_FCN_CONTROL4_0_OB_MODE_RANGE                 4:2
#define ISP_ISP_OB_FCN_CONTROL4_0_OB_MODE_WOFFSET                       0x0
#define ISP_ISP_OB_FCN_CONTROL4_0_OB_MODE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL4_0_OB_MODE_DEFAULT_MASK                  _MK_MASK_CONST(0x7)
#define ISP_ISP_OB_FCN_CONTROL4_0_OB_MODE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL4_0_OB_MODE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_FCN_CONTROL4_0_OB_MODE_FRAME                 _MK_ENUM_CONST(0)
#define ISP_ISP_OB_FCN_CONTROL4_0_OB_MODE_FANDL                 _MK_ENUM_CONST(1)
#define ISP_ISP_OB_FCN_CONTROL4_0_OB_MODE_LINE                  _MK_ENUM_CONST(2)


// Register ISP_ISP_OB_TOP_0
#define ISP_ISP_OB_TOP_0                        _MK_ADDR_CONST(0x23)
#define ISP_ISP_OB_TOP_0_SELWRE                         0x0
#define ISP_ISP_OB_TOP_0_WORD_COUNT                     0x1
#define ISP_ISP_OB_TOP_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_TOP_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_TOP_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_TOP_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_TOP_0_READ_MASK                      _MK_MASK_CONST(0xf3fff)
#define ISP_ISP_OB_TOP_0_WRITE_MASK                     _MK_MASK_CONST(0xf3fff)
#define ISP_ISP_OB_TOP_0_OB_TOP_START_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_OB_TOP_0_OB_TOP_START_FIELD                     _MK_FIELD_CONST(0x3fff, ISP_ISP_OB_TOP_0_OB_TOP_START_SHIFT)
#define ISP_ISP_OB_TOP_0_OB_TOP_START_RANGE                     13:0
#define ISP_ISP_OB_TOP_0_OB_TOP_START_WOFFSET                   0x0
#define ISP_ISP_OB_TOP_0_OB_TOP_START_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_TOP_0_OB_TOP_START_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_TOP_0_OB_TOP_START_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_TOP_0_OB_TOP_START_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_ISP_OB_TOP_0_OB_TOP_HEIGHT_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_ISP_OB_TOP_0_OB_TOP_HEIGHT_FIELD                    _MK_FIELD_CONST(0xf, ISP_ISP_OB_TOP_0_OB_TOP_HEIGHT_SHIFT)
#define ISP_ISP_OB_TOP_0_OB_TOP_HEIGHT_RANGE                    19:16
#define ISP_ISP_OB_TOP_0_OB_TOP_HEIGHT_WOFFSET                  0x0
#define ISP_ISP_OB_TOP_0_OB_TOP_HEIGHT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_TOP_0_OB_TOP_HEIGHT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_TOP_0_OB_TOP_HEIGHT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_TOP_0_OB_TOP_HEIGHT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_ISP_OB_BOTTOM_0
#define ISP_ISP_OB_BOTTOM_0                     _MK_ADDR_CONST(0x24)
#define ISP_ISP_OB_BOTTOM_0_SELWRE                      0x0
#define ISP_ISP_OB_BOTTOM_0_WORD_COUNT                  0x1
#define ISP_ISP_OB_BOTTOM_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_BOTTOM_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_BOTTOM_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_BOTTOM_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_BOTTOM_0_READ_MASK                   _MK_MASK_CONST(0xf3fff)
#define ISP_ISP_OB_BOTTOM_0_WRITE_MASK                  _MK_MASK_CONST(0xf3fff)
#define ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_START_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_START_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_START_SHIFT)
#define ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_START_RANGE                       13:0
#define ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_START_WOFFSET                     0x0
#define ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_START_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_START_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_START_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_START_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_HEIGHT_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_HEIGHT_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_HEIGHT_SHIFT)
#define ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_HEIGHT_RANGE                      19:16
#define ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_HEIGHT_WOFFSET                    0x0
#define ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_HEIGHT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_HEIGHT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_HEIGHT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_BOTTOM_0_OB_BOTTOM_HEIGHT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_ISP_OB_LEFT_0
#define ISP_ISP_OB_LEFT_0                       _MK_ADDR_CONST(0x25)
#define ISP_ISP_OB_LEFT_0_SELWRE                        0x0
#define ISP_ISP_OB_LEFT_0_WORD_COUNT                    0x1
#define ISP_ISP_OB_LEFT_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_LEFT_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_LEFT_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_LEFT_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_LEFT_0_READ_MASK                     _MK_MASK_CONST(0xf3fff)
#define ISP_ISP_OB_LEFT_0_WRITE_MASK                    _MK_MASK_CONST(0xf3fff)
#define ISP_ISP_OB_LEFT_0_OB_LEFT_START_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_OB_LEFT_0_OB_LEFT_START_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_ISP_OB_LEFT_0_OB_LEFT_START_SHIFT)
#define ISP_ISP_OB_LEFT_0_OB_LEFT_START_RANGE                   13:0
#define ISP_ISP_OB_LEFT_0_OB_LEFT_START_WOFFSET                 0x0
#define ISP_ISP_OB_LEFT_0_OB_LEFT_START_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_LEFT_0_OB_LEFT_START_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_LEFT_0_OB_LEFT_START_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_LEFT_0_OB_LEFT_START_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_OB_LEFT_0_OB_LEFT_WIDTH_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_OB_LEFT_0_OB_LEFT_WIDTH_FIELD                   _MK_FIELD_CONST(0xf, ISP_ISP_OB_LEFT_0_OB_LEFT_WIDTH_SHIFT)
#define ISP_ISP_OB_LEFT_0_OB_LEFT_WIDTH_RANGE                   19:16
#define ISP_ISP_OB_LEFT_0_OB_LEFT_WIDTH_WOFFSET                 0x0
#define ISP_ISP_OB_LEFT_0_OB_LEFT_WIDTH_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_LEFT_0_OB_LEFT_WIDTH_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_LEFT_0_OB_LEFT_WIDTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_LEFT_0_OB_LEFT_WIDTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_OB_RIGHT_0
#define ISP_ISP_OB_RIGHT_0                      _MK_ADDR_CONST(0x26)
#define ISP_ISP_OB_RIGHT_0_SELWRE                       0x0
#define ISP_ISP_OB_RIGHT_0_WORD_COUNT                   0x1
#define ISP_ISP_OB_RIGHT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_RIGHT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_RIGHT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_RIGHT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_RIGHT_0_READ_MASK                    _MK_MASK_CONST(0xf3fff)
#define ISP_ISP_OB_RIGHT_0_WRITE_MASK                   _MK_MASK_CONST(0xf3fff)
#define ISP_ISP_OB_RIGHT_0_OB_RIGHT_START_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_OB_RIGHT_0_OB_RIGHT_START_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_ISP_OB_RIGHT_0_OB_RIGHT_START_SHIFT)
#define ISP_ISP_OB_RIGHT_0_OB_RIGHT_START_RANGE                 13:0
#define ISP_ISP_OB_RIGHT_0_OB_RIGHT_START_WOFFSET                       0x0
#define ISP_ISP_OB_RIGHT_0_OB_RIGHT_START_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_RIGHT_0_OB_RIGHT_START_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_RIGHT_0_OB_RIGHT_START_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_RIGHT_0_OB_RIGHT_START_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_OB_RIGHT_0_OB_RIGHT_WIDTH_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_OB_RIGHT_0_OB_RIGHT_WIDTH_FIELD                 _MK_FIELD_CONST(0xf, ISP_ISP_OB_RIGHT_0_OB_RIGHT_WIDTH_SHIFT)
#define ISP_ISP_OB_RIGHT_0_OB_RIGHT_WIDTH_RANGE                 19:16
#define ISP_ISP_OB_RIGHT_0_OB_RIGHT_WIDTH_WOFFSET                       0x0
#define ISP_ISP_OB_RIGHT_0_OB_RIGHT_WIDTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_RIGHT_0_OB_RIGHT_WIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_RIGHT_0_OB_RIGHT_WIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_OB_RIGHT_0_OB_RIGHT_WIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_COMMON_GAIN_CONTROL_0
#define ISP_ISP_COMMON_GAIN_CONTROL_0                   _MK_ADDR_CONST(0x27)
#define ISP_ISP_COMMON_GAIN_CONTROL_0_SELWRE                    0x0
#define ISP_ISP_COMMON_GAIN_CONTROL_0_WORD_COUNT                        0x1
#define ISP_ISP_COMMON_GAIN_CONTROL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_COMMON_GAIN_CONTROL_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COMMON_GAIN_CONTROL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_COMMON_GAIN_CONTROL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_COMMON_GAIN_CONTROL_0_READ_MASK                         _MK_MASK_CONST(0x3ff)
#define ISP_ISP_COMMON_GAIN_CONTROL_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff)
#define ISP_ISP_COMMON_GAIN_CONTROL_0_CMNGAIN_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_COMMON_GAIN_CONTROL_0_CMNGAIN_FIELD                     _MK_FIELD_CONST(0x3ff, ISP_ISP_COMMON_GAIN_CONTROL_0_CMNGAIN_SHIFT)
#define ISP_ISP_COMMON_GAIN_CONTROL_0_CMNGAIN_RANGE                     9:0
#define ISP_ISP_COMMON_GAIN_CONTROL_0_CMNGAIN_WOFFSET                   0x0
#define ISP_ISP_COMMON_GAIN_CONTROL_0_CMNGAIN_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_COMMON_GAIN_CONTROL_0_CMNGAIN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_COMMON_GAIN_CONTROL_0_CMNGAIN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COMMON_GAIN_CONTROL_0_CMNGAIN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR1A_0
#define ISP_ISP_DEKNEE_CONFIG_GR1A_0                    _MK_ADDR_CONST(0x28)
#define ISP_ISP_DEKNEE_CONFIG_GR1A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR1A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR1A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR1A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR1A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR1A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR1A_0_READ_MASK                  _MK_MASK_CONST(0x3ff0000)
#define ISP_ISP_DEKNEE_CONFIG_GR1A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff0000)
#define ISP_ISP_DEKNEE_CONFIG_GR1A_0_DEKNEE_GR_O1_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GR1A_0_DEKNEE_GR_O1_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR1A_0_DEKNEE_GR_O1_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR1A_0_DEKNEE_GR_O1_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GR1A_0_DEKNEE_GR_O1_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR1A_0_DEKNEE_GR_O1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR1A_0_DEKNEE_GR_O1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR1A_0_DEKNEE_GR_O1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR1A_0_DEKNEE_GR_O1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR1B_0
#define ISP_ISP_DEKNEE_CONFIG_GR1B_0                    _MK_ADDR_CONST(0x29)
#define ISP_ISP_DEKNEE_CONFIG_GR1B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR1B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR1B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR1B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR1B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR1B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR1B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR1B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR1B_0_DEKNEE_GR_S1_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR1B_0_DEKNEE_GR_S1_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GR1B_0_DEKNEE_GR_S1_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR1B_0_DEKNEE_GR_S1_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GR1B_0_DEKNEE_GR_S1_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR1B_0_DEKNEE_GR_S1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR1B_0_DEKNEE_GR_S1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR1B_0_DEKNEE_GR_S1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR1B_0_DEKNEE_GR_S1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR2A_0
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0                    _MK_ADDR_CONST(0x2a)
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_I2_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_I2_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_I2_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_I2_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_I2_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_I2_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_I2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_I2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_I2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_O2_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_O2_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_O2_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_O2_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_O2_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_O2_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_O2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_O2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR2A_0_DEKNEE_GR_O2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR2B_0
#define ISP_ISP_DEKNEE_CONFIG_GR2B_0                    _MK_ADDR_CONST(0x2b)
#define ISP_ISP_DEKNEE_CONFIG_GR2B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR2B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR2B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR2B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR2B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR2B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR2B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR2B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR2B_0_DEKNEE_GR_S2_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR2B_0_DEKNEE_GR_S2_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GR2B_0_DEKNEE_GR_S2_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR2B_0_DEKNEE_GR_S2_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GR2B_0_DEKNEE_GR_S2_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR2B_0_DEKNEE_GR_S2_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR2B_0_DEKNEE_GR_S2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR2B_0_DEKNEE_GR_S2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR2B_0_DEKNEE_GR_S2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR3A_0
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0                    _MK_ADDR_CONST(0x2c)
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_I3_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_I3_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_I3_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_I3_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_I3_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_I3_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_I3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_I3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_I3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_O3_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_O3_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_O3_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_O3_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_O3_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_O3_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_O3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_O3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR3A_0_DEKNEE_GR_O3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR3B_0
#define ISP_ISP_DEKNEE_CONFIG_GR3B_0                    _MK_ADDR_CONST(0x2d)
#define ISP_ISP_DEKNEE_CONFIG_GR3B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR3B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR3B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR3B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR3B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR3B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR3B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR3B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR3B_0_DEKNEE_GR_S3_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR3B_0_DEKNEE_GR_S3_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GR3B_0_DEKNEE_GR_S3_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR3B_0_DEKNEE_GR_S3_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GR3B_0_DEKNEE_GR_S3_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR3B_0_DEKNEE_GR_S3_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR3B_0_DEKNEE_GR_S3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR3B_0_DEKNEE_GR_S3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR3B_0_DEKNEE_GR_S3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR4A_0
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0                    _MK_ADDR_CONST(0x2e)
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_I4_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_I4_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_I4_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_I4_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_I4_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_I4_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_I4_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_I4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_I4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_O4_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_O4_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_O4_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_O4_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_O4_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_O4_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_O4_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_O4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR4A_0_DEKNEE_GR_O4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR4B_0
#define ISP_ISP_DEKNEE_CONFIG_GR4B_0                    _MK_ADDR_CONST(0x2f)
#define ISP_ISP_DEKNEE_CONFIG_GR4B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR4B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR4B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR4B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR4B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR4B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR4B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR4B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR4B_0_DEKNEE_GR_S4_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR4B_0_DEKNEE_GR_S4_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GR4B_0_DEKNEE_GR_S4_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR4B_0_DEKNEE_GR_S4_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GR4B_0_DEKNEE_GR_S4_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR4B_0_DEKNEE_GR_S4_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR4B_0_DEKNEE_GR_S4_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR4B_0_DEKNEE_GR_S4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR4B_0_DEKNEE_GR_S4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR5A_0
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0                    _MK_ADDR_CONST(0x30)
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_I5_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_I5_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_I5_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_I5_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_I5_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_I5_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_I5_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_I5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_I5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_O5_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_O5_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_O5_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_O5_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_O5_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_O5_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_O5_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_O5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR5A_0_DEKNEE_GR_O5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR5B_0
#define ISP_ISP_DEKNEE_CONFIG_GR5B_0                    _MK_ADDR_CONST(0x31)
#define ISP_ISP_DEKNEE_CONFIG_GR5B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR5B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR5B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR5B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR5B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR5B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR5B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR5B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR5B_0_DEKNEE_GR_S5_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR5B_0_DEKNEE_GR_S5_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GR5B_0_DEKNEE_GR_S5_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR5B_0_DEKNEE_GR_S5_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GR5B_0_DEKNEE_GR_S5_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR5B_0_DEKNEE_GR_S5_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR5B_0_DEKNEE_GR_S5_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR5B_0_DEKNEE_GR_S5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR5B_0_DEKNEE_GR_S5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR6A_0
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0                    _MK_ADDR_CONST(0x32)
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_I6_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_I6_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_I6_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_I6_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_I6_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_I6_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_I6_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_I6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_I6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_O6_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_O6_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_O6_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_O6_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_O6_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_O6_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_O6_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_O6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR6A_0_DEKNEE_GR_O6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR6B_0
#define ISP_ISP_DEKNEE_CONFIG_GR6B_0                    _MK_ADDR_CONST(0x33)
#define ISP_ISP_DEKNEE_CONFIG_GR6B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR6B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR6B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR6B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR6B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR6B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR6B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR6B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR6B_0_DEKNEE_GR_S6_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR6B_0_DEKNEE_GR_S6_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GR6B_0_DEKNEE_GR_S6_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR6B_0_DEKNEE_GR_S6_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GR6B_0_DEKNEE_GR_S6_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR6B_0_DEKNEE_GR_S6_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR6B_0_DEKNEE_GR_S6_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR6B_0_DEKNEE_GR_S6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR6B_0_DEKNEE_GR_S6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR7A_0
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0                    _MK_ADDR_CONST(0x34)
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_I7_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_I7_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_I7_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_I7_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_I7_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_I7_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_I7_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_I7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_I7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_O7_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_O7_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_O7_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_O7_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_O7_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_O7_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_O7_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_O7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR7A_0_DEKNEE_GR_O7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR7B_0
#define ISP_ISP_DEKNEE_CONFIG_GR7B_0                    _MK_ADDR_CONST(0x35)
#define ISP_ISP_DEKNEE_CONFIG_GR7B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR7B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR7B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR7B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR7B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR7B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR7B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR7B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR7B_0_DEKNEE_GR_S7_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR7B_0_DEKNEE_GR_S7_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GR7B_0_DEKNEE_GR_S7_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR7B_0_DEKNEE_GR_S7_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GR7B_0_DEKNEE_GR_S7_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR7B_0_DEKNEE_GR_S7_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR7B_0_DEKNEE_GR_S7_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR7B_0_DEKNEE_GR_S7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR7B_0_DEKNEE_GR_S7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR8A_0
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0                    _MK_ADDR_CONST(0x36)
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_I8_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_I8_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_I8_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_I8_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_I8_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_I8_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_I8_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_I8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_I8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_O8_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_O8_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_O8_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_O8_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_O8_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_O8_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_O8_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_O8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR8A_0_DEKNEE_GR_O8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR8B_0
#define ISP_ISP_DEKNEE_CONFIG_GR8B_0                    _MK_ADDR_CONST(0x37)
#define ISP_ISP_DEKNEE_CONFIG_GR8B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR8B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR8B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR8B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR8B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR8B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR8B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR8B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR8B_0_DEKNEE_GR_S8_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR8B_0_DEKNEE_GR_S8_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GR8B_0_DEKNEE_GR_S8_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR8B_0_DEKNEE_GR_S8_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GR8B_0_DEKNEE_GR_S8_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR8B_0_DEKNEE_GR_S8_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR8B_0_DEKNEE_GR_S8_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR8B_0_DEKNEE_GR_S8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR8B_0_DEKNEE_GR_S8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR9A_0
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0                    _MK_ADDR_CONST(0x38)
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_I9_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_I9_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_I9_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_I9_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_I9_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_I9_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_I9_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_I9_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_I9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_O9_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_O9_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_O9_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_O9_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_O9_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_O9_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_O9_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_O9_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR9A_0_DEKNEE_GR_O9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR9B_0
#define ISP_ISP_DEKNEE_CONFIG_GR9B_0                    _MK_ADDR_CONST(0x39)
#define ISP_ISP_DEKNEE_CONFIG_GR9B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR9B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GR9B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR9B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR9B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR9B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR9B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR9B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR9B_0_DEKNEE_GR_S9_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR9B_0_DEKNEE_GR_S9_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GR9B_0_DEKNEE_GR_S9_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR9B_0_DEKNEE_GR_S9_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GR9B_0_DEKNEE_GR_S9_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GR9B_0_DEKNEE_GR_S9_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR9B_0_DEKNEE_GR_S9_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR9B_0_DEKNEE_GR_S9_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR9B_0_DEKNEE_GR_S9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR10A_0
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0                   _MK_ADDR_CONST(0x3a)
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_I10_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_I10_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_I10_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_I10_RANGE                       9:0
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_I10_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_I10_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_I10_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_I10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_I10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_O10_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_O10_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_O10_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_O10_RANGE                       25:16
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_O10_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_O10_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_O10_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_O10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR10A_0_DEKNEE_GR_O10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR10B_0
#define ISP_ISP_DEKNEE_CONFIG_GR10B_0                   _MK_ADDR_CONST(0x3b)
#define ISP_ISP_DEKNEE_CONFIG_GR10B_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GR10B_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GR10B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR10B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR10B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR10B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR10B_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR10B_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR10B_0_DEKNEE_GR_S10_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR10B_0_DEKNEE_GR_S10_FIELD                       _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GR10B_0_DEKNEE_GR_S10_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR10B_0_DEKNEE_GR_S10_RANGE                       11:0
#define ISP_ISP_DEKNEE_CONFIG_GR10B_0_DEKNEE_GR_S10_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR10B_0_DEKNEE_GR_S10_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR10B_0_DEKNEE_GR_S10_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR10B_0_DEKNEE_GR_S10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR10B_0_DEKNEE_GR_S10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR11A_0
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0                   _MK_ADDR_CONST(0x3c)
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_I11_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_I11_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_I11_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_I11_RANGE                       9:0
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_I11_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_I11_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_I11_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_I11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_I11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_O11_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_O11_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_O11_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_O11_RANGE                       25:16
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_O11_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_O11_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_O11_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_O11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR11A_0_DEKNEE_GR_O11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR11B_0
#define ISP_ISP_DEKNEE_CONFIG_GR11B_0                   _MK_ADDR_CONST(0x3d)
#define ISP_ISP_DEKNEE_CONFIG_GR11B_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GR11B_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GR11B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR11B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR11B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR11B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR11B_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR11B_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR11B_0_DEKNEE_GR_S11_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR11B_0_DEKNEE_GR_S11_FIELD                       _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GR11B_0_DEKNEE_GR_S11_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR11B_0_DEKNEE_GR_S11_RANGE                       11:0
#define ISP_ISP_DEKNEE_CONFIG_GR11B_0_DEKNEE_GR_S11_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR11B_0_DEKNEE_GR_S11_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR11B_0_DEKNEE_GR_S11_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR11B_0_DEKNEE_GR_S11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR11B_0_DEKNEE_GR_S11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR12A_0
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0                   _MK_ADDR_CONST(0x3e)
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_I12_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_I12_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_I12_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_I12_RANGE                       9:0
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_I12_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_I12_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_I12_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_I12_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_I12_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_O12_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_O12_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_O12_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_O12_RANGE                       25:16
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_O12_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_O12_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_O12_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_O12_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR12A_0_DEKNEE_GR_O12_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR12B_0
#define ISP_ISP_DEKNEE_CONFIG_GR12B_0                   _MK_ADDR_CONST(0x3f)
#define ISP_ISP_DEKNEE_CONFIG_GR12B_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GR12B_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GR12B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR12B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR12B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR12B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR12B_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR12B_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR12B_0_DEKNEE_GR_S12_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR12B_0_DEKNEE_GR_S12_FIELD                       _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GR12B_0_DEKNEE_GR_S12_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR12B_0_DEKNEE_GR_S12_RANGE                       11:0
#define ISP_ISP_DEKNEE_CONFIG_GR12B_0_DEKNEE_GR_S12_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR12B_0_DEKNEE_GR_S12_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR12B_0_DEKNEE_GR_S12_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR12B_0_DEKNEE_GR_S12_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR12B_0_DEKNEE_GR_S12_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR13A_0
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0                   _MK_ADDR_CONST(0x40)
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_I13_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_I13_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_I13_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_I13_RANGE                       9:0
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_I13_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_I13_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_I13_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_I13_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_I13_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_O13_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_O13_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_O13_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_O13_RANGE                       25:16
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_O13_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_O13_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_O13_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_O13_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR13A_0_DEKNEE_GR_O13_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR13B_0
#define ISP_ISP_DEKNEE_CONFIG_GR13B_0                   _MK_ADDR_CONST(0x41)
#define ISP_ISP_DEKNEE_CONFIG_GR13B_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GR13B_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GR13B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR13B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR13B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR13B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR13B_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR13B_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR13B_0_DEKNEE_GR_S13_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR13B_0_DEKNEE_GR_S13_FIELD                       _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GR13B_0_DEKNEE_GR_S13_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR13B_0_DEKNEE_GR_S13_RANGE                       11:0
#define ISP_ISP_DEKNEE_CONFIG_GR13B_0_DEKNEE_GR_S13_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR13B_0_DEKNEE_GR_S13_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR13B_0_DEKNEE_GR_S13_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR13B_0_DEKNEE_GR_S13_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR13B_0_DEKNEE_GR_S13_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR14A_0
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0                   _MK_ADDR_CONST(0x42)
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_I14_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_I14_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_I14_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_I14_RANGE                       9:0
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_I14_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_I14_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_I14_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_I14_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_I14_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_O14_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_O14_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_O14_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_O14_RANGE                       25:16
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_O14_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_O14_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_O14_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_O14_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR14A_0_DEKNEE_GR_O14_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR14B_0
#define ISP_ISP_DEKNEE_CONFIG_GR14B_0                   _MK_ADDR_CONST(0x43)
#define ISP_ISP_DEKNEE_CONFIG_GR14B_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GR14B_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GR14B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR14B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR14B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR14B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR14B_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR14B_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR14B_0_DEKNEE_GR_S14_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR14B_0_DEKNEE_GR_S14_FIELD                       _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GR14B_0_DEKNEE_GR_S14_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR14B_0_DEKNEE_GR_S14_RANGE                       11:0
#define ISP_ISP_DEKNEE_CONFIG_GR14B_0_DEKNEE_GR_S14_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR14B_0_DEKNEE_GR_S14_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR14B_0_DEKNEE_GR_S14_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR14B_0_DEKNEE_GR_S14_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR14B_0_DEKNEE_GR_S14_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR15A_0
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0                   _MK_ADDR_CONST(0x44)
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_I15_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_I15_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_I15_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_I15_RANGE                       9:0
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_I15_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_I15_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_I15_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_I15_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_I15_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_O15_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_O15_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_O15_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_O15_RANGE                       25:16
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_O15_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_O15_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_O15_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_O15_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR15A_0_DEKNEE_GR_O15_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR15B_0
#define ISP_ISP_DEKNEE_CONFIG_GR15B_0                   _MK_ADDR_CONST(0x45)
#define ISP_ISP_DEKNEE_CONFIG_GR15B_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GR15B_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GR15B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR15B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR15B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR15B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR15B_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR15B_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR15B_0_DEKNEE_GR_S15_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR15B_0_DEKNEE_GR_S15_FIELD                       _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GR15B_0_DEKNEE_GR_S15_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR15B_0_DEKNEE_GR_S15_RANGE                       11:0
#define ISP_ISP_DEKNEE_CONFIG_GR15B_0_DEKNEE_GR_S15_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR15B_0_DEKNEE_GR_S15_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR15B_0_DEKNEE_GR_S15_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR15B_0_DEKNEE_GR_S15_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR15B_0_DEKNEE_GR_S15_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR16A_0
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0                   _MK_ADDR_CONST(0x46)
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_I16_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_I16_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_I16_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_I16_RANGE                       9:0
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_I16_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_I16_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_I16_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_I16_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_I16_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_O16_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_O16_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_O16_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_O16_RANGE                       25:16
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_O16_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_O16_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_O16_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_O16_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR16A_0_DEKNEE_GR_O16_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GR16B_0
#define ISP_ISP_DEKNEE_CONFIG_GR16B_0                   _MK_ADDR_CONST(0x47)
#define ISP_ISP_DEKNEE_CONFIG_GR16B_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GR16B_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GR16B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR16B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR16B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR16B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR16B_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR16B_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GR16B_0_DEKNEE_GR_S16_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GR16B_0_DEKNEE_GR_S16_FIELD                       _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GR16B_0_DEKNEE_GR_S16_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GR16B_0_DEKNEE_GR_S16_RANGE                       11:0
#define ISP_ISP_DEKNEE_CONFIG_GR16B_0_DEKNEE_GR_S16_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GR16B_0_DEKNEE_GR_S16_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR16B_0_DEKNEE_GR_S16_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR16B_0_DEKNEE_GR_S16_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GR16B_0_DEKNEE_GR_S16_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB1A_0
#define ISP_ISP_DEKNEE_CONFIG_GB1A_0                    _MK_ADDR_CONST(0x48)
#define ISP_ISP_DEKNEE_CONFIG_GB1A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB1A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB1A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB1A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB1A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB1A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB1A_0_READ_MASK                  _MK_MASK_CONST(0x3ff0000)
#define ISP_ISP_DEKNEE_CONFIG_GB1A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff0000)
#define ISP_ISP_DEKNEE_CONFIG_GB1A_0_DEKNEE_GB_O1_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GB1A_0_DEKNEE_GB_O1_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB1A_0_DEKNEE_GB_O1_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB1A_0_DEKNEE_GB_O1_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GB1A_0_DEKNEE_GB_O1_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB1A_0_DEKNEE_GB_O1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB1A_0_DEKNEE_GB_O1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB1A_0_DEKNEE_GB_O1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB1A_0_DEKNEE_GB_O1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB1B_0
#define ISP_ISP_DEKNEE_CONFIG_GB1B_0                    _MK_ADDR_CONST(0x49)
#define ISP_ISP_DEKNEE_CONFIG_GB1B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB1B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB1B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB1B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB1B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB1B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB1B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB1B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB1B_0_DEKNEE_GB_S1_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB1B_0_DEKNEE_GB_S1_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GB1B_0_DEKNEE_GB_S1_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB1B_0_DEKNEE_GB_S1_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GB1B_0_DEKNEE_GB_S1_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB1B_0_DEKNEE_GB_S1_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB1B_0_DEKNEE_GB_S1_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB1B_0_DEKNEE_GB_S1_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB1B_0_DEKNEE_GB_S1_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB2A_0
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0                    _MK_ADDR_CONST(0x4a)
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_I2_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_I2_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_I2_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_I2_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_I2_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_I2_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_I2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_I2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_I2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_O2_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_O2_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_O2_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_O2_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_O2_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_O2_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_O2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_O2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB2A_0_DEKNEE_GB_O2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB2B_0
#define ISP_ISP_DEKNEE_CONFIG_GB2B_0                    _MK_ADDR_CONST(0x4b)
#define ISP_ISP_DEKNEE_CONFIG_GB2B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB2B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB2B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB2B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB2B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB2B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB2B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB2B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB2B_0_DEKNEE_GB_S2_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB2B_0_DEKNEE_GB_S2_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GB2B_0_DEKNEE_GB_S2_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB2B_0_DEKNEE_GB_S2_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GB2B_0_DEKNEE_GB_S2_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB2B_0_DEKNEE_GB_S2_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB2B_0_DEKNEE_GB_S2_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB2B_0_DEKNEE_GB_S2_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB2B_0_DEKNEE_GB_S2_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB3A_0
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0                    _MK_ADDR_CONST(0x4c)
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_I3_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_I3_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_I3_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_I3_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_I3_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_I3_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_I3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_I3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_I3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_O3_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_O3_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_O3_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_O3_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_O3_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_O3_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_O3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_O3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB3A_0_DEKNEE_GB_O3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB3B_0
#define ISP_ISP_DEKNEE_CONFIG_GB3B_0                    _MK_ADDR_CONST(0x4d)
#define ISP_ISP_DEKNEE_CONFIG_GB3B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB3B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB3B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB3B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB3B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB3B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB3B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB3B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB3B_0_DEKNEE_GB_S3_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB3B_0_DEKNEE_GB_S3_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GB3B_0_DEKNEE_GB_S3_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB3B_0_DEKNEE_GB_S3_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GB3B_0_DEKNEE_GB_S3_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB3B_0_DEKNEE_GB_S3_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB3B_0_DEKNEE_GB_S3_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB3B_0_DEKNEE_GB_S3_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB3B_0_DEKNEE_GB_S3_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB4A_0
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0                    _MK_ADDR_CONST(0x4e)
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_I4_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_I4_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_I4_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_I4_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_I4_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_I4_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_I4_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_I4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_I4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_O4_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_O4_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_O4_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_O4_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_O4_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_O4_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_O4_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_O4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB4A_0_DEKNEE_GB_O4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB4B_0
#define ISP_ISP_DEKNEE_CONFIG_GB4B_0                    _MK_ADDR_CONST(0x4f)
#define ISP_ISP_DEKNEE_CONFIG_GB4B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB4B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB4B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB4B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB4B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB4B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB4B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB4B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB4B_0_DEKNEE_GB_S4_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB4B_0_DEKNEE_GB_S4_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GB4B_0_DEKNEE_GB_S4_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB4B_0_DEKNEE_GB_S4_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GB4B_0_DEKNEE_GB_S4_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB4B_0_DEKNEE_GB_S4_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB4B_0_DEKNEE_GB_S4_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB4B_0_DEKNEE_GB_S4_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB4B_0_DEKNEE_GB_S4_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB5A_0
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0                    _MK_ADDR_CONST(0x50)
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_I5_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_I5_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_I5_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_I5_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_I5_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_I5_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_I5_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_I5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_I5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_O5_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_O5_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_O5_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_O5_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_O5_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_O5_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_O5_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_O5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB5A_0_DEKNEE_GB_O5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB5B_0
#define ISP_ISP_DEKNEE_CONFIG_GB5B_0                    _MK_ADDR_CONST(0x51)
#define ISP_ISP_DEKNEE_CONFIG_GB5B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB5B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB5B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB5B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB5B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB5B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB5B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB5B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB5B_0_DEKNEE_GB_S5_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB5B_0_DEKNEE_GB_S5_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GB5B_0_DEKNEE_GB_S5_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB5B_0_DEKNEE_GB_S5_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GB5B_0_DEKNEE_GB_S5_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB5B_0_DEKNEE_GB_S5_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB5B_0_DEKNEE_GB_S5_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB5B_0_DEKNEE_GB_S5_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB5B_0_DEKNEE_GB_S5_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB6A_0
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0                    _MK_ADDR_CONST(0x52)
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_I6_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_I6_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_I6_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_I6_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_I6_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_I6_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_I6_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_I6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_I6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_O6_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_O6_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_O6_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_O6_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_O6_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_O6_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_O6_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_O6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB6A_0_DEKNEE_GB_O6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB6B_0
#define ISP_ISP_DEKNEE_CONFIG_GB6B_0                    _MK_ADDR_CONST(0x53)
#define ISP_ISP_DEKNEE_CONFIG_GB6B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB6B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB6B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB6B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB6B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB6B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB6B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB6B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB6B_0_DEKNEE_GB_S6_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB6B_0_DEKNEE_GB_S6_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GB6B_0_DEKNEE_GB_S6_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB6B_0_DEKNEE_GB_S6_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GB6B_0_DEKNEE_GB_S6_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB6B_0_DEKNEE_GB_S6_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB6B_0_DEKNEE_GB_S6_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB6B_0_DEKNEE_GB_S6_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB6B_0_DEKNEE_GB_S6_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB7A_0
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0                    _MK_ADDR_CONST(0x54)
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_I7_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_I7_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_I7_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_I7_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_I7_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_I7_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_I7_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_I7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_I7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_O7_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_O7_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_O7_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_O7_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_O7_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_O7_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_O7_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_O7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB7A_0_DEKNEE_GB_O7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB7B_0
#define ISP_ISP_DEKNEE_CONFIG_GB7B_0                    _MK_ADDR_CONST(0x55)
#define ISP_ISP_DEKNEE_CONFIG_GB7B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB7B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB7B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB7B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB7B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB7B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB7B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB7B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB7B_0_DEKNEE_GB_S7_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB7B_0_DEKNEE_GB_S7_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GB7B_0_DEKNEE_GB_S7_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB7B_0_DEKNEE_GB_S7_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GB7B_0_DEKNEE_GB_S7_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB7B_0_DEKNEE_GB_S7_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB7B_0_DEKNEE_GB_S7_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB7B_0_DEKNEE_GB_S7_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB7B_0_DEKNEE_GB_S7_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB8A_0
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0                    _MK_ADDR_CONST(0x56)
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_I8_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_I8_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_I8_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_I8_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_I8_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_I8_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_I8_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_I8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_I8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_O8_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_O8_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_O8_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_O8_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_O8_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_O8_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_O8_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_O8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB8A_0_DEKNEE_GB_O8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB8B_0
#define ISP_ISP_DEKNEE_CONFIG_GB8B_0                    _MK_ADDR_CONST(0x57)
#define ISP_ISP_DEKNEE_CONFIG_GB8B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB8B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB8B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB8B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB8B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB8B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB8B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB8B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB8B_0_DEKNEE_GB_S8_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB8B_0_DEKNEE_GB_S8_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GB8B_0_DEKNEE_GB_S8_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB8B_0_DEKNEE_GB_S8_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GB8B_0_DEKNEE_GB_S8_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB8B_0_DEKNEE_GB_S8_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB8B_0_DEKNEE_GB_S8_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB8B_0_DEKNEE_GB_S8_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB8B_0_DEKNEE_GB_S8_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB9A_0
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0                    _MK_ADDR_CONST(0x58)
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_I9_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_I9_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_I9_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_I9_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_I9_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_I9_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_I9_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_I9_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_I9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_O9_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_O9_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_O9_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_O9_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_O9_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_O9_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_O9_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_O9_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB9A_0_DEKNEE_GB_O9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB9B_0
#define ISP_ISP_DEKNEE_CONFIG_GB9B_0                    _MK_ADDR_CONST(0x59)
#define ISP_ISP_DEKNEE_CONFIG_GB9B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB9B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_GB9B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB9B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB9B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB9B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB9B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB9B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB9B_0_DEKNEE_GB_S9_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB9B_0_DEKNEE_GB_S9_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GB9B_0_DEKNEE_GB_S9_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB9B_0_DEKNEE_GB_S9_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_GB9B_0_DEKNEE_GB_S9_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_GB9B_0_DEKNEE_GB_S9_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB9B_0_DEKNEE_GB_S9_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB9B_0_DEKNEE_GB_S9_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB9B_0_DEKNEE_GB_S9_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB10A_0
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0                   _MK_ADDR_CONST(0x5a)
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_I10_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_I10_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_I10_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_I10_RANGE                       9:0
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_I10_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_I10_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_I10_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_I10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_I10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_O10_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_O10_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_O10_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_O10_RANGE                       25:16
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_O10_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_O10_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_O10_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_O10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB10A_0_DEKNEE_GB_O10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB10B_0
#define ISP_ISP_DEKNEE_CONFIG_GB10B_0                   _MK_ADDR_CONST(0x5b)
#define ISP_ISP_DEKNEE_CONFIG_GB10B_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GB10B_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GB10B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB10B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB10B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB10B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB10B_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB10B_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB10B_0_DEKNEE_GB_S10_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB10B_0_DEKNEE_GB_S10_FIELD                       _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GB10B_0_DEKNEE_GB_S10_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB10B_0_DEKNEE_GB_S10_RANGE                       11:0
#define ISP_ISP_DEKNEE_CONFIG_GB10B_0_DEKNEE_GB_S10_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB10B_0_DEKNEE_GB_S10_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB10B_0_DEKNEE_GB_S10_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB10B_0_DEKNEE_GB_S10_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB10B_0_DEKNEE_GB_S10_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB11A_0
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0                   _MK_ADDR_CONST(0x5c)
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_I11_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_I11_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_I11_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_I11_RANGE                       9:0
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_I11_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_I11_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_I11_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_I11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_I11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_O11_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_O11_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_O11_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_O11_RANGE                       25:16
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_O11_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_O11_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_O11_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_O11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB11A_0_DEKNEE_GB_O11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB11B_0
#define ISP_ISP_DEKNEE_CONFIG_GB11B_0                   _MK_ADDR_CONST(0x5d)
#define ISP_ISP_DEKNEE_CONFIG_GB11B_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GB11B_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GB11B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB11B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB11B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB11B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB11B_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB11B_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB11B_0_DEKNEE_GB_S11_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB11B_0_DEKNEE_GB_S11_FIELD                       _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GB11B_0_DEKNEE_GB_S11_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB11B_0_DEKNEE_GB_S11_RANGE                       11:0
#define ISP_ISP_DEKNEE_CONFIG_GB11B_0_DEKNEE_GB_S11_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB11B_0_DEKNEE_GB_S11_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB11B_0_DEKNEE_GB_S11_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB11B_0_DEKNEE_GB_S11_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB11B_0_DEKNEE_GB_S11_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB12A_0
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0                   _MK_ADDR_CONST(0x5e)
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_I12_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_I12_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_I12_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_I12_RANGE                       9:0
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_I12_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_I12_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_I12_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_I12_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_I12_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_O12_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_O12_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_O12_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_O12_RANGE                       25:16
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_O12_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_O12_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_O12_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_O12_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB12A_0_DEKNEE_GB_O12_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB12B_0
#define ISP_ISP_DEKNEE_CONFIG_GB12B_0                   _MK_ADDR_CONST(0x5f)
#define ISP_ISP_DEKNEE_CONFIG_GB12B_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GB12B_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GB12B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB12B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB12B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB12B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB12B_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB12B_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB12B_0_DEKNEE_GB_S12_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB12B_0_DEKNEE_GB_S12_FIELD                       _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GB12B_0_DEKNEE_GB_S12_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB12B_0_DEKNEE_GB_S12_RANGE                       11:0
#define ISP_ISP_DEKNEE_CONFIG_GB12B_0_DEKNEE_GB_S12_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB12B_0_DEKNEE_GB_S12_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB12B_0_DEKNEE_GB_S12_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB12B_0_DEKNEE_GB_S12_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB12B_0_DEKNEE_GB_S12_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB13A_0
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0                   _MK_ADDR_CONST(0x60)
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_I13_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_I13_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_I13_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_I13_RANGE                       9:0
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_I13_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_I13_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_I13_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_I13_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_I13_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_O13_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_O13_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_O13_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_O13_RANGE                       25:16
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_O13_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_O13_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_O13_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_O13_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB13A_0_DEKNEE_GB_O13_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB13B_0
#define ISP_ISP_DEKNEE_CONFIG_GB13B_0                   _MK_ADDR_CONST(0x61)
#define ISP_ISP_DEKNEE_CONFIG_GB13B_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GB13B_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GB13B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB13B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB13B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB13B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB13B_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB13B_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB13B_0_DEKNEE_GB_S13_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB13B_0_DEKNEE_GB_S13_FIELD                       _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GB13B_0_DEKNEE_GB_S13_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB13B_0_DEKNEE_GB_S13_RANGE                       11:0
#define ISP_ISP_DEKNEE_CONFIG_GB13B_0_DEKNEE_GB_S13_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB13B_0_DEKNEE_GB_S13_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB13B_0_DEKNEE_GB_S13_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB13B_0_DEKNEE_GB_S13_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB13B_0_DEKNEE_GB_S13_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB14A_0
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0                   _MK_ADDR_CONST(0x62)
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_I14_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_I14_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_I14_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_I14_RANGE                       9:0
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_I14_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_I14_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_I14_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_I14_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_I14_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_O14_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_O14_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_O14_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_O14_RANGE                       25:16
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_O14_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_O14_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_O14_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_O14_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB14A_0_DEKNEE_GB_O14_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB14B_0
#define ISP_ISP_DEKNEE_CONFIG_GB14B_0                   _MK_ADDR_CONST(0x63)
#define ISP_ISP_DEKNEE_CONFIG_GB14B_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GB14B_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GB14B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB14B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB14B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB14B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB14B_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB14B_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB14B_0_DEKNEE_GB_S14_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB14B_0_DEKNEE_GB_S14_FIELD                       _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GB14B_0_DEKNEE_GB_S14_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB14B_0_DEKNEE_GB_S14_RANGE                       11:0
#define ISP_ISP_DEKNEE_CONFIG_GB14B_0_DEKNEE_GB_S14_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB14B_0_DEKNEE_GB_S14_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB14B_0_DEKNEE_GB_S14_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB14B_0_DEKNEE_GB_S14_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB14B_0_DEKNEE_GB_S14_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB15A_0
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0                   _MK_ADDR_CONST(0x64)
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_I15_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_I15_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_I15_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_I15_RANGE                       9:0
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_I15_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_I15_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_I15_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_I15_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_I15_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_O15_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_O15_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_O15_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_O15_RANGE                       25:16
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_O15_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_O15_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_O15_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_O15_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB15A_0_DEKNEE_GB_O15_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB15B_0
#define ISP_ISP_DEKNEE_CONFIG_GB15B_0                   _MK_ADDR_CONST(0x65)
#define ISP_ISP_DEKNEE_CONFIG_GB15B_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GB15B_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GB15B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB15B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB15B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB15B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB15B_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB15B_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB15B_0_DEKNEE_GB_S15_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB15B_0_DEKNEE_GB_S15_FIELD                       _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GB15B_0_DEKNEE_GB_S15_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB15B_0_DEKNEE_GB_S15_RANGE                       11:0
#define ISP_ISP_DEKNEE_CONFIG_GB15B_0_DEKNEE_GB_S15_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB15B_0_DEKNEE_GB_S15_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB15B_0_DEKNEE_GB_S15_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB15B_0_DEKNEE_GB_S15_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB15B_0_DEKNEE_GB_S15_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB16A_0
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0                   _MK_ADDR_CONST(0x66)
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_READ_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_WRITE_MASK                        _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_I16_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_I16_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_I16_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_I16_RANGE                       9:0
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_I16_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_I16_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_I16_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_I16_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_I16_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_O16_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_O16_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_O16_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_O16_RANGE                       25:16
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_O16_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_O16_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_O16_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_O16_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB16A_0_DEKNEE_GB_O16_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_GB16B_0
#define ISP_ISP_DEKNEE_CONFIG_GB16B_0                   _MK_ADDR_CONST(0x67)
#define ISP_ISP_DEKNEE_CONFIG_GB16B_0_SELWRE                    0x0
#define ISP_ISP_DEKNEE_CONFIG_GB16B_0_WORD_COUNT                        0x1
#define ISP_ISP_DEKNEE_CONFIG_GB16B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB16B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB16B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB16B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB16B_0_READ_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB16B_0_WRITE_MASK                        _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_GB16B_0_DEKNEE_GB_S16_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_GB16B_0_DEKNEE_GB_S16_FIELD                       _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_GB16B_0_DEKNEE_GB_S16_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_GB16B_0_DEKNEE_GB_S16_RANGE                       11:0
#define ISP_ISP_DEKNEE_CONFIG_GB16B_0_DEKNEE_GB_S16_WOFFSET                     0x0
#define ISP_ISP_DEKNEE_CONFIG_GB16B_0_DEKNEE_GB_S16_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB16B_0_DEKNEE_GB_S16_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB16B_0_DEKNEE_GB_S16_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_GB16B_0_DEKNEE_GB_S16_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R1A_0
#define ISP_ISP_DEKNEE_CONFIG_R1A_0                     _MK_ADDR_CONST(0x68)
#define ISP_ISP_DEKNEE_CONFIG_R1A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R1A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R1A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R1A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R1A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R1A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R1A_0_READ_MASK                   _MK_MASK_CONST(0x3ff0000)
#define ISP_ISP_DEKNEE_CONFIG_R1A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff0000)
#define ISP_ISP_DEKNEE_CONFIG_R1A_0_DEKNEE_R_O1_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_R1A_0_DEKNEE_R_O1_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R1A_0_DEKNEE_R_O1_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R1A_0_DEKNEE_R_O1_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_R1A_0_DEKNEE_R_O1_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R1A_0_DEKNEE_R_O1_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R1A_0_DEKNEE_R_O1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R1A_0_DEKNEE_R_O1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R1A_0_DEKNEE_R_O1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R1B_0
#define ISP_ISP_DEKNEE_CONFIG_R1B_0                     _MK_ADDR_CONST(0x69)
#define ISP_ISP_DEKNEE_CONFIG_R1B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R1B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R1B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R1B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R1B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R1B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R1B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R1B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R1B_0_DEKNEE_R_S1_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R1B_0_DEKNEE_R_S1_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_R1B_0_DEKNEE_R_S1_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R1B_0_DEKNEE_R_S1_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_R1B_0_DEKNEE_R_S1_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R1B_0_DEKNEE_R_S1_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R1B_0_DEKNEE_R_S1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R1B_0_DEKNEE_R_S1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R1B_0_DEKNEE_R_S1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R2A_0
#define ISP_ISP_DEKNEE_CONFIG_R2A_0                     _MK_ADDR_CONST(0x6a)
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_I2_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_I2_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_I2_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_I2_RANGE                   9:0
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_I2_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_I2_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_I2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_I2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_I2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_O2_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_O2_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_O2_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_O2_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_O2_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_O2_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_O2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_O2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R2A_0_DEKNEE_R_O2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R2B_0
#define ISP_ISP_DEKNEE_CONFIG_R2B_0                     _MK_ADDR_CONST(0x6b)
#define ISP_ISP_DEKNEE_CONFIG_R2B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R2B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R2B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R2B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R2B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R2B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R2B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R2B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R2B_0_DEKNEE_R_S2_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R2B_0_DEKNEE_R_S2_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_R2B_0_DEKNEE_R_S2_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R2B_0_DEKNEE_R_S2_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_R2B_0_DEKNEE_R_S2_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R2B_0_DEKNEE_R_S2_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R2B_0_DEKNEE_R_S2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R2B_0_DEKNEE_R_S2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R2B_0_DEKNEE_R_S2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R3A_0
#define ISP_ISP_DEKNEE_CONFIG_R3A_0                     _MK_ADDR_CONST(0x6c)
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_I3_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_I3_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_I3_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_I3_RANGE                   9:0
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_I3_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_I3_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_I3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_I3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_I3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_O3_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_O3_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_O3_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_O3_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_O3_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_O3_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_O3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_O3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R3A_0_DEKNEE_R_O3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R3B_0
#define ISP_ISP_DEKNEE_CONFIG_R3B_0                     _MK_ADDR_CONST(0x6d)
#define ISP_ISP_DEKNEE_CONFIG_R3B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R3B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R3B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R3B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R3B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R3B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R3B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R3B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R3B_0_DEKNEE_R_S3_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R3B_0_DEKNEE_R_S3_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_R3B_0_DEKNEE_R_S3_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R3B_0_DEKNEE_R_S3_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_R3B_0_DEKNEE_R_S3_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R3B_0_DEKNEE_R_S3_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R3B_0_DEKNEE_R_S3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R3B_0_DEKNEE_R_S3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R3B_0_DEKNEE_R_S3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R4A_0
#define ISP_ISP_DEKNEE_CONFIG_R4A_0                     _MK_ADDR_CONST(0x6e)
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_I4_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_I4_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_I4_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_I4_RANGE                   9:0
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_I4_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_I4_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_I4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_I4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_I4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_O4_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_O4_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_O4_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_O4_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_O4_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_O4_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_O4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_O4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R4A_0_DEKNEE_R_O4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R4B_0
#define ISP_ISP_DEKNEE_CONFIG_R4B_0                     _MK_ADDR_CONST(0x6f)
#define ISP_ISP_DEKNEE_CONFIG_R4B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R4B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R4B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R4B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R4B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R4B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R4B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R4B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R4B_0_DEKNEE_R_S4_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R4B_0_DEKNEE_R_S4_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_R4B_0_DEKNEE_R_S4_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R4B_0_DEKNEE_R_S4_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_R4B_0_DEKNEE_R_S4_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R4B_0_DEKNEE_R_S4_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R4B_0_DEKNEE_R_S4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R4B_0_DEKNEE_R_S4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R4B_0_DEKNEE_R_S4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R5A_0
#define ISP_ISP_DEKNEE_CONFIG_R5A_0                     _MK_ADDR_CONST(0x70)
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_I5_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_I5_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_I5_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_I5_RANGE                   9:0
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_I5_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_I5_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_I5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_I5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_I5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_O5_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_O5_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_O5_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_O5_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_O5_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_O5_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_O5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_O5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R5A_0_DEKNEE_R_O5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R5B_0
#define ISP_ISP_DEKNEE_CONFIG_R5B_0                     _MK_ADDR_CONST(0x71)
#define ISP_ISP_DEKNEE_CONFIG_R5B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R5B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R5B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R5B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R5B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R5B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R5B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R5B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R5B_0_DEKNEE_R_S5_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R5B_0_DEKNEE_R_S5_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_R5B_0_DEKNEE_R_S5_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R5B_0_DEKNEE_R_S5_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_R5B_0_DEKNEE_R_S5_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R5B_0_DEKNEE_R_S5_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R5B_0_DEKNEE_R_S5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R5B_0_DEKNEE_R_S5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R5B_0_DEKNEE_R_S5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R6A_0
#define ISP_ISP_DEKNEE_CONFIG_R6A_0                     _MK_ADDR_CONST(0x72)
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_I6_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_I6_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_I6_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_I6_RANGE                   9:0
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_I6_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_I6_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_I6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_I6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_I6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_O6_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_O6_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_O6_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_O6_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_O6_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_O6_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_O6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_O6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R6A_0_DEKNEE_R_O6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R6B_0
#define ISP_ISP_DEKNEE_CONFIG_R6B_0                     _MK_ADDR_CONST(0x73)
#define ISP_ISP_DEKNEE_CONFIG_R6B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R6B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R6B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R6B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R6B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R6B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R6B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R6B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R6B_0_DEKNEE_R_S6_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R6B_0_DEKNEE_R_S6_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_R6B_0_DEKNEE_R_S6_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R6B_0_DEKNEE_R_S6_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_R6B_0_DEKNEE_R_S6_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R6B_0_DEKNEE_R_S6_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R6B_0_DEKNEE_R_S6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R6B_0_DEKNEE_R_S6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R6B_0_DEKNEE_R_S6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R7A_0
#define ISP_ISP_DEKNEE_CONFIG_R7A_0                     _MK_ADDR_CONST(0x74)
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_I7_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_I7_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_I7_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_I7_RANGE                   9:0
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_I7_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_I7_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_I7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_I7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_I7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_O7_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_O7_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_O7_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_O7_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_O7_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_O7_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_O7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_O7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R7A_0_DEKNEE_R_O7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R7B_0
#define ISP_ISP_DEKNEE_CONFIG_R7B_0                     _MK_ADDR_CONST(0x75)
#define ISP_ISP_DEKNEE_CONFIG_R7B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R7B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R7B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R7B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R7B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R7B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R7B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R7B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R7B_0_DEKNEE_R_S7_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R7B_0_DEKNEE_R_S7_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_R7B_0_DEKNEE_R_S7_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R7B_0_DEKNEE_R_S7_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_R7B_0_DEKNEE_R_S7_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R7B_0_DEKNEE_R_S7_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R7B_0_DEKNEE_R_S7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R7B_0_DEKNEE_R_S7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R7B_0_DEKNEE_R_S7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R8A_0
#define ISP_ISP_DEKNEE_CONFIG_R8A_0                     _MK_ADDR_CONST(0x76)
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_I8_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_I8_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_I8_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_I8_RANGE                   9:0
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_I8_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_I8_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_I8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_I8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_I8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_O8_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_O8_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_O8_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_O8_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_O8_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_O8_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_O8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_O8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R8A_0_DEKNEE_R_O8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R8B_0
#define ISP_ISP_DEKNEE_CONFIG_R8B_0                     _MK_ADDR_CONST(0x77)
#define ISP_ISP_DEKNEE_CONFIG_R8B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R8B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R8B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R8B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R8B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R8B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R8B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R8B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R8B_0_DEKNEE_R_S8_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R8B_0_DEKNEE_R_S8_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_R8B_0_DEKNEE_R_S8_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R8B_0_DEKNEE_R_S8_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_R8B_0_DEKNEE_R_S8_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R8B_0_DEKNEE_R_S8_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R8B_0_DEKNEE_R_S8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R8B_0_DEKNEE_R_S8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R8B_0_DEKNEE_R_S8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R9A_0
#define ISP_ISP_DEKNEE_CONFIG_R9A_0                     _MK_ADDR_CONST(0x78)
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_I9_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_I9_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_I9_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_I9_RANGE                   9:0
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_I9_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_I9_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_I9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_I9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_I9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_O9_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_O9_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_O9_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_O9_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_O9_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_O9_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_O9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_O9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R9A_0_DEKNEE_R_O9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R9B_0
#define ISP_ISP_DEKNEE_CONFIG_R9B_0                     _MK_ADDR_CONST(0x79)
#define ISP_ISP_DEKNEE_CONFIG_R9B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_R9B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_R9B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R9B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R9B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R9B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R9B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R9B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R9B_0_DEKNEE_R_S9_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R9B_0_DEKNEE_R_S9_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_R9B_0_DEKNEE_R_S9_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R9B_0_DEKNEE_R_S9_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_R9B_0_DEKNEE_R_S9_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_R9B_0_DEKNEE_R_S9_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R9B_0_DEKNEE_R_S9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R9B_0_DEKNEE_R_S9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R9B_0_DEKNEE_R_S9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R10A_0
#define ISP_ISP_DEKNEE_CONFIG_R10A_0                    _MK_ADDR_CONST(0x7a)
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_I10_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_I10_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_I10_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_I10_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_I10_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_I10_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_I10_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_I10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_I10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_O10_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_O10_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_O10_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_O10_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_O10_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_O10_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_O10_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_O10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R10A_0_DEKNEE_R_O10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R10B_0
#define ISP_ISP_DEKNEE_CONFIG_R10B_0                    _MK_ADDR_CONST(0x7b)
#define ISP_ISP_DEKNEE_CONFIG_R10B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_R10B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_R10B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R10B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R10B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R10B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R10B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R10B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R10B_0_DEKNEE_R_S10_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R10B_0_DEKNEE_R_S10_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_R10B_0_DEKNEE_R_S10_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R10B_0_DEKNEE_R_S10_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_R10B_0_DEKNEE_R_S10_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R10B_0_DEKNEE_R_S10_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R10B_0_DEKNEE_R_S10_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R10B_0_DEKNEE_R_S10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R10B_0_DEKNEE_R_S10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R11A_0
#define ISP_ISP_DEKNEE_CONFIG_R11A_0                    _MK_ADDR_CONST(0x7c)
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_I11_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_I11_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_I11_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_I11_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_I11_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_I11_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_I11_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_I11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_I11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_O11_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_O11_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_O11_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_O11_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_O11_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_O11_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_O11_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_O11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R11A_0_DEKNEE_R_O11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R11B_0
#define ISP_ISP_DEKNEE_CONFIG_R11B_0                    _MK_ADDR_CONST(0x7d)
#define ISP_ISP_DEKNEE_CONFIG_R11B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_R11B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_R11B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R11B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R11B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R11B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R11B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R11B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R11B_0_DEKNEE_R_S11_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R11B_0_DEKNEE_R_S11_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_R11B_0_DEKNEE_R_S11_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R11B_0_DEKNEE_R_S11_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_R11B_0_DEKNEE_R_S11_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R11B_0_DEKNEE_R_S11_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R11B_0_DEKNEE_R_S11_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R11B_0_DEKNEE_R_S11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R11B_0_DEKNEE_R_S11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R12A_0
#define ISP_ISP_DEKNEE_CONFIG_R12A_0                    _MK_ADDR_CONST(0x7e)
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_I12_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_I12_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_I12_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_I12_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_I12_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_I12_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_I12_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_I12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_I12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_O12_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_O12_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_O12_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_O12_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_O12_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_O12_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_O12_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_O12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R12A_0_DEKNEE_R_O12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R12B_0
#define ISP_ISP_DEKNEE_CONFIG_R12B_0                    _MK_ADDR_CONST(0x7f)
#define ISP_ISP_DEKNEE_CONFIG_R12B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_R12B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_R12B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R12B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R12B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R12B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R12B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R12B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R12B_0_DEKNEE_R_S12_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R12B_0_DEKNEE_R_S12_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_R12B_0_DEKNEE_R_S12_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R12B_0_DEKNEE_R_S12_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_R12B_0_DEKNEE_R_S12_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R12B_0_DEKNEE_R_S12_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R12B_0_DEKNEE_R_S12_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R12B_0_DEKNEE_R_S12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R12B_0_DEKNEE_R_S12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R13A_0
#define ISP_ISP_DEKNEE_CONFIG_R13A_0                    _MK_ADDR_CONST(0x80)
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_I13_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_I13_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_I13_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_I13_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_I13_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_I13_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_I13_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_I13_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_I13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_O13_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_O13_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_O13_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_O13_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_O13_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_O13_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_O13_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_O13_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R13A_0_DEKNEE_R_O13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R13B_0
#define ISP_ISP_DEKNEE_CONFIG_R13B_0                    _MK_ADDR_CONST(0x81)
#define ISP_ISP_DEKNEE_CONFIG_R13B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_R13B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_R13B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R13B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R13B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R13B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R13B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R13B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R13B_0_DEKNEE_R_S13_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R13B_0_DEKNEE_R_S13_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_R13B_0_DEKNEE_R_S13_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R13B_0_DEKNEE_R_S13_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_R13B_0_DEKNEE_R_S13_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R13B_0_DEKNEE_R_S13_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R13B_0_DEKNEE_R_S13_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R13B_0_DEKNEE_R_S13_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R13B_0_DEKNEE_R_S13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R14A_0
#define ISP_ISP_DEKNEE_CONFIG_R14A_0                    _MK_ADDR_CONST(0x82)
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_I14_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_I14_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_I14_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_I14_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_I14_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_I14_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_I14_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_I14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_I14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_O14_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_O14_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_O14_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_O14_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_O14_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_O14_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_O14_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_O14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R14A_0_DEKNEE_R_O14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R14B_0
#define ISP_ISP_DEKNEE_CONFIG_R14B_0                    _MK_ADDR_CONST(0x83)
#define ISP_ISP_DEKNEE_CONFIG_R14B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_R14B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_R14B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R14B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R14B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R14B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R14B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R14B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R14B_0_DEKNEE_R_S14_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R14B_0_DEKNEE_R_S14_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_R14B_0_DEKNEE_R_S14_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R14B_0_DEKNEE_R_S14_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_R14B_0_DEKNEE_R_S14_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R14B_0_DEKNEE_R_S14_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R14B_0_DEKNEE_R_S14_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R14B_0_DEKNEE_R_S14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R14B_0_DEKNEE_R_S14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R15A_0
#define ISP_ISP_DEKNEE_CONFIG_R15A_0                    _MK_ADDR_CONST(0x84)
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_I15_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_I15_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_I15_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_I15_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_I15_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_I15_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_I15_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_I15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_I15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_O15_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_O15_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_O15_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_O15_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_O15_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_O15_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_O15_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_O15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R15A_0_DEKNEE_R_O15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R15B_0
#define ISP_ISP_DEKNEE_CONFIG_R15B_0                    _MK_ADDR_CONST(0x85)
#define ISP_ISP_DEKNEE_CONFIG_R15B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_R15B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_R15B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R15B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R15B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R15B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R15B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R15B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R15B_0_DEKNEE_R_S15_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R15B_0_DEKNEE_R_S15_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_R15B_0_DEKNEE_R_S15_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R15B_0_DEKNEE_R_S15_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_R15B_0_DEKNEE_R_S15_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R15B_0_DEKNEE_R_S15_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R15B_0_DEKNEE_R_S15_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R15B_0_DEKNEE_R_S15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R15B_0_DEKNEE_R_S15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R16A_0
#define ISP_ISP_DEKNEE_CONFIG_R16A_0                    _MK_ADDR_CONST(0x86)
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_I16_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_I16_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_I16_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_I16_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_I16_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_I16_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_I16_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_I16_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_I16_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_O16_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_O16_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_O16_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_O16_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_O16_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_O16_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_O16_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_O16_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R16A_0_DEKNEE_R_O16_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_R16B_0
#define ISP_ISP_DEKNEE_CONFIG_R16B_0                    _MK_ADDR_CONST(0x87)
#define ISP_ISP_DEKNEE_CONFIG_R16B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_R16B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_R16B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R16B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R16B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R16B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R16B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R16B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_R16B_0_DEKNEE_R_S16_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_R16B_0_DEKNEE_R_S16_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_R16B_0_DEKNEE_R_S16_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_R16B_0_DEKNEE_R_S16_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_R16B_0_DEKNEE_R_S16_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_R16B_0_DEKNEE_R_S16_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R16B_0_DEKNEE_R_S16_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R16B_0_DEKNEE_R_S16_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_R16B_0_DEKNEE_R_S16_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B1A_0
#define ISP_ISP_DEKNEE_CONFIG_B1A_0                     _MK_ADDR_CONST(0x88)
#define ISP_ISP_DEKNEE_CONFIG_B1A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B1A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B1A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B1A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B1A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B1A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B1A_0_READ_MASK                   _MK_MASK_CONST(0x3ff0000)
#define ISP_ISP_DEKNEE_CONFIG_B1A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff0000)
#define ISP_ISP_DEKNEE_CONFIG_B1A_0_DEKNEE_B_O1_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_B1A_0_DEKNEE_B_O1_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B1A_0_DEKNEE_B_O1_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B1A_0_DEKNEE_B_O1_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_B1A_0_DEKNEE_B_O1_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B1A_0_DEKNEE_B_O1_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B1A_0_DEKNEE_B_O1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B1A_0_DEKNEE_B_O1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B1A_0_DEKNEE_B_O1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B1B_0
#define ISP_ISP_DEKNEE_CONFIG_B1B_0                     _MK_ADDR_CONST(0x89)
#define ISP_ISP_DEKNEE_CONFIG_B1B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B1B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B1B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B1B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B1B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B1B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B1B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B1B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B1B_0_DEKNEE_B_S1_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B1B_0_DEKNEE_B_S1_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_B1B_0_DEKNEE_B_S1_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B1B_0_DEKNEE_B_S1_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_B1B_0_DEKNEE_B_S1_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B1B_0_DEKNEE_B_S1_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B1B_0_DEKNEE_B_S1_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B1B_0_DEKNEE_B_S1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B1B_0_DEKNEE_B_S1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B2A_0
#define ISP_ISP_DEKNEE_CONFIG_B2A_0                     _MK_ADDR_CONST(0x8a)
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_I2_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_I2_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_I2_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_I2_RANGE                   9:0
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_I2_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_I2_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_I2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_I2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_I2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_O2_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_O2_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_O2_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_O2_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_O2_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_O2_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_O2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_O2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B2A_0_DEKNEE_B_O2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B2B_0
#define ISP_ISP_DEKNEE_CONFIG_B2B_0                     _MK_ADDR_CONST(0x8b)
#define ISP_ISP_DEKNEE_CONFIG_B2B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B2B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B2B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B2B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B2B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B2B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B2B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B2B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B2B_0_DEKNEE_B_S2_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B2B_0_DEKNEE_B_S2_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_B2B_0_DEKNEE_B_S2_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B2B_0_DEKNEE_B_S2_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_B2B_0_DEKNEE_B_S2_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B2B_0_DEKNEE_B_S2_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B2B_0_DEKNEE_B_S2_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B2B_0_DEKNEE_B_S2_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B2B_0_DEKNEE_B_S2_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B3A_0
#define ISP_ISP_DEKNEE_CONFIG_B3A_0                     _MK_ADDR_CONST(0x8c)
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_I3_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_I3_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_I3_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_I3_RANGE                   9:0
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_I3_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_I3_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_I3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_I3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_I3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_O3_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_O3_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_O3_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_O3_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_O3_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_O3_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_O3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_O3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B3A_0_DEKNEE_B_O3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B3B_0
#define ISP_ISP_DEKNEE_CONFIG_B3B_0                     _MK_ADDR_CONST(0x8d)
#define ISP_ISP_DEKNEE_CONFIG_B3B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B3B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B3B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B3B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B3B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B3B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B3B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B3B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B3B_0_DEKNEE_B_S3_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B3B_0_DEKNEE_B_S3_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_B3B_0_DEKNEE_B_S3_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B3B_0_DEKNEE_B_S3_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_B3B_0_DEKNEE_B_S3_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B3B_0_DEKNEE_B_S3_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B3B_0_DEKNEE_B_S3_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B3B_0_DEKNEE_B_S3_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B3B_0_DEKNEE_B_S3_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B4A_0
#define ISP_ISP_DEKNEE_CONFIG_B4A_0                     _MK_ADDR_CONST(0x8e)
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_I4_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_I4_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_I4_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_I4_RANGE                   9:0
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_I4_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_I4_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_I4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_I4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_I4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_O4_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_O4_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_O4_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_O4_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_O4_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_O4_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_O4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_O4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B4A_0_DEKNEE_B_O4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B4B_0
#define ISP_ISP_DEKNEE_CONFIG_B4B_0                     _MK_ADDR_CONST(0x8f)
#define ISP_ISP_DEKNEE_CONFIG_B4B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B4B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B4B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B4B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B4B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B4B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B4B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B4B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B4B_0_DEKNEE_B_S4_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B4B_0_DEKNEE_B_S4_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_B4B_0_DEKNEE_B_S4_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B4B_0_DEKNEE_B_S4_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_B4B_0_DEKNEE_B_S4_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B4B_0_DEKNEE_B_S4_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B4B_0_DEKNEE_B_S4_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B4B_0_DEKNEE_B_S4_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B4B_0_DEKNEE_B_S4_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B5A_0
#define ISP_ISP_DEKNEE_CONFIG_B5A_0                     _MK_ADDR_CONST(0x90)
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_I5_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_I5_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_I5_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_I5_RANGE                   9:0
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_I5_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_I5_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_I5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_I5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_I5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_O5_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_O5_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_O5_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_O5_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_O5_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_O5_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_O5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_O5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B5A_0_DEKNEE_B_O5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B5B_0
#define ISP_ISP_DEKNEE_CONFIG_B5B_0                     _MK_ADDR_CONST(0x91)
#define ISP_ISP_DEKNEE_CONFIG_B5B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B5B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B5B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B5B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B5B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B5B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B5B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B5B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B5B_0_DEKNEE_B_S5_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B5B_0_DEKNEE_B_S5_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_B5B_0_DEKNEE_B_S5_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B5B_0_DEKNEE_B_S5_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_B5B_0_DEKNEE_B_S5_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B5B_0_DEKNEE_B_S5_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B5B_0_DEKNEE_B_S5_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B5B_0_DEKNEE_B_S5_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B5B_0_DEKNEE_B_S5_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B6A_0
#define ISP_ISP_DEKNEE_CONFIG_B6A_0                     _MK_ADDR_CONST(0x92)
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_I6_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_I6_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_I6_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_I6_RANGE                   9:0
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_I6_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_I6_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_I6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_I6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_I6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_O6_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_O6_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_O6_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_O6_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_O6_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_O6_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_O6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_O6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B6A_0_DEKNEE_B_O6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B6B_0
#define ISP_ISP_DEKNEE_CONFIG_B6B_0                     _MK_ADDR_CONST(0x93)
#define ISP_ISP_DEKNEE_CONFIG_B6B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B6B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B6B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B6B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B6B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B6B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B6B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B6B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B6B_0_DEKNEE_B_S6_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B6B_0_DEKNEE_B_S6_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_B6B_0_DEKNEE_B_S6_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B6B_0_DEKNEE_B_S6_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_B6B_0_DEKNEE_B_S6_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B6B_0_DEKNEE_B_S6_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B6B_0_DEKNEE_B_S6_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B6B_0_DEKNEE_B_S6_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B6B_0_DEKNEE_B_S6_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B7A_0
#define ISP_ISP_DEKNEE_CONFIG_B7A_0                     _MK_ADDR_CONST(0x94)
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_I7_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_I7_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_I7_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_I7_RANGE                   9:0
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_I7_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_I7_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_I7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_I7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_I7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_O7_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_O7_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_O7_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_O7_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_O7_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_O7_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_O7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_O7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B7A_0_DEKNEE_B_O7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B7B_0
#define ISP_ISP_DEKNEE_CONFIG_B7B_0                     _MK_ADDR_CONST(0x95)
#define ISP_ISP_DEKNEE_CONFIG_B7B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B7B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B7B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B7B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B7B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B7B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B7B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B7B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B7B_0_DEKNEE_B_S7_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B7B_0_DEKNEE_B_S7_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_B7B_0_DEKNEE_B_S7_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B7B_0_DEKNEE_B_S7_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_B7B_0_DEKNEE_B_S7_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B7B_0_DEKNEE_B_S7_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B7B_0_DEKNEE_B_S7_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B7B_0_DEKNEE_B_S7_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B7B_0_DEKNEE_B_S7_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B8A_0
#define ISP_ISP_DEKNEE_CONFIG_B8A_0                     _MK_ADDR_CONST(0x96)
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_I8_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_I8_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_I8_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_I8_RANGE                   9:0
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_I8_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_I8_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_I8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_I8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_I8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_O8_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_O8_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_O8_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_O8_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_O8_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_O8_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_O8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_O8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B8A_0_DEKNEE_B_O8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B8B_0
#define ISP_ISP_DEKNEE_CONFIG_B8B_0                     _MK_ADDR_CONST(0x97)
#define ISP_ISP_DEKNEE_CONFIG_B8B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B8B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B8B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B8B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B8B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B8B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B8B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B8B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B8B_0_DEKNEE_B_S8_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B8B_0_DEKNEE_B_S8_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_B8B_0_DEKNEE_B_S8_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B8B_0_DEKNEE_B_S8_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_B8B_0_DEKNEE_B_S8_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B8B_0_DEKNEE_B_S8_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B8B_0_DEKNEE_B_S8_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B8B_0_DEKNEE_B_S8_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B8B_0_DEKNEE_B_S8_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B9A_0
#define ISP_ISP_DEKNEE_CONFIG_B9A_0                     _MK_ADDR_CONST(0x98)
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_I9_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_I9_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_I9_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_I9_RANGE                   9:0
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_I9_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_I9_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_I9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_I9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_I9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_O9_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_O9_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_O9_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_O9_RANGE                   25:16
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_O9_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_O9_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_O9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_O9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B9A_0_DEKNEE_B_O9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B9B_0
#define ISP_ISP_DEKNEE_CONFIG_B9B_0                     _MK_ADDR_CONST(0x99)
#define ISP_ISP_DEKNEE_CONFIG_B9B_0_SELWRE                      0x0
#define ISP_ISP_DEKNEE_CONFIG_B9B_0_WORD_COUNT                  0x1
#define ISP_ISP_DEKNEE_CONFIG_B9B_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B9B_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B9B_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B9B_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B9B_0_READ_MASK                   _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B9B_0_WRITE_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B9B_0_DEKNEE_B_S9_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B9B_0_DEKNEE_B_S9_FIELD                   _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_B9B_0_DEKNEE_B_S9_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B9B_0_DEKNEE_B_S9_RANGE                   11:0
#define ISP_ISP_DEKNEE_CONFIG_B9B_0_DEKNEE_B_S9_WOFFSET                 0x0
#define ISP_ISP_DEKNEE_CONFIG_B9B_0_DEKNEE_B_S9_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B9B_0_DEKNEE_B_S9_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B9B_0_DEKNEE_B_S9_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B9B_0_DEKNEE_B_S9_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B10A_0
#define ISP_ISP_DEKNEE_CONFIG_B10A_0                    _MK_ADDR_CONST(0x9a)
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_I10_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_I10_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_I10_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_I10_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_I10_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_I10_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_I10_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_I10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_I10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_O10_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_O10_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_O10_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_O10_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_O10_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_O10_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_O10_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_O10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B10A_0_DEKNEE_B_O10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B10B_0
#define ISP_ISP_DEKNEE_CONFIG_B10B_0                    _MK_ADDR_CONST(0x9b)
#define ISP_ISP_DEKNEE_CONFIG_B10B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_B10B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_B10B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B10B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B10B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B10B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B10B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B10B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B10B_0_DEKNEE_B_S10_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B10B_0_DEKNEE_B_S10_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_B10B_0_DEKNEE_B_S10_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B10B_0_DEKNEE_B_S10_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_B10B_0_DEKNEE_B_S10_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B10B_0_DEKNEE_B_S10_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B10B_0_DEKNEE_B_S10_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B10B_0_DEKNEE_B_S10_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B10B_0_DEKNEE_B_S10_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B11A_0
#define ISP_ISP_DEKNEE_CONFIG_B11A_0                    _MK_ADDR_CONST(0x9c)
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_I11_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_I11_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_I11_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_I11_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_I11_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_I11_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_I11_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_I11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_I11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_O11_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_O11_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_O11_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_O11_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_O11_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_O11_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_O11_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_O11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B11A_0_DEKNEE_B_O11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B11B_0
#define ISP_ISP_DEKNEE_CONFIG_B11B_0                    _MK_ADDR_CONST(0x9d)
#define ISP_ISP_DEKNEE_CONFIG_B11B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_B11B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_B11B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B11B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B11B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B11B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B11B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B11B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B11B_0_DEKNEE_B_S11_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B11B_0_DEKNEE_B_S11_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_B11B_0_DEKNEE_B_S11_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B11B_0_DEKNEE_B_S11_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_B11B_0_DEKNEE_B_S11_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B11B_0_DEKNEE_B_S11_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B11B_0_DEKNEE_B_S11_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B11B_0_DEKNEE_B_S11_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B11B_0_DEKNEE_B_S11_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B12A_0
#define ISP_ISP_DEKNEE_CONFIG_B12A_0                    _MK_ADDR_CONST(0x9e)
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_I12_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_I12_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_I12_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_I12_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_I12_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_I12_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_I12_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_I12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_I12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_O12_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_O12_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_O12_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_O12_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_O12_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_O12_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_O12_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_O12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B12A_0_DEKNEE_B_O12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B12B_0
#define ISP_ISP_DEKNEE_CONFIG_B12B_0                    _MK_ADDR_CONST(0x9f)
#define ISP_ISP_DEKNEE_CONFIG_B12B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_B12B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_B12B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B12B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B12B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B12B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B12B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B12B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B12B_0_DEKNEE_B_S12_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B12B_0_DEKNEE_B_S12_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_B12B_0_DEKNEE_B_S12_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B12B_0_DEKNEE_B_S12_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_B12B_0_DEKNEE_B_S12_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B12B_0_DEKNEE_B_S12_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B12B_0_DEKNEE_B_S12_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B12B_0_DEKNEE_B_S12_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B12B_0_DEKNEE_B_S12_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B13A_0
#define ISP_ISP_DEKNEE_CONFIG_B13A_0                    _MK_ADDR_CONST(0xa0)
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_I13_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_I13_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_I13_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_I13_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_I13_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_I13_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_I13_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_I13_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_I13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_O13_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_O13_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_O13_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_O13_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_O13_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_O13_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_O13_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_O13_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B13A_0_DEKNEE_B_O13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B13B_0
#define ISP_ISP_DEKNEE_CONFIG_B13B_0                    _MK_ADDR_CONST(0xa1)
#define ISP_ISP_DEKNEE_CONFIG_B13B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_B13B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_B13B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B13B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B13B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B13B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B13B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B13B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B13B_0_DEKNEE_B_S13_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B13B_0_DEKNEE_B_S13_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_B13B_0_DEKNEE_B_S13_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B13B_0_DEKNEE_B_S13_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_B13B_0_DEKNEE_B_S13_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B13B_0_DEKNEE_B_S13_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B13B_0_DEKNEE_B_S13_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B13B_0_DEKNEE_B_S13_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B13B_0_DEKNEE_B_S13_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B14A_0
#define ISP_ISP_DEKNEE_CONFIG_B14A_0                    _MK_ADDR_CONST(0xa2)
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_I14_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_I14_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_I14_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_I14_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_I14_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_I14_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_I14_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_I14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_I14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_O14_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_O14_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_O14_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_O14_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_O14_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_O14_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_O14_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_O14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B14A_0_DEKNEE_B_O14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B14B_0
#define ISP_ISP_DEKNEE_CONFIG_B14B_0                    _MK_ADDR_CONST(0xa3)
#define ISP_ISP_DEKNEE_CONFIG_B14B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_B14B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_B14B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B14B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B14B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B14B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B14B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B14B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B14B_0_DEKNEE_B_S14_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B14B_0_DEKNEE_B_S14_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_B14B_0_DEKNEE_B_S14_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B14B_0_DEKNEE_B_S14_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_B14B_0_DEKNEE_B_S14_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B14B_0_DEKNEE_B_S14_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B14B_0_DEKNEE_B_S14_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B14B_0_DEKNEE_B_S14_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B14B_0_DEKNEE_B_S14_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B15A_0
#define ISP_ISP_DEKNEE_CONFIG_B15A_0                    _MK_ADDR_CONST(0xa4)
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_I15_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_I15_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_I15_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_I15_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_I15_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_I15_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_I15_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_I15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_I15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_O15_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_O15_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_O15_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_O15_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_O15_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_O15_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_O15_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_O15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B15A_0_DEKNEE_B_O15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B15B_0
#define ISP_ISP_DEKNEE_CONFIG_B15B_0                    _MK_ADDR_CONST(0xa5)
#define ISP_ISP_DEKNEE_CONFIG_B15B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_B15B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_B15B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B15B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B15B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B15B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B15B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B15B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B15B_0_DEKNEE_B_S15_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B15B_0_DEKNEE_B_S15_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_B15B_0_DEKNEE_B_S15_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B15B_0_DEKNEE_B_S15_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_B15B_0_DEKNEE_B_S15_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B15B_0_DEKNEE_B_S15_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B15B_0_DEKNEE_B_S15_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B15B_0_DEKNEE_B_S15_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B15B_0_DEKNEE_B_S15_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B16A_0
#define ISP_ISP_DEKNEE_CONFIG_B16A_0                    _MK_ADDR_CONST(0xa6)
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_READ_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_WRITE_MASK                         _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_I16_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_I16_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_I16_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_I16_RANGE                 9:0
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_I16_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_I16_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_I16_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_I16_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_I16_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_O16_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_O16_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_O16_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_O16_RANGE                 25:16
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_O16_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_O16_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_O16_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_O16_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B16A_0_DEKNEE_B_O16_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_DEKNEE_CONFIG_B16B_0
#define ISP_ISP_DEKNEE_CONFIG_B16B_0                    _MK_ADDR_CONST(0xa7)
#define ISP_ISP_DEKNEE_CONFIG_B16B_0_SELWRE                     0x0
#define ISP_ISP_DEKNEE_CONFIG_B16B_0_WORD_COUNT                         0x1
#define ISP_ISP_DEKNEE_CONFIG_B16B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B16B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B16B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B16B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B16B_0_READ_MASK                  _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B16B_0_WRITE_MASK                         _MK_MASK_CONST(0xfff)
#define ISP_ISP_DEKNEE_CONFIG_B16B_0_DEKNEE_B_S16_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_DEKNEE_CONFIG_B16B_0_DEKNEE_B_S16_FIELD                 _MK_FIELD_CONST(0xfff, ISP_ISP_DEKNEE_CONFIG_B16B_0_DEKNEE_B_S16_SHIFT)
#define ISP_ISP_DEKNEE_CONFIG_B16B_0_DEKNEE_B_S16_RANGE                 11:0
#define ISP_ISP_DEKNEE_CONFIG_B16B_0_DEKNEE_B_S16_WOFFSET                       0x0
#define ISP_ISP_DEKNEE_CONFIG_B16B_0_DEKNEE_B_S16_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B16B_0_DEKNEE_B_S16_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B16B_0_DEKNEE_B_S16_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DEKNEE_CONFIG_B16B_0_DEKNEE_B_S16_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_LPATCH_WIDTH_0
#define ISP_ISP_LS_LPATCH_WIDTH_0                       _MK_ADDR_CONST(0xa8)
#define ISP_ISP_LS_LPATCH_WIDTH_0_SELWRE                        0x0
#define ISP_ISP_LS_LPATCH_WIDTH_0_WORD_COUNT                    0x1
#define ISP_ISP_LS_LPATCH_WIDTH_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_WIDTH_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_WIDTH_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_WIDTH_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_WIDTH_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define ISP_ISP_LS_LPATCH_WIDTH_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define ISP_ISP_LS_LPATCH_WIDTH_0_L_WIDTH_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_LPATCH_WIDTH_0_L_WIDTH_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_ISP_LS_LPATCH_WIDTH_0_L_WIDTH_SHIFT)
#define ISP_ISP_LS_LPATCH_WIDTH_0_L_WIDTH_RANGE                 13:0
#define ISP_ISP_LS_LPATCH_WIDTH_0_L_WIDTH_WOFFSET                       0x0
#define ISP_ISP_LS_LPATCH_WIDTH_0_L_WIDTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_WIDTH_0_L_WIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_WIDTH_0_L_WIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_WIDTH_0_L_WIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_CPATCH_WIDTH_0
#define ISP_ISP_LS_CPATCH_WIDTH_0                       _MK_ADDR_CONST(0xa9)
#define ISP_ISP_LS_CPATCH_WIDTH_0_SELWRE                        0x0
#define ISP_ISP_LS_CPATCH_WIDTH_0_WORD_COUNT                    0x1
#define ISP_ISP_LS_CPATCH_WIDTH_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_WIDTH_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_WIDTH_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_WIDTH_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_WIDTH_0_READ_MASK                     _MK_MASK_CONST(0x3fff)
#define ISP_ISP_LS_CPATCH_WIDTH_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff)
#define ISP_ISP_LS_CPATCH_WIDTH_0_C_WIDTH_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_CPATCH_WIDTH_0_C_WIDTH_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_ISP_LS_CPATCH_WIDTH_0_C_WIDTH_SHIFT)
#define ISP_ISP_LS_CPATCH_WIDTH_0_C_WIDTH_RANGE                 13:0
#define ISP_ISP_LS_CPATCH_WIDTH_0_C_WIDTH_WOFFSET                       0x0
#define ISP_ISP_LS_CPATCH_WIDTH_0_C_WIDTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_WIDTH_0_C_WIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_WIDTH_0_C_WIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_WIDTH_0_C_WIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_TPATCH_HEIGHT_0
#define ISP_ISP_LS_TPATCH_HEIGHT_0                      _MK_ADDR_CONST(0xaa)
#define ISP_ISP_LS_TPATCH_HEIGHT_0_SELWRE                       0x0
#define ISP_ISP_LS_TPATCH_HEIGHT_0_WORD_COUNT                   0x1
#define ISP_ISP_LS_TPATCH_HEIGHT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_HEIGHT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_HEIGHT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_HEIGHT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_HEIGHT_0_READ_MASK                    _MK_MASK_CONST(0x3fff)
#define ISP_ISP_LS_TPATCH_HEIGHT_0_WRITE_MASK                   _MK_MASK_CONST(0x3fff)
#define ISP_ISP_LS_TPATCH_HEIGHT_0_T_HEIGHT_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_TPATCH_HEIGHT_0_T_HEIGHT_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_ISP_LS_TPATCH_HEIGHT_0_T_HEIGHT_SHIFT)
#define ISP_ISP_LS_TPATCH_HEIGHT_0_T_HEIGHT_RANGE                       13:0
#define ISP_ISP_LS_TPATCH_HEIGHT_0_T_HEIGHT_WOFFSET                     0x0
#define ISP_ISP_LS_TPATCH_HEIGHT_0_T_HEIGHT_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_HEIGHT_0_T_HEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_HEIGHT_0_T_HEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_HEIGHT_0_T_HEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_MPATCH_HEIGHT_0
#define ISP_ISP_LS_MPATCH_HEIGHT_0                      _MK_ADDR_CONST(0xab)
#define ISP_ISP_LS_MPATCH_HEIGHT_0_SELWRE                       0x0
#define ISP_ISP_LS_MPATCH_HEIGHT_0_WORD_COUNT                   0x1
#define ISP_ISP_LS_MPATCH_HEIGHT_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_HEIGHT_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_HEIGHT_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_HEIGHT_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_HEIGHT_0_READ_MASK                    _MK_MASK_CONST(0x3fff)
#define ISP_ISP_LS_MPATCH_HEIGHT_0_WRITE_MASK                   _MK_MASK_CONST(0x3fff)
#define ISP_ISP_LS_MPATCH_HEIGHT_0_M_HEIGHT_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_MPATCH_HEIGHT_0_M_HEIGHT_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_ISP_LS_MPATCH_HEIGHT_0_M_HEIGHT_SHIFT)
#define ISP_ISP_LS_MPATCH_HEIGHT_0_M_HEIGHT_RANGE                       13:0
#define ISP_ISP_LS_MPATCH_HEIGHT_0_M_HEIGHT_WOFFSET                     0x0
#define ISP_ISP_LS_MPATCH_HEIGHT_0_M_HEIGHT_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_HEIGHT_0_M_HEIGHT_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_HEIGHT_0_M_HEIGHT_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_HEIGHT_0_M_HEIGHT_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_LPATCH_DELTAU_MSB_0
#define ISP_ISP_LS_LPATCH_DELTAU_MSB_0                  _MK_ADDR_CONST(0xac)
#define ISP_ISP_LS_LPATCH_DELTAU_MSB_0_SELWRE                   0x0
#define ISP_ISP_LS_LPATCH_DELTAU_MSB_0_WORD_COUNT                       0x1
#define ISP_ISP_LS_LPATCH_DELTAU_MSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_DELTAU_MSB_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_DELTAU_MSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_DELTAU_MSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_DELTAU_MSB_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define ISP_ISP_LS_LPATCH_DELTAU_MSB_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define ISP_ISP_LS_LPATCH_DELTAU_MSB_0_L_DELTAU_MSB_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_LPATCH_DELTAU_MSB_0_L_DELTAU_MSB_FIELD                       _MK_FIELD_CONST(0x7, ISP_ISP_LS_LPATCH_DELTAU_MSB_0_L_DELTAU_MSB_SHIFT)
#define ISP_ISP_LS_LPATCH_DELTAU_MSB_0_L_DELTAU_MSB_RANGE                       2:0
#define ISP_ISP_LS_LPATCH_DELTAU_MSB_0_L_DELTAU_MSB_WOFFSET                     0x0
#define ISP_ISP_LS_LPATCH_DELTAU_MSB_0_L_DELTAU_MSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_DELTAU_MSB_0_L_DELTAU_MSB_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_DELTAU_MSB_0_L_DELTAU_MSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_DELTAU_MSB_0_L_DELTAU_MSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_LPATCH_DELTAU_LSB_0
#define ISP_ISP_LS_LPATCH_DELTAU_LSB_0                  _MK_ADDR_CONST(0xad)
#define ISP_ISP_LS_LPATCH_DELTAU_LSB_0_SELWRE                   0x0
#define ISP_ISP_LS_LPATCH_DELTAU_LSB_0_WORD_COUNT                       0x1
#define ISP_ISP_LS_LPATCH_DELTAU_LSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_DELTAU_LSB_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_DELTAU_LSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_DELTAU_LSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_DELTAU_LSB_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_LS_LPATCH_DELTAU_LSB_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_LS_LPATCH_DELTAU_LSB_0_L_DELTAU_LSB_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_LPATCH_DELTAU_LSB_0_L_DELTAU_LSB_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_ISP_LS_LPATCH_DELTAU_LSB_0_L_DELTAU_LSB_SHIFT)
#define ISP_ISP_LS_LPATCH_DELTAU_LSB_0_L_DELTAU_LSB_RANGE                       31:0
#define ISP_ISP_LS_LPATCH_DELTAU_LSB_0_L_DELTAU_LSB_WOFFSET                     0x0
#define ISP_ISP_LS_LPATCH_DELTAU_LSB_0_L_DELTAU_LSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_DELTAU_LSB_0_L_DELTAU_LSB_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_DELTAU_LSB_0_L_DELTAU_LSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_LPATCH_DELTAU_LSB_0_L_DELTAU_LSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_CPATCH_DELTAU_MSB_0
#define ISP_ISP_LS_CPATCH_DELTAU_MSB_0                  _MK_ADDR_CONST(0xae)
#define ISP_ISP_LS_CPATCH_DELTAU_MSB_0_SELWRE                   0x0
#define ISP_ISP_LS_CPATCH_DELTAU_MSB_0_WORD_COUNT                       0x1
#define ISP_ISP_LS_CPATCH_DELTAU_MSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_DELTAU_MSB_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_DELTAU_MSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_DELTAU_MSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_DELTAU_MSB_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define ISP_ISP_LS_CPATCH_DELTAU_MSB_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define ISP_ISP_LS_CPATCH_DELTAU_MSB_0_C_DELTAU_MSB_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_CPATCH_DELTAU_MSB_0_C_DELTAU_MSB_FIELD                       _MK_FIELD_CONST(0x7, ISP_ISP_LS_CPATCH_DELTAU_MSB_0_C_DELTAU_MSB_SHIFT)
#define ISP_ISP_LS_CPATCH_DELTAU_MSB_0_C_DELTAU_MSB_RANGE                       2:0
#define ISP_ISP_LS_CPATCH_DELTAU_MSB_0_C_DELTAU_MSB_WOFFSET                     0x0
#define ISP_ISP_LS_CPATCH_DELTAU_MSB_0_C_DELTAU_MSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_DELTAU_MSB_0_C_DELTAU_MSB_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_DELTAU_MSB_0_C_DELTAU_MSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_DELTAU_MSB_0_C_DELTAU_MSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_CPATCH_DELTAU_LSB_0
#define ISP_ISP_LS_CPATCH_DELTAU_LSB_0                  _MK_ADDR_CONST(0xaf)
#define ISP_ISP_LS_CPATCH_DELTAU_LSB_0_SELWRE                   0x0
#define ISP_ISP_LS_CPATCH_DELTAU_LSB_0_WORD_COUNT                       0x1
#define ISP_ISP_LS_CPATCH_DELTAU_LSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_DELTAU_LSB_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_DELTAU_LSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_DELTAU_LSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_DELTAU_LSB_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_LS_CPATCH_DELTAU_LSB_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_LS_CPATCH_DELTAU_LSB_0_C_DELTAU_LSB_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_CPATCH_DELTAU_LSB_0_C_DELTAU_LSB_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_ISP_LS_CPATCH_DELTAU_LSB_0_C_DELTAU_LSB_SHIFT)
#define ISP_ISP_LS_CPATCH_DELTAU_LSB_0_C_DELTAU_LSB_RANGE                       31:0
#define ISP_ISP_LS_CPATCH_DELTAU_LSB_0_C_DELTAU_LSB_WOFFSET                     0x0
#define ISP_ISP_LS_CPATCH_DELTAU_LSB_0_C_DELTAU_LSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_DELTAU_LSB_0_C_DELTAU_LSB_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_DELTAU_LSB_0_C_DELTAU_LSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CPATCH_DELTAU_LSB_0_C_DELTAU_LSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_RPATCH_DELTAU_MSB_0
#define ISP_ISP_LS_RPATCH_DELTAU_MSB_0                  _MK_ADDR_CONST(0xb0)
#define ISP_ISP_LS_RPATCH_DELTAU_MSB_0_SELWRE                   0x0
#define ISP_ISP_LS_RPATCH_DELTAU_MSB_0_WORD_COUNT                       0x1
#define ISP_ISP_LS_RPATCH_DELTAU_MSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_RPATCH_DELTAU_MSB_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_RPATCH_DELTAU_MSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_RPATCH_DELTAU_MSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_RPATCH_DELTAU_MSB_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define ISP_ISP_LS_RPATCH_DELTAU_MSB_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define ISP_ISP_LS_RPATCH_DELTAU_MSB_0_R_DELTAU_MSB_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_RPATCH_DELTAU_MSB_0_R_DELTAU_MSB_FIELD                       _MK_FIELD_CONST(0x7, ISP_ISP_LS_RPATCH_DELTAU_MSB_0_R_DELTAU_MSB_SHIFT)
#define ISP_ISP_LS_RPATCH_DELTAU_MSB_0_R_DELTAU_MSB_RANGE                       2:0
#define ISP_ISP_LS_RPATCH_DELTAU_MSB_0_R_DELTAU_MSB_WOFFSET                     0x0
#define ISP_ISP_LS_RPATCH_DELTAU_MSB_0_R_DELTAU_MSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_RPATCH_DELTAU_MSB_0_R_DELTAU_MSB_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_RPATCH_DELTAU_MSB_0_R_DELTAU_MSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_RPATCH_DELTAU_MSB_0_R_DELTAU_MSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_RPATCH_DELTAU_LSB_0
#define ISP_ISP_LS_RPATCH_DELTAU_LSB_0                  _MK_ADDR_CONST(0xb1)
#define ISP_ISP_LS_RPATCH_DELTAU_LSB_0_SELWRE                   0x0
#define ISP_ISP_LS_RPATCH_DELTAU_LSB_0_WORD_COUNT                       0x1
#define ISP_ISP_LS_RPATCH_DELTAU_LSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_RPATCH_DELTAU_LSB_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_RPATCH_DELTAU_LSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_RPATCH_DELTAU_LSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_RPATCH_DELTAU_LSB_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_LS_RPATCH_DELTAU_LSB_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_LS_RPATCH_DELTAU_LSB_0_R_DELTAU_LSB_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_RPATCH_DELTAU_LSB_0_R_DELTAU_LSB_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_ISP_LS_RPATCH_DELTAU_LSB_0_R_DELTAU_LSB_SHIFT)
#define ISP_ISP_LS_RPATCH_DELTAU_LSB_0_R_DELTAU_LSB_RANGE                       31:0
#define ISP_ISP_LS_RPATCH_DELTAU_LSB_0_R_DELTAU_LSB_WOFFSET                     0x0
#define ISP_ISP_LS_RPATCH_DELTAU_LSB_0_R_DELTAU_LSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_RPATCH_DELTAU_LSB_0_R_DELTAU_LSB_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_RPATCH_DELTAU_LSB_0_R_DELTAU_LSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_RPATCH_DELTAU_LSB_0_R_DELTAU_LSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_TPATCH_DELTAV_MSB_0
#define ISP_ISP_LS_TPATCH_DELTAV_MSB_0                  _MK_ADDR_CONST(0xb2)
#define ISP_ISP_LS_TPATCH_DELTAV_MSB_0_SELWRE                   0x0
#define ISP_ISP_LS_TPATCH_DELTAV_MSB_0_WORD_COUNT                       0x1
#define ISP_ISP_LS_TPATCH_DELTAV_MSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_DELTAV_MSB_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_DELTAV_MSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_DELTAV_MSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_DELTAV_MSB_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define ISP_ISP_LS_TPATCH_DELTAV_MSB_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define ISP_ISP_LS_TPATCH_DELTAV_MSB_0_T_DELTAV_MSB_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_TPATCH_DELTAV_MSB_0_T_DELTAV_MSB_FIELD                       _MK_FIELD_CONST(0x7, ISP_ISP_LS_TPATCH_DELTAV_MSB_0_T_DELTAV_MSB_SHIFT)
#define ISP_ISP_LS_TPATCH_DELTAV_MSB_0_T_DELTAV_MSB_RANGE                       2:0
#define ISP_ISP_LS_TPATCH_DELTAV_MSB_0_T_DELTAV_MSB_WOFFSET                     0x0
#define ISP_ISP_LS_TPATCH_DELTAV_MSB_0_T_DELTAV_MSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_DELTAV_MSB_0_T_DELTAV_MSB_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_DELTAV_MSB_0_T_DELTAV_MSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_DELTAV_MSB_0_T_DELTAV_MSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_TPATCH_DELTAV_LSB_0
#define ISP_ISP_LS_TPATCH_DELTAV_LSB_0                  _MK_ADDR_CONST(0xb3)
#define ISP_ISP_LS_TPATCH_DELTAV_LSB_0_SELWRE                   0x0
#define ISP_ISP_LS_TPATCH_DELTAV_LSB_0_WORD_COUNT                       0x1
#define ISP_ISP_LS_TPATCH_DELTAV_LSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_DELTAV_LSB_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_DELTAV_LSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_DELTAV_LSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_DELTAV_LSB_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_LS_TPATCH_DELTAV_LSB_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_LS_TPATCH_DELTAV_LSB_0_T_DELTAV_LSB_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_TPATCH_DELTAV_LSB_0_T_DELTAV_LSB_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_ISP_LS_TPATCH_DELTAV_LSB_0_T_DELTAV_LSB_SHIFT)
#define ISP_ISP_LS_TPATCH_DELTAV_LSB_0_T_DELTAV_LSB_RANGE                       31:0
#define ISP_ISP_LS_TPATCH_DELTAV_LSB_0_T_DELTAV_LSB_WOFFSET                     0x0
#define ISP_ISP_LS_TPATCH_DELTAV_LSB_0_T_DELTAV_LSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_DELTAV_LSB_0_T_DELTAV_LSB_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_DELTAV_LSB_0_T_DELTAV_LSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_TPATCH_DELTAV_LSB_0_T_DELTAV_LSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_MPATCH_DELTAV_MSB_0
#define ISP_ISP_LS_MPATCH_DELTAV_MSB_0                  _MK_ADDR_CONST(0xb4)
#define ISP_ISP_LS_MPATCH_DELTAV_MSB_0_SELWRE                   0x0
#define ISP_ISP_LS_MPATCH_DELTAV_MSB_0_WORD_COUNT                       0x1
#define ISP_ISP_LS_MPATCH_DELTAV_MSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_DELTAV_MSB_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_DELTAV_MSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_DELTAV_MSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_DELTAV_MSB_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define ISP_ISP_LS_MPATCH_DELTAV_MSB_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define ISP_ISP_LS_MPATCH_DELTAV_MSB_0_M_DELTAV_MSB_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_MPATCH_DELTAV_MSB_0_M_DELTAV_MSB_FIELD                       _MK_FIELD_CONST(0x7, ISP_ISP_LS_MPATCH_DELTAV_MSB_0_M_DELTAV_MSB_SHIFT)
#define ISP_ISP_LS_MPATCH_DELTAV_MSB_0_M_DELTAV_MSB_RANGE                       2:0
#define ISP_ISP_LS_MPATCH_DELTAV_MSB_0_M_DELTAV_MSB_WOFFSET                     0x0
#define ISP_ISP_LS_MPATCH_DELTAV_MSB_0_M_DELTAV_MSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_DELTAV_MSB_0_M_DELTAV_MSB_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_DELTAV_MSB_0_M_DELTAV_MSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_DELTAV_MSB_0_M_DELTAV_MSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_MPATCH_DELTAV_LSB_0
#define ISP_ISP_LS_MPATCH_DELTAV_LSB_0                  _MK_ADDR_CONST(0xb5)
#define ISP_ISP_LS_MPATCH_DELTAV_LSB_0_SELWRE                   0x0
#define ISP_ISP_LS_MPATCH_DELTAV_LSB_0_WORD_COUNT                       0x1
#define ISP_ISP_LS_MPATCH_DELTAV_LSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_DELTAV_LSB_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_DELTAV_LSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_DELTAV_LSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_DELTAV_LSB_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_LS_MPATCH_DELTAV_LSB_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_LS_MPATCH_DELTAV_LSB_0_M_DELTAV_LSB_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_MPATCH_DELTAV_LSB_0_M_DELTAV_LSB_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_ISP_LS_MPATCH_DELTAV_LSB_0_M_DELTAV_LSB_SHIFT)
#define ISP_ISP_LS_MPATCH_DELTAV_LSB_0_M_DELTAV_LSB_RANGE                       31:0
#define ISP_ISP_LS_MPATCH_DELTAV_LSB_0_M_DELTAV_LSB_WOFFSET                     0x0
#define ISP_ISP_LS_MPATCH_DELTAV_LSB_0_M_DELTAV_LSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_DELTAV_LSB_0_M_DELTAV_LSB_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_DELTAV_LSB_0_M_DELTAV_LSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_MPATCH_DELTAV_LSB_0_M_DELTAV_LSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_BPATCH_DELTAV_MSB_0
#define ISP_ISP_LS_BPATCH_DELTAV_MSB_0                  _MK_ADDR_CONST(0xb6)
#define ISP_ISP_LS_BPATCH_DELTAV_MSB_0_SELWRE                   0x0
#define ISP_ISP_LS_BPATCH_DELTAV_MSB_0_WORD_COUNT                       0x1
#define ISP_ISP_LS_BPATCH_DELTAV_MSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_BPATCH_DELTAV_MSB_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_BPATCH_DELTAV_MSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_BPATCH_DELTAV_MSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_BPATCH_DELTAV_MSB_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define ISP_ISP_LS_BPATCH_DELTAV_MSB_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define ISP_ISP_LS_BPATCH_DELTAV_MSB_0_B_DELTAV_MSB_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_BPATCH_DELTAV_MSB_0_B_DELTAV_MSB_FIELD                       _MK_FIELD_CONST(0x7, ISP_ISP_LS_BPATCH_DELTAV_MSB_0_B_DELTAV_MSB_SHIFT)
#define ISP_ISP_LS_BPATCH_DELTAV_MSB_0_B_DELTAV_MSB_RANGE                       2:0
#define ISP_ISP_LS_BPATCH_DELTAV_MSB_0_B_DELTAV_MSB_WOFFSET                     0x0
#define ISP_ISP_LS_BPATCH_DELTAV_MSB_0_B_DELTAV_MSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_BPATCH_DELTAV_MSB_0_B_DELTAV_MSB_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_BPATCH_DELTAV_MSB_0_B_DELTAV_MSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_BPATCH_DELTAV_MSB_0_B_DELTAV_MSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_BPATCH_DELTAV_LSB_0
#define ISP_ISP_LS_BPATCH_DELTAV_LSB_0                  _MK_ADDR_CONST(0xb7)
#define ISP_ISP_LS_BPATCH_DELTAV_LSB_0_SELWRE                   0x0
#define ISP_ISP_LS_BPATCH_DELTAV_LSB_0_WORD_COUNT                       0x1
#define ISP_ISP_LS_BPATCH_DELTAV_LSB_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_BPATCH_DELTAV_LSB_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_BPATCH_DELTAV_LSB_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_BPATCH_DELTAV_LSB_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_BPATCH_DELTAV_LSB_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_LS_BPATCH_DELTAV_LSB_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_LS_BPATCH_DELTAV_LSB_0_B_DELTAV_LSB_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_BPATCH_DELTAV_LSB_0_B_DELTAV_LSB_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_ISP_LS_BPATCH_DELTAV_LSB_0_B_DELTAV_LSB_SHIFT)
#define ISP_ISP_LS_BPATCH_DELTAV_LSB_0_B_DELTAV_LSB_RANGE                       31:0
#define ISP_ISP_LS_BPATCH_DELTAV_LSB_0_B_DELTAV_LSB_WOFFSET                     0x0
#define ISP_ISP_LS_BPATCH_DELTAV_LSB_0_B_DELTAV_LSB_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_BPATCH_DELTAV_LSB_0_B_DELTAV_LSB_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_BPATCH_DELTAV_LSB_0_B_DELTAV_LSB_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_BPATCH_DELTAV_LSB_0_B_DELTAV_LSB_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_CTRL_PT_OFFSET_0
#define ISP_ISP_LS_CTRL_PT_OFFSET_0                     _MK_ADDR_CONST(0xb8)
#define ISP_ISP_LS_CTRL_PT_OFFSET_0_SELWRE                      0x0
#define ISP_ISP_LS_CTRL_PT_OFFSET_0_WORD_COUNT                  0x1
#define ISP_ISP_LS_CTRL_PT_OFFSET_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_OFFSET_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_OFFSET_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_OFFSET_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_OFFSET_0_READ_MASK                   _MK_MASK_CONST(0x1ff)
#define ISP_ISP_LS_CTRL_PT_OFFSET_0_WRITE_MASK                  _MK_MASK_CONST(0x1ff)
#define ISP_ISP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_FIELD                  _MK_FIELD_CONST(0x1ff, ISP_ISP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_SHIFT)
#define ISP_ISP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_RANGE                  8:0
#define ISP_ISP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_WOFFSET                        0x0
#define ISP_ISP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_OFFSET_0_LS_CP_OFFSET_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_CTRL_PT_DATA_0
#define ISP_ISP_LS_CTRL_PT_DATA_0                       _MK_ADDR_CONST(0xb9)
#define ISP_ISP_LS_CTRL_PT_DATA_0_SELWRE                        0x0
#define ISP_ISP_LS_CTRL_PT_DATA_0_WORD_COUNT                    0x1
#define ISP_ISP_LS_CTRL_PT_DATA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_DATA_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_DATA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_DATA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_DATA_0_READ_MASK                     _MK_MASK_CONST(0xfffff)
#define ISP_ISP_LS_CTRL_PT_DATA_0_WRITE_MASK                    _MK_MASK_CONST(0xfffff)
#define ISP_ISP_LS_CTRL_PT_DATA_0_LS_CP_DATA_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_CTRL_PT_DATA_0_LS_CP_DATA_FIELD                      _MK_FIELD_CONST(0xfffff, ISP_ISP_LS_CTRL_PT_DATA_0_LS_CP_DATA_SHIFT)
#define ISP_ISP_LS_CTRL_PT_DATA_0_LS_CP_DATA_RANGE                      19:0
#define ISP_ISP_LS_CTRL_PT_DATA_0_LS_CP_DATA_WOFFSET                    0x0
#define ISP_ISP_LS_CTRL_PT_DATA_0_LS_CP_DATA_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_DATA_0_LS_CP_DATA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_DATA_0_LS_CP_DATA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_DATA_0_LS_CP_DATA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_CTRL_PT_BUFFER_0
#define ISP_ISP_LS_CTRL_PT_BUFFER_0                     _MK_ADDR_CONST(0xba)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_SELWRE                      0x0
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_WORD_COUNT                  0x1
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_RESET_VAL                   _MK_MASK_CONST(0x24)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_RESET_MASK                  _MK_MASK_CONST(0x3f3c)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x3)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_READ_MASK                   _MK_MASK_CONST(0x3f3f)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_WRITE_MASK                  _MK_MASK_CONST(0x3f3f)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_FIELD                  _MK_FIELD_CONST(0x3, ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_SHIFT)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_RANGE                  1:0
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_WOFFSET                        0x0
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x3)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_A                      _MK_ENUM_CONST(0)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_B                      _MK_ENUM_CONST(1)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_CP_BUFFER_C                      _MK_ENUM_CONST(2)

#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_SHIFT                   _MK_SHIFT_CONST(2)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_FIELD                   _MK_FIELD_CONST(0x3, ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_SHIFT)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_RANGE                   3:2
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_WOFFSET                 0x0
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_DEFAULT                 _MK_MASK_CONST(0x1)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_HWBUF0_A                        _MK_ENUM_CONST(0)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_HWBUF0_B                        _MK_ENUM_CONST(1)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_0_HWBUF0_C                        _MK_ENUM_CONST(2)

#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_SHIFT                   _MK_SHIFT_CONST(4)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_FIELD                   _MK_FIELD_CONST(0x3, ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_SHIFT)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_RANGE                   5:4
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_WOFFSET                 0x0
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_DEFAULT                 _MK_MASK_CONST(0x2)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_DEFAULT_MASK                    _MK_MASK_CONST(0x3)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_HWBUF1_A                        _MK_ENUM_CONST(0)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_HWBUF1_B                        _MK_ENUM_CONST(1)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_HW_BUF_1_HWBUF1_C                        _MK_ENUM_CONST(2)

#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_SHIFT                 _MK_SHIFT_CONST(8)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_FIELD                 _MK_FIELD_CONST(0x3f, ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_SHIFT)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_RANGE                 13:8
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_WOFFSET                       0x0
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_DEFAULT_MASK                  _MK_MASK_CONST(0x3f)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CTRL_PT_BUFFER_0_LS_COEFF_LIRP_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_STARTU_0
#define ISP_ISP_LS_STARTU_0                     _MK_ADDR_CONST(0xbb)
#define ISP_ISP_LS_STARTU_0_SELWRE                      0x0
#define ISP_ISP_LS_STARTU_0_WORD_COUNT                  0x1
#define ISP_ISP_LS_STARTU_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_STARTU_0_RESET_MASK                  _MK_MASK_CONST(0xffffff)
#define ISP_ISP_LS_STARTU_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_STARTU_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_STARTU_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define ISP_ISP_LS_STARTU_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define ISP_ISP_LS_STARTU_0_START_U_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_STARTU_0_START_U_FIELD                       _MK_FIELD_CONST(0xffffff, ISP_ISP_LS_STARTU_0_START_U_SHIFT)
#define ISP_ISP_LS_STARTU_0_START_U_RANGE                       23:0
#define ISP_ISP_LS_STARTU_0_START_U_WOFFSET                     0x0
#define ISP_ISP_LS_STARTU_0_START_U_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_STARTU_0_START_U_DEFAULT_MASK                        _MK_MASK_CONST(0xffffff)
#define ISP_ISP_LS_STARTU_0_START_U_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_STARTU_0_START_U_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_STARTV_0
#define ISP_ISP_LS_STARTV_0                     _MK_ADDR_CONST(0xbc)
#define ISP_ISP_LS_STARTV_0_SELWRE                      0x0
#define ISP_ISP_LS_STARTV_0_WORD_COUNT                  0x1
#define ISP_ISP_LS_STARTV_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_STARTV_0_RESET_MASK                  _MK_MASK_CONST(0xffffff)
#define ISP_ISP_LS_STARTV_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_STARTV_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_STARTV_0_READ_MASK                   _MK_MASK_CONST(0xffffff)
#define ISP_ISP_LS_STARTV_0_WRITE_MASK                  _MK_MASK_CONST(0xffffff)
#define ISP_ISP_LS_STARTV_0_START_V_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_STARTV_0_START_V_FIELD                       _MK_FIELD_CONST(0xffffff, ISP_ISP_LS_STARTV_0_START_V_SHIFT)
#define ISP_ISP_LS_STARTV_0_START_V_RANGE                       23:0
#define ISP_ISP_LS_STARTV_0_START_V_WOFFSET                     0x0
#define ISP_ISP_LS_STARTV_0_START_V_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_STARTV_0_START_V_DEFAULT_MASK                        _MK_MASK_CONST(0xffffff)
#define ISP_ISP_LS_STARTV_0_START_V_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_STARTV_0_START_V_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_CROP_H_OFFSET_0
#define ISP_ISP_LS_CROP_H_OFFSET_0                      _MK_ADDR_CONST(0xbd)
#define ISP_ISP_LS_CROP_H_OFFSET_0_SELWRE                       0x0
#define ISP_ISP_LS_CROP_H_OFFSET_0_WORD_COUNT                   0x1
#define ISP_ISP_LS_CROP_H_OFFSET_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CROP_H_OFFSET_0_RESET_MASK                   _MK_MASK_CONST(0x3fff)
#define ISP_ISP_LS_CROP_H_OFFSET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CROP_H_OFFSET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CROP_H_OFFSET_0_READ_MASK                    _MK_MASK_CONST(0x3fff)
#define ISP_ISP_LS_CROP_H_OFFSET_0_WRITE_MASK                   _MK_MASK_CONST(0x3fff)
#define ISP_ISP_LS_CROP_H_OFFSET_0_LS_H_OFS_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_CROP_H_OFFSET_0_LS_H_OFS_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_ISP_LS_CROP_H_OFFSET_0_LS_H_OFS_SHIFT)
#define ISP_ISP_LS_CROP_H_OFFSET_0_LS_H_OFS_RANGE                       13:0
#define ISP_ISP_LS_CROP_H_OFFSET_0_LS_H_OFS_WOFFSET                     0x0
#define ISP_ISP_LS_CROP_H_OFFSET_0_LS_H_OFS_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CROP_H_OFFSET_0_LS_H_OFS_DEFAULT_MASK                        _MK_MASK_CONST(0x3fff)
#define ISP_ISP_LS_CROP_H_OFFSET_0_LS_H_OFS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CROP_H_OFFSET_0_LS_H_OFS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_LS_CROP_V_OFFSET_0
#define ISP_ISP_LS_CROP_V_OFFSET_0                      _MK_ADDR_CONST(0xbe)
#define ISP_ISP_LS_CROP_V_OFFSET_0_SELWRE                       0x0
#define ISP_ISP_LS_CROP_V_OFFSET_0_WORD_COUNT                   0x1
#define ISP_ISP_LS_CROP_V_OFFSET_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CROP_V_OFFSET_0_RESET_MASK                   _MK_MASK_CONST(0x3fff)
#define ISP_ISP_LS_CROP_V_OFFSET_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CROP_V_OFFSET_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CROP_V_OFFSET_0_READ_MASK                    _MK_MASK_CONST(0x3fff)
#define ISP_ISP_LS_CROP_V_OFFSET_0_WRITE_MASK                   _MK_MASK_CONST(0x3fff)
#define ISP_ISP_LS_CROP_V_OFFSET_0_LS_V_OFS_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_LS_CROP_V_OFFSET_0_LS_V_OFS_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_ISP_LS_CROP_V_OFFSET_0_LS_V_OFS_SHIFT)
#define ISP_ISP_LS_CROP_V_OFFSET_0_LS_V_OFS_RANGE                       13:0
#define ISP_ISP_LS_CROP_V_OFFSET_0_LS_V_OFS_WOFFSET                     0x0
#define ISP_ISP_LS_CROP_V_OFFSET_0_LS_V_OFS_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CROP_V_OFFSET_0_LS_V_OFS_DEFAULT_MASK                        _MK_MASK_CONST(0x3fff)
#define ISP_ISP_LS_CROP_V_OFFSET_0_LS_V_OFS_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_LS_CROP_V_OFFSET_0_LS_V_OFS_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_WBALANCE_PROG1_0
#define ISP_ISP_WBALANCE_PROG1_0                        _MK_ADDR_CONST(0xbf)
#define ISP_ISP_WBALANCE_PROG1_0_SELWRE                         0x0
#define ISP_ISP_WBALANCE_PROG1_0_WORD_COUNT                     0x1
#define ISP_ISP_WBALANCE_PROG1_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG1_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG1_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG1_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG1_0_READ_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_WBALANCE_PROG1_0_WRITE_MASK                     _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_WBALANCE_PROG1_0_R1WBGAIN_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_WBALANCE_PROG1_0_R1WBGAIN_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_WBALANCE_PROG1_0_R1WBGAIN_SHIFT)
#define ISP_ISP_WBALANCE_PROG1_0_R1WBGAIN_RANGE                 9:0
#define ISP_ISP_WBALANCE_PROG1_0_R1WBGAIN_WOFFSET                       0x0
#define ISP_ISP_WBALANCE_PROG1_0_R1WBGAIN_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG1_0_R1WBGAIN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG1_0_R1WBGAIN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG1_0_R1WBGAIN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_WBALANCE_PROG1_0_B1WBGAIN_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_WBALANCE_PROG1_0_B1WBGAIN_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_WBALANCE_PROG1_0_B1WBGAIN_SHIFT)
#define ISP_ISP_WBALANCE_PROG1_0_B1WBGAIN_RANGE                 25:16
#define ISP_ISP_WBALANCE_PROG1_0_B1WBGAIN_WOFFSET                       0x0
#define ISP_ISP_WBALANCE_PROG1_0_B1WBGAIN_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG1_0_B1WBGAIN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG1_0_B1WBGAIN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG1_0_B1WBGAIN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_WBALANCE_PROG2_0
#define ISP_ISP_WBALANCE_PROG2_0                        _MK_ADDR_CONST(0xc0)
#define ISP_ISP_WBALANCE_PROG2_0_SELWRE                         0x0
#define ISP_ISP_WBALANCE_PROG2_0_WORD_COUNT                     0x1
#define ISP_ISP_WBALANCE_PROG2_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG2_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG2_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG2_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG2_0_READ_MASK                      _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_WBALANCE_PROG2_0_WRITE_MASK                     _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_WBALANCE_PROG2_0_G1WBGAIN_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_WBALANCE_PROG2_0_G1WBGAIN_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_WBALANCE_PROG2_0_G1WBGAIN_SHIFT)
#define ISP_ISP_WBALANCE_PROG2_0_G1WBGAIN_RANGE                 9:0
#define ISP_ISP_WBALANCE_PROG2_0_G1WBGAIN_WOFFSET                       0x0
#define ISP_ISP_WBALANCE_PROG2_0_G1WBGAIN_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG2_0_G1WBGAIN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG2_0_G1WBGAIN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG2_0_G1WBGAIN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_WBALANCE_PROG2_0_G2WBGAIN_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_WBALANCE_PROG2_0_G2WBGAIN_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_WBALANCE_PROG2_0_G2WBGAIN_SHIFT)
#define ISP_ISP_WBALANCE_PROG2_0_G2WBGAIN_RANGE                 25:16
#define ISP_ISP_WBALANCE_PROG2_0_G2WBGAIN_WOFFSET                       0x0
#define ISP_ISP_WBALANCE_PROG2_0_G2WBGAIN_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG2_0_G2WBGAIN_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG2_0_G2WBGAIN_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_PROG2_0_G2WBGAIN_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_WBALANCE_CONTROL1_0
#define ISP_ISP_WBALANCE_CONTROL1_0                     _MK_ADDR_CONST(0xc1)
#define ISP_ISP_WBALANCE_CONTROL1_0_SELWRE                      0x0
#define ISP_ISP_WBALANCE_CONTROL1_0_WORD_COUNT                  0x1
#define ISP_ISP_WBALANCE_CONTROL1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_READ_MASK                   _MK_MASK_CONST(0x3ff003e)
#define ISP_ISP_WBALANCE_CONTROL1_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff003e)
#define ISP_ISP_WBALANCE_CONTROL1_0_LWSAMPLE_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_ISP_WBALANCE_CONTROL1_0_LWSAMPLE_FIELD                      _MK_FIELD_CONST(0x1, ISP_ISP_WBALANCE_CONTROL1_0_LWSAMPLE_SHIFT)
#define ISP_ISP_WBALANCE_CONTROL1_0_LWSAMPLE_RANGE                      1:1
#define ISP_ISP_WBALANCE_CONTROL1_0_LWSAMPLE_WOFFSET                    0x0
#define ISP_ISP_WBALANCE_CONTROL1_0_LWSAMPLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_LWSAMPLE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_LWSAMPLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_LWSAMPLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_LWSAMPLE_LW32                       _MK_ENUM_CONST(0)
#define ISP_ISP_WBALANCE_CONTROL1_0_LWSAMPLE_LW64                       _MK_ENUM_CONST(1)

#define ISP_ISP_WBALANCE_CONTROL1_0_NHSAMPLE_SHIFT                      _MK_SHIFT_CONST(2)
#define ISP_ISP_WBALANCE_CONTROL1_0_NHSAMPLE_FIELD                      _MK_FIELD_CONST(0x1, ISP_ISP_WBALANCE_CONTROL1_0_NHSAMPLE_SHIFT)
#define ISP_ISP_WBALANCE_CONTROL1_0_NHSAMPLE_RANGE                      2:2
#define ISP_ISP_WBALANCE_CONTROL1_0_NHSAMPLE_WOFFSET                    0x0
#define ISP_ISP_WBALANCE_CONTROL1_0_NHSAMPLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_NHSAMPLE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_NHSAMPLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_NHSAMPLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_NHSAMPLE_NH32                       _MK_ENUM_CONST(0)
#define ISP_ISP_WBALANCE_CONTROL1_0_NHSAMPLE_NH64                       _MK_ENUM_CONST(1)

#define ISP_ISP_WBALANCE_CONTROL1_0_TFCOEF_SHIFT                        _MK_SHIFT_CONST(3)
#define ISP_ISP_WBALANCE_CONTROL1_0_TFCOEF_FIELD                        _MK_FIELD_CONST(0x7, ISP_ISP_WBALANCE_CONTROL1_0_TFCOEF_SHIFT)
#define ISP_ISP_WBALANCE_CONTROL1_0_TFCOEF_RANGE                        5:3
#define ISP_ISP_WBALANCE_CONTROL1_0_TFCOEF_WOFFSET                      0x0
#define ISP_ISP_WBALANCE_CONTROL1_0_TFCOEF_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_TFCOEF_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_TFCOEF_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_TFCOEF_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_WBALANCE_CONTROL1_0_PEAK_MAX_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_ISP_WBALANCE_CONTROL1_0_PEAK_MAX_FIELD                      _MK_FIELD_CONST(0x3ff, ISP_ISP_WBALANCE_CONTROL1_0_PEAK_MAX_SHIFT)
#define ISP_ISP_WBALANCE_CONTROL1_0_PEAK_MAX_RANGE                      25:16
#define ISP_ISP_WBALANCE_CONTROL1_0_PEAK_MAX_WOFFSET                    0x0
#define ISP_ISP_WBALANCE_CONTROL1_0_PEAK_MAX_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_PEAK_MAX_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_PEAK_MAX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL1_0_PEAK_MAX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_ISP_WBALANCE_CONTROL2_0
#define ISP_ISP_WBALANCE_CONTROL2_0                     _MK_ADDR_CONST(0xc2)
#define ISP_ISP_WBALANCE_CONTROL2_0_SELWRE                      0x0
#define ISP_ISP_WBALANCE_CONTROL2_0_WORD_COUNT                  0x1
#define ISP_ISP_WBALANCE_CONTROL2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL2_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL2_0_READ_MASK                   _MK_MASK_CONST(0x3ff0ffe)
#define ISP_ISP_WBALANCE_CONTROL2_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff0ffe)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_ENABLE_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_ENABLE_FIELD                        _MK_FIELD_CONST(0x1, ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_ENABLE_SHIFT)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_ENABLE_RANGE                        1:1
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_ENABLE_WOFFSET                      0x0
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_ENABLE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_ENABLE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_ENABLE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_ENABLE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_ENABLE_DISABLE                      _MK_ENUM_CONST(0)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_ENABLE_ENABLE                       _MK_ENUM_CONST(1)

#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_LIMIT_SHIFT                 _MK_SHIFT_CONST(2)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_LIMIT_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_LIMIT_SHIFT)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_LIMIT_RANGE                 11:2
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_LIMIT_WOFFSET                       0x0
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_LIMIT_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_LIMIT_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_LIMIT_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_CLIP_LIMIT_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_WBALANCE_CONTROL2_0_WB_PEAK_REF_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_PEAK_REF_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_WBALANCE_CONTROL2_0_WB_PEAK_REF_SHIFT)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_PEAK_REF_RANGE                   25:16
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_PEAK_REF_WOFFSET                 0x0
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_PEAK_REF_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_PEAK_REF_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_PEAK_REF_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL2_0_WB_PEAK_REF_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_WBALANCE_CONTROL3_0
#define ISP_ISP_WBALANCE_CONTROL3_0                     _MK_ADDR_CONST(0xc3)
#define ISP_ISP_WBALANCE_CONTROL3_0_SELWRE                      0x0
#define ISP_ISP_WBALANCE_CONTROL3_0_WORD_COUNT                  0x1
#define ISP_ISP_WBALANCE_CONTROL3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL3_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL3_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_WBALANCE_CONTROL3_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_WBALANCE_CONTROL3_0_TH_T2M_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_ISP_WBALANCE_CONTROL3_0_TH_T2M_FIELD                        _MK_FIELD_CONST(0x3ff, ISP_ISP_WBALANCE_CONTROL3_0_TH_T2M_SHIFT)
#define ISP_ISP_WBALANCE_CONTROL3_0_TH_T2M_RANGE                        9:0
#define ISP_ISP_WBALANCE_CONTROL3_0_TH_T2M_WOFFSET                      0x0
#define ISP_ISP_WBALANCE_CONTROL3_0_TH_T2M_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL3_0_TH_T2M_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL3_0_TH_T2M_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL3_0_TH_T2M_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_WBALANCE_CONTROL3_0_TH_M2T_SHIFT                        _MK_SHIFT_CONST(16)
#define ISP_ISP_WBALANCE_CONTROL3_0_TH_M2T_FIELD                        _MK_FIELD_CONST(0x3ff, ISP_ISP_WBALANCE_CONTROL3_0_TH_M2T_SHIFT)
#define ISP_ISP_WBALANCE_CONTROL3_0_TH_M2T_RANGE                        25:16
#define ISP_ISP_WBALANCE_CONTROL3_0_TH_M2T_WOFFSET                      0x0
#define ISP_ISP_WBALANCE_CONTROL3_0_TH_M2T_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL3_0_TH_M2T_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL3_0_TH_M2T_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL3_0_TH_M2T_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_ISP_WBALANCE_CONTROL4_0
#define ISP_ISP_WBALANCE_CONTROL4_0                     _MK_ADDR_CONST(0xc4)
#define ISP_ISP_WBALANCE_CONTROL4_0_SELWRE                      0x0
#define ISP_ISP_WBALANCE_CONTROL4_0_WORD_COUNT                  0x1
#define ISP_ISP_WBALANCE_CONTROL4_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL4_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL4_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL4_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL4_0_READ_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_WBALANCE_CONTROL4_0_WRITE_MASK                  _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_WBALANCE_CONTROL4_0_TH_M2B_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_ISP_WBALANCE_CONTROL4_0_TH_M2B_FIELD                        _MK_FIELD_CONST(0x3ff, ISP_ISP_WBALANCE_CONTROL4_0_TH_M2B_SHIFT)
#define ISP_ISP_WBALANCE_CONTROL4_0_TH_M2B_RANGE                        9:0
#define ISP_ISP_WBALANCE_CONTROL4_0_TH_M2B_WOFFSET                      0x0
#define ISP_ISP_WBALANCE_CONTROL4_0_TH_M2B_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL4_0_TH_M2B_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL4_0_TH_M2B_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL4_0_TH_M2B_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_WBALANCE_CONTROL4_0_TH_B2M_SHIFT                        _MK_SHIFT_CONST(16)
#define ISP_ISP_WBALANCE_CONTROL4_0_TH_B2M_FIELD                        _MK_FIELD_CONST(0x3ff, ISP_ISP_WBALANCE_CONTROL4_0_TH_B2M_SHIFT)
#define ISP_ISP_WBALANCE_CONTROL4_0_TH_B2M_RANGE                        25:16
#define ISP_ISP_WBALANCE_CONTROL4_0_TH_B2M_WOFFSET                      0x0
#define ISP_ISP_WBALANCE_CONTROL4_0_TH_B2M_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL4_0_TH_B2M_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL4_0_TH_B2M_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL4_0_TH_B2M_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_ISP_WBALANCE_CONTROL5_0
#define ISP_ISP_WBALANCE_CONTROL5_0                     _MK_ADDR_CONST(0xc5)
#define ISP_ISP_WBALANCE_CONTROL5_0_SELWRE                      0x0
#define ISP_ISP_WBALANCE_CONTROL5_0_WORD_COUNT                  0x1
#define ISP_ISP_WBALANCE_CONTROL5_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL5_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL5_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL5_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL5_0_READ_MASK                   _MK_MASK_CONST(0x3fffffff)
#define ISP_ISP_WBALANCE_CONTROL5_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffffff)
#define ISP_ISP_WBALANCE_CONTROL5_0_RGAINMAX_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_WBALANCE_CONTROL5_0_RGAINMAX_FIELD                      _MK_FIELD_CONST(0x3ff, ISP_ISP_WBALANCE_CONTROL5_0_RGAINMAX_SHIFT)
#define ISP_ISP_WBALANCE_CONTROL5_0_RGAINMAX_RANGE                      9:0
#define ISP_ISP_WBALANCE_CONTROL5_0_RGAINMAX_WOFFSET                    0x0
#define ISP_ISP_WBALANCE_CONTROL5_0_RGAINMAX_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL5_0_RGAINMAX_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL5_0_RGAINMAX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL5_0_RGAINMAX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_WBALANCE_CONTROL5_0_GGAINMAX_SHIFT                      _MK_SHIFT_CONST(10)
#define ISP_ISP_WBALANCE_CONTROL5_0_GGAINMAX_FIELD                      _MK_FIELD_CONST(0x3ff, ISP_ISP_WBALANCE_CONTROL5_0_GGAINMAX_SHIFT)
#define ISP_ISP_WBALANCE_CONTROL5_0_GGAINMAX_RANGE                      19:10
#define ISP_ISP_WBALANCE_CONTROL5_0_GGAINMAX_WOFFSET                    0x0
#define ISP_ISP_WBALANCE_CONTROL5_0_GGAINMAX_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL5_0_GGAINMAX_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL5_0_GGAINMAX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL5_0_GGAINMAX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_WBALANCE_CONTROL5_0_BGAINMAX_SHIFT                      _MK_SHIFT_CONST(20)
#define ISP_ISP_WBALANCE_CONTROL5_0_BGAINMAX_FIELD                      _MK_FIELD_CONST(0x3ff, ISP_ISP_WBALANCE_CONTROL5_0_BGAINMAX_SHIFT)
#define ISP_ISP_WBALANCE_CONTROL5_0_BGAINMAX_RANGE                      29:20
#define ISP_ISP_WBALANCE_CONTROL5_0_BGAINMAX_WOFFSET                    0x0
#define ISP_ISP_WBALANCE_CONTROL5_0_BGAINMAX_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL5_0_BGAINMAX_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL5_0_BGAINMAX_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL5_0_BGAINMAX_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_ISP_WBALANCE_CONTROL6_0
#define ISP_ISP_WBALANCE_CONTROL6_0                     _MK_ADDR_CONST(0xc6)
#define ISP_ISP_WBALANCE_CONTROL6_0_SELWRE                      0x0
#define ISP_ISP_WBALANCE_CONTROL6_0_WORD_COUNT                  0x1
#define ISP_ISP_WBALANCE_CONTROL6_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL6_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL6_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL6_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL6_0_READ_MASK                   _MK_MASK_CONST(0x3fffffff)
#define ISP_ISP_WBALANCE_CONTROL6_0_WRITE_MASK                  _MK_MASK_CONST(0x3fffffff)
#define ISP_ISP_WBALANCE_CONTROL6_0_RGAINMIN_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_WBALANCE_CONTROL6_0_RGAINMIN_FIELD                      _MK_FIELD_CONST(0x3ff, ISP_ISP_WBALANCE_CONTROL6_0_RGAINMIN_SHIFT)
#define ISP_ISP_WBALANCE_CONTROL6_0_RGAINMIN_RANGE                      9:0
#define ISP_ISP_WBALANCE_CONTROL6_0_RGAINMIN_WOFFSET                    0x0
#define ISP_ISP_WBALANCE_CONTROL6_0_RGAINMIN_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL6_0_RGAINMIN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL6_0_RGAINMIN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL6_0_RGAINMIN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_WBALANCE_CONTROL6_0_GGAINMIN_SHIFT                      _MK_SHIFT_CONST(10)
#define ISP_ISP_WBALANCE_CONTROL6_0_GGAINMIN_FIELD                      _MK_FIELD_CONST(0x3ff, ISP_ISP_WBALANCE_CONTROL6_0_GGAINMIN_SHIFT)
#define ISP_ISP_WBALANCE_CONTROL6_0_GGAINMIN_RANGE                      19:10
#define ISP_ISP_WBALANCE_CONTROL6_0_GGAINMIN_WOFFSET                    0x0
#define ISP_ISP_WBALANCE_CONTROL6_0_GGAINMIN_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL6_0_GGAINMIN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL6_0_GGAINMIN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL6_0_GGAINMIN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_WBALANCE_CONTROL6_0_BGAINMIN_SHIFT                      _MK_SHIFT_CONST(20)
#define ISP_ISP_WBALANCE_CONTROL6_0_BGAINMIN_FIELD                      _MK_FIELD_CONST(0x3ff, ISP_ISP_WBALANCE_CONTROL6_0_BGAINMIN_SHIFT)
#define ISP_ISP_WBALANCE_CONTROL6_0_BGAINMIN_RANGE                      29:20
#define ISP_ISP_WBALANCE_CONTROL6_0_BGAINMIN_WOFFSET                    0x0
#define ISP_ISP_WBALANCE_CONTROL6_0_BGAINMIN_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL6_0_BGAINMIN_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL6_0_BGAINMIN_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_WBALANCE_CONTROL6_0_BGAINMIN_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_ISP_ENHANCE_CONFIG1_0
#define ISP_ISP_ENHANCE_CONFIG1_0                       _MK_ADDR_CONST(0xc7)
#define ISP_ISP_ENHANCE_CONFIG1_0_SELWRE                        0x0
#define ISP_ISP_ENHANCE_CONFIG1_0_WORD_COUNT                    0x1
#define ISP_ISP_ENHANCE_CONFIG1_0_RESET_VAL                     _MK_MASK_CONST(0x78000000)
#define ISP_ISP_ENHANCE_CONFIG1_0_RESET_MASK                    _MK_MASK_CONST(0x78000000)
#define ISP_ISP_ENHANCE_CONFIG1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG1_0_READ_MASK                     _MK_MASK_CONST(0x7fff03ff)
#define ISP_ISP_ENHANCE_CONFIG1_0_WRITE_MASK                    _MK_MASK_CONST(0x7fff03ff)
#define ISP_ISP_ENHANCE_CONFIG1_0_BP_DARK_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_ENHANCE_CONFIG1_0_BP_DARK_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_ENHANCE_CONFIG1_0_BP_DARK_SHIFT)
#define ISP_ISP_ENHANCE_CONFIG1_0_BP_DARK_RANGE                 9:0
#define ISP_ISP_ENHANCE_CONFIG1_0_BP_DARK_WOFFSET                       0x0
#define ISP_ISP_ENHANCE_CONFIG1_0_BP_DARK_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG1_0_BP_DARK_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG1_0_BP_DARK_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG1_0_BP_DARK_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_ENHANCE_CONFIG1_0_UT_COEF_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_ENHANCE_CONFIG1_0_UT_COEF_FIELD                 _MK_FIELD_CONST(0xf, ISP_ISP_ENHANCE_CONFIG1_0_UT_COEF_SHIFT)
#define ISP_ISP_ENHANCE_CONFIG1_0_UT_COEF_RANGE                 19:16
#define ISP_ISP_ENHANCE_CONFIG1_0_UT_COEF_WOFFSET                       0x0
#define ISP_ISP_ENHANCE_CONFIG1_0_UT_COEF_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG1_0_UT_COEF_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG1_0_UT_COEF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG1_0_UT_COEF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_ENHANCE_CONFIG1_0_LT_COEF_SHIFT                 _MK_SHIFT_CONST(20)
#define ISP_ISP_ENHANCE_CONFIG1_0_LT_COEF_FIELD                 _MK_FIELD_CONST(0xf, ISP_ISP_ENHANCE_CONFIG1_0_LT_COEF_SHIFT)
#define ISP_ISP_ENHANCE_CONFIG1_0_LT_COEF_RANGE                 23:20
#define ISP_ISP_ENHANCE_CONFIG1_0_LT_COEF_WOFFSET                       0x0
#define ISP_ISP_ENHANCE_CONFIG1_0_LT_COEF_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG1_0_LT_COEF_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG1_0_LT_COEF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG1_0_LT_COEF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_ENHANCE_CONFIG1_0_WA_RANGE_SHIFT                        _MK_SHIFT_CONST(24)
#define ISP_ISP_ENHANCE_CONFIG1_0_WA_RANGE_FIELD                        _MK_FIELD_CONST(0x7, ISP_ISP_ENHANCE_CONFIG1_0_WA_RANGE_SHIFT)
#define ISP_ISP_ENHANCE_CONFIG1_0_WA_RANGE_RANGE                        26:24
#define ISP_ISP_ENHANCE_CONFIG1_0_WA_RANGE_WOFFSET                      0x0
#define ISP_ISP_ENHANCE_CONFIG1_0_WA_RANGE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG1_0_WA_RANGE_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG1_0_WA_RANGE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG1_0_WA_RANGE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_ENHANCE_CONFIG1_0_NR_COLOR_ENABLE_SHIFT                 _MK_SHIFT_CONST(27)
#define ISP_ISP_ENHANCE_CONFIG1_0_NR_COLOR_ENABLE_FIELD                 _MK_FIELD_CONST(0xf, ISP_ISP_ENHANCE_CONFIG1_0_NR_COLOR_ENABLE_SHIFT)
#define ISP_ISP_ENHANCE_CONFIG1_0_NR_COLOR_ENABLE_RANGE                 30:27
#define ISP_ISP_ENHANCE_CONFIG1_0_NR_COLOR_ENABLE_WOFFSET                       0x0
#define ISP_ISP_ENHANCE_CONFIG1_0_NR_COLOR_ENABLE_DEFAULT                       _MK_MASK_CONST(0xf)
#define ISP_ISP_ENHANCE_CONFIG1_0_NR_COLOR_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0xf)
#define ISP_ISP_ENHANCE_CONFIG1_0_NR_COLOR_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG1_0_NR_COLOR_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_ENHANCE_CONFIG2_0
#define ISP_ISP_ENHANCE_CONFIG2_0                       _MK_ADDR_CONST(0xc8)
#define ISP_ISP_ENHANCE_CONFIG2_0_SELWRE                        0x0
#define ISP_ISP_ENHANCE_CONFIG2_0_WORD_COUNT                    0x1
#define ISP_ISP_ENHANCE_CONFIG2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG2_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG2_0_READ_MASK                     _MK_MASK_CONST(0xfb03ff)
#define ISP_ISP_ENHANCE_CONFIG2_0_WRITE_MASK                    _MK_MASK_CONST(0xfb03ff)
#define ISP_ISP_ENHANCE_CONFIG2_0_MIN_Y_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_ENHANCE_CONFIG2_0_MIN_Y_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_ENHANCE_CONFIG2_0_MIN_Y_SHIFT)
#define ISP_ISP_ENHANCE_CONFIG2_0_MIN_Y_RANGE                   9:0
#define ISP_ISP_ENHANCE_CONFIG2_0_MIN_Y_WOFFSET                 0x0
#define ISP_ISP_ENHANCE_CONFIG2_0_MIN_Y_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG2_0_MIN_Y_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG2_0_MIN_Y_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG2_0_MIN_Y_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_ENHANCE_CONFIG2_0_D_TRANSITION_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_ISP_ENHANCE_CONFIG2_0_D_TRANSITION_FIELD                    _MK_FIELD_CONST(0x3, ISP_ISP_ENHANCE_CONFIG2_0_D_TRANSITION_SHIFT)
#define ISP_ISP_ENHANCE_CONFIG2_0_D_TRANSITION_RANGE                    17:16
#define ISP_ISP_ENHANCE_CONFIG2_0_D_TRANSITION_WOFFSET                  0x0
#define ISP_ISP_ENHANCE_CONFIG2_0_D_TRANSITION_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG2_0_D_TRANSITION_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG2_0_D_TRANSITION_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG2_0_D_TRANSITION_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG2_0_D_TRANSITION_D16                      _MK_ENUM_CONST(0)
#define ISP_ISP_ENHANCE_CONFIG2_0_D_TRANSITION_D32                      _MK_ENUM_CONST(1)
#define ISP_ISP_ENHANCE_CONFIG2_0_D_TRANSITION_D64                      _MK_ENUM_CONST(2)
#define ISP_ISP_ENHANCE_CONFIG2_0_D_TRANSITION_D128                     _MK_ENUM_CONST(3)

#define ISP_ISP_ENHANCE_CONFIG2_0_CC_HFACTOR_SHIFT                      _MK_SHIFT_CONST(19)
#define ISP_ISP_ENHANCE_CONFIG2_0_CC_HFACTOR_FIELD                      _MK_FIELD_CONST(0x1f, ISP_ISP_ENHANCE_CONFIG2_0_CC_HFACTOR_SHIFT)
#define ISP_ISP_ENHANCE_CONFIG2_0_CC_HFACTOR_RANGE                      23:19
#define ISP_ISP_ENHANCE_CONFIG2_0_CC_HFACTOR_WOFFSET                    0x0
#define ISP_ISP_ENHANCE_CONFIG2_0_CC_HFACTOR_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG2_0_CC_HFACTOR_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG2_0_CC_HFACTOR_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG2_0_CC_HFACTOR_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_ISP_ENHANCE_CONFIG3_0
#define ISP_ISP_ENHANCE_CONFIG3_0                       _MK_ADDR_CONST(0xc9)
#define ISP_ISP_ENHANCE_CONFIG3_0_SELWRE                        0x0
#define ISP_ISP_ENHANCE_CONFIG3_0_WORD_COUNT                    0x1
#define ISP_ISP_ENHANCE_CONFIG3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_READ_MASK                     _MK_MASK_CONST(0xff3f)
#define ISP_ISP_ENHANCE_CONFIG3_0_WRITE_MASK                    _MK_MASK_CONST(0xff3f)
#define ISP_ISP_ENHANCE_CONFIG3_0_ENHCOEF_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_ENHANCE_CONFIG3_0_ENHCOEF_FIELD                 _MK_FIELD_CONST(0x1f, ISP_ISP_ENHANCE_CONFIG3_0_ENHCOEF_SHIFT)
#define ISP_ISP_ENHANCE_CONFIG3_0_ENHCOEF_RANGE                 4:0
#define ISP_ISP_ENHANCE_CONFIG3_0_ENHCOEF_WOFFSET                       0x0
#define ISP_ISP_ENHANCE_CONFIG3_0_ENHCOEF_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_ENHCOEF_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_ENHCOEF_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_ENHCOEF_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_ENHANCE_CONFIG3_0_ENH_FIXED_GAIN_SHIFT                  _MK_SHIFT_CONST(5)
#define ISP_ISP_ENHANCE_CONFIG3_0_ENH_FIXED_GAIN_FIELD                  _MK_FIELD_CONST(0x1, ISP_ISP_ENHANCE_CONFIG3_0_ENH_FIXED_GAIN_SHIFT)
#define ISP_ISP_ENHANCE_CONFIG3_0_ENH_FIXED_GAIN_RANGE                  5:5
#define ISP_ISP_ENHANCE_CONFIG3_0_ENH_FIXED_GAIN_WOFFSET                        0x0
#define ISP_ISP_ENHANCE_CONFIG3_0_ENH_FIXED_GAIN_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_ENH_FIXED_GAIN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_ENH_FIXED_GAIN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_ENH_FIXED_GAIN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_ENH_FIXED_GAIN_X1                     _MK_ENUM_CONST(0)
#define ISP_ISP_ENHANCE_CONFIG3_0_ENH_FIXED_GAIN_X4                     _MK_ENUM_CONST(1)

#define ISP_ISP_ENHANCE_CONFIG3_0_GCORELIMIT_SHIFT                      _MK_SHIFT_CONST(8)
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORELIMIT_FIELD                      _MK_FIELD_CONST(0x3f, ISP_ISP_ENHANCE_CONFIG3_0_GCORELIMIT_SHIFT)
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORELIMIT_RANGE                      13:8
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORELIMIT_WOFFSET                    0x0
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORELIMIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORELIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORELIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORELIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_ENHANCE_CONFIG3_0_GCORESCALE_SHIFT                      _MK_SHIFT_CONST(14)
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORESCALE_FIELD                      _MK_FIELD_CONST(0x3, ISP_ISP_ENHANCE_CONFIG3_0_GCORESCALE_SHIFT)
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORESCALE_RANGE                      15:14
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORESCALE_WOFFSET                    0x0
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORESCALE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORESCALE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORESCALE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORESCALE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORESCALE_CORE4                      _MK_ENUM_CONST(0)
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORESCALE_CORE8                      _MK_ENUM_CONST(1)
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORESCALE_CORE16                     _MK_ENUM_CONST(2)
#define ISP_ISP_ENHANCE_CONFIG3_0_GCORESCALE_CORE32                     _MK_ENUM_CONST(3)


// Register ISP_DM_FILTER_RF1A_0
#define ISP_DM_FILTER_RF1A_0                    _MK_ADDR_CONST(0xca)
#define ISP_DM_FILTER_RF1A_0_SELWRE                     0x0
#define ISP_DM_FILTER_RF1A_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_RF1A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1A_0_READ_MASK                  _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_RF1A_0_WRITE_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_RF1A_0_RF_11_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_RF1A_0_RF_11_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF1A_0_RF_11_SHIFT)
#define ISP_DM_FILTER_RF1A_0_RF_11_RANGE                        9:1
#define ISP_DM_FILTER_RF1A_0_RF_11_WOFFSET                      0x0
#define ISP_DM_FILTER_RF1A_0_RF_11_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1A_0_RF_11_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1A_0_RF_11_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1A_0_RF_11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_RF1A_0_RF_12_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_RF1A_0_RF_12_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF1A_0_RF_12_SHIFT)
#define ISP_DM_FILTER_RF1A_0_RF_12_RANGE                        19:11
#define ISP_DM_FILTER_RF1A_0_RF_12_WOFFSET                      0x0
#define ISP_DM_FILTER_RF1A_0_RF_12_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1A_0_RF_12_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1A_0_RF_12_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1A_0_RF_12_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_RF1A_0_RF_13_SHIFT                        _MK_SHIFT_CONST(21)
#define ISP_DM_FILTER_RF1A_0_RF_13_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF1A_0_RF_13_SHIFT)
#define ISP_DM_FILTER_RF1A_0_RF_13_RANGE                        29:21
#define ISP_DM_FILTER_RF1A_0_RF_13_WOFFSET                      0x0
#define ISP_DM_FILTER_RF1A_0_RF_13_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1A_0_RF_13_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1A_0_RF_13_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1A_0_RF_13_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_RF1B_0
#define ISP_DM_FILTER_RF1B_0                    _MK_ADDR_CONST(0xcb)
#define ISP_DM_FILTER_RF1B_0_SELWRE                     0x0
#define ISP_DM_FILTER_RF1B_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_RF1B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1B_0_READ_MASK                  _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_RF1B_0_WRITE_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_RF1B_0_RF_14_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_RF1B_0_RF_14_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF1B_0_RF_14_SHIFT)
#define ISP_DM_FILTER_RF1B_0_RF_14_RANGE                        9:1
#define ISP_DM_FILTER_RF1B_0_RF_14_WOFFSET                      0x0
#define ISP_DM_FILTER_RF1B_0_RF_14_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1B_0_RF_14_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1B_0_RF_14_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1B_0_RF_14_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_RF1B_0_RF_15_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_RF1B_0_RF_15_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF1B_0_RF_15_SHIFT)
#define ISP_DM_FILTER_RF1B_0_RF_15_RANGE                        19:11
#define ISP_DM_FILTER_RF1B_0_RF_15_WOFFSET                      0x0
#define ISP_DM_FILTER_RF1B_0_RF_15_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1B_0_RF_15_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1B_0_RF_15_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF1B_0_RF_15_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_RF2A_0
#define ISP_DM_FILTER_RF2A_0                    _MK_ADDR_CONST(0xcc)
#define ISP_DM_FILTER_RF2A_0_SELWRE                     0x0
#define ISP_DM_FILTER_RF2A_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_RF2A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2A_0_READ_MASK                  _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_RF2A_0_WRITE_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_RF2A_0_RF_21_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_RF2A_0_RF_21_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF2A_0_RF_21_SHIFT)
#define ISP_DM_FILTER_RF2A_0_RF_21_RANGE                        9:1
#define ISP_DM_FILTER_RF2A_0_RF_21_WOFFSET                      0x0
#define ISP_DM_FILTER_RF2A_0_RF_21_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2A_0_RF_21_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2A_0_RF_21_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2A_0_RF_21_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_RF2A_0_RF_22_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_RF2A_0_RF_22_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF2A_0_RF_22_SHIFT)
#define ISP_DM_FILTER_RF2A_0_RF_22_RANGE                        19:11
#define ISP_DM_FILTER_RF2A_0_RF_22_WOFFSET                      0x0
#define ISP_DM_FILTER_RF2A_0_RF_22_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2A_0_RF_22_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2A_0_RF_22_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2A_0_RF_22_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_RF2A_0_RF_23_SHIFT                        _MK_SHIFT_CONST(21)
#define ISP_DM_FILTER_RF2A_0_RF_23_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF2A_0_RF_23_SHIFT)
#define ISP_DM_FILTER_RF2A_0_RF_23_RANGE                        29:21
#define ISP_DM_FILTER_RF2A_0_RF_23_WOFFSET                      0x0
#define ISP_DM_FILTER_RF2A_0_RF_23_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2A_0_RF_23_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2A_0_RF_23_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2A_0_RF_23_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_RF2B_0
#define ISP_DM_FILTER_RF2B_0                    _MK_ADDR_CONST(0xcd)
#define ISP_DM_FILTER_RF2B_0_SELWRE                     0x0
#define ISP_DM_FILTER_RF2B_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_RF2B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2B_0_READ_MASK                  _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_RF2B_0_WRITE_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_RF2B_0_RF_24_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_RF2B_0_RF_24_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF2B_0_RF_24_SHIFT)
#define ISP_DM_FILTER_RF2B_0_RF_24_RANGE                        9:1
#define ISP_DM_FILTER_RF2B_0_RF_24_WOFFSET                      0x0
#define ISP_DM_FILTER_RF2B_0_RF_24_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2B_0_RF_24_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2B_0_RF_24_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2B_0_RF_24_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_RF2B_0_RF_25_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_RF2B_0_RF_25_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF2B_0_RF_25_SHIFT)
#define ISP_DM_FILTER_RF2B_0_RF_25_RANGE                        19:11
#define ISP_DM_FILTER_RF2B_0_RF_25_WOFFSET                      0x0
#define ISP_DM_FILTER_RF2B_0_RF_25_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2B_0_RF_25_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2B_0_RF_25_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF2B_0_RF_25_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_RF3A_0
#define ISP_DM_FILTER_RF3A_0                    _MK_ADDR_CONST(0xce)
#define ISP_DM_FILTER_RF3A_0_SELWRE                     0x0
#define ISP_DM_FILTER_RF3A_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_RF3A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3A_0_READ_MASK                  _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_RF3A_0_WRITE_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_RF3A_0_RF_31_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_RF3A_0_RF_31_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF3A_0_RF_31_SHIFT)
#define ISP_DM_FILTER_RF3A_0_RF_31_RANGE                        9:1
#define ISP_DM_FILTER_RF3A_0_RF_31_WOFFSET                      0x0
#define ISP_DM_FILTER_RF3A_0_RF_31_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3A_0_RF_31_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3A_0_RF_31_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3A_0_RF_31_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_RF3A_0_RF_32_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_RF3A_0_RF_32_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF3A_0_RF_32_SHIFT)
#define ISP_DM_FILTER_RF3A_0_RF_32_RANGE                        19:11
#define ISP_DM_FILTER_RF3A_0_RF_32_WOFFSET                      0x0
#define ISP_DM_FILTER_RF3A_0_RF_32_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3A_0_RF_32_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3A_0_RF_32_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3A_0_RF_32_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_RF3A_0_RF_33_SHIFT                        _MK_SHIFT_CONST(21)
#define ISP_DM_FILTER_RF3A_0_RF_33_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF3A_0_RF_33_SHIFT)
#define ISP_DM_FILTER_RF3A_0_RF_33_RANGE                        29:21
#define ISP_DM_FILTER_RF3A_0_RF_33_WOFFSET                      0x0
#define ISP_DM_FILTER_RF3A_0_RF_33_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3A_0_RF_33_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3A_0_RF_33_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3A_0_RF_33_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_RF3B_0
#define ISP_DM_FILTER_RF3B_0                    _MK_ADDR_CONST(0xcf)
#define ISP_DM_FILTER_RF3B_0_SELWRE                     0x0
#define ISP_DM_FILTER_RF3B_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_RF3B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3B_0_READ_MASK                  _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_RF3B_0_WRITE_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_RF3B_0_RF_34_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_RF3B_0_RF_34_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF3B_0_RF_34_SHIFT)
#define ISP_DM_FILTER_RF3B_0_RF_34_RANGE                        9:1
#define ISP_DM_FILTER_RF3B_0_RF_34_WOFFSET                      0x0
#define ISP_DM_FILTER_RF3B_0_RF_34_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3B_0_RF_34_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3B_0_RF_34_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3B_0_RF_34_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_RF3B_0_RF_35_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_RF3B_0_RF_35_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF3B_0_RF_35_SHIFT)
#define ISP_DM_FILTER_RF3B_0_RF_35_RANGE                        19:11
#define ISP_DM_FILTER_RF3B_0_RF_35_WOFFSET                      0x0
#define ISP_DM_FILTER_RF3B_0_RF_35_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3B_0_RF_35_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3B_0_RF_35_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF3B_0_RF_35_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_RF4A_0
#define ISP_DM_FILTER_RF4A_0                    _MK_ADDR_CONST(0xd0)
#define ISP_DM_FILTER_RF4A_0_SELWRE                     0x0
#define ISP_DM_FILTER_RF4A_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_RF4A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4A_0_READ_MASK                  _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_RF4A_0_WRITE_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_RF4A_0_RF_41_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_RF4A_0_RF_41_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF4A_0_RF_41_SHIFT)
#define ISP_DM_FILTER_RF4A_0_RF_41_RANGE                        9:1
#define ISP_DM_FILTER_RF4A_0_RF_41_WOFFSET                      0x0
#define ISP_DM_FILTER_RF4A_0_RF_41_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4A_0_RF_41_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4A_0_RF_41_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4A_0_RF_41_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_RF4A_0_RF_42_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_RF4A_0_RF_42_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF4A_0_RF_42_SHIFT)
#define ISP_DM_FILTER_RF4A_0_RF_42_RANGE                        19:11
#define ISP_DM_FILTER_RF4A_0_RF_42_WOFFSET                      0x0
#define ISP_DM_FILTER_RF4A_0_RF_42_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4A_0_RF_42_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4A_0_RF_42_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4A_0_RF_42_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_RF4A_0_RF_43_SHIFT                        _MK_SHIFT_CONST(21)
#define ISP_DM_FILTER_RF4A_0_RF_43_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF4A_0_RF_43_SHIFT)
#define ISP_DM_FILTER_RF4A_0_RF_43_RANGE                        29:21
#define ISP_DM_FILTER_RF4A_0_RF_43_WOFFSET                      0x0
#define ISP_DM_FILTER_RF4A_0_RF_43_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4A_0_RF_43_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4A_0_RF_43_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4A_0_RF_43_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_RF4B_0
#define ISP_DM_FILTER_RF4B_0                    _MK_ADDR_CONST(0xd1)
#define ISP_DM_FILTER_RF4B_0_SELWRE                     0x0
#define ISP_DM_FILTER_RF4B_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_RF4B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4B_0_READ_MASK                  _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_RF4B_0_WRITE_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_RF4B_0_RF_44_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_RF4B_0_RF_44_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF4B_0_RF_44_SHIFT)
#define ISP_DM_FILTER_RF4B_0_RF_44_RANGE                        9:1
#define ISP_DM_FILTER_RF4B_0_RF_44_WOFFSET                      0x0
#define ISP_DM_FILTER_RF4B_0_RF_44_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4B_0_RF_44_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4B_0_RF_44_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4B_0_RF_44_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_RF4B_0_RF_45_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_RF4B_0_RF_45_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF4B_0_RF_45_SHIFT)
#define ISP_DM_FILTER_RF4B_0_RF_45_RANGE                        19:11
#define ISP_DM_FILTER_RF4B_0_RF_45_WOFFSET                      0x0
#define ISP_DM_FILTER_RF4B_0_RF_45_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4B_0_RF_45_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4B_0_RF_45_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF4B_0_RF_45_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_RF5A_0
#define ISP_DM_FILTER_RF5A_0                    _MK_ADDR_CONST(0xd2)
#define ISP_DM_FILTER_RF5A_0_SELWRE                     0x0
#define ISP_DM_FILTER_RF5A_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_RF5A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5A_0_READ_MASK                  _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_RF5A_0_WRITE_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_RF5A_0_RF_51_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_RF5A_0_RF_51_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF5A_0_RF_51_SHIFT)
#define ISP_DM_FILTER_RF5A_0_RF_51_RANGE                        9:1
#define ISP_DM_FILTER_RF5A_0_RF_51_WOFFSET                      0x0
#define ISP_DM_FILTER_RF5A_0_RF_51_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5A_0_RF_51_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5A_0_RF_51_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5A_0_RF_51_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_RF5A_0_RF_52_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_RF5A_0_RF_52_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF5A_0_RF_52_SHIFT)
#define ISP_DM_FILTER_RF5A_0_RF_52_RANGE                        19:11
#define ISP_DM_FILTER_RF5A_0_RF_52_WOFFSET                      0x0
#define ISP_DM_FILTER_RF5A_0_RF_52_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5A_0_RF_52_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5A_0_RF_52_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5A_0_RF_52_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_RF5A_0_RF_53_SHIFT                        _MK_SHIFT_CONST(21)
#define ISP_DM_FILTER_RF5A_0_RF_53_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF5A_0_RF_53_SHIFT)
#define ISP_DM_FILTER_RF5A_0_RF_53_RANGE                        29:21
#define ISP_DM_FILTER_RF5A_0_RF_53_WOFFSET                      0x0
#define ISP_DM_FILTER_RF5A_0_RF_53_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5A_0_RF_53_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5A_0_RF_53_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5A_0_RF_53_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_RF5B_0
#define ISP_DM_FILTER_RF5B_0                    _MK_ADDR_CONST(0xd3)
#define ISP_DM_FILTER_RF5B_0_SELWRE                     0x0
#define ISP_DM_FILTER_RF5B_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_RF5B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5B_0_READ_MASK                  _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_RF5B_0_WRITE_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_RF5B_0_RF_54_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_RF5B_0_RF_54_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF5B_0_RF_54_SHIFT)
#define ISP_DM_FILTER_RF5B_0_RF_54_RANGE                        9:1
#define ISP_DM_FILTER_RF5B_0_RF_54_WOFFSET                      0x0
#define ISP_DM_FILTER_RF5B_0_RF_54_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5B_0_RF_54_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5B_0_RF_54_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5B_0_RF_54_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_RF5B_0_RF_55_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_RF5B_0_RF_55_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_RF5B_0_RF_55_SHIFT)
#define ISP_DM_FILTER_RF5B_0_RF_55_RANGE                        19:11
#define ISP_DM_FILTER_RF5B_0_RF_55_WOFFSET                      0x0
#define ISP_DM_FILTER_RF5B_0_RF_55_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5B_0_RF_55_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5B_0_RF_55_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_RF5B_0_RF_55_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIG1A_0
#define ISP_DM_INTERP_RIG1A_0                   _MK_ADDR_CONST(0xd4)
#define ISP_DM_INTERP_RIG1A_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIG1A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIG1A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIG1A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIG1A_0_RIG_11_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIG1A_0_RIG_11_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG1A_0_RIG_11_SHIFT)
#define ISP_DM_INTERP_RIG1A_0_RIG_11_RANGE                      9:1
#define ISP_DM_INTERP_RIG1A_0_RIG_11_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG1A_0_RIG_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1A_0_RIG_11_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1A_0_RIG_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1A_0_RIG_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIG1A_0_RIG_12_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIG1A_0_RIG_12_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG1A_0_RIG_12_SHIFT)
#define ISP_DM_INTERP_RIG1A_0_RIG_12_RANGE                      19:11
#define ISP_DM_INTERP_RIG1A_0_RIG_12_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG1A_0_RIG_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1A_0_RIG_12_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1A_0_RIG_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1A_0_RIG_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIG1A_0_RIG_13_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_RIG1A_0_RIG_13_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG1A_0_RIG_13_SHIFT)
#define ISP_DM_INTERP_RIG1A_0_RIG_13_RANGE                      29:21
#define ISP_DM_INTERP_RIG1A_0_RIG_13_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG1A_0_RIG_13_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1A_0_RIG_13_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1A_0_RIG_13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1A_0_RIG_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIG1B_0
#define ISP_DM_INTERP_RIG1B_0                   _MK_ADDR_CONST(0xd5)
#define ISP_DM_INTERP_RIG1B_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIG1B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIG1B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIG1B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIG1B_0_RIG_14_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIG1B_0_RIG_14_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG1B_0_RIG_14_SHIFT)
#define ISP_DM_INTERP_RIG1B_0_RIG_14_RANGE                      9:1
#define ISP_DM_INTERP_RIG1B_0_RIG_14_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG1B_0_RIG_14_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1B_0_RIG_14_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1B_0_RIG_14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1B_0_RIG_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIG1B_0_RIG_15_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIG1B_0_RIG_15_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG1B_0_RIG_15_SHIFT)
#define ISP_DM_INTERP_RIG1B_0_RIG_15_RANGE                      19:11
#define ISP_DM_INTERP_RIG1B_0_RIG_15_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG1B_0_RIG_15_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1B_0_RIG_15_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1B_0_RIG_15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG1B_0_RIG_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIG2A_0
#define ISP_DM_INTERP_RIG2A_0                   _MK_ADDR_CONST(0xd6)
#define ISP_DM_INTERP_RIG2A_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIG2A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIG2A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIG2A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIG2A_0_RIG_21_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIG2A_0_RIG_21_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG2A_0_RIG_21_SHIFT)
#define ISP_DM_INTERP_RIG2A_0_RIG_21_RANGE                      9:1
#define ISP_DM_INTERP_RIG2A_0_RIG_21_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG2A_0_RIG_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2A_0_RIG_21_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2A_0_RIG_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2A_0_RIG_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIG2A_0_RIG_22_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIG2A_0_RIG_22_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG2A_0_RIG_22_SHIFT)
#define ISP_DM_INTERP_RIG2A_0_RIG_22_RANGE                      19:11
#define ISP_DM_INTERP_RIG2A_0_RIG_22_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG2A_0_RIG_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2A_0_RIG_22_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2A_0_RIG_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2A_0_RIG_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIG2A_0_RIG_23_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_RIG2A_0_RIG_23_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG2A_0_RIG_23_SHIFT)
#define ISP_DM_INTERP_RIG2A_0_RIG_23_RANGE                      29:21
#define ISP_DM_INTERP_RIG2A_0_RIG_23_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG2A_0_RIG_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2A_0_RIG_23_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2A_0_RIG_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2A_0_RIG_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIG2B_0
#define ISP_DM_INTERP_RIG2B_0                   _MK_ADDR_CONST(0xd7)
#define ISP_DM_INTERP_RIG2B_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIG2B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIG2B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIG2B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIG2B_0_RIG_24_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIG2B_0_RIG_24_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG2B_0_RIG_24_SHIFT)
#define ISP_DM_INTERP_RIG2B_0_RIG_24_RANGE                      9:1
#define ISP_DM_INTERP_RIG2B_0_RIG_24_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG2B_0_RIG_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2B_0_RIG_24_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2B_0_RIG_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2B_0_RIG_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIG2B_0_RIG_25_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIG2B_0_RIG_25_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG2B_0_RIG_25_SHIFT)
#define ISP_DM_INTERP_RIG2B_0_RIG_25_RANGE                      19:11
#define ISP_DM_INTERP_RIG2B_0_RIG_25_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG2B_0_RIG_25_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2B_0_RIG_25_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2B_0_RIG_25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG2B_0_RIG_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIG3A_0
#define ISP_DM_INTERP_RIG3A_0                   _MK_ADDR_CONST(0xd8)
#define ISP_DM_INTERP_RIG3A_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIG3A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIG3A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIG3A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIG3A_0_RIG_31_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIG3A_0_RIG_31_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG3A_0_RIG_31_SHIFT)
#define ISP_DM_INTERP_RIG3A_0_RIG_31_RANGE                      9:1
#define ISP_DM_INTERP_RIG3A_0_RIG_31_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG3A_0_RIG_31_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3A_0_RIG_31_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3A_0_RIG_31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3A_0_RIG_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIG3A_0_RIG_32_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIG3A_0_RIG_32_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG3A_0_RIG_32_SHIFT)
#define ISP_DM_INTERP_RIG3A_0_RIG_32_RANGE                      19:11
#define ISP_DM_INTERP_RIG3A_0_RIG_32_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG3A_0_RIG_32_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3A_0_RIG_32_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3A_0_RIG_32_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3A_0_RIG_32_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIG3A_0_RIG_33_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_RIG3A_0_RIG_33_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG3A_0_RIG_33_SHIFT)
#define ISP_DM_INTERP_RIG3A_0_RIG_33_RANGE                      29:21
#define ISP_DM_INTERP_RIG3A_0_RIG_33_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG3A_0_RIG_33_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3A_0_RIG_33_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3A_0_RIG_33_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3A_0_RIG_33_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIG3B_0
#define ISP_DM_INTERP_RIG3B_0                   _MK_ADDR_CONST(0xd9)
#define ISP_DM_INTERP_RIG3B_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIG3B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIG3B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIG3B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIG3B_0_RIG_34_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIG3B_0_RIG_34_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG3B_0_RIG_34_SHIFT)
#define ISP_DM_INTERP_RIG3B_0_RIG_34_RANGE                      9:1
#define ISP_DM_INTERP_RIG3B_0_RIG_34_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG3B_0_RIG_34_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3B_0_RIG_34_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3B_0_RIG_34_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3B_0_RIG_34_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIG3B_0_RIG_35_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIG3B_0_RIG_35_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG3B_0_RIG_35_SHIFT)
#define ISP_DM_INTERP_RIG3B_0_RIG_35_RANGE                      19:11
#define ISP_DM_INTERP_RIG3B_0_RIG_35_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG3B_0_RIG_35_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3B_0_RIG_35_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3B_0_RIG_35_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG3B_0_RIG_35_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIG4A_0
#define ISP_DM_INTERP_RIG4A_0                   _MK_ADDR_CONST(0xda)
#define ISP_DM_INTERP_RIG4A_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIG4A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIG4A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIG4A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIG4A_0_RIG_41_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIG4A_0_RIG_41_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG4A_0_RIG_41_SHIFT)
#define ISP_DM_INTERP_RIG4A_0_RIG_41_RANGE                      9:1
#define ISP_DM_INTERP_RIG4A_0_RIG_41_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG4A_0_RIG_41_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4A_0_RIG_41_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4A_0_RIG_41_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4A_0_RIG_41_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIG4A_0_RIG_42_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIG4A_0_RIG_42_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG4A_0_RIG_42_SHIFT)
#define ISP_DM_INTERP_RIG4A_0_RIG_42_RANGE                      19:11
#define ISP_DM_INTERP_RIG4A_0_RIG_42_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG4A_0_RIG_42_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4A_0_RIG_42_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4A_0_RIG_42_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4A_0_RIG_42_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIG4A_0_RIG_43_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_RIG4A_0_RIG_43_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG4A_0_RIG_43_SHIFT)
#define ISP_DM_INTERP_RIG4A_0_RIG_43_RANGE                      29:21
#define ISP_DM_INTERP_RIG4A_0_RIG_43_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG4A_0_RIG_43_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4A_0_RIG_43_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4A_0_RIG_43_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4A_0_RIG_43_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIG4B_0
#define ISP_DM_INTERP_RIG4B_0                   _MK_ADDR_CONST(0xdb)
#define ISP_DM_INTERP_RIG4B_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIG4B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIG4B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIG4B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIG4B_0_RIG_44_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIG4B_0_RIG_44_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG4B_0_RIG_44_SHIFT)
#define ISP_DM_INTERP_RIG4B_0_RIG_44_RANGE                      9:1
#define ISP_DM_INTERP_RIG4B_0_RIG_44_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG4B_0_RIG_44_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4B_0_RIG_44_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4B_0_RIG_44_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4B_0_RIG_44_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIG4B_0_RIG_45_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIG4B_0_RIG_45_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG4B_0_RIG_45_SHIFT)
#define ISP_DM_INTERP_RIG4B_0_RIG_45_RANGE                      19:11
#define ISP_DM_INTERP_RIG4B_0_RIG_45_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG4B_0_RIG_45_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4B_0_RIG_45_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4B_0_RIG_45_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG4B_0_RIG_45_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIG5A_0
#define ISP_DM_INTERP_RIG5A_0                   _MK_ADDR_CONST(0xdc)
#define ISP_DM_INTERP_RIG5A_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIG5A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIG5A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIG5A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIG5A_0_RIG_51_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIG5A_0_RIG_51_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG5A_0_RIG_51_SHIFT)
#define ISP_DM_INTERP_RIG5A_0_RIG_51_RANGE                      9:1
#define ISP_DM_INTERP_RIG5A_0_RIG_51_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG5A_0_RIG_51_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5A_0_RIG_51_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5A_0_RIG_51_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5A_0_RIG_51_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIG5A_0_RIG_52_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIG5A_0_RIG_52_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG5A_0_RIG_52_SHIFT)
#define ISP_DM_INTERP_RIG5A_0_RIG_52_RANGE                      19:11
#define ISP_DM_INTERP_RIG5A_0_RIG_52_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG5A_0_RIG_52_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5A_0_RIG_52_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5A_0_RIG_52_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5A_0_RIG_52_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIG5A_0_RIG_53_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_RIG5A_0_RIG_53_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG5A_0_RIG_53_SHIFT)
#define ISP_DM_INTERP_RIG5A_0_RIG_53_RANGE                      29:21
#define ISP_DM_INTERP_RIG5A_0_RIG_53_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG5A_0_RIG_53_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5A_0_RIG_53_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5A_0_RIG_53_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5A_0_RIG_53_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIG5B_0
#define ISP_DM_INTERP_RIG5B_0                   _MK_ADDR_CONST(0xdd)
#define ISP_DM_INTERP_RIG5B_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIG5B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIG5B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIG5B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIG5B_0_RIG_54_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIG5B_0_RIG_54_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG5B_0_RIG_54_SHIFT)
#define ISP_DM_INTERP_RIG5B_0_RIG_54_RANGE                      9:1
#define ISP_DM_INTERP_RIG5B_0_RIG_54_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG5B_0_RIG_54_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5B_0_RIG_54_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5B_0_RIG_54_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5B_0_RIG_54_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIG5B_0_RIG_55_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIG5B_0_RIG_55_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIG5B_0_RIG_55_SHIFT)
#define ISP_DM_INTERP_RIG5B_0_RIG_55_RANGE                      19:11
#define ISP_DM_INTERP_RIG5B_0_RIG_55_WOFFSET                    0x0
#define ISP_DM_INTERP_RIG5B_0_RIG_55_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5B_0_RIG_55_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5B_0_RIG_55_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIG5B_0_RIG_55_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIB1A_0
#define ISP_DM_INTERP_RIB1A_0                   _MK_ADDR_CONST(0xde)
#define ISP_DM_INTERP_RIB1A_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIB1A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIB1A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIB1A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIB1A_0_RIB_11_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIB1A_0_RIB_11_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB1A_0_RIB_11_SHIFT)
#define ISP_DM_INTERP_RIB1A_0_RIB_11_RANGE                      9:1
#define ISP_DM_INTERP_RIB1A_0_RIB_11_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB1A_0_RIB_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1A_0_RIB_11_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1A_0_RIB_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1A_0_RIB_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIB1A_0_RIB_12_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIB1A_0_RIB_12_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB1A_0_RIB_12_SHIFT)
#define ISP_DM_INTERP_RIB1A_0_RIB_12_RANGE                      19:11
#define ISP_DM_INTERP_RIB1A_0_RIB_12_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB1A_0_RIB_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1A_0_RIB_12_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1A_0_RIB_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1A_0_RIB_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIB1A_0_RIB_13_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_RIB1A_0_RIB_13_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB1A_0_RIB_13_SHIFT)
#define ISP_DM_INTERP_RIB1A_0_RIB_13_RANGE                      29:21
#define ISP_DM_INTERP_RIB1A_0_RIB_13_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB1A_0_RIB_13_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1A_0_RIB_13_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1A_0_RIB_13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1A_0_RIB_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIB1B_0
#define ISP_DM_INTERP_RIB1B_0                   _MK_ADDR_CONST(0xdf)
#define ISP_DM_INTERP_RIB1B_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIB1B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIB1B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIB1B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIB1B_0_RIB_14_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIB1B_0_RIB_14_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB1B_0_RIB_14_SHIFT)
#define ISP_DM_INTERP_RIB1B_0_RIB_14_RANGE                      9:1
#define ISP_DM_INTERP_RIB1B_0_RIB_14_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB1B_0_RIB_14_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1B_0_RIB_14_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1B_0_RIB_14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1B_0_RIB_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIB1B_0_RIB_15_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIB1B_0_RIB_15_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB1B_0_RIB_15_SHIFT)
#define ISP_DM_INTERP_RIB1B_0_RIB_15_RANGE                      19:11
#define ISP_DM_INTERP_RIB1B_0_RIB_15_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB1B_0_RIB_15_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1B_0_RIB_15_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1B_0_RIB_15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB1B_0_RIB_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIB2A_0
#define ISP_DM_INTERP_RIB2A_0                   _MK_ADDR_CONST(0xe0)
#define ISP_DM_INTERP_RIB2A_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIB2A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIB2A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIB2A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIB2A_0_RIB_21_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIB2A_0_RIB_21_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB2A_0_RIB_21_SHIFT)
#define ISP_DM_INTERP_RIB2A_0_RIB_21_RANGE                      9:1
#define ISP_DM_INTERP_RIB2A_0_RIB_21_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB2A_0_RIB_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2A_0_RIB_21_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2A_0_RIB_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2A_0_RIB_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIB2A_0_RIB_22_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIB2A_0_RIB_22_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB2A_0_RIB_22_SHIFT)
#define ISP_DM_INTERP_RIB2A_0_RIB_22_RANGE                      19:11
#define ISP_DM_INTERP_RIB2A_0_RIB_22_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB2A_0_RIB_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2A_0_RIB_22_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2A_0_RIB_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2A_0_RIB_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIB2A_0_RIB_23_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_RIB2A_0_RIB_23_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB2A_0_RIB_23_SHIFT)
#define ISP_DM_INTERP_RIB2A_0_RIB_23_RANGE                      29:21
#define ISP_DM_INTERP_RIB2A_0_RIB_23_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB2A_0_RIB_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2A_0_RIB_23_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2A_0_RIB_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2A_0_RIB_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIB2B_0
#define ISP_DM_INTERP_RIB2B_0                   _MK_ADDR_CONST(0xe1)
#define ISP_DM_INTERP_RIB2B_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIB2B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIB2B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIB2B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIB2B_0_RIB_24_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIB2B_0_RIB_24_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB2B_0_RIB_24_SHIFT)
#define ISP_DM_INTERP_RIB2B_0_RIB_24_RANGE                      9:1
#define ISP_DM_INTERP_RIB2B_0_RIB_24_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB2B_0_RIB_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2B_0_RIB_24_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2B_0_RIB_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2B_0_RIB_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIB2B_0_RIB_25_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIB2B_0_RIB_25_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB2B_0_RIB_25_SHIFT)
#define ISP_DM_INTERP_RIB2B_0_RIB_25_RANGE                      19:11
#define ISP_DM_INTERP_RIB2B_0_RIB_25_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB2B_0_RIB_25_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2B_0_RIB_25_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2B_0_RIB_25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB2B_0_RIB_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIB3A_0
#define ISP_DM_INTERP_RIB3A_0                   _MK_ADDR_CONST(0xe2)
#define ISP_DM_INTERP_RIB3A_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIB3A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIB3A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIB3A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIB3A_0_RIB_31_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIB3A_0_RIB_31_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB3A_0_RIB_31_SHIFT)
#define ISP_DM_INTERP_RIB3A_0_RIB_31_RANGE                      9:1
#define ISP_DM_INTERP_RIB3A_0_RIB_31_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB3A_0_RIB_31_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3A_0_RIB_31_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3A_0_RIB_31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3A_0_RIB_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIB3A_0_RIB_32_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIB3A_0_RIB_32_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB3A_0_RIB_32_SHIFT)
#define ISP_DM_INTERP_RIB3A_0_RIB_32_RANGE                      19:11
#define ISP_DM_INTERP_RIB3A_0_RIB_32_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB3A_0_RIB_32_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3A_0_RIB_32_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3A_0_RIB_32_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3A_0_RIB_32_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIB3A_0_RIB_33_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_RIB3A_0_RIB_33_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB3A_0_RIB_33_SHIFT)
#define ISP_DM_INTERP_RIB3A_0_RIB_33_RANGE                      29:21
#define ISP_DM_INTERP_RIB3A_0_RIB_33_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB3A_0_RIB_33_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3A_0_RIB_33_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3A_0_RIB_33_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3A_0_RIB_33_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIB3B_0
#define ISP_DM_INTERP_RIB3B_0                   _MK_ADDR_CONST(0xe3)
#define ISP_DM_INTERP_RIB3B_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIB3B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIB3B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIB3B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIB3B_0_RIB_34_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIB3B_0_RIB_34_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB3B_0_RIB_34_SHIFT)
#define ISP_DM_INTERP_RIB3B_0_RIB_34_RANGE                      9:1
#define ISP_DM_INTERP_RIB3B_0_RIB_34_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB3B_0_RIB_34_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3B_0_RIB_34_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3B_0_RIB_34_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3B_0_RIB_34_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIB3B_0_RIB_35_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIB3B_0_RIB_35_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB3B_0_RIB_35_SHIFT)
#define ISP_DM_INTERP_RIB3B_0_RIB_35_RANGE                      19:11
#define ISP_DM_INTERP_RIB3B_0_RIB_35_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB3B_0_RIB_35_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3B_0_RIB_35_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3B_0_RIB_35_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB3B_0_RIB_35_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIB4A_0
#define ISP_DM_INTERP_RIB4A_0                   _MK_ADDR_CONST(0xe4)
#define ISP_DM_INTERP_RIB4A_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIB4A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIB4A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIB4A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIB4A_0_RIB_41_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIB4A_0_RIB_41_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB4A_0_RIB_41_SHIFT)
#define ISP_DM_INTERP_RIB4A_0_RIB_41_RANGE                      9:1
#define ISP_DM_INTERP_RIB4A_0_RIB_41_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB4A_0_RIB_41_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4A_0_RIB_41_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4A_0_RIB_41_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4A_0_RIB_41_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIB4A_0_RIB_42_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIB4A_0_RIB_42_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB4A_0_RIB_42_SHIFT)
#define ISP_DM_INTERP_RIB4A_0_RIB_42_RANGE                      19:11
#define ISP_DM_INTERP_RIB4A_0_RIB_42_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB4A_0_RIB_42_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4A_0_RIB_42_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4A_0_RIB_42_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4A_0_RIB_42_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIB4A_0_RIB_43_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_RIB4A_0_RIB_43_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB4A_0_RIB_43_SHIFT)
#define ISP_DM_INTERP_RIB4A_0_RIB_43_RANGE                      29:21
#define ISP_DM_INTERP_RIB4A_0_RIB_43_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB4A_0_RIB_43_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4A_0_RIB_43_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4A_0_RIB_43_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4A_0_RIB_43_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIB4B_0
#define ISP_DM_INTERP_RIB4B_0                   _MK_ADDR_CONST(0xe5)
#define ISP_DM_INTERP_RIB4B_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIB4B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIB4B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIB4B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIB4B_0_RIB_44_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIB4B_0_RIB_44_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB4B_0_RIB_44_SHIFT)
#define ISP_DM_INTERP_RIB4B_0_RIB_44_RANGE                      9:1
#define ISP_DM_INTERP_RIB4B_0_RIB_44_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB4B_0_RIB_44_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4B_0_RIB_44_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4B_0_RIB_44_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4B_0_RIB_44_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIB4B_0_RIB_45_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIB4B_0_RIB_45_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB4B_0_RIB_45_SHIFT)
#define ISP_DM_INTERP_RIB4B_0_RIB_45_RANGE                      19:11
#define ISP_DM_INTERP_RIB4B_0_RIB_45_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB4B_0_RIB_45_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4B_0_RIB_45_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4B_0_RIB_45_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB4B_0_RIB_45_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIB5A_0
#define ISP_DM_INTERP_RIB5A_0                   _MK_ADDR_CONST(0xe6)
#define ISP_DM_INTERP_RIB5A_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIB5A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIB5A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIB5A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_RIB5A_0_RIB_51_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIB5A_0_RIB_51_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB5A_0_RIB_51_SHIFT)
#define ISP_DM_INTERP_RIB5A_0_RIB_51_RANGE                      9:1
#define ISP_DM_INTERP_RIB5A_0_RIB_51_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB5A_0_RIB_51_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5A_0_RIB_51_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5A_0_RIB_51_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5A_0_RIB_51_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIB5A_0_RIB_52_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIB5A_0_RIB_52_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB5A_0_RIB_52_SHIFT)
#define ISP_DM_INTERP_RIB5A_0_RIB_52_RANGE                      19:11
#define ISP_DM_INTERP_RIB5A_0_RIB_52_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB5A_0_RIB_52_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5A_0_RIB_52_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5A_0_RIB_52_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5A_0_RIB_52_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIB5A_0_RIB_53_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_RIB5A_0_RIB_53_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB5A_0_RIB_53_SHIFT)
#define ISP_DM_INTERP_RIB5A_0_RIB_53_RANGE                      29:21
#define ISP_DM_INTERP_RIB5A_0_RIB_53_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB5A_0_RIB_53_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5A_0_RIB_53_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5A_0_RIB_53_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5A_0_RIB_53_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_RIB5B_0
#define ISP_DM_INTERP_RIB5B_0                   _MK_ADDR_CONST(0xe7)
#define ISP_DM_INTERP_RIB5B_0_SELWRE                    0x0
#define ISP_DM_INTERP_RIB5B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_RIB5B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIB5B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_RIB5B_0_RIB_54_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_RIB5B_0_RIB_54_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB5B_0_RIB_54_SHIFT)
#define ISP_DM_INTERP_RIB5B_0_RIB_54_RANGE                      9:1
#define ISP_DM_INTERP_RIB5B_0_RIB_54_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB5B_0_RIB_54_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5B_0_RIB_54_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5B_0_RIB_54_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5B_0_RIB_54_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_RIB5B_0_RIB_55_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_RIB5B_0_RIB_55_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_RIB5B_0_RIB_55_SHIFT)
#define ISP_DM_INTERP_RIB5B_0_RIB_55_RANGE                      19:11
#define ISP_DM_INTERP_RIB5B_0_RIB_55_WOFFSET                    0x0
#define ISP_DM_INTERP_RIB5B_0_RIB_55_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5B_0_RIB_55_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5B_0_RIB_55_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_RIB5B_0_RIB_55_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_GF1A_0
#define ISP_DM_FILTER_GF1A_0                    _MK_ADDR_CONST(0xe8)
#define ISP_DM_FILTER_GF1A_0_SELWRE                     0x0
#define ISP_DM_FILTER_GF1A_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_GF1A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1A_0_READ_MASK                  _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_GF1A_0_WRITE_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_GF1A_0_GF_11_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_GF1A_0_GF_11_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF1A_0_GF_11_SHIFT)
#define ISP_DM_FILTER_GF1A_0_GF_11_RANGE                        9:1
#define ISP_DM_FILTER_GF1A_0_GF_11_WOFFSET                      0x0
#define ISP_DM_FILTER_GF1A_0_GF_11_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1A_0_GF_11_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1A_0_GF_11_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1A_0_GF_11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_GF1A_0_GF_12_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_GF1A_0_GF_12_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF1A_0_GF_12_SHIFT)
#define ISP_DM_FILTER_GF1A_0_GF_12_RANGE                        19:11
#define ISP_DM_FILTER_GF1A_0_GF_12_WOFFSET                      0x0
#define ISP_DM_FILTER_GF1A_0_GF_12_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1A_0_GF_12_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1A_0_GF_12_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1A_0_GF_12_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_GF1A_0_GF_13_SHIFT                        _MK_SHIFT_CONST(21)
#define ISP_DM_FILTER_GF1A_0_GF_13_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF1A_0_GF_13_SHIFT)
#define ISP_DM_FILTER_GF1A_0_GF_13_RANGE                        29:21
#define ISP_DM_FILTER_GF1A_0_GF_13_WOFFSET                      0x0
#define ISP_DM_FILTER_GF1A_0_GF_13_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1A_0_GF_13_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1A_0_GF_13_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1A_0_GF_13_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_GF1B_0
#define ISP_DM_FILTER_GF1B_0                    _MK_ADDR_CONST(0xe9)
#define ISP_DM_FILTER_GF1B_0_SELWRE                     0x0
#define ISP_DM_FILTER_GF1B_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_GF1B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1B_0_READ_MASK                  _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_GF1B_0_WRITE_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_GF1B_0_GF_14_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_GF1B_0_GF_14_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF1B_0_GF_14_SHIFT)
#define ISP_DM_FILTER_GF1B_0_GF_14_RANGE                        9:1
#define ISP_DM_FILTER_GF1B_0_GF_14_WOFFSET                      0x0
#define ISP_DM_FILTER_GF1B_0_GF_14_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1B_0_GF_14_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1B_0_GF_14_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1B_0_GF_14_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_GF1B_0_GF_15_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_GF1B_0_GF_15_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF1B_0_GF_15_SHIFT)
#define ISP_DM_FILTER_GF1B_0_GF_15_RANGE                        19:11
#define ISP_DM_FILTER_GF1B_0_GF_15_WOFFSET                      0x0
#define ISP_DM_FILTER_GF1B_0_GF_15_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1B_0_GF_15_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1B_0_GF_15_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF1B_0_GF_15_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_GF2A_0
#define ISP_DM_FILTER_GF2A_0                    _MK_ADDR_CONST(0xea)
#define ISP_DM_FILTER_GF2A_0_SELWRE                     0x0
#define ISP_DM_FILTER_GF2A_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_GF2A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2A_0_READ_MASK                  _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_GF2A_0_WRITE_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_GF2A_0_GF_21_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_GF2A_0_GF_21_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF2A_0_GF_21_SHIFT)
#define ISP_DM_FILTER_GF2A_0_GF_21_RANGE                        9:1
#define ISP_DM_FILTER_GF2A_0_GF_21_WOFFSET                      0x0
#define ISP_DM_FILTER_GF2A_0_GF_21_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2A_0_GF_21_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2A_0_GF_21_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2A_0_GF_21_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_GF2A_0_GF_22_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_GF2A_0_GF_22_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF2A_0_GF_22_SHIFT)
#define ISP_DM_FILTER_GF2A_0_GF_22_RANGE                        19:11
#define ISP_DM_FILTER_GF2A_0_GF_22_WOFFSET                      0x0
#define ISP_DM_FILTER_GF2A_0_GF_22_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2A_0_GF_22_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2A_0_GF_22_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2A_0_GF_22_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_GF2A_0_GF_23_SHIFT                        _MK_SHIFT_CONST(21)
#define ISP_DM_FILTER_GF2A_0_GF_23_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF2A_0_GF_23_SHIFT)
#define ISP_DM_FILTER_GF2A_0_GF_23_RANGE                        29:21
#define ISP_DM_FILTER_GF2A_0_GF_23_WOFFSET                      0x0
#define ISP_DM_FILTER_GF2A_0_GF_23_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2A_0_GF_23_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2A_0_GF_23_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2A_0_GF_23_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_GF2B_0
#define ISP_DM_FILTER_GF2B_0                    _MK_ADDR_CONST(0xeb)
#define ISP_DM_FILTER_GF2B_0_SELWRE                     0x0
#define ISP_DM_FILTER_GF2B_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_GF2B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2B_0_READ_MASK                  _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_GF2B_0_WRITE_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_GF2B_0_GF_24_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_GF2B_0_GF_24_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF2B_0_GF_24_SHIFT)
#define ISP_DM_FILTER_GF2B_0_GF_24_RANGE                        9:1
#define ISP_DM_FILTER_GF2B_0_GF_24_WOFFSET                      0x0
#define ISP_DM_FILTER_GF2B_0_GF_24_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2B_0_GF_24_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2B_0_GF_24_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2B_0_GF_24_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_GF2B_0_GF_25_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_GF2B_0_GF_25_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF2B_0_GF_25_SHIFT)
#define ISP_DM_FILTER_GF2B_0_GF_25_RANGE                        19:11
#define ISP_DM_FILTER_GF2B_0_GF_25_WOFFSET                      0x0
#define ISP_DM_FILTER_GF2B_0_GF_25_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2B_0_GF_25_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2B_0_GF_25_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF2B_0_GF_25_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_GF3A_0
#define ISP_DM_FILTER_GF3A_0                    _MK_ADDR_CONST(0xec)
#define ISP_DM_FILTER_GF3A_0_SELWRE                     0x0
#define ISP_DM_FILTER_GF3A_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_GF3A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3A_0_READ_MASK                  _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_GF3A_0_WRITE_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_GF3A_0_GF_31_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_GF3A_0_GF_31_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF3A_0_GF_31_SHIFT)
#define ISP_DM_FILTER_GF3A_0_GF_31_RANGE                        9:1
#define ISP_DM_FILTER_GF3A_0_GF_31_WOFFSET                      0x0
#define ISP_DM_FILTER_GF3A_0_GF_31_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3A_0_GF_31_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3A_0_GF_31_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3A_0_GF_31_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_GF3A_0_GF_32_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_GF3A_0_GF_32_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF3A_0_GF_32_SHIFT)
#define ISP_DM_FILTER_GF3A_0_GF_32_RANGE                        19:11
#define ISP_DM_FILTER_GF3A_0_GF_32_WOFFSET                      0x0
#define ISP_DM_FILTER_GF3A_0_GF_32_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3A_0_GF_32_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3A_0_GF_32_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3A_0_GF_32_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_GF3A_0_GF_33_SHIFT                        _MK_SHIFT_CONST(21)
#define ISP_DM_FILTER_GF3A_0_GF_33_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF3A_0_GF_33_SHIFT)
#define ISP_DM_FILTER_GF3A_0_GF_33_RANGE                        29:21
#define ISP_DM_FILTER_GF3A_0_GF_33_WOFFSET                      0x0
#define ISP_DM_FILTER_GF3A_0_GF_33_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3A_0_GF_33_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3A_0_GF_33_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3A_0_GF_33_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_GF3B_0
#define ISP_DM_FILTER_GF3B_0                    _MK_ADDR_CONST(0xed)
#define ISP_DM_FILTER_GF3B_0_SELWRE                     0x0
#define ISP_DM_FILTER_GF3B_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_GF3B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3B_0_READ_MASK                  _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_GF3B_0_WRITE_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_GF3B_0_GF_34_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_GF3B_0_GF_34_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF3B_0_GF_34_SHIFT)
#define ISP_DM_FILTER_GF3B_0_GF_34_RANGE                        9:1
#define ISP_DM_FILTER_GF3B_0_GF_34_WOFFSET                      0x0
#define ISP_DM_FILTER_GF3B_0_GF_34_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3B_0_GF_34_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3B_0_GF_34_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3B_0_GF_34_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_GF3B_0_GF_35_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_GF3B_0_GF_35_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF3B_0_GF_35_SHIFT)
#define ISP_DM_FILTER_GF3B_0_GF_35_RANGE                        19:11
#define ISP_DM_FILTER_GF3B_0_GF_35_WOFFSET                      0x0
#define ISP_DM_FILTER_GF3B_0_GF_35_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3B_0_GF_35_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3B_0_GF_35_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF3B_0_GF_35_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_GF4A_0
#define ISP_DM_FILTER_GF4A_0                    _MK_ADDR_CONST(0xee)
#define ISP_DM_FILTER_GF4A_0_SELWRE                     0x0
#define ISP_DM_FILTER_GF4A_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_GF4A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4A_0_READ_MASK                  _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_GF4A_0_WRITE_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_GF4A_0_GF_41_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_GF4A_0_GF_41_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF4A_0_GF_41_SHIFT)
#define ISP_DM_FILTER_GF4A_0_GF_41_RANGE                        9:1
#define ISP_DM_FILTER_GF4A_0_GF_41_WOFFSET                      0x0
#define ISP_DM_FILTER_GF4A_0_GF_41_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4A_0_GF_41_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4A_0_GF_41_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4A_0_GF_41_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_GF4A_0_GF_42_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_GF4A_0_GF_42_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF4A_0_GF_42_SHIFT)
#define ISP_DM_FILTER_GF4A_0_GF_42_RANGE                        19:11
#define ISP_DM_FILTER_GF4A_0_GF_42_WOFFSET                      0x0
#define ISP_DM_FILTER_GF4A_0_GF_42_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4A_0_GF_42_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4A_0_GF_42_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4A_0_GF_42_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_GF4A_0_GF_43_SHIFT                        _MK_SHIFT_CONST(21)
#define ISP_DM_FILTER_GF4A_0_GF_43_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF4A_0_GF_43_SHIFT)
#define ISP_DM_FILTER_GF4A_0_GF_43_RANGE                        29:21
#define ISP_DM_FILTER_GF4A_0_GF_43_WOFFSET                      0x0
#define ISP_DM_FILTER_GF4A_0_GF_43_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4A_0_GF_43_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4A_0_GF_43_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4A_0_GF_43_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_GF4B_0
#define ISP_DM_FILTER_GF4B_0                    _MK_ADDR_CONST(0xef)
#define ISP_DM_FILTER_GF4B_0_SELWRE                     0x0
#define ISP_DM_FILTER_GF4B_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_GF4B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4B_0_READ_MASK                  _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_GF4B_0_WRITE_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_GF4B_0_GF_44_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_GF4B_0_GF_44_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF4B_0_GF_44_SHIFT)
#define ISP_DM_FILTER_GF4B_0_GF_44_RANGE                        9:1
#define ISP_DM_FILTER_GF4B_0_GF_44_WOFFSET                      0x0
#define ISP_DM_FILTER_GF4B_0_GF_44_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4B_0_GF_44_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4B_0_GF_44_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4B_0_GF_44_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_GF4B_0_GF_45_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_GF4B_0_GF_45_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF4B_0_GF_45_SHIFT)
#define ISP_DM_FILTER_GF4B_0_GF_45_RANGE                        19:11
#define ISP_DM_FILTER_GF4B_0_GF_45_WOFFSET                      0x0
#define ISP_DM_FILTER_GF4B_0_GF_45_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4B_0_GF_45_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4B_0_GF_45_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF4B_0_GF_45_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_GF5A_0
#define ISP_DM_FILTER_GF5A_0                    _MK_ADDR_CONST(0xf0)
#define ISP_DM_FILTER_GF5A_0_SELWRE                     0x0
#define ISP_DM_FILTER_GF5A_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_GF5A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5A_0_READ_MASK                  _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_GF5A_0_WRITE_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_GF5A_0_GF_51_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_GF5A_0_GF_51_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF5A_0_GF_51_SHIFT)
#define ISP_DM_FILTER_GF5A_0_GF_51_RANGE                        9:1
#define ISP_DM_FILTER_GF5A_0_GF_51_WOFFSET                      0x0
#define ISP_DM_FILTER_GF5A_0_GF_51_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5A_0_GF_51_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5A_0_GF_51_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5A_0_GF_51_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_GF5A_0_GF_52_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_GF5A_0_GF_52_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF5A_0_GF_52_SHIFT)
#define ISP_DM_FILTER_GF5A_0_GF_52_RANGE                        19:11
#define ISP_DM_FILTER_GF5A_0_GF_52_WOFFSET                      0x0
#define ISP_DM_FILTER_GF5A_0_GF_52_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5A_0_GF_52_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5A_0_GF_52_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5A_0_GF_52_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_GF5A_0_GF_53_SHIFT                        _MK_SHIFT_CONST(21)
#define ISP_DM_FILTER_GF5A_0_GF_53_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF5A_0_GF_53_SHIFT)
#define ISP_DM_FILTER_GF5A_0_GF_53_RANGE                        29:21
#define ISP_DM_FILTER_GF5A_0_GF_53_WOFFSET                      0x0
#define ISP_DM_FILTER_GF5A_0_GF_53_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5A_0_GF_53_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5A_0_GF_53_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5A_0_GF_53_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_GF5B_0
#define ISP_DM_FILTER_GF5B_0                    _MK_ADDR_CONST(0xf1)
#define ISP_DM_FILTER_GF5B_0_SELWRE                     0x0
#define ISP_DM_FILTER_GF5B_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_GF5B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5B_0_READ_MASK                  _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_GF5B_0_WRITE_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_GF5B_0_GF_54_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_GF5B_0_GF_54_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF5B_0_GF_54_SHIFT)
#define ISP_DM_FILTER_GF5B_0_GF_54_RANGE                        9:1
#define ISP_DM_FILTER_GF5B_0_GF_54_WOFFSET                      0x0
#define ISP_DM_FILTER_GF5B_0_GF_54_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5B_0_GF_54_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5B_0_GF_54_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5B_0_GF_54_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_GF5B_0_GF_55_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_GF5B_0_GF_55_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_GF5B_0_GF_55_SHIFT)
#define ISP_DM_FILTER_GF5B_0_GF_55_RANGE                        19:11
#define ISP_DM_FILTER_GF5B_0_GF_55_WOFFSET                      0x0
#define ISP_DM_FILTER_GF5B_0_GF_55_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5B_0_GF_55_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5B_0_GF_55_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_GF5B_0_GF_55_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIR1A_0
#define ISP_DM_INTERP_GIR1A_0                   _MK_ADDR_CONST(0xf2)
#define ISP_DM_INTERP_GIR1A_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIR1A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIR1A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIR1A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIR1A_0_GIR_11_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIR1A_0_GIR_11_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR1A_0_GIR_11_SHIFT)
#define ISP_DM_INTERP_GIR1A_0_GIR_11_RANGE                      9:1
#define ISP_DM_INTERP_GIR1A_0_GIR_11_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR1A_0_GIR_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1A_0_GIR_11_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1A_0_GIR_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1A_0_GIR_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIR1A_0_GIR_12_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIR1A_0_GIR_12_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR1A_0_GIR_12_SHIFT)
#define ISP_DM_INTERP_GIR1A_0_GIR_12_RANGE                      19:11
#define ISP_DM_INTERP_GIR1A_0_GIR_12_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR1A_0_GIR_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1A_0_GIR_12_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1A_0_GIR_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1A_0_GIR_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIR1A_0_GIR_13_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_GIR1A_0_GIR_13_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR1A_0_GIR_13_SHIFT)
#define ISP_DM_INTERP_GIR1A_0_GIR_13_RANGE                      29:21
#define ISP_DM_INTERP_GIR1A_0_GIR_13_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR1A_0_GIR_13_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1A_0_GIR_13_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1A_0_GIR_13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1A_0_GIR_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIR1B_0
#define ISP_DM_INTERP_GIR1B_0                   _MK_ADDR_CONST(0xf3)
#define ISP_DM_INTERP_GIR1B_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIR1B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIR1B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIR1B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIR1B_0_GIR_14_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIR1B_0_GIR_14_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR1B_0_GIR_14_SHIFT)
#define ISP_DM_INTERP_GIR1B_0_GIR_14_RANGE                      9:1
#define ISP_DM_INTERP_GIR1B_0_GIR_14_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR1B_0_GIR_14_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1B_0_GIR_14_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1B_0_GIR_14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1B_0_GIR_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIR1B_0_GIR_15_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIR1B_0_GIR_15_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR1B_0_GIR_15_SHIFT)
#define ISP_DM_INTERP_GIR1B_0_GIR_15_RANGE                      19:11
#define ISP_DM_INTERP_GIR1B_0_GIR_15_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR1B_0_GIR_15_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1B_0_GIR_15_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1B_0_GIR_15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR1B_0_GIR_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIR2A_0
#define ISP_DM_INTERP_GIR2A_0                   _MK_ADDR_CONST(0xf4)
#define ISP_DM_INTERP_GIR2A_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIR2A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIR2A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIR2A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIR2A_0_GIR_21_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIR2A_0_GIR_21_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR2A_0_GIR_21_SHIFT)
#define ISP_DM_INTERP_GIR2A_0_GIR_21_RANGE                      9:1
#define ISP_DM_INTERP_GIR2A_0_GIR_21_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR2A_0_GIR_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2A_0_GIR_21_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2A_0_GIR_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2A_0_GIR_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIR2A_0_GIR_22_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIR2A_0_GIR_22_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR2A_0_GIR_22_SHIFT)
#define ISP_DM_INTERP_GIR2A_0_GIR_22_RANGE                      19:11
#define ISP_DM_INTERP_GIR2A_0_GIR_22_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR2A_0_GIR_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2A_0_GIR_22_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2A_0_GIR_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2A_0_GIR_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIR2A_0_GIR_23_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_GIR2A_0_GIR_23_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR2A_0_GIR_23_SHIFT)
#define ISP_DM_INTERP_GIR2A_0_GIR_23_RANGE                      29:21
#define ISP_DM_INTERP_GIR2A_0_GIR_23_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR2A_0_GIR_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2A_0_GIR_23_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2A_0_GIR_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2A_0_GIR_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIR2B_0
#define ISP_DM_INTERP_GIR2B_0                   _MK_ADDR_CONST(0xf5)
#define ISP_DM_INTERP_GIR2B_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIR2B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIR2B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIR2B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIR2B_0_GIR_24_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIR2B_0_GIR_24_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR2B_0_GIR_24_SHIFT)
#define ISP_DM_INTERP_GIR2B_0_GIR_24_RANGE                      9:1
#define ISP_DM_INTERP_GIR2B_0_GIR_24_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR2B_0_GIR_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2B_0_GIR_24_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2B_0_GIR_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2B_0_GIR_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIR2B_0_GIR_25_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIR2B_0_GIR_25_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR2B_0_GIR_25_SHIFT)
#define ISP_DM_INTERP_GIR2B_0_GIR_25_RANGE                      19:11
#define ISP_DM_INTERP_GIR2B_0_GIR_25_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR2B_0_GIR_25_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2B_0_GIR_25_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2B_0_GIR_25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR2B_0_GIR_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIR3A_0
#define ISP_DM_INTERP_GIR3A_0                   _MK_ADDR_CONST(0xf6)
#define ISP_DM_INTERP_GIR3A_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIR3A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIR3A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIR3A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIR3A_0_GIR_31_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIR3A_0_GIR_31_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR3A_0_GIR_31_SHIFT)
#define ISP_DM_INTERP_GIR3A_0_GIR_31_RANGE                      9:1
#define ISP_DM_INTERP_GIR3A_0_GIR_31_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR3A_0_GIR_31_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3A_0_GIR_31_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3A_0_GIR_31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3A_0_GIR_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIR3A_0_GIR_32_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIR3A_0_GIR_32_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR3A_0_GIR_32_SHIFT)
#define ISP_DM_INTERP_GIR3A_0_GIR_32_RANGE                      19:11
#define ISP_DM_INTERP_GIR3A_0_GIR_32_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR3A_0_GIR_32_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3A_0_GIR_32_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3A_0_GIR_32_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3A_0_GIR_32_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIR3A_0_GIR_33_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_GIR3A_0_GIR_33_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR3A_0_GIR_33_SHIFT)
#define ISP_DM_INTERP_GIR3A_0_GIR_33_RANGE                      29:21
#define ISP_DM_INTERP_GIR3A_0_GIR_33_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR3A_0_GIR_33_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3A_0_GIR_33_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3A_0_GIR_33_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3A_0_GIR_33_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIR3B_0
#define ISP_DM_INTERP_GIR3B_0                   _MK_ADDR_CONST(0xf7)
#define ISP_DM_INTERP_GIR3B_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIR3B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIR3B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIR3B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIR3B_0_GIR_34_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIR3B_0_GIR_34_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR3B_0_GIR_34_SHIFT)
#define ISP_DM_INTERP_GIR3B_0_GIR_34_RANGE                      9:1
#define ISP_DM_INTERP_GIR3B_0_GIR_34_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR3B_0_GIR_34_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3B_0_GIR_34_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3B_0_GIR_34_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3B_0_GIR_34_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIR3B_0_GIR_35_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIR3B_0_GIR_35_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR3B_0_GIR_35_SHIFT)
#define ISP_DM_INTERP_GIR3B_0_GIR_35_RANGE                      19:11
#define ISP_DM_INTERP_GIR3B_0_GIR_35_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR3B_0_GIR_35_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3B_0_GIR_35_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3B_0_GIR_35_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR3B_0_GIR_35_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIR4A_0
#define ISP_DM_INTERP_GIR4A_0                   _MK_ADDR_CONST(0xf8)
#define ISP_DM_INTERP_GIR4A_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIR4A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIR4A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIR4A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIR4A_0_GIR_41_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIR4A_0_GIR_41_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR4A_0_GIR_41_SHIFT)
#define ISP_DM_INTERP_GIR4A_0_GIR_41_RANGE                      9:1
#define ISP_DM_INTERP_GIR4A_0_GIR_41_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR4A_0_GIR_41_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4A_0_GIR_41_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4A_0_GIR_41_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4A_0_GIR_41_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIR4A_0_GIR_42_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIR4A_0_GIR_42_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR4A_0_GIR_42_SHIFT)
#define ISP_DM_INTERP_GIR4A_0_GIR_42_RANGE                      19:11
#define ISP_DM_INTERP_GIR4A_0_GIR_42_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR4A_0_GIR_42_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4A_0_GIR_42_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4A_0_GIR_42_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4A_0_GIR_42_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIR4A_0_GIR_43_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_GIR4A_0_GIR_43_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR4A_0_GIR_43_SHIFT)
#define ISP_DM_INTERP_GIR4A_0_GIR_43_RANGE                      29:21
#define ISP_DM_INTERP_GIR4A_0_GIR_43_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR4A_0_GIR_43_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4A_0_GIR_43_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4A_0_GIR_43_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4A_0_GIR_43_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIR4B_0
#define ISP_DM_INTERP_GIR4B_0                   _MK_ADDR_CONST(0xf9)
#define ISP_DM_INTERP_GIR4B_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIR4B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIR4B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIR4B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIR4B_0_GIR_44_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIR4B_0_GIR_44_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR4B_0_GIR_44_SHIFT)
#define ISP_DM_INTERP_GIR4B_0_GIR_44_RANGE                      9:1
#define ISP_DM_INTERP_GIR4B_0_GIR_44_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR4B_0_GIR_44_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4B_0_GIR_44_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4B_0_GIR_44_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4B_0_GIR_44_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIR4B_0_GIR_45_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIR4B_0_GIR_45_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR4B_0_GIR_45_SHIFT)
#define ISP_DM_INTERP_GIR4B_0_GIR_45_RANGE                      19:11
#define ISP_DM_INTERP_GIR4B_0_GIR_45_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR4B_0_GIR_45_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4B_0_GIR_45_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4B_0_GIR_45_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR4B_0_GIR_45_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIR5A_0
#define ISP_DM_INTERP_GIR5A_0                   _MK_ADDR_CONST(0xfa)
#define ISP_DM_INTERP_GIR5A_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIR5A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIR5A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIR5A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIR5A_0_GIR_51_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIR5A_0_GIR_51_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR5A_0_GIR_51_SHIFT)
#define ISP_DM_INTERP_GIR5A_0_GIR_51_RANGE                      9:1
#define ISP_DM_INTERP_GIR5A_0_GIR_51_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR5A_0_GIR_51_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5A_0_GIR_51_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5A_0_GIR_51_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5A_0_GIR_51_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIR5A_0_GIR_52_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIR5A_0_GIR_52_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR5A_0_GIR_52_SHIFT)
#define ISP_DM_INTERP_GIR5A_0_GIR_52_RANGE                      19:11
#define ISP_DM_INTERP_GIR5A_0_GIR_52_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR5A_0_GIR_52_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5A_0_GIR_52_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5A_0_GIR_52_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5A_0_GIR_52_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIR5A_0_GIR_53_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_GIR5A_0_GIR_53_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR5A_0_GIR_53_SHIFT)
#define ISP_DM_INTERP_GIR5A_0_GIR_53_RANGE                      29:21
#define ISP_DM_INTERP_GIR5A_0_GIR_53_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR5A_0_GIR_53_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5A_0_GIR_53_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5A_0_GIR_53_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5A_0_GIR_53_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIR5B_0
#define ISP_DM_INTERP_GIR5B_0                   _MK_ADDR_CONST(0xfb)
#define ISP_DM_INTERP_GIR5B_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIR5B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIR5B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIR5B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIR5B_0_GIR_54_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIR5B_0_GIR_54_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR5B_0_GIR_54_SHIFT)
#define ISP_DM_INTERP_GIR5B_0_GIR_54_RANGE                      9:1
#define ISP_DM_INTERP_GIR5B_0_GIR_54_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR5B_0_GIR_54_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5B_0_GIR_54_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5B_0_GIR_54_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5B_0_GIR_54_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIR5B_0_GIR_55_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIR5B_0_GIR_55_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIR5B_0_GIR_55_SHIFT)
#define ISP_DM_INTERP_GIR5B_0_GIR_55_RANGE                      19:11
#define ISP_DM_INTERP_GIR5B_0_GIR_55_WOFFSET                    0x0
#define ISP_DM_INTERP_GIR5B_0_GIR_55_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5B_0_GIR_55_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5B_0_GIR_55_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIR5B_0_GIR_55_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIB1A_0
#define ISP_DM_INTERP_GIB1A_0                   _MK_ADDR_CONST(0xfc)
#define ISP_DM_INTERP_GIB1A_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIB1A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIB1A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIB1A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIB1A_0_GIB_11_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIB1A_0_GIB_11_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB1A_0_GIB_11_SHIFT)
#define ISP_DM_INTERP_GIB1A_0_GIB_11_RANGE                      9:1
#define ISP_DM_INTERP_GIB1A_0_GIB_11_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB1A_0_GIB_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1A_0_GIB_11_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1A_0_GIB_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1A_0_GIB_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIB1A_0_GIB_12_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIB1A_0_GIB_12_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB1A_0_GIB_12_SHIFT)
#define ISP_DM_INTERP_GIB1A_0_GIB_12_RANGE                      19:11
#define ISP_DM_INTERP_GIB1A_0_GIB_12_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB1A_0_GIB_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1A_0_GIB_12_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1A_0_GIB_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1A_0_GIB_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIB1A_0_GIB_13_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_GIB1A_0_GIB_13_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB1A_0_GIB_13_SHIFT)
#define ISP_DM_INTERP_GIB1A_0_GIB_13_RANGE                      29:21
#define ISP_DM_INTERP_GIB1A_0_GIB_13_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB1A_0_GIB_13_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1A_0_GIB_13_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1A_0_GIB_13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1A_0_GIB_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIB1B_0
#define ISP_DM_INTERP_GIB1B_0                   _MK_ADDR_CONST(0xfd)
#define ISP_DM_INTERP_GIB1B_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIB1B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIB1B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIB1B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIB1B_0_GIB_14_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIB1B_0_GIB_14_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB1B_0_GIB_14_SHIFT)
#define ISP_DM_INTERP_GIB1B_0_GIB_14_RANGE                      9:1
#define ISP_DM_INTERP_GIB1B_0_GIB_14_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB1B_0_GIB_14_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1B_0_GIB_14_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1B_0_GIB_14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1B_0_GIB_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIB1B_0_GIB_15_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIB1B_0_GIB_15_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB1B_0_GIB_15_SHIFT)
#define ISP_DM_INTERP_GIB1B_0_GIB_15_RANGE                      19:11
#define ISP_DM_INTERP_GIB1B_0_GIB_15_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB1B_0_GIB_15_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1B_0_GIB_15_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1B_0_GIB_15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB1B_0_GIB_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIB2A_0
#define ISP_DM_INTERP_GIB2A_0                   _MK_ADDR_CONST(0xfe)
#define ISP_DM_INTERP_GIB2A_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIB2A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIB2A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIB2A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIB2A_0_GIB_21_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIB2A_0_GIB_21_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB2A_0_GIB_21_SHIFT)
#define ISP_DM_INTERP_GIB2A_0_GIB_21_RANGE                      9:1
#define ISP_DM_INTERP_GIB2A_0_GIB_21_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB2A_0_GIB_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2A_0_GIB_21_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2A_0_GIB_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2A_0_GIB_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIB2A_0_GIB_22_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIB2A_0_GIB_22_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB2A_0_GIB_22_SHIFT)
#define ISP_DM_INTERP_GIB2A_0_GIB_22_RANGE                      19:11
#define ISP_DM_INTERP_GIB2A_0_GIB_22_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB2A_0_GIB_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2A_0_GIB_22_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2A_0_GIB_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2A_0_GIB_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIB2A_0_GIB_23_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_GIB2A_0_GIB_23_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB2A_0_GIB_23_SHIFT)
#define ISP_DM_INTERP_GIB2A_0_GIB_23_RANGE                      29:21
#define ISP_DM_INTERP_GIB2A_0_GIB_23_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB2A_0_GIB_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2A_0_GIB_23_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2A_0_GIB_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2A_0_GIB_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIB2B_0
#define ISP_DM_INTERP_GIB2B_0                   _MK_ADDR_CONST(0xff)
#define ISP_DM_INTERP_GIB2B_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIB2B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIB2B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIB2B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIB2B_0_GIB_24_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIB2B_0_GIB_24_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB2B_0_GIB_24_SHIFT)
#define ISP_DM_INTERP_GIB2B_0_GIB_24_RANGE                      9:1
#define ISP_DM_INTERP_GIB2B_0_GIB_24_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB2B_0_GIB_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2B_0_GIB_24_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2B_0_GIB_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2B_0_GIB_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIB2B_0_GIB_25_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIB2B_0_GIB_25_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB2B_0_GIB_25_SHIFT)
#define ISP_DM_INTERP_GIB2B_0_GIB_25_RANGE                      19:11
#define ISP_DM_INTERP_GIB2B_0_GIB_25_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB2B_0_GIB_25_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2B_0_GIB_25_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2B_0_GIB_25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB2B_0_GIB_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIB3A_0
#define ISP_DM_INTERP_GIB3A_0                   _MK_ADDR_CONST(0x100)
#define ISP_DM_INTERP_GIB3A_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIB3A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIB3A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIB3A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIB3A_0_GIB_31_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIB3A_0_GIB_31_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB3A_0_GIB_31_SHIFT)
#define ISP_DM_INTERP_GIB3A_0_GIB_31_RANGE                      9:1
#define ISP_DM_INTERP_GIB3A_0_GIB_31_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB3A_0_GIB_31_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3A_0_GIB_31_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3A_0_GIB_31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3A_0_GIB_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIB3A_0_GIB_32_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIB3A_0_GIB_32_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB3A_0_GIB_32_SHIFT)
#define ISP_DM_INTERP_GIB3A_0_GIB_32_RANGE                      19:11
#define ISP_DM_INTERP_GIB3A_0_GIB_32_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB3A_0_GIB_32_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3A_0_GIB_32_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3A_0_GIB_32_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3A_0_GIB_32_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIB3A_0_GIB_33_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_GIB3A_0_GIB_33_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB3A_0_GIB_33_SHIFT)
#define ISP_DM_INTERP_GIB3A_0_GIB_33_RANGE                      29:21
#define ISP_DM_INTERP_GIB3A_0_GIB_33_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB3A_0_GIB_33_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3A_0_GIB_33_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3A_0_GIB_33_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3A_0_GIB_33_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIB3B_0
#define ISP_DM_INTERP_GIB3B_0                   _MK_ADDR_CONST(0x101)
#define ISP_DM_INTERP_GIB3B_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIB3B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIB3B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIB3B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIB3B_0_GIB_34_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIB3B_0_GIB_34_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB3B_0_GIB_34_SHIFT)
#define ISP_DM_INTERP_GIB3B_0_GIB_34_RANGE                      9:1
#define ISP_DM_INTERP_GIB3B_0_GIB_34_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB3B_0_GIB_34_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3B_0_GIB_34_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3B_0_GIB_34_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3B_0_GIB_34_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIB3B_0_GIB_35_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIB3B_0_GIB_35_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB3B_0_GIB_35_SHIFT)
#define ISP_DM_INTERP_GIB3B_0_GIB_35_RANGE                      19:11
#define ISP_DM_INTERP_GIB3B_0_GIB_35_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB3B_0_GIB_35_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3B_0_GIB_35_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3B_0_GIB_35_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB3B_0_GIB_35_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIB4A_0
#define ISP_DM_INTERP_GIB4A_0                   _MK_ADDR_CONST(0x102)
#define ISP_DM_INTERP_GIB4A_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIB4A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIB4A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIB4A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIB4A_0_GIB_41_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIB4A_0_GIB_41_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB4A_0_GIB_41_SHIFT)
#define ISP_DM_INTERP_GIB4A_0_GIB_41_RANGE                      9:1
#define ISP_DM_INTERP_GIB4A_0_GIB_41_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB4A_0_GIB_41_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4A_0_GIB_41_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4A_0_GIB_41_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4A_0_GIB_41_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIB4A_0_GIB_42_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIB4A_0_GIB_42_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB4A_0_GIB_42_SHIFT)
#define ISP_DM_INTERP_GIB4A_0_GIB_42_RANGE                      19:11
#define ISP_DM_INTERP_GIB4A_0_GIB_42_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB4A_0_GIB_42_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4A_0_GIB_42_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4A_0_GIB_42_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4A_0_GIB_42_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIB4A_0_GIB_43_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_GIB4A_0_GIB_43_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB4A_0_GIB_43_SHIFT)
#define ISP_DM_INTERP_GIB4A_0_GIB_43_RANGE                      29:21
#define ISP_DM_INTERP_GIB4A_0_GIB_43_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB4A_0_GIB_43_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4A_0_GIB_43_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4A_0_GIB_43_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4A_0_GIB_43_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIB4B_0
#define ISP_DM_INTERP_GIB4B_0                   _MK_ADDR_CONST(0x103)
#define ISP_DM_INTERP_GIB4B_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIB4B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIB4B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIB4B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIB4B_0_GIB_44_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIB4B_0_GIB_44_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB4B_0_GIB_44_SHIFT)
#define ISP_DM_INTERP_GIB4B_0_GIB_44_RANGE                      9:1
#define ISP_DM_INTERP_GIB4B_0_GIB_44_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB4B_0_GIB_44_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4B_0_GIB_44_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4B_0_GIB_44_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4B_0_GIB_44_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIB4B_0_GIB_45_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIB4B_0_GIB_45_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB4B_0_GIB_45_SHIFT)
#define ISP_DM_INTERP_GIB4B_0_GIB_45_RANGE                      19:11
#define ISP_DM_INTERP_GIB4B_0_GIB_45_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB4B_0_GIB_45_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4B_0_GIB_45_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4B_0_GIB_45_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB4B_0_GIB_45_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIB5A_0
#define ISP_DM_INTERP_GIB5A_0                   _MK_ADDR_CONST(0x104)
#define ISP_DM_INTERP_GIB5A_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIB5A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIB5A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIB5A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_GIB5A_0_GIB_51_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIB5A_0_GIB_51_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB5A_0_GIB_51_SHIFT)
#define ISP_DM_INTERP_GIB5A_0_GIB_51_RANGE                      9:1
#define ISP_DM_INTERP_GIB5A_0_GIB_51_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB5A_0_GIB_51_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5A_0_GIB_51_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5A_0_GIB_51_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5A_0_GIB_51_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIB5A_0_GIB_52_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIB5A_0_GIB_52_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB5A_0_GIB_52_SHIFT)
#define ISP_DM_INTERP_GIB5A_0_GIB_52_RANGE                      19:11
#define ISP_DM_INTERP_GIB5A_0_GIB_52_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB5A_0_GIB_52_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5A_0_GIB_52_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5A_0_GIB_52_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5A_0_GIB_52_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIB5A_0_GIB_53_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_GIB5A_0_GIB_53_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB5A_0_GIB_53_SHIFT)
#define ISP_DM_INTERP_GIB5A_0_GIB_53_RANGE                      29:21
#define ISP_DM_INTERP_GIB5A_0_GIB_53_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB5A_0_GIB_53_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5A_0_GIB_53_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5A_0_GIB_53_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5A_0_GIB_53_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_GIB5B_0
#define ISP_DM_INTERP_GIB5B_0                   _MK_ADDR_CONST(0x105)
#define ISP_DM_INTERP_GIB5B_0_SELWRE                    0x0
#define ISP_DM_INTERP_GIB5B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_GIB5B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIB5B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_GIB5B_0_GIB_54_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_GIB5B_0_GIB_54_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB5B_0_GIB_54_SHIFT)
#define ISP_DM_INTERP_GIB5B_0_GIB_54_RANGE                      9:1
#define ISP_DM_INTERP_GIB5B_0_GIB_54_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB5B_0_GIB_54_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5B_0_GIB_54_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5B_0_GIB_54_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5B_0_GIB_54_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_GIB5B_0_GIB_55_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_GIB5B_0_GIB_55_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_GIB5B_0_GIB_55_SHIFT)
#define ISP_DM_INTERP_GIB5B_0_GIB_55_RANGE                      19:11
#define ISP_DM_INTERP_GIB5B_0_GIB_55_WOFFSET                    0x0
#define ISP_DM_INTERP_GIB5B_0_GIB_55_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5B_0_GIB_55_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5B_0_GIB_55_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_GIB5B_0_GIB_55_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_BF1A_0
#define ISP_DM_FILTER_BF1A_0                    _MK_ADDR_CONST(0x106)
#define ISP_DM_FILTER_BF1A_0_SELWRE                     0x0
#define ISP_DM_FILTER_BF1A_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_BF1A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1A_0_READ_MASK                  _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_BF1A_0_WRITE_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_BF1A_0_BF_11_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_BF1A_0_BF_11_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF1A_0_BF_11_SHIFT)
#define ISP_DM_FILTER_BF1A_0_BF_11_RANGE                        9:1
#define ISP_DM_FILTER_BF1A_0_BF_11_WOFFSET                      0x0
#define ISP_DM_FILTER_BF1A_0_BF_11_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1A_0_BF_11_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1A_0_BF_11_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1A_0_BF_11_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_BF1A_0_BF_12_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_BF1A_0_BF_12_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF1A_0_BF_12_SHIFT)
#define ISP_DM_FILTER_BF1A_0_BF_12_RANGE                        19:11
#define ISP_DM_FILTER_BF1A_0_BF_12_WOFFSET                      0x0
#define ISP_DM_FILTER_BF1A_0_BF_12_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1A_0_BF_12_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1A_0_BF_12_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1A_0_BF_12_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_BF1A_0_BF_13_SHIFT                        _MK_SHIFT_CONST(21)
#define ISP_DM_FILTER_BF1A_0_BF_13_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF1A_0_BF_13_SHIFT)
#define ISP_DM_FILTER_BF1A_0_BF_13_RANGE                        29:21
#define ISP_DM_FILTER_BF1A_0_BF_13_WOFFSET                      0x0
#define ISP_DM_FILTER_BF1A_0_BF_13_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1A_0_BF_13_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1A_0_BF_13_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1A_0_BF_13_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_BF1B_0
#define ISP_DM_FILTER_BF1B_0                    _MK_ADDR_CONST(0x107)
#define ISP_DM_FILTER_BF1B_0_SELWRE                     0x0
#define ISP_DM_FILTER_BF1B_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_BF1B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1B_0_READ_MASK                  _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_BF1B_0_WRITE_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_BF1B_0_BF_14_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_BF1B_0_BF_14_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF1B_0_BF_14_SHIFT)
#define ISP_DM_FILTER_BF1B_0_BF_14_RANGE                        9:1
#define ISP_DM_FILTER_BF1B_0_BF_14_WOFFSET                      0x0
#define ISP_DM_FILTER_BF1B_0_BF_14_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1B_0_BF_14_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1B_0_BF_14_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1B_0_BF_14_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_BF1B_0_BF_15_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_BF1B_0_BF_15_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF1B_0_BF_15_SHIFT)
#define ISP_DM_FILTER_BF1B_0_BF_15_RANGE                        19:11
#define ISP_DM_FILTER_BF1B_0_BF_15_WOFFSET                      0x0
#define ISP_DM_FILTER_BF1B_0_BF_15_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1B_0_BF_15_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1B_0_BF_15_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF1B_0_BF_15_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_BF2A_0
#define ISP_DM_FILTER_BF2A_0                    _MK_ADDR_CONST(0x108)
#define ISP_DM_FILTER_BF2A_0_SELWRE                     0x0
#define ISP_DM_FILTER_BF2A_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_BF2A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2A_0_READ_MASK                  _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_BF2A_0_WRITE_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_BF2A_0_BF_21_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_BF2A_0_BF_21_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF2A_0_BF_21_SHIFT)
#define ISP_DM_FILTER_BF2A_0_BF_21_RANGE                        9:1
#define ISP_DM_FILTER_BF2A_0_BF_21_WOFFSET                      0x0
#define ISP_DM_FILTER_BF2A_0_BF_21_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2A_0_BF_21_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2A_0_BF_21_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2A_0_BF_21_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_BF2A_0_BF_22_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_BF2A_0_BF_22_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF2A_0_BF_22_SHIFT)
#define ISP_DM_FILTER_BF2A_0_BF_22_RANGE                        19:11
#define ISP_DM_FILTER_BF2A_0_BF_22_WOFFSET                      0x0
#define ISP_DM_FILTER_BF2A_0_BF_22_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2A_0_BF_22_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2A_0_BF_22_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2A_0_BF_22_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_BF2A_0_BF_23_SHIFT                        _MK_SHIFT_CONST(21)
#define ISP_DM_FILTER_BF2A_0_BF_23_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF2A_0_BF_23_SHIFT)
#define ISP_DM_FILTER_BF2A_0_BF_23_RANGE                        29:21
#define ISP_DM_FILTER_BF2A_0_BF_23_WOFFSET                      0x0
#define ISP_DM_FILTER_BF2A_0_BF_23_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2A_0_BF_23_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2A_0_BF_23_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2A_0_BF_23_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_BF2B_0
#define ISP_DM_FILTER_BF2B_0                    _MK_ADDR_CONST(0x109)
#define ISP_DM_FILTER_BF2B_0_SELWRE                     0x0
#define ISP_DM_FILTER_BF2B_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_BF2B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2B_0_READ_MASK                  _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_BF2B_0_WRITE_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_BF2B_0_BF_24_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_BF2B_0_BF_24_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF2B_0_BF_24_SHIFT)
#define ISP_DM_FILTER_BF2B_0_BF_24_RANGE                        9:1
#define ISP_DM_FILTER_BF2B_0_BF_24_WOFFSET                      0x0
#define ISP_DM_FILTER_BF2B_0_BF_24_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2B_0_BF_24_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2B_0_BF_24_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2B_0_BF_24_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_BF2B_0_BF_25_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_BF2B_0_BF_25_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF2B_0_BF_25_SHIFT)
#define ISP_DM_FILTER_BF2B_0_BF_25_RANGE                        19:11
#define ISP_DM_FILTER_BF2B_0_BF_25_WOFFSET                      0x0
#define ISP_DM_FILTER_BF2B_0_BF_25_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2B_0_BF_25_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2B_0_BF_25_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF2B_0_BF_25_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_BF3A_0
#define ISP_DM_FILTER_BF3A_0                    _MK_ADDR_CONST(0x10a)
#define ISP_DM_FILTER_BF3A_0_SELWRE                     0x0
#define ISP_DM_FILTER_BF3A_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_BF3A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3A_0_READ_MASK                  _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_BF3A_0_WRITE_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_BF3A_0_BF_31_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_BF3A_0_BF_31_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF3A_0_BF_31_SHIFT)
#define ISP_DM_FILTER_BF3A_0_BF_31_RANGE                        9:1
#define ISP_DM_FILTER_BF3A_0_BF_31_WOFFSET                      0x0
#define ISP_DM_FILTER_BF3A_0_BF_31_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3A_0_BF_31_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3A_0_BF_31_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3A_0_BF_31_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_BF3A_0_BF_32_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_BF3A_0_BF_32_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF3A_0_BF_32_SHIFT)
#define ISP_DM_FILTER_BF3A_0_BF_32_RANGE                        19:11
#define ISP_DM_FILTER_BF3A_0_BF_32_WOFFSET                      0x0
#define ISP_DM_FILTER_BF3A_0_BF_32_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3A_0_BF_32_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3A_0_BF_32_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3A_0_BF_32_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_BF3A_0_BF_33_SHIFT                        _MK_SHIFT_CONST(21)
#define ISP_DM_FILTER_BF3A_0_BF_33_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF3A_0_BF_33_SHIFT)
#define ISP_DM_FILTER_BF3A_0_BF_33_RANGE                        29:21
#define ISP_DM_FILTER_BF3A_0_BF_33_WOFFSET                      0x0
#define ISP_DM_FILTER_BF3A_0_BF_33_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3A_0_BF_33_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3A_0_BF_33_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3A_0_BF_33_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_BF3B_0
#define ISP_DM_FILTER_BF3B_0                    _MK_ADDR_CONST(0x10b)
#define ISP_DM_FILTER_BF3B_0_SELWRE                     0x0
#define ISP_DM_FILTER_BF3B_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_BF3B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3B_0_READ_MASK                  _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_BF3B_0_WRITE_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_BF3B_0_BF_34_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_BF3B_0_BF_34_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF3B_0_BF_34_SHIFT)
#define ISP_DM_FILTER_BF3B_0_BF_34_RANGE                        9:1
#define ISP_DM_FILTER_BF3B_0_BF_34_WOFFSET                      0x0
#define ISP_DM_FILTER_BF3B_0_BF_34_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3B_0_BF_34_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3B_0_BF_34_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3B_0_BF_34_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_BF3B_0_BF_35_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_BF3B_0_BF_35_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF3B_0_BF_35_SHIFT)
#define ISP_DM_FILTER_BF3B_0_BF_35_RANGE                        19:11
#define ISP_DM_FILTER_BF3B_0_BF_35_WOFFSET                      0x0
#define ISP_DM_FILTER_BF3B_0_BF_35_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3B_0_BF_35_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3B_0_BF_35_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF3B_0_BF_35_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_BF4A_0
#define ISP_DM_FILTER_BF4A_0                    _MK_ADDR_CONST(0x10c)
#define ISP_DM_FILTER_BF4A_0_SELWRE                     0x0
#define ISP_DM_FILTER_BF4A_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_BF4A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4A_0_READ_MASK                  _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_BF4A_0_WRITE_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_BF4A_0_BF_41_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_BF4A_0_BF_41_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF4A_0_BF_41_SHIFT)
#define ISP_DM_FILTER_BF4A_0_BF_41_RANGE                        9:1
#define ISP_DM_FILTER_BF4A_0_BF_41_WOFFSET                      0x0
#define ISP_DM_FILTER_BF4A_0_BF_41_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4A_0_BF_41_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4A_0_BF_41_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4A_0_BF_41_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_BF4A_0_BF_42_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_BF4A_0_BF_42_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF4A_0_BF_42_SHIFT)
#define ISP_DM_FILTER_BF4A_0_BF_42_RANGE                        19:11
#define ISP_DM_FILTER_BF4A_0_BF_42_WOFFSET                      0x0
#define ISP_DM_FILTER_BF4A_0_BF_42_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4A_0_BF_42_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4A_0_BF_42_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4A_0_BF_42_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_BF4A_0_BF_43_SHIFT                        _MK_SHIFT_CONST(21)
#define ISP_DM_FILTER_BF4A_0_BF_43_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF4A_0_BF_43_SHIFT)
#define ISP_DM_FILTER_BF4A_0_BF_43_RANGE                        29:21
#define ISP_DM_FILTER_BF4A_0_BF_43_WOFFSET                      0x0
#define ISP_DM_FILTER_BF4A_0_BF_43_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4A_0_BF_43_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4A_0_BF_43_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4A_0_BF_43_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_BF4B_0
#define ISP_DM_FILTER_BF4B_0                    _MK_ADDR_CONST(0x10d)
#define ISP_DM_FILTER_BF4B_0_SELWRE                     0x0
#define ISP_DM_FILTER_BF4B_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_BF4B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4B_0_READ_MASK                  _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_BF4B_0_WRITE_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_BF4B_0_BF_44_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_BF4B_0_BF_44_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF4B_0_BF_44_SHIFT)
#define ISP_DM_FILTER_BF4B_0_BF_44_RANGE                        9:1
#define ISP_DM_FILTER_BF4B_0_BF_44_WOFFSET                      0x0
#define ISP_DM_FILTER_BF4B_0_BF_44_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4B_0_BF_44_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4B_0_BF_44_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4B_0_BF_44_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_BF4B_0_BF_45_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_BF4B_0_BF_45_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF4B_0_BF_45_SHIFT)
#define ISP_DM_FILTER_BF4B_0_BF_45_RANGE                        19:11
#define ISP_DM_FILTER_BF4B_0_BF_45_WOFFSET                      0x0
#define ISP_DM_FILTER_BF4B_0_BF_45_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4B_0_BF_45_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4B_0_BF_45_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF4B_0_BF_45_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_BF5A_0
#define ISP_DM_FILTER_BF5A_0                    _MK_ADDR_CONST(0x10e)
#define ISP_DM_FILTER_BF5A_0_SELWRE                     0x0
#define ISP_DM_FILTER_BF5A_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_BF5A_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5A_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5A_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5A_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5A_0_READ_MASK                  _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_BF5A_0_WRITE_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_FILTER_BF5A_0_BF_51_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_BF5A_0_BF_51_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF5A_0_BF_51_SHIFT)
#define ISP_DM_FILTER_BF5A_0_BF_51_RANGE                        9:1
#define ISP_DM_FILTER_BF5A_0_BF_51_WOFFSET                      0x0
#define ISP_DM_FILTER_BF5A_0_BF_51_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5A_0_BF_51_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5A_0_BF_51_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5A_0_BF_51_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_BF5A_0_BF_52_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_BF5A_0_BF_52_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF5A_0_BF_52_SHIFT)
#define ISP_DM_FILTER_BF5A_0_BF_52_RANGE                        19:11
#define ISP_DM_FILTER_BF5A_0_BF_52_WOFFSET                      0x0
#define ISP_DM_FILTER_BF5A_0_BF_52_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5A_0_BF_52_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5A_0_BF_52_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5A_0_BF_52_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_BF5A_0_BF_53_SHIFT                        _MK_SHIFT_CONST(21)
#define ISP_DM_FILTER_BF5A_0_BF_53_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF5A_0_BF_53_SHIFT)
#define ISP_DM_FILTER_BF5A_0_BF_53_RANGE                        29:21
#define ISP_DM_FILTER_BF5A_0_BF_53_WOFFSET                      0x0
#define ISP_DM_FILTER_BF5A_0_BF_53_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5A_0_BF_53_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5A_0_BF_53_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5A_0_BF_53_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_FILTER_BF5B_0
#define ISP_DM_FILTER_BF5B_0                    _MK_ADDR_CONST(0x10f)
#define ISP_DM_FILTER_BF5B_0_SELWRE                     0x0
#define ISP_DM_FILTER_BF5B_0_WORD_COUNT                         0x1
#define ISP_DM_FILTER_BF5B_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5B_0_RESET_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5B_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5B_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5B_0_READ_MASK                  _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_BF5B_0_WRITE_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_FILTER_BF5B_0_BF_54_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_DM_FILTER_BF5B_0_BF_54_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF5B_0_BF_54_SHIFT)
#define ISP_DM_FILTER_BF5B_0_BF_54_RANGE                        9:1
#define ISP_DM_FILTER_BF5B_0_BF_54_WOFFSET                      0x0
#define ISP_DM_FILTER_BF5B_0_BF_54_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5B_0_BF_54_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5B_0_BF_54_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5B_0_BF_54_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_DM_FILTER_BF5B_0_BF_55_SHIFT                        _MK_SHIFT_CONST(11)
#define ISP_DM_FILTER_BF5B_0_BF_55_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_DM_FILTER_BF5B_0_BF_55_SHIFT)
#define ISP_DM_FILTER_BF5B_0_BF_55_RANGE                        19:11
#define ISP_DM_FILTER_BF5B_0_BF_55_WOFFSET                      0x0
#define ISP_DM_FILTER_BF5B_0_BF_55_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5B_0_BF_55_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5B_0_BF_55_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_DM_FILTER_BF5B_0_BF_55_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIG1A_0
#define ISP_DM_INTERP_BIG1A_0                   _MK_ADDR_CONST(0x110)
#define ISP_DM_INTERP_BIG1A_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIG1A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIG1A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIG1A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIG1A_0_BIG_11_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIG1A_0_BIG_11_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG1A_0_BIG_11_SHIFT)
#define ISP_DM_INTERP_BIG1A_0_BIG_11_RANGE                      9:1
#define ISP_DM_INTERP_BIG1A_0_BIG_11_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG1A_0_BIG_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1A_0_BIG_11_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1A_0_BIG_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1A_0_BIG_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIG1A_0_BIG_12_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIG1A_0_BIG_12_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG1A_0_BIG_12_SHIFT)
#define ISP_DM_INTERP_BIG1A_0_BIG_12_RANGE                      19:11
#define ISP_DM_INTERP_BIG1A_0_BIG_12_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG1A_0_BIG_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1A_0_BIG_12_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1A_0_BIG_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1A_0_BIG_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIG1A_0_BIG_13_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_BIG1A_0_BIG_13_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG1A_0_BIG_13_SHIFT)
#define ISP_DM_INTERP_BIG1A_0_BIG_13_RANGE                      29:21
#define ISP_DM_INTERP_BIG1A_0_BIG_13_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG1A_0_BIG_13_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1A_0_BIG_13_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1A_0_BIG_13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1A_0_BIG_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIG1B_0
#define ISP_DM_INTERP_BIG1B_0                   _MK_ADDR_CONST(0x111)
#define ISP_DM_INTERP_BIG1B_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIG1B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIG1B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIG1B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIG1B_0_BIG_14_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIG1B_0_BIG_14_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG1B_0_BIG_14_SHIFT)
#define ISP_DM_INTERP_BIG1B_0_BIG_14_RANGE                      9:1
#define ISP_DM_INTERP_BIG1B_0_BIG_14_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG1B_0_BIG_14_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1B_0_BIG_14_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1B_0_BIG_14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1B_0_BIG_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIG1B_0_BIG_15_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIG1B_0_BIG_15_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG1B_0_BIG_15_SHIFT)
#define ISP_DM_INTERP_BIG1B_0_BIG_15_RANGE                      19:11
#define ISP_DM_INTERP_BIG1B_0_BIG_15_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG1B_0_BIG_15_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1B_0_BIG_15_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1B_0_BIG_15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG1B_0_BIG_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIG2A_0
#define ISP_DM_INTERP_BIG2A_0                   _MK_ADDR_CONST(0x112)
#define ISP_DM_INTERP_BIG2A_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIG2A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIG2A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIG2A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIG2A_0_BIG_21_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIG2A_0_BIG_21_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG2A_0_BIG_21_SHIFT)
#define ISP_DM_INTERP_BIG2A_0_BIG_21_RANGE                      9:1
#define ISP_DM_INTERP_BIG2A_0_BIG_21_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG2A_0_BIG_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2A_0_BIG_21_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2A_0_BIG_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2A_0_BIG_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIG2A_0_BIG_22_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIG2A_0_BIG_22_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG2A_0_BIG_22_SHIFT)
#define ISP_DM_INTERP_BIG2A_0_BIG_22_RANGE                      19:11
#define ISP_DM_INTERP_BIG2A_0_BIG_22_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG2A_0_BIG_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2A_0_BIG_22_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2A_0_BIG_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2A_0_BIG_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIG2A_0_BIG_23_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_BIG2A_0_BIG_23_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG2A_0_BIG_23_SHIFT)
#define ISP_DM_INTERP_BIG2A_0_BIG_23_RANGE                      29:21
#define ISP_DM_INTERP_BIG2A_0_BIG_23_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG2A_0_BIG_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2A_0_BIG_23_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2A_0_BIG_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2A_0_BIG_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIG2B_0
#define ISP_DM_INTERP_BIG2B_0                   _MK_ADDR_CONST(0x113)
#define ISP_DM_INTERP_BIG2B_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIG2B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIG2B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIG2B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIG2B_0_BIG_24_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIG2B_0_BIG_24_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG2B_0_BIG_24_SHIFT)
#define ISP_DM_INTERP_BIG2B_0_BIG_24_RANGE                      9:1
#define ISP_DM_INTERP_BIG2B_0_BIG_24_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG2B_0_BIG_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2B_0_BIG_24_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2B_0_BIG_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2B_0_BIG_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIG2B_0_BIG_25_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIG2B_0_BIG_25_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG2B_0_BIG_25_SHIFT)
#define ISP_DM_INTERP_BIG2B_0_BIG_25_RANGE                      19:11
#define ISP_DM_INTERP_BIG2B_0_BIG_25_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG2B_0_BIG_25_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2B_0_BIG_25_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2B_0_BIG_25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG2B_0_BIG_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIG3A_0
#define ISP_DM_INTERP_BIG3A_0                   _MK_ADDR_CONST(0x114)
#define ISP_DM_INTERP_BIG3A_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIG3A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIG3A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIG3A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIG3A_0_BIG_31_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIG3A_0_BIG_31_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG3A_0_BIG_31_SHIFT)
#define ISP_DM_INTERP_BIG3A_0_BIG_31_RANGE                      9:1
#define ISP_DM_INTERP_BIG3A_0_BIG_31_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG3A_0_BIG_31_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3A_0_BIG_31_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3A_0_BIG_31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3A_0_BIG_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIG3A_0_BIG_32_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIG3A_0_BIG_32_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG3A_0_BIG_32_SHIFT)
#define ISP_DM_INTERP_BIG3A_0_BIG_32_RANGE                      19:11
#define ISP_DM_INTERP_BIG3A_0_BIG_32_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG3A_0_BIG_32_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3A_0_BIG_32_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3A_0_BIG_32_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3A_0_BIG_32_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIG3A_0_BIG_33_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_BIG3A_0_BIG_33_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG3A_0_BIG_33_SHIFT)
#define ISP_DM_INTERP_BIG3A_0_BIG_33_RANGE                      29:21
#define ISP_DM_INTERP_BIG3A_0_BIG_33_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG3A_0_BIG_33_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3A_0_BIG_33_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3A_0_BIG_33_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3A_0_BIG_33_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIG3B_0
#define ISP_DM_INTERP_BIG3B_0                   _MK_ADDR_CONST(0x115)
#define ISP_DM_INTERP_BIG3B_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIG3B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIG3B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIG3B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIG3B_0_BIG_34_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIG3B_0_BIG_34_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG3B_0_BIG_34_SHIFT)
#define ISP_DM_INTERP_BIG3B_0_BIG_34_RANGE                      9:1
#define ISP_DM_INTERP_BIG3B_0_BIG_34_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG3B_0_BIG_34_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3B_0_BIG_34_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3B_0_BIG_34_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3B_0_BIG_34_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIG3B_0_BIG_35_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIG3B_0_BIG_35_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG3B_0_BIG_35_SHIFT)
#define ISP_DM_INTERP_BIG3B_0_BIG_35_RANGE                      19:11
#define ISP_DM_INTERP_BIG3B_0_BIG_35_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG3B_0_BIG_35_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3B_0_BIG_35_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3B_0_BIG_35_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG3B_0_BIG_35_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIG4A_0
#define ISP_DM_INTERP_BIG4A_0                   _MK_ADDR_CONST(0x116)
#define ISP_DM_INTERP_BIG4A_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIG4A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIG4A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIG4A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIG4A_0_BIG_41_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIG4A_0_BIG_41_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG4A_0_BIG_41_SHIFT)
#define ISP_DM_INTERP_BIG4A_0_BIG_41_RANGE                      9:1
#define ISP_DM_INTERP_BIG4A_0_BIG_41_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG4A_0_BIG_41_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4A_0_BIG_41_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4A_0_BIG_41_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4A_0_BIG_41_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIG4A_0_BIG_42_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIG4A_0_BIG_42_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG4A_0_BIG_42_SHIFT)
#define ISP_DM_INTERP_BIG4A_0_BIG_42_RANGE                      19:11
#define ISP_DM_INTERP_BIG4A_0_BIG_42_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG4A_0_BIG_42_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4A_0_BIG_42_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4A_0_BIG_42_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4A_0_BIG_42_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIG4A_0_BIG_43_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_BIG4A_0_BIG_43_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG4A_0_BIG_43_SHIFT)
#define ISP_DM_INTERP_BIG4A_0_BIG_43_RANGE                      29:21
#define ISP_DM_INTERP_BIG4A_0_BIG_43_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG4A_0_BIG_43_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4A_0_BIG_43_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4A_0_BIG_43_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4A_0_BIG_43_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIG4B_0
#define ISP_DM_INTERP_BIG4B_0                   _MK_ADDR_CONST(0x117)
#define ISP_DM_INTERP_BIG4B_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIG4B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIG4B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIG4B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIG4B_0_BIG_44_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIG4B_0_BIG_44_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG4B_0_BIG_44_SHIFT)
#define ISP_DM_INTERP_BIG4B_0_BIG_44_RANGE                      9:1
#define ISP_DM_INTERP_BIG4B_0_BIG_44_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG4B_0_BIG_44_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4B_0_BIG_44_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4B_0_BIG_44_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4B_0_BIG_44_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIG4B_0_BIG_45_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIG4B_0_BIG_45_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG4B_0_BIG_45_SHIFT)
#define ISP_DM_INTERP_BIG4B_0_BIG_45_RANGE                      19:11
#define ISP_DM_INTERP_BIG4B_0_BIG_45_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG4B_0_BIG_45_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4B_0_BIG_45_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4B_0_BIG_45_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG4B_0_BIG_45_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIG5A_0
#define ISP_DM_INTERP_BIG5A_0                   _MK_ADDR_CONST(0x118)
#define ISP_DM_INTERP_BIG5A_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIG5A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIG5A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIG5A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIG5A_0_BIG_51_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIG5A_0_BIG_51_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG5A_0_BIG_51_SHIFT)
#define ISP_DM_INTERP_BIG5A_0_BIG_51_RANGE                      9:1
#define ISP_DM_INTERP_BIG5A_0_BIG_51_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG5A_0_BIG_51_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5A_0_BIG_51_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5A_0_BIG_51_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5A_0_BIG_51_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIG5A_0_BIG_52_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIG5A_0_BIG_52_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG5A_0_BIG_52_SHIFT)
#define ISP_DM_INTERP_BIG5A_0_BIG_52_RANGE                      19:11
#define ISP_DM_INTERP_BIG5A_0_BIG_52_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG5A_0_BIG_52_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5A_0_BIG_52_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5A_0_BIG_52_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5A_0_BIG_52_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIG5A_0_BIG_53_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_BIG5A_0_BIG_53_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG5A_0_BIG_53_SHIFT)
#define ISP_DM_INTERP_BIG5A_0_BIG_53_RANGE                      29:21
#define ISP_DM_INTERP_BIG5A_0_BIG_53_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG5A_0_BIG_53_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5A_0_BIG_53_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5A_0_BIG_53_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5A_0_BIG_53_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIG5B_0
#define ISP_DM_INTERP_BIG5B_0                   _MK_ADDR_CONST(0x119)
#define ISP_DM_INTERP_BIG5B_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIG5B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIG5B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIG5B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIG5B_0_BIG_54_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIG5B_0_BIG_54_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG5B_0_BIG_54_SHIFT)
#define ISP_DM_INTERP_BIG5B_0_BIG_54_RANGE                      9:1
#define ISP_DM_INTERP_BIG5B_0_BIG_54_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG5B_0_BIG_54_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5B_0_BIG_54_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5B_0_BIG_54_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5B_0_BIG_54_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIG5B_0_BIG_55_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIG5B_0_BIG_55_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIG5B_0_BIG_55_SHIFT)
#define ISP_DM_INTERP_BIG5B_0_BIG_55_RANGE                      19:11
#define ISP_DM_INTERP_BIG5B_0_BIG_55_WOFFSET                    0x0
#define ISP_DM_INTERP_BIG5B_0_BIG_55_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5B_0_BIG_55_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5B_0_BIG_55_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIG5B_0_BIG_55_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIR1A_0
#define ISP_DM_INTERP_BIR1A_0                   _MK_ADDR_CONST(0x11a)
#define ISP_DM_INTERP_BIR1A_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIR1A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIR1A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIR1A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIR1A_0_BIR_11_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIR1A_0_BIR_11_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR1A_0_BIR_11_SHIFT)
#define ISP_DM_INTERP_BIR1A_0_BIR_11_RANGE                      9:1
#define ISP_DM_INTERP_BIR1A_0_BIR_11_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR1A_0_BIR_11_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1A_0_BIR_11_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1A_0_BIR_11_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1A_0_BIR_11_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIR1A_0_BIR_12_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIR1A_0_BIR_12_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR1A_0_BIR_12_SHIFT)
#define ISP_DM_INTERP_BIR1A_0_BIR_12_RANGE                      19:11
#define ISP_DM_INTERP_BIR1A_0_BIR_12_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR1A_0_BIR_12_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1A_0_BIR_12_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1A_0_BIR_12_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1A_0_BIR_12_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIR1A_0_BIR_13_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_BIR1A_0_BIR_13_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR1A_0_BIR_13_SHIFT)
#define ISP_DM_INTERP_BIR1A_0_BIR_13_RANGE                      29:21
#define ISP_DM_INTERP_BIR1A_0_BIR_13_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR1A_0_BIR_13_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1A_0_BIR_13_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1A_0_BIR_13_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1A_0_BIR_13_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIR1B_0
#define ISP_DM_INTERP_BIR1B_0                   _MK_ADDR_CONST(0x11b)
#define ISP_DM_INTERP_BIR1B_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIR1B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIR1B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIR1B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIR1B_0_BIR_14_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIR1B_0_BIR_14_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR1B_0_BIR_14_SHIFT)
#define ISP_DM_INTERP_BIR1B_0_BIR_14_RANGE                      9:1
#define ISP_DM_INTERP_BIR1B_0_BIR_14_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR1B_0_BIR_14_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1B_0_BIR_14_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1B_0_BIR_14_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1B_0_BIR_14_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIR1B_0_BIR_15_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIR1B_0_BIR_15_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR1B_0_BIR_15_SHIFT)
#define ISP_DM_INTERP_BIR1B_0_BIR_15_RANGE                      19:11
#define ISP_DM_INTERP_BIR1B_0_BIR_15_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR1B_0_BIR_15_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1B_0_BIR_15_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1B_0_BIR_15_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR1B_0_BIR_15_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIR2A_0
#define ISP_DM_INTERP_BIR2A_0                   _MK_ADDR_CONST(0x11c)
#define ISP_DM_INTERP_BIR2A_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIR2A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIR2A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIR2A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIR2A_0_BIR_21_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIR2A_0_BIR_21_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR2A_0_BIR_21_SHIFT)
#define ISP_DM_INTERP_BIR2A_0_BIR_21_RANGE                      9:1
#define ISP_DM_INTERP_BIR2A_0_BIR_21_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR2A_0_BIR_21_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2A_0_BIR_21_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2A_0_BIR_21_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2A_0_BIR_21_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIR2A_0_BIR_22_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIR2A_0_BIR_22_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR2A_0_BIR_22_SHIFT)
#define ISP_DM_INTERP_BIR2A_0_BIR_22_RANGE                      19:11
#define ISP_DM_INTERP_BIR2A_0_BIR_22_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR2A_0_BIR_22_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2A_0_BIR_22_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2A_0_BIR_22_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2A_0_BIR_22_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIR2A_0_BIR_23_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_BIR2A_0_BIR_23_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR2A_0_BIR_23_SHIFT)
#define ISP_DM_INTERP_BIR2A_0_BIR_23_RANGE                      29:21
#define ISP_DM_INTERP_BIR2A_0_BIR_23_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR2A_0_BIR_23_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2A_0_BIR_23_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2A_0_BIR_23_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2A_0_BIR_23_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIR2B_0
#define ISP_DM_INTERP_BIR2B_0                   _MK_ADDR_CONST(0x11d)
#define ISP_DM_INTERP_BIR2B_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIR2B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIR2B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIR2B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIR2B_0_BIR_24_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIR2B_0_BIR_24_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR2B_0_BIR_24_SHIFT)
#define ISP_DM_INTERP_BIR2B_0_BIR_24_RANGE                      9:1
#define ISP_DM_INTERP_BIR2B_0_BIR_24_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR2B_0_BIR_24_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2B_0_BIR_24_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2B_0_BIR_24_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2B_0_BIR_24_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIR2B_0_BIR_25_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIR2B_0_BIR_25_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR2B_0_BIR_25_SHIFT)
#define ISP_DM_INTERP_BIR2B_0_BIR_25_RANGE                      19:11
#define ISP_DM_INTERP_BIR2B_0_BIR_25_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR2B_0_BIR_25_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2B_0_BIR_25_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2B_0_BIR_25_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR2B_0_BIR_25_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIR3A_0
#define ISP_DM_INTERP_BIR3A_0                   _MK_ADDR_CONST(0x11e)
#define ISP_DM_INTERP_BIR3A_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIR3A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIR3A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIR3A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIR3A_0_BIR_31_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIR3A_0_BIR_31_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR3A_0_BIR_31_SHIFT)
#define ISP_DM_INTERP_BIR3A_0_BIR_31_RANGE                      9:1
#define ISP_DM_INTERP_BIR3A_0_BIR_31_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR3A_0_BIR_31_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3A_0_BIR_31_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3A_0_BIR_31_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3A_0_BIR_31_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIR3A_0_BIR_32_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIR3A_0_BIR_32_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR3A_0_BIR_32_SHIFT)
#define ISP_DM_INTERP_BIR3A_0_BIR_32_RANGE                      19:11
#define ISP_DM_INTERP_BIR3A_0_BIR_32_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR3A_0_BIR_32_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3A_0_BIR_32_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3A_0_BIR_32_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3A_0_BIR_32_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIR3A_0_BIR_33_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_BIR3A_0_BIR_33_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR3A_0_BIR_33_SHIFT)
#define ISP_DM_INTERP_BIR3A_0_BIR_33_RANGE                      29:21
#define ISP_DM_INTERP_BIR3A_0_BIR_33_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR3A_0_BIR_33_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3A_0_BIR_33_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3A_0_BIR_33_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3A_0_BIR_33_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIR3B_0
#define ISP_DM_INTERP_BIR3B_0                   _MK_ADDR_CONST(0x11f)
#define ISP_DM_INTERP_BIR3B_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIR3B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIR3B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIR3B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIR3B_0_BIR_34_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIR3B_0_BIR_34_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR3B_0_BIR_34_SHIFT)
#define ISP_DM_INTERP_BIR3B_0_BIR_34_RANGE                      9:1
#define ISP_DM_INTERP_BIR3B_0_BIR_34_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR3B_0_BIR_34_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3B_0_BIR_34_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3B_0_BIR_34_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3B_0_BIR_34_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIR3B_0_BIR_35_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIR3B_0_BIR_35_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR3B_0_BIR_35_SHIFT)
#define ISP_DM_INTERP_BIR3B_0_BIR_35_RANGE                      19:11
#define ISP_DM_INTERP_BIR3B_0_BIR_35_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR3B_0_BIR_35_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3B_0_BIR_35_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3B_0_BIR_35_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR3B_0_BIR_35_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIR4A_0
#define ISP_DM_INTERP_BIR4A_0                   _MK_ADDR_CONST(0x120)
#define ISP_DM_INTERP_BIR4A_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIR4A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIR4A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIR4A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIR4A_0_BIR_41_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIR4A_0_BIR_41_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR4A_0_BIR_41_SHIFT)
#define ISP_DM_INTERP_BIR4A_0_BIR_41_RANGE                      9:1
#define ISP_DM_INTERP_BIR4A_0_BIR_41_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR4A_0_BIR_41_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4A_0_BIR_41_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4A_0_BIR_41_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4A_0_BIR_41_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIR4A_0_BIR_42_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIR4A_0_BIR_42_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR4A_0_BIR_42_SHIFT)
#define ISP_DM_INTERP_BIR4A_0_BIR_42_RANGE                      19:11
#define ISP_DM_INTERP_BIR4A_0_BIR_42_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR4A_0_BIR_42_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4A_0_BIR_42_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4A_0_BIR_42_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4A_0_BIR_42_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIR4A_0_BIR_43_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_BIR4A_0_BIR_43_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR4A_0_BIR_43_SHIFT)
#define ISP_DM_INTERP_BIR4A_0_BIR_43_RANGE                      29:21
#define ISP_DM_INTERP_BIR4A_0_BIR_43_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR4A_0_BIR_43_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4A_0_BIR_43_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4A_0_BIR_43_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4A_0_BIR_43_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIR4B_0
#define ISP_DM_INTERP_BIR4B_0                   _MK_ADDR_CONST(0x121)
#define ISP_DM_INTERP_BIR4B_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIR4B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIR4B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIR4B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIR4B_0_BIR_44_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIR4B_0_BIR_44_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR4B_0_BIR_44_SHIFT)
#define ISP_DM_INTERP_BIR4B_0_BIR_44_RANGE                      9:1
#define ISP_DM_INTERP_BIR4B_0_BIR_44_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR4B_0_BIR_44_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4B_0_BIR_44_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4B_0_BIR_44_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4B_0_BIR_44_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIR4B_0_BIR_45_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIR4B_0_BIR_45_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR4B_0_BIR_45_SHIFT)
#define ISP_DM_INTERP_BIR4B_0_BIR_45_RANGE                      19:11
#define ISP_DM_INTERP_BIR4B_0_BIR_45_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR4B_0_BIR_45_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4B_0_BIR_45_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4B_0_BIR_45_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR4B_0_BIR_45_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIR5A_0
#define ISP_DM_INTERP_BIR5A_0                   _MK_ADDR_CONST(0x122)
#define ISP_DM_INTERP_BIR5A_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIR5A_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIR5A_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5A_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5A_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5A_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5A_0_READ_MASK                         _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIR5A_0_WRITE_MASK                        _MK_MASK_CONST(0x3feffbfe)
#define ISP_DM_INTERP_BIR5A_0_BIR_51_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIR5A_0_BIR_51_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR5A_0_BIR_51_SHIFT)
#define ISP_DM_INTERP_BIR5A_0_BIR_51_RANGE                      9:1
#define ISP_DM_INTERP_BIR5A_0_BIR_51_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR5A_0_BIR_51_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5A_0_BIR_51_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5A_0_BIR_51_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5A_0_BIR_51_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIR5A_0_BIR_52_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIR5A_0_BIR_52_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR5A_0_BIR_52_SHIFT)
#define ISP_DM_INTERP_BIR5A_0_BIR_52_RANGE                      19:11
#define ISP_DM_INTERP_BIR5A_0_BIR_52_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR5A_0_BIR_52_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5A_0_BIR_52_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5A_0_BIR_52_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5A_0_BIR_52_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIR5A_0_BIR_53_SHIFT                      _MK_SHIFT_CONST(21)
#define ISP_DM_INTERP_BIR5A_0_BIR_53_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR5A_0_BIR_53_SHIFT)
#define ISP_DM_INTERP_BIR5A_0_BIR_53_RANGE                      29:21
#define ISP_DM_INTERP_BIR5A_0_BIR_53_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR5A_0_BIR_53_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5A_0_BIR_53_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5A_0_BIR_53_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5A_0_BIR_53_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_INTERP_BIR5B_0
#define ISP_DM_INTERP_BIR5B_0                   _MK_ADDR_CONST(0x123)
#define ISP_DM_INTERP_BIR5B_0_SELWRE                    0x0
#define ISP_DM_INTERP_BIR5B_0_WORD_COUNT                        0x1
#define ISP_DM_INTERP_BIR5B_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5B_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5B_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5B_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5B_0_READ_MASK                         _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIR5B_0_WRITE_MASK                        _MK_MASK_CONST(0xffbfe)
#define ISP_DM_INTERP_BIR5B_0_BIR_54_SHIFT                      _MK_SHIFT_CONST(1)
#define ISP_DM_INTERP_BIR5B_0_BIR_54_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR5B_0_BIR_54_SHIFT)
#define ISP_DM_INTERP_BIR5B_0_BIR_54_RANGE                      9:1
#define ISP_DM_INTERP_BIR5B_0_BIR_54_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR5B_0_BIR_54_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5B_0_BIR_54_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5B_0_BIR_54_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5B_0_BIR_54_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_DM_INTERP_BIR5B_0_BIR_55_SHIFT                      _MK_SHIFT_CONST(11)
#define ISP_DM_INTERP_BIR5B_0_BIR_55_FIELD                      _MK_FIELD_CONST(0x1ff, ISP_DM_INTERP_BIR5B_0_BIR_55_SHIFT)
#define ISP_DM_INTERP_BIR5B_0_BIR_55_RANGE                      19:11
#define ISP_DM_INTERP_BIR5B_0_BIR_55_WOFFSET                    0x0
#define ISP_DM_INTERP_BIR5B_0_BIR_55_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5B_0_BIR_55_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5B_0_BIR_55_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_DM_INTERP_BIR5B_0_BIR_55_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_DM_SCALES_0
#define ISP_DM_SCALES_0                 _MK_ADDR_CONST(0x124)
#define ISP_DM_SCALES_0_SELWRE                  0x0
#define ISP_DM_SCALES_0_WORD_COUNT                      0x1
#define ISP_DM_SCALES_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_READ_MASK                       _MK_MASK_CONST(0x36db6db)
#define ISP_DM_SCALES_0_WRITE_MASK                      _MK_MASK_CONST(0x36db6db)
#define ISP_DM_SCALES_0_RF_SCALE_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_DM_SCALES_0_RF_SCALE_FIELD                  _MK_FIELD_CONST(0x3, ISP_DM_SCALES_0_RF_SCALE_SHIFT)
#define ISP_DM_SCALES_0_RF_SCALE_RANGE                  1:0
#define ISP_DM_SCALES_0_RF_SCALE_WOFFSET                        0x0
#define ISP_DM_SCALES_0_RF_SCALE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_RF_SCALE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_RF_SCALE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_RF_SCALE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_DM_SCALES_0_RIG_SCALE_SHIFT                 _MK_SHIFT_CONST(3)
#define ISP_DM_SCALES_0_RIG_SCALE_FIELD                 _MK_FIELD_CONST(0x3, ISP_DM_SCALES_0_RIG_SCALE_SHIFT)
#define ISP_DM_SCALES_0_RIG_SCALE_RANGE                 4:3
#define ISP_DM_SCALES_0_RIG_SCALE_WOFFSET                       0x0
#define ISP_DM_SCALES_0_RIG_SCALE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_RIG_SCALE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_RIG_SCALE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_RIG_SCALE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_DM_SCALES_0_RIB_SCALE_SHIFT                 _MK_SHIFT_CONST(6)
#define ISP_DM_SCALES_0_RIB_SCALE_FIELD                 _MK_FIELD_CONST(0x3, ISP_DM_SCALES_0_RIB_SCALE_SHIFT)
#define ISP_DM_SCALES_0_RIB_SCALE_RANGE                 7:6
#define ISP_DM_SCALES_0_RIB_SCALE_WOFFSET                       0x0
#define ISP_DM_SCALES_0_RIB_SCALE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_RIB_SCALE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_RIB_SCALE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_RIB_SCALE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_DM_SCALES_0_GF_SCALE_SHIFT                  _MK_SHIFT_CONST(9)
#define ISP_DM_SCALES_0_GF_SCALE_FIELD                  _MK_FIELD_CONST(0x3, ISP_DM_SCALES_0_GF_SCALE_SHIFT)
#define ISP_DM_SCALES_0_GF_SCALE_RANGE                  10:9
#define ISP_DM_SCALES_0_GF_SCALE_WOFFSET                        0x0
#define ISP_DM_SCALES_0_GF_SCALE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_GF_SCALE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_GF_SCALE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_GF_SCALE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_DM_SCALES_0_GIR_SCALE_SHIFT                 _MK_SHIFT_CONST(12)
#define ISP_DM_SCALES_0_GIR_SCALE_FIELD                 _MK_FIELD_CONST(0x3, ISP_DM_SCALES_0_GIR_SCALE_SHIFT)
#define ISP_DM_SCALES_0_GIR_SCALE_RANGE                 13:12
#define ISP_DM_SCALES_0_GIR_SCALE_WOFFSET                       0x0
#define ISP_DM_SCALES_0_GIR_SCALE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_GIR_SCALE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_GIR_SCALE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_GIR_SCALE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_DM_SCALES_0_GIB_SCALE_SHIFT                 _MK_SHIFT_CONST(15)
#define ISP_DM_SCALES_0_GIB_SCALE_FIELD                 _MK_FIELD_CONST(0x3, ISP_DM_SCALES_0_GIB_SCALE_SHIFT)
#define ISP_DM_SCALES_0_GIB_SCALE_RANGE                 16:15
#define ISP_DM_SCALES_0_GIB_SCALE_WOFFSET                       0x0
#define ISP_DM_SCALES_0_GIB_SCALE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_GIB_SCALE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_GIB_SCALE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_GIB_SCALE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_DM_SCALES_0_BF_SCALE_SHIFT                  _MK_SHIFT_CONST(18)
#define ISP_DM_SCALES_0_BF_SCALE_FIELD                  _MK_FIELD_CONST(0x3, ISP_DM_SCALES_0_BF_SCALE_SHIFT)
#define ISP_DM_SCALES_0_BF_SCALE_RANGE                  19:18
#define ISP_DM_SCALES_0_BF_SCALE_WOFFSET                        0x0
#define ISP_DM_SCALES_0_BF_SCALE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_BF_SCALE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_BF_SCALE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_BF_SCALE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_DM_SCALES_0_BIG_SCALE_SHIFT                 _MK_SHIFT_CONST(21)
#define ISP_DM_SCALES_0_BIG_SCALE_FIELD                 _MK_FIELD_CONST(0x3, ISP_DM_SCALES_0_BIG_SCALE_SHIFT)
#define ISP_DM_SCALES_0_BIG_SCALE_RANGE                 22:21
#define ISP_DM_SCALES_0_BIG_SCALE_WOFFSET                       0x0
#define ISP_DM_SCALES_0_BIG_SCALE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_BIG_SCALE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_BIG_SCALE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_BIG_SCALE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_DM_SCALES_0_BIR_SCALE_SHIFT                 _MK_SHIFT_CONST(24)
#define ISP_DM_SCALES_0_BIR_SCALE_FIELD                 _MK_FIELD_CONST(0x3, ISP_DM_SCALES_0_BIR_SCALE_SHIFT)
#define ISP_DM_SCALES_0_BIR_SCALE_RANGE                 25:24
#define ISP_DM_SCALES_0_BIR_SCALE_WOFFSET                       0x0
#define ISP_DM_SCALES_0_BIR_SCALE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_BIR_SCALE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_BIR_SCALE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_DM_SCALES_0_BIR_SCALE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_CAR_CONTROL1_0
#define ISP_ISP_CAR_CONTROL1_0                  _MK_ADDR_CONST(0x125)
#define ISP_ISP_CAR_CONTROL1_0_SELWRE                   0x0
#define ISP_ISP_CAR_CONTROL1_0_WORD_COUNT                       0x1
#define ISP_ISP_CAR_CONTROL1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL1_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL1_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ISP_ISP_CAR_CONTROL1_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ISP_ISP_CAR_CONTROL1_0_CAR_W1_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_CAR_CONTROL1_0_CAR_W1_FIELD                     _MK_FIELD_CONST(0x7, ISP_ISP_CAR_CONTROL1_0_CAR_W1_SHIFT)
#define ISP_ISP_CAR_CONTROL1_0_CAR_W1_RANGE                     2:0
#define ISP_ISP_CAR_CONTROL1_0_CAR_W1_WOFFSET                   0x0
#define ISP_ISP_CAR_CONTROL1_0_CAR_W1_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL1_0_CAR_W1_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL1_0_CAR_W1_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL1_0_CAR_W1_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL1_0_CAR_W1_G2                        _MK_ENUM_CONST(0)
#define ISP_ISP_CAR_CONTROL1_0_CAR_W1_G4                        _MK_ENUM_CONST(1)
#define ISP_ISP_CAR_CONTROL1_0_CAR_W1_G8                        _MK_ENUM_CONST(2)
#define ISP_ISP_CAR_CONTROL1_0_CAR_W1_G16                       _MK_ENUM_CONST(3)
#define ISP_ISP_CAR_CONTROL1_0_CAR_W1_G32                       _MK_ENUM_CONST(4)
#define ISP_ISP_CAR_CONTROL1_0_CAR_W1_G64                       _MK_ENUM_CONST(5)
#define ISP_ISP_CAR_CONTROL1_0_CAR_W1_G128                      _MK_ENUM_CONST(6)

#define ISP_ISP_CAR_CONTROL1_0_CAR_VF1K_SHIFT                   _MK_SHIFT_CONST(3)
#define ISP_ISP_CAR_CONTROL1_0_CAR_VF1K_FIELD                   _MK_FIELD_CONST(0x1f, ISP_ISP_CAR_CONTROL1_0_CAR_VF1K_SHIFT)
#define ISP_ISP_CAR_CONTROL1_0_CAR_VF1K_RANGE                   7:3
#define ISP_ISP_CAR_CONTROL1_0_CAR_VF1K_WOFFSET                 0x0
#define ISP_ISP_CAR_CONTROL1_0_CAR_VF1K_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL1_0_CAR_VF1K_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL1_0_CAR_VF1K_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL1_0_CAR_VF1K_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_CAR_CONTROL1_0_CAR_DIF1CORE_SHIFT                       _MK_SHIFT_CONST(8)
#define ISP_ISP_CAR_CONTROL1_0_CAR_DIF1CORE_FIELD                       _MK_FIELD_CONST(0xff, ISP_ISP_CAR_CONTROL1_0_CAR_DIF1CORE_SHIFT)
#define ISP_ISP_CAR_CONTROL1_0_CAR_DIF1CORE_RANGE                       15:8
#define ISP_ISP_CAR_CONTROL1_0_CAR_DIF1CORE_WOFFSET                     0x0
#define ISP_ISP_CAR_CONTROL1_0_CAR_DIF1CORE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL1_0_CAR_DIF1CORE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL1_0_CAR_DIF1CORE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL1_0_CAR_DIF1CORE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_CAR_CONTROL1_0_CAR_F1MAG_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_ISP_CAR_CONTROL1_0_CAR_F1MAG_FIELD                  _MK_FIELD_CONST(0xff, ISP_ISP_CAR_CONTROL1_0_CAR_F1MAG_SHIFT)
#define ISP_ISP_CAR_CONTROL1_0_CAR_F1MAG_RANGE                  23:16
#define ISP_ISP_CAR_CONTROL1_0_CAR_F1MAG_WOFFSET                        0x0
#define ISP_ISP_CAR_CONTROL1_0_CAR_F1MAG_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL1_0_CAR_F1MAG_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL1_0_CAR_F1MAG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL1_0_CAR_F1MAG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_ISP_CAR_CONTROL2_0
#define ISP_ISP_CAR_CONTROL2_0                  _MK_ADDR_CONST(0x126)
#define ISP_ISP_CAR_CONTROL2_0_SELWRE                   0x0
#define ISP_ISP_CAR_CONTROL2_0_WORD_COUNT                       0x1
#define ISP_ISP_CAR_CONTROL2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL2_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL2_0_READ_MASK                        _MK_MASK_CONST(0xffffff)
#define ISP_ISP_CAR_CONTROL2_0_WRITE_MASK                       _MK_MASK_CONST(0xffffff)
#define ISP_ISP_CAR_CONTROL2_0_CAR_W2_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_CAR_CONTROL2_0_CAR_W2_FIELD                     _MK_FIELD_CONST(0x7, ISP_ISP_CAR_CONTROL2_0_CAR_W2_SHIFT)
#define ISP_ISP_CAR_CONTROL2_0_CAR_W2_RANGE                     2:0
#define ISP_ISP_CAR_CONTROL2_0_CAR_W2_WOFFSET                   0x0
#define ISP_ISP_CAR_CONTROL2_0_CAR_W2_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL2_0_CAR_W2_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL2_0_CAR_W2_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL2_0_CAR_W2_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL2_0_CAR_W2_G2                        _MK_ENUM_CONST(0)
#define ISP_ISP_CAR_CONTROL2_0_CAR_W2_G4                        _MK_ENUM_CONST(1)
#define ISP_ISP_CAR_CONTROL2_0_CAR_W2_G8                        _MK_ENUM_CONST(2)
#define ISP_ISP_CAR_CONTROL2_0_CAR_W2_G16                       _MK_ENUM_CONST(3)
#define ISP_ISP_CAR_CONTROL2_0_CAR_W2_G32                       _MK_ENUM_CONST(4)
#define ISP_ISP_CAR_CONTROL2_0_CAR_W2_G64                       _MK_ENUM_CONST(5)
#define ISP_ISP_CAR_CONTROL2_0_CAR_W2_G128                      _MK_ENUM_CONST(6)

#define ISP_ISP_CAR_CONTROL2_0_CAR_VF2K_SHIFT                   _MK_SHIFT_CONST(3)
#define ISP_ISP_CAR_CONTROL2_0_CAR_VF2K_FIELD                   _MK_FIELD_CONST(0x1f, ISP_ISP_CAR_CONTROL2_0_CAR_VF2K_SHIFT)
#define ISP_ISP_CAR_CONTROL2_0_CAR_VF2K_RANGE                   7:3
#define ISP_ISP_CAR_CONTROL2_0_CAR_VF2K_WOFFSET                 0x0
#define ISP_ISP_CAR_CONTROL2_0_CAR_VF2K_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL2_0_CAR_VF2K_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL2_0_CAR_VF2K_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL2_0_CAR_VF2K_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_CAR_CONTROL2_0_CAR_DIF2CORE_SHIFT                       _MK_SHIFT_CONST(8)
#define ISP_ISP_CAR_CONTROL2_0_CAR_DIF2CORE_FIELD                       _MK_FIELD_CONST(0xff, ISP_ISP_CAR_CONTROL2_0_CAR_DIF2CORE_SHIFT)
#define ISP_ISP_CAR_CONTROL2_0_CAR_DIF2CORE_RANGE                       15:8
#define ISP_ISP_CAR_CONTROL2_0_CAR_DIF2CORE_WOFFSET                     0x0
#define ISP_ISP_CAR_CONTROL2_0_CAR_DIF2CORE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL2_0_CAR_DIF2CORE_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL2_0_CAR_DIF2CORE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL2_0_CAR_DIF2CORE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_CAR_CONTROL2_0_CAR_F2MAG_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_ISP_CAR_CONTROL2_0_CAR_F2MAG_FIELD                  _MK_FIELD_CONST(0xff, ISP_ISP_CAR_CONTROL2_0_CAR_F2MAG_SHIFT)
#define ISP_ISP_CAR_CONTROL2_0_CAR_F2MAG_RANGE                  23:16
#define ISP_ISP_CAR_CONTROL2_0_CAR_F2MAG_WOFFSET                        0x0
#define ISP_ISP_CAR_CONTROL2_0_CAR_F2MAG_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL2_0_CAR_F2MAG_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL2_0_CAR_F2MAG_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CAR_CONTROL2_0_CAR_F2MAG_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_ISP_DS_VERTICAL_0
#define ISP_ISP_DS_VERTICAL_0                   _MK_ADDR_CONST(0x127)
#define ISP_ISP_DS_VERTICAL_0_SELWRE                    0x0
#define ISP_ISP_DS_VERTICAL_0_WORD_COUNT                        0x1
#define ISP_ISP_DS_VERTICAL_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_VERTICAL_0_RESET_MASK                        _MK_MASK_CONST(0x10000)
#define ISP_ISP_DS_VERTICAL_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_VERTICAL_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_VERTICAL_0_READ_MASK                         _MK_MASK_CONST(0xff01ffff)
#define ISP_ISP_DS_VERTICAL_0_WRITE_MASK                        _MK_MASK_CONST(0xff01ffff)
#define ISP_ISP_DS_VERTICAL_0_DS_VERT_DELTA_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_DS_VERTICAL_0_DS_VERT_DELTA_FIELD                       _MK_FIELD_CONST(0xffff, ISP_ISP_DS_VERTICAL_0_DS_VERT_DELTA_SHIFT)
#define ISP_ISP_DS_VERTICAL_0_DS_VERT_DELTA_RANGE                       15:0
#define ISP_ISP_DS_VERTICAL_0_DS_VERT_DELTA_WOFFSET                     0x0
#define ISP_ISP_DS_VERTICAL_0_DS_VERT_DELTA_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_VERTICAL_0_DS_VERT_DELTA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_VERTICAL_0_DS_VERT_DELTA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_VERTICAL_0_DS_VERT_DELTA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_DS_VERTICAL_0_DSCALE_INCLUDE_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_ISP_DS_VERTICAL_0_DSCALE_INCLUDE_FIELD                      _MK_FIELD_CONST(0x1, ISP_ISP_DS_VERTICAL_0_DSCALE_INCLUDE_SHIFT)
#define ISP_ISP_DS_VERTICAL_0_DSCALE_INCLUDE_RANGE                      16:16
#define ISP_ISP_DS_VERTICAL_0_DSCALE_INCLUDE_WOFFSET                    0x0
#define ISP_ISP_DS_VERTICAL_0_DSCALE_INCLUDE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_VERTICAL_0_DSCALE_INCLUDE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_ISP_DS_VERTICAL_0_DSCALE_INCLUDE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_VERTICAL_0_DSCALE_INCLUDE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_DS_VERTICAL_0_DS_VERT_INITIAL_SHIFT                     _MK_SHIFT_CONST(24)
#define ISP_ISP_DS_VERTICAL_0_DS_VERT_INITIAL_FIELD                     _MK_FIELD_CONST(0xff, ISP_ISP_DS_VERTICAL_0_DS_VERT_INITIAL_SHIFT)
#define ISP_ISP_DS_VERTICAL_0_DS_VERT_INITIAL_RANGE                     31:24
#define ISP_ISP_DS_VERTICAL_0_DS_VERT_INITIAL_WOFFSET                   0x0
#define ISP_ISP_DS_VERTICAL_0_DS_VERT_INITIAL_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_VERTICAL_0_DS_VERT_INITIAL_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_VERTICAL_0_DS_VERT_INITIAL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_VERTICAL_0_DS_VERT_INITIAL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_DS_HORIZONTAL_0
#define ISP_ISP_DS_HORIZONTAL_0                 _MK_ADDR_CONST(0x128)
#define ISP_ISP_DS_HORIZONTAL_0_SELWRE                  0x0
#define ISP_ISP_DS_HORIZONTAL_0_WORD_COUNT                      0x1
#define ISP_ISP_DS_HORIZONTAL_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_HORIZONTAL_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_HORIZONTAL_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_HORIZONTAL_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_HORIZONTAL_0_READ_MASK                       _MK_MASK_CONST(0xff07ffff)
#define ISP_ISP_DS_HORIZONTAL_0_WRITE_MASK                      _MK_MASK_CONST(0xff07ffff)
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_DELTA_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_DELTA_FIELD                      _MK_FIELD_CONST(0xffff, ISP_ISP_DS_HORIZONTAL_0_DS_HOR_DELTA_SHIFT)
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_DELTA_RANGE                      15:0
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_DELTA_WOFFSET                    0x0
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_DELTA_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_DELTA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_DELTA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_DELTA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_FILTER_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_FILTER_FIELD                     _MK_FIELD_CONST(0x7, ISP_ISP_DS_HORIZONTAL_0_DS_HOR_FILTER_SHIFT)
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_FILTER_RANGE                     18:16
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_FILTER_WOFFSET                   0x0
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_FILTER_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_FILTER_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_FILTER_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_FILTER_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_INITIAL_SHIFT                    _MK_SHIFT_CONST(24)
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_INITIAL_FIELD                    _MK_FIELD_CONST(0xff, ISP_ISP_DS_HORIZONTAL_0_DS_HOR_INITIAL_SHIFT)
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_INITIAL_RANGE                    31:24
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_INITIAL_WOFFSET                  0x0
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_INITIAL_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_INITIAL_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_INITIAL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_HORIZONTAL_0_DS_HOR_INITIAL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_ISP_DS_DEST_SIZE_0
#define ISP_ISP_DS_DEST_SIZE_0                  _MK_ADDR_CONST(0x129)
#define ISP_ISP_DS_DEST_SIZE_0_SELWRE                   0x0
#define ISP_ISP_DS_DEST_SIZE_0_WORD_COUNT                       0x1
#define ISP_ISP_DS_DEST_SIZE_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_DEST_SIZE_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_DEST_SIZE_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_DEST_SIZE_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_DEST_SIZE_0_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_DS_DEST_SIZE_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_DS_DEST_SIZE_0_DS_DEST_WIDTH_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_DS_DEST_SIZE_0_DS_DEST_WIDTH_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_ISP_DS_DEST_SIZE_0_DS_DEST_WIDTH_SHIFT)
#define ISP_ISP_DS_DEST_SIZE_0_DS_DEST_WIDTH_RANGE                      13:0
#define ISP_ISP_DS_DEST_SIZE_0_DS_DEST_WIDTH_WOFFSET                    0x0
#define ISP_ISP_DS_DEST_SIZE_0_DS_DEST_WIDTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_DEST_SIZE_0_DS_DEST_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_DEST_SIZE_0_DS_DEST_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_DEST_SIZE_0_DS_DEST_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_DS_DEST_SIZE_0_DS_DEST_HEIGHT_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_ISP_DS_DEST_SIZE_0_DS_DEST_HEIGHT_FIELD                     _MK_FIELD_CONST(0x3fff, ISP_ISP_DS_DEST_SIZE_0_DS_DEST_HEIGHT_SHIFT)
#define ISP_ISP_DS_DEST_SIZE_0_DS_DEST_HEIGHT_RANGE                     29:16
#define ISP_ISP_DS_DEST_SIZE_0_DS_DEST_HEIGHT_WOFFSET                   0x0
#define ISP_ISP_DS_DEST_SIZE_0_DS_DEST_HEIGHT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_DEST_SIZE_0_DS_DEST_HEIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_DEST_SIZE_0_DS_DEST_HEIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_DS_DEST_SIZE_0_DS_DEST_HEIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_PRECCTF_CTRL_0
#define ISP_ISP_PRECCTF_CTRL_0                  _MK_ADDR_CONST(0x12a)
#define ISP_ISP_PRECCTF_CTRL_0_SELWRE                   0x0
#define ISP_ISP_PRECCTF_CTRL_0_WORD_COUNT                       0x1
#define ISP_ISP_PRECCTF_CTRL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_CTRL_0_RESET_MASK                       _MK_MASK_CONST(0x7)
#define ISP_ISP_PRECCTF_CTRL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_CTRL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_CTRL_0_READ_MASK                        _MK_MASK_CONST(0x7)
#define ISP_ISP_PRECCTF_CTRL_0_WRITE_MASK                       _MK_MASK_CONST(0x7)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_BUF_SEL_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_BUF_SEL_FIELD                    _MK_FIELD_CONST(0x1, ISP_ISP_PRECCTF_CTRL_0_PRECCTF_BUF_SEL_SHIFT)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_BUF_SEL_RANGE                    0:0
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_BUF_SEL_WOFFSET                  0x0
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_BUF_SEL_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_BUF_SEL_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_BUF_SEL_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_BUF_SEL_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_BUF_SEL_PRECCTF_BUF0                     _MK_ENUM_CONST(0)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_BUF_SEL_PRECCTF_BUF1                     _MK_ENUM_CONST(1)

#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_FORCE_MAX_ENTRY_SHIFT                    _MK_SHIFT_CONST(1)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_FORCE_MAX_ENTRY_FIELD                    _MK_FIELD_CONST(0x1, ISP_ISP_PRECCTF_CTRL_0_PRECCTF_FORCE_MAX_ENTRY_SHIFT)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_FORCE_MAX_ENTRY_RANGE                    1:1
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_FORCE_MAX_ENTRY_WOFFSET                  0x0
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_FORCE_MAX_ENTRY_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_FORCE_MAX_ENTRY_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_FORCE_MAX_ENTRY_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_FORCE_MAX_ENTRY_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_FORCE_MAX_ENTRY_DISABLED                 _MK_ENUM_CONST(0)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_FORCE_MAX_ENTRY_ENABLED                  _MK_ENUM_CONST(1)

#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_UNPROTECTED_SHIFT                        _MK_SHIFT_CONST(2)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_UNPROTECTED_FIELD                        _MK_FIELD_CONST(0x1, ISP_ISP_PRECCTF_CTRL_0_PRECCTF_UNPROTECTED_SHIFT)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_UNPROTECTED_RANGE                        2:2
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_UNPROTECTED_WOFFSET                      0x0
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_UNPROTECTED_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_UNPROTECTED_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_UNPROTECTED_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_CTRL_0_PRECCTF_UNPROTECTED_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_ISP_PRECCTF_R_ADDR_0
#define ISP_ISP_PRECCTF_R_ADDR_0                        _MK_ADDR_CONST(0x12b)
#define ISP_ISP_PRECCTF_R_ADDR_0_SELWRE                         0x0
#define ISP_ISP_PRECCTF_R_ADDR_0_WORD_COUNT                     0x1
#define ISP_ISP_PRECCTF_R_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_R_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_R_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_R_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_R_ADDR_0_READ_MASK                      _MK_MASK_CONST(0x1ff)
#define ISP_ISP_PRECCTF_R_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0x1ff)
#define ISP_ISP_PRECCTF_R_ADDR_0_PRECCTF_R_ADDRESS_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_ISP_PRECCTF_R_ADDR_0_PRECCTF_R_ADDRESS_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_ISP_PRECCTF_R_ADDR_0_PRECCTF_R_ADDRESS_SHIFT)
#define ISP_ISP_PRECCTF_R_ADDR_0_PRECCTF_R_ADDRESS_RANGE                        8:0
#define ISP_ISP_PRECCTF_R_ADDR_0_PRECCTF_R_ADDRESS_WOFFSET                      0x0
#define ISP_ISP_PRECCTF_R_ADDR_0_PRECCTF_R_ADDRESS_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_R_ADDR_0_PRECCTF_R_ADDRESS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_R_ADDR_0_PRECCTF_R_ADDRESS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_R_ADDR_0_PRECCTF_R_ADDRESS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_ISP_PRECCTF_R_DATA_0
#define ISP_ISP_PRECCTF_R_DATA_0                        _MK_ADDR_CONST(0x12c)
#define ISP_ISP_PRECCTF_R_DATA_0_SELWRE                         0x0
#define ISP_ISP_PRECCTF_R_DATA_0_WORD_COUNT                     0x1
#define ISP_ISP_PRECCTF_R_DATA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_R_DATA_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_R_DATA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_R_DATA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_R_DATA_0_READ_MASK                      _MK_MASK_CONST(0x3ff)
#define ISP_ISP_PRECCTF_R_DATA_0_WRITE_MASK                     _MK_MASK_CONST(0x3ff)
#define ISP_ISP_PRECCTF_R_DATA_0_PRECCTF_R_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_PRECCTF_R_DATA_0_PRECCTF_R_DATA_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_PRECCTF_R_DATA_0_PRECCTF_R_DATA_SHIFT)
#define ISP_ISP_PRECCTF_R_DATA_0_PRECCTF_R_DATA_RANGE                   9:0
#define ISP_ISP_PRECCTF_R_DATA_0_PRECCTF_R_DATA_WOFFSET                 0x0
#define ISP_ISP_PRECCTF_R_DATA_0_PRECCTF_R_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_R_DATA_0_PRECCTF_R_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_R_DATA_0_PRECCTF_R_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_R_DATA_0_PRECCTF_R_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_PRECCTF_G_ADDR_0
#define ISP_ISP_PRECCTF_G_ADDR_0                        _MK_ADDR_CONST(0x12d)
#define ISP_ISP_PRECCTF_G_ADDR_0_SELWRE                         0x0
#define ISP_ISP_PRECCTF_G_ADDR_0_WORD_COUNT                     0x1
#define ISP_ISP_PRECCTF_G_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_G_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_G_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_G_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_G_ADDR_0_READ_MASK                      _MK_MASK_CONST(0x1ff)
#define ISP_ISP_PRECCTF_G_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0x1ff)
#define ISP_ISP_PRECCTF_G_ADDR_0_PRECCTF_G_ADDRESS_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_ISP_PRECCTF_G_ADDR_0_PRECCTF_G_ADDRESS_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_ISP_PRECCTF_G_ADDR_0_PRECCTF_G_ADDRESS_SHIFT)
#define ISP_ISP_PRECCTF_G_ADDR_0_PRECCTF_G_ADDRESS_RANGE                        8:0
#define ISP_ISP_PRECCTF_G_ADDR_0_PRECCTF_G_ADDRESS_WOFFSET                      0x0
#define ISP_ISP_PRECCTF_G_ADDR_0_PRECCTF_G_ADDRESS_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_G_ADDR_0_PRECCTF_G_ADDRESS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_G_ADDR_0_PRECCTF_G_ADDRESS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_G_ADDR_0_PRECCTF_G_ADDRESS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_ISP_PRECCTF_G_DATA_0
#define ISP_ISP_PRECCTF_G_DATA_0                        _MK_ADDR_CONST(0x12e)
#define ISP_ISP_PRECCTF_G_DATA_0_SELWRE                         0x0
#define ISP_ISP_PRECCTF_G_DATA_0_WORD_COUNT                     0x1
#define ISP_ISP_PRECCTF_G_DATA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_G_DATA_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_G_DATA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_G_DATA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_G_DATA_0_READ_MASK                      _MK_MASK_CONST(0x3ff)
#define ISP_ISP_PRECCTF_G_DATA_0_WRITE_MASK                     _MK_MASK_CONST(0x3ff)
#define ISP_ISP_PRECCTF_G_DATA_0_PRECCTF_G_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_PRECCTF_G_DATA_0_PRECCTF_G_DATA_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_PRECCTF_G_DATA_0_PRECCTF_G_DATA_SHIFT)
#define ISP_ISP_PRECCTF_G_DATA_0_PRECCTF_G_DATA_RANGE                   9:0
#define ISP_ISP_PRECCTF_G_DATA_0_PRECCTF_G_DATA_WOFFSET                 0x0
#define ISP_ISP_PRECCTF_G_DATA_0_PRECCTF_G_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_G_DATA_0_PRECCTF_G_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_G_DATA_0_PRECCTF_G_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_G_DATA_0_PRECCTF_G_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_PRECCTF_B_ADDR_0
#define ISP_ISP_PRECCTF_B_ADDR_0                        _MK_ADDR_CONST(0x12f)
#define ISP_ISP_PRECCTF_B_ADDR_0_SELWRE                         0x0
#define ISP_ISP_PRECCTF_B_ADDR_0_WORD_COUNT                     0x1
#define ISP_ISP_PRECCTF_B_ADDR_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_B_ADDR_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_B_ADDR_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_B_ADDR_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_B_ADDR_0_READ_MASK                      _MK_MASK_CONST(0x1ff)
#define ISP_ISP_PRECCTF_B_ADDR_0_WRITE_MASK                     _MK_MASK_CONST(0x1ff)
#define ISP_ISP_PRECCTF_B_ADDR_0_PRECCTF_B_ADDRESS_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_ISP_PRECCTF_B_ADDR_0_PRECCTF_B_ADDRESS_FIELD                        _MK_FIELD_CONST(0x1ff, ISP_ISP_PRECCTF_B_ADDR_0_PRECCTF_B_ADDRESS_SHIFT)
#define ISP_ISP_PRECCTF_B_ADDR_0_PRECCTF_B_ADDRESS_RANGE                        8:0
#define ISP_ISP_PRECCTF_B_ADDR_0_PRECCTF_B_ADDRESS_WOFFSET                      0x0
#define ISP_ISP_PRECCTF_B_ADDR_0_PRECCTF_B_ADDRESS_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_B_ADDR_0_PRECCTF_B_ADDRESS_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_B_ADDR_0_PRECCTF_B_ADDRESS_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_B_ADDR_0_PRECCTF_B_ADDRESS_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_ISP_PRECCTF_B_DATA_0
#define ISP_ISP_PRECCTF_B_DATA_0                        _MK_ADDR_CONST(0x130)
#define ISP_ISP_PRECCTF_B_DATA_0_SELWRE                         0x0
#define ISP_ISP_PRECCTF_B_DATA_0_WORD_COUNT                     0x1
#define ISP_ISP_PRECCTF_B_DATA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_B_DATA_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_B_DATA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_B_DATA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_B_DATA_0_READ_MASK                      _MK_MASK_CONST(0x3ff)
#define ISP_ISP_PRECCTF_B_DATA_0_WRITE_MASK                     _MK_MASK_CONST(0x3ff)
#define ISP_ISP_PRECCTF_B_DATA_0_PRECCTF_B_DATA_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_PRECCTF_B_DATA_0_PRECCTF_B_DATA_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_PRECCTF_B_DATA_0_PRECCTF_B_DATA_SHIFT)
#define ISP_ISP_PRECCTF_B_DATA_0_PRECCTF_B_DATA_RANGE                   9:0
#define ISP_ISP_PRECCTF_B_DATA_0_PRECCTF_B_DATA_WOFFSET                 0x0
#define ISP_ISP_PRECCTF_B_DATA_0_PRECCTF_B_DATA_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_B_DATA_0_PRECCTF_B_DATA_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_B_DATA_0_PRECCTF_B_DATA_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_PRECCTF_B_DATA_0_PRECCTF_B_DATA_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_COLORCORRECT_RCONFIG1_0
#define ISP_ISP_COLORCORRECT_RCONFIG1_0                 _MK_ADDR_CONST(0x131)
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_SELWRE                  0x0
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_WORD_COUNT                      0x1
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_READ_MASK                       _MK_MASK_CONST(0xfff0fff)
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_WRITE_MASK                      _MK_MASK_CONST(0xfff0fff)
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2R_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2R_FIELD                     _MK_FIELD_CONST(0xfff, ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2R_SHIFT)
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2R_RANGE                     11:0
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2R_WOFFSET                   0x0
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2R_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2R_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2R_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2R_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2G_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2G_FIELD                     _MK_FIELD_CONST(0xfff, ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2G_SHIFT)
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2G_RANGE                     27:16
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2G_WOFFSET                   0x0
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2G_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2G_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2G_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RCONFIG1_0_CCR2G_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_COLORCORRECT_RCONFIG2_0
#define ISP_ISP_COLORCORRECT_RCONFIG2_0                 _MK_ADDR_CONST(0x132)
#define ISP_ISP_COLORCORRECT_RCONFIG2_0_SELWRE                  0x0
#define ISP_ISP_COLORCORRECT_RCONFIG2_0_WORD_COUNT                      0x1
#define ISP_ISP_COLORCORRECT_RCONFIG2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RCONFIG2_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RCONFIG2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RCONFIG2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RCONFIG2_0_READ_MASK                       _MK_MASK_CONST(0xfff)
#define ISP_ISP_COLORCORRECT_RCONFIG2_0_WRITE_MASK                      _MK_MASK_CONST(0xfff)
#define ISP_ISP_COLORCORRECT_RCONFIG2_0_CCR2B_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_COLORCORRECT_RCONFIG2_0_CCR2B_FIELD                     _MK_FIELD_CONST(0xfff, ISP_ISP_COLORCORRECT_RCONFIG2_0_CCR2B_SHIFT)
#define ISP_ISP_COLORCORRECT_RCONFIG2_0_CCR2B_RANGE                     11:0
#define ISP_ISP_COLORCORRECT_RCONFIG2_0_CCR2B_WOFFSET                   0x0
#define ISP_ISP_COLORCORRECT_RCONFIG2_0_CCR2B_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RCONFIG2_0_CCR2B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RCONFIG2_0_CCR2B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RCONFIG2_0_CCR2B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_COLORCORRECT_GCONFIG1_0
#define ISP_ISP_COLORCORRECT_GCONFIG1_0                 _MK_ADDR_CONST(0x133)
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_SELWRE                  0x0
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_WORD_COUNT                      0x1
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_READ_MASK                       _MK_MASK_CONST(0xfff0fff)
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_WRITE_MASK                      _MK_MASK_CONST(0xfff0fff)
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2G_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2G_FIELD                     _MK_FIELD_CONST(0xfff, ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2G_SHIFT)
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2G_RANGE                     11:0
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2G_WOFFSET                   0x0
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2G_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2G_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2G_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2G_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2R_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2R_FIELD                     _MK_FIELD_CONST(0xfff, ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2R_SHIFT)
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2R_RANGE                     27:16
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2R_WOFFSET                   0x0
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2R_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2R_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2R_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GCONFIG1_0_CCG2R_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_COLORCORRECT_GCONFIG2_0
#define ISP_ISP_COLORCORRECT_GCONFIG2_0                 _MK_ADDR_CONST(0x134)
#define ISP_ISP_COLORCORRECT_GCONFIG2_0_SELWRE                  0x0
#define ISP_ISP_COLORCORRECT_GCONFIG2_0_WORD_COUNT                      0x1
#define ISP_ISP_COLORCORRECT_GCONFIG2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GCONFIG2_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GCONFIG2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GCONFIG2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GCONFIG2_0_READ_MASK                       _MK_MASK_CONST(0xfff)
#define ISP_ISP_COLORCORRECT_GCONFIG2_0_WRITE_MASK                      _MK_MASK_CONST(0xfff)
#define ISP_ISP_COLORCORRECT_GCONFIG2_0_CCG2B_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_COLORCORRECT_GCONFIG2_0_CCG2B_FIELD                     _MK_FIELD_CONST(0xfff, ISP_ISP_COLORCORRECT_GCONFIG2_0_CCG2B_SHIFT)
#define ISP_ISP_COLORCORRECT_GCONFIG2_0_CCG2B_RANGE                     11:0
#define ISP_ISP_COLORCORRECT_GCONFIG2_0_CCG2B_WOFFSET                   0x0
#define ISP_ISP_COLORCORRECT_GCONFIG2_0_CCG2B_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GCONFIG2_0_CCG2B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GCONFIG2_0_CCG2B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GCONFIG2_0_CCG2B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_COLORCORRECT_BCONFIG1_0
#define ISP_ISP_COLORCORRECT_BCONFIG1_0                 _MK_ADDR_CONST(0x135)
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_SELWRE                  0x0
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_WORD_COUNT                      0x1
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_READ_MASK                       _MK_MASK_CONST(0xfff0fff)
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_WRITE_MASK                      _MK_MASK_CONST(0xfff0fff)
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2B_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2B_FIELD                     _MK_FIELD_CONST(0xfff, ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2B_SHIFT)
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2B_RANGE                     11:0
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2B_WOFFSET                   0x0
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2B_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2B_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2B_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2B_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2R_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2R_FIELD                     _MK_FIELD_CONST(0xfff, ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2R_SHIFT)
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2R_RANGE                     27:16
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2R_WOFFSET                   0x0
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2R_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2R_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2R_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BCONFIG1_0_CCB2R_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_COLORCORRECT_BCONFIG2_0
#define ISP_ISP_COLORCORRECT_BCONFIG2_0                 _MK_ADDR_CONST(0x136)
#define ISP_ISP_COLORCORRECT_BCONFIG2_0_SELWRE                  0x0
#define ISP_ISP_COLORCORRECT_BCONFIG2_0_WORD_COUNT                      0x1
#define ISP_ISP_COLORCORRECT_BCONFIG2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BCONFIG2_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BCONFIG2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BCONFIG2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BCONFIG2_0_READ_MASK                       _MK_MASK_CONST(0xfff)
#define ISP_ISP_COLORCORRECT_BCONFIG2_0_WRITE_MASK                      _MK_MASK_CONST(0xfff)
#define ISP_ISP_COLORCORRECT_BCONFIG2_0_CCB2G_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_COLORCORRECT_BCONFIG2_0_CCB2G_FIELD                     _MK_FIELD_CONST(0xfff, ISP_ISP_COLORCORRECT_BCONFIG2_0_CCB2G_SHIFT)
#define ISP_ISP_COLORCORRECT_BCONFIG2_0_CCB2G_RANGE                     11:0
#define ISP_ISP_COLORCORRECT_BCONFIG2_0_CCB2G_WOFFSET                   0x0
#define ISP_ISP_COLORCORRECT_BCONFIG2_0_CCB2G_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BCONFIG2_0_CCB2G_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BCONFIG2_0_CCB2G_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BCONFIG2_0_CCB2G_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_COLORCORRECT_RBIAS_0
#define ISP_ISP_COLORCORRECT_RBIAS_0                    _MK_ADDR_CONST(0x137)
#define ISP_ISP_COLORCORRECT_RBIAS_0_SELWRE                     0x0
#define ISP_ISP_COLORCORRECT_RBIAS_0_WORD_COUNT                         0x1
#define ISP_ISP_COLORCORRECT_RBIAS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RBIAS_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_COLORCORRECT_RBIAS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RBIAS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RBIAS_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_COLORCORRECT_RBIAS_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_COLORCORRECT_RBIAS_0_CCRIBIAS_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_COLORCORRECT_RBIAS_0_CCRIBIAS_FIELD                     _MK_FIELD_CONST(0xffff, ISP_ISP_COLORCORRECT_RBIAS_0_CCRIBIAS_SHIFT)
#define ISP_ISP_COLORCORRECT_RBIAS_0_CCRIBIAS_RANGE                     15:0
#define ISP_ISP_COLORCORRECT_RBIAS_0_CCRIBIAS_WOFFSET                   0x0
#define ISP_ISP_COLORCORRECT_RBIAS_0_CCRIBIAS_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RBIAS_0_CCRIBIAS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define ISP_ISP_COLORCORRECT_RBIAS_0_CCRIBIAS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RBIAS_0_CCRIBIAS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_ISP_COLORCORRECT_RBIAS_0_CCROBIAS_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_ISP_COLORCORRECT_RBIAS_0_CCROBIAS_FIELD                     _MK_FIELD_CONST(0xffff, ISP_ISP_COLORCORRECT_RBIAS_0_CCROBIAS_SHIFT)
#define ISP_ISP_COLORCORRECT_RBIAS_0_CCROBIAS_RANGE                     31:16
#define ISP_ISP_COLORCORRECT_RBIAS_0_CCROBIAS_WOFFSET                   0x0
#define ISP_ISP_COLORCORRECT_RBIAS_0_CCROBIAS_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RBIAS_0_CCROBIAS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define ISP_ISP_COLORCORRECT_RBIAS_0_CCROBIAS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_RBIAS_0_CCROBIAS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_COLORCORRECT_GBIAS_0
#define ISP_ISP_COLORCORRECT_GBIAS_0                    _MK_ADDR_CONST(0x138)
#define ISP_ISP_COLORCORRECT_GBIAS_0_SELWRE                     0x0
#define ISP_ISP_COLORCORRECT_GBIAS_0_WORD_COUNT                         0x1
#define ISP_ISP_COLORCORRECT_GBIAS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GBIAS_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_COLORCORRECT_GBIAS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GBIAS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GBIAS_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_COLORCORRECT_GBIAS_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_COLORCORRECT_GBIAS_0_CCGIBIAS_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_COLORCORRECT_GBIAS_0_CCGIBIAS_FIELD                     _MK_FIELD_CONST(0xffff, ISP_ISP_COLORCORRECT_GBIAS_0_CCGIBIAS_SHIFT)
#define ISP_ISP_COLORCORRECT_GBIAS_0_CCGIBIAS_RANGE                     15:0
#define ISP_ISP_COLORCORRECT_GBIAS_0_CCGIBIAS_WOFFSET                   0x0
#define ISP_ISP_COLORCORRECT_GBIAS_0_CCGIBIAS_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GBIAS_0_CCGIBIAS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define ISP_ISP_COLORCORRECT_GBIAS_0_CCGIBIAS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GBIAS_0_CCGIBIAS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_ISP_COLORCORRECT_GBIAS_0_CCGOBIAS_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_ISP_COLORCORRECT_GBIAS_0_CCGOBIAS_FIELD                     _MK_FIELD_CONST(0xffff, ISP_ISP_COLORCORRECT_GBIAS_0_CCGOBIAS_SHIFT)
#define ISP_ISP_COLORCORRECT_GBIAS_0_CCGOBIAS_RANGE                     31:16
#define ISP_ISP_COLORCORRECT_GBIAS_0_CCGOBIAS_WOFFSET                   0x0
#define ISP_ISP_COLORCORRECT_GBIAS_0_CCGOBIAS_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GBIAS_0_CCGOBIAS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define ISP_ISP_COLORCORRECT_GBIAS_0_CCGOBIAS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_GBIAS_0_CCGOBIAS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_COLORCORRECT_BBIAS_0
#define ISP_ISP_COLORCORRECT_BBIAS_0                    _MK_ADDR_CONST(0x139)
#define ISP_ISP_COLORCORRECT_BBIAS_0_SELWRE                     0x0
#define ISP_ISP_COLORCORRECT_BBIAS_0_WORD_COUNT                         0x1
#define ISP_ISP_COLORCORRECT_BBIAS_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BBIAS_0_RESET_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_COLORCORRECT_BBIAS_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BBIAS_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BBIAS_0_READ_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_COLORCORRECT_BBIAS_0_WRITE_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_COLORCORRECT_BBIAS_0_CCBIBIAS_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_COLORCORRECT_BBIAS_0_CCBIBIAS_FIELD                     _MK_FIELD_CONST(0xffff, ISP_ISP_COLORCORRECT_BBIAS_0_CCBIBIAS_SHIFT)
#define ISP_ISP_COLORCORRECT_BBIAS_0_CCBIBIAS_RANGE                     15:0
#define ISP_ISP_COLORCORRECT_BBIAS_0_CCBIBIAS_WOFFSET                   0x0
#define ISP_ISP_COLORCORRECT_BBIAS_0_CCBIBIAS_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BBIAS_0_CCBIBIAS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define ISP_ISP_COLORCORRECT_BBIAS_0_CCBIBIAS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BBIAS_0_CCBIBIAS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_ISP_COLORCORRECT_BBIAS_0_CCBOBIAS_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_ISP_COLORCORRECT_BBIAS_0_CCBOBIAS_FIELD                     _MK_FIELD_CONST(0xffff, ISP_ISP_COLORCORRECT_BBIAS_0_CCBOBIAS_SHIFT)
#define ISP_ISP_COLORCORRECT_BBIAS_0_CCBOBIAS_RANGE                     31:16
#define ISP_ISP_COLORCORRECT_BBIAS_0_CCBOBIAS_WOFFSET                   0x0
#define ISP_ISP_COLORCORRECT_BBIAS_0_CCBOBIAS_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BBIAS_0_CCBOBIAS_DEFAULT_MASK                      _MK_MASK_CONST(0xffff)
#define ISP_ISP_COLORCORRECT_BBIAS_0_CCBOBIAS_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_COLORCORRECT_BBIAS_0_CCBOBIAS_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_GAMMA_CTRL_0
#define ISP_ISP_GAMMA_CTRL_0                    _MK_ADDR_CONST(0x13a)
#define ISP_ISP_GAMMA_CTRL_0_SELWRE                     0x0
#define ISP_ISP_GAMMA_CTRL_0_WORD_COUNT                         0x1
#define ISP_ISP_GAMMA_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0x7)
#define ISP_ISP_GAMMA_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_CTRL_0_READ_MASK                  _MK_MASK_CONST(0x7)
#define ISP_ISP_GAMMA_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0x7)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_BUF_SEL_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_BUF_SEL_FIELD                        _MK_FIELD_CONST(0x1, ISP_ISP_GAMMA_CTRL_0_GAMMA_BUF_SEL_SHIFT)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_BUF_SEL_RANGE                        0:0
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_BUF_SEL_WOFFSET                      0x0
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_BUF_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_BUF_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_BUF_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_BUF_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_BUF_SEL_GAMMA_BUF0                   _MK_ENUM_CONST(0)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_BUF_SEL_GAMMA_BUF1                   _MK_ENUM_CONST(1)

#define ISP_ISP_GAMMA_CTRL_0_GAMMA_FORCE_MAX_ENTRY_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_FORCE_MAX_ENTRY_FIELD                        _MK_FIELD_CONST(0x1, ISP_ISP_GAMMA_CTRL_0_GAMMA_FORCE_MAX_ENTRY_SHIFT)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_FORCE_MAX_ENTRY_RANGE                        1:1
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_FORCE_MAX_ENTRY_WOFFSET                      0x0
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_FORCE_MAX_ENTRY_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_FORCE_MAX_ENTRY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_FORCE_MAX_ENTRY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_FORCE_MAX_ENTRY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_FORCE_MAX_ENTRY_DISABLED                     _MK_ENUM_CONST(0)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_FORCE_MAX_ENTRY_ENABLED                      _MK_ENUM_CONST(1)

#define ISP_ISP_GAMMA_CTRL_0_GAMMA_UNPROTECTED_SHIFT                    _MK_SHIFT_CONST(2)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_UNPROTECTED_FIELD                    _MK_FIELD_CONST(0x1, ISP_ISP_GAMMA_CTRL_0_GAMMA_UNPROTECTED_SHIFT)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_UNPROTECTED_RANGE                    2:2
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_UNPROTECTED_WOFFSET                  0x0
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_UNPROTECTED_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_UNPROTECTED_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_UNPROTECTED_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_CTRL_0_GAMMA_UNPROTECTED_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_ISP_GAMMA_R_ADDR_0
#define ISP_ISP_GAMMA_R_ADDR_0                  _MK_ADDR_CONST(0x13b)
#define ISP_ISP_GAMMA_R_ADDR_0_SELWRE                   0x0
#define ISP_ISP_GAMMA_R_ADDR_0_WORD_COUNT                       0x1
#define ISP_ISP_GAMMA_R_ADDR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_R_ADDR_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_R_ADDR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_R_ADDR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_R_ADDR_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define ISP_ISP_GAMMA_R_ADDR_0_WRITE_MASK                       _MK_MASK_CONST(0x1ff)
#define ISP_ISP_GAMMA_R_ADDR_0_R_ADDRESS_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_ISP_GAMMA_R_ADDR_0_R_ADDRESS_FIELD                  _MK_FIELD_CONST(0x1ff, ISP_ISP_GAMMA_R_ADDR_0_R_ADDRESS_SHIFT)
#define ISP_ISP_GAMMA_R_ADDR_0_R_ADDRESS_RANGE                  8:0
#define ISP_ISP_GAMMA_R_ADDR_0_R_ADDRESS_WOFFSET                        0x0
#define ISP_ISP_GAMMA_R_ADDR_0_R_ADDRESS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_R_ADDR_0_R_ADDRESS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_R_ADDR_0_R_ADDRESS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_R_ADDR_0_R_ADDRESS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_ISP_GAMMA_R_DATA_0
#define ISP_ISP_GAMMA_R_DATA_0                  _MK_ADDR_CONST(0x13c)
#define ISP_ISP_GAMMA_R_DATA_0_SELWRE                   0x0
#define ISP_ISP_GAMMA_R_DATA_0_WORD_COUNT                       0x1
#define ISP_ISP_GAMMA_R_DATA_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_R_DATA_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_R_DATA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_R_DATA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_R_DATA_0_READ_MASK                        _MK_MASK_CONST(0x3ff)
#define ISP_ISP_GAMMA_R_DATA_0_WRITE_MASK                       _MK_MASK_CONST(0x3ff)
#define ISP_ISP_GAMMA_R_DATA_0_R_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_GAMMA_R_DATA_0_R_DATA_FIELD                     _MK_FIELD_CONST(0x3ff, ISP_ISP_GAMMA_R_DATA_0_R_DATA_SHIFT)
#define ISP_ISP_GAMMA_R_DATA_0_R_DATA_RANGE                     9:0
#define ISP_ISP_GAMMA_R_DATA_0_R_DATA_WOFFSET                   0x0
#define ISP_ISP_GAMMA_R_DATA_0_R_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_R_DATA_0_R_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_R_DATA_0_R_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_R_DATA_0_R_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_GAMMA_G_ADDR_0
#define ISP_ISP_GAMMA_G_ADDR_0                  _MK_ADDR_CONST(0x13d)
#define ISP_ISP_GAMMA_G_ADDR_0_SELWRE                   0x0
#define ISP_ISP_GAMMA_G_ADDR_0_WORD_COUNT                       0x1
#define ISP_ISP_GAMMA_G_ADDR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_G_ADDR_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_G_ADDR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_G_ADDR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_G_ADDR_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define ISP_ISP_GAMMA_G_ADDR_0_WRITE_MASK                       _MK_MASK_CONST(0x1ff)
#define ISP_ISP_GAMMA_G_ADDR_0_G_ADDRESS_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_ISP_GAMMA_G_ADDR_0_G_ADDRESS_FIELD                  _MK_FIELD_CONST(0x1ff, ISP_ISP_GAMMA_G_ADDR_0_G_ADDRESS_SHIFT)
#define ISP_ISP_GAMMA_G_ADDR_0_G_ADDRESS_RANGE                  8:0
#define ISP_ISP_GAMMA_G_ADDR_0_G_ADDRESS_WOFFSET                        0x0
#define ISP_ISP_GAMMA_G_ADDR_0_G_ADDRESS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_G_ADDR_0_G_ADDRESS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_G_ADDR_0_G_ADDRESS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_G_ADDR_0_G_ADDRESS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_ISP_GAMMA_G_DATA_0
#define ISP_ISP_GAMMA_G_DATA_0                  _MK_ADDR_CONST(0x13e)
#define ISP_ISP_GAMMA_G_DATA_0_SELWRE                   0x0
#define ISP_ISP_GAMMA_G_DATA_0_WORD_COUNT                       0x1
#define ISP_ISP_GAMMA_G_DATA_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_G_DATA_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_G_DATA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_G_DATA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_G_DATA_0_READ_MASK                        _MK_MASK_CONST(0x3ff)
#define ISP_ISP_GAMMA_G_DATA_0_WRITE_MASK                       _MK_MASK_CONST(0x3ff)
#define ISP_ISP_GAMMA_G_DATA_0_G_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_GAMMA_G_DATA_0_G_DATA_FIELD                     _MK_FIELD_CONST(0x3ff, ISP_ISP_GAMMA_G_DATA_0_G_DATA_SHIFT)
#define ISP_ISP_GAMMA_G_DATA_0_G_DATA_RANGE                     9:0
#define ISP_ISP_GAMMA_G_DATA_0_G_DATA_WOFFSET                   0x0
#define ISP_ISP_GAMMA_G_DATA_0_G_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_G_DATA_0_G_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_G_DATA_0_G_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_G_DATA_0_G_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_GAMMA_B_ADDR_0
#define ISP_ISP_GAMMA_B_ADDR_0                  _MK_ADDR_CONST(0x13f)
#define ISP_ISP_GAMMA_B_ADDR_0_SELWRE                   0x0
#define ISP_ISP_GAMMA_B_ADDR_0_WORD_COUNT                       0x1
#define ISP_ISP_GAMMA_B_ADDR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_B_ADDR_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_B_ADDR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_B_ADDR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_B_ADDR_0_READ_MASK                        _MK_MASK_CONST(0x1ff)
#define ISP_ISP_GAMMA_B_ADDR_0_WRITE_MASK                       _MK_MASK_CONST(0x1ff)
#define ISP_ISP_GAMMA_B_ADDR_0_B_ADDRESS_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_ISP_GAMMA_B_ADDR_0_B_ADDRESS_FIELD                  _MK_FIELD_CONST(0x1ff, ISP_ISP_GAMMA_B_ADDR_0_B_ADDRESS_SHIFT)
#define ISP_ISP_GAMMA_B_ADDR_0_B_ADDRESS_RANGE                  8:0
#define ISP_ISP_GAMMA_B_ADDR_0_B_ADDRESS_WOFFSET                        0x0
#define ISP_ISP_GAMMA_B_ADDR_0_B_ADDRESS_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_B_ADDR_0_B_ADDRESS_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_B_ADDR_0_B_ADDRESS_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_B_ADDR_0_B_ADDRESS_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_ISP_GAMMA_B_DATA_0
#define ISP_ISP_GAMMA_B_DATA_0                  _MK_ADDR_CONST(0x140)
#define ISP_ISP_GAMMA_B_DATA_0_SELWRE                   0x0
#define ISP_ISP_GAMMA_B_DATA_0_WORD_COUNT                       0x1
#define ISP_ISP_GAMMA_B_DATA_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_B_DATA_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_B_DATA_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_B_DATA_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_B_DATA_0_READ_MASK                        _MK_MASK_CONST(0x3ff)
#define ISP_ISP_GAMMA_B_DATA_0_WRITE_MASK                       _MK_MASK_CONST(0x3ff)
#define ISP_ISP_GAMMA_B_DATA_0_B_DATA_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_GAMMA_B_DATA_0_B_DATA_FIELD                     _MK_FIELD_CONST(0x3ff, ISP_ISP_GAMMA_B_DATA_0_B_DATA_SHIFT)
#define ISP_ISP_GAMMA_B_DATA_0_B_DATA_RANGE                     9:0
#define ISP_ISP_GAMMA_B_DATA_0_B_DATA_WOFFSET                   0x0
#define ISP_ISP_GAMMA_B_DATA_0_B_DATA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_B_DATA_0_B_DATA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_B_DATA_0_B_DATA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_GAMMA_B_DATA_0_B_DATA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_CSC_YCONFIG1_0
#define ISP_ISP_CSC_YCONFIG1_0                  _MK_ADDR_CONST(0x141)
#define ISP_ISP_CSC_YCONFIG1_0_SELWRE                   0x0
#define ISP_ISP_CSC_YCONFIG1_0_WORD_COUNT                       0x1
#define ISP_ISP_CSC_YCONFIG1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG1_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG1_0_READ_MASK                        _MK_MASK_CONST(0x3fffffff)
#define ISP_ISP_CSC_YCONFIG1_0_WRITE_MASK                       _MK_MASK_CONST(0x3fffffff)
#define ISP_ISP_CSC_YCONFIG1_0_CSCR2Y_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_CSC_YCONFIG1_0_CSCR2Y_FIELD                     _MK_FIELD_CONST(0x3ff, ISP_ISP_CSC_YCONFIG1_0_CSCR2Y_SHIFT)
#define ISP_ISP_CSC_YCONFIG1_0_CSCR2Y_RANGE                     9:0
#define ISP_ISP_CSC_YCONFIG1_0_CSCR2Y_WOFFSET                   0x0
#define ISP_ISP_CSC_YCONFIG1_0_CSCR2Y_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG1_0_CSCR2Y_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG1_0_CSCR2Y_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG1_0_CSCR2Y_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_ISP_CSC_YCONFIG1_0_CSCG2Y_SHIFT                     _MK_SHIFT_CONST(10)
#define ISP_ISP_CSC_YCONFIG1_0_CSCG2Y_FIELD                     _MK_FIELD_CONST(0x3ff, ISP_ISP_CSC_YCONFIG1_0_CSCG2Y_SHIFT)
#define ISP_ISP_CSC_YCONFIG1_0_CSCG2Y_RANGE                     19:10
#define ISP_ISP_CSC_YCONFIG1_0_CSCG2Y_WOFFSET                   0x0
#define ISP_ISP_CSC_YCONFIG1_0_CSCG2Y_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG1_0_CSCG2Y_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG1_0_CSCG2Y_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG1_0_CSCG2Y_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_ISP_CSC_YCONFIG1_0_CSCB2Y_SHIFT                     _MK_SHIFT_CONST(20)
#define ISP_ISP_CSC_YCONFIG1_0_CSCB2Y_FIELD                     _MK_FIELD_CONST(0x3ff, ISP_ISP_CSC_YCONFIG1_0_CSCB2Y_SHIFT)
#define ISP_ISP_CSC_YCONFIG1_0_CSCB2Y_RANGE                     29:20
#define ISP_ISP_CSC_YCONFIG1_0_CSCB2Y_WOFFSET                   0x0
#define ISP_ISP_CSC_YCONFIG1_0_CSCB2Y_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG1_0_CSCB2Y_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG1_0_CSCB2Y_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG1_0_CSCB2Y_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_CSC_YCONFIG2_0
#define ISP_ISP_CSC_YCONFIG2_0                  _MK_ADDR_CONST(0x142)
#define ISP_ISP_CSC_YCONFIG2_0_SELWRE                   0x0
#define ISP_ISP_CSC_YCONFIG2_0_WORD_COUNT                       0x1
#define ISP_ISP_CSC_YCONFIG2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG2_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG2_0_READ_MASK                        _MK_MASK_CONST(0x30000)
#define ISP_ISP_CSC_YCONFIG2_0_WRITE_MASK                       _MK_MASK_CONST(0x30000)
#define ISP_ISP_CSC_YCONFIG2_0_YUVRANGE_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_CSC_YCONFIG2_0_YUVRANGE_FIELD                   _MK_FIELD_CONST(0x3, ISP_ISP_CSC_YCONFIG2_0_YUVRANGE_SHIFT)
#define ISP_ISP_CSC_YCONFIG2_0_YUVRANGE_RANGE                   17:16
#define ISP_ISP_CSC_YCONFIG2_0_YUVRANGE_WOFFSET                 0x0
#define ISP_ISP_CSC_YCONFIG2_0_YUVRANGE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG2_0_YUVRANGE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG2_0_YUVRANGE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG2_0_YUVRANGE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_YCONFIG2_0_YUVRANGE_FULL                    _MK_ENUM_CONST(0)
#define ISP_ISP_CSC_YCONFIG2_0_YUVRANGE_NEARFULL                        _MK_ENUM_CONST(1)
#define ISP_ISP_CSC_YCONFIG2_0_YUVRANGE_ITU601                  _MK_ENUM_CONST(2)


// Register ISP_ISP_CSC_UCONFIG_0
#define ISP_ISP_CSC_UCONFIG_0                   _MK_ADDR_CONST(0x143)
#define ISP_ISP_CSC_UCONFIG_0_SELWRE                    0x0
#define ISP_ISP_CSC_UCONFIG_0_WORD_COUNT                        0x1
#define ISP_ISP_CSC_UCONFIG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_UCONFIG_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_UCONFIG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_UCONFIG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_UCONFIG_0_READ_MASK                         _MK_MASK_CONST(0x3fffffff)
#define ISP_ISP_CSC_UCONFIG_0_WRITE_MASK                        _MK_MASK_CONST(0x3fffffff)
#define ISP_ISP_CSC_UCONFIG_0_CSCR2U_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_CSC_UCONFIG_0_CSCR2U_FIELD                      _MK_FIELD_CONST(0x3ff, ISP_ISP_CSC_UCONFIG_0_CSCR2U_SHIFT)
#define ISP_ISP_CSC_UCONFIG_0_CSCR2U_RANGE                      9:0
#define ISP_ISP_CSC_UCONFIG_0_CSCR2U_WOFFSET                    0x0
#define ISP_ISP_CSC_UCONFIG_0_CSCR2U_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_UCONFIG_0_CSCR2U_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_UCONFIG_0_CSCR2U_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_UCONFIG_0_CSCR2U_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_CSC_UCONFIG_0_CSCG2U_SHIFT                      _MK_SHIFT_CONST(10)
#define ISP_ISP_CSC_UCONFIG_0_CSCG2U_FIELD                      _MK_FIELD_CONST(0x3ff, ISP_ISP_CSC_UCONFIG_0_CSCG2U_SHIFT)
#define ISP_ISP_CSC_UCONFIG_0_CSCG2U_RANGE                      19:10
#define ISP_ISP_CSC_UCONFIG_0_CSCG2U_WOFFSET                    0x0
#define ISP_ISP_CSC_UCONFIG_0_CSCG2U_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_UCONFIG_0_CSCG2U_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_UCONFIG_0_CSCG2U_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_UCONFIG_0_CSCG2U_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_CSC_UCONFIG_0_CSCB2U_SHIFT                      _MK_SHIFT_CONST(20)
#define ISP_ISP_CSC_UCONFIG_0_CSCB2U_FIELD                      _MK_FIELD_CONST(0x3ff, ISP_ISP_CSC_UCONFIG_0_CSCB2U_SHIFT)
#define ISP_ISP_CSC_UCONFIG_0_CSCB2U_RANGE                      29:20
#define ISP_ISP_CSC_UCONFIG_0_CSCB2U_WOFFSET                    0x0
#define ISP_ISP_CSC_UCONFIG_0_CSCB2U_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_UCONFIG_0_CSCB2U_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_UCONFIG_0_CSCB2U_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_UCONFIG_0_CSCB2U_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_ISP_CSC_VCONFIG_0
#define ISP_ISP_CSC_VCONFIG_0                   _MK_ADDR_CONST(0x144)
#define ISP_ISP_CSC_VCONFIG_0_SELWRE                    0x0
#define ISP_ISP_CSC_VCONFIG_0_WORD_COUNT                        0x1
#define ISP_ISP_CSC_VCONFIG_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_VCONFIG_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_VCONFIG_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_VCONFIG_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_VCONFIG_0_READ_MASK                         _MK_MASK_CONST(0x3fffffff)
#define ISP_ISP_CSC_VCONFIG_0_WRITE_MASK                        _MK_MASK_CONST(0x3fffffff)
#define ISP_ISP_CSC_VCONFIG_0_CSCR2V_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_CSC_VCONFIG_0_CSCR2V_FIELD                      _MK_FIELD_CONST(0x3ff, ISP_ISP_CSC_VCONFIG_0_CSCR2V_SHIFT)
#define ISP_ISP_CSC_VCONFIG_0_CSCR2V_RANGE                      9:0
#define ISP_ISP_CSC_VCONFIG_0_CSCR2V_WOFFSET                    0x0
#define ISP_ISP_CSC_VCONFIG_0_CSCR2V_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_VCONFIG_0_CSCR2V_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_VCONFIG_0_CSCR2V_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_VCONFIG_0_CSCR2V_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_CSC_VCONFIG_0_CSCG2V_SHIFT                      _MK_SHIFT_CONST(10)
#define ISP_ISP_CSC_VCONFIG_0_CSCG2V_FIELD                      _MK_FIELD_CONST(0x3ff, ISP_ISP_CSC_VCONFIG_0_CSCG2V_SHIFT)
#define ISP_ISP_CSC_VCONFIG_0_CSCG2V_RANGE                      19:10
#define ISP_ISP_CSC_VCONFIG_0_CSCG2V_WOFFSET                    0x0
#define ISP_ISP_CSC_VCONFIG_0_CSCG2V_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_VCONFIG_0_CSCG2V_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_VCONFIG_0_CSCG2V_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_VCONFIG_0_CSCG2V_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_CSC_VCONFIG_0_CSCB2V_SHIFT                      _MK_SHIFT_CONST(20)
#define ISP_ISP_CSC_VCONFIG_0_CSCB2V_FIELD                      _MK_FIELD_CONST(0x3ff, ISP_ISP_CSC_VCONFIG_0_CSCB2V_SHIFT)
#define ISP_ISP_CSC_VCONFIG_0_CSCB2V_RANGE                      29:20
#define ISP_ISP_CSC_VCONFIG_0_CSCB2V_WOFFSET                    0x0
#define ISP_ISP_CSC_VCONFIG_0_CSCB2V_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_VCONFIG_0_CSCB2V_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_VCONFIG_0_CSCB2V_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_VCONFIG_0_CSCB2V_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_ISP_CSC_RBIAS_0
#define ISP_ISP_CSC_RBIAS_0                     _MK_ADDR_CONST(0x145)
#define ISP_ISP_CSC_RBIAS_0_SELWRE                      0x0
#define ISP_ISP_CSC_RBIAS_0_WORD_COUNT                  0x1
#define ISP_ISP_CSC_RBIAS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_RBIAS_0_RESET_MASK                  _MK_MASK_CONST(0xffff0000)
#define ISP_ISP_CSC_RBIAS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_RBIAS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_RBIAS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_CSC_RBIAS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_CSC_RBIAS_0_CSCRBIAS_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_CSC_RBIAS_0_CSCRBIAS_FIELD                      _MK_FIELD_CONST(0xffff, ISP_ISP_CSC_RBIAS_0_CSCRBIAS_SHIFT)
#define ISP_ISP_CSC_RBIAS_0_CSCRBIAS_RANGE                      15:0
#define ISP_ISP_CSC_RBIAS_0_CSCRBIAS_WOFFSET                    0x0
#define ISP_ISP_CSC_RBIAS_0_CSCRBIAS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_RBIAS_0_CSCRBIAS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_RBIAS_0_CSCRBIAS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_RBIAS_0_CSCRBIAS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_CSC_RBIAS_0_VOFFSET_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_CSC_RBIAS_0_VOFFSET_FIELD                       _MK_FIELD_CONST(0xffff, ISP_ISP_CSC_RBIAS_0_VOFFSET_SHIFT)
#define ISP_ISP_CSC_RBIAS_0_VOFFSET_RANGE                       31:16
#define ISP_ISP_CSC_RBIAS_0_VOFFSET_WOFFSET                     0x0
#define ISP_ISP_CSC_RBIAS_0_VOFFSET_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_RBIAS_0_VOFFSET_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define ISP_ISP_CSC_RBIAS_0_VOFFSET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_RBIAS_0_VOFFSET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_CSC_GBIAS_0
#define ISP_ISP_CSC_GBIAS_0                     _MK_ADDR_CONST(0x146)
#define ISP_ISP_CSC_GBIAS_0_SELWRE                      0x0
#define ISP_ISP_CSC_GBIAS_0_WORD_COUNT                  0x1
#define ISP_ISP_CSC_GBIAS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_GBIAS_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_GBIAS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_GBIAS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_GBIAS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_CSC_GBIAS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_CSC_GBIAS_0_CSCGBIAS_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_CSC_GBIAS_0_CSCGBIAS_FIELD                      _MK_FIELD_CONST(0xffff, ISP_ISP_CSC_GBIAS_0_CSCGBIAS_SHIFT)
#define ISP_ISP_CSC_GBIAS_0_CSCGBIAS_RANGE                      15:0
#define ISP_ISP_CSC_GBIAS_0_CSCGBIAS_WOFFSET                    0x0
#define ISP_ISP_CSC_GBIAS_0_CSCGBIAS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_GBIAS_0_CSCGBIAS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_GBIAS_0_CSCGBIAS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_GBIAS_0_CSCGBIAS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_CSC_GBIAS_0_CSCYOFF_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_CSC_GBIAS_0_CSCYOFF_FIELD                       _MK_FIELD_CONST(0xffff, ISP_ISP_CSC_GBIAS_0_CSCYOFF_SHIFT)
#define ISP_ISP_CSC_GBIAS_0_CSCYOFF_RANGE                       31:16
#define ISP_ISP_CSC_GBIAS_0_CSCYOFF_WOFFSET                     0x0
#define ISP_ISP_CSC_GBIAS_0_CSCYOFF_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_GBIAS_0_CSCYOFF_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_GBIAS_0_CSCYOFF_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_GBIAS_0_CSCYOFF_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_CSC_BBIAS_0
#define ISP_ISP_CSC_BBIAS_0                     _MK_ADDR_CONST(0x147)
#define ISP_ISP_CSC_BBIAS_0_SELWRE                      0x0
#define ISP_ISP_CSC_BBIAS_0_WORD_COUNT                  0x1
#define ISP_ISP_CSC_BBIAS_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_BBIAS_0_RESET_MASK                  _MK_MASK_CONST(0xffff0000)
#define ISP_ISP_CSC_BBIAS_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_BBIAS_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_BBIAS_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_CSC_BBIAS_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_CSC_BBIAS_0_CSCBBIAS_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_CSC_BBIAS_0_CSCBBIAS_FIELD                      _MK_FIELD_CONST(0xffff, ISP_ISP_CSC_BBIAS_0_CSCBBIAS_SHIFT)
#define ISP_ISP_CSC_BBIAS_0_CSCBBIAS_RANGE                      15:0
#define ISP_ISP_CSC_BBIAS_0_CSCBBIAS_WOFFSET                    0x0
#define ISP_ISP_CSC_BBIAS_0_CSCBBIAS_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_BBIAS_0_CSCBBIAS_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_BBIAS_0_CSCBBIAS_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_BBIAS_0_CSCBBIAS_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_CSC_BBIAS_0_UOFFSET_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_CSC_BBIAS_0_UOFFSET_FIELD                       _MK_FIELD_CONST(0xffff, ISP_ISP_CSC_BBIAS_0_UOFFSET_SHIFT)
#define ISP_ISP_CSC_BBIAS_0_UOFFSET_RANGE                       31:16
#define ISP_ISP_CSC_BBIAS_0_UOFFSET_WOFFSET                     0x0
#define ISP_ISP_CSC_BBIAS_0_UOFFSET_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_BBIAS_0_UOFFSET_DEFAULT_MASK                        _MK_MASK_CONST(0xffff)
#define ISP_ISP_CSC_BBIAS_0_UOFFSET_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_CSC_BBIAS_0_UOFFSET_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_POSTCSCTF_CTRL_0
#define ISP_ISP_POSTCSCTF_CTRL_0                        _MK_ADDR_CONST(0x148)
#define ISP_ISP_POSTCSCTF_CTRL_0_SELWRE                         0x0
#define ISP_ISP_POSTCSCTF_CTRL_0_WORD_COUNT                     0x1
#define ISP_ISP_POSTCSCTF_CTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_CTRL_0_RESET_MASK                     _MK_MASK_CONST(0x7)
#define ISP_ISP_POSTCSCTF_CTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_CTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_CTRL_0_READ_MASK                      _MK_MASK_CONST(0x7)
#define ISP_ISP_POSTCSCTF_CTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x7)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_BUF_SEL_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_BUF_SEL_FIELD                        _MK_FIELD_CONST(0x1, ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_BUF_SEL_SHIFT)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_BUF_SEL_RANGE                        0:0
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_BUF_SEL_WOFFSET                      0x0
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_BUF_SEL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_BUF_SEL_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_BUF_SEL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_BUF_SEL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_BUF_SEL_POSTCSCTF_BUF0                       _MK_ENUM_CONST(0)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_BUF_SEL_POSTCSCTF_BUF1                       _MK_ENUM_CONST(1)

#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_FORCE_MAX_ENTRY_SHIFT                        _MK_SHIFT_CONST(1)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_FORCE_MAX_ENTRY_FIELD                        _MK_FIELD_CONST(0x1, ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_FORCE_MAX_ENTRY_SHIFT)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_FORCE_MAX_ENTRY_RANGE                        1:1
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_FORCE_MAX_ENTRY_WOFFSET                      0x0
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_FORCE_MAX_ENTRY_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_FORCE_MAX_ENTRY_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_FORCE_MAX_ENTRY_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_FORCE_MAX_ENTRY_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_FORCE_MAX_ENTRY_DISABLED                     _MK_ENUM_CONST(0)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_FORCE_MAX_ENTRY_ENABLED                      _MK_ENUM_CONST(1)

#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_UNPROTECTED_SHIFT                    _MK_SHIFT_CONST(2)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_UNPROTECTED_FIELD                    _MK_FIELD_CONST(0x1, ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_UNPROTECTED_SHIFT)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_UNPROTECTED_RANGE                    2:2
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_UNPROTECTED_WOFFSET                  0x0
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_UNPROTECTED_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_UNPROTECTED_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_UNPROTECTED_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_CTRL_0_POSTCSCTF_UNPROTECTED_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_ISP_POSTCSCTF_Y_ADDR_0
#define ISP_ISP_POSTCSCTF_Y_ADDR_0                      _MK_ADDR_CONST(0x149)
#define ISP_ISP_POSTCSCTF_Y_ADDR_0_SELWRE                       0x0
#define ISP_ISP_POSTCSCTF_Y_ADDR_0_WORD_COUNT                   0x1
#define ISP_ISP_POSTCSCTF_Y_ADDR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_Y_ADDR_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_Y_ADDR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_Y_ADDR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_Y_ADDR_0_READ_MASK                    _MK_MASK_CONST(0x1ff)
#define ISP_ISP_POSTCSCTF_Y_ADDR_0_WRITE_MASK                   _MK_MASK_CONST(0x1ff)
#define ISP_ISP_POSTCSCTF_Y_ADDR_0_POSTCSCTF_Y_ADDRESS_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_ISP_POSTCSCTF_Y_ADDR_0_POSTCSCTF_Y_ADDRESS_FIELD                    _MK_FIELD_CONST(0x1ff, ISP_ISP_POSTCSCTF_Y_ADDR_0_POSTCSCTF_Y_ADDRESS_SHIFT)
#define ISP_ISP_POSTCSCTF_Y_ADDR_0_POSTCSCTF_Y_ADDRESS_RANGE                    8:0
#define ISP_ISP_POSTCSCTF_Y_ADDR_0_POSTCSCTF_Y_ADDRESS_WOFFSET                  0x0
#define ISP_ISP_POSTCSCTF_Y_ADDR_0_POSTCSCTF_Y_ADDRESS_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_Y_ADDR_0_POSTCSCTF_Y_ADDRESS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_Y_ADDR_0_POSTCSCTF_Y_ADDRESS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_Y_ADDR_0_POSTCSCTF_Y_ADDRESS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_ISP_POSTCSCTF_Y_DATA_0
#define ISP_ISP_POSTCSCTF_Y_DATA_0                      _MK_ADDR_CONST(0x14a)
#define ISP_ISP_POSTCSCTF_Y_DATA_0_SELWRE                       0x0
#define ISP_ISP_POSTCSCTF_Y_DATA_0_WORD_COUNT                   0x1
#define ISP_ISP_POSTCSCTF_Y_DATA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_Y_DATA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_Y_DATA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_Y_DATA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_Y_DATA_0_READ_MASK                    _MK_MASK_CONST(0x3ff)
#define ISP_ISP_POSTCSCTF_Y_DATA_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff)
#define ISP_ISP_POSTCSCTF_Y_DATA_0_POSTCSCTF_Y_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_POSTCSCTF_Y_DATA_0_POSTCSCTF_Y_DATA_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_POSTCSCTF_Y_DATA_0_POSTCSCTF_Y_DATA_SHIFT)
#define ISP_ISP_POSTCSCTF_Y_DATA_0_POSTCSCTF_Y_DATA_RANGE                       9:0
#define ISP_ISP_POSTCSCTF_Y_DATA_0_POSTCSCTF_Y_DATA_WOFFSET                     0x0
#define ISP_ISP_POSTCSCTF_Y_DATA_0_POSTCSCTF_Y_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_Y_DATA_0_POSTCSCTF_Y_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_Y_DATA_0_POSTCSCTF_Y_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_Y_DATA_0_POSTCSCTF_Y_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_POSTCSCTF_U_ADDR_0
#define ISP_ISP_POSTCSCTF_U_ADDR_0                      _MK_ADDR_CONST(0x14b)
#define ISP_ISP_POSTCSCTF_U_ADDR_0_SELWRE                       0x0
#define ISP_ISP_POSTCSCTF_U_ADDR_0_WORD_COUNT                   0x1
#define ISP_ISP_POSTCSCTF_U_ADDR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_U_ADDR_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_U_ADDR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_U_ADDR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_U_ADDR_0_READ_MASK                    _MK_MASK_CONST(0x1ff)
#define ISP_ISP_POSTCSCTF_U_ADDR_0_WRITE_MASK                   _MK_MASK_CONST(0x1ff)
#define ISP_ISP_POSTCSCTF_U_ADDR_0_POSTCSCTF_U_ADDRESS_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_ISP_POSTCSCTF_U_ADDR_0_POSTCSCTF_U_ADDRESS_FIELD                    _MK_FIELD_CONST(0x1ff, ISP_ISP_POSTCSCTF_U_ADDR_0_POSTCSCTF_U_ADDRESS_SHIFT)
#define ISP_ISP_POSTCSCTF_U_ADDR_0_POSTCSCTF_U_ADDRESS_RANGE                    8:0
#define ISP_ISP_POSTCSCTF_U_ADDR_0_POSTCSCTF_U_ADDRESS_WOFFSET                  0x0
#define ISP_ISP_POSTCSCTF_U_ADDR_0_POSTCSCTF_U_ADDRESS_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_U_ADDR_0_POSTCSCTF_U_ADDRESS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_U_ADDR_0_POSTCSCTF_U_ADDRESS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_U_ADDR_0_POSTCSCTF_U_ADDRESS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_ISP_POSTCSCTF_U_DATA_0
#define ISP_ISP_POSTCSCTF_U_DATA_0                      _MK_ADDR_CONST(0x14c)
#define ISP_ISP_POSTCSCTF_U_DATA_0_SELWRE                       0x0
#define ISP_ISP_POSTCSCTF_U_DATA_0_WORD_COUNT                   0x1
#define ISP_ISP_POSTCSCTF_U_DATA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_U_DATA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_U_DATA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_U_DATA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_U_DATA_0_READ_MASK                    _MK_MASK_CONST(0x3ff)
#define ISP_ISP_POSTCSCTF_U_DATA_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff)
#define ISP_ISP_POSTCSCTF_U_DATA_0_POSTCSCTF_U_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_POSTCSCTF_U_DATA_0_POSTCSCTF_U_DATA_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_POSTCSCTF_U_DATA_0_POSTCSCTF_U_DATA_SHIFT)
#define ISP_ISP_POSTCSCTF_U_DATA_0_POSTCSCTF_U_DATA_RANGE                       9:0
#define ISP_ISP_POSTCSCTF_U_DATA_0_POSTCSCTF_U_DATA_WOFFSET                     0x0
#define ISP_ISP_POSTCSCTF_U_DATA_0_POSTCSCTF_U_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_U_DATA_0_POSTCSCTF_U_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_U_DATA_0_POSTCSCTF_U_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_U_DATA_0_POSTCSCTF_U_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_POSTCSCTF_V_ADDR_0
#define ISP_ISP_POSTCSCTF_V_ADDR_0                      _MK_ADDR_CONST(0x14d)
#define ISP_ISP_POSTCSCTF_V_ADDR_0_SELWRE                       0x0
#define ISP_ISP_POSTCSCTF_V_ADDR_0_WORD_COUNT                   0x1
#define ISP_ISP_POSTCSCTF_V_ADDR_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_V_ADDR_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_V_ADDR_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_V_ADDR_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_V_ADDR_0_READ_MASK                    _MK_MASK_CONST(0x1ff)
#define ISP_ISP_POSTCSCTF_V_ADDR_0_WRITE_MASK                   _MK_MASK_CONST(0x1ff)
#define ISP_ISP_POSTCSCTF_V_ADDR_0_POSTCSCTF_V_ADDRESS_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_ISP_POSTCSCTF_V_ADDR_0_POSTCSCTF_V_ADDRESS_FIELD                    _MK_FIELD_CONST(0x1ff, ISP_ISP_POSTCSCTF_V_ADDR_0_POSTCSCTF_V_ADDRESS_SHIFT)
#define ISP_ISP_POSTCSCTF_V_ADDR_0_POSTCSCTF_V_ADDRESS_RANGE                    8:0
#define ISP_ISP_POSTCSCTF_V_ADDR_0_POSTCSCTF_V_ADDRESS_WOFFSET                  0x0
#define ISP_ISP_POSTCSCTF_V_ADDR_0_POSTCSCTF_V_ADDRESS_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_V_ADDR_0_POSTCSCTF_V_ADDRESS_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_V_ADDR_0_POSTCSCTF_V_ADDRESS_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_V_ADDR_0_POSTCSCTF_V_ADDRESS_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_ISP_POSTCSCTF_V_DATA_0
#define ISP_ISP_POSTCSCTF_V_DATA_0                      _MK_ADDR_CONST(0x14e)
#define ISP_ISP_POSTCSCTF_V_DATA_0_SELWRE                       0x0
#define ISP_ISP_POSTCSCTF_V_DATA_0_WORD_COUNT                   0x1
#define ISP_ISP_POSTCSCTF_V_DATA_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_V_DATA_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_V_DATA_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_V_DATA_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_V_DATA_0_READ_MASK                    _MK_MASK_CONST(0x3ff)
#define ISP_ISP_POSTCSCTF_V_DATA_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff)
#define ISP_ISP_POSTCSCTF_V_DATA_0_POSTCSCTF_V_DATA_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_POSTCSCTF_V_DATA_0_POSTCSCTF_V_DATA_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_POSTCSCTF_V_DATA_0_POSTCSCTF_V_DATA_SHIFT)
#define ISP_ISP_POSTCSCTF_V_DATA_0_POSTCSCTF_V_DATA_RANGE                       9:0
#define ISP_ISP_POSTCSCTF_V_DATA_0_POSTCSCTF_V_DATA_WOFFSET                     0x0
#define ISP_ISP_POSTCSCTF_V_DATA_0_POSTCSCTF_V_DATA_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_V_DATA_0_POSTCSCTF_V_DATA_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_V_DATA_0_POSTCSCTF_V_DATA_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_POSTCSCTF_V_DATA_0_POSTCSCTF_V_DATA_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_SOLARIZE_CONTROL1_0
#define ISP_ISP_SOLARIZE_CONTROL1_0                     _MK_ADDR_CONST(0x14f)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SELWRE                      0x0
#define ISP_ISP_SOLARIZE_CONTROL1_0_WORD_COUNT                  0x1
#define ISP_ISP_SOLARIZE_CONTROL1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_SOLARIZE_CONTROL1_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R0_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R0_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R0_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R0_RANGE                        1:0
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R0_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R0_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R1_SHIFT                        _MK_SHIFT_CONST(2)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R1_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R1_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R1_RANGE                        3:2
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R1_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R1_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R2_SHIFT                        _MK_SHIFT_CONST(4)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R2_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R2_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R2_RANGE                        5:4
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R2_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R2_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R3_SHIFT                        _MK_SHIFT_CONST(6)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R3_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R3_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R3_RANGE                        7:6
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R3_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R3_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R4_SHIFT                        _MK_SHIFT_CONST(8)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R4_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R4_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R4_RANGE                        9:8
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R4_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R4_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R4_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R5_SHIFT                        _MK_SHIFT_CONST(10)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R5_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R5_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R5_RANGE                        11:10
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R5_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R5_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R5_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R6_SHIFT                        _MK_SHIFT_CONST(12)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R6_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R6_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R6_RANGE                        13:12
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R6_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R6_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R6_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R7_SHIFT                        _MK_SHIFT_CONST(14)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R7_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R7_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R7_RANGE                        15:14
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R7_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R7_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R7_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_R7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G0_SHIFT                        _MK_SHIFT_CONST(16)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G0_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G0_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G0_RANGE                        17:16
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G0_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G0_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G1_SHIFT                        _MK_SHIFT_CONST(18)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G1_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G1_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G1_RANGE                        19:18
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G1_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G1_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G2_SHIFT                        _MK_SHIFT_CONST(20)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G2_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G2_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G2_RANGE                        21:20
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G2_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G2_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G3_SHIFT                        _MK_SHIFT_CONST(22)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G3_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G3_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G3_RANGE                        23:22
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G3_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G3_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G4_SHIFT                        _MK_SHIFT_CONST(24)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G4_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G4_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G4_RANGE                        25:24
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G4_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G4_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G4_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G5_SHIFT                        _MK_SHIFT_CONST(26)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G5_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G5_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G5_RANGE                        27:26
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G5_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G5_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G5_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G6_SHIFT                        _MK_SHIFT_CONST(28)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G6_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G6_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G6_RANGE                        29:28
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G6_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G6_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G6_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G7_SHIFT                        _MK_SHIFT_CONST(30)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G7_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G7_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G7_RANGE                        31:30
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G7_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G7_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G7_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL1_0_SOL_G7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_ISP_SOLARIZE_CONTROL2_0
#define ISP_ISP_SOLARIZE_CONTROL2_0                     _MK_ADDR_CONST(0x150)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SELWRE                      0x0
#define ISP_ISP_SOLARIZE_CONTROL2_0_WORD_COUNT                  0x1
#define ISP_ISP_SOLARIZE_CONTROL2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_RESET_MASK                  _MK_MASK_CONST(0x80000000)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_READ_MASK                   _MK_MASK_CONST(0x8000ffff)
#define ISP_ISP_SOLARIZE_CONTROL2_0_WRITE_MASK                  _MK_MASK_CONST(0x8000ffff)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B0_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B0_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B0_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B0_RANGE                        1:0
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B0_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B0_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B0_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B0_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B1_SHIFT                        _MK_SHIFT_CONST(2)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B1_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B1_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B1_RANGE                        3:2
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B1_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B1_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B1_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B1_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B1_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B2_SHIFT                        _MK_SHIFT_CONST(4)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B2_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B2_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B2_RANGE                        5:4
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B2_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B2_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B2_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B2_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B2_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B3_SHIFT                        _MK_SHIFT_CONST(6)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B3_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B3_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B3_RANGE                        7:6
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B3_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B3_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B3_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B3_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B3_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B4_SHIFT                        _MK_SHIFT_CONST(8)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B4_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B4_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B4_RANGE                        9:8
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B4_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B4_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B4_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B4_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B4_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B5_SHIFT                        _MK_SHIFT_CONST(10)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B5_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B5_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B5_RANGE                        11:10
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B5_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B5_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B5_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B5_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B5_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B6_SHIFT                        _MK_SHIFT_CONST(12)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B6_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B6_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B6_RANGE                        13:12
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B6_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B6_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B6_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B6_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B6_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B7_SHIFT                        _MK_SHIFT_CONST(14)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B7_FIELD                        _MK_FIELD_CONST(0x3, ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B7_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B7_RANGE                        15:14
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B7_WOFFSET                      0x0
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B7_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B7_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B7_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_B7_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_ENABLE_SHIFT                    _MK_SHIFT_CONST(31)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, ISP_ISP_SOLARIZE_CONTROL2_0_SOL_ENABLE_SHIFT)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_ENABLE_RANGE                    31:31
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_ENABLE_WOFFSET                  0x0
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_SOLARIZE_CONTROL2_0_SOL_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_ISP_EMBOSS_CONTROL_0
#define ISP_ISP_EMBOSS_CONTROL_0                        _MK_ADDR_CONST(0x151)
#define ISP_ISP_EMBOSS_CONTROL_0_SELWRE                         0x0
#define ISP_ISP_EMBOSS_CONTROL_0_WORD_COUNT                     0x1
#define ISP_ISP_EMBOSS_CONTROL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_RESET_MASK                     _MK_MASK_CONST(0x1)
#define ISP_ISP_EMBOSS_CONTROL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_EMBOSS_CONTROL_0_WRITE_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_EMBOSS_CONTROL_0_EMBOSS_ENABLE_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_ISP_EMBOSS_CONTROL_0_EMBOSS_ENABLE_FIELD                    _MK_FIELD_CONST(0x1, ISP_ISP_EMBOSS_CONTROL_0_EMBOSS_ENABLE_SHIFT)
#define ISP_ISP_EMBOSS_CONTROL_0_EMBOSS_ENABLE_RANGE                    0:0
#define ISP_ISP_EMBOSS_CONTROL_0_EMBOSS_ENABLE_WOFFSET                  0x0
#define ISP_ISP_EMBOSS_CONTROL_0_EMBOSS_ENABLE_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EMBOSS_ENABLE_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_ISP_EMBOSS_CONTROL_0_EMBOSS_ENABLE_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EMBOSS_ENABLE_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_ISP_EMBOSS_CONTROL_0_EB_POS_SHIFT                   _MK_SHIFT_CONST(1)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_POS_FIELD                   _MK_FIELD_CONST(0x1, ISP_ISP_EMBOSS_CONTROL_0_EB_POS_SHIFT)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_POS_RANGE                   1:1
#define ISP_ISP_EMBOSS_CONTROL_0_EB_POS_WOFFSET                 0x0
#define ISP_ISP_EMBOSS_CONTROL_0_EB_POS_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_POS_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_POS_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_POS_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_EMBOSS_CONTROL_0_EB_HP_OFFSET_SHIFT                     _MK_SHIFT_CONST(2)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_HP_OFFSET_FIELD                     _MK_FIELD_CONST(0x7, ISP_ISP_EMBOSS_CONTROL_0_EB_HP_OFFSET_SHIFT)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_HP_OFFSET_RANGE                     4:2
#define ISP_ISP_EMBOSS_CONTROL_0_EB_HP_OFFSET_WOFFSET                   0x0
#define ISP_ISP_EMBOSS_CONTROL_0_EB_HP_OFFSET_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_HP_OFFSET_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_HP_OFFSET_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_HP_OFFSET_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_ISP_EMBOSS_CONTROL_0_EB_GAIN_SHIFT                  _MK_SHIFT_CONST(5)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_GAIN_FIELD                  _MK_FIELD_CONST(0x7, ISP_ISP_EMBOSS_CONTROL_0_EB_GAIN_SHIFT)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_GAIN_RANGE                  7:5
#define ISP_ISP_EMBOSS_CONTROL_0_EB_GAIN_WOFFSET                        0x0
#define ISP_ISP_EMBOSS_CONTROL_0_EB_GAIN_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_GAIN_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_GAIN_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_GAIN_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_ISP_EMBOSS_CONTROL_0_EB_BG_LEVEL_SHIFT                      _MK_SHIFT_CONST(8)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_BG_LEVEL_FIELD                      _MK_FIELD_CONST(0xff, ISP_ISP_EMBOSS_CONTROL_0_EB_BG_LEVEL_SHIFT)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_BG_LEVEL_RANGE                      15:8
#define ISP_ISP_EMBOSS_CONTROL_0_EB_BG_LEVEL_WOFFSET                    0x0
#define ISP_ISP_EMBOSS_CONTROL_0_EB_BG_LEVEL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_BG_LEVEL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_BG_LEVEL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_BG_LEVEL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_EMBOSS_CONTROL_0_EB_LOWLIMIT_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_LOWLIMIT_FIELD                      _MK_FIELD_CONST(0xff, ISP_ISP_EMBOSS_CONTROL_0_EB_LOWLIMIT_SHIFT)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_LOWLIMIT_RANGE                      23:16
#define ISP_ISP_EMBOSS_CONTROL_0_EB_LOWLIMIT_WOFFSET                    0x0
#define ISP_ISP_EMBOSS_CONTROL_0_EB_LOWLIMIT_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_LOWLIMIT_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_LOWLIMIT_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_LOWLIMIT_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_EMBOSS_CONTROL_0_EB_HIGHLIMIT_SHIFT                     _MK_SHIFT_CONST(24)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_HIGHLIMIT_FIELD                     _MK_FIELD_CONST(0xff, ISP_ISP_EMBOSS_CONTROL_0_EB_HIGHLIMIT_SHIFT)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_HIGHLIMIT_RANGE                     31:24
#define ISP_ISP_EMBOSS_CONTROL_0_EB_HIGHLIMIT_WOFFSET                   0x0
#define ISP_ISP_EMBOSS_CONTROL_0_EB_HIGHLIMIT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_HIGHLIMIT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_HIGHLIMIT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_EMBOSS_CONTROL_0_EB_HIGHLIMIT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_H_M1_0
#define ISP_ISP_H_M1_0                  _MK_ADDR_CONST(0x152)
#define ISP_ISP_H_M1_0_SELWRE                   0x0
#define ISP_ISP_H_M1_0_WORD_COUNT                       0x1
#define ISP_ISP_H_M1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M1_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M1_0_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_H_M1_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_H_M1_0_M1_WINDOW_LINE_START_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_H_M1_0_M1_WINDOW_LINE_START_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_ISP_H_M1_0_M1_WINDOW_LINE_START_SHIFT)
#define ISP_ISP_H_M1_0_M1_WINDOW_LINE_START_RANGE                       13:0
#define ISP_ISP_H_M1_0_M1_WINDOW_LINE_START_WOFFSET                     0x0
#define ISP_ISP_H_M1_0_M1_WINDOW_LINE_START_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M1_0_M1_WINDOW_LINE_START_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M1_0_M1_WINDOW_LINE_START_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M1_0_M1_WINDOW_LINE_START_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_H_M1_0_M1_WINDOW_LINE_WIDTH_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_H_M1_0_M1_WINDOW_LINE_WIDTH_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_ISP_H_M1_0_M1_WINDOW_LINE_WIDTH_SHIFT)
#define ISP_ISP_H_M1_0_M1_WINDOW_LINE_WIDTH_RANGE                       29:16
#define ISP_ISP_H_M1_0_M1_WINDOW_LINE_WIDTH_WOFFSET                     0x0
#define ISP_ISP_H_M1_0_M1_WINDOW_LINE_WIDTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M1_0_M1_WINDOW_LINE_WIDTH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M1_0_M1_WINDOW_LINE_WIDTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M1_0_M1_WINDOW_LINE_WIDTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_V_M1_0
#define ISP_ISP_V_M1_0                  _MK_ADDR_CONST(0x153)
#define ISP_ISP_V_M1_0_SELWRE                   0x0
#define ISP_ISP_V_M1_0_WORD_COUNT                       0x1
#define ISP_ISP_V_M1_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M1_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M1_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M1_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M1_0_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_V_M1_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_V_M1_0_M1_WINDOW_FRAME_START_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_V_M1_0_M1_WINDOW_FRAME_START_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_ISP_V_M1_0_M1_WINDOW_FRAME_START_SHIFT)
#define ISP_ISP_V_M1_0_M1_WINDOW_FRAME_START_RANGE                      13:0
#define ISP_ISP_V_M1_0_M1_WINDOW_FRAME_START_WOFFSET                    0x0
#define ISP_ISP_V_M1_0_M1_WINDOW_FRAME_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M1_0_M1_WINDOW_FRAME_START_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M1_0_M1_WINDOW_FRAME_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M1_0_M1_WINDOW_FRAME_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_V_M1_0_M1_WINDOW_FRAME_HEIGHT_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_ISP_V_M1_0_M1_WINDOW_FRAME_HEIGHT_FIELD                     _MK_FIELD_CONST(0x3fff, ISP_ISP_V_M1_0_M1_WINDOW_FRAME_HEIGHT_SHIFT)
#define ISP_ISP_V_M1_0_M1_WINDOW_FRAME_HEIGHT_RANGE                     29:16
#define ISP_ISP_V_M1_0_M1_WINDOW_FRAME_HEIGHT_WOFFSET                   0x0
#define ISP_ISP_V_M1_0_M1_WINDOW_FRAME_HEIGHT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M1_0_M1_WINDOW_FRAME_HEIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M1_0_M1_WINDOW_FRAME_HEIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M1_0_M1_WINDOW_FRAME_HEIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_H_M2_0
#define ISP_ISP_H_M2_0                  _MK_ADDR_CONST(0x154)
#define ISP_ISP_H_M2_0_SELWRE                   0x0
#define ISP_ISP_H_M2_0_WORD_COUNT                       0x1
#define ISP_ISP_H_M2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M2_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M2_0_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_H_M2_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_H_M2_0_M2_WINDOW_LINE_START_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_H_M2_0_M2_WINDOW_LINE_START_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_ISP_H_M2_0_M2_WINDOW_LINE_START_SHIFT)
#define ISP_ISP_H_M2_0_M2_WINDOW_LINE_START_RANGE                       13:0
#define ISP_ISP_H_M2_0_M2_WINDOW_LINE_START_WOFFSET                     0x0
#define ISP_ISP_H_M2_0_M2_WINDOW_LINE_START_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M2_0_M2_WINDOW_LINE_START_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M2_0_M2_WINDOW_LINE_START_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M2_0_M2_WINDOW_LINE_START_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_H_M2_0_M2_WINDOW_LINE_WIDTH_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_H_M2_0_M2_WINDOW_LINE_WIDTH_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_ISP_H_M2_0_M2_WINDOW_LINE_WIDTH_SHIFT)
#define ISP_ISP_H_M2_0_M2_WINDOW_LINE_WIDTH_RANGE                       29:16
#define ISP_ISP_H_M2_0_M2_WINDOW_LINE_WIDTH_WOFFSET                     0x0
#define ISP_ISP_H_M2_0_M2_WINDOW_LINE_WIDTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M2_0_M2_WINDOW_LINE_WIDTH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M2_0_M2_WINDOW_LINE_WIDTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M2_0_M2_WINDOW_LINE_WIDTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_V_M2_0
#define ISP_ISP_V_M2_0                  _MK_ADDR_CONST(0x155)
#define ISP_ISP_V_M2_0_SELWRE                   0x0
#define ISP_ISP_V_M2_0_WORD_COUNT                       0x1
#define ISP_ISP_V_M2_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M2_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M2_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M2_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M2_0_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_V_M2_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_V_M2_0_M2_WINDOW_FRAME_START_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_V_M2_0_M2_WINDOW_FRAME_START_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_ISP_V_M2_0_M2_WINDOW_FRAME_START_SHIFT)
#define ISP_ISP_V_M2_0_M2_WINDOW_FRAME_START_RANGE                      13:0
#define ISP_ISP_V_M2_0_M2_WINDOW_FRAME_START_WOFFSET                    0x0
#define ISP_ISP_V_M2_0_M2_WINDOW_FRAME_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M2_0_M2_WINDOW_FRAME_START_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M2_0_M2_WINDOW_FRAME_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M2_0_M2_WINDOW_FRAME_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_V_M2_0_M2_WINDOW_FRAME_HEIGHT_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_ISP_V_M2_0_M2_WINDOW_FRAME_HEIGHT_FIELD                     _MK_FIELD_CONST(0x3fff, ISP_ISP_V_M2_0_M2_WINDOW_FRAME_HEIGHT_SHIFT)
#define ISP_ISP_V_M2_0_M2_WINDOW_FRAME_HEIGHT_RANGE                     29:16
#define ISP_ISP_V_M2_0_M2_WINDOW_FRAME_HEIGHT_WOFFSET                   0x0
#define ISP_ISP_V_M2_0_M2_WINDOW_FRAME_HEIGHT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M2_0_M2_WINDOW_FRAME_HEIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M2_0_M2_WINDOW_FRAME_HEIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M2_0_M2_WINDOW_FRAME_HEIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_H_M3_0
#define ISP_ISP_H_M3_0                  _MK_ADDR_CONST(0x156)
#define ISP_ISP_H_M3_0_SELWRE                   0x0
#define ISP_ISP_H_M3_0_WORD_COUNT                       0x1
#define ISP_ISP_H_M3_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_0_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_H_M3_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_H_M3_0_M3_WINDOW_LINE_START_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_H_M3_0_M3_WINDOW_LINE_START_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_ISP_H_M3_0_M3_WINDOW_LINE_START_SHIFT)
#define ISP_ISP_H_M3_0_M3_WINDOW_LINE_START_RANGE                       13:0
#define ISP_ISP_H_M3_0_M3_WINDOW_LINE_START_WOFFSET                     0x0
#define ISP_ISP_H_M3_0_M3_WINDOW_LINE_START_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_0_M3_WINDOW_LINE_START_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_0_M3_WINDOW_LINE_START_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_0_M3_WINDOW_LINE_START_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_H_M3_0_M3_WINDOW_LINE_WIDTH_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_H_M3_0_M3_WINDOW_LINE_WIDTH_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_ISP_H_M3_0_M3_WINDOW_LINE_WIDTH_SHIFT)
#define ISP_ISP_H_M3_0_M3_WINDOW_LINE_WIDTH_RANGE                       29:16
#define ISP_ISP_H_M3_0_M3_WINDOW_LINE_WIDTH_WOFFSET                     0x0
#define ISP_ISP_H_M3_0_M3_WINDOW_LINE_WIDTH_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_0_M3_WINDOW_LINE_WIDTH_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_0_M3_WINDOW_LINE_WIDTH_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_0_M3_WINDOW_LINE_WIDTH_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_V_M3_0
#define ISP_ISP_V_M3_0                  _MK_ADDR_CONST(0x157)
#define ISP_ISP_V_M3_0_SELWRE                   0x0
#define ISP_ISP_V_M3_0_WORD_COUNT                       0x1
#define ISP_ISP_V_M3_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_0_READ_MASK                        _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_V_M3_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff3fff)
#define ISP_ISP_V_M3_0_M3_WINDOW_FRAME_START_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_V_M3_0_M3_WINDOW_FRAME_START_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_ISP_V_M3_0_M3_WINDOW_FRAME_START_SHIFT)
#define ISP_ISP_V_M3_0_M3_WINDOW_FRAME_START_RANGE                      13:0
#define ISP_ISP_V_M3_0_M3_WINDOW_FRAME_START_WOFFSET                    0x0
#define ISP_ISP_V_M3_0_M3_WINDOW_FRAME_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_0_M3_WINDOW_FRAME_START_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_0_M3_WINDOW_FRAME_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_0_M3_WINDOW_FRAME_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_V_M3_0_M3_WINDOW_FRAME_HEIGHT_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_ISP_V_M3_0_M3_WINDOW_FRAME_HEIGHT_FIELD                     _MK_FIELD_CONST(0x3fff, ISP_ISP_V_M3_0_M3_WINDOW_FRAME_HEIGHT_SHIFT)
#define ISP_ISP_V_M3_0_M3_WINDOW_FRAME_HEIGHT_RANGE                     29:16
#define ISP_ISP_V_M3_0_M3_WINDOW_FRAME_HEIGHT_WOFFSET                   0x0
#define ISP_ISP_V_M3_0_M3_WINDOW_FRAME_HEIGHT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_0_M3_WINDOW_FRAME_HEIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_0_M3_WINDOW_FRAME_HEIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_0_M3_WINDOW_FRAME_HEIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_H_M3_CONTROL_E1_0
#define ISP_ISP_H_M3_CONTROL_E1_0                       _MK_ADDR_CONST(0x158)
#define ISP_ISP_H_M3_CONTROL_E1_0_SELWRE                        0x0
#define ISP_ISP_H_M3_CONTROL_E1_0_WORD_COUNT                    0x1
#define ISP_ISP_H_M3_CONTROL_E1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_CONTROL_E1_0_RESET_MASK                    _MK_MASK_CONST(0x40000000)
#define ISP_ISP_H_M3_CONTROL_E1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_CONTROL_E1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_CONTROL_E1_0_READ_MASK                     _MK_MASK_CONST(0x477f3fff)
#define ISP_ISP_H_M3_CONTROL_E1_0_WRITE_MASK                    _MK_MASK_CONST(0x477f3fff)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_INTERVAL_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_INTERVAL_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_ISP_H_M3_CONTROL_E1_0_M3_H_INTERVAL_SHIFT)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_INTERVAL_RANGE                   13:0
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_INTERVAL_WOFFSET                 0x0
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_INTERVAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_INTERVAL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_INTERVAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_INTERVAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_EXT_WNUM_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_EXT_WNUM_FIELD                   _MK_FIELD_CONST(0x7f, ISP_ISP_H_M3_CONTROL_E1_0_M3_H_EXT_WNUM_SHIFT)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_EXT_WNUM_RANGE                   22:16
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_EXT_WNUM_WOFFSET                 0x0
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_EXT_WNUM_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_EXT_WNUM_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_EXT_WNUM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_EXT_WNUM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_WIDTH_SHIFT                      _MK_SHIFT_CONST(24)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_WIDTH_FIELD                      _MK_FIELD_CONST(0x7, ISP_ISP_H_M3_CONTROL_E1_0_M3_H_WIDTH_SHIFT)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_WIDTH_RANGE                      26:24
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_WIDTH_WOFFSET                    0x0
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_WIDTH_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_WIDTH_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_WIDTH_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_WIDTH_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_WIDTH_HH1                        _MK_ENUM_CONST(0)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_WIDTH_HH2                        _MK_ENUM_CONST(1)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_WIDTH_HH4                        _MK_ENUM_CONST(2)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_WIDTH_HH8                        _MK_ENUM_CONST(3)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_WIDTH_HH16                       _MK_ENUM_CONST(4)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_WIDTH_HH32                       _MK_ENUM_CONST(5)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_H_WIDTH_HH64                       _MK_ENUM_CONST(6)

#define ISP_ISP_H_M3_CONTROL_E1_0_M3_WRITE_IN_HBLANK_SHIFT                      _MK_SHIFT_CONST(30)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_WRITE_IN_HBLANK_FIELD                      _MK_FIELD_CONST(0x1, ISP_ISP_H_M3_CONTROL_E1_0_M3_WRITE_IN_HBLANK_SHIFT)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_WRITE_IN_HBLANK_RANGE                      30:30
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_WRITE_IN_HBLANK_WOFFSET                    0x0
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_WRITE_IN_HBLANK_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_WRITE_IN_HBLANK_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_WRITE_IN_HBLANK_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M3_CONTROL_E1_0_M3_WRITE_IN_HBLANK_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_ISP_V_M3_CONTROL_E1_0
#define ISP_ISP_V_M3_CONTROL_E1_0                       _MK_ADDR_CONST(0x159)
#define ISP_ISP_V_M3_CONTROL_E1_0_SELWRE                        0x0
#define ISP_ISP_V_M3_CONTROL_E1_0_WORD_COUNT                    0x1
#define ISP_ISP_V_M3_CONTROL_E1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_CONTROL_E1_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_CONTROL_E1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_CONTROL_E1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_CONTROL_E1_0_READ_MASK                     _MK_MASK_CONST(0x77f3fff)
#define ISP_ISP_V_M3_CONTROL_E1_0_WRITE_MASK                    _MK_MASK_CONST(0x77f3fff)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_INTERVAL_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_INTERVAL_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_ISP_V_M3_CONTROL_E1_0_M3_V_INTERVAL_SHIFT)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_INTERVAL_RANGE                   13:0
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_INTERVAL_WOFFSET                 0x0
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_INTERVAL_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_INTERVAL_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_INTERVAL_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_INTERVAL_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_EXT_WNUM_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_EXT_WNUM_FIELD                   _MK_FIELD_CONST(0x7f, ISP_ISP_V_M3_CONTROL_E1_0_M3_V_EXT_WNUM_SHIFT)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_EXT_WNUM_RANGE                   22:16
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_EXT_WNUM_WOFFSET                 0x0
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_EXT_WNUM_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_EXT_WNUM_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_EXT_WNUM_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_EXT_WNUM_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_HEIGHT_SHIFT                     _MK_SHIFT_CONST(24)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_HEIGHT_FIELD                     _MK_FIELD_CONST(0x7, ISP_ISP_V_M3_CONTROL_E1_0_M3_V_HEIGHT_SHIFT)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_HEIGHT_RANGE                     26:24
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_HEIGHT_WOFFSET                   0x0
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_HEIGHT_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_HEIGHT_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_HEIGHT_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_HEIGHT_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_HEIGHT_VH1                       _MK_ENUM_CONST(0)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_HEIGHT_VH2                       _MK_ENUM_CONST(1)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_HEIGHT_VH4                       _MK_ENUM_CONST(2)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_HEIGHT_VH8                       _MK_ENUM_CONST(3)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_HEIGHT_VH16                      _MK_ENUM_CONST(4)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_HEIGHT_VH32                      _MK_ENUM_CONST(5)
#define ISP_ISP_V_M3_CONTROL_E1_0_M3_V_HEIGHT_VH64                      _MK_ENUM_CONST(6)


// Register ISP_ISP_SATU_M3_CONTROL_0
#define ISP_ISP_SATU_M3_CONTROL_0                       _MK_ADDR_CONST(0x15a)
#define ISP_ISP_SATU_M3_CONTROL_0_SELWRE                        0x0
#define ISP_ISP_SATU_M3_CONTROL_0_WORD_COUNT                    0x1
#define ISP_ISP_SATU_M3_CONTROL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_SATU_M3_CONTROL_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_SATU_M3_CONTROL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_SATU_M3_CONTROL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_SATU_M3_CONTROL_0_READ_MASK                     _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_SATU_M3_CONTROL_0_WRITE_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_SATU_M3_CONTROL_0_M3_LOW_LIMIT_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_ISP_SATU_M3_CONTROL_0_M3_LOW_LIMIT_FIELD                    _MK_FIELD_CONST(0x3ff, ISP_ISP_SATU_M3_CONTROL_0_M3_LOW_LIMIT_SHIFT)
#define ISP_ISP_SATU_M3_CONTROL_0_M3_LOW_LIMIT_RANGE                    9:0
#define ISP_ISP_SATU_M3_CONTROL_0_M3_LOW_LIMIT_WOFFSET                  0x0
#define ISP_ISP_SATU_M3_CONTROL_0_M3_LOW_LIMIT_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_SATU_M3_CONTROL_0_M3_LOW_LIMIT_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_SATU_M3_CONTROL_0_M3_LOW_LIMIT_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_SATU_M3_CONTROL_0_M3_LOW_LIMIT_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_ISP_SATU_M3_CONTROL_0_M3_HIGH_LIMIT_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_SATU_M3_CONTROL_0_M3_HIGH_LIMIT_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_ISP_SATU_M3_CONTROL_0_M3_HIGH_LIMIT_SHIFT)
#define ISP_ISP_SATU_M3_CONTROL_0_M3_HIGH_LIMIT_RANGE                   25:16
#define ISP_ISP_SATU_M3_CONTROL_0_M3_HIGH_LIMIT_WOFFSET                 0x0
#define ISP_ISP_SATU_M3_CONTROL_0_M3_HIGH_LIMIT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_SATU_M3_CONTROL_0_M3_HIGH_LIMIT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_SATU_M3_CONTROL_0_M3_HIGH_LIMIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SATU_M3_CONTROL_0_M3_HIGH_LIMIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_M3_MEM_START_ADDR_0
#define ISP_M3_MEM_START_ADDR_0                 _MK_ADDR_CONST(0x15b)
#define ISP_M3_MEM_START_ADDR_0_SELWRE                  0x0
#define ISP_M3_MEM_START_ADDR_0_WORD_COUNT                      0x1
#define ISP_M3_MEM_START_ADDR_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_M3_MEM_START_ADDR_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_M3_MEM_START_ADDR_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_M3_MEM_START_ADDR_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_M3_MEM_START_ADDR_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_M3_MEM_START_ADDR_0_WRITE_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_M3_MEM_START_ADDR_0_M3_MEM_START_ADDR_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_M3_MEM_START_ADDR_0_M3_MEM_START_ADDR_FIELD                 _MK_FIELD_CONST(0xffffffff, ISP_M3_MEM_START_ADDR_0_M3_MEM_START_ADDR_SHIFT)
#define ISP_M3_MEM_START_ADDR_0_M3_MEM_START_ADDR_RANGE                 31:0
#define ISP_M3_MEM_START_ADDR_0_M3_MEM_START_ADDR_WOFFSET                       0x0
#define ISP_M3_MEM_START_ADDR_0_M3_MEM_START_ADDR_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_M3_MEM_START_ADDR_0_M3_MEM_START_ADDR_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_M3_MEM_START_ADDR_0_M3_MEM_START_ADDR_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_M3_MEM_START_ADDR_0_M3_MEM_START_ADDR_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_H_M4_0
#define ISP_ISP_H_M4_0                  _MK_ADDR_CONST(0x15c)
#define ISP_ISP_H_M4_0_SELWRE                   0x0
#define ISP_ISP_H_M4_0_WORD_COUNT                       0x1
#define ISP_ISP_H_M4_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define ISP_ISP_H_M4_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define ISP_ISP_H_M4_0_M4_WINDOW_LINE_START_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_H_M4_0_M4_WINDOW_LINE_START_FIELD                       _MK_FIELD_CONST(0x3fff, ISP_ISP_H_M4_0_M4_WINDOW_LINE_START_SHIFT)
#define ISP_ISP_H_M4_0_M4_WINDOW_LINE_START_RANGE                       13:0
#define ISP_ISP_H_M4_0_M4_WINDOW_LINE_START_WOFFSET                     0x0
#define ISP_ISP_H_M4_0_M4_WINDOW_LINE_START_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_0_M4_WINDOW_LINE_START_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_0_M4_WINDOW_LINE_START_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_0_M4_WINDOW_LINE_START_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_V_M4_0
#define ISP_ISP_V_M4_0                  _MK_ADDR_CONST(0x15d)
#define ISP_ISP_V_M4_0_SELWRE                   0x0
#define ISP_ISP_V_M4_0_WORD_COUNT                       0x1
#define ISP_ISP_V_M4_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_0_READ_MASK                        _MK_MASK_CONST(0x3fff)
#define ISP_ISP_V_M4_0_WRITE_MASK                       _MK_MASK_CONST(0x3fff)
#define ISP_ISP_V_M4_0_M4_WINDOW_FRAME_START_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_V_M4_0_M4_WINDOW_FRAME_START_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_ISP_V_M4_0_M4_WINDOW_FRAME_START_SHIFT)
#define ISP_ISP_V_M4_0_M4_WINDOW_FRAME_START_RANGE                      13:0
#define ISP_ISP_V_M4_0_M4_WINDOW_FRAME_START_WOFFSET                    0x0
#define ISP_ISP_V_M4_0_M4_WINDOW_FRAME_START_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_0_M4_WINDOW_FRAME_START_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_0_M4_WINDOW_FRAME_START_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_0_M4_WINDOW_FRAME_START_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_ISP_H_M4_CONTROL_0
#define ISP_ISP_H_M4_CONTROL_0                  _MK_ADDR_CONST(0x15e)
#define ISP_ISP_H_M4_CONTROL_0_SELWRE                   0x0
#define ISP_ISP_H_M4_CONTROL_0_WORD_COUNT                       0x1
#define ISP_ISP_H_M4_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x3fffffff)
#define ISP_ISP_H_M4_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x3fffffff)
#define ISP_ISP_H_M4_CONTROL_0_M4_H_INTERVAL_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_H_M4_CONTROL_0_M4_H_INTERVAL_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_ISP_H_M4_CONTROL_0_M4_H_INTERVAL_SHIFT)
#define ISP_ISP_H_M4_CONTROL_0_M4_H_INTERVAL_RANGE                      13:0
#define ISP_ISP_H_M4_CONTROL_0_M4_H_INTERVAL_WOFFSET                    0x0
#define ISP_ISP_H_M4_CONTROL_0_M4_H_INTERVAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_CONTROL_0_M4_H_INTERVAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_CONTROL_0_M4_H_INTERVAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_CONTROL_0_M4_H_INTERVAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_H_M4_CONTROL_0_M4_H_WNUM_SHIFT                  _MK_SHIFT_CONST(14)
#define ISP_ISP_H_M4_CONTROL_0_M4_H_WNUM_FIELD                  _MK_FIELD_CONST(0x3, ISP_ISP_H_M4_CONTROL_0_M4_H_WNUM_SHIFT)
#define ISP_ISP_H_M4_CONTROL_0_M4_H_WNUM_RANGE                  15:14
#define ISP_ISP_H_M4_CONTROL_0_M4_H_WNUM_WOFFSET                        0x0
#define ISP_ISP_H_M4_CONTROL_0_M4_H_WNUM_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_CONTROL_0_M4_H_WNUM_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_CONTROL_0_M4_H_WNUM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_CONTROL_0_M4_H_WNUM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_ISP_H_M4_CONTROL_0_M4_H_WIDTH_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_H_M4_CONTROL_0_M4_H_WIDTH_FIELD                 _MK_FIELD_CONST(0x3fff, ISP_ISP_H_M4_CONTROL_0_M4_H_WIDTH_SHIFT)
#define ISP_ISP_H_M4_CONTROL_0_M4_H_WIDTH_RANGE                 29:16
#define ISP_ISP_H_M4_CONTROL_0_M4_H_WIDTH_WOFFSET                       0x0
#define ISP_ISP_H_M4_CONTROL_0_M4_H_WIDTH_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_CONTROL_0_M4_H_WIDTH_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_CONTROL_0_M4_H_WIDTH_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_H_M4_CONTROL_0_M4_H_WIDTH_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_V_M4_CONTROL_0
#define ISP_ISP_V_M4_CONTROL_0                  _MK_ADDR_CONST(0x15f)
#define ISP_ISP_V_M4_CONTROL_0_SELWRE                   0x0
#define ISP_ISP_V_M4_CONTROL_0_WORD_COUNT                       0x1
#define ISP_ISP_V_M4_CONTROL_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_CONTROL_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_CONTROL_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_CONTROL_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_CONTROL_0_READ_MASK                        _MK_MASK_CONST(0x3fffffff)
#define ISP_ISP_V_M4_CONTROL_0_WRITE_MASK                       _MK_MASK_CONST(0x3fffffff)
#define ISP_ISP_V_M4_CONTROL_0_M4_V_INTERVAL_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_V_M4_CONTROL_0_M4_V_INTERVAL_FIELD                      _MK_FIELD_CONST(0x3fff, ISP_ISP_V_M4_CONTROL_0_M4_V_INTERVAL_SHIFT)
#define ISP_ISP_V_M4_CONTROL_0_M4_V_INTERVAL_RANGE                      13:0
#define ISP_ISP_V_M4_CONTROL_0_M4_V_INTERVAL_WOFFSET                    0x0
#define ISP_ISP_V_M4_CONTROL_0_M4_V_INTERVAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_CONTROL_0_M4_V_INTERVAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_CONTROL_0_M4_V_INTERVAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_CONTROL_0_M4_V_INTERVAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_V_M4_CONTROL_0_M4_V_WNUM_SHIFT                  _MK_SHIFT_CONST(14)
#define ISP_ISP_V_M4_CONTROL_0_M4_V_WNUM_FIELD                  _MK_FIELD_CONST(0x3, ISP_ISP_V_M4_CONTROL_0_M4_V_WNUM_SHIFT)
#define ISP_ISP_V_M4_CONTROL_0_M4_V_WNUM_RANGE                  15:14
#define ISP_ISP_V_M4_CONTROL_0_M4_V_WNUM_WOFFSET                        0x0
#define ISP_ISP_V_M4_CONTROL_0_M4_V_WNUM_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_CONTROL_0_M4_V_WNUM_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_CONTROL_0_M4_V_WNUM_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_CONTROL_0_M4_V_WNUM_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_ISP_V_M4_CONTROL_0_M4_V_HEIGHT_SHIFT                        _MK_SHIFT_CONST(16)
#define ISP_ISP_V_M4_CONTROL_0_M4_V_HEIGHT_FIELD                        _MK_FIELD_CONST(0x3fff, ISP_ISP_V_M4_CONTROL_0_M4_V_HEIGHT_SHIFT)
#define ISP_ISP_V_M4_CONTROL_0_M4_V_HEIGHT_RANGE                        29:16
#define ISP_ISP_V_M4_CONTROL_0_M4_V_HEIGHT_WOFFSET                      0x0
#define ISP_ISP_V_M4_CONTROL_0_M4_V_HEIGHT_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_CONTROL_0_M4_V_HEIGHT_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_CONTROL_0_M4_V_HEIGHT_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_V_M4_CONTROL_0_M4_V_HEIGHT_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_ISP_M4_NOISE_CONTROL_0
#define ISP_ISP_M4_NOISE_CONTROL_0                      _MK_ADDR_CONST(0x160)
#define ISP_ISP_M4_NOISE_CONTROL_0_SELWRE                       0x0
#define ISP_ISP_M4_NOISE_CONTROL_0_WORD_COUNT                   0x1
#define ISP_ISP_M4_NOISE_CONTROL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_M4_NOISE_CONTROL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_M4_NOISE_CONTROL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_M4_NOISE_CONTROL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_M4_NOISE_CONTROL_0_READ_MASK                    _MK_MASK_CONST(0x3f)
#define ISP_ISP_M4_NOISE_CONTROL_0_WRITE_MASK                   _MK_MASK_CONST(0x3f)
#define ISP_ISP_M4_NOISE_CONTROL_0_AFDCORELIMIT_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_M4_NOISE_CONTROL_0_AFDCORELIMIT_FIELD                   _MK_FIELD_CONST(0x3f, ISP_ISP_M4_NOISE_CONTROL_0_AFDCORELIMIT_SHIFT)
#define ISP_ISP_M4_NOISE_CONTROL_0_AFDCORELIMIT_RANGE                   5:0
#define ISP_ISP_M4_NOISE_CONTROL_0_AFDCORELIMIT_WOFFSET                 0x0
#define ISP_ISP_M4_NOISE_CONTROL_0_AFDCORELIMIT_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_M4_NOISE_CONTROL_0_AFDCORELIMIT_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_M4_NOISE_CONTROL_0_AFDCORELIMIT_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_M4_NOISE_CONTROL_0_AFDCORELIMIT_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_ISP_FB_STATS_CONTROL1_0
#define ISP_ISP_FB_STATS_CONTROL1_0                     _MK_ADDR_CONST(0x161)
#define ISP_ISP_FB_STATS_CONTROL1_0_SELWRE                      0x0
#define ISP_ISP_FB_STATS_CONTROL1_0_WORD_COUNT                  0x1
#define ISP_ISP_FB_STATS_CONTROL1_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_RESET_MASK                  _MK_MASK_CONST(0x700001)
#define ISP_ISP_FB_STATS_CONTROL1_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_READ_MASK                   _MK_MASK_CONST(0x7ff7fff)
#define ISP_ISP_FB_STATS_CONTROL1_0_WRITE_MASK                  _MK_MASK_CONST(0x7ff7fff)
#define ISP_ISP_FB_STATS_CONTROL1_0_CONTINUOUS_DETECTION_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_ISP_FB_STATS_CONTROL1_0_CONTINUOUS_DETECTION_FIELD                  _MK_FIELD_CONST(0x1, ISP_ISP_FB_STATS_CONTROL1_0_CONTINUOUS_DETECTION_SHIFT)
#define ISP_ISP_FB_STATS_CONTROL1_0_CONTINUOUS_DETECTION_RANGE                  0:0
#define ISP_ISP_FB_STATS_CONTROL1_0_CONTINUOUS_DETECTION_WOFFSET                        0x0
#define ISP_ISP_FB_STATS_CONTROL1_0_CONTINUOUS_DETECTION_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_CONTINUOUS_DETECTION_DEFAULT_MASK                   _MK_MASK_CONST(0x1)
#define ISP_ISP_FB_STATS_CONTROL1_0_CONTINUOUS_DETECTION_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_CONTINUOUS_DETECTION_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_CONTINUOUS_DETECTION_DISABLE                        _MK_ENUM_CONST(0)
#define ISP_ISP_FB_STATS_CONTROL1_0_CONTINUOUS_DETECTION_ENABLE                 _MK_ENUM_CONST(1)

#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_START_SHIFT                  _MK_SHIFT_CONST(1)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_START_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_START_SHIFT)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_START_RANGE                  14:1
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_START_WOFFSET                        0x0
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_START_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_START_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_START_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_START_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_SAMPLE_INTERVAL_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_SAMPLE_INTERVAL_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_SAMPLE_INTERVAL_SHIFT)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_SAMPLE_INTERVAL_RANGE                      19:16
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_SAMPLE_INTERVAL_WOFFSET                    0x0
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_SAMPLE_INTERVAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_SAMPLE_INTERVAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_SAMPLE_INTERVAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_SAMPLE_INTERVAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_LINES_PER_SAMPLE_SHIFT                     _MK_SHIFT_CONST(20)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_LINES_PER_SAMPLE_FIELD                     _MK_FIELD_CONST(0x7, ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_LINES_PER_SAMPLE_SHIFT)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_LINES_PER_SAMPLE_RANGE                     22:20
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_LINES_PER_SAMPLE_WOFFSET                   0x0
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_LINES_PER_SAMPLE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_LINES_PER_SAMPLE_DEFAULT_MASK                      _MK_MASK_CONST(0x7)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_LINES_PER_SAMPLE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_LINES_PER_SAMPLE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_LINES_PER_SAMPLE_LINE1                     _MK_ENUM_CONST(0)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_LINES_PER_SAMPLE_LINE2                     _MK_ENUM_CONST(1)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_LINES_PER_SAMPLE_LINE4                     _MK_ENUM_CONST(2)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_LINES_PER_SAMPLE_LINE8                     _MK_ENUM_CONST(3)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_LINES_PER_SAMPLE_LINE16                    _MK_ENUM_CONST(4)

#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_GAP_SHIFT                    _MK_SHIFT_CONST(23)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_GAP_FIELD                    _MK_FIELD_CONST(0xf, ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_GAP_SHIFT)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_GAP_RANGE                    26:23
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_GAP_WOFFSET                  0x0
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_GAP_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_GAP_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_GAP_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL1_0_FB_STATS_FRAME_GAP_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_ISP_FB_STATS_CONTROL2_0
#define ISP_ISP_FB_STATS_CONTROL2_0                     _MK_ADDR_CONST(0x162)
#define ISP_ISP_FB_STATS_CONTROL2_0_SELWRE                      0x0
#define ISP_ISP_FB_STATS_CONTROL2_0_WORD_COUNT                  0x1
#define ISP_ISP_FB_STATS_CONTROL2_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL2_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL2_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL2_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL2_0_READ_MASK                   _MK_MASK_CONST(0xbfff3fff)
#define ISP_ISP_FB_STATS_CONTROL2_0_WRITE_MASK                  _MK_MASK_CONST(0xbfff3fff)
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_START_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_START_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_START_SHIFT)
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_START_RANGE                   13:0
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_START_WOFFSET                 0x0
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_START_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_START_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_START_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_START_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_WIDTH_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_WIDTH_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_WIDTH_SHIFT)
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_WIDTH_RANGE                   29:16
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_WIDTH_WOFFSET                 0x0
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_WIDTH_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_WIDTH_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_WIDTH_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_LINE_WIDTH_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_VNORM_ENABLE_SHIFT                 _MK_SHIFT_CONST(31)
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_VNORM_ENABLE_FIELD                 _MK_FIELD_CONST(0x1, ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_VNORM_ENABLE_SHIFT)
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_VNORM_ENABLE_RANGE                 31:31
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_VNORM_ENABLE_WOFFSET                       0x0
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_VNORM_ENABLE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_VNORM_ENABLE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_VNORM_ENABLE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL2_0_FB_STATS_VNORM_ENABLE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_FB_STATS_CONTROL3_0
#define ISP_ISP_FB_STATS_CONTROL3_0                     _MK_ADDR_CONST(0x163)
#define ISP_ISP_FB_STATS_CONTROL3_0_SELWRE                      0x0
#define ISP_ISP_FB_STATS_CONTROL3_0_WORD_COUNT                  0x1
#define ISP_ISP_FB_STATS_CONTROL3_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL3_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL3_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL3_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL3_0_READ_MASK                   _MK_MASK_CONST(0xff)
#define ISP_ISP_FB_STATS_CONTROL3_0_WRITE_MASK                  _MK_MASK_CONST(0xff)
#define ISP_ISP_FB_STATS_CONTROL3_0_FB_STATS_VECTOR_LENGTH_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_ISP_FB_STATS_CONTROL3_0_FB_STATS_VECTOR_LENGTH_FIELD                        _MK_FIELD_CONST(0xff, ISP_ISP_FB_STATS_CONTROL3_0_FB_STATS_VECTOR_LENGTH_SHIFT)
#define ISP_ISP_FB_STATS_CONTROL3_0_FB_STATS_VECTOR_LENGTH_RANGE                        7:0
#define ISP_ISP_FB_STATS_CONTROL3_0_FB_STATS_VECTOR_LENGTH_WOFFSET                      0x0
#define ISP_ISP_FB_STATS_CONTROL3_0_FB_STATS_VECTOR_LENGTH_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL3_0_FB_STATS_VECTOR_LENGTH_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL3_0_FB_STATS_VECTOR_LENGTH_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL3_0_FB_STATS_VECTOR_LENGTH_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_ISP_FB_STATS_CONTROL4_0
#define ISP_ISP_FB_STATS_CONTROL4_0                     _MK_ADDR_CONST(0x164)
#define ISP_ISP_FB_STATS_CONTROL4_0_SELWRE                      0x0
#define ISP_ISP_FB_STATS_CONTROL4_0_WORD_COUNT                  0x1
#define ISP_ISP_FB_STATS_CONTROL4_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL4_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL4_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL4_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL4_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_FB_STATS_CONTROL4_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_FB_STATS_CONTROL4_0_FB_MEM_START_ADDR_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_FB_STATS_CONTROL4_0_FB_MEM_START_ADDR_FIELD                     _MK_FIELD_CONST(0xffffffff, ISP_ISP_FB_STATS_CONTROL4_0_FB_MEM_START_ADDR_SHIFT)
#define ISP_ISP_FB_STATS_CONTROL4_0_FB_MEM_START_ADDR_RANGE                     31:0
#define ISP_ISP_FB_STATS_CONTROL4_0_FB_MEM_START_ADDR_WOFFSET                   0x0
#define ISP_ISP_FB_STATS_CONTROL4_0_FB_MEM_START_ADDR_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL4_0_FB_MEM_START_ADDR_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL4_0_FB_MEM_START_ADDR_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL4_0_FB_MEM_START_ADDR_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_FB_STATS_CONTROL5_0
#define ISP_ISP_FB_STATS_CONTROL5_0                     _MK_ADDR_CONST(0x165)
#define ISP_ISP_FB_STATS_CONTROL5_0_SELWRE                      0x0
#define ISP_ISP_FB_STATS_CONTROL5_0_WORD_COUNT                  0x1
#define ISP_ISP_FB_STATS_CONTROL5_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_READ_MASK                   _MK_MASK_CONST(0xffff0fff)
#define ISP_ISP_FB_STATS_CONTROL5_0_WRITE_MASK                  _MK_MASK_CONST(0xffff0fff)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_MEAN_FLTR_COEF_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_MEAN_FLTR_COEF_FIELD                     _MK_FIELD_CONST(0xf, ISP_ISP_FB_STATS_CONTROL5_0_FB_MEAN_FLTR_COEF_SHIFT)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_MEAN_FLTR_COEF_RANGE                     3:0
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_MEAN_FLTR_COEF_WOFFSET                   0x0
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_MEAN_FLTR_COEF_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_MEAN_FLTR_COEF_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_MEAN_FLTR_COEF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_MEAN_FLTR_COEF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_ISP_FB_STATS_CONTROL5_0_FB_DATA_FLTR_COEF_SHIFT                     _MK_SHIFT_CONST(4)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_DATA_FLTR_COEF_FIELD                     _MK_FIELD_CONST(0xf, ISP_ISP_FB_STATS_CONTROL5_0_FB_DATA_FLTR_COEF_SHIFT)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_DATA_FLTR_COEF_RANGE                     7:4
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_DATA_FLTR_COEF_WOFFSET                   0x0
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_DATA_FLTR_COEF_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_DATA_FLTR_COEF_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_DATA_FLTR_COEF_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_DATA_FLTR_COEF_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_ISP_FB_STATS_CONTROL5_0_FB_SCORE_FLTR_COEF_SHIFT                    _MK_SHIFT_CONST(8)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_SCORE_FLTR_COEF_FIELD                    _MK_FIELD_CONST(0xf, ISP_ISP_FB_STATS_CONTROL5_0_FB_SCORE_FLTR_COEF_SHIFT)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_SCORE_FLTR_COEF_RANGE                    11:8
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_SCORE_FLTR_COEF_WOFFSET                  0x0
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_SCORE_FLTR_COEF_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_SCORE_FLTR_COEF_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_SCORE_FLTR_COEF_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_SCORE_FLTR_COEF_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_ISP_FB_STATS_CONTROL5_0_FB_60HZ_INTERVAL_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_60HZ_INTERVAL_FIELD                      _MK_FIELD_CONST(0xff, ISP_ISP_FB_STATS_CONTROL5_0_FB_60HZ_INTERVAL_SHIFT)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_60HZ_INTERVAL_RANGE                      23:16
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_60HZ_INTERVAL_WOFFSET                    0x0
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_60HZ_INTERVAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_60HZ_INTERVAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_60HZ_INTERVAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_60HZ_INTERVAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_FB_STATS_CONTROL5_0_FB_50HZ_INTERVAL_SHIFT                      _MK_SHIFT_CONST(24)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_50HZ_INTERVAL_FIELD                      _MK_FIELD_CONST(0xff, ISP_ISP_FB_STATS_CONTROL5_0_FB_50HZ_INTERVAL_SHIFT)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_50HZ_INTERVAL_RANGE                      31:24
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_50HZ_INTERVAL_WOFFSET                    0x0
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_50HZ_INTERVAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_50HZ_INTERVAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_50HZ_INTERVAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_CONTROL5_0_FB_50HZ_INTERVAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_STATS_FB_DETECTION_SCORES_0
#define ISP_STATS_FB_DETECTION_SCORES_0                 _MK_ADDR_CONST(0x166)
#define ISP_STATS_FB_DETECTION_SCORES_0_SELWRE                  0x0
#define ISP_STATS_FB_DETECTION_SCORES_0_WORD_COUNT                      0x1
#define ISP_STATS_FB_DETECTION_SCORES_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_STATS_FB_DETECTION_SCORES_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_FB_DETECTION_SCORES_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_STATS_FB_DETECTION_SCORES_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_STATS_FB_DETECTION_SCORES_0_READ_MASK                       _MK_MASK_CONST(0xff00ff)
#define ISP_STATS_FB_DETECTION_SCORES_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_FB_DETECTION_SCORES_0_FB_60HZ_SCORE_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_STATS_FB_DETECTION_SCORES_0_FB_60HZ_SCORE_FIELD                     _MK_FIELD_CONST(0xff, ISP_STATS_FB_DETECTION_SCORES_0_FB_60HZ_SCORE_SHIFT)
#define ISP_STATS_FB_DETECTION_SCORES_0_FB_60HZ_SCORE_RANGE                     7:0
#define ISP_STATS_FB_DETECTION_SCORES_0_FB_60HZ_SCORE_WOFFSET                   0x0
#define ISP_STATS_FB_DETECTION_SCORES_0_FB_60HZ_SCORE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_FB_DETECTION_SCORES_0_FB_60HZ_SCORE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_FB_DETECTION_SCORES_0_FB_60HZ_SCORE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATS_FB_DETECTION_SCORES_0_FB_60HZ_SCORE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_STATS_FB_DETECTION_SCORES_0_FB_50HZ_SCORE_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_STATS_FB_DETECTION_SCORES_0_FB_50HZ_SCORE_FIELD                     _MK_FIELD_CONST(0xff, ISP_STATS_FB_DETECTION_SCORES_0_FB_50HZ_SCORE_SHIFT)
#define ISP_STATS_FB_DETECTION_SCORES_0_FB_50HZ_SCORE_RANGE                     23:16
#define ISP_STATS_FB_DETECTION_SCORES_0_FB_50HZ_SCORE_WOFFSET                   0x0
#define ISP_STATS_FB_DETECTION_SCORES_0_FB_50HZ_SCORE_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_FB_DETECTION_SCORES_0_FB_50HZ_SCORE_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_FB_DETECTION_SCORES_0_FB_50HZ_SCORE_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATS_FB_DETECTION_SCORES_0_FB_50HZ_SCORE_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_STATS_COMMAND_0
#define ISP_ISP_STATS_COMMAND_0                 _MK_ADDR_CONST(0x167)
#define ISP_ISP_STATS_COMMAND_0_SELWRE                  0x0
#define ISP_ISP_STATS_COMMAND_0_WORD_COUNT                      0x1
#define ISP_ISP_STATS_COMMAND_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_RESET_MASK                      _MK_MASK_CONST(0x70001)
#define ISP_ISP_STATS_COMMAND_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_READ_MASK                       _MK_MASK_CONST(0x3fff1fff)
#define ISP_ISP_STATS_COMMAND_0_WRITE_MASK                      _MK_MASK_CONST(0x3fff1fff)
#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_FIELD                       _MK_FIELD_CONST(0x1, ISP_ISP_STATS_COMMAND_0_STATS_RAISE_SHIFT)
#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_RANGE                       0:0
#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_WOFFSET                     0x0
#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_DEFAULT_MASK                        _MK_MASK_CONST(0x1)
#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_DISABLE                     _MK_ENUM_CONST(0)
#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_ENABLE                      _MK_ENUM_CONST(1)

#define ISP_ISP_STATS_COMMAND_0_M2_STATS_ENABLE_SHIFT                   _MK_SHIFT_CONST(1)
#define ISP_ISP_STATS_COMMAND_0_M2_STATS_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_ISP_STATS_COMMAND_0_M2_STATS_ENABLE_SHIFT)
#define ISP_ISP_STATS_COMMAND_0_M2_STATS_ENABLE_RANGE                   1:1
#define ISP_ISP_STATS_COMMAND_0_M2_STATS_ENABLE_WOFFSET                 0x0
#define ISP_ISP_STATS_COMMAND_0_M2_STATS_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_M2_STATS_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_M2_STATS_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_M2_STATS_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_M2_STATS_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define ISP_ISP_STATS_COMMAND_0_M2_STATS_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define ISP_ISP_STATS_COMMAND_0_M3_STATS_ENABLE_SHIFT                   _MK_SHIFT_CONST(2)
#define ISP_ISP_STATS_COMMAND_0_M3_STATS_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_ISP_STATS_COMMAND_0_M3_STATS_ENABLE_SHIFT)
#define ISP_ISP_STATS_COMMAND_0_M3_STATS_ENABLE_RANGE                   2:2
#define ISP_ISP_STATS_COMMAND_0_M3_STATS_ENABLE_WOFFSET                 0x0
#define ISP_ISP_STATS_COMMAND_0_M3_STATS_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_M3_STATS_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_M3_STATS_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_M3_STATS_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_M3_STATS_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define ISP_ISP_STATS_COMMAND_0_M3_STATS_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define ISP_ISP_STATS_COMMAND_0_M4_STATS_ENABLE_SHIFT                   _MK_SHIFT_CONST(3)
#define ISP_ISP_STATS_COMMAND_0_M4_STATS_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_ISP_STATS_COMMAND_0_M4_STATS_ENABLE_SHIFT)
#define ISP_ISP_STATS_COMMAND_0_M4_STATS_ENABLE_RANGE                   3:3
#define ISP_ISP_STATS_COMMAND_0_M4_STATS_ENABLE_WOFFSET                 0x0
#define ISP_ISP_STATS_COMMAND_0_M4_STATS_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_M4_STATS_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_M4_STATS_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_M4_STATS_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_M4_STATS_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define ISP_ISP_STATS_COMMAND_0_M4_STATS_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define ISP_ISP_STATS_COMMAND_0_STATS_CHANNEL_ID_SHIFT                  _MK_SHIFT_CONST(4)
#define ISP_ISP_STATS_COMMAND_0_STATS_CHANNEL_ID_FIELD                  _MK_FIELD_CONST(0xf, ISP_ISP_STATS_COMMAND_0_STATS_CHANNEL_ID_SHIFT)
#define ISP_ISP_STATS_COMMAND_0_STATS_CHANNEL_ID_RANGE                  7:4
#define ISP_ISP_STATS_COMMAND_0_STATS_CHANNEL_ID_WOFFSET                        0x0
#define ISP_ISP_STATS_COMMAND_0_STATS_CHANNEL_ID_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_STATS_CHANNEL_ID_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_STATS_CHANNEL_ID_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_STATS_CHANNEL_ID_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_VECTOR_SHIFT                        _MK_SHIFT_CONST(8)
#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_VECTOR_FIELD                        _MK_FIELD_CONST(0x1f, ISP_ISP_STATS_COMMAND_0_STATS_RAISE_VECTOR_SHIFT)
#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_VECTOR_RANGE                        12:8
#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_VECTOR_WOFFSET                      0x0
#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_VECTOR_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_VECTOR_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_VECTOR_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_STATS_RAISE_VECTOR_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_STATS_COMMAND_0_STATS_LINE_END_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_ISP_STATS_COMMAND_0_STATS_LINE_END_FIELD                    _MK_FIELD_CONST(0x3fff, ISP_ISP_STATS_COMMAND_0_STATS_LINE_END_SHIFT)
#define ISP_ISP_STATS_COMMAND_0_STATS_LINE_END_RANGE                    29:16
#define ISP_ISP_STATS_COMMAND_0_STATS_LINE_END_WOFFSET                  0x0
#define ISP_ISP_STATS_COMMAND_0_STATS_LINE_END_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_STATS_LINE_END_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_STATS_LINE_END_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_STATS_LINE_END_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_ISP_STATS_COMMAND_0_H2_STATS_ENABLE_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_ISP_STATS_COMMAND_0_H2_STATS_ENABLE_FIELD                   _MK_FIELD_CONST(0x1, ISP_ISP_STATS_COMMAND_0_H2_STATS_ENABLE_SHIFT)
#define ISP_ISP_STATS_COMMAND_0_H2_STATS_ENABLE_RANGE                   16:16
#define ISP_ISP_STATS_COMMAND_0_H2_STATS_ENABLE_WOFFSET                 0x0
#define ISP_ISP_STATS_COMMAND_0_H2_STATS_ENABLE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_H2_STATS_ENABLE_DEFAULT_MASK                    _MK_MASK_CONST(0x1)
#define ISP_ISP_STATS_COMMAND_0_H2_STATS_ENABLE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_H2_STATS_ENABLE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_H2_STATS_ENABLE_DISABLE                 _MK_ENUM_CONST(0)
#define ISP_ISP_STATS_COMMAND_0_H2_STATS_ENABLE_ENABLE                  _MK_ENUM_CONST(1)

#define ISP_ISP_STATS_COMMAND_0_H2_CFASEL_SHIFT                 _MK_SHIFT_CONST(17)
#define ISP_ISP_STATS_COMMAND_0_H2_CFASEL_FIELD                 _MK_FIELD_CONST(0x3, ISP_ISP_STATS_COMMAND_0_H2_CFASEL_SHIFT)
#define ISP_ISP_STATS_COMMAND_0_H2_CFASEL_RANGE                 18:17
#define ISP_ISP_STATS_COMMAND_0_H2_CFASEL_WOFFSET                       0x0
#define ISP_ISP_STATS_COMMAND_0_H2_CFASEL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_H2_CFASEL_DEFAULT_MASK                  _MK_MASK_CONST(0x3)
#define ISP_ISP_STATS_COMMAND_0_H2_CFASEL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_H2_CFASEL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_STATS_COMMAND_0_H2_CFASEL_RGGB                  _MK_ENUM_CONST(0)
#define ISP_ISP_STATS_COMMAND_0_H2_CFASEL_GRBG                  _MK_ENUM_CONST(1)
#define ISP_ISP_STATS_COMMAND_0_H2_CFASEL_GBRG                  _MK_ENUM_CONST(2)
#define ISP_ISP_STATS_COMMAND_0_H2_CFASEL_BGGR                  _MK_ENUM_CONST(3)


// Register ISP_ISP_FB_STATS_COMMAND_0
#define ISP_ISP_FB_STATS_COMMAND_0                      _MK_ADDR_CONST(0x168)
#define ISP_ISP_FB_STATS_COMMAND_0_SELWRE                       0x0
#define ISP_ISP_FB_STATS_COMMAND_0_WORD_COUNT                   0x1
#define ISP_ISP_FB_STATS_COMMAND_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_COMMAND_0_RESET_MASK                   _MK_MASK_CONST(0x1)
#define ISP_ISP_FB_STATS_COMMAND_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_COMMAND_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_COMMAND_0_READ_MASK                    _MK_MASK_CONST(0x1ff1)
#define ISP_ISP_FB_STATS_COMMAND_0_WRITE_MASK                   _MK_MASK_CONST(0x1ff1)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_FIELD                 _MK_FIELD_CONST(0x1, ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_SHIFT)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_RANGE                 0:0
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_WOFFSET                       0x0
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_DEFAULT_MASK                  _MK_MASK_CONST(0x1)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_DISABLE                       _MK_ENUM_CONST(0)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_ENABLE                        _MK_ENUM_CONST(1)

#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_CHANNEL_ID_SHIFT                    _MK_SHIFT_CONST(4)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_CHANNEL_ID_FIELD                    _MK_FIELD_CONST(0xf, ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_CHANNEL_ID_SHIFT)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_CHANNEL_ID_RANGE                    7:4
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_CHANNEL_ID_WOFFSET                  0x0
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_CHANNEL_ID_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_CHANNEL_ID_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_CHANNEL_ID_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_CHANNEL_ID_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_VECTOR_SHIFT                  _MK_SHIFT_CONST(8)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_VECTOR_FIELD                  _MK_FIELD_CONST(0x1f, ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_VECTOR_SHIFT)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_VECTOR_RANGE                  12:8
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_VECTOR_WOFFSET                        0x0
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_VECTOR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_VECTOR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_VECTOR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_FB_STATS_COMMAND_0_FB_STATS_RAISE_VECTOR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_OPERATION_STATUS_0
#define ISP_OPERATION_STATUS_0                  _MK_ADDR_CONST(0x169)
#define ISP_OPERATION_STATUS_0_SELWRE                   0x0
#define ISP_OPERATION_STATUS_0_WORD_COUNT                       0x1
#define ISP_OPERATION_STATUS_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_READ_MASK                        _MK_MASK_CONST(0xff)
#define ISP_OPERATION_STATUS_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_M1_CONFIG_ERROR_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_OPERATION_STATUS_0_M1_CONFIG_ERROR_FIELD                    _MK_FIELD_CONST(0x1, ISP_OPERATION_STATUS_0_M1_CONFIG_ERROR_SHIFT)
#define ISP_OPERATION_STATUS_0_M1_CONFIG_ERROR_RANGE                    0:0
#define ISP_OPERATION_STATUS_0_M1_CONFIG_ERROR_WOFFSET                  0x0
#define ISP_OPERATION_STATUS_0_M1_CONFIG_ERROR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_M1_CONFIG_ERROR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_M1_CONFIG_ERROR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_M1_CONFIG_ERROR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_OPERATION_STATUS_0_M3_CONFIG_ERROR_SHIFT                    _MK_SHIFT_CONST(1)
#define ISP_OPERATION_STATUS_0_M3_CONFIG_ERROR_FIELD                    _MK_FIELD_CONST(0x1, ISP_OPERATION_STATUS_0_M3_CONFIG_ERROR_SHIFT)
#define ISP_OPERATION_STATUS_0_M3_CONFIG_ERROR_RANGE                    1:1
#define ISP_OPERATION_STATUS_0_M3_CONFIG_ERROR_WOFFSET                  0x0
#define ISP_OPERATION_STATUS_0_M3_CONFIG_ERROR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_M3_CONFIG_ERROR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_M3_CONFIG_ERROR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_M3_CONFIG_ERROR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_OPERATION_STATUS_0_M3_SAMPLING_DONE_SHIFT                   _MK_SHIFT_CONST(2)
#define ISP_OPERATION_STATUS_0_M3_SAMPLING_DONE_FIELD                   _MK_FIELD_CONST(0x1, ISP_OPERATION_STATUS_0_M3_SAMPLING_DONE_SHIFT)
#define ISP_OPERATION_STATUS_0_M3_SAMPLING_DONE_RANGE                   2:2
#define ISP_OPERATION_STATUS_0_M3_SAMPLING_DONE_WOFFSET                 0x0
#define ISP_OPERATION_STATUS_0_M3_SAMPLING_DONE_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_M3_SAMPLING_DONE_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_M3_SAMPLING_DONE_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_M3_SAMPLING_DONE_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_OPERATION_STATUS_0_FB_STATS_DONE_SHIFT                      _MK_SHIFT_CONST(3)
#define ISP_OPERATION_STATUS_0_FB_STATS_DONE_FIELD                      _MK_FIELD_CONST(0x1, ISP_OPERATION_STATUS_0_FB_STATS_DONE_SHIFT)
#define ISP_OPERATION_STATUS_0_FB_STATS_DONE_RANGE                      3:3
#define ISP_OPERATION_STATUS_0_FB_STATS_DONE_WOFFSET                    0x0
#define ISP_OPERATION_STATUS_0_FB_STATS_DONE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_FB_STATS_DONE_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_FB_STATS_DONE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_FB_STATS_DONE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_OPERATION_STATUS_0_READERROR_SHIFT                  _MK_SHIFT_CONST(4)
#define ISP_OPERATION_STATUS_0_READERROR_FIELD                  _MK_FIELD_CONST(0x1, ISP_OPERATION_STATUS_0_READERROR_SHIFT)
#define ISP_OPERATION_STATUS_0_READERROR_RANGE                  4:4
#define ISP_OPERATION_STATUS_0_READERROR_WOFFSET                        0x0
#define ISP_OPERATION_STATUS_0_READERROR_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_READERROR_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_READERROR_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_READERROR_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_OPERATION_STATUS_0_LS_U_OFLOW_SHIFT                 _MK_SHIFT_CONST(5)
#define ISP_OPERATION_STATUS_0_LS_U_OFLOW_FIELD                 _MK_FIELD_CONST(0x1, ISP_OPERATION_STATUS_0_LS_U_OFLOW_SHIFT)
#define ISP_OPERATION_STATUS_0_LS_U_OFLOW_RANGE                 5:5
#define ISP_OPERATION_STATUS_0_LS_U_OFLOW_WOFFSET                       0x0
#define ISP_OPERATION_STATUS_0_LS_U_OFLOW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_LS_U_OFLOW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_LS_U_OFLOW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_LS_U_OFLOW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_OPERATION_STATUS_0_LS_V_OFLOW_SHIFT                 _MK_SHIFT_CONST(6)
#define ISP_OPERATION_STATUS_0_LS_V_OFLOW_FIELD                 _MK_FIELD_CONST(0x1, ISP_OPERATION_STATUS_0_LS_V_OFLOW_SHIFT)
#define ISP_OPERATION_STATUS_0_LS_V_OFLOW_RANGE                 6:6
#define ISP_OPERATION_STATUS_0_LS_V_OFLOW_WOFFSET                       0x0
#define ISP_OPERATION_STATUS_0_LS_V_OFLOW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_LS_V_OFLOW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_LS_V_OFLOW_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_LS_V_OFLOW_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_OPERATION_STATUS_0_LS_SOF_COLLISION_SHIFT                   _MK_SHIFT_CONST(7)
#define ISP_OPERATION_STATUS_0_LS_SOF_COLLISION_FIELD                   _MK_FIELD_CONST(0x1, ISP_OPERATION_STATUS_0_LS_SOF_COLLISION_SHIFT)
#define ISP_OPERATION_STATUS_0_LS_SOF_COLLISION_RANGE                   7:7
#define ISP_OPERATION_STATUS_0_LS_SOF_COLLISION_WOFFSET                 0x0
#define ISP_OPERATION_STATUS_0_LS_SOF_COLLISION_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_LS_SOF_COLLISION_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_LS_SOF_COLLISION_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_OPERATION_STATUS_0_LS_SOF_COLLISION_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_TIMESTAMP_0_0
#define ISP_TIMESTAMP_0_0                       _MK_ADDR_CONST(0x16a)
#define ISP_TIMESTAMP_0_0_SELWRE                        0x0
#define ISP_TIMESTAMP_0_0_WORD_COUNT                    0x1
#define ISP_TIMESTAMP_0_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_0_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_0_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_0_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_0_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_TIMESTAMP_0_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_0_0_TS_0_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_TIMESTAMP_0_0_TS_0_FIELD                    _MK_FIELD_CONST(0xffffffff, ISP_TIMESTAMP_0_0_TS_0_SHIFT)
#define ISP_TIMESTAMP_0_0_TS_0_RANGE                    31:0
#define ISP_TIMESTAMP_0_0_TS_0_WOFFSET                  0x0
#define ISP_TIMESTAMP_0_0_TS_0_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_0_0_TS_0_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_0_0_TS_0_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_0_0_TS_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_TIMESTAMP_1_0
#define ISP_TIMESTAMP_1_0                       _MK_ADDR_CONST(0x16b)
#define ISP_TIMESTAMP_1_0_SELWRE                        0x0
#define ISP_TIMESTAMP_1_0_WORD_COUNT                    0x1
#define ISP_TIMESTAMP_1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_1_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_TIMESTAMP_1_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_1_0_TS_1_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_TIMESTAMP_1_0_TS_1_FIELD                    _MK_FIELD_CONST(0xffffffff, ISP_TIMESTAMP_1_0_TS_1_SHIFT)
#define ISP_TIMESTAMP_1_0_TS_1_RANGE                    31:0
#define ISP_TIMESTAMP_1_0_TS_1_WOFFSET                  0x0
#define ISP_TIMESTAMP_1_0_TS_1_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_1_0_TS_1_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_1_0_TS_1_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_1_0_TS_1_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_TIMESTAMP_2_0
#define ISP_TIMESTAMP_2_0                       _MK_ADDR_CONST(0x16c)
#define ISP_TIMESTAMP_2_0_SELWRE                        0x0
#define ISP_TIMESTAMP_2_0_WORD_COUNT                    0x1
#define ISP_TIMESTAMP_2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_2_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_2_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_TIMESTAMP_2_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_2_0_TS_2_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_TIMESTAMP_2_0_TS_2_FIELD                    _MK_FIELD_CONST(0xffffffff, ISP_TIMESTAMP_2_0_TS_2_SHIFT)
#define ISP_TIMESTAMP_2_0_TS_2_RANGE                    31:0
#define ISP_TIMESTAMP_2_0_TS_2_WOFFSET                  0x0
#define ISP_TIMESTAMP_2_0_TS_2_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_2_0_TS_2_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_2_0_TS_2_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_2_0_TS_2_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_TIMESTAMP_3_0
#define ISP_TIMESTAMP_3_0                       _MK_ADDR_CONST(0x16d)
#define ISP_TIMESTAMP_3_0_SELWRE                        0x0
#define ISP_TIMESTAMP_3_0_WORD_COUNT                    0x1
#define ISP_TIMESTAMP_3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_3_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_3_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_TIMESTAMP_3_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_3_0_TS_3_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_TIMESTAMP_3_0_TS_3_FIELD                    _MK_FIELD_CONST(0xffffffff, ISP_TIMESTAMP_3_0_TS_3_SHIFT)
#define ISP_TIMESTAMP_3_0_TS_3_RANGE                    31:0
#define ISP_TIMESTAMP_3_0_TS_3_WOFFSET                  0x0
#define ISP_TIMESTAMP_3_0_TS_3_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_3_0_TS_3_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_3_0_TS_3_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_TIMESTAMP_3_0_TS_3_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_STATS_PEAK_VALUE1_0
#define ISP_STATS_PEAK_VALUE1_0                 _MK_ADDR_CONST(0x16e)
#define ISP_STATS_PEAK_VALUE1_0_SELWRE                  0x0
#define ISP_STATS_PEAK_VALUE1_0_WORD_COUNT                      0x1
#define ISP_STATS_PEAK_VALUE1_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE1_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE1_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE1_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE1_0_READ_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ISP_STATS_PEAK_VALUE1_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE1_0_SPEAKR_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_STATS_PEAK_VALUE1_0_SPEAKR_FIELD                    _MK_FIELD_CONST(0x3ff, ISP_STATS_PEAK_VALUE1_0_SPEAKR_SHIFT)
#define ISP_STATS_PEAK_VALUE1_0_SPEAKR_RANGE                    9:0
#define ISP_STATS_PEAK_VALUE1_0_SPEAKR_WOFFSET                  0x0
#define ISP_STATS_PEAK_VALUE1_0_SPEAKR_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE1_0_SPEAKR_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE1_0_SPEAKR_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE1_0_SPEAKR_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_STATS_PEAK_VALUE1_0_SPEAKB_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_STATS_PEAK_VALUE1_0_SPEAKB_FIELD                    _MK_FIELD_CONST(0x3ff, ISP_STATS_PEAK_VALUE1_0_SPEAKB_SHIFT)
#define ISP_STATS_PEAK_VALUE1_0_SPEAKB_RANGE                    25:16
#define ISP_STATS_PEAK_VALUE1_0_SPEAKB_WOFFSET                  0x0
#define ISP_STATS_PEAK_VALUE1_0_SPEAKB_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE1_0_SPEAKB_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE1_0_SPEAKB_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE1_0_SPEAKB_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_STATS_PEAK_VALUE2_0
#define ISP_STATS_PEAK_VALUE2_0                 _MK_ADDR_CONST(0x16f)
#define ISP_STATS_PEAK_VALUE2_0_SELWRE                  0x0
#define ISP_STATS_PEAK_VALUE2_0_WORD_COUNT                      0x1
#define ISP_STATS_PEAK_VALUE2_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE2_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE2_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE2_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE2_0_READ_MASK                       _MK_MASK_CONST(0x3ff03ff)
#define ISP_STATS_PEAK_VALUE2_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE2_0_SPEAKGR_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_STATS_PEAK_VALUE2_0_SPEAKGR_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_STATS_PEAK_VALUE2_0_SPEAKGR_SHIFT)
#define ISP_STATS_PEAK_VALUE2_0_SPEAKGR_RANGE                   9:0
#define ISP_STATS_PEAK_VALUE2_0_SPEAKGR_WOFFSET                 0x0
#define ISP_STATS_PEAK_VALUE2_0_SPEAKGR_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE2_0_SPEAKGR_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE2_0_SPEAKGR_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE2_0_SPEAKGR_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_STATS_PEAK_VALUE2_0_SPEAKGB_SHIFT                   _MK_SHIFT_CONST(16)
#define ISP_STATS_PEAK_VALUE2_0_SPEAKGB_FIELD                   _MK_FIELD_CONST(0x3ff, ISP_STATS_PEAK_VALUE2_0_SPEAKGB_SHIFT)
#define ISP_STATS_PEAK_VALUE2_0_SPEAKGB_RANGE                   25:16
#define ISP_STATS_PEAK_VALUE2_0_SPEAKGB_WOFFSET                 0x0
#define ISP_STATS_PEAK_VALUE2_0_SPEAKGB_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE2_0_SPEAKGB_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE2_0_SPEAKGB_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_PEAK_VALUE2_0_SPEAKGB_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_STATS_AVERAGE_VALUE1_0
#define ISP_STATS_AVERAGE_VALUE1_0                      _MK_ADDR_CONST(0x170)
#define ISP_STATS_AVERAGE_VALUE1_0_SELWRE                       0x0
#define ISP_STATS_AVERAGE_VALUE1_0_WORD_COUNT                   0x1
#define ISP_STATS_AVERAGE_VALUE1_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE1_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE1_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE1_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE1_0_READ_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define ISP_STATS_AVERAGE_VALUE1_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE1_0_SRAVE_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_STATS_AVERAGE_VALUE1_0_SRAVE_FIELD                  _MK_FIELD_CONST(0x3ff, ISP_STATS_AVERAGE_VALUE1_0_SRAVE_SHIFT)
#define ISP_STATS_AVERAGE_VALUE1_0_SRAVE_RANGE                  9:0
#define ISP_STATS_AVERAGE_VALUE1_0_SRAVE_WOFFSET                        0x0
#define ISP_STATS_AVERAGE_VALUE1_0_SRAVE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE1_0_SRAVE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE1_0_SRAVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE1_0_SRAVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)

#define ISP_STATS_AVERAGE_VALUE1_0_SBAVE_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_STATS_AVERAGE_VALUE1_0_SBAVE_FIELD                  _MK_FIELD_CONST(0x3ff, ISP_STATS_AVERAGE_VALUE1_0_SBAVE_SHIFT)
#define ISP_STATS_AVERAGE_VALUE1_0_SBAVE_RANGE                  25:16
#define ISP_STATS_AVERAGE_VALUE1_0_SBAVE_WOFFSET                        0x0
#define ISP_STATS_AVERAGE_VALUE1_0_SBAVE_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE1_0_SBAVE_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE1_0_SBAVE_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE1_0_SBAVE_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_STATS_AVERAGE_VALUE2_0
#define ISP_STATS_AVERAGE_VALUE2_0                      _MK_ADDR_CONST(0x171)
#define ISP_STATS_AVERAGE_VALUE2_0_SELWRE                       0x0
#define ISP_STATS_AVERAGE_VALUE2_0_WORD_COUNT                   0x1
#define ISP_STATS_AVERAGE_VALUE2_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE2_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE2_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE2_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE2_0_READ_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define ISP_STATS_AVERAGE_VALUE2_0_WRITE_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE2_0_SGRAVE_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_STATS_AVERAGE_VALUE2_0_SGRAVE_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_STATS_AVERAGE_VALUE2_0_SGRAVE_SHIFT)
#define ISP_STATS_AVERAGE_VALUE2_0_SGRAVE_RANGE                 9:0
#define ISP_STATS_AVERAGE_VALUE2_0_SGRAVE_WOFFSET                       0x0
#define ISP_STATS_AVERAGE_VALUE2_0_SGRAVE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE2_0_SGRAVE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE2_0_SGRAVE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE2_0_SGRAVE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_STATS_AVERAGE_VALUE2_0_SGBAVE_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_STATS_AVERAGE_VALUE2_0_SGBAVE_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_STATS_AVERAGE_VALUE2_0_SGBAVE_SHIFT)
#define ISP_STATS_AVERAGE_VALUE2_0_SGBAVE_RANGE                 25:16
#define ISP_STATS_AVERAGE_VALUE2_0_SGBAVE_WOFFSET                       0x0
#define ISP_STATS_AVERAGE_VALUE2_0_SGBAVE_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE2_0_SGBAVE_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE2_0_SGBAVE_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AVERAGE_VALUE2_0_SGBAVE_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_STATS_HIST_ADDR_0
#define ISP_STATS_HIST_ADDR_0                   _MK_ADDR_CONST(0x172)
#define ISP_STATS_HIST_ADDR_0_SELWRE                    0x0
#define ISP_STATS_HIST_ADDR_0_WORD_COUNT                        0x1
#define ISP_STATS_HIST_ADDR_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_ADDR_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_ADDR_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_ADDR_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_ADDR_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST_ADDR_0_WRITE_MASK                        _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST_ADDR_0_SHISTRA_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_STATS_HIST_ADDR_0_SHISTRA_FIELD                     _MK_FIELD_CONST(0xff, ISP_STATS_HIST_ADDR_0_SHISTRA_SHIFT)
#define ISP_STATS_HIST_ADDR_0_SHISTRA_RANGE                     7:0
#define ISP_STATS_HIST_ADDR_0_SHISTRA_WOFFSET                   0x0
#define ISP_STATS_HIST_ADDR_0_SHISTRA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_ADDR_0_SHISTRA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_ADDR_0_SHISTRA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_ADDR_0_SHISTRA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_STATS_HIST_ADDR_0_SHISTGRA_SHIFT                    _MK_SHIFT_CONST(8)
#define ISP_STATS_HIST_ADDR_0_SHISTGRA_FIELD                    _MK_FIELD_CONST(0xff, ISP_STATS_HIST_ADDR_0_SHISTGRA_SHIFT)
#define ISP_STATS_HIST_ADDR_0_SHISTGRA_RANGE                    15:8
#define ISP_STATS_HIST_ADDR_0_SHISTGRA_WOFFSET                  0x0
#define ISP_STATS_HIST_ADDR_0_SHISTGRA_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_ADDR_0_SHISTGRA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_ADDR_0_SHISTGRA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_ADDR_0_SHISTGRA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_STATS_HIST_ADDR_0_SHISTGBA_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_STATS_HIST_ADDR_0_SHISTGBA_FIELD                    _MK_FIELD_CONST(0xff, ISP_STATS_HIST_ADDR_0_SHISTGBA_SHIFT)
#define ISP_STATS_HIST_ADDR_0_SHISTGBA_RANGE                    23:16
#define ISP_STATS_HIST_ADDR_0_SHISTGBA_WOFFSET                  0x0
#define ISP_STATS_HIST_ADDR_0_SHISTGBA_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_ADDR_0_SHISTGBA_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_ADDR_0_SHISTGBA_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_ADDR_0_SHISTGBA_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_STATS_HIST_ADDR_0_SHISTBA_SHIFT                     _MK_SHIFT_CONST(24)
#define ISP_STATS_HIST_ADDR_0_SHISTBA_FIELD                     _MK_FIELD_CONST(0xff, ISP_STATS_HIST_ADDR_0_SHISTBA_SHIFT)
#define ISP_STATS_HIST_ADDR_0_SHISTBA_RANGE                     31:24
#define ISP_STATS_HIST_ADDR_0_SHISTBA_WOFFSET                   0x0
#define ISP_STATS_HIST_ADDR_0_SHISTBA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_ADDR_0_SHISTBA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_ADDR_0_SHISTBA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_ADDR_0_SHISTBA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_STATS_HIST_R_DATA_0
#define ISP_STATS_HIST_R_DATA_0                 _MK_ADDR_CONST(0x173)
#define ISP_STATS_HIST_R_DATA_0_SELWRE                  0x0
#define ISP_STATS_HIST_R_DATA_0_WORD_COUNT                      0x1
#define ISP_STATS_HIST_R_DATA_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_R_DATA_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_R_DATA_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_R_DATA_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_R_DATA_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST_R_DATA_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_R_DATA_0_SHISTRD_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_STATS_HIST_R_DATA_0_SHISTRD_FIELD                   _MK_FIELD_CONST(0xffffffff, ISP_STATS_HIST_R_DATA_0_SHISTRD_SHIFT)
#define ISP_STATS_HIST_R_DATA_0_SHISTRD_RANGE                   31:0
#define ISP_STATS_HIST_R_DATA_0_SHISTRD_WOFFSET                 0x0
#define ISP_STATS_HIST_R_DATA_0_SHISTRD_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_R_DATA_0_SHISTRD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_R_DATA_0_SHISTRD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_R_DATA_0_SHISTRD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_STATS_HIST_GR_DATA_0
#define ISP_STATS_HIST_GR_DATA_0                        _MK_ADDR_CONST(0x174)
#define ISP_STATS_HIST_GR_DATA_0_SELWRE                         0x0
#define ISP_STATS_HIST_GR_DATA_0_WORD_COUNT                     0x1
#define ISP_STATS_HIST_GR_DATA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_GR_DATA_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_GR_DATA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_GR_DATA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_GR_DATA_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST_GR_DATA_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_GR_DATA_0_SHISTGRD_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_STATS_HIST_GR_DATA_0_SHISTGRD_FIELD                 _MK_FIELD_CONST(0xffffffff, ISP_STATS_HIST_GR_DATA_0_SHISTGRD_SHIFT)
#define ISP_STATS_HIST_GR_DATA_0_SHISTGRD_RANGE                 31:0
#define ISP_STATS_HIST_GR_DATA_0_SHISTGRD_WOFFSET                       0x0
#define ISP_STATS_HIST_GR_DATA_0_SHISTGRD_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_GR_DATA_0_SHISTGRD_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_GR_DATA_0_SHISTGRD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_GR_DATA_0_SHISTGRD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_STATS_HIST_GB_DATA_0
#define ISP_STATS_HIST_GB_DATA_0                        _MK_ADDR_CONST(0x175)
#define ISP_STATS_HIST_GB_DATA_0_SELWRE                         0x0
#define ISP_STATS_HIST_GB_DATA_0_WORD_COUNT                     0x1
#define ISP_STATS_HIST_GB_DATA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_GB_DATA_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_GB_DATA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_GB_DATA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_GB_DATA_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST_GB_DATA_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_GB_DATA_0_SHISTGBD_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_STATS_HIST_GB_DATA_0_SHISTGBD_FIELD                 _MK_FIELD_CONST(0xffffffff, ISP_STATS_HIST_GB_DATA_0_SHISTGBD_SHIFT)
#define ISP_STATS_HIST_GB_DATA_0_SHISTGBD_RANGE                 31:0
#define ISP_STATS_HIST_GB_DATA_0_SHISTGBD_WOFFSET                       0x0
#define ISP_STATS_HIST_GB_DATA_0_SHISTGBD_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_GB_DATA_0_SHISTGBD_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_GB_DATA_0_SHISTGBD_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_GB_DATA_0_SHISTGBD_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_STATS_HIST_B_DATA_0
#define ISP_STATS_HIST_B_DATA_0                 _MK_ADDR_CONST(0x176)
#define ISP_STATS_HIST_B_DATA_0_SELWRE                  0x0
#define ISP_STATS_HIST_B_DATA_0_WORD_COUNT                      0x1
#define ISP_STATS_HIST_B_DATA_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_B_DATA_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_B_DATA_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_B_DATA_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_B_DATA_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST_B_DATA_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_B_DATA_0_SHISTBD_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_STATS_HIST_B_DATA_0_SHISTBD_FIELD                   _MK_FIELD_CONST(0xffffffff, ISP_STATS_HIST_B_DATA_0_SHISTBD_SHIFT)
#define ISP_STATS_HIST_B_DATA_0_SHISTBD_RANGE                   31:0
#define ISP_STATS_HIST_B_DATA_0_SHISTBD_WOFFSET                 0x0
#define ISP_STATS_HIST_B_DATA_0_SHISTBD_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_B_DATA_0_SHISTBD_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_B_DATA_0_SHISTBD_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_B_DATA_0_SHISTBD_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)


// Register ISP_STATS_HIST_SENSOR_MIN_0
#define ISP_STATS_HIST_SENSOR_MIN_0                     _MK_ADDR_CONST(0x177)
#define ISP_STATS_HIST_SENSOR_MIN_0_SELWRE                      0x0
#define ISP_STATS_HIST_SENSOR_MIN_0_WORD_COUNT                  0x1
#define ISP_STATS_HIST_SENSOR_MIN_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_SENSOR_MIN_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_SENSOR_MIN_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_SENSOR_MIN_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_SENSOR_MIN_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST_SENSOR_MIN_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_SENSOR_MIN_0_SHISTSMIN_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_STATS_HIST_SENSOR_MIN_0_SHISTSMIN_FIELD                     _MK_FIELD_CONST(0xffffffff, ISP_STATS_HIST_SENSOR_MIN_0_SHISTSMIN_SHIFT)
#define ISP_STATS_HIST_SENSOR_MIN_0_SHISTSMIN_RANGE                     31:0
#define ISP_STATS_HIST_SENSOR_MIN_0_SHISTSMIN_WOFFSET                   0x0
#define ISP_STATS_HIST_SENSOR_MIN_0_SHISTSMIN_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_SENSOR_MIN_0_SHISTSMIN_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_SENSOR_MIN_0_SHISTSMIN_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_SENSOR_MIN_0_SHISTSMIN_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_STATS_HIST_PIPE_MIN_0
#define ISP_STATS_HIST_PIPE_MIN_0                       _MK_ADDR_CONST(0x178)
#define ISP_STATS_HIST_PIPE_MIN_0_SELWRE                        0x0
#define ISP_STATS_HIST_PIPE_MIN_0_WORD_COUNT                    0x1
#define ISP_STATS_HIST_PIPE_MIN_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_PIPE_MIN_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_PIPE_MIN_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_PIPE_MIN_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_PIPE_MIN_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST_PIPE_MIN_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_PIPE_MIN_0_SHISTPMIN_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_STATS_HIST_PIPE_MIN_0_SHISTPMIN_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_STATS_HIST_PIPE_MIN_0_SHISTPMIN_SHIFT)
#define ISP_STATS_HIST_PIPE_MIN_0_SHISTPMIN_RANGE                       31:0
#define ISP_STATS_HIST_PIPE_MIN_0_SHISTPMIN_WOFFSET                     0x0
#define ISP_STATS_HIST_PIPE_MIN_0_SHISTPMIN_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_PIPE_MIN_0_SHISTPMIN_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_PIPE_MIN_0_SHISTPMIN_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_PIPE_MIN_0_SHISTPMIN_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_STATS_HIST_SENSOR_MAX_0
#define ISP_STATS_HIST_SENSOR_MAX_0                     _MK_ADDR_CONST(0x179)
#define ISP_STATS_HIST_SENSOR_MAX_0_SELWRE                      0x0
#define ISP_STATS_HIST_SENSOR_MAX_0_WORD_COUNT                  0x1
#define ISP_STATS_HIST_SENSOR_MAX_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_SENSOR_MAX_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_SENSOR_MAX_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_SENSOR_MAX_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_SENSOR_MAX_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST_SENSOR_MAX_0_WRITE_MASK                  _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_SENSOR_MAX_0_SHISTSMAX_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_STATS_HIST_SENSOR_MAX_0_SHISTSMAX_FIELD                     _MK_FIELD_CONST(0xffffffff, ISP_STATS_HIST_SENSOR_MAX_0_SHISTSMAX_SHIFT)
#define ISP_STATS_HIST_SENSOR_MAX_0_SHISTSMAX_RANGE                     31:0
#define ISP_STATS_HIST_SENSOR_MAX_0_SHISTSMAX_WOFFSET                   0x0
#define ISP_STATS_HIST_SENSOR_MAX_0_SHISTSMAX_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_SENSOR_MAX_0_SHISTSMAX_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_SENSOR_MAX_0_SHISTSMAX_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_SENSOR_MAX_0_SHISTSMAX_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_STATS_HIST_PIPE_MAX_0
#define ISP_STATS_HIST_PIPE_MAX_0                       _MK_ADDR_CONST(0x17a)
#define ISP_STATS_HIST_PIPE_MAX_0_SELWRE                        0x0
#define ISP_STATS_HIST_PIPE_MAX_0_WORD_COUNT                    0x1
#define ISP_STATS_HIST_PIPE_MAX_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_PIPE_MAX_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_PIPE_MAX_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_PIPE_MAX_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_PIPE_MAX_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST_PIPE_MAX_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_PIPE_MAX_0_SHISTPMAX_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_STATS_HIST_PIPE_MAX_0_SHISTPMAX_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_STATS_HIST_PIPE_MAX_0_SHISTPMAX_SHIFT)
#define ISP_STATS_HIST_PIPE_MAX_0_SHISTPMAX_RANGE                       31:0
#define ISP_STATS_HIST_PIPE_MAX_0_SHISTPMAX_WOFFSET                     0x0
#define ISP_STATS_HIST_PIPE_MAX_0_SHISTPMAX_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_PIPE_MAX_0_SHISTPMAX_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_PIPE_MAX_0_SHISTPMAX_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_PIPE_MAX_0_SHISTPMAX_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_H2_WINDOW_H_0
#define ISP_H2_WINDOW_H_0                       _MK_ADDR_CONST(0x17b)
#define ISP_H2_WINDOW_H_0_SELWRE                        0x0
#define ISP_H2_WINDOW_H_0_WORD_COUNT                    0x1
#define ISP_H2_WINDOW_H_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_H_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_H_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_H_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_H_0_READ_MASK                     _MK_MASK_CONST(0x3fff3fff)
#define ISP_H2_WINDOW_H_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_START_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_START_FIELD                    _MK_FIELD_CONST(0x3fff, ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_START_SHIFT)
#define ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_START_RANGE                    13:0
#define ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_START_WOFFSET                  0x0
#define ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_START_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_START_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_START_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_START_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)

#define ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_WIDTH_SHIFT                    _MK_SHIFT_CONST(16)
#define ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_WIDTH_FIELD                    _MK_FIELD_CONST(0x3fff, ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_WIDTH_SHIFT)
#define ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_WIDTH_RANGE                    29:16
#define ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_WIDTH_WOFFSET                  0x0
#define ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_WIDTH_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_WIDTH_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_WIDTH_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_H_0_H2_WINDOW_LINE_WIDTH_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_H2_WINDOW_V_0
#define ISP_H2_WINDOW_V_0                       _MK_ADDR_CONST(0x17c)
#define ISP_H2_WINDOW_V_0_SELWRE                        0x0
#define ISP_H2_WINDOW_V_0_WORD_COUNT                    0x1
#define ISP_H2_WINDOW_V_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_V_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_V_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_V_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_V_0_READ_MASK                     _MK_MASK_CONST(0x3fff3fff)
#define ISP_H2_WINDOW_V_0_WRITE_MASK                    _MK_MASK_CONST(0x3fff3fff)
#define ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_START_SHIFT                   _MK_SHIFT_CONST(0)
#define ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_START_FIELD                   _MK_FIELD_CONST(0x3fff, ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_START_SHIFT)
#define ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_START_RANGE                   13:0
#define ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_START_WOFFSET                 0x0
#define ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_START_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_START_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_START_SW_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_START_SW_DEFAULT_MASK                 _MK_MASK_CONST(0x0)

#define ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_HEIGHT_SHIFT                  _MK_SHIFT_CONST(16)
#define ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_HEIGHT_FIELD                  _MK_FIELD_CONST(0x3fff, ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_HEIGHT_SHIFT)
#define ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_HEIGHT_RANGE                  29:16
#define ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_HEIGHT_WOFFSET                        0x0
#define ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_HEIGHT_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_HEIGHT_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_HEIGHT_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_H2_WINDOW_V_0_H2_WINDOW_FRAME_HEIGHT_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_STATS_HIST2_ADDR_0
#define ISP_STATS_HIST2_ADDR_0                  _MK_ADDR_CONST(0x17d)
#define ISP_STATS_HIST2_ADDR_0_SELWRE                   0x0
#define ISP_STATS_HIST2_ADDR_0_WORD_COUNT                       0x1
#define ISP_STATS_HIST2_ADDR_0_RESET_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_ADDR_0_RESET_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_ADDR_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_ADDR_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_ADDR_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST2_ADDR_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST2_ADDR_0_H2_RA_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_STATS_HIST2_ADDR_0_H2_RA_FIELD                      _MK_FIELD_CONST(0xff, ISP_STATS_HIST2_ADDR_0_H2_RA_SHIFT)
#define ISP_STATS_HIST2_ADDR_0_H2_RA_RANGE                      7:0
#define ISP_STATS_HIST2_ADDR_0_H2_RA_WOFFSET                    0x0
#define ISP_STATS_HIST2_ADDR_0_H2_RA_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_ADDR_0_H2_RA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_ADDR_0_H2_RA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_ADDR_0_H2_RA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_STATS_HIST2_ADDR_0_H2_GRA_SHIFT                     _MK_SHIFT_CONST(8)
#define ISP_STATS_HIST2_ADDR_0_H2_GRA_FIELD                     _MK_FIELD_CONST(0xff, ISP_STATS_HIST2_ADDR_0_H2_GRA_SHIFT)
#define ISP_STATS_HIST2_ADDR_0_H2_GRA_RANGE                     15:8
#define ISP_STATS_HIST2_ADDR_0_H2_GRA_WOFFSET                   0x0
#define ISP_STATS_HIST2_ADDR_0_H2_GRA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_ADDR_0_H2_GRA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_ADDR_0_H2_GRA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_ADDR_0_H2_GRA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_STATS_HIST2_ADDR_0_H2_GBA_SHIFT                     _MK_SHIFT_CONST(16)
#define ISP_STATS_HIST2_ADDR_0_H2_GBA_FIELD                     _MK_FIELD_CONST(0xff, ISP_STATS_HIST2_ADDR_0_H2_GBA_SHIFT)
#define ISP_STATS_HIST2_ADDR_0_H2_GBA_RANGE                     23:16
#define ISP_STATS_HIST2_ADDR_0_H2_GBA_WOFFSET                   0x0
#define ISP_STATS_HIST2_ADDR_0_H2_GBA_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_ADDR_0_H2_GBA_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_ADDR_0_H2_GBA_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_ADDR_0_H2_GBA_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)

#define ISP_STATS_HIST2_ADDR_0_H2_BA_SHIFT                      _MK_SHIFT_CONST(24)
#define ISP_STATS_HIST2_ADDR_0_H2_BA_FIELD                      _MK_FIELD_CONST(0xff, ISP_STATS_HIST2_ADDR_0_H2_BA_SHIFT)
#define ISP_STATS_HIST2_ADDR_0_H2_BA_RANGE                      31:24
#define ISP_STATS_HIST2_ADDR_0_H2_BA_WOFFSET                    0x0
#define ISP_STATS_HIST2_ADDR_0_H2_BA_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_ADDR_0_H2_BA_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_ADDR_0_H2_BA_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_ADDR_0_H2_BA_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_STATS_HIST2_R_DATA_0
#define ISP_STATS_HIST2_R_DATA_0                        _MK_ADDR_CONST(0x17e)
#define ISP_STATS_HIST2_R_DATA_0_SELWRE                         0x0
#define ISP_STATS_HIST2_R_DATA_0_WORD_COUNT                     0x1
#define ISP_STATS_HIST2_R_DATA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_R_DATA_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_R_DATA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_R_DATA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_R_DATA_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST2_R_DATA_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_R_DATA_0_H2_RD_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_STATS_HIST2_R_DATA_0_H2_RD_FIELD                    _MK_FIELD_CONST(0xffffffff, ISP_STATS_HIST2_R_DATA_0_H2_RD_SHIFT)
#define ISP_STATS_HIST2_R_DATA_0_H2_RD_RANGE                    31:0
#define ISP_STATS_HIST2_R_DATA_0_H2_RD_WOFFSET                  0x0
#define ISP_STATS_HIST2_R_DATA_0_H2_RD_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_R_DATA_0_H2_RD_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_R_DATA_0_H2_RD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_R_DATA_0_H2_RD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_STATS_HIST2_GR_DATA_0
#define ISP_STATS_HIST2_GR_DATA_0                       _MK_ADDR_CONST(0x17f)
#define ISP_STATS_HIST2_GR_DATA_0_SELWRE                        0x0
#define ISP_STATS_HIST2_GR_DATA_0_WORD_COUNT                    0x1
#define ISP_STATS_HIST2_GR_DATA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_GR_DATA_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_GR_DATA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_GR_DATA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_GR_DATA_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST2_GR_DATA_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_GR_DATA_0_H2_GRD_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_STATS_HIST2_GR_DATA_0_H2_GRD_FIELD                  _MK_FIELD_CONST(0xffffffff, ISP_STATS_HIST2_GR_DATA_0_H2_GRD_SHIFT)
#define ISP_STATS_HIST2_GR_DATA_0_H2_GRD_RANGE                  31:0
#define ISP_STATS_HIST2_GR_DATA_0_H2_GRD_WOFFSET                        0x0
#define ISP_STATS_HIST2_GR_DATA_0_H2_GRD_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_GR_DATA_0_H2_GRD_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_GR_DATA_0_H2_GRD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_GR_DATA_0_H2_GRD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_STATS_HIST2_GB_DATA_0
#define ISP_STATS_HIST2_GB_DATA_0                       _MK_ADDR_CONST(0x180)
#define ISP_STATS_HIST2_GB_DATA_0_SELWRE                        0x0
#define ISP_STATS_HIST2_GB_DATA_0_WORD_COUNT                    0x1
#define ISP_STATS_HIST2_GB_DATA_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_GB_DATA_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_GB_DATA_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_GB_DATA_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_GB_DATA_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST2_GB_DATA_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_GB_DATA_0_H2_GBD_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_STATS_HIST2_GB_DATA_0_H2_GBD_FIELD                  _MK_FIELD_CONST(0xffffffff, ISP_STATS_HIST2_GB_DATA_0_H2_GBD_SHIFT)
#define ISP_STATS_HIST2_GB_DATA_0_H2_GBD_RANGE                  31:0
#define ISP_STATS_HIST2_GB_DATA_0_H2_GBD_WOFFSET                        0x0
#define ISP_STATS_HIST2_GB_DATA_0_H2_GBD_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_GB_DATA_0_H2_GBD_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_GB_DATA_0_H2_GBD_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_GB_DATA_0_H2_GBD_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


// Register ISP_STATS_HIST2_B_DATA_0
#define ISP_STATS_HIST2_B_DATA_0                        _MK_ADDR_CONST(0x181)
#define ISP_STATS_HIST2_B_DATA_0_SELWRE                         0x0
#define ISP_STATS_HIST2_B_DATA_0_WORD_COUNT                     0x1
#define ISP_STATS_HIST2_B_DATA_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_B_DATA_0_RESET_MASK                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_B_DATA_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_B_DATA_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_B_DATA_0_READ_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST2_B_DATA_0_WRITE_MASK                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_B_DATA_0_H2_BD_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_STATS_HIST2_B_DATA_0_H2_BD_FIELD                    _MK_FIELD_CONST(0xffffffff, ISP_STATS_HIST2_B_DATA_0_H2_BD_SHIFT)
#define ISP_STATS_HIST2_B_DATA_0_H2_BD_RANGE                    31:0
#define ISP_STATS_HIST2_B_DATA_0_H2_BD_WOFFSET                  0x0
#define ISP_STATS_HIST2_B_DATA_0_H2_BD_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_B_DATA_0_H2_BD_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_B_DATA_0_H2_BD_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST2_B_DATA_0_H2_BD_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)


// Register ISP_STATS_HIST_CC_MIN_0
#define ISP_STATS_HIST_CC_MIN_0                 _MK_ADDR_CONST(0x182)
#define ISP_STATS_HIST_CC_MIN_0_SELWRE                  0x0
#define ISP_STATS_HIST_CC_MIN_0_WORD_COUNT                      0x1
#define ISP_STATS_HIST_CC_MIN_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_CC_MIN_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_CC_MIN_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_CC_MIN_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_CC_MIN_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST_CC_MIN_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_CC_MIN_0_SHISTCCMIN_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_HIST_CC_MIN_0_SHISTCCMIN_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_HIST_CC_MIN_0_SHISTCCMIN_SHIFT)
#define ISP_STATS_HIST_CC_MIN_0_SHISTCCMIN_RANGE                        31:0
#define ISP_STATS_HIST_CC_MIN_0_SHISTCCMIN_WOFFSET                      0x0
#define ISP_STATS_HIST_CC_MIN_0_SHISTCCMIN_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_CC_MIN_0_SHISTCCMIN_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_CC_MIN_0_SHISTCCMIN_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_CC_MIN_0_SHISTCCMIN_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_HIST_CC_MAX_0
#define ISP_STATS_HIST_CC_MAX_0                 _MK_ADDR_CONST(0x183)
#define ISP_STATS_HIST_CC_MAX_0_SELWRE                  0x0
#define ISP_STATS_HIST_CC_MAX_0_WORD_COUNT                      0x1
#define ISP_STATS_HIST_CC_MAX_0_RESET_VAL                       _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_CC_MAX_0_RESET_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_CC_MAX_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_CC_MAX_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_CC_MAX_0_READ_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_HIST_CC_MAX_0_WRITE_MASK                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_CC_MAX_0_SHISTCCMAX_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_HIST_CC_MAX_0_SHISTCCMAX_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_HIST_CC_MAX_0_SHISTCCMAX_SHIFT)
#define ISP_STATS_HIST_CC_MAX_0_SHISTCCMAX_RANGE                        31:0
#define ISP_STATS_HIST_CC_MAX_0_SHISTCCMAX_WOFFSET                      0x0
#define ISP_STATS_HIST_CC_MAX_0_SHISTCCMAX_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_CC_MAX_0_SHISTCCMAX_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_CC_MAX_0_SHISTCCMAX_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_HIST_CC_MAX_0_SHISTCCMAX_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_VALUE1_0
#define ISP_STATS_AUTO_FOLWS_VALUE1_0                   _MK_ADDR_CONST(0x184)
#define ISP_STATS_AUTO_FOLWS_VALUE1_0_SELWRE                    0x0
#define ISP_STATS_AUTO_FOLWS_VALUE1_0_WORD_COUNT                        0x1
#define ISP_STATS_AUTO_FOLWS_VALUE1_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE1_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE1_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE1_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE1_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_VALUE1_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE1_0_AF11D_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_VALUE1_0_AF11D_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_VALUE1_0_AF11D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_VALUE1_0_AF11D_RANGE                       31:0
#define ISP_STATS_AUTO_FOLWS_VALUE1_0_AF11D_WOFFSET                     0x0
#define ISP_STATS_AUTO_FOLWS_VALUE1_0_AF11D_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE1_0_AF11D_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE1_0_AF11D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE1_0_AF11D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_VALUE2_0
#define ISP_STATS_AUTO_FOLWS_VALUE2_0                   _MK_ADDR_CONST(0x185)
#define ISP_STATS_AUTO_FOLWS_VALUE2_0_SELWRE                    0x0
#define ISP_STATS_AUTO_FOLWS_VALUE2_0_WORD_COUNT                        0x1
#define ISP_STATS_AUTO_FOLWS_VALUE2_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE2_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE2_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE2_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE2_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_VALUE2_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE2_0_AF12D_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_VALUE2_0_AF12D_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_VALUE2_0_AF12D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_VALUE2_0_AF12D_RANGE                       31:0
#define ISP_STATS_AUTO_FOLWS_VALUE2_0_AF12D_WOFFSET                     0x0
#define ISP_STATS_AUTO_FOLWS_VALUE2_0_AF12D_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE2_0_AF12D_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE2_0_AF12D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE2_0_AF12D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_VALUE3_0
#define ISP_STATS_AUTO_FOLWS_VALUE3_0                   _MK_ADDR_CONST(0x186)
#define ISP_STATS_AUTO_FOLWS_VALUE3_0_SELWRE                    0x0
#define ISP_STATS_AUTO_FOLWS_VALUE3_0_WORD_COUNT                        0x1
#define ISP_STATS_AUTO_FOLWS_VALUE3_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE3_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE3_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE3_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE3_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_VALUE3_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE3_0_AF13D_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_VALUE3_0_AF13D_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_VALUE3_0_AF13D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_VALUE3_0_AF13D_RANGE                       31:0
#define ISP_STATS_AUTO_FOLWS_VALUE3_0_AF13D_WOFFSET                     0x0
#define ISP_STATS_AUTO_FOLWS_VALUE3_0_AF13D_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE3_0_AF13D_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE3_0_AF13D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE3_0_AF13D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_VALUE4_0
#define ISP_STATS_AUTO_FOLWS_VALUE4_0                   _MK_ADDR_CONST(0x187)
#define ISP_STATS_AUTO_FOLWS_VALUE4_0_SELWRE                    0x0
#define ISP_STATS_AUTO_FOLWS_VALUE4_0_WORD_COUNT                        0x1
#define ISP_STATS_AUTO_FOLWS_VALUE4_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE4_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE4_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE4_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE4_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_VALUE4_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE4_0_AF21D_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_VALUE4_0_AF21D_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_VALUE4_0_AF21D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_VALUE4_0_AF21D_RANGE                       31:0
#define ISP_STATS_AUTO_FOLWS_VALUE4_0_AF21D_WOFFSET                     0x0
#define ISP_STATS_AUTO_FOLWS_VALUE4_0_AF21D_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE4_0_AF21D_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE4_0_AF21D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE4_0_AF21D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_VALUE5_0
#define ISP_STATS_AUTO_FOLWS_VALUE5_0                   _MK_ADDR_CONST(0x188)
#define ISP_STATS_AUTO_FOLWS_VALUE5_0_SELWRE                    0x0
#define ISP_STATS_AUTO_FOLWS_VALUE5_0_WORD_COUNT                        0x1
#define ISP_STATS_AUTO_FOLWS_VALUE5_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE5_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE5_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE5_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE5_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_VALUE5_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE5_0_AF22D_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_VALUE5_0_AF22D_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_VALUE5_0_AF22D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_VALUE5_0_AF22D_RANGE                       31:0
#define ISP_STATS_AUTO_FOLWS_VALUE5_0_AF22D_WOFFSET                     0x0
#define ISP_STATS_AUTO_FOLWS_VALUE5_0_AF22D_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE5_0_AF22D_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE5_0_AF22D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE5_0_AF22D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_VALUE6_0
#define ISP_STATS_AUTO_FOLWS_VALUE6_0                   _MK_ADDR_CONST(0x189)
#define ISP_STATS_AUTO_FOLWS_VALUE6_0_SELWRE                    0x0
#define ISP_STATS_AUTO_FOLWS_VALUE6_0_WORD_COUNT                        0x1
#define ISP_STATS_AUTO_FOLWS_VALUE6_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE6_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE6_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE6_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE6_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_VALUE6_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE6_0_AF23D_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_VALUE6_0_AF23D_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_VALUE6_0_AF23D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_VALUE6_0_AF23D_RANGE                       31:0
#define ISP_STATS_AUTO_FOLWS_VALUE6_0_AF23D_WOFFSET                     0x0
#define ISP_STATS_AUTO_FOLWS_VALUE6_0_AF23D_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE6_0_AF23D_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE6_0_AF23D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE6_0_AF23D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_VALUE7_0
#define ISP_STATS_AUTO_FOLWS_VALUE7_0                   _MK_ADDR_CONST(0x18a)
#define ISP_STATS_AUTO_FOLWS_VALUE7_0_SELWRE                    0x0
#define ISP_STATS_AUTO_FOLWS_VALUE7_0_WORD_COUNT                        0x1
#define ISP_STATS_AUTO_FOLWS_VALUE7_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE7_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE7_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE7_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE7_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_VALUE7_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE7_0_AF31D_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_VALUE7_0_AF31D_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_VALUE7_0_AF31D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_VALUE7_0_AF31D_RANGE                       31:0
#define ISP_STATS_AUTO_FOLWS_VALUE7_0_AF31D_WOFFSET                     0x0
#define ISP_STATS_AUTO_FOLWS_VALUE7_0_AF31D_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE7_0_AF31D_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE7_0_AF31D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE7_0_AF31D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_VALUE8_0
#define ISP_STATS_AUTO_FOLWS_VALUE8_0                   _MK_ADDR_CONST(0x18b)
#define ISP_STATS_AUTO_FOLWS_VALUE8_0_SELWRE                    0x0
#define ISP_STATS_AUTO_FOLWS_VALUE8_0_WORD_COUNT                        0x1
#define ISP_STATS_AUTO_FOLWS_VALUE8_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE8_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE8_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE8_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE8_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_VALUE8_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE8_0_AF32D_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_VALUE8_0_AF32D_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_VALUE8_0_AF32D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_VALUE8_0_AF32D_RANGE                       31:0
#define ISP_STATS_AUTO_FOLWS_VALUE8_0_AF32D_WOFFSET                     0x0
#define ISP_STATS_AUTO_FOLWS_VALUE8_0_AF32D_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE8_0_AF32D_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE8_0_AF32D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE8_0_AF32D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_VALUE9_0
#define ISP_STATS_AUTO_FOLWS_VALUE9_0                   _MK_ADDR_CONST(0x18c)
#define ISP_STATS_AUTO_FOLWS_VALUE9_0_SELWRE                    0x0
#define ISP_STATS_AUTO_FOLWS_VALUE9_0_WORD_COUNT                        0x1
#define ISP_STATS_AUTO_FOLWS_VALUE9_0_RESET_VAL                         _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE9_0_RESET_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE9_0_SW_DEFAULT_VAL                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE9_0_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE9_0_READ_MASK                         _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_VALUE9_0_WRITE_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE9_0_AF33D_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_VALUE9_0_AF33D_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_VALUE9_0_AF33D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_VALUE9_0_AF33D_RANGE                       31:0
#define ISP_STATS_AUTO_FOLWS_VALUE9_0_AF33D_WOFFSET                     0x0
#define ISP_STATS_AUTO_FOLWS_VALUE9_0_AF33D_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE9_0_AF33D_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE9_0_AF33D_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_VALUE9_0_AF33D_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0                       _MK_ADDR_CONST(0x18d)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0_AFLPF11D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0_AFLPF11D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0_AFLPF11D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0_AFLPF11D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0_AFLPF11D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0_AFLPF11D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0_AFLPF11D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0_AFLPF11D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0_AFLPF11D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0                       _MK_ADDR_CONST(0x18e)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0_AFLPF12D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0_AFLPF12D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0_AFLPF12D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0_AFLPF12D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0_AFLPF12D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0_AFLPF12D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0_AFLPF12D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0_AFLPF12D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0_AFLPF12D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0                       _MK_ADDR_CONST(0x18f)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0_AFLPF13D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0_AFLPF13D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0_AFLPF13D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0_AFLPF13D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0_AFLPF13D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0_AFLPF13D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0_AFLPF13D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0_AFLPF13D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0_AFLPF13D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0                       _MK_ADDR_CONST(0x190)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0_AFLPF21D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0_AFLPF21D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0_AFLPF21D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0_AFLPF21D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0_AFLPF21D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0_AFLPF21D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0_AFLPF21D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0_AFLPF21D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0_AFLPF21D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0                       _MK_ADDR_CONST(0x191)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0_AFLPF22D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0_AFLPF22D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0_AFLPF22D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0_AFLPF22D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0_AFLPF22D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0_AFLPF22D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0_AFLPF22D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0_AFLPF22D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0_AFLPF22D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0                       _MK_ADDR_CONST(0x192)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0_AFLPF23D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0_AFLPF23D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0_AFLPF23D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0_AFLPF23D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0_AFLPF23D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0_AFLPF23D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0_AFLPF23D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0_AFLPF23D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0_AFLPF23D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0                       _MK_ADDR_CONST(0x193)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0_AFLPF31D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0_AFLPF31D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0_AFLPF31D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0_AFLPF31D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0_AFLPF31D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0_AFLPF31D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0_AFLPF31D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0_AFLPF31D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0_AFLPF31D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0                       _MK_ADDR_CONST(0x194)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0_AFLPF32D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0_AFLPF32D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0_AFLPF32D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0_AFLPF32D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0_AFLPF32D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0_AFLPF32D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0_AFLPF32D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0_AFLPF32D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0_AFLPF32D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0                       _MK_ADDR_CONST(0x195)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0_AFLPF33D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0_AFLPF33D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0_AFLPF33D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0_AFLPF33D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0_AFLPF33D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0_AFLPF33D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0_AFLPF33D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0_AFLPF33D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0_AFLPF33D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0                       _MK_ADDR_CONST(0x196)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0_AFDIF11D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0_AFDIF11D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0_AFDIF11D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0_AFDIF11D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0_AFDIF11D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0_AFDIF11D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0_AFDIF11D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0_AFDIF11D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0_AFDIF11D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0                       _MK_ADDR_CONST(0x197)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0_AFDIF12D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0_AFDIF12D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0_AFDIF12D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0_AFDIF12D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0_AFDIF12D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0_AFDIF12D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0_AFDIF12D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0_AFDIF12D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0_AFDIF12D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0                       _MK_ADDR_CONST(0x198)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0_AFDIF13D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0_AFDIF13D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0_AFDIF13D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0_AFDIF13D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0_AFDIF13D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0_AFDIF13D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0_AFDIF13D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0_AFDIF13D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0_AFDIF13D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0                       _MK_ADDR_CONST(0x199)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0_AFDIF21D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0_AFDIF21D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0_AFDIF21D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0_AFDIF21D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0_AFDIF21D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0_AFDIF21D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0_AFDIF21D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0_AFDIF21D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0_AFDIF21D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0                       _MK_ADDR_CONST(0x19a)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0_AFDIF22D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0_AFDIF22D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0_AFDIF22D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0_AFDIF22D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0_AFDIF22D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0_AFDIF22D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0_AFDIF22D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0_AFDIF22D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0_AFDIF22D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0                       _MK_ADDR_CONST(0x19b)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0_AFDIF23D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0_AFDIF23D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0_AFDIF23D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0_AFDIF23D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0_AFDIF23D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0_AFDIF23D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0_AFDIF23D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0_AFDIF23D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0_AFDIF23D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0                       _MK_ADDR_CONST(0x19c)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0_AFDIF31D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0_AFDIF31D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0_AFDIF31D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0_AFDIF31D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0_AFDIF31D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0_AFDIF31D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0_AFDIF31D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0_AFDIF31D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0_AFDIF31D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0                       _MK_ADDR_CONST(0x19d)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0_AFDIF32D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0_AFDIF32D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0_AFDIF32D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0_AFDIF32D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0_AFDIF32D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0_AFDIF32D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0_AFDIF32D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0_AFDIF32D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0_AFDIF32D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0                       _MK_ADDR_CONST(0x19e)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0_SELWRE                        0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0_WORD_COUNT                    0x1
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0_READ_MASK                     _MK_MASK_CONST(0xffffffff)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0_WRITE_MASK                    _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0_AFDIF33D_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0_AFDIF33D_FIELD                        _MK_FIELD_CONST(0xffffffff, ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0_AFDIF33D_SHIFT)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0_AFDIF33D_RANGE                        31:0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0_AFDIF33D_WOFFSET                      0x0
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0_AFDIF33D_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0_AFDIF33D_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0_AFDIF33D_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0_AFDIF33D_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_ISP_SPARE_SHADOW_0
#define ISP_ISP_SPARE_SHADOW_0                  _MK_ADDR_CONST(0x19f)
#define ISP_ISP_SPARE_SHADOW_0_SELWRE                   0x0
#define ISP_ISP_SPARE_SHADOW_0_WORD_COUNT                       0x1
#define ISP_ISP_SPARE_SHADOW_0_RESET_VAL                        _MK_MASK_CONST(0xffff0000)
#define ISP_ISP_SPARE_SHADOW_0_RESET_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_SPARE_SHADOW_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SPARE_SHADOW_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_SPARE_SHADOW_0_READ_MASK                        _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_SPARE_SHADOW_0_WRITE_MASK                       _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_SPARE_SHADOW_0_SPARE_SHADOW_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_SPARE_SHADOW_0_SPARE_SHADOW_FIELD                       _MK_FIELD_CONST(0xffffffff, ISP_ISP_SPARE_SHADOW_0_SPARE_SHADOW_SHIFT)
#define ISP_ISP_SPARE_SHADOW_0_SPARE_SHADOW_RANGE                       31:0
#define ISP_ISP_SPARE_SHADOW_0_SPARE_SHADOW_WOFFSET                     0x0
#define ISP_ISP_SPARE_SHADOW_0_SPARE_SHADOW_DEFAULT                     _MK_MASK_CONST(0xffff0000)
#define ISP_ISP_SPARE_SHADOW_0_SPARE_SHADOW_DEFAULT_MASK                        _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_SPARE_SHADOW_0_SPARE_SHADOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_SPARE_SHADOW_0_SPARE_SHADOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_SPARE_SHADOW_0_SPARE_SHADOW_INIT_ENUM                   -65536


// Register ISP_ISP_SPARE_RAW_0
#define ISP_ISP_SPARE_RAW_0                     _MK_ADDR_CONST(0x1a0)
#define ISP_ISP_SPARE_RAW_0_SELWRE                      0x0
#define ISP_ISP_SPARE_RAW_0_WORD_COUNT                  0x1
#define ISP_ISP_SPARE_RAW_0_RESET_VAL                   _MK_MASK_CONST(0xff00ff00)
#define ISP_ISP_SPARE_RAW_0_RESET_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_SPARE_RAW_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_SPARE_RAW_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_SPARE_RAW_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_SPARE_RAW_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_SPARE_RAW_0_SPARE_RAW_SHIFT                     _MK_SHIFT_CONST(0)
#define ISP_ISP_SPARE_RAW_0_SPARE_RAW_FIELD                     _MK_FIELD_CONST(0xffffffff, ISP_ISP_SPARE_RAW_0_SPARE_RAW_SHIFT)
#define ISP_ISP_SPARE_RAW_0_SPARE_RAW_RANGE                     31:0
#define ISP_ISP_SPARE_RAW_0_SPARE_RAW_WOFFSET                   0x0
#define ISP_ISP_SPARE_RAW_0_SPARE_RAW_DEFAULT                   _MK_MASK_CONST(0xff00ff00)
#define ISP_ISP_SPARE_RAW_0_SPARE_RAW_DEFAULT_MASK                      _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_SPARE_RAW_0_SPARE_RAW_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_SPARE_RAW_0_SPARE_RAW_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_SPARE_RAW_0_SPARE_RAW_INIT_ENUM                 -16711936


// Register ISP_ISP_FORCE_SHADOW_0
#define ISP_ISP_FORCE_SHADOW_0                  _MK_ADDR_CONST(0x1a1)
#define ISP_ISP_FORCE_SHADOW_0_SELWRE                   0x0
#define ISP_ISP_FORCE_SHADOW_0_WORD_COUNT                       0x1
#define ISP_ISP_FORCE_SHADOW_0_RESET_VAL                        _MK_MASK_CONST(0x9)
#define ISP_ISP_FORCE_SHADOW_0_RESET_MASK                       _MK_MASK_CONST(0xf)
#define ISP_ISP_FORCE_SHADOW_0_SW_DEFAULT_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_FORCE_SHADOW_0_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_FORCE_SHADOW_0_READ_MASK                        _MK_MASK_CONST(0xf)
#define ISP_ISP_FORCE_SHADOW_0_WRITE_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_FORCE_SHADOW_0_FORCE_SHADOW_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_FORCE_SHADOW_0_FORCE_SHADOW_FIELD                       _MK_FIELD_CONST(0xf, ISP_ISP_FORCE_SHADOW_0_FORCE_SHADOW_SHIFT)
#define ISP_ISP_FORCE_SHADOW_0_FORCE_SHADOW_RANGE                       3:0
#define ISP_ISP_FORCE_SHADOW_0_FORCE_SHADOW_WOFFSET                     0x0
#define ISP_ISP_FORCE_SHADOW_0_FORCE_SHADOW_DEFAULT                     _MK_MASK_CONST(0x9)
#define ISP_ISP_FORCE_SHADOW_0_FORCE_SHADOW_DEFAULT_MASK                        _MK_MASK_CONST(0xf)
#define ISP_ISP_FORCE_SHADOW_0_FORCE_SHADOW_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_FORCE_SHADOW_0_FORCE_SHADOW_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_CTRL_0
#define ISP_ISP_NRTBL_CTRL_0                    _MK_ADDR_CONST(0x1a2)
#define ISP_ISP_NRTBL_CTRL_0_SELWRE                     0x0
#define ISP_ISP_NRTBL_CTRL_0_WORD_COUNT                         0x1
#define ISP_ISP_NRTBL_CTRL_0_RESET_VAL                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_CTRL_0_RESET_MASK                         _MK_MASK_CONST(0x7)
#define ISP_ISP_NRTBL_CTRL_0_SW_DEFAULT_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_CTRL_0_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_CTRL_0_READ_MASK                  _MK_MASK_CONST(0x7)
#define ISP_ISP_NRTBL_CTRL_0_WRITE_MASK                         _MK_MASK_CONST(0x7)
#define ISP_ISP_NRTBL_CTRL_0_ENABLE_NR_TABLE_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_CTRL_0_ENABLE_NR_TABLE_FIELD                      _MK_FIELD_CONST(0x1, ISP_ISP_NRTBL_CTRL_0_ENABLE_NR_TABLE_SHIFT)
#define ISP_ISP_NRTBL_CTRL_0_ENABLE_NR_TABLE_RANGE                      0:0
#define ISP_ISP_NRTBL_CTRL_0_ENABLE_NR_TABLE_WOFFSET                    0x0
#define ISP_ISP_NRTBL_CTRL_0_ENABLE_NR_TABLE_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_CTRL_0_ENABLE_NR_TABLE_DEFAULT_MASK                       _MK_MASK_CONST(0x1)
#define ISP_ISP_NRTBL_CTRL_0_ENABLE_NR_TABLE_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_CTRL_0_ENABLE_NR_TABLE_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_CTRL_0_ENABLE_NR_TABLE_DISABLE                    _MK_ENUM_CONST(0)
#define ISP_ISP_NRTBL_CTRL_0_ENABLE_NR_TABLE_ENABLE                     _MK_ENUM_CONST(1)

#define ISP_ISP_NRTBL_CTRL_0_NR_TABLE_CFA_SEL_SHIFT                     _MK_SHIFT_CONST(1)
#define ISP_ISP_NRTBL_CTRL_0_NR_TABLE_CFA_SEL_FIELD                     _MK_FIELD_CONST(0x3, ISP_ISP_NRTBL_CTRL_0_NR_TABLE_CFA_SEL_SHIFT)
#define ISP_ISP_NRTBL_CTRL_0_NR_TABLE_CFA_SEL_RANGE                     2:1
#define ISP_ISP_NRTBL_CTRL_0_NR_TABLE_CFA_SEL_WOFFSET                   0x0
#define ISP_ISP_NRTBL_CTRL_0_NR_TABLE_CFA_SEL_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_CTRL_0_NR_TABLE_CFA_SEL_DEFAULT_MASK                      _MK_MASK_CONST(0x3)
#define ISP_ISP_NRTBL_CTRL_0_NR_TABLE_CFA_SEL_SW_DEFAULT                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_CTRL_0_NR_TABLE_CFA_SEL_SW_DEFAULT_MASK                   _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_R_E01_LVL_0
#define ISP_ISP_NRTBL_R_E01_LVL_0                       _MK_ADDR_CONST(0x1a3)
#define ISP_ISP_NRTBL_R_E01_LVL_0_SELWRE                        0x0
#define ISP_ISP_NRTBL_R_E01_LVL_0_WORD_COUNT                    0x1
#define ISP_ISP_NRTBL_R_E01_LVL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E01_LVL_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E01_LVL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E01_LVL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E01_LVL_0_READ_MASK                     _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_R_E01_LVL_0_WRITE_MASK                    _MK_MASK_CONST(0x3ff0000)
#define ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_0_LVL_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_0_LVL_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_0_LVL_SHIFT)
#define ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_0_LVL_RANGE                 9:0
#define ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_0_LVL_WOFFSET                       0x0
#define ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_0_LVL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_0_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_0_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_0_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_1_LVL_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_1_LVL_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_1_LVL_SHIFT)
#define ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_1_LVL_RANGE                 25:16
#define ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_1_LVL_WOFFSET                       0x0
#define ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_1_LVL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_1_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_1_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E01_LVL_0_R_ECHELON_1_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_R_E23_LVL_0
#define ISP_ISP_NRTBL_R_E23_LVL_0                       _MK_ADDR_CONST(0x1a4)
#define ISP_ISP_NRTBL_R_E23_LVL_0_SELWRE                        0x0
#define ISP_ISP_NRTBL_R_E23_LVL_0_WORD_COUNT                    0x1
#define ISP_ISP_NRTBL_R_E23_LVL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E23_LVL_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E23_LVL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E23_LVL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E23_LVL_0_READ_MASK                     _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_R_E23_LVL_0_WRITE_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_2_LVL_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_2_LVL_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_2_LVL_SHIFT)
#define ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_2_LVL_RANGE                 9:0
#define ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_2_LVL_WOFFSET                       0x0
#define ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_2_LVL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_2_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_2_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_2_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_3_LVL_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_3_LVL_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_3_LVL_SHIFT)
#define ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_3_LVL_RANGE                 25:16
#define ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_3_LVL_WOFFSET                       0x0
#define ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_3_LVL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_3_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_3_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E23_LVL_0_R_ECHELON_3_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_R_E45_LVL_0
#define ISP_ISP_NRTBL_R_E45_LVL_0                       _MK_ADDR_CONST(0x1a5)
#define ISP_ISP_NRTBL_R_E45_LVL_0_SELWRE                        0x0
#define ISP_ISP_NRTBL_R_E45_LVL_0_WORD_COUNT                    0x1
#define ISP_ISP_NRTBL_R_E45_LVL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E45_LVL_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E45_LVL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E45_LVL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E45_LVL_0_READ_MASK                     _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_R_E45_LVL_0_WRITE_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_4_LVL_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_4_LVL_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_4_LVL_SHIFT)
#define ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_4_LVL_RANGE                 9:0
#define ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_4_LVL_WOFFSET                       0x0
#define ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_4_LVL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_4_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_4_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_4_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_5_LVL_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_5_LVL_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_5_LVL_SHIFT)
#define ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_5_LVL_RANGE                 25:16
#define ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_5_LVL_WOFFSET                       0x0
#define ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_5_LVL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_5_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_5_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E45_LVL_0_R_ECHELON_5_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_R_E67_LVL_0
#define ISP_ISP_NRTBL_R_E67_LVL_0                       _MK_ADDR_CONST(0x1a6)
#define ISP_ISP_NRTBL_R_E67_LVL_0_SELWRE                        0x0
#define ISP_ISP_NRTBL_R_E67_LVL_0_WORD_COUNT                    0x1
#define ISP_ISP_NRTBL_R_E67_LVL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E67_LVL_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E67_LVL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E67_LVL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E67_LVL_0_READ_MASK                     _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_R_E67_LVL_0_WRITE_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_6_LVL_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_6_LVL_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_6_LVL_SHIFT)
#define ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_6_LVL_RANGE                 9:0
#define ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_6_LVL_WOFFSET                       0x0
#define ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_6_LVL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_6_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_6_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_6_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_7_LVL_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_7_LVL_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_7_LVL_SHIFT)
#define ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_7_LVL_RANGE                 25:16
#define ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_7_LVL_WOFFSET                       0x0
#define ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_7_LVL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_7_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_7_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_E67_LVL_0_R_ECHELON_7_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_R_EALL_VAL_0
#define ISP_ISP_NRTBL_R_EALL_VAL_0                      _MK_ADDR_CONST(0x1a7)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_SELWRE                       0x0
#define ISP_ISP_NRTBL_R_EALL_VAL_0_WORD_COUNT                   0x1
#define ISP_ISP_NRTBL_R_EALL_VAL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_0_VAL_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_0_VAL_FIELD                        _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_0_VAL_SHIFT)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_0_VAL_RANGE                        3:0
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_0_VAL_WOFFSET                      0x0
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_0_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_0_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_0_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_0_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_1_VAL_SHIFT                        _MK_SHIFT_CONST(4)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_1_VAL_FIELD                        _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_1_VAL_SHIFT)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_1_VAL_RANGE                        7:4
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_1_VAL_WOFFSET                      0x0
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_1_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_1_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_1_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_1_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_2_VAL_SHIFT                        _MK_SHIFT_CONST(8)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_2_VAL_FIELD                        _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_2_VAL_SHIFT)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_2_VAL_RANGE                        11:8
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_2_VAL_WOFFSET                      0x0
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_2_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_2_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_2_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_2_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_3_VAL_SHIFT                        _MK_SHIFT_CONST(12)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_3_VAL_FIELD                        _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_3_VAL_SHIFT)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_3_VAL_RANGE                        15:12
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_3_VAL_WOFFSET                      0x0
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_3_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_3_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_3_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_3_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_4_VAL_SHIFT                        _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_4_VAL_FIELD                        _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_4_VAL_SHIFT)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_4_VAL_RANGE                        19:16
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_4_VAL_WOFFSET                      0x0
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_4_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_4_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_4_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_4_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_5_VAL_SHIFT                        _MK_SHIFT_CONST(20)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_5_VAL_FIELD                        _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_5_VAL_SHIFT)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_5_VAL_RANGE                        23:20
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_5_VAL_WOFFSET                      0x0
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_5_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_5_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_5_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_5_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_6_VAL_SHIFT                        _MK_SHIFT_CONST(24)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_6_VAL_FIELD                        _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_6_VAL_SHIFT)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_6_VAL_RANGE                        27:24
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_6_VAL_WOFFSET                      0x0
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_6_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_6_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_6_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_6_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_7_VAL_SHIFT                        _MK_SHIFT_CONST(28)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_7_VAL_FIELD                        _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_7_VAL_SHIFT)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_7_VAL_RANGE                        31:28
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_7_VAL_WOFFSET                      0x0
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_7_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_7_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_7_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_R_EALL_VAL_0_R_ECHELON_7_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_GR_E01_LVL_0
#define ISP_ISP_NRTBL_GR_E01_LVL_0                      _MK_ADDR_CONST(0x1a8)
#define ISP_ISP_NRTBL_GR_E01_LVL_0_SELWRE                       0x0
#define ISP_ISP_NRTBL_GR_E01_LVL_0_WORD_COUNT                   0x1
#define ISP_ISP_NRTBL_GR_E01_LVL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E01_LVL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E01_LVL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E01_LVL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E01_LVL_0_READ_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_GR_E01_LVL_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff0000)
#define ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_0_LVL_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_0_LVL_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_0_LVL_SHIFT)
#define ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_0_LVL_RANGE                       9:0
#define ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_0_LVL_WOFFSET                     0x0
#define ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_0_LVL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_0_LVL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_0_LVL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_0_LVL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_1_LVL_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_1_LVL_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_1_LVL_SHIFT)
#define ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_1_LVL_RANGE                       25:16
#define ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_1_LVL_WOFFSET                     0x0
#define ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_1_LVL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_1_LVL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_1_LVL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E01_LVL_0_GR_ECHELON_1_LVL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_GR_E23_LVL_0
#define ISP_ISP_NRTBL_GR_E23_LVL_0                      _MK_ADDR_CONST(0x1a9)
#define ISP_ISP_NRTBL_GR_E23_LVL_0_SELWRE                       0x0
#define ISP_ISP_NRTBL_GR_E23_LVL_0_WORD_COUNT                   0x1
#define ISP_ISP_NRTBL_GR_E23_LVL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E23_LVL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E23_LVL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E23_LVL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E23_LVL_0_READ_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_GR_E23_LVL_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_2_LVL_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_2_LVL_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_2_LVL_SHIFT)
#define ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_2_LVL_RANGE                       9:0
#define ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_2_LVL_WOFFSET                     0x0
#define ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_2_LVL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_2_LVL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_2_LVL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_2_LVL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_3_LVL_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_3_LVL_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_3_LVL_SHIFT)
#define ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_3_LVL_RANGE                       25:16
#define ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_3_LVL_WOFFSET                     0x0
#define ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_3_LVL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_3_LVL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_3_LVL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E23_LVL_0_GR_ECHELON_3_LVL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_GR_E45_LVL_0
#define ISP_ISP_NRTBL_GR_E45_LVL_0                      _MK_ADDR_CONST(0x1aa)
#define ISP_ISP_NRTBL_GR_E45_LVL_0_SELWRE                       0x0
#define ISP_ISP_NRTBL_GR_E45_LVL_0_WORD_COUNT                   0x1
#define ISP_ISP_NRTBL_GR_E45_LVL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E45_LVL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E45_LVL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E45_LVL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E45_LVL_0_READ_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_GR_E45_LVL_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_4_LVL_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_4_LVL_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_4_LVL_SHIFT)
#define ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_4_LVL_RANGE                       9:0
#define ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_4_LVL_WOFFSET                     0x0
#define ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_4_LVL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_4_LVL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_4_LVL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_4_LVL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_5_LVL_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_5_LVL_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_5_LVL_SHIFT)
#define ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_5_LVL_RANGE                       25:16
#define ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_5_LVL_WOFFSET                     0x0
#define ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_5_LVL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_5_LVL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_5_LVL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E45_LVL_0_GR_ECHELON_5_LVL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_GR_E67_LVL_0
#define ISP_ISP_NRTBL_GR_E67_LVL_0                      _MK_ADDR_CONST(0x1ab)
#define ISP_ISP_NRTBL_GR_E67_LVL_0_SELWRE                       0x0
#define ISP_ISP_NRTBL_GR_E67_LVL_0_WORD_COUNT                   0x1
#define ISP_ISP_NRTBL_GR_E67_LVL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E67_LVL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E67_LVL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E67_LVL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E67_LVL_0_READ_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_GR_E67_LVL_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_6_LVL_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_6_LVL_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_6_LVL_SHIFT)
#define ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_6_LVL_RANGE                       9:0
#define ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_6_LVL_WOFFSET                     0x0
#define ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_6_LVL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_6_LVL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_6_LVL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_6_LVL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_7_LVL_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_7_LVL_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_7_LVL_SHIFT)
#define ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_7_LVL_RANGE                       25:16
#define ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_7_LVL_WOFFSET                     0x0
#define ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_7_LVL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_7_LVL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_7_LVL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_E67_LVL_0_GR_ECHELON_7_LVL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_GR_EALL_VAL_0
#define ISP_ISP_NRTBL_GR_EALL_VAL_0                     _MK_ADDR_CONST(0x1ac)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_SELWRE                      0x0
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_WORD_COUNT                  0x1
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_0_VAL_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_0_VAL_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_0_VAL_SHIFT)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_0_VAL_RANGE                      3:0
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_0_VAL_WOFFSET                    0x0
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_0_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_0_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_0_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_0_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_1_VAL_SHIFT                      _MK_SHIFT_CONST(4)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_1_VAL_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_1_VAL_SHIFT)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_1_VAL_RANGE                      7:4
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_1_VAL_WOFFSET                    0x0
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_1_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_1_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_1_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_1_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_2_VAL_SHIFT                      _MK_SHIFT_CONST(8)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_2_VAL_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_2_VAL_SHIFT)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_2_VAL_RANGE                      11:8
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_2_VAL_WOFFSET                    0x0
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_2_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_2_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_2_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_2_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_3_VAL_SHIFT                      _MK_SHIFT_CONST(12)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_3_VAL_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_3_VAL_SHIFT)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_3_VAL_RANGE                      15:12
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_3_VAL_WOFFSET                    0x0
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_3_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_3_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_3_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_3_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_4_VAL_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_4_VAL_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_4_VAL_SHIFT)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_4_VAL_RANGE                      19:16
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_4_VAL_WOFFSET                    0x0
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_4_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_4_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_4_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_4_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_5_VAL_SHIFT                      _MK_SHIFT_CONST(20)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_5_VAL_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_5_VAL_SHIFT)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_5_VAL_RANGE                      23:20
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_5_VAL_WOFFSET                    0x0
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_5_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_5_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_5_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_5_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_6_VAL_SHIFT                      _MK_SHIFT_CONST(24)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_6_VAL_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_6_VAL_SHIFT)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_6_VAL_RANGE                      27:24
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_6_VAL_WOFFSET                    0x0
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_6_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_6_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_6_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_6_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_7_VAL_SHIFT                      _MK_SHIFT_CONST(28)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_7_VAL_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_7_VAL_SHIFT)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_7_VAL_RANGE                      31:28
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_7_VAL_WOFFSET                    0x0
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_7_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_7_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_7_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GR_EALL_VAL_0_GR_ECHELON_7_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_GB_E01_LVL_0
#define ISP_ISP_NRTBL_GB_E01_LVL_0                      _MK_ADDR_CONST(0x1ad)
#define ISP_ISP_NRTBL_GB_E01_LVL_0_SELWRE                       0x0
#define ISP_ISP_NRTBL_GB_E01_LVL_0_WORD_COUNT                   0x1
#define ISP_ISP_NRTBL_GB_E01_LVL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E01_LVL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E01_LVL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E01_LVL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E01_LVL_0_READ_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_GB_E01_LVL_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff0000)
#define ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_0_LVL_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_0_LVL_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_0_LVL_SHIFT)
#define ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_0_LVL_RANGE                       9:0
#define ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_0_LVL_WOFFSET                     0x0
#define ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_0_LVL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_0_LVL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_0_LVL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_0_LVL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_1_LVL_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_1_LVL_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_1_LVL_SHIFT)
#define ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_1_LVL_RANGE                       25:16
#define ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_1_LVL_WOFFSET                     0x0
#define ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_1_LVL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_1_LVL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_1_LVL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E01_LVL_0_GB_ECHELON_1_LVL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_GB_E23_LVL_0
#define ISP_ISP_NRTBL_GB_E23_LVL_0                      _MK_ADDR_CONST(0x1ae)
#define ISP_ISP_NRTBL_GB_E23_LVL_0_SELWRE                       0x0
#define ISP_ISP_NRTBL_GB_E23_LVL_0_WORD_COUNT                   0x1
#define ISP_ISP_NRTBL_GB_E23_LVL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E23_LVL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E23_LVL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E23_LVL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E23_LVL_0_READ_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_GB_E23_LVL_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_2_LVL_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_2_LVL_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_2_LVL_SHIFT)
#define ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_2_LVL_RANGE                       9:0
#define ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_2_LVL_WOFFSET                     0x0
#define ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_2_LVL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_2_LVL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_2_LVL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_2_LVL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_3_LVL_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_3_LVL_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_3_LVL_SHIFT)
#define ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_3_LVL_RANGE                       25:16
#define ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_3_LVL_WOFFSET                     0x0
#define ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_3_LVL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_3_LVL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_3_LVL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E23_LVL_0_GB_ECHELON_3_LVL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_GB_E45_LVL_0
#define ISP_ISP_NRTBL_GB_E45_LVL_0                      _MK_ADDR_CONST(0x1af)
#define ISP_ISP_NRTBL_GB_E45_LVL_0_SELWRE                       0x0
#define ISP_ISP_NRTBL_GB_E45_LVL_0_WORD_COUNT                   0x1
#define ISP_ISP_NRTBL_GB_E45_LVL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E45_LVL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E45_LVL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E45_LVL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E45_LVL_0_READ_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_GB_E45_LVL_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_4_LVL_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_4_LVL_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_4_LVL_SHIFT)
#define ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_4_LVL_RANGE                       9:0
#define ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_4_LVL_WOFFSET                     0x0
#define ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_4_LVL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_4_LVL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_4_LVL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_4_LVL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_5_LVL_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_5_LVL_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_5_LVL_SHIFT)
#define ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_5_LVL_RANGE                       25:16
#define ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_5_LVL_WOFFSET                     0x0
#define ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_5_LVL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_5_LVL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_5_LVL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E45_LVL_0_GB_ECHELON_5_LVL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_GB_E67_LVL_0
#define ISP_ISP_NRTBL_GB_E67_LVL_0                      _MK_ADDR_CONST(0x1b0)
#define ISP_ISP_NRTBL_GB_E67_LVL_0_SELWRE                       0x0
#define ISP_ISP_NRTBL_GB_E67_LVL_0_WORD_COUNT                   0x1
#define ISP_ISP_NRTBL_GB_E67_LVL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E67_LVL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E67_LVL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E67_LVL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E67_LVL_0_READ_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_GB_E67_LVL_0_WRITE_MASK                   _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_6_LVL_SHIFT                       _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_6_LVL_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_6_LVL_SHIFT)
#define ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_6_LVL_RANGE                       9:0
#define ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_6_LVL_WOFFSET                     0x0
#define ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_6_LVL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_6_LVL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_6_LVL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_6_LVL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_7_LVL_SHIFT                       _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_7_LVL_FIELD                       _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_7_LVL_SHIFT)
#define ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_7_LVL_RANGE                       25:16
#define ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_7_LVL_WOFFSET                     0x0
#define ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_7_LVL_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_7_LVL_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_7_LVL_SW_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_E67_LVL_0_GB_ECHELON_7_LVL_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_GB_EALL_VAL_0
#define ISP_ISP_NRTBL_GB_EALL_VAL_0                     _MK_ADDR_CONST(0x1b1)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_SELWRE                      0x0
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_WORD_COUNT                  0x1
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_RESET_VAL                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_RESET_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_SW_DEFAULT_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_SW_DEFAULT_MASK                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_READ_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_WRITE_MASK                  _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_0_VAL_SHIFT                      _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_0_VAL_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_0_VAL_SHIFT)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_0_VAL_RANGE                      3:0
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_0_VAL_WOFFSET                    0x0
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_0_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_0_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_0_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_0_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_1_VAL_SHIFT                      _MK_SHIFT_CONST(4)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_1_VAL_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_1_VAL_SHIFT)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_1_VAL_RANGE                      7:4
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_1_VAL_WOFFSET                    0x0
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_1_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_1_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_1_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_1_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_2_VAL_SHIFT                      _MK_SHIFT_CONST(8)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_2_VAL_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_2_VAL_SHIFT)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_2_VAL_RANGE                      11:8
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_2_VAL_WOFFSET                    0x0
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_2_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_2_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_2_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_2_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_3_VAL_SHIFT                      _MK_SHIFT_CONST(12)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_3_VAL_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_3_VAL_SHIFT)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_3_VAL_RANGE                      15:12
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_3_VAL_WOFFSET                    0x0
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_3_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_3_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_3_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_3_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_4_VAL_SHIFT                      _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_4_VAL_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_4_VAL_SHIFT)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_4_VAL_RANGE                      19:16
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_4_VAL_WOFFSET                    0x0
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_4_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_4_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_4_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_4_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_5_VAL_SHIFT                      _MK_SHIFT_CONST(20)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_5_VAL_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_5_VAL_SHIFT)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_5_VAL_RANGE                      23:20
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_5_VAL_WOFFSET                    0x0
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_5_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_5_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_5_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_5_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_6_VAL_SHIFT                      _MK_SHIFT_CONST(24)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_6_VAL_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_6_VAL_SHIFT)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_6_VAL_RANGE                      27:24
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_6_VAL_WOFFSET                    0x0
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_6_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_6_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_6_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_6_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_7_VAL_SHIFT                      _MK_SHIFT_CONST(28)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_7_VAL_FIELD                      _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_7_VAL_SHIFT)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_7_VAL_RANGE                      31:28
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_7_VAL_WOFFSET                    0x0
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_7_VAL_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_7_VAL_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_7_VAL_SW_DEFAULT                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_GB_EALL_VAL_0_GB_ECHELON_7_VAL_SW_DEFAULT_MASK                    _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_B_E01_LVL_0
#define ISP_ISP_NRTBL_B_E01_LVL_0                       _MK_ADDR_CONST(0x1b2)
#define ISP_ISP_NRTBL_B_E01_LVL_0_SELWRE                        0x0
#define ISP_ISP_NRTBL_B_E01_LVL_0_WORD_COUNT                    0x1
#define ISP_ISP_NRTBL_B_E01_LVL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E01_LVL_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E01_LVL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E01_LVL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E01_LVL_0_READ_MASK                     _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_B_E01_LVL_0_WRITE_MASK                    _MK_MASK_CONST(0x3ff0000)
#define ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_0_LVL_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_0_LVL_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_0_LVL_SHIFT)
#define ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_0_LVL_RANGE                 9:0
#define ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_0_LVL_WOFFSET                       0x0
#define ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_0_LVL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_0_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_0_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_0_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_1_LVL_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_1_LVL_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_1_LVL_SHIFT)
#define ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_1_LVL_RANGE                 25:16
#define ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_1_LVL_WOFFSET                       0x0
#define ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_1_LVL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_1_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_1_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E01_LVL_0_B_ECHELON_1_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_B_E23_LVL_0
#define ISP_ISP_NRTBL_B_E23_LVL_0                       _MK_ADDR_CONST(0x1b3)
#define ISP_ISP_NRTBL_B_E23_LVL_0_SELWRE                        0x0
#define ISP_ISP_NRTBL_B_E23_LVL_0_WORD_COUNT                    0x1
#define ISP_ISP_NRTBL_B_E23_LVL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E23_LVL_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E23_LVL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E23_LVL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E23_LVL_0_READ_MASK                     _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_B_E23_LVL_0_WRITE_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_2_LVL_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_2_LVL_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_2_LVL_SHIFT)
#define ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_2_LVL_RANGE                 9:0
#define ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_2_LVL_WOFFSET                       0x0
#define ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_2_LVL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_2_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_2_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_2_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_3_LVL_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_3_LVL_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_3_LVL_SHIFT)
#define ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_3_LVL_RANGE                 25:16
#define ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_3_LVL_WOFFSET                       0x0
#define ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_3_LVL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_3_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_3_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E23_LVL_0_B_ECHELON_3_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_B_E45_LVL_0
#define ISP_ISP_NRTBL_B_E45_LVL_0                       _MK_ADDR_CONST(0x1b4)
#define ISP_ISP_NRTBL_B_E45_LVL_0_SELWRE                        0x0
#define ISP_ISP_NRTBL_B_E45_LVL_0_WORD_COUNT                    0x1
#define ISP_ISP_NRTBL_B_E45_LVL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E45_LVL_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E45_LVL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E45_LVL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E45_LVL_0_READ_MASK                     _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_B_E45_LVL_0_WRITE_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_4_LVL_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_4_LVL_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_4_LVL_SHIFT)
#define ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_4_LVL_RANGE                 9:0
#define ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_4_LVL_WOFFSET                       0x0
#define ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_4_LVL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_4_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_4_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_4_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_5_LVL_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_5_LVL_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_5_LVL_SHIFT)
#define ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_5_LVL_RANGE                 25:16
#define ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_5_LVL_WOFFSET                       0x0
#define ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_5_LVL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_5_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_5_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E45_LVL_0_B_ECHELON_5_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_B_E67_LVL_0
#define ISP_ISP_NRTBL_B_E67_LVL_0                       _MK_ADDR_CONST(0x1b5)
#define ISP_ISP_NRTBL_B_E67_LVL_0_SELWRE                        0x0
#define ISP_ISP_NRTBL_B_E67_LVL_0_WORD_COUNT                    0x1
#define ISP_ISP_NRTBL_B_E67_LVL_0_RESET_VAL                     _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E67_LVL_0_RESET_MASK                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E67_LVL_0_SW_DEFAULT_VAL                        _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E67_LVL_0_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E67_LVL_0_READ_MASK                     _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_B_E67_LVL_0_WRITE_MASK                    _MK_MASK_CONST(0x3ff03ff)
#define ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_6_LVL_SHIFT                 _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_6_LVL_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_6_LVL_SHIFT)
#define ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_6_LVL_RANGE                 9:0
#define ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_6_LVL_WOFFSET                       0x0
#define ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_6_LVL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_6_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_6_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_6_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_7_LVL_SHIFT                 _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_7_LVL_FIELD                 _MK_FIELD_CONST(0x3ff, ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_7_LVL_SHIFT)
#define ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_7_LVL_RANGE                 25:16
#define ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_7_LVL_WOFFSET                       0x0
#define ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_7_LVL_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_7_LVL_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_7_LVL_SW_DEFAULT                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_E67_LVL_0_B_ECHELON_7_LVL_SW_DEFAULT_MASK                       _MK_MASK_CONST(0x0)


// Register ISP_ISP_NRTBL_B_EALL_VAL_0
#define ISP_ISP_NRTBL_B_EALL_VAL_0                      _MK_ADDR_CONST(0x1b6)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_SELWRE                       0x0
#define ISP_ISP_NRTBL_B_EALL_VAL_0_WORD_COUNT                   0x1
#define ISP_ISP_NRTBL_B_EALL_VAL_0_RESET_VAL                    _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_RESET_MASK                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_SW_DEFAULT_VAL                       _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_READ_MASK                    _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_WRITE_MASK                   _MK_MASK_CONST(0xffffffff)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_0_VAL_SHIFT                        _MK_SHIFT_CONST(0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_0_VAL_FIELD                        _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_0_VAL_SHIFT)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_0_VAL_RANGE                        3:0
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_0_VAL_WOFFSET                      0x0
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_0_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_0_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_0_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_0_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_1_VAL_SHIFT                        _MK_SHIFT_CONST(4)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_1_VAL_FIELD                        _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_1_VAL_SHIFT)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_1_VAL_RANGE                        7:4
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_1_VAL_WOFFSET                      0x0
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_1_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_1_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_1_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_1_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_2_VAL_SHIFT                        _MK_SHIFT_CONST(8)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_2_VAL_FIELD                        _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_2_VAL_SHIFT)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_2_VAL_RANGE                        11:8
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_2_VAL_WOFFSET                      0x0
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_2_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_2_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_2_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_2_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_3_VAL_SHIFT                        _MK_SHIFT_CONST(12)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_3_VAL_FIELD                        _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_3_VAL_SHIFT)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_3_VAL_RANGE                        15:12
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_3_VAL_WOFFSET                      0x0
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_3_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_3_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_3_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_3_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_4_VAL_SHIFT                        _MK_SHIFT_CONST(16)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_4_VAL_FIELD                        _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_4_VAL_SHIFT)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_4_VAL_RANGE                        19:16
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_4_VAL_WOFFSET                      0x0
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_4_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_4_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_4_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_4_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_5_VAL_SHIFT                        _MK_SHIFT_CONST(20)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_5_VAL_FIELD                        _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_5_VAL_SHIFT)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_5_VAL_RANGE                        23:20
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_5_VAL_WOFFSET                      0x0
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_5_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_5_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_5_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_5_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_6_VAL_SHIFT                        _MK_SHIFT_CONST(24)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_6_VAL_FIELD                        _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_6_VAL_SHIFT)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_6_VAL_RANGE                        27:24
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_6_VAL_WOFFSET                      0x0
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_6_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_6_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_6_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_6_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_7_VAL_SHIFT                        _MK_SHIFT_CONST(28)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_7_VAL_FIELD                        _MK_FIELD_CONST(0xf, ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_7_VAL_SHIFT)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_7_VAL_RANGE                        31:28
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_7_VAL_WOFFSET                      0x0
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_7_VAL_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_7_VAL_DEFAULT_MASK                 _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_7_VAL_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_NRTBL_B_EALL_VAL_0_B_ECHELON_7_VAL_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_ISP_MCCIF_FIFOCTRL_0
#define ISP_ISP_MCCIF_FIFOCTRL_0                        _MK_ADDR_CONST(0x1b7)
#define ISP_ISP_MCCIF_FIFOCTRL_0_SELWRE                         0x0
#define ISP_ISP_MCCIF_FIFOCTRL_0_WORD_COUNT                     0x1
#define ISP_ISP_MCCIF_FIFOCTRL_0_RESET_VAL                      _MK_MASK_CONST(0x0)
#define ISP_ISP_MCCIF_FIFOCTRL_0_RESET_MASK                     _MK_MASK_CONST(0x30003)
#define ISP_ISP_MCCIF_FIFOCTRL_0_SW_DEFAULT_VAL                         _MK_MASK_CONST(0x0)
#define ISP_ISP_MCCIF_FIFOCTRL_0_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)
#define ISP_ISP_MCCIF_FIFOCTRL_0_READ_MASK                      _MK_MASK_CONST(0x30003)
#define ISP_ISP_MCCIF_FIFOCTRL_0_WRITE_MASK                     _MK_MASK_CONST(0x30003)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_WRCL_MCLE2X_SHIFT                    _MK_SHIFT_CONST(0)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_WRCL_MCLE2X_FIELD                    _MK_FIELD_CONST(0x1, ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_WRCL_MCLE2X_SHIFT)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_WRCL_MCLE2X_RANGE                    0:0
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_WRCL_MCLE2X_WOFFSET                  0x0
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_WRCL_MCLE2X_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_WRCL_MCLE2X_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_WRCL_MCLE2X_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_WRCL_MCLE2X_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_WRCL_MCLE2X_INIT_ENUM                        DISABLE
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_WRCL_MCLE2X_DISABLE                  _MK_ENUM_CONST(0)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_WRCL_MCLE2X_ENABLE                   _MK_ENUM_CONST(1)

#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_RDMC_RDFAST_SHIFT                    _MK_SHIFT_CONST(1)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_RDMC_RDFAST_FIELD                    _MK_FIELD_CONST(0x1, ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_RDMC_RDFAST_SHIFT)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_RDMC_RDFAST_RANGE                    1:1
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_RDMC_RDFAST_WOFFSET                  0x0
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_RDMC_RDFAST_DEFAULT                  _MK_MASK_CONST(0x0)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_RDMC_RDFAST_DEFAULT_MASK                     _MK_MASK_CONST(0x1)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_RDMC_RDFAST_SW_DEFAULT                       _MK_MASK_CONST(0x0)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_RDMC_RDFAST_SW_DEFAULT_MASK                  _MK_MASK_CONST(0x0)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_RDMC_RDFAST_INIT_ENUM                        DISABLE
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_RDMC_RDFAST_DISABLE                  _MK_ENUM_CONST(0)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_MCCIF_RDMC_RDFAST_ENABLE                   _MK_ENUM_CONST(1)

#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_WCLK_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(16)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_WCLK_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, ISP_ISP_MCCIF_FIFOCTRL_0_ISP_WCLK_OVERRIDE_SHIFT)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_WCLK_OVERRIDE_RANGE                        16:16
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_WCLK_OVERRIDE_WOFFSET                      0x0
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_WCLK_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_WCLK_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_WCLK_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_WCLK_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)

#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_RCLK_OVERRIDE_SHIFT                        _MK_SHIFT_CONST(17)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_RCLK_OVERRIDE_FIELD                        _MK_FIELD_CONST(0x1, ISP_ISP_MCCIF_FIFOCTRL_0_ISP_RCLK_OVERRIDE_SHIFT)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_RCLK_OVERRIDE_RANGE                        17:17
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_RCLK_OVERRIDE_WOFFSET                      0x0
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_RCLK_OVERRIDE_DEFAULT                      _MK_MASK_CONST(0x0)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_RCLK_OVERRIDE_DEFAULT_MASK                 _MK_MASK_CONST(0x1)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_RCLK_OVERRIDE_SW_DEFAULT                   _MK_MASK_CONST(0x0)
#define ISP_ISP_MCCIF_FIFOCTRL_0_ISP_RCLK_OVERRIDE_SW_DEFAULT_MASK                      _MK_MASK_CONST(0x0)


// Register ISP_TIMEOUT_WCOAL_ISP_0
#define ISP_TIMEOUT_WCOAL_ISP_0                 _MK_ADDR_CONST(0x1b8)
#define ISP_TIMEOUT_WCOAL_ISP_0_SELWRE                  0x0
#define ISP_TIMEOUT_WCOAL_ISP_0_WORD_COUNT                      0x1
#define ISP_TIMEOUT_WCOAL_ISP_0_RESET_VAL                       _MK_MASK_CONST(0x32)
#define ISP_TIMEOUT_WCOAL_ISP_0_RESET_MASK                      _MK_MASK_CONST(0xff)
#define ISP_TIMEOUT_WCOAL_ISP_0_SW_DEFAULT_VAL                  _MK_MASK_CONST(0x0)
#define ISP_TIMEOUT_WCOAL_ISP_0_SW_DEFAULT_MASK                         _MK_MASK_CONST(0x0)
#define ISP_TIMEOUT_WCOAL_ISP_0_READ_MASK                       _MK_MASK_CONST(0xff)
#define ISP_TIMEOUT_WCOAL_ISP_0_WRITE_MASK                      _MK_MASK_CONST(0xff)
#define ISP_TIMEOUT_WCOAL_ISP_0_ISPW_WCOAL_TMVAL_SHIFT                  _MK_SHIFT_CONST(0)
#define ISP_TIMEOUT_WCOAL_ISP_0_ISPW_WCOAL_TMVAL_FIELD                  _MK_FIELD_CONST(0xff, ISP_TIMEOUT_WCOAL_ISP_0_ISPW_WCOAL_TMVAL_SHIFT)
#define ISP_TIMEOUT_WCOAL_ISP_0_ISPW_WCOAL_TMVAL_RANGE                  7:0
#define ISP_TIMEOUT_WCOAL_ISP_0_ISPW_WCOAL_TMVAL_WOFFSET                        0x0
#define ISP_TIMEOUT_WCOAL_ISP_0_ISPW_WCOAL_TMVAL_DEFAULT                        _MK_MASK_CONST(0x32)
#define ISP_TIMEOUT_WCOAL_ISP_0_ISPW_WCOAL_TMVAL_DEFAULT_MASK                   _MK_MASK_CONST(0xff)
#define ISP_TIMEOUT_WCOAL_ISP_0_ISPW_WCOAL_TMVAL_SW_DEFAULT                     _MK_MASK_CONST(0x0)
#define ISP_TIMEOUT_WCOAL_ISP_0_ISPW_WCOAL_TMVAL_SW_DEFAULT_MASK                        _MK_MASK_CONST(0x0)


//
// REGISTER LIST
//
#define LIST_ARISP_REGS(_op_) \
_op_(ISP_INCR_SYNCPT_0) \
_op_(ISP_INCR_SYNCPT_CNTRL_0) \
_op_(ISP_INCR_SYNCPT_ERROR_0) \
_op_(ISP_CONT_SYNCPT_FB_STATS_0) \
_op_(ISP_CTXSW_0) \
_op_(ISP_ISP_INT_STATUS_0) \
_op_(ISP_ISP_INT_MASK_0) \
_op_(ISP_ISP_INT_ENABLE_0) \
_op_(ISP_ISP_SIGNAL_RAISE_0) \
_op_(ISP_ISP_HP_THRESHOLD_0) \
_op_(ISP_ISP_CONTROL1_0) \
_op_(ISP_ISP_CONTROL2_0) \
_op_(ISP_ISP_COMMAND_0) \
_op_(ISP_ISP_SCAN_FRAME_0) \
_op_(ISP_ISP_TG_CONTROL_0) \
_op_(ISP_ISP_H_ACTIVE_0) \
_op_(ISP_ISP_V_ACTIVE_0) \
_op_(ISP_ISP_H_OUTPUT_0) \
_op_(ISP_ISP_V_OUTPUT_0) \
_op_(ISP_ISP_STALL_CONTROL_0) \
_op_(ISP_IN_OUT_HEIGHT_0) \
_op_(ISP_INPUT_WIDTH_0) \
_op_(ISP_INPUT_H_BLANK_0) \
_op_(ISP_INPUT_V_BLANK_0) \
_op_(ISP_INPUT_PROGRESS_0) \
_op_(ISP_OUTPUT_PROGRESS_0) \
_op_(ISP_ISP_OB_FCN_CONTROL1_0) \
_op_(ISP_ISP_OB_FCN_CONTROL2_0) \
_op_(ISP_ISP_OB_FCN_CONTROL3_0) \
_op_(ISP_ISP_OB_FCN_CONTROL4_0) \
_op_(ISP_ISP_OB_TOP_0) \
_op_(ISP_ISP_OB_BOTTOM_0) \
_op_(ISP_ISP_OB_LEFT_0) \
_op_(ISP_ISP_OB_RIGHT_0) \
_op_(ISP_ISP_COMMON_GAIN_CONTROL_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR1A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR1B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR2A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR2B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR3A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR3B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR4A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR4B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR5A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR5B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR6A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR6B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR7A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR7B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR8A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR8B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR9A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR9B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR10A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR10B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR11A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR11B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR12A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR12B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR13A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR13B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR14A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR14B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR15A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR15B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR16A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GR16B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB1A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB1B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB2A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB2B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB3A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB3B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB4A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB4B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB5A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB5B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB6A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB6B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB7A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB7B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB8A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB8B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB9A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB9B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB10A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB10B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB11A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB11B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB12A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB12B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB13A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB13B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB14A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB14B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB15A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB15B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB16A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_GB16B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R1A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R1B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R2A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R2B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R3A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R3B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R4A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R4B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R5A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R5B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R6A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R6B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R7A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R7B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R8A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R8B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R9A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R9B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R10A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R10B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R11A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R11B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R12A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R12B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R13A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R13B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R14A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R14B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R15A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R15B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R16A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_R16B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B1A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B1B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B2A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B2B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B3A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B3B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B4A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B4B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B5A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B5B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B6A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B6B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B7A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B7B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B8A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B8B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B9A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B9B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B10A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B10B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B11A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B11B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B12A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B12B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B13A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B13B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B14A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B14B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B15A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B15B_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B16A_0) \
_op_(ISP_ISP_DEKNEE_CONFIG_B16B_0) \
_op_(ISP_ISP_LS_LPATCH_WIDTH_0) \
_op_(ISP_ISP_LS_CPATCH_WIDTH_0) \
_op_(ISP_ISP_LS_TPATCH_HEIGHT_0) \
_op_(ISP_ISP_LS_MPATCH_HEIGHT_0) \
_op_(ISP_ISP_LS_LPATCH_DELTAU_MSB_0) \
_op_(ISP_ISP_LS_LPATCH_DELTAU_LSB_0) \
_op_(ISP_ISP_LS_CPATCH_DELTAU_MSB_0) \
_op_(ISP_ISP_LS_CPATCH_DELTAU_LSB_0) \
_op_(ISP_ISP_LS_RPATCH_DELTAU_MSB_0) \
_op_(ISP_ISP_LS_RPATCH_DELTAU_LSB_0) \
_op_(ISP_ISP_LS_TPATCH_DELTAV_MSB_0) \
_op_(ISP_ISP_LS_TPATCH_DELTAV_LSB_0) \
_op_(ISP_ISP_LS_MPATCH_DELTAV_MSB_0) \
_op_(ISP_ISP_LS_MPATCH_DELTAV_LSB_0) \
_op_(ISP_ISP_LS_BPATCH_DELTAV_MSB_0) \
_op_(ISP_ISP_LS_BPATCH_DELTAV_LSB_0) \
_op_(ISP_ISP_LS_CTRL_PT_OFFSET_0) \
_op_(ISP_ISP_LS_CTRL_PT_DATA_0) \
_op_(ISP_ISP_LS_CTRL_PT_BUFFER_0) \
_op_(ISP_ISP_LS_STARTU_0) \
_op_(ISP_ISP_LS_STARTV_0) \
_op_(ISP_ISP_LS_CROP_H_OFFSET_0) \
_op_(ISP_ISP_LS_CROP_V_OFFSET_0) \
_op_(ISP_ISP_WBALANCE_PROG1_0) \
_op_(ISP_ISP_WBALANCE_PROG2_0) \
_op_(ISP_ISP_WBALANCE_CONTROL1_0) \
_op_(ISP_ISP_WBALANCE_CONTROL2_0) \
_op_(ISP_ISP_WBALANCE_CONTROL3_0) \
_op_(ISP_ISP_WBALANCE_CONTROL4_0) \
_op_(ISP_ISP_WBALANCE_CONTROL5_0) \
_op_(ISP_ISP_WBALANCE_CONTROL6_0) \
_op_(ISP_ISP_ENHANCE_CONFIG1_0) \
_op_(ISP_ISP_ENHANCE_CONFIG2_0) \
_op_(ISP_ISP_ENHANCE_CONFIG3_0) \
_op_(ISP_DM_FILTER_RF1A_0) \
_op_(ISP_DM_FILTER_RF1B_0) \
_op_(ISP_DM_FILTER_RF2A_0) \
_op_(ISP_DM_FILTER_RF2B_0) \
_op_(ISP_DM_FILTER_RF3A_0) \
_op_(ISP_DM_FILTER_RF3B_0) \
_op_(ISP_DM_FILTER_RF4A_0) \
_op_(ISP_DM_FILTER_RF4B_0) \
_op_(ISP_DM_FILTER_RF5A_0) \
_op_(ISP_DM_FILTER_RF5B_0) \
_op_(ISP_DM_INTERP_RIG1A_0) \
_op_(ISP_DM_INTERP_RIG1B_0) \
_op_(ISP_DM_INTERP_RIG2A_0) \
_op_(ISP_DM_INTERP_RIG2B_0) \
_op_(ISP_DM_INTERP_RIG3A_0) \
_op_(ISP_DM_INTERP_RIG3B_0) \
_op_(ISP_DM_INTERP_RIG4A_0) \
_op_(ISP_DM_INTERP_RIG4B_0) \
_op_(ISP_DM_INTERP_RIG5A_0) \
_op_(ISP_DM_INTERP_RIG5B_0) \
_op_(ISP_DM_INTERP_RIB1A_0) \
_op_(ISP_DM_INTERP_RIB1B_0) \
_op_(ISP_DM_INTERP_RIB2A_0) \
_op_(ISP_DM_INTERP_RIB2B_0) \
_op_(ISP_DM_INTERP_RIB3A_0) \
_op_(ISP_DM_INTERP_RIB3B_0) \
_op_(ISP_DM_INTERP_RIB4A_0) \
_op_(ISP_DM_INTERP_RIB4B_0) \
_op_(ISP_DM_INTERP_RIB5A_0) \
_op_(ISP_DM_INTERP_RIB5B_0) \
_op_(ISP_DM_FILTER_GF1A_0) \
_op_(ISP_DM_FILTER_GF1B_0) \
_op_(ISP_DM_FILTER_GF2A_0) \
_op_(ISP_DM_FILTER_GF2B_0) \
_op_(ISP_DM_FILTER_GF3A_0) \
_op_(ISP_DM_FILTER_GF3B_0) \
_op_(ISP_DM_FILTER_GF4A_0) \
_op_(ISP_DM_FILTER_GF4B_0) \
_op_(ISP_DM_FILTER_GF5A_0) \
_op_(ISP_DM_FILTER_GF5B_0) \
_op_(ISP_DM_INTERP_GIR1A_0) \
_op_(ISP_DM_INTERP_GIR1B_0) \
_op_(ISP_DM_INTERP_GIR2A_0) \
_op_(ISP_DM_INTERP_GIR2B_0) \
_op_(ISP_DM_INTERP_GIR3A_0) \
_op_(ISP_DM_INTERP_GIR3B_0) \
_op_(ISP_DM_INTERP_GIR4A_0) \
_op_(ISP_DM_INTERP_GIR4B_0) \
_op_(ISP_DM_INTERP_GIR5A_0) \
_op_(ISP_DM_INTERP_GIR5B_0) \
_op_(ISP_DM_INTERP_GIB1A_0) \
_op_(ISP_DM_INTERP_GIB1B_0) \
_op_(ISP_DM_INTERP_GIB2A_0) \
_op_(ISP_DM_INTERP_GIB2B_0) \
_op_(ISP_DM_INTERP_GIB3A_0) \
_op_(ISP_DM_INTERP_GIB3B_0) \
_op_(ISP_DM_INTERP_GIB4A_0) \
_op_(ISP_DM_INTERP_GIB4B_0) \
_op_(ISP_DM_INTERP_GIB5A_0) \
_op_(ISP_DM_INTERP_GIB5B_0) \
_op_(ISP_DM_FILTER_BF1A_0) \
_op_(ISP_DM_FILTER_BF1B_0) \
_op_(ISP_DM_FILTER_BF2A_0) \
_op_(ISP_DM_FILTER_BF2B_0) \
_op_(ISP_DM_FILTER_BF3A_0) \
_op_(ISP_DM_FILTER_BF3B_0) \
_op_(ISP_DM_FILTER_BF4A_0) \
_op_(ISP_DM_FILTER_BF4B_0) \
_op_(ISP_DM_FILTER_BF5A_0) \
_op_(ISP_DM_FILTER_BF5B_0) \
_op_(ISP_DM_INTERP_BIG1A_0) \
_op_(ISP_DM_INTERP_BIG1B_0) \
_op_(ISP_DM_INTERP_BIG2A_0) \
_op_(ISP_DM_INTERP_BIG2B_0) \
_op_(ISP_DM_INTERP_BIG3A_0) \
_op_(ISP_DM_INTERP_BIG3B_0) \
_op_(ISP_DM_INTERP_BIG4A_0) \
_op_(ISP_DM_INTERP_BIG4B_0) \
_op_(ISP_DM_INTERP_BIG5A_0) \
_op_(ISP_DM_INTERP_BIG5B_0) \
_op_(ISP_DM_INTERP_BIR1A_0) \
_op_(ISP_DM_INTERP_BIR1B_0) \
_op_(ISP_DM_INTERP_BIR2A_0) \
_op_(ISP_DM_INTERP_BIR2B_0) \
_op_(ISP_DM_INTERP_BIR3A_0) \
_op_(ISP_DM_INTERP_BIR3B_0) \
_op_(ISP_DM_INTERP_BIR4A_0) \
_op_(ISP_DM_INTERP_BIR4B_0) \
_op_(ISP_DM_INTERP_BIR5A_0) \
_op_(ISP_DM_INTERP_BIR5B_0) \
_op_(ISP_DM_SCALES_0) \
_op_(ISP_ISP_CAR_CONTROL1_0) \
_op_(ISP_ISP_CAR_CONTROL2_0) \
_op_(ISP_ISP_DS_VERTICAL_0) \
_op_(ISP_ISP_DS_HORIZONTAL_0) \
_op_(ISP_ISP_DS_DEST_SIZE_0) \
_op_(ISP_ISP_PRECCTF_CTRL_0) \
_op_(ISP_ISP_PRECCTF_R_ADDR_0) \
_op_(ISP_ISP_PRECCTF_R_DATA_0) \
_op_(ISP_ISP_PRECCTF_G_ADDR_0) \
_op_(ISP_ISP_PRECCTF_G_DATA_0) \
_op_(ISP_ISP_PRECCTF_B_ADDR_0) \
_op_(ISP_ISP_PRECCTF_B_DATA_0) \
_op_(ISP_ISP_COLORCORRECT_RCONFIG1_0) \
_op_(ISP_ISP_COLORCORRECT_RCONFIG2_0) \
_op_(ISP_ISP_COLORCORRECT_GCONFIG1_0) \
_op_(ISP_ISP_COLORCORRECT_GCONFIG2_0) \
_op_(ISP_ISP_COLORCORRECT_BCONFIG1_0) \
_op_(ISP_ISP_COLORCORRECT_BCONFIG2_0) \
_op_(ISP_ISP_COLORCORRECT_RBIAS_0) \
_op_(ISP_ISP_COLORCORRECT_GBIAS_0) \
_op_(ISP_ISP_COLORCORRECT_BBIAS_0) \
_op_(ISP_ISP_GAMMA_CTRL_0) \
_op_(ISP_ISP_GAMMA_R_ADDR_0) \
_op_(ISP_ISP_GAMMA_R_DATA_0) \
_op_(ISP_ISP_GAMMA_G_ADDR_0) \
_op_(ISP_ISP_GAMMA_G_DATA_0) \
_op_(ISP_ISP_GAMMA_B_ADDR_0) \
_op_(ISP_ISP_GAMMA_B_DATA_0) \
_op_(ISP_ISP_CSC_YCONFIG1_0) \
_op_(ISP_ISP_CSC_YCONFIG2_0) \
_op_(ISP_ISP_CSC_UCONFIG_0) \
_op_(ISP_ISP_CSC_VCONFIG_0) \
_op_(ISP_ISP_CSC_RBIAS_0) \
_op_(ISP_ISP_CSC_GBIAS_0) \
_op_(ISP_ISP_CSC_BBIAS_0) \
_op_(ISP_ISP_POSTCSCTF_CTRL_0) \
_op_(ISP_ISP_POSTCSCTF_Y_ADDR_0) \
_op_(ISP_ISP_POSTCSCTF_Y_DATA_0) \
_op_(ISP_ISP_POSTCSCTF_U_ADDR_0) \
_op_(ISP_ISP_POSTCSCTF_U_DATA_0) \
_op_(ISP_ISP_POSTCSCTF_V_ADDR_0) \
_op_(ISP_ISP_POSTCSCTF_V_DATA_0) \
_op_(ISP_ISP_SOLARIZE_CONTROL1_0) \
_op_(ISP_ISP_SOLARIZE_CONTROL2_0) \
_op_(ISP_ISP_EMBOSS_CONTROL_0) \
_op_(ISP_ISP_H_M1_0) \
_op_(ISP_ISP_V_M1_0) \
_op_(ISP_ISP_H_M2_0) \
_op_(ISP_ISP_V_M2_0) \
_op_(ISP_ISP_H_M3_0) \
_op_(ISP_ISP_V_M3_0) \
_op_(ISP_ISP_H_M3_CONTROL_E1_0) \
_op_(ISP_ISP_V_M3_CONTROL_E1_0) \
_op_(ISP_ISP_SATU_M3_CONTROL_0) \
_op_(ISP_M3_MEM_START_ADDR_0) \
_op_(ISP_ISP_H_M4_0) \
_op_(ISP_ISP_V_M4_0) \
_op_(ISP_ISP_H_M4_CONTROL_0) \
_op_(ISP_ISP_V_M4_CONTROL_0) \
_op_(ISP_ISP_M4_NOISE_CONTROL_0) \
_op_(ISP_ISP_FB_STATS_CONTROL1_0) \
_op_(ISP_ISP_FB_STATS_CONTROL2_0) \
_op_(ISP_ISP_FB_STATS_CONTROL3_0) \
_op_(ISP_ISP_FB_STATS_CONTROL4_0) \
_op_(ISP_ISP_FB_STATS_CONTROL5_0) \
_op_(ISP_STATS_FB_DETECTION_SCORES_0) \
_op_(ISP_ISP_STATS_COMMAND_0) \
_op_(ISP_ISP_FB_STATS_COMMAND_0) \
_op_(ISP_OPERATION_STATUS_0) \
_op_(ISP_TIMESTAMP_0_0) \
_op_(ISP_TIMESTAMP_1_0) \
_op_(ISP_TIMESTAMP_2_0) \
_op_(ISP_TIMESTAMP_3_0) \
_op_(ISP_STATS_PEAK_VALUE1_0) \
_op_(ISP_STATS_PEAK_VALUE2_0) \
_op_(ISP_STATS_AVERAGE_VALUE1_0) \
_op_(ISP_STATS_AVERAGE_VALUE2_0) \
_op_(ISP_STATS_HIST_ADDR_0) \
_op_(ISP_STATS_HIST_R_DATA_0) \
_op_(ISP_STATS_HIST_GR_DATA_0) \
_op_(ISP_STATS_HIST_GB_DATA_0) \
_op_(ISP_STATS_HIST_B_DATA_0) \
_op_(ISP_STATS_HIST_SENSOR_MIN_0) \
_op_(ISP_STATS_HIST_PIPE_MIN_0) \
_op_(ISP_STATS_HIST_SENSOR_MAX_0) \
_op_(ISP_STATS_HIST_PIPE_MAX_0) \
_op_(ISP_H2_WINDOW_H_0) \
_op_(ISP_H2_WINDOW_V_0) \
_op_(ISP_STATS_HIST2_ADDR_0) \
_op_(ISP_STATS_HIST2_R_DATA_0) \
_op_(ISP_STATS_HIST2_GR_DATA_0) \
_op_(ISP_STATS_HIST2_GB_DATA_0) \
_op_(ISP_STATS_HIST2_B_DATA_0) \
_op_(ISP_STATS_HIST_CC_MIN_0) \
_op_(ISP_STATS_HIST_CC_MAX_0) \
_op_(ISP_STATS_AUTO_FOLWS_VALUE1_0) \
_op_(ISP_STATS_AUTO_FOLWS_VALUE2_0) \
_op_(ISP_STATS_AUTO_FOLWS_VALUE3_0) \
_op_(ISP_STATS_AUTO_FOLWS_VALUE4_0) \
_op_(ISP_STATS_AUTO_FOLWS_VALUE5_0) \
_op_(ISP_STATS_AUTO_FOLWS_VALUE6_0) \
_op_(ISP_STATS_AUTO_FOLWS_VALUE7_0) \
_op_(ISP_STATS_AUTO_FOLWS_VALUE8_0) \
_op_(ISP_STATS_AUTO_FOLWS_VALUE9_0) \
_op_(ISP_STATS_AUTO_FOLWS_LPF_VALUE1_0) \
_op_(ISP_STATS_AUTO_FOLWS_LPF_VALUE2_0) \
_op_(ISP_STATS_AUTO_FOLWS_LPF_VALUE3_0) \
_op_(ISP_STATS_AUTO_FOLWS_LPF_VALUE4_0) \
_op_(ISP_STATS_AUTO_FOLWS_LPF_VALUE5_0) \
_op_(ISP_STATS_AUTO_FOLWS_LPF_VALUE6_0) \
_op_(ISP_STATS_AUTO_FOLWS_LPF_VALUE7_0) \
_op_(ISP_STATS_AUTO_FOLWS_LPF_VALUE8_0) \
_op_(ISP_STATS_AUTO_FOLWS_LPF_VALUE9_0) \
_op_(ISP_STATS_AUTO_FOLWS_DIF_VALUE1_0) \
_op_(ISP_STATS_AUTO_FOLWS_DIF_VALUE2_0) \
_op_(ISP_STATS_AUTO_FOLWS_DIF_VALUE3_0) \
_op_(ISP_STATS_AUTO_FOLWS_DIF_VALUE4_0) \
_op_(ISP_STATS_AUTO_FOLWS_DIF_VALUE5_0) \
_op_(ISP_STATS_AUTO_FOLWS_DIF_VALUE6_0) \
_op_(ISP_STATS_AUTO_FOLWS_DIF_VALUE7_0) \
_op_(ISP_STATS_AUTO_FOLWS_DIF_VALUE8_0) \
_op_(ISP_STATS_AUTO_FOLWS_DIF_VALUE9_0) \
_op_(ISP_ISP_SPARE_SHADOW_0) \
_op_(ISP_ISP_SPARE_RAW_0) \
_op_(ISP_ISP_FORCE_SHADOW_0) \
_op_(ISP_ISP_NRTBL_CTRL_0) \
_op_(ISP_ISP_NRTBL_R_E01_LVL_0) \
_op_(ISP_ISP_NRTBL_R_E23_LVL_0) \
_op_(ISP_ISP_NRTBL_R_E45_LVL_0) \
_op_(ISP_ISP_NRTBL_R_E67_LVL_0) \
_op_(ISP_ISP_NRTBL_R_EALL_VAL_0) \
_op_(ISP_ISP_NRTBL_GR_E01_LVL_0) \
_op_(ISP_ISP_NRTBL_GR_E23_LVL_0) \
_op_(ISP_ISP_NRTBL_GR_E45_LVL_0) \
_op_(ISP_ISP_NRTBL_GR_E67_LVL_0) \
_op_(ISP_ISP_NRTBL_GR_EALL_VAL_0) \
_op_(ISP_ISP_NRTBL_GB_E01_LVL_0) \
_op_(ISP_ISP_NRTBL_GB_E23_LVL_0) \
_op_(ISP_ISP_NRTBL_GB_E45_LVL_0) \
_op_(ISP_ISP_NRTBL_GB_E67_LVL_0) \
_op_(ISP_ISP_NRTBL_GB_EALL_VAL_0) \
_op_(ISP_ISP_NRTBL_B_E01_LVL_0) \
_op_(ISP_ISP_NRTBL_B_E23_LVL_0) \
_op_(ISP_ISP_NRTBL_B_E45_LVL_0) \
_op_(ISP_ISP_NRTBL_B_E67_LVL_0) \
_op_(ISP_ISP_NRTBL_B_EALL_VAL_0) \
_op_(ISP_ISP_MCCIF_FIFOCTRL_0) \
_op_(ISP_TIMEOUT_WCOAL_ISP_0)


//
// ADDRESS SPACES
//

#define BASE_ADDRESS_ISP        0x00000000

//
// ARISP REGISTER BANKS
//

#define ISP0_FIRST_REG 0x0000 // ISP_INCR_SYNCPT_0
#define ISP0_LAST_REG 0x0002 // ISP_INCR_SYNCPT_ERROR_0
#define ISP1_FIRST_REG 0x0008 // ISP_CONT_SYNCPT_FB_STATS_0
#define ISP1_LAST_REG 0x01b8 // ISP_TIMEOUT_WCOAL_ISP_0

// To satisfy various compilers and platforms,
// we let users control the types and syntax of certain constants, using macros.
#ifndef _MK_SHIFT_CONST
  #define _MK_SHIFT_CONST(_constant_) _constant_
#endif
#ifndef _MK_MASK_CONST
  #define _MK_MASK_CONST(_constant_) _constant_
#endif
#ifndef _MK_ENUM_CONST
  #define _MK_ENUM_CONST(_constant_) (_constant_ ## UL)
#endif
#ifndef _MK_ADDR_CONST
  #define _MK_ADDR_CONST(_constant_) _constant_
#endif
#ifndef _MK_FIELD_CONST
  #define _MK_FIELD_CONST(_mask_, _shift_) (_MK_MASK_CONST(_mask_) << _MK_SHIFT_CONST(_shift_))
#endif

#endif // ifndef ___ARISP_H_INC_
