# This file is part of the ParaNut project.
# 
#  Copyright (C) 2019-2020 Alexander Bahle <alexander.bahle@hs-augsburg.de>
#     Hochschule Augsburg, University of Applied Sciencess
# 
# Description:
#    This file contains the global configuration options for the ParaNut.
# 
# Redistribution and use in source and binary forms, with or without modification, 
# are permitted provided that the following conditions are met:
# 
# 1. Redistributions of source code must retain the above copyright notice, this 
#    list of conditions and the following disclaimer.
# 
# 2. Redistributions in binary form must reproduce the above copyright notice,
#    this list of conditions and the following disclaimer in the documentation and/or
#    other materials provided with the distribution.
#
# THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND 
# ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
# WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE 
# DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR
# ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES 
# (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; 
# LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON 
# ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT 
# (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS 
# SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.


## Do not edit
KB = 1024
MB = 1024*1024

# **************** SystemC Simulation options ***********************
# Simulation Clock Speed in Hz
CFG_NUT_SIM_CLK_SPEED		?=  25000000 	

# Simulation Memory Address
CFG_NUT_SIM_MEM_ADDR		?=  0x10000000 	

# **************** General options ***********************
# Overall number of cores
CFG_NUT_CPU_CORES_LD 		?=  1

CFG_NUT_CPU_MODE1_CORES		?= 	0

# Memory size (needs (8*MB) recommended for simulation, otherwise needs to match the memory size of the used board)
CFG_NUT_MEM_SIZE 			?= 	(256 * MB)

# Number of external interrupt lines (needs to be >= 1) 
CFG_NUT_EX_INT 				?=	2

# **************** EXU ***********************
# RISC-V ISA Extensions
# 0 - extension disabled
# 1 - extension enabled
CFG_EXU_M_EXTENSION 		?= 	1
CFG_EXU_A_EXTENSION 		?= 	1

# Performance counter options
# PERFCOUNT_ENABLE  -  0 no performance counters are used (reads to counter CSRs are fixed to 0)
#                      1 64bit cycle counter is added
# PERFCOUNTER_BITS  -  min 33 up to 64 bit supported
# PERFCOUNTERS_LD   -  3 is the only supported value for now (see exu.cpp for implemented counters)
CFG_EXU_PERFCOUNT_ENABLE 	?= 	1
CFG_EXU_PERFCOUNTER_BITS 	?= 	40
CFG_EXU_PERFCOUNTERS_LD		?= 	3


# ********************* MemU *****************************
# Number of cache banks (ld)
# a cache line has a size of CFG_MEMU_CACHE_BANKS words
CFG_MEMU_CACHE_BANKS_LD 	?= 	4

# Number of cache sets (ld)
CFG_MEMU_CACHE_SETS_LD 		?= 	9

# Number of cache ways (ld)
# associativity; supported values are 0..2, corresponding to 1/2/4-way set-associativity
CFG_MEMU_CACHE_WAYS_LD 		?= 	2 

# Cache replacement method
# 0 - random replacement
# 1 - LRU replacement
CFG_MEMU_CACHE_REPLACE_LRU 	?=	1

# Arbiter Method
# > 0: round-robin arbitration, switches every (1 << ARBITER_METHOD) clocks
# < 0: pseudo-random arbitration (LFSR-based)
CFG_MEMU_ARBITER_METHOD 	?= 7  

# Busif Data Width
# 64 - 64 Bit data width
# 32 - 32 Bit data width
CFG_MEMU_BUSIF_WIDTH 		?= 32

# ********************* Ifu *****************************
# IFU buffer size (ld)
CFG_IFU_IBUF_SIZE_LD		?= 	2


# ********************* Lsu *****************************
# LSU write buffer size (ld)
CFG_LSU_WBUF_SIZE_LD		?=	2
