// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1467\sampleModel1467_3_sub\Mysubsystem_1.v
// Created: 2024-08-12 07:30:39
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_1
// Source Path: sampleModel1467_3_sub/Subsystem/Mysubsystem_1
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_1
          (clk,
           reset,
           enb,
           In1,
           Out1);


  input   clk;
  input   reset;
  input   enb;
  input   [7:0] In1;  // uint8
  output  [15:0] Out1;  // uint16


  wire [15:0] cfblk153_out1;  // uint16
  wire [31:0] cfblk10_add_temp;  // ufix32
  wire [31:0] cfblk10_1;  // ufix32
  wire [31:0] cfblk10_2;  // ufix32
  wire [15:0] cfblk10_out1;  // uint16


  cfblk153 u_cfblk153 (.clk(clk),
                       .reset(reset),
                       .enb(enb),
                       .y(cfblk153_out1)  // uint16
                       );

  assign cfblk10_1 = {16'b0, cfblk153_out1};
  assign cfblk10_2 = {24'b0, In1};
  assign cfblk10_add_temp = cfblk10_1 + cfblk10_2;
  assign cfblk10_out1 = cfblk10_add_temp[15:0];



  assign Out1 = cfblk10_out1;

endmodule  // Mysubsystem_1

