(_comment "Generated by Fabric Compiler (version 2022.1 <build 99559>) at Thu Jun 22 17:19:10 2023")
(_version "1.0.8")
(_model "(Logos/PGL50H/FBG484/-6)")
("Power Settings"
    (Item  title="Settings"
        (Table title="Device Settings"
            (Rows count=1
                (Row family("Logos") device("PGL50H") package("FBG484") speedgrade("-6") tempgrade("Industrial") process("Typical") model("Production") )
            )
        )
        (Table title="Environment"
            (Rows count=1
                (Row custom_junction(false) ambient(25) junction(53.4936) theta_ja(16.7) custom_ja(false) ariflow("Still") heatsink("None") theta_sa(0) board_thermal("Normal") )
            )
        )
        (Table title="Power Rail"
            (Rows count=1
                (Row vcc(1.2) vccio33(3.3) vccio25(2.5) vccio18(1.8) vccio15(1.5) vccio12(1.2) vcc33a(3.3) vcca_lane(1.2) vcca_pll0(1.2) vcca_pll1(1.2) )
            )
        )
        (Table title="Default Activity Rate"
            (Rows count=1
                (Row output_pf(5) clk_freq(100) togg(0.125) prob(0.125) io_togg(0.125) io_prob(0.5) ram_togg(0.125) ram_prob(1) dsp_togg(0.125) dsp_prob(1) hsst_togg(0.125) hsst_prob(0.5) )
            )
        )
    )
)
("Power Summary"
    (Item  title="Summary"
        (Table title="Power Summary"
            (Rows count=1
                (Row total_on_chip_power(1.70721) static_power(0.405881) external_power(0) junction_temp(53.4936) thermal_margin(46.5064) power_margin(2.78481) )
            )
        )
        (Table title="Logic Device Summary"
            (Rows count=9
                (Row cell("Clock") power(0.0345945) percent(0.0202638) )
                (Row cell("CLM") power(0.0463707) percent(0.0271617) )
                (Row cell("IO") power(0.788901) percent(0.4621) )
                (Row cell("DRM") power(0.0736266) percent(0.0431269) )
                (Row cell("APM") power(0.00276365) percent(0.00161881) )
                (Row cell("PLL") power(0.0268499) percent(0.0157273) )
                (Row cell("HSST") power(0.237046) percent(0.13885) )
                (Row cell("PCIE") power(0.0114363) percent(0.0066988) )
                (Row cell("Net") power(0.0797394) percent(0.0467075) )
            )
        )
        (Table title="Power Rail Summary"
            (Rows count=10
                (Row power_rail("vcc") voltage(1.2) current(0.502102) external_current(0) rail_power(0.602522) )
                (Row power_rail("vccio33") voltage(3.3) current(0.0523433) external_current(0) rail_power(0.172733) )
                (Row power_rail("vccio25") voltage(2.5) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vccio18") voltage(1.8) current(0) external_current(0) rail_power(0) )
                (Row power_rail("vccio15") voltage(1.5) current(0.231368) external_current(0) rail_power(0.347053) )
                (Row power_rail("vccio12") voltage(1.2) current(0.0076293) external_current(0) rail_power(0.00915516) )
                (Row power_rail("vcc33a") voltage(3.3) current(0.0914705) external_current(0) rail_power(0.301853) )
                (Row power_rail("vcca_lane") voltage(1.2) current(0.173635) external_current(0) rail_power(0.208362) )
                (Row power_rail("vcca_pll0") voltage(1.2) current(0.0501242) external_current(0) rail_power(0.060149) )
                (Row power_rail("vcca_pll1") voltage(1.2) current(0.00448579) external_current(0) rail_power(0.00538295) )
            )
        )
    )
)
("Power Logics"
    (Item title="Clock"
        (Table title="Clock"
            (Rows count=17
                (Row name("ntR2860") freq(67.5) type("Global") fanout(1) clock_buf(1) vcc_power(0.000326628) )
                (Row name("ntclkbufg_0") freq(50) type("Global") fanout(111) clock_buf(1) vcc_power(0.00184188) )
                (Row name("ntclkbufg_1") freq(50) type("Global") fanout(219) clock_buf(1) vcc_power(0.00180272) )
                (Row name("ntclkbufg_2") freq(100) type("Global") fanout(5300) clock_buf(1) vcc_power(0.0204587) )
                (Row name("ntclkbufg_3") freq(42.0168) type("Global") fanout(938) clock_buf(1) vcc_power(0.00389473) )
                (Row name("ntclkbufg_4") freq(1) type("Global") fanout(887) clock_buf(1) vcc_power(0.000129412) )
                (Row name("ntclkbufg_5") freq(10) type("Global") fanout(239) clock_buf(1) vcc_power(0.000359812) )
                (Row name("ntclkbufg_6") freq(67.5) type("Global") fanout(83) clock_buf(1) vcc_power(0.00261091) )
                (Row name("ntclkbufg_7") freq(84.0336) type("Global") fanout(41) clock_buf(1) vcc_power(0.00102831) )
                (Row name("ntclkbufg_8") freq(24.7396) type("Global") fanout(7) clock_buf(1) vcc_power(0.000121067) )
                (Row name("u_DDR3_50H/ioclk_gate_clk") freq(100) type("Global") fanout(1) clock_buf(1) vcc_power(0.000482002) )
                (Row name("u_DDR3_50H/pll_clkin") freq(50) type("Global") fanout(68) clock_buf(1) vcc_power(0.00132942) )
                (Row name("cmos2_8_16bit/pclk_IOCLKBUF") freq(84.0336) type("I/O") fanout(1) clock_buf(1) vcc_power(1.10089e-05) )
                (Row name("ntclkgate_0") freq(100) type("I/O") fanout(1) clock_buf(1) vcc_power(1.30987e-05) )
                (Row name("u_DDR3_50H/ioclk [0]") freq(400) type("I/O") fanout(11) clock_buf(1) vcc_power(5.92869e-05) )
                (Row name("u_DDR3_50H/ioclk [1]") freq(400) type("I/O") fanout(28) clock_buf(1) vcc_power(7.31121e-05) )
                (Row name("u_DDR3_50H/ioclk [2]") freq(400) type("I/O") fanout(2) clock_buf(1) vcc_power(5.23743e-05) )
            )
        )
    )
    (Item title="CLM"
        (Table title="CLM"
            (Rows count=1
                (Row name("") clock(84.8835) logic_num(8635) rams_num(0) FF_num(8298) toggle(0.115642) rout_comp(1.61262) signal_rate(9.81129) vcc_power(4.04843e-06) )
            )
        )
    )
    (Item title="IO"
        (Table title="IO"
            (Rows count=151
                (Row name("nt_mem_dm[2]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[31]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[3]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[19]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[5]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_iic_sda") io_standard("LVCMOS33 4mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(5.39689e-05) vcc33a_power(3.16192e-05) onchip_vccio(0.00439454) offchip_vccio(0) )
                (Row name("g_in[7]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_dq[30]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("pix_clk_1080p") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(67.5) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(8.4375) vcc_power(2.77456e-05) vcc33a_power(2.76772e-05) onchip_vccio(0.00411398) offchip_vccio(0) )
                (Row name("g_in[0]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_out[1]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[29]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[2]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("r_out[6]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[16]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[0]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[24]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.117647) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.7647) vcc_power(0.0016852) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_ba[1]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0583333) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(5.83333) vcc_power(0.000570516) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[13]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[23]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dqs[1]") io_standard("HSTL15D_I 8mA") io_direction("INOUT") io_num(2) clock_io(400) toggle(0.09375) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(37.5) vcc_power(0.00254287) vcc33a_power(0.00872007) onchip_vccio(0.0171384) offchip_vccio(0) )
                (Row name("nt_mem_dq[14]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_iic_tx_sda") io_standard("LVCMOS33 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(5.39689e-05) vcc33a_power(3.19282e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[11]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("r_in[2]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.148438) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(14.8438) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_in[4]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.148438) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(14.8438) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_out[4]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("g_out[0]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[21]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dqs[3]") io_standard("HSTL15D_I 8mA") io_direction("INOUT") io_num(2) clock_io(400) toggle(0.09375) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(37.5) vcc_power(0.00254287) vcc33a_power(0.00872007) onchip_vccio(0.0171384) offchip_vccio(0) )
                (Row name("nt_mem_dq[28]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_cmos2_sda") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("g_out[1]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("b_in[0]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_out[2]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("mem_cke") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("r_in[0]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.116667) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.6667) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("mem_ras_n") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0666667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(6.66667) vcc_power(0.000571478) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("b_out[6]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("b_out[2]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_in[6]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("b_in[2]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_dqs[0]") io_standard("HSTL15D_I 8mA") io_direction("INOUT") io_num(2) clock_io(400) toggle(0.09375) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(37.5) vcc_power(0.00254287) vcc33a_power(0.00872007) onchip_vccio(0.0171384) offchip_vccio(0) )
                (Row name("cmos1_reset") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("hdmi_int_led") io_standard("LVCMOS12 2mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(9.072e-06) vcc33a_power(6.36715e-05) onchip_vccio(0.00183103) offchip_vccio(0) )
                (Row name("cmos_init_done[1]") io_standard("LVCMOS12 2mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(9.072e-06) vcc33a_power(6.36715e-05) onchip_vccio(0.00183103) offchip_vccio(0) )
                (Row name("g_out[5]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_in[4]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("b_in[6]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("pixclk_in") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(1) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(0.3125) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_a[10]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[25]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[7]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[15]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.117647) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.7647) vcc_power(0.0016852) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[9]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[22]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("cmos1_scl") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_in[3]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_cmos1_sda") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[4]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[27]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[17]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.117647) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.7647) vcc_power(0.0016852) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[10]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("g_in[1]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.148438) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(14.8438) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_dq[12]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[26]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[20]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("mem_we_n") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0666667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(6.66667) vcc_power(0.000571478) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("b_in[4]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_dq[8]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("de_in") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.148438) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(14.8438) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_dm[0]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("ddr_init_done") io_standard("LVCMOS12 2mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(9.072e-06) vcc33a_power(6.36715e-05) onchip_vccio(0.00183103) offchip_vccio(0) )
                (Row name("nt_mem_dm[1]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("mem_odt") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_ba[0]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0583333) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(5.83333) vcc_power(0.000570516) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("b_out[4]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("g_out[7]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("cmos2_data[6]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos_init_done[0]") io_standard("LVCMOS12 2mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(9.072e-06) vcc33a_power(6.36715e-05) onchip_vccio(0.00183103) offchip_vccio(0) )
                (Row name("r_out[3]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("heart_beat_led") io_standard("LVCMOS12 2mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(9.072e-06) vcc33a_power(6.36715e-05) onchip_vccio(0.00183103) offchip_vccio(0) )
                (Row name("nt_mem_dq[1]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("mem_cas_n") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0666667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(6.66667) vcc_power(0.000571478) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[7]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dqs[2]") io_standard("HSTL15D_I 8mA") io_direction("INOUT") io_num(2) clock_io(400) toggle(0.09375) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(37.5) vcc_power(0.00254287) vcc33a_power(0.00872007) onchip_vccio(0.0171384) offchip_vccio(0) )
                (Row name("nt_mem_dq[18]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("rstn_out") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_a[8]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("cmos2_pclk") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.116667) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(11.6667) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("nt_mem_dm[3]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[13]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("g_out[2]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_a[4]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("mem_ck") io_standard("HSTL15D_I 8mA") io_direction("OUTPUT") io_num(2) clock_io(100) toggle(0.0583333) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(5.83333) vcc_power(0.00115865) vcc33a_power(0.000972103) onchip_vccio(0.0171384) offchip_vccio(0) )
                (Row name("nt_mem_a[6]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_ba[2]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0583333) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(5.83333) vcc_power(0.000570516) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[0]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[9]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[11]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[2]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[12]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[14]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[5]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("cmos2_reset") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("nt_mem_dq[6]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_a[1]") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0916667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(9.16667) vcc_power(0.000574366) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("nt_mem_dq[3]") io_standard("HSTL15_I 8mA") io_direction("INOUT") io_num(1) clock_io(100) toggle(0.125) data_rate("MDDRX8") iodelay("YES") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(0.0017127) vcc33a_power(0.00411701) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("cmos2_vsync") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.148438) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(14.8438) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_out[3]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("cmos2_data[3]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("mem_rst_n") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(8.80753e-06) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("iic_scl") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("mem_cs_n") io_standard("HSTL15_I 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.0666667) data_rate("MDDRX8") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(6.66667) vcc_power(0.000571478) vcc33a_power(0.000243026) onchip_vccio(0.0042846) offchip_vccio(0) )
                (Row name("b_out[0]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_out[7]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("de_out") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("b_out[3]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_out[0]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("b_out[5]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("iic_tx_scl") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("cmos2_scl") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_out[5]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("g_out[6]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("g_out[4]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("r_in[5]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("vs_in") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("b_in[3]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("b_in[5]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("b_in[7]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_in[3]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_in[5]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_in[6]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("perst_n") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("g_in[2]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos2_data[2]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("b_out[1]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("b_out[7]") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("hs_out") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("vs_out") io_standard("LVCMOS33 8mA") io_direction("OUTPUT") io_num(1) clock_io(100) toggle(0.125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(12.5) vcc_power(4.11046e-05) vcc33a_power(3.12104e-05) onchip_vccio(0.0044385) offchip_vccio(0) )
                (Row name("cmos2_data[4]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("sys_clk") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(50) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(15.625) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos2_data[1]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos2_data[5]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos2_href") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("button_rst_n") io_standard("LVCMOS15 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos2_data[7]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("cmos2_data[0]") io_standard("LVCMOS12 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_in[1]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("b_in[1]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
                (Row name("r_in[7]") io_standard("LVCMOS33 (input)") io_direction("INPUT") io_num(1) clock_io(100) toggle(0.3125) data_rate("SDR") iodelay("NO") output_load(5) input_term("OFF") terminate_type("None") rdiff_ohs(50) rs_ohs(5) signal_rate(31.25) vcc_power(0) vcc33a_power(0) onchip_vccio(0) offchip_vccio(0) )
            )
        )
    )
    (Item title="DRM"
        (Table title="DRM"
            (Rows count=97
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[2].DP_ram_inst/ram_1/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(1) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0699405) size("18K") vcc_power(1.81891e-05) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[2].DP_ram_inst/ram_2/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(42.0168) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.93868) size("18K") vcc_power(0.000541975) )
                (Row name("fram_buf/ov5640_scaler/drm_fifo24to24_scaler_in/U_ipml_fifo_drm_fifo24to24/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0787037) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.30688) size("18K") vcc_power(0.000301148) )
                (Row name("fram_buf/ov5640_scaler/drm_fifo24to24_scaler_in/U_ipml_fifo_drm_fifo24to24/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0787037) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.30688) size("18K") vcc_power(0.000301148) )
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0889423) clock_a(50) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.44712) size("18K") vcc_power(0.000458419) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[1].DP_ram_inst/ram_1/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(42.0168) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.93868) size("18K") vcc_power(0.000541975) )
                (Row name("fram_buf/ov5640_scaler/drm_fifo24to24_scaler_in/U_ipml_fifo_drm_fifo24to24/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0787037) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.30688) size("18K") vcc_power(0.000301148) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[2].DP_ram_inst/ram_0/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(1) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0699405) size("18K") vcc_power(1.81891e-05) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[0].DP_ram_inst/ram_1/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(42.0168) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.93868) size("18K") vcc_power(0.000541975) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.79307) size("9K") vcc_power(0.00190022) )
                (Row name("fram_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.100694) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(67.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(8.43316) size("18K") vcc_power(0.000532717) )
                (Row name("fram_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.100694) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(67.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(8.43316) size("18K") vcc_power(0.000532717) )
                (Row name("fram_buf/ov5640_scaler/drm_fifo24to24_scaler_in/U_ipml_fifo_drm_fifo24to24/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0787037) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.30688) size("18K") vcc_power(0.000301148) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.79307) size("9K") vcc_power(0.00190022) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[3].DP_ram_inst/ram_0/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(42.0168) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.93868) size("18K") vcc_power(0.000541975) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[2].DP_ram_inst/ram_0/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(42.0168) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.93868) size("18K") vcc_power(0.000541975) )
                (Row name("ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm") drm_num(1) mode("SDP") toggle(0.0482955) clock_a(10) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(10) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.482955) size("9K") vcc_power(0.000152219) )
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0456731) clock_a(50) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.28365) size("18K") vcc_power(0.000458419) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.40875) size("9K") vcc_power(0.00143767) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.40875) size("9K") vcc_power(0.00143767) )
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0282258) clock_a(50) bit_width_a(18) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(18) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.41129) size("18K") vcc_power(0.000629588) )
                (Row name("fram_buf/ov5640_scaler/drm_fifo24to24_scaler_in/U_ipml_fifo_drm_fifo24to24/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0787037) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.30688) size("18K") vcc_power(0.000301148) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[3].DP_ram_inst/ram_1/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(1) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0699405) size("18K") vcc_power(1.81891e-05) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[2].DP_ram_inst/ram_1/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(42.0168) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.93868) size("18K") vcc_power(0.000541975) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[1].DP_ram_inst/ram_1/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(1) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0699405) size("18K") vcc_power(1.81891e-05) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[1].DP_ram_inst/ram_0/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(42.0168) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.93868) size("18K") vcc_power(0.000541975) )
                (Row name("fram_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.100694) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(67.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(8.43316) size("18K") vcc_power(0.000532717) )
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0245536) clock_a(50) bit_width_a(9) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(9) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.22768) size("18K") vcc_power(0.00032895) )
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0245536) clock_a(50) bit_width_a(9) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(9) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.22768) size("18K") vcc_power(0.00032895) )
                (Row name("fram_buf/hdmi_scaler/drm_fifo24to24_scaler_in/U_ipml_fifo_drm_fifo24to24/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0787037) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0787037) size("18K") vcc_power(7.75175e-06) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[0].DP_ram_inst/ram_0/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(42.0168) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.93868) size("18K") vcc_power(0.000541975) )
                (Row name("fram_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.100694) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(67.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(8.43316) size("18K") vcc_power(0.000532717) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[1].DP_ram_inst/ram_0/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(1) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0699405) size("18K") vcc_power(1.81891e-05) )
                (Row name("fram_buf/ov5640_scaler/drm_fifo24to24_scaler_in/U_ipml_fifo_drm_fifo24to24/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0787037) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.30688) size("18K") vcc_power(0.000301148) )
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0367647) clock_a(50) bit_width_a(18) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(18) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.83824) size("18K") vcc_power(0.000631016) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[1].DP_ram_inst/ram_2/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(42.0168) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.93868) size("18K") vcc_power(0.000541975) )
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0853365) clock_a(50) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.26683) size("18K") vcc_power(0.000458419) )
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie_cfg_init/init_rom_1_reg_10_concat_4/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0612745) clock_a(50) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.06373) size("9K") vcc_power(8.985e-05) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[0].DP_ram_inst/ram_2/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(42.0168) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.93868) size("18K") vcc_power(0.000541975) )
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0367647) clock_a(50) bit_width_a(18) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(18) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.83824) size("18K") vcc_power(0.000631016) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.40875) size("9K") vcc_power(0.00143767) )
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0245536) clock_a(50) bit_width_a(9) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(9) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.22768) size("18K") vcc_power(0.00032895) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.40875) size("9K") vcc_power(0.00143767) )
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0168269) clock_a(50) bit_width_a(9) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(9) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.841346) size("18K") vcc_power(0.000326312) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[3].DP_ram_inst/ram_2/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(42.0168) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.93868) size("18K") vcc_power(0.000541975) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[3].DP_ram_inst/ram_1/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(42.0168) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(42.0168) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.93868) size("18K") vcc_power(0.000541975) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[1].DP_ram_inst/ram_2/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(1) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0699405) size("18K") vcc_power(1.81891e-05) )
                (Row name("fram_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.100694) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(67.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(8.43316) size("18K") vcc_power(0.000532717) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[3].DP_ram_inst/ram_2/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(1) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0699405) size("18K") vcc_power(1.81891e-05) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[0].DP_ram_inst/ram_0/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(1) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0699405) size("18K") vcc_power(1.81891e-05) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[3].DP_ram_inst/ram_0/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(1) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0699405) size("18K") vcc_power(1.81891e-05) )
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0245536) clock_a(50) bit_width_a(9) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(9) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.22768) size("18K") vcc_power(0.00032895) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.79307) size("9K") vcc_power(0.00190022) )
                (Row name("coms1_reg_config/reg_data/iGopDrm") drm_num(1) mode("SDP") toggle(0.0597826) clock_a(24.7396) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(24.7396) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.479) size("18K") vcc_power(2.91482e-05) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.79307) size("9K") vcc_power(0.00190022) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.40875) size("9K") vcc_power(0.00143767) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.40875) size("9K") vcc_power(0.00143767) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.40875) size("9K") vcc_power(0.00143767) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.40875) size("9K") vcc_power(0.00143767) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.40875) size("9K") vcc_power(0.00143767) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.40875) size("9K") vcc_power(0.00143767) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.79307) size("9K") vcc_power(0.00190022) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.79307) size("9K") vcc_power(0.00190022) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.79307) size("9K") vcc_power(0.00190022) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.79307) size("9K") vcc_power(0.00190022) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.40875) size("9K") vcc_power(0.00143767) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.79307) size("9K") vcc_power(0.00190022) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.79307) size("9K") vcc_power(0.00190022) )
                (Row name("coms2_reg_config/reg_data/iGopDrm") drm_num(1) mode("SDP") toggle(0.0597826) clock_a(24.7396) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(24.7396) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.479) size("18K") vcc_power(2.91482e-05) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.40875) size("9K") vcc_power(0.00143767) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.40875) size("9K") vcc_power(0.00143767) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.40875) size("9K") vcc_power(0.00143767) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.79307) size("9K") vcc_power(0.00190022) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[7].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.79307) size("9K") vcc_power(0.00190022) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.40875) size("9K") vcc_power(0.00143767) )
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0245536) clock_a(50) bit_width_a(9) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(9) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.22768) size("18K") vcc_power(0.00032895) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[2].DP_ram_inst/ram_2/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(1) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0699405) size("18K") vcc_power(1.81891e-05) )
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0245536) clock_a(50) bit_width_a(9) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(9) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.22768) size("18K") vcc_power(0.00032895) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.79307) size("9K") vcc_power(0.00190022) )
                (Row name("fram_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.100694) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(67.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(8.43316) size("18K") vcc_power(0.000532717) )
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvhdr_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvh_ram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0408163) clock_a(50) bit_width_a(36) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(36) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(2.04082) size("18K") vcc_power(0.000457357) )
                (Row name("fram_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.100694) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(67.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(8.43316) size("18K") vcc_power(0.000532717) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_2/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.79307) size("9K") vcc_power(0.00190022) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[0].DP_ram_inst/ram_1/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(1) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0699405) size("18K") vcc_power(1.81891e-05) )
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exrcvdata_rams/U_ipml_sdpram_ipsl_pcie_ext_rcvd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0367647) clock_a(50) bit_width_a(18) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(18) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.83824) size("18K") vcc_power(0.000631016) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_1/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(3.40875) size("9K") vcc_power(0.00143767) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/u_buff_ctrl/ramDual[0].DP_ram_inst/ram_2/iGopDrm") drm_num(1) mode("TDP") toggle(0.0699405) clock_a(1) bit_width_a(8) write_mode_a("TW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(8) write_mode_b("TW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0699405) size("18K") vcc_power(1.81891e-05) )
                (Row name("fram_buf/hdmi_scaler/drm_fifo24to24_scaler_in/U_ipml_fifo_drm_fifo24to24/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0787037) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0787037) size("18K") vcc_power(7.75175e-06) )
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie_iip_exretry_rams/U_ipml_spram_ipsl_pcie_retryd_ram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("TDP") toggle(0.0245536) clock_a(50) bit_width_a(9) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(50) bit_width_b(9) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(1.22768) size("18K") vcc_power(0.00032895) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.79307) size("9K") vcc_power(0.00190022) )
                (Row name("fram_buf/wr_hdmi_buf/hdmi_wr_fram_buf_3/U_ipml_sdpram_wr_fram_buf/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM9K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.0675) clock_a(42.0168) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(100) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(4.79307) size("9K") vcc_power(0.00190022) )
                (Row name("fram_buf/rd_buf/rd_fram_buf/U_ipml_sdpram_rd_fram_buf/ADDR_LOOP[0].DATA_LOOP[6].U_GTP_DRM18K/iGopDrm_inv") drm_num(1) mode("SDP") toggle(0.100694) clock_a(100) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(67.5) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(8.43316) size("18K") vcc_power(0.000532717) )
                (Row name("fram_buf/hdmi_scaler/drm_fifo24to24_scaler_in/U_ipml_fifo_drm_fifo24to24/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[2].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0787037) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0787037) size("18K") vcc_power(7.75175e-06) )
                (Row name("ms72xx_ctl/ms7200_ctl/N1219_1_concat_3/iGopDrm") drm_num(1) mode("SDP") toggle(0.0539773) clock_a(10) bit_width_a(32) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(10) bit_width_b(32) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.539773) size("18K") vcc_power(9.86358e-05) )
                (Row name("fram_buf/hdmi_scaler/drm_fifo24to24_scaler_in/U_ipml_fifo_drm_fifo24to24/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[3].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0787037) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0787037) size("18K") vcc_power(7.75175e-06) )
                (Row name("fram_buf/hdmi_scaler/drm_fifo24to24_scaler_in/U_ipml_fifo_drm_fifo24to24/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[4].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0787037) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0787037) size("18K") vcc_power(7.75175e-06) )
                (Row name("fram_buf/hdmi_scaler/drm_fifo24to24_scaler_in/U_ipml_fifo_drm_fifo24to24/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[5].U_GTP_DRM18K/iGopDrm") drm_num(1) mode("TDP") toggle(0.0787037) clock_a(1) bit_width_a(4) write_mode_a("NW") en_rate_a(1) w_rate_a(0.5) clock_b(1) bit_width_b(4) write_mode_b("NW") en_rate_b(1) w_rate_b(0.5) signal_rate(0.0787037) size("18K") vcc_power(7.75175e-06) )
            )
        )
    )
    (Item title="APM"
        (Table title="APM"
            (Rows count=26
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/genblk2.VER_ScaleAmount_mult_18x18/u_ipml_mult_mult_18x18_logos/mult_0/gopapm") apm_num(1) clock(1) toggle(0.0277778) mult("YES") pre_add("NO") mult_type("MULT18") post_add("YES") signal_rate(0.0277778) vcc_power(1.70165e-05) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/genblk3.mult_9x9_coeff11/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(42.0168) toggle(0.0494186) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(2.07641) vcc_power(0) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/N586/gopapm") apm_num(1) clock(1) toggle(0.0277778) mult("YES") pre_add("NO") mult_type("MULT18") post_add("YES") signal_rate(0.0277778) vcc_power(2.50586e-05) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/mult_sum[0].genblk1.mult_9x9_data00/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(42.0168) toggle(0.0523256) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(2.19855) vcc_power(0) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/mult_sum[1].genblk1.mult_9x9_data11/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(42.0168) toggle(0.0523256) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(2.19855) vcc_power(0) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/genblk3.mult_9x9_coeff10/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(42.0168) toggle(0.0523256) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(2.19855) vcc_power(0) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/genblk3.mult_9x9_coeff11/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(1) toggle(0.0494186) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(0.0494186) vcc_power(0) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/mult_sum[1].genblk1.mult_9x9_data11/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(1) toggle(0.0523256) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(0.0523256) vcc_power(0) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/genblk2.VER_ScaleAmount_mult_18x18/u_ipml_mult_mult_18x18_logos/mult_0/gopapm") apm_num(1) clock(42.0168) toggle(0.0277778) mult("YES") pre_add("NO") mult_type("MULT18") post_add("YES") signal_rate(1.16713) vcc_power(0.000898837) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/mult_sum[2].genblk1.mult_9x9_data11/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(42.0168) toggle(0.0523256) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(2.19855) vcc_power(0) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/genblk1.HOR_ScaleAmount_mult_18x18/u_ipml_mult_mult_18x18_logos/mult_0/gopapm") apm_num(1) clock(1) toggle(0.0277778) mult("YES") pre_add("NO") mult_type("MULT18") post_add("YES") signal_rate(0.0277778) vcc_power(2.50586e-05) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/mult_sum[1].genblk1.mult_9x9_data01/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(42.0168) toggle(0.0523256) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(2.19855) vcc_power(0) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/mult_sum[2].genblk1.mult_9x9_data01/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(1) toggle(0.0523256) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(0.0523256) vcc_power(0) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/mult_sum[1].genblk1.mult_9x9_data10/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(1) toggle(0.0523256) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(0.0523256) vcc_power(0) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/genblk3.mult_9x9_coeff00/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(1) toggle(0.0552326) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(0.0552326) vcc_power(0) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/mult_sum[0].genblk1.mult_9x9_data11/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(1) toggle(0.0523256) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(0.0523256) vcc_power(0) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/mult_sum[0].genblk1.mult_9x9_data11/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(42.0168) toggle(0.0523256) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(2.19855) vcc_power(0) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/N586/gopapm") apm_num(1) clock(42.0168) toggle(0.0277778) mult("YES") pre_add("NO") mult_type("MULT18") post_add("YES") signal_rate(1.16713) vcc_power(0.000898837) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/mult_sum[0].genblk1.mult_9x9_data01/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(1) toggle(0.0523256) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(0.0523256) vcc_power(0) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/genblk1.HOR_ScaleAmount_mult_18x18/u_ipml_mult_mult_18x18_logos/mult_0/gopapm") apm_num(1) clock(42.0168) toggle(0.0277778) mult("YES") pre_add("NO") mult_type("MULT18") post_add("YES") signal_rate(1.16713) vcc_power(0.000898837) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/genblk3.mult_9x9_coeff10/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(1) toggle(0.0523256) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(0.0523256) vcc_power(0) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/mult_sum[2].genblk1.mult_9x9_data10/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(42.0168) toggle(0.0523256) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(2.19855) vcc_power(0) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/genblk3.mult_9x9_coeff01/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(42.0168) toggle(0.0523256) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(2.19855) vcc_power(0) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/mult_sum[0].genblk1.mult_9x9_data10/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(1) toggle(0.0523256) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(0.0523256) vcc_power(0) )
                (Row name("fram_buf/ov5640_scaler/hdmi_scaler_bilinear_inst/mult_sum[2].genblk1.mult_9x9_data00/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(42.0168) toggle(0.0523256) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(2.19855) vcc_power(0) )
                (Row name("fram_buf/hdmi_scaler/hdmi_scaler_bilinear_inst/mult_sum[1].genblk1.mult_9x9_data00/u_ipml_mult_mult_9x9_logos/mult_0/gopapm") apm_num(1) clock(1) toggle(0.0523256) mult("YES") pre_add("NO") mult_type("MULT9") post_add("YES") signal_rate(0.0523256) vcc_power(0) )
            )
        )
    )
    (Item title="PLL"
        (Table title="PLL"
            (Rows count=3
                (Row name("u_DDR3_50H/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll") clock_freq(50) clock_in_divide(1) clock_fb_divide(16) clock_0_divide("2") clock_1_divide("8") clock_2_divide("16") clock_3_divide("16") clock_4_divide("4") power_down(0) vcc_power(0.000149954) vcc33a_power(0.0264) )
                (Row name("u_DDR3_50H/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll") clock_freq(50) clock_in_divide(1) clock_fb_divide(16) clock_0_divide("2") clock_1_divide("8") clock_2_divide("16") clock_3_divide("16") clock_4_divide("4") power_down(0) vcc_power(0.000149954) vcc33a_power(0) )
                (Row name("u_pll/u_pll_e3/goppll") clock_freq(50) clock_in_divide(4) clock_fb_divide(95) clock_0_divide("8") clock_1_divide("119") clock_2_divide("48") clock_3_divide("16") clock_4_divide("16") power_down(0) vcc_power(0.000149954) vcc33a_power(0) )
            )
        )
    )
    (Item title="HSST"
        (Table title="HSST"
            (Rows count=1
                (Row name("my_pcie/u_pcie_top/u_pcie_soft_phy/x2.u_pcie_hsst/U_GTP_HSST_WRAPPER/U_GTP_HSST/hsst") lane_num(2) operational_mode("Fulldulpex") pll_num(1) pma_lane_width("20bit") lane_mode("8b10b") lane_data_rate(1000) tx_swing(224) vcc_power(0.00421001) vcca_lane_power(0.17807) vcca_pll0_power(0.0547661) vcca_pll1_power(0) )
            )
        )
    )
    (Item title="PCIE"
        (Table title="PCIE"
            (Rows count=1
                (Row name("my_pcie/u_pcie_top/u_pcie_hard_ctrl/u_pcie/gateop") link_speed("GEN1") user_clk(25) vcc_power(0.0114363) )
            )
        )
    )
)
