{"vcs1":{"timestamp_begin":1704268004.963043593, "rt":1.12, "ut":0.59, "st":0.21}}
{"vcselab":{"timestamp_begin":1704268006.169008759, "rt":0.77, "ut":0.35, "st":0.12}}
{"link":{"timestamp_begin":1704268006.994444751, "rt":0.28, "ut":0.19, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1704268004.521798825}
{"VCS_COMP_START_TIME": 1704268004.521798825}
{"VCS_COMP_END_TIME": 1704268009.053014756}
{"VCS_USER_OPTIONS": "-R -sverilog /home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./sim/cavlc_top_tb.sv -debug_access+all -full64 +incdir+/home/N26124939/VSD/VSD_Project/rtl/h264_encoder/cavlc_test/./src"}
{"vcs1": {"peak_mem": 343460}}
{"vcselab": {"peak_mem": 227172}}
