#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Jan 10 23:35:17 2023
# Process ID: 1780
# Current directory: C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18088 C:\Users\luisr\Desktop\FPGA\Pynq Z1\Pmod_AD2\Pmod_AD2.xpr
# Log file: C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/vivado.log
# Journal file: C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2\vivado.jou
# Running On: DESKTOP-AJV8A0J, OS: Windows, CPU Frequency: 2803 MHz, CPU Physical cores: 4, Host memory: 16855 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.xpr}
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at C:/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/luisr/Desktop/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1566.895 ; gain = 0.000
update_compile_order -fileset sources_1
create_bd_design "Pmod_AD2_UART"
Wrote  : <C:\Users\luisr\Desktop\FPGA\Pynq Z1\Pmod_AD2\Pmod_AD2.srcs\sources_1\bd\Pmod_AD2_UART\Pmod_AD2_UART.bd> 
INFO: [BD 41-2613] The output directory c:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART for Pmod_AD2_UART cannot be found.
create_bd_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1566.895 ; gain = 0.000
open_bd_design {C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2/Pmod_AD2.bd}
Reading block design file <C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2/Pmod_AD2.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:IP:PmodAD2:1.0 - PmodAD2_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <Pmod_AD2> from block design file <C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2/Pmod_AD2.bd>
update_compile_order -fileset sources_1
open_bd_design {C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2_UART/Pmod_AD2_UART.bd}
current_bd_design Pmod_AD2
set tmpCopyObjs [concat  [get_bd_cells {ps7_0_axi_periph processing_system7_0 PmodAD2_0 rst_ps7_0_100M}] [get_bd_intf_ports {Pmod_out_0 DDR FIXED_IO}] [get_bd_intf_nets {PmodAD2_0_Pmod_out processing_system7_0_M_AXI_GP0 processing_system7_0_FIXED_IO ps7_0_axi_periph_M00_AXI processing_system7_0_DDR}] [get_bd_nets {processing_system7_0_FCLK_RESET0_N rst_ps7_0_100M_peripheral_aresetn processing_system7_0_FCLK_CLK0}]]
current_bd_design Pmod_AD2_UART
copy_bd_objs -from_design Pmod_AD2 / $tmpCopyObjs
WARNING: [IP_Flow 19-3571] IP 'Pmod_AD2_UART_PmodAD2_0_0' is restricted:
* IP definition 'PmodAD2_v1_0 (1.0)' relies on the following subcore(s) that were not found in the IP Catalog: xilinx.com:ip:axi_iic:2.0
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.033 . PS DDR interfaces might fail when entering negative DQS skew values. 
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Slave segment '/PmodAD2_0/AXI_LITE_IIC/Reg0' is being assigned into address space '/processing_system7_0/Data' at <0x4000_0000 [ 4K ]>.
copy_bd_objs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1741.586 ; gain = 53.113
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uart16550:2.0 axi_uart16550_0'
INFO: [Common 17-17] undo 'startgroup'
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
Slave segment '/axi_uartlite_0/S_AXI/Reg' is being assigned into address space '/processing_system7_0/Data' at <0x42C0_0000 [ 64K ]>.
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
INFO: [BoardRule 102-8] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:uart_rtl:1.0 uart_rtl
INFO: [BoardRule 102-9] connect_bd_intf_net /uart_rtl /axi_uartlite_0/UART
WARNING: [BoardRule 102-1] Board automation did not generate location constraint for /axi_uartlite_0/UART. Users may need to specify the location constraint manually.
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/processing_system7_0' with propagated value(100). Command ignored
make_wrapper -files [get_files {{C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2_UART/Pmod_AD2_UART.bd}}] -top
INFO: [BD 41-1662] The design 'Pmod_AD2_UART.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\luisr\Desktop\FPGA\Pynq Z1\Pmod_AD2\Pmod_AD2.srcs\sources_1\bd\Pmod_AD2_UART\Pmod_AD2_UART.bd> 
Wrote  : <C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2_UART/ui/bd_f92f7eeb.ui> 
VHDL Output written to : C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/synth/Pmod_AD2_UART.v
VHDL Output written to : C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/sim/Pmod_AD2_UART.v
VHDL Output written to : C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/hdl/Pmod_AD2_UART_wrapper.v
add_files -norecurse {{c:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/hdl/Pmod_AD2_UART_wrapper.v}}
update_compile_order -fileset sources_1
set_property top Pmod_AD2_UART_wrapper [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 8
INFO: [BD 41-1662] The design 'Pmod_AD2_UART.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\luisr\Desktop\FPGA\Pynq Z1\Pmod_AD2\Pmod_AD2.srcs\sources_1\bd\Pmod_AD2_UART\Pmod_AD2_UART.bd> 
Wrote  : <C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2_UART/ui/bd_f92f7eeb.ui> 
VHDL Output written to : C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/synth/Pmod_AD2_UART.v
VHDL Output written to : C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/sim/Pmod_AD2_UART.v
VHDL Output written to : C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/hdl/Pmod_AD2_UART_wrapper.v
CRITICAL WARNING: [IP_Flow 19-4065] The definition for subcore dependency 'xilinx.com:ip:axi_iic:2.0' is not available in the repository.
CRITICAL WARNING: [IP_Flow 19-4065] The definition for subcore dependency 'xilinx.com:ip:axi_iic:2.0' is not available in the repository.
WARNING: [IP_Flow 19-6920] IP catalog definition and instance xml file are missing for IP Instance 'PmodAD2_axi_iic_0_0'. Port and Interface information is missing for the IP, please run report IP status. 
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodAD2_axi_iic_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'www.digilentinc.com:pynq-z1:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-1972] Upgraded PmodAD2_axi_iic_0_0 from AXI IIC 2.0 to AXI IIC 2.1
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodAD2_pmod_bridge_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'www.digilentinc.com:pynq-z1:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-1972] Upgraded PmodAD2_pmod_bridge_0_0 from Pmod Bridge 1.0 to Pmod Bridge 1.1
CRITICAL WARNING: [IP_Flow 19-4965] IP PmodAD2_xlconstant_0_0 was packaged with board value 'digilentinc.com:arty:part0:1.1'. Current project's board value is 'www.digilentinc.com:pynq-z1:part0:1.0'. Please update the project settings to match the packaged IP.
INFO: [IP_Flow 19-3422] Upgraded PmodAD2_xlconstant_0_0 (Constant 1.1) from revision 3 to revision 7
RUNNING BOARD.XIT
    c:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/ip/Pmod_AD2_UART_PmodAD2_0_0/src/PmodAD2_pmod_bridge_0_0/PmodAD2_pmod_bridge_0_0_board.xdc
INFO: [BD 41-1029] Generation completed for the IP Integrator block PmodAD2_0 .
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/ip/Pmod_AD2_UART_auto_pc_0/Pmod_AD2_UART_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/ip/Pmod_AD2_UART_axi_uartlite_0_0/Pmod_AD2_UART_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/hw_handoff/Pmod_AD2_UART.hwh
Generated Hardware Definition File C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/synth/Pmod_AD2_UART.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Pmod_AD2_UART_PmodAD2_0_0, cache-ID = c886ae14478d55ba; cache size = 3.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Pmod_AD2_UART_auto_pc_0, cache-ID = dfd49092f5e12ab3; cache size = 3.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Pmod_AD2_UART_processing_system7_0_0, cache-ID = 25e826bc8347e9f1; cache size = 3.058 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP Pmod_AD2_UART_rst_ps7_0_100M_0, cache-ID = f94599877b9013b5; cache size = 3.058 MB.
[Wed Jan 11 00:24:16 2023] Launched Pmod_AD2_UART_xbar_0_synth_1, Pmod_AD2_UART_axi_uartlite_0_0_synth_1...
Run output will be captured here:
Pmod_AD2_UART_xbar_0_synth_1: C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_UART_xbar_0_synth_1/runme.log
Pmod_AD2_UART_axi_uartlite_0_0_synth_1: C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.runs/Pmod_AD2_UART_axi_uartlite_0_0_synth_1/runme.log
[Wed Jan 11 00:24:16 2023] Launched synth_1...
Run output will be captured here: C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 2087.707 ; gain = 60.668
open_bd_design {C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2/Pmod_AD2.bd}
set_property top Pmod_AD2_wrapper [current_fileset]
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files {{C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2_UART/Pmod_AD2_UART.bd}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{c:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/hdl/Pmod_AD2_UART_wrapper.v}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2_UART/Pmod_AD2_UART.bd} {c:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/hdl/Pmod_AD2_UART_wrapper.v}}
file delete -force {C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2_UART}
file delete -force {c:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART} {c:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.gen/sources_1/bd/Pmod_AD2_UART/hdl/Pmod_AD2_UART_wrapper.v}
open_bd_design {C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2/Pmod_AD2.bd}
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jan 11 00:31:25 2023] Launched synth_1...
Run output will be captured here: C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.runs/synth_1/runme.log
[Wed Jan 11 00:31:25 2023] Launched impl_1...
Run output will be captured here: C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.runs/impl_1/runme.log
WARNING: [Vivado 12-818] No files matched 'C:/Users/luisr/Desktop/FPGA/Pynq'
WARNING: [Vivado 12-818] No files matched 'Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2/Pmod_AD2.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Users/luisr/Desktop/FPGA/Pynq'
WARNING: [Vivado 12-818] No files matched 'Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2/Pmod_AD2.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Users/luisr/Desktop/FPGA/Pynq'
WARNING: [Vivado 12-818] No files matched 'Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2/Pmod_AD2.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-818] No files matched 'C:/Users/luisr/Desktop/FPGA/Pynq'
WARNING: [Vivado 12-818] No files matched 'Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2/Pmod_AD2.bd'
ERROR: [Common 17-55] 'get_property' expects at least one object.
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
write_hw_platform -fixed -include_bit -force -file {C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2_wrapper.xsa}
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2_wrapper.xsa ...
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2219.105 ; gain = 117.699
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2021.2/data/embeddedsw) loading 0 seconds
open_bd_design {C:/Users/luisr/Desktop/FPGA/Pynq Z1/Pmod_AD2/Pmod_AD2.srcs/sources_1/bd/Pmod_AD2/Pmod_AD2.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 11 00:36:57 2023...
