$comment
	File created using the following command:
		vcd file lab6_part1.msim.vcd -direction
$end
$date
	Mon Oct 22 19:29:42 2018
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module part1_vlg_vec_tst $end
$var reg 1 ! KEY [0:0] $end
$var reg 2 " SW [1:0] $end
$var wire 1 # LEDR [9] $end
$var wire 1 $ LEDR [8] $end
$var wire 1 % LEDR [7] $end
$var wire 1 & LEDR [6] $end
$var wire 1 ' LEDR [5] $end
$var wire 1 ( LEDR [4] $end
$var wire 1 ) LEDR [3] $end
$var wire 1 * LEDR [2] $end
$var wire 1 + LEDR [1] $end
$var wire 1 , LEDR [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 LEDR[0]~output_o $end
$var wire 1 4 LEDR[1]~output_o $end
$var wire 1 5 LEDR[2]~output_o $end
$var wire 1 6 LEDR[3]~output_o $end
$var wire 1 7 LEDR[4]~output_o $end
$var wire 1 8 LEDR[5]~output_o $end
$var wire 1 9 LEDR[6]~output_o $end
$var wire 1 : LEDR[7]~output_o $end
$var wire 1 ; LEDR[8]~output_o $end
$var wire 1 < LEDR[9]~output_o $end
$var wire 1 = KEY[0]~input_o $end
$var wire 1 > SW[0]~input_o $end
$var wire 1 ? f0|output1~0_combout $end
$var wire 1 @ f0|output1~q $end
$var wire 1 A SW[1]~input_o $end
$var wire 1 B f2|output1~q $end
$var wire 1 C f3|output1~q $end
$var wire 1 D state_next[4]~1_combout $end
$var wire 1 E f4|output1~q $end
$var wire 1 F state_next[5]~2_combout $end
$var wire 1 G f5|output1~q $end
$var wire 1 H f6|output1~q $end
$var wire 1 I f7|output1~q $end
$var wire 1 J state_next[8]~3_combout $end
$var wire 1 K f8|output1~q $end
$var wire 1 L state_next[1]~0_combout $end
$var wire 1 M f1|output1~q $end
$var wire 1 N z~0_combout $end
$var wire 1 O z~1_combout $end
$var wire 1 P state_next [8] $end
$var wire 1 Q state_next [7] $end
$var wire 1 R state_next [6] $end
$var wire 1 S state_next [5] $end
$var wire 1 T state_next [4] $end
$var wire 1 U state_next [3] $end
$var wire 1 V state_next [2] $end
$var wire 1 W state_next [1] $end
$var wire 1 X state_next [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
b1 "
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0-
1.
x/
10
11
12
03
04
05
06
07
08
09
0:
0;
0<
0=
1>
0?
0@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
zX
zW
0V
0U
zT
zS
0R
0Q
zP
$end
#10000
b1 !
1=
#20000
b0 !
0=
#30000
b1 !
1=
#40000
b0 !
0=
#50000
b1 !
1=
#60000
b0 !
0=
#70000
b1 !
1=
#80000
b0 !
0=
#90000
b1 !
1=
#100000
b0 !
0=
#110000
b1 !
1=
#120000
b11 "
b0 !
1A
0=
#130000
b1 !
1=
#140000
b0 !
0=
#150000
b1 !
1=
#160000
b0 !
0=
#170000
b1 !
1=
#180000
b0 !
0=
#190000
b1 !
1=
#200000
b0 !
0=
#210000
b1 !
1=
#220000
b0 !
0=
#230000
b1 !
1=
#240000
b0 !
0=
#250000
b1 !
1=
#260000
b0 !
0=
#270000
b1 "
b1 !
0A
1=
#280000
b0 !
0=
#290000
b1 !
1=
#300000
b0 !
0=
#310000
b1 !
1=
#320000
b0 !
0=
#330000
b1 !
1=
#340000
b0 !
0=
#350000
b1 !
1=
#360000
b0 !
0=
#370000
b1 !
1=
#380000
b0 !
0=
#390000
b1 !
1=
#400000
b0 !
0=
#410000
b1 !
1=
#420000
b0 !
0=
#430000
b1 !
1=
#440000
b0 !
0=
#450000
b1 !
1=
#460000
b0 !
0=
#470000
b1 !
1=
#480000
b0 !
0=
#490000
b1 !
1=
#500000
b0 !
0=
#510000
b1 !
1=
#520000
b0 !
0=
#530000
b1 !
1=
#540000
b0 !
0=
#550000
b1 !
1=
#560000
b0 !
0=
#570000
b1 !
1=
#580000
b0 !
0=
#590000
b1 !
1=
#600000
b0 !
0=
#610000
b1 !
1=
#620000
b0 !
0=
#630000
b1 !
1=
#640000
b0 !
0=
#650000
b1 !
1=
#660000
b0 !
0=
#670000
b1 !
1=
#680000
b0 !
0=
#690000
b1 !
1=
#700000
b0 !
0=
#710000
b1 !
1=
#720000
b0 !
0=
#730000
b1 !
1=
#740000
b0 !
0=
#750000
b1 !
1=
#760000
b0 !
0=
#770000
b1 !
1=
#780000
b0 !
0=
#790000
b1 !
1=
#800000
b0 !
0=
#810000
b1 !
1=
#820000
b0 !
0=
#830000
b1 !
1=
#840000
b0 !
0=
#850000
b1 !
1=
#860000
b0 !
0=
#870000
b1 !
1=
#880000
b0 !
0=
#890000
b1 !
1=
#900000
b0 !
0=
#910000
b1 !
1=
#920000
b0 !
0=
#930000
b1 !
1=
#940000
b0 !
0=
#950000
b1 !
1=
#960000
b0 !
0=
#970000
b1 !
1=
#980000
b0 !
0=
#990000
b1 !
1=
#1000000
