{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 04 14:47:01 2020 " "Info: Processing started: Wed Mar 04 14:47:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off zjw_cunchuqi -c zjw_cunchuqi " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off zjw_cunchuqi -c zjw_cunchuqi" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "zjw_cunchuqi EP2C5T144C8 " "Info: Selected device EP2C5T144C8 for design \"zjw_cunchuqi\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5T144I8 " "Info: Device EP2C5T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C8 " "Info: Device EP2C8T144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144I8 " "Info: Device EP2C8T144I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "Warning: No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[7\] " "Info: Pin d\[7\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[7] } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 432 416 592 448 "d\[7..0\]" "" } { 144 112 176 160 "d\[7..0\]" "" } { 160 504 648 176 "d\[7..0\]" "" } { 424 288 416 440 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[6\] " "Info: Pin d\[6\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[6] } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 432 416 592 448 "d\[7..0\]" "" } { 144 112 176 160 "d\[7..0\]" "" } { 160 504 648 176 "d\[7..0\]" "" } { 424 288 416 440 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[5\] " "Info: Pin d\[5\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[5] } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 432 416 592 448 "d\[7..0\]" "" } { 144 112 176 160 "d\[7..0\]" "" } { 160 504 648 176 "d\[7..0\]" "" } { 424 288 416 440 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[4\] " "Info: Pin d\[4\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[4] } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 432 416 592 448 "d\[7..0\]" "" } { 144 112 176 160 "d\[7..0\]" "" } { 160 504 648 176 "d\[7..0\]" "" } { 424 288 416 440 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[3\] " "Info: Pin d\[3\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[3] } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 432 416 592 448 "d\[7..0\]" "" } { 144 112 176 160 "d\[7..0\]" "" } { 160 504 648 176 "d\[7..0\]" "" } { 424 288 416 440 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[2\] " "Info: Pin d\[2\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[2] } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 432 416 592 448 "d\[7..0\]" "" } { 144 112 176 160 "d\[7..0\]" "" } { 160 504 648 176 "d\[7..0\]" "" } { 424 288 416 440 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[1\] " "Info: Pin d\[1\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[1] } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 432 416 592 448 "d\[7..0\]" "" } { 144 112 176 160 "d\[7..0\]" "" } { 160 504 648 176 "d\[7..0\]" "" } { 424 288 416 440 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "d\[0\] " "Info: Pin d\[0\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { d[0] } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 432 416 592 448 "d\[7..0\]" "" } { 144 112 176 160 "d\[7..0\]" "" } { 160 504 648 176 "d\[7..0\]" "" } { 424 288 416 440 "d\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputd\[7\] " "Info: Pin inputd\[7\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { inputd[7] } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 440 -152 16 456 "inputd\[7..0\]" "" } { 240 -160 -48 256 "inputd\[7..0\]" "" } { 432 16 128 448 "inputd\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputd[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc_bus " "Info: Pin pc_bus not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { pc_bus } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 408 -152 16 424 "pc_bus" "" } { 208 -168 -48 224 "pc_bus" "" } { 400 16 128 416 "pc_bus" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_bus } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sw_bus " "Info: Pin sw_bus not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { sw_bus } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 392 -152 16 408 "sw_bus" "" } { 192 -152 -48 208 "sw_bus" "" } { 384 16 128 400 "sw_bus" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw_bus } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rd " "Info: Pin rd not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { rd } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 344 240 408 360 "rd" "" } { 192 304 376 208 "rd" "" } { 336 408 488 352 "rd" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { rd } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memenab " "Info: Pin memenab not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { memenab } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 360 240 408 376 "memenab" "" } { 208 296 376 224 "memenab" "" } { 352 408 488 368 "memenab" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { memenab } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputd\[6\] " "Info: Pin inputd\[6\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { inputd[6] } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 440 -152 16 456 "inputd\[7..0\]" "" } { 240 -160 -48 256 "inputd\[7..0\]" "" } { 432 16 128 448 "inputd\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputd[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputd\[5\] " "Info: Pin inputd\[5\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { inputd[5] } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 440 -152 16 456 "inputd\[7..0\]" "" } { 240 -160 -48 256 "inputd\[7..0\]" "" } { 432 16 128 448 "inputd\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputd[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputd\[4\] " "Info: Pin inputd\[4\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { inputd[4] } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 440 -152 16 456 "inputd\[7..0\]" "" } { 240 -160 -48 256 "inputd\[7..0\]" "" } { 432 16 128 448 "inputd\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputd[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputd\[3\] " "Info: Pin inputd\[3\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { inputd[3] } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 440 -152 16 456 "inputd\[7..0\]" "" } { 240 -160 -48 256 "inputd\[7..0\]" "" } { 432 16 128 448 "inputd\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputd[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputd\[2\] " "Info: Pin inputd\[2\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { inputd[2] } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 440 -152 16 456 "inputd\[7..0\]" "" } { 240 -160 -48 256 "inputd\[7..0\]" "" } { 432 16 128 448 "inputd\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputd[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputd\[1\] " "Info: Pin inputd\[1\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { inputd[1] } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 440 -152 16 456 "inputd\[7..0\]" "" } { 240 -160 -48 256 "inputd\[7..0\]" "" } { 432 16 128 448 "inputd\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputd[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "inputd\[0\] " "Info: Pin inputd\[0\] not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { inputd[0] } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 440 -152 16 456 "inputd\[7..0\]" "" } { 240 -160 -48 256 "inputd\[7..0\]" "" } { 432 16 128 448 "inputd\[7..0\]" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { inputd[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_cdu " "Info: Pin clk_cdu not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { clk_cdu } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 328 -152 16 344 "clk_cdu" "" } { 144 288 376 160 "clk_cdu" "" } { 128 -144 -48 144 "clk_cdu" "" } { 320 16 128 336 "clk_cdu" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcld " "Info: Pin pcld not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { pcld } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 360 -152 16 376 "pcld" "" } { 160 -152 -48 176 "pcld" "" } { 352 16 128 368 "pcld" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcld } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcen " "Info: Pin pcen not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { pcen } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 376 -152 16 392 "pcen" "" } { 176 -144 -48 192 "pcen" "" } { 368 16 128 384 "pcen" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcen } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcclr " "Info: Pin pcclr not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { pcclr } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 344 -152 16 360 "pcclr" "" } { 144 -136 -48 160 "pcclr" "" } { 336 16 128 352 "pcclr" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcclr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "we " "Info: Pin we not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { we } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 328 240 408 344 "we" "" } { 176 296 376 192 "we" "" } { 320 408 488 336 "we" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { we } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ldar " "Info: Pin ldar not assigned to an exact location on the device" {  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { ldar } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 424 -152 16 440 "ldar" "" } { 224 -144 -48 240 "ldar" "" } { 416 16 128 432 "ldar" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { ldar } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_cdu (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node clk_cdu (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { clk_cdu } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 328 -152 16 344 "clk_cdu" "" } { 144 288 376 160 "clk_cdu" "" } { 128 -144 -48 144 "clk_cdu" "" } { 320 16 128 336 "clk_cdu" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pcclr (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node pcclr (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/pin_planner.ppl" "" { PinPlanner "b:/quartus/bin/pin_planner.ppl" { pcclr } } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 344 -152 16 360 "pcclr" "" } { 144 -136 -48 160 "pcclr" "" } { 336 16 128 352 "pcclr" "" } } } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcclr } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 3.3V 16 8 0 " "Info: Number of I/O pins in group: 24 (unused VREF, 3.3V VCCIO, 16 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "memory lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_dea1:auto_generated\|ram_block1a6~porta_address_reg7 register zjw_cunchuqi1:inst1\|pc\[6\] -6.847 ns " "Info: Slack time is -6.847 ns between source memory \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_dea1:auto_generated\|ram_block1a6~porta_address_reg7\" and destination register \"zjw_cunchuqi1:inst1\|pc\[6\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.611 ns + Largest memory register " "Info: + Largest memory to register requirement is 0.611 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.494 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_cdu\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_cdu 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 328 -152 16 344 "clk_cdu" "" } { 144 288 376 160 "clk_cdu" "" } { 128 -144 -48 144 "clk_cdu" "" } { 320 16 128 336 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk_cdu~clkctrl 2 COMB Unassigned 104 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 104; COMB Node = 'clk_cdu~clkctrl'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 328 -152 16 344 "clk_cdu" "" } { 144 288 376 160 "clk_cdu" "" } { 128 -144 -48 144 "clk_cdu" "" } { 320 16 128 336 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns zjw_cunchuqi1:inst1\|pc\[6\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'zjw_cunchuqi1:inst1\|pc\[6\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk_cdu~clkctrl zjw_cunchuqi1:inst1|pc[6] } "NODE_NAME" } } { "zjw_cunchuqi1/zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 328 -152 16 344 "clk_cdu" "" } { 144 288 376 160 "clk_cdu" "" } { 128 -144 -48 144 "clk_cdu" "" } { 320 16 128 336 "clk_cdu" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu destination 2.494 ns   Longest register " "Info:   Longest clock path from clock \"clk_cdu\" to destination register is 2.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_cdu 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 328 -152 16 344 "clk_cdu" "" } { 144 288 376 160 "clk_cdu" "" } { 128 -144 -48 144 "clk_cdu" "" } { 320 16 128 336 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk_cdu~clkctrl 2 COMB Unassigned 104 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 104; COMB Node = 'clk_cdu~clkctrl'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 328 -152 16 344 "clk_cdu" "" } { 144 288 376 160 "clk_cdu" "" } { 128 -144 -48 144 "clk_cdu" "" } { 320 16 128 336 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 2.494 ns zjw_cunchuqi1:inst1\|pc\[6\] 3 REG Unassigned 3 " "Info: 3: + IC(0.832 ns) + CELL(0.666 ns) = 2.494 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'zjw_cunchuqi1:inst1\|pc\[6\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk_cdu~clkctrl zjw_cunchuqi1:inst1|pc[6] } "NODE_NAME" } } { "zjw_cunchuqi1/zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.520 ns ( 60.95 % ) " "Info: Total cell delay = 1.520 ns ( 60.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 39.05 % ) " "Info: Total interconnect delay = 0.974 ns ( 39.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 328 -152 16 344 "clk_cdu" "" } { 144 288 376 160 "clk_cdu" "" } { 128 -144 -48 144 "clk_cdu" "" } { 320 16 128 336 "clk_cdu" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.663 ns   Shortest register " "Info:   Shortest clock path from clock \"clk_cdu\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_cdu 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 328 -152 16 344 "clk_cdu" "" } { 144 288 376 160 "clk_cdu" "" } { 128 -144 -48 144 "clk_cdu" "" } { 320 16 128 336 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk_cdu~clkctrl 2 COMB Unassigned 104 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 104; COMB Node = 'clk_cdu~clkctrl'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 328 -152 16 344 "clk_cdu" "" } { 144 288 376 160 "clk_cdu" "" } { 128 -144 -48 144 "clk_cdu" "" } { 320 16 128 336 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.835 ns) 2.663 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_dea1:auto_generated\|ram_block1a6~porta_address_reg7 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.835 ns) = 2.663 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_dea1:auto_generated\|ram_block1a6~porta_address_reg7'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dea1:auto_generated|ram_block1a6~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_dea1.tdf" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/db/altsyncram_dea1.tdf" 156 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 63.42 % ) " "Info: Total cell delay = 1.689 ns ( 63.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.58 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 328 -152 16 344 "clk_cdu" "" } { 144 288 376 160 "clk_cdu" "" } { 128 -144 -48 144 "clk_cdu" "" } { 320 16 128 336 "clk_cdu" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_cdu source 2.663 ns   Longest register " "Info:   Longest clock path from clock \"clk_cdu\" to source register is 2.663 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_cdu 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'clk_cdu'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_cdu } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 328 -152 16 344 "clk_cdu" "" } { 144 288 376 160 "clk_cdu" "" } { 128 -144 -48 144 "clk_cdu" "" } { 320 16 128 336 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns clk_cdu~clkctrl 2 COMB Unassigned 104 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 104; COMB Node = 'clk_cdu~clkctrl'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { clk_cdu clk_cdu~clkctrl } "NODE_NAME" } } { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 328 -152 16 344 "clk_cdu" "" } { 144 288 376 160 "clk_cdu" "" } { 128 -144 -48 144 "clk_cdu" "" } { 320 16 128 336 "clk_cdu" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.835 ns) 2.663 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_dea1:auto_generated\|ram_block1a6~porta_address_reg7 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.835 ns) = 2.663 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_dea1:auto_generated\|ram_block1a6~porta_address_reg7'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.667 ns" { clk_cdu~clkctrl lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dea1:auto_generated|ram_block1a6~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_dea1.tdf" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/db/altsyncram_dea1.tdf" 156 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.689 ns ( 63.42 % ) " "Info: Total cell delay = 1.689 ns ( 63.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.58 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "zjw_cunchuqi.bdf" "" { Schematic "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi.bdf" { { 328 -152 16 344 "clk_cdu" "" } { 144 288 376 160 "clk_cdu" "" } { 128 -144 -48 144 "clk_cdu" "" } { 320 16 128 336 "clk_cdu" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns   " "Info:   Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_dea1.tdf" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/db/altsyncram_dea1.tdf" 156 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns   " "Info:   Micro setup delay of destination is -0.040 ns" {  } { { "zjw_cunchuqi1/zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 12 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.458 ns - Longest memory register " "Info: - Longest memory to register delay is 7.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_dea1:auto_generated\|ram_block1a6~porta_address_reg7 1 MEM Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_dea1:auto_generated\|ram_block1a6~porta_address_reg7'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dea1:auto_generated|ram_block1a6~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_dea1.tdf" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/db/altsyncram_dea1.tdf" 156 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_dea1:auto_generated\|q_a\[6\] 2 MEM Unassigned 3 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = Unassigned; Fanout = 3; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_dea1:auto_generated\|q_a\[6\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dea1:auto_generated|ram_block1a6~porta_address_reg7 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dea1:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_dea1.tdf" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/db/altsyncram_dea1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.874 ns) 6.635 ns zjw_cunchuqi1:inst1\|bus_Reg\[6\]~13 3 COMB LOOP Unassigned 3 " "Info: 3: + IC(0.000 ns) + CELL(2.874 ns) = 6.635 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'zjw_cunchuqi1:inst1\|bus_Reg\[6\]~13'" { { "Info" "ITDB_PART_OF_SCC" "zjw_cunchuqi1:inst1\|bus_Reg\[6\]~13 Unassigned " "Info: Loc. = Unassigned; Node \"zjw_cunchuqi1:inst1\|bus_Reg\[6\]~13\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_cunchuqi1:inst1|bus_Reg[6]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst\|datatri\[6\]~19 Unassigned " "Info: Loc. = Unassigned; Node \"lpm_ram_io:inst\|datatri\[6\]~19\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|datatri[6]~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_cunchuqi1:inst1|bus_Reg[6]~13 } "NODE_NAME" } } { "zjw_cunchuqi1/zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 12 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|datatri[6]~19 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "b:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dea1:auto_generated|q_a[6] zjw_cunchuqi1:inst1|bus_Reg[6]~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.460 ns) 7.458 ns zjw_cunchuqi1:inst1\|pc\[6\] 4 REG Unassigned 3 " "Info: 4: + IC(0.363 ns) + CELL(0.460 ns) = 7.458 ns; Loc. = Unassigned; Fanout = 3; REG Node = 'zjw_cunchuqi1:inst1\|pc\[6\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { zjw_cunchuqi1:inst1|bus_Reg[6]~13 zjw_cunchuqi1:inst1|pc[6] } "NODE_NAME" } } { "zjw_cunchuqi1/zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.095 ns ( 95.13 % ) " "Info: Total cell delay = 7.095 ns ( 95.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.363 ns ( 4.87 % ) " "Info: Total interconnect delay = 0.363 ns ( 4.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.458 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dea1:auto_generated|ram_block1a6~porta_address_reg7 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dea1:auto_generated|q_a[6] zjw_cunchuqi1:inst1|bus_Reg[6]~13 zjw_cunchuqi1:inst1|pc[6] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.458 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dea1:auto_generated|ram_block1a6~porta_address_reg7 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dea1:auto_generated|q_a[6] zjw_cunchuqi1:inst1|bus_Reg[6]~13 zjw_cunchuqi1:inst1|pc[6] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "7.458 ns memory register " "Info: Estimated most critical path is memory to register delay of 7.458 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_dea1:auto_generated\|ram_block1a6~porta_address_reg7 1 MEM M4K_X11_Y2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X11_Y2; Fanout = 1; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_dea1:auto_generated\|ram_block1a6~porta_address_reg7'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dea1:auto_generated|ram_block1a6~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_dea1.tdf" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/db/altsyncram_dea1.tdf" 156 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_dea1:auto_generated\|q_a\[6\] 2 MEM M4K_X11_Y2 3 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X11_Y2; Fanout = 3; MEM Node = 'lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_dea1:auto_generated\|q_a\[6\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dea1:auto_generated|ram_block1a6~porta_address_reg7 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dea1:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_dea1.tdf" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/db/altsyncram_dea1.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.874 ns) 6.635 ns zjw_cunchuqi1:inst1\|bus_Reg\[6\]~13 3 COMB LOOP LAB_X13_Y3 3 " "Info: 3: + IC(0.000 ns) + CELL(2.874 ns) = 6.635 ns; Loc. = LAB_X13_Y3; Fanout = 3; COMB LOOP Node = 'zjw_cunchuqi1:inst1\|bus_Reg\[6\]~13'" { { "Info" "ITDB_PART_OF_SCC" "zjw_cunchuqi1:inst1\|bus_Reg\[6\]~13 LAB_X13_Y3 " "Info: Loc. = LAB_X13_Y3; Node \"zjw_cunchuqi1:inst1\|bus_Reg\[6\]~13\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_cunchuqi1:inst1|bus_Reg[6]~13 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "lpm_ram_io:inst\|datatri\[6\]~19 LAB_X14_Y3 " "Info: Loc. = LAB_X14_Y3; Node \"lpm_ram_io:inst\|datatri\[6\]~19\"" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|datatri[6]~19 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { zjw_cunchuqi1:inst1|bus_Reg[6]~13 } "NODE_NAME" } } { "zjw_cunchuqi1/zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 12 -1 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_ram_io:inst|datatri[6]~19 } "NODE_NAME" } } { "LPM_RAM_IO.tdf" "" { Text "b:/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 119 9 0 } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dea1:auto_generated|q_a[6] zjw_cunchuqi1:inst1|bus_Reg[6]~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.363 ns) + CELL(0.460 ns) 7.458 ns zjw_cunchuqi1:inst1\|pc\[6\] 4 REG LAB_X13_Y3 3 " "Info: 4: + IC(0.363 ns) + CELL(0.460 ns) = 7.458 ns; Loc. = LAB_X13_Y3; Fanout = 3; REG Node = 'zjw_cunchuqi1:inst1\|pc\[6\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.823 ns" { zjw_cunchuqi1:inst1|bus_Reg[6]~13 zjw_cunchuqi1:inst1|pc[6] } "NODE_NAME" } } { "zjw_cunchuqi1/zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.095 ns ( 95.13 % ) " "Info: Total cell delay = 7.095 ns ( 95.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.363 ns ( 4.87 % ) " "Info: Total interconnect delay = 0.363 ns ( 4.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.458 ns" { lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dea1:auto_generated|ram_block1a6~porta_address_reg7 lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_dea1:auto_generated|q_a[6] zjw_cunchuqi1:inst1|bus_Reg[6]~13 zjw_cunchuqi1:inst1|pc[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[7\] 0 " "Info: Pin \"d\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[6\] 0 " "Info: Pin \"d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[5\] 0 " "Info: Pin \"d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[4\] 0 " "Info: Pin \"d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[3\] 0 " "Info: Pin \"d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[2\] 0 " "Info: Pin \"d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[1\] 0 " "Info: Pin \"d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "d\[0\] 0 " "Info: Pin \"d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "272 " "Info: Peak virtual memory: 272 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 04 14:47:06 2020 " "Info: Processing ended: Wed Mar 04 14:47:06 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
