# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do InterfaceTCC_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2021.2 Lib Mapping Utility 2021.04 Apr 14 2021
# vmap work rtl_work 
# Copying d:/intelfpga_lite/22.1std/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -2008 -work work {E:/repos/InterfaceTCC/hdl/dependencies/xina_pkg.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:35 on Aug 24,2023
# vcom -reportprogress 300 -2008 -work work E:/repos/InterfaceTCC/hdl/dependencies/xina_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package xina_pkg
# End time: 09:32:35 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {E:/repos/InterfaceTCC/hdl/tcc_package.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:35 on Aug 24,2023
# vcom -reportprogress 300 -2008 -work work E:/repos/InterfaceTCC/hdl/tcc_package.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package tcc_package
# End time: 09:32:35 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_send_control.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:35 on Aug 24,2023
# vcom -reportprogress 300 -2008 -work work E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master_send_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package tcc_package
# -- Loading package xina_pkg
# -- Compiling entity tcc_backend_master_send_control
# -- Compiling architecture arch_tcc_backend_master_send_control of tcc_backend_master_send_control
# End time: 09:32:35 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master_send_control.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:35 on Aug 24,2023
# vcom -reportprogress 300 -2008 -work work E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master_send_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package tcc_package
# -- Compiling entity tcc_frontend_master_send_control
# -- Compiling architecture arch_tcc_frontend_master_send_control of tcc_frontend_master_send_control
# ** Warning: E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master_send_control.vhd(118): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 09:32:36 on Aug 24,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vcom -2008 -work work {E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:36 on Aug 24,2023
# vcom -reportprogress 300 -2008 -work work E:/repos/InterfaceTCC/hdl/backend/tcc_backend_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package tcc_package
# -- Loading package xina_pkg
# -- Compiling entity tcc_backend_master
# -- Compiling architecture arch_tcc_backend_master of tcc_backend_master
# -- Loading entity tcc_backend_master_send_control
# End time: 09:32:36 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:36 on Aug 24,2023
# vcom -reportprogress 300 -2008 -work work E:/repos/InterfaceTCC/hdl/frontend/tcc_frontend_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package tcc_package
# -- Compiling entity tcc_frontend_master
# -- Compiling architecture arch_tcc_frontend_master of tcc_frontend_master
# -- Loading entity tcc_frontend_master_send_control
# End time: 09:32:36 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -2008 -work work {E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:36 on Aug 24,2023
# vcom -reportprogress 300 -2008 -work work E:/repos/InterfaceTCC/hdl/tcc_top_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package tcc_package
# -- Loading package xina_pkg
# -- Compiling entity tcc_top_master
# -- Compiling architecture arch_tcc_top_master of tcc_top_master
# -- Loading entity tcc_frontend_master
# -- Loading entity tcc_backend_master
# End time: 09:32:36 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -2008 -work work {E:/repos/InterfaceTCC/hdl/test/tcc_frontend_master_tb.vhd}
# Questa Intel Starter FPGA Edition-64 vcom 2021.2 Compiler 2021.04 Apr 14 2021
# Start time: 09:32:36 on Aug 24,2023
# vcom -reportprogress 300 -2008 -work work E:/repos/InterfaceTCC/hdl/test/tcc_frontend_master_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package tcc_package
# -- Compiling entity tcc_frontend_master_tb
# -- Compiling architecture arch_tcc_frontend_master_tb of tcc_frontend_master_tb
# -- Loading entity tcc_frontend_master
# End time: 09:32:36 on Aug 24,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_hssi -L rtl_work -L work -voptargs="+acc"  tcc_frontend_master_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L cyclonev_hssi -L rtl_work -L work -voptargs=""+acc"" tcc_frontend_master_tb 
# Start time: 09:32:36 on Aug 24,2023
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in architecture body "tcc_frontend_master_send_control(arch_tcc_frontend_master_send_control)".
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tcc_package
# Loading work.tcc_frontend_master_tb(arch_tcc_frontend_master_tb)#1
# Loading work.tcc_frontend_master(arch_tcc_frontend_master)#1
# Loading work.tcc_frontend_master_send_control(arch_tcc_frontend_master_send_control)#1
# ** Warning: (vsim-8683) Uninitialized out port /tcc_frontend_master_tb/u_TCC_FRONTEND_MASTER/BVALID has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tcc_frontend_master_tb/u_TCC_FRONTEND_MASTER/RVALID has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tcc_frontend_master_tb/u_TCC_FRONTEND_MASTER/RLAST has no driver.
# This port will contribute value (U) to the signal network.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# End time: 11:01:31 on Aug 24,2023, Elapsed time: 1:28:55
# Errors: 0, Warnings: 3
