{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1606922849566 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1606922849567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 10:27:29 2020 " "Processing started: Wed Dec 02 10:27:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1606922849567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1606922849567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1606922849567 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1606922850143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-ALU " "Found design unit 1: ALU-ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ALU.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850559 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ALU.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1606922850559 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1606922850630 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "SiRA\[15..8\] ALU.vhd(311) " "Using initial value X (don't care) for net \"SiRA\[15..8\]\" at ALU.vhd(311)" {  } { { "ALU.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ALU.vhd" 311 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606922850634 "|ALU"}
{ "Warning" "WSGN_SEARCH_FILE" "controlalu.vhd 2 1 " "Using design file controlalu.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlALU-ControlALU " "Found design unit 1: ControlALU-ControlALU" {  } { { "controlalu.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/controlalu.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850660 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlALU " "Found entity 1: ControlALU" {  } { { "controlalu.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/controlalu.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850660 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606922850660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlALU ControlALU:B_Control " "Elaborating entity \"ControlALU\" for hierarchy \"ControlALU:B_Control\"" {  } { { "ALU.vhd" "B_Control" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ALU.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606922850661 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SRA_S controlalu.vhd(128) " "Verilog HDL or VHDL warning at controlalu.vhd(128): object \"SRA_S\" assigned a value but never read" {  } { { "controlalu.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/controlalu.vhd" 128 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606922850663 "|ALU|ControlALU:B_Control"}
{ "Warning" "WSGN_SEARCH_FILE" "selecctoropera.vhd 2 1 " "Using design file selecctoropera.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelecctorOpera-SelecctorOpera " "Found design unit 1: SelecctorOpera-SelecctorOpera" {  } { { "selecctoropera.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/selecctoropera.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850685 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelecctorOpera " "Found entity 1: SelecctorOpera" {  } { { "selecctoropera.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/selecctoropera.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850685 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606922850685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelecctorOpera ControlALU:B_Control\|SelecctorOpera:B_SeleccionOpera " "Elaborating entity \"SelecctorOpera\" for hierarchy \"ControlALU:B_Control\|SelecctorOpera:B_SeleccionOpera\"" {  } { { "controlalu.vhd" "B_SeleccionOpera" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/controlalu.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606922850686 ""}
{ "Warning" "WSGN_SEARCH_FILE" "countermulti.vhd 2 1 " "Using design file countermulti.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterMulti-CounterMulti " "Found design unit 1: CounterMulti-CounterMulti" {  } { { "countermulti.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/countermulti.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850708 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterMulti " "Found entity 1: CounterMulti" {  } { { "countermulti.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/countermulti.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850708 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606922850708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterMulti ControlALU:B_Control\|CounterMulti:B_Counter " "Elaborating entity \"CounterMulti\" for hierarchy \"ControlALU:B_Control\|CounterMulti:B_Counter\"" {  } { { "controlalu.vhd" "B_Counter" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/controlalu.vhd" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606922850709 ""}
{ "Warning" "WSGN_SEARCH_FILE" "adder.vhd 2 1 " "Using design file adder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDER-ADDER " "Found design unit 1: ADDER-ADDER" {  } { { "adder.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/adder.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850731 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDER " "Found entity 1: ADDER" {  } { { "adder.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/adder.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850731 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606922850731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADDER ADDER:B_ADDER " "Elaborating entity \"ADDER\" for hierarchy \"ADDER:B_ADDER\"" {  } { { "ALU.vhd" "B_ADDER" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ALU.vhd" 357 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606922850733 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fulladder.vhd 2 1 " "Using design file fulladder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-FullAdder " "Found design unit 1: FullAdder-FullAdder" {  } { { "fulladder.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/fulladder.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850755 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "fulladder.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/fulladder.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850755 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606922850755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder ADDER:B_ADDER\|FullAdder:FA1 " "Elaborating entity \"FullAdder\" for hierarchy \"ADDER:B_ADDER\|FullAdder:FA1\"" {  } { { "adder.vhd" "FA1" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/adder.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606922850756 ""}
{ "Warning" "WSGN_SEARCH_FILE" "selecctorg.vhd 2 1 " "Using design file selecctorg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelecctorG-SelecctorG " "Found design unit 1: SelecctorG-SelecctorG" {  } { { "selecctorg.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/selecctorg.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850794 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelecctorG " "Found entity 1: SelecctorG" {  } { { "selecctorg.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/selecctorg.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850794 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606922850794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelecctorG SelecctorG:B_SelectorG " "Elaborating entity \"SelecctorG\" for hierarchy \"SelecctorG:B_SelectorG\"" {  } { { "ALU.vhd" "B_SelectorG" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ALU.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606922850795 ""}
{ "Warning" "WSGN_SEARCH_FILE" "r_resultado.vhd 2 1 " "Using design file r_resultado.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 R_Resultado-R_Resultado " "Found design unit 1: R_Resultado-R_Resultado" {  } { { "r_resultado.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/r_resultado.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850820 ""} { "Info" "ISGN_ENTITY_NAME" "1 R_Resultado " "Found entity 1: R_Resultado" {  } { { "r_resultado.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/r_resultado.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850820 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606922850820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "R_Resultado R_Resultado:B_R_Resultado " "Elaborating entity \"R_Resultado\" for hierarchy \"R_Resultado:B_R_Resultado\"" {  } { { "ALU.vhd" "B_R_Resultado" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ALU.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606922850821 ""}
{ "Warning" "WSGN_SEARCH_FILE" "notcast.vhd 2 1 " "Using design file notcast.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOTCast-NOTCast " "Found design unit 1: NOTCast-NOTCast" {  } { { "notcast.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/notcast.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850845 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOTCast " "Found entity 1: NOTCast" {  } { { "notcast.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/notcast.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850845 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606922850845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOTCast NOTCast:B_NOTCast " "Elaborating entity \"NOTCast\" for hierarchy \"NOTCast:B_NOTCast\"" {  } { { "ALU.vhd" "B_NOTCast" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ALU.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606922850846 ""}
{ "Warning" "WSGN_SEARCH_FILE" "andcast.vhd 2 1 " "Using design file andcast.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ANDCast-ANDCast " "Found design unit 1: ANDCast-ANDCast" {  } { { "andcast.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/andcast.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850869 ""} { "Info" "ISGN_ENTITY_NAME" "1 ANDCast " "Found entity 1: ANDCast" {  } { { "andcast.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/andcast.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850869 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606922850869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ANDCast ANDCast:B_ANDCast " "Elaborating entity \"ANDCast\" for hierarchy \"ANDCast:B_ANDCast\"" {  } { { "ALU.vhd" "B_ANDCast" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ALU.vhd" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606922850870 ""}
{ "Warning" "WSGN_SEARCH_FILE" "orcast.vhd 2 1 " "Using design file orcast.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ORCast-ORCast " "Found design unit 1: ORCast-ORCast" {  } { { "orcast.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/orcast.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850893 ""} { "Info" "ISGN_ENTITY_NAME" "1 ORCast " "Found entity 1: ORCast" {  } { { "orcast.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/orcast.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850893 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606922850893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ORCast ORCast:B_ORCast " "Elaborating entity \"ORCast\" for hierarchy \"ORCast:B_ORCast\"" {  } { { "ALU.vhd" "B_ORCast" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ALU.vhd" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606922850894 ""}
{ "Warning" "WSGN_SEARCH_FILE" "registro_a_q_e.vhd 2 1 " "Using design file registro_a_q_e.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registro_A_Q_E-Registro_A_Q_EArch " "Found design unit 1: Registro_A_Q_E-Registro_A_Q_EArch" {  } { { "registro_a_q_e.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/registro_a_q_e.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850917 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registro_A_Q_E " "Found entity 1: Registro_A_Q_E" {  } { { "registro_a_q_e.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/registro_a_q_e.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850917 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606922850917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registro_A_Q_E Registro_A_Q_E:B_registroAQE " "Elaborating entity \"Registro_A_Q_E\" for hierarchy \"Registro_A_Q_E:B_registroAQE\"" {  } { { "ALU.vhd" "B_registroAQE" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ALU.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606922850918 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "Num\[0\] registro_a_q_e.vhd(49) " "Using initial value X (don't care) for net \"Num\[0\]\" at registro_a_q_e.vhd(49)" {  } { { "registro_a_q_e.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/registro_a_q_e.vhd" 49 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1606922850921 "|ALU|Registro_A_Q_E:B_registroAQE"}
{ "Warning" "WSGN_SEARCH_FILE" "selectorsm.vhd 2 1 " "Using design file selectorsm.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SelectorSM-SelectorSM " "Found design unit 1: SelectorSM-SelectorSM" {  } { { "selectorsm.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/selectorsm.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850943 ""} { "Info" "ISGN_ENTITY_NAME" "1 SelectorSM " "Found entity 1: SelectorSM" {  } { { "selectorsm.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/selectorsm.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850943 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606922850943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SelectorSM SelectorSM:B_SelectorSM " "Elaborating entity \"SelectorSM\" for hierarchy \"SelectorSM:B_SelectorSM\"" {  } { { "ALU.vhd" "B_SelectorSM" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ALU.vhd" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606922850944 ""}
{ "Warning" "WSGN_SEARCH_FILE" "desplazamientologico.vhd 2 1 " "Using design file desplazamientologico.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DesplazamientoLogico-DesplazamientoLogico " "Found design unit 1: DesplazamientoLogico-DesplazamientoLogico" {  } { { "desplazamientologico.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/desplazamientologico.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850968 ""} { "Info" "ISGN_ENTITY_NAME" "1 DesplazamientoLogico " "Found entity 1: DesplazamientoLogico" {  } { { "desplazamientologico.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/desplazamientologico.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922850968 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606922850968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DesplazamientoLogico DesplazamientoLogico:B_DesplazaLog " "Elaborating entity \"DesplazamientoLogico\" for hierarchy \"DesplazamientoLogico:B_DesplazaLog\"" {  } { { "ALU.vhd" "B_DesplazaLog" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ALU.vhd" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606922850969 ""}
{ "Warning" "WSGN_SEARCH_FILE" "desplazamientorota.vhd 2 1 " "Using design file desplazamientorota.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DesplazamientoRota-DesplazamientoRota " "Found design unit 1: DesplazamientoRota-DesplazamientoRota" {  } { { "desplazamientorota.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/desplazamientorota.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922851000 ""} { "Info" "ISGN_ENTITY_NAME" "1 DesplazamientoRota " "Found entity 1: DesplazamientoRota" {  } { { "desplazamientorota.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/desplazamientorota.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922851000 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606922851000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DesplazamientoRota DesplazamientoRota:B_DesplazaRot " "Elaborating entity \"DesplazamientoRota\" for hierarchy \"DesplazamientoRota:B_DesplazaRot\"" {  } { { "ALU.vhd" "B_DesplazaRot" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ALU.vhd" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606922851001 ""}
{ "Warning" "WSGN_SEARCH_FILE" "banderas.vhd 2 1 " "Using design file banderas.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Banderas-Banderas " "Found design unit 1: Banderas-Banderas" {  } { { "banderas.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/banderas.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922851024 ""} { "Info" "ISGN_ENTITY_NAME" "1 Banderas " "Found entity 1: Banderas" {  } { { "banderas.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/banderas.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1606922851024 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1606922851024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Banderas Banderas:B_Banderas " "Elaborating entity \"Banderas\" for hierarchy \"Banderas:B_Banderas\"" {  } { { "ALU.vhd" "B_Banderas" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/ALU.vhd" 437 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1606922851025 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "None banderas.vhd(86) " "Verilog HDL or VHDL warning at banderas.vhd(86): object \"None\" assigned a value but never read" {  } { { "banderas.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/banderas.vhd" 86 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606922851027 "|ALU|Banderas:B_Banderas"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "OR_S banderas.vhd(93) " "Verilog HDL or VHDL warning at banderas.vhd(93): object \"OR_S\" assigned a value but never read" {  } { { "banderas.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/banderas.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1606922851027 "|ALU|Banderas:B_Banderas"}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "controlalu.vhd" "" { Text "C:/Users/OMEN/Desktop/ProcesadorV2/controlalu.vhd" 199 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1606922852263 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1606922852264 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1606922852628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1606922853252 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1606922853252 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "287 " "Implemented 287 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1606922853310 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1606922853310 ""} { "Info" "ICUT_CUT_TM_LCELLS" "227 " "Implemented 227 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1606922853310 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1606922853310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4705 " "Peak virtual memory: 4705 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1606922853333 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 10:27:33 2020 " "Processing ended: Wed Dec 02 10:27:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1606922853333 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1606922853333 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1606922853333 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1606922853333 ""}
