Total IO  : 84
Total Pin : 40/7
Top array is built.
Loading architect libraries...
## CPU time: 0:0:0, REAL time: 0:0:0
## Memory Usage: 22MB (22MB)
Warn: Can not find verilog file .\\app.v, create an empty one.
Warn: Can not find SDC file .\\app.sdc, create a empty one.
Warn: Can not find ASF file ./app.asf, create a empty one.
Info: Can not find ASF file ./app.pre.asf, create a empty one.
Info: Can not find ASF file ./app.post.asf, create a empty one.

Setup done...
Next, compile with quartus using one of following 2 approaches:
 1) Command line base, run 'quartus_sh -t af_quartus.tcl'
 2) GUI base, start quartus GUI, open project app,
    select Tools->Tcl Scripts..., load af_quartus.tcl and run
Then, run 'af_run' to generate app bit-stream files

Total 0 fatals, 0 errors, 3 warnings, 2 infos.
Info: *******************************************************************
Info: Running Quartus II 32-bit Shell
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Mon Oct 25 23:11:02 2021
Info: Command: quartus_sh -t af_ip.tcl
Info (125068): Revision "app" was previously opened in Quartus II software version 11.1. Created Quartus II Default Settings File C:/Remote/app/app_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 11.1.
Info (125069): Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file c:/remote/altera/quartus/bin/assignment_defaults.qdf
Warning (125096): Overriding device family setting Cyclone IV GX -- part EP4CE75F23C8 belongs to device family Cyclone IV E
    Info (125063): set_global_assignment -name DEVICE EP4CE75F23C8
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Oct 25 23:11:03 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off app -c app
Warning (125096): Overriding device family setting Cyclone IV -- part EP4CE75F23C8 belongs to device family Cyclone IV E
    Info (125063): set_global_assignment -name FAMILY "Cyclone IV"
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file app.v
    Info (12023): Found entity 1: app
Info (12021): Found 51 design units, including 51 entities, in source file /remote/supra-2021.06.b0-66adbd53-win32-all/etc/arch/rodinia/alta_sim.v
    Info (12023): Found entity 1: alta_slice
    Info (12023): Found entity 2: alta_clkenctrl_rst
    Info (12023): Found entity 3: alta_clkenctrl
    Info (12023): Found entity 4: alta_asyncctrl
    Info (12023): Found entity 5: alta_syncctrl
    Info (12023): Found entity 6: alta_io_gclk
    Info (12023): Found entity 7: alta_gclksel
    Info (12023): Found entity 8: alta_gclkgen
    Info (12023): Found entity 9: alta_gclkgen0
    Info (12023): Found entity 10: alta_gclkgen2
    Info (12023): Found entity 11: alta_io
    Info (12023): Found entity 12: alta_rio
    Info (12023): Found entity 13: alta_srff
    Info (12023): Found entity 14: alta_dff
    Info (12023): Found entity 15: alta_ufm_gddd
    Info (12023): Found entity 16: alta_dff_stall
    Info (12023): Found entity 17: alta_srlat
    Info (12023): Found entity 18: alta_dio
    Info (12023): Found entity 19: alta_ufms
    Info (12023): Found entity 20: alta_ufms_sim
    Info (12023): Found entity 21: alta_pll
    Info (12023): Found entity 22: alta_pllx
    Info (12023): Found entity 23: pll_clk_trim
    Info (12023): Found entity 24: alta_pllv
    Info (12023): Found entity 25: alta_pllve
    Info (12023): Found entity 26: alta_sram
    Info (12023): Found entity 27: alta_dpram16x4
    Info (12023): Found entity 28: alta_spram16x4
    Info (12023): Found entity 29: alta_wram
    Info (12023): Found entity 30: alta_bram_pulse_generator
    Info (12023): Found entity 31: alta_bram
    Info (12023): Found entity 32: alta_ram4k
    Info (12023): Found entity 33: alta_boot
    Info (12023): Found entity 34: alta_osc
    Info (12023): Found entity 35: alta_ufml
    Info (12023): Found entity 36: alta_jtag
    Info (12023): Found entity 37: alta_mult
    Info (12023): Found entity 38: alta_dff_en
    Info (12023): Found entity 39: alta_multm_add
    Info (12023): Found entity 40: alta_multm
    Info (12023): Found entity 41: alta_i2c
    Info (12023): Found entity 42: alta_spi
    Info (12023): Found entity 43: alta_irda
    Info (12023): Found entity 44: alta_bram9k
    Info (12023): Found entity 45: alta_ram9k
    Info (12023): Found entity 46: alta_mcu
    Info (12023): Found entity 47: alta_mcu_m3
    Info (12023): Found entity 48: alta_remote
    Info (12023): Found entity 49: alta_saradc
    Info (12023): Found entity 50: alta_gclksw
    Info (12023): Found entity 51: alta_rv32
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(165): created implicit net for "ena_reg"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(189): created implicit net for "ena_int"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(190): created implicit net for "ena_reg"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(455): created implicit net for "outreg_h"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(456): created implicit net for "outreg_l"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(464): created implicit net for "oe_reg_h"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(465): created implicit net for "oe_reg_l"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(2889): created implicit net for "dffOut"
Warning (10222): Verilog HDL Parameter Declaration warning at alta_sim.v(2382): Parameter Declaration in module "alta_bram_pulse_generator" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "app" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at app.v(10): truncated value with size 32 to match size of target (25)
Info (270000): Limiting DSP block usage to 0 DSP block(s) for the partition Top
Info (270017): Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the Top
Info (270017): Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the Top
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'app.sdc'
Info (332104): Reading SDC File: 'app_derate.sdc'
Warning (332190): Using the -early option with a derate factor of 2.0, i.e., greater than 1.0, causes less conservative delays which might lead to optimistic results from timing analysis.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000          clk
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Remote/app/quartus_logs/app.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 23 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 21 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 451 megabytes
    Info: Processing ended: Mon Oct 25 23:11:06 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus II 32-bit Shell
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Mon Oct 25 23:11:01 2021
Info: Command: quartus_sh -t af_quartus.tcl
Warning (125096): Overriding device family setting Cyclone IV -- part EP4CE75F23C8 belongs to device family Cyclone IV E
    Info (125063): set_global_assignment -name FAMILY "Cyclone IV"
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Oct 25 23:11:08 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off app -c app
Warning (125096): Overriding device family setting Cyclone IV -- part EP4CE75F23C8 belongs to device family Cyclone IV E
    Info (125063): set_global_assignment -name FAMILY "Cyclone IV"
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file app.v
    Info (12023): Found entity 1: app
Info (12021): Found 51 design units, including 51 entities, in source file /remote/supra-2021.06.b0-66adbd53-win32-all/etc/arch/rodinia/alta_sim.v
    Info (12023): Found entity 1: alta_slice
    Info (12023): Found entity 2: alta_clkenctrl_rst
    Info (12023): Found entity 3: alta_clkenctrl
    Info (12023): Found entity 4: alta_asyncctrl
    Info (12023): Found entity 5: alta_syncctrl
    Info (12023): Found entity 6: alta_io_gclk
    Info (12023): Found entity 7: alta_gclksel
    Info (12023): Found entity 8: alta_gclkgen
    Info (12023): Found entity 9: alta_gclkgen0
    Info (12023): Found entity 10: alta_gclkgen2
    Info (12023): Found entity 11: alta_io
    Info (12023): Found entity 12: alta_rio
    Info (12023): Found entity 13: alta_srff
    Info (12023): Found entity 14: alta_dff
    Info (12023): Found entity 15: alta_ufm_gddd
    Info (12023): Found entity 16: alta_dff_stall
    Info (12023): Found entity 17: alta_srlat
    Info (12023): Found entity 18: alta_dio
    Info (12023): Found entity 19: alta_ufms
    Info (12023): Found entity 20: alta_ufms_sim
    Info (12023): Found entity 21: alta_pll
    Info (12023): Found entity 22: alta_pllx
    Info (12023): Found entity 23: pll_clk_trim
    Info (12023): Found entity 24: alta_pllv
    Info (12023): Found entity 25: alta_pllve
    Info (12023): Found entity 26: alta_sram
    Info (12023): Found entity 27: alta_dpram16x4
    Info (12023): Found entity 28: alta_spram16x4
    Info (12023): Found entity 29: alta_wram
    Info (12023): Found entity 30: alta_bram_pulse_generator
    Info (12023): Found entity 31: alta_bram
    Info (12023): Found entity 32: alta_ram4k
    Info (12023): Found entity 33: alta_boot
    Info (12023): Found entity 34: alta_osc
    Info (12023): Found entity 35: alta_ufml
    Info (12023): Found entity 36: alta_jtag
    Info (12023): Found entity 37: alta_mult
    Info (12023): Found entity 38: alta_dff_en
    Info (12023): Found entity 39: alta_multm_add
    Info (12023): Found entity 40: alta_multm
    Info (12023): Found entity 41: alta_i2c
    Info (12023): Found entity 42: alta_spi
    Info (12023): Found entity 43: alta_irda
    Info (12023): Found entity 44: alta_bram9k
    Info (12023): Found entity 45: alta_ram9k
    Info (12023): Found entity 46: alta_mcu
    Info (12023): Found entity 47: alta_mcu_m3
    Info (12023): Found entity 48: alta_remote
    Info (12023): Found entity 49: alta_saradc
    Info (12023): Found entity 50: alta_gclksw
    Info (12023): Found entity 51: alta_rv32
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(165): created implicit net for "ena_reg"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(189): created implicit net for "ena_int"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(190): created implicit net for "ena_reg"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(455): created implicit net for "outreg_h"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(456): created implicit net for "outreg_l"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(464): created implicit net for "oe_reg_h"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(465): created implicit net for "oe_reg_l"
Warning (10236): Verilog HDL Implicit Net warning at alta_sim.v(2889): created implicit net for "dffOut"
Warning (10222): Verilog HDL Parameter Declaration warning at alta_sim.v(2382): Parameter Declaration in module "alta_bram_pulse_generator" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List
Info (12127): Elaborating entity "app" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at app.v(10): truncated value with size 32 to match size of target (25)
Info (270000): Limiting DSP block usage to 0 DSP block(s) for the partition Top
Info (270017): Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the Top
Info (270017): Limiting M4K/M9K RAM block usage to 0 M4K/M9K RAM block(s) for the Top
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "balanced" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (286030): Timing-Driven Synthesis is running
Info (17049): 4 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'app.sdc'
Info (332104): Reading SDC File: 'app_derate.sdc'
Warning (332190): Using the -early option with a derate factor of 2.0, i.e., greater than 1.0, causes less conservative delays which might lead to optimistic results from timing analysis.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000          clk
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (144001): Generated suppressed messages file C:/Remote/app/quartus_logs/app.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 23 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 21 logic cells
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 449 megabytes
    Info: Processing ended: Mon Oct 25 23:11:11 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Warning (125096): Overriding device family setting Cyclone IV -- part EP4CE75F23C8 belongs to device family Cyclone IV E
    Info (125063): set_global_assignment -name FAMILY "Cyclone IV"
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Oct 25 23:11:12 2021
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off app -c app --check_ios
Info: qfit2_default_script.tcl version: #1
Info: Project  = app
Info: Revision = app
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE75F23C8 for design "app"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (171002): Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23C8 is compatible
    Info (176445): Device EP4CE40F23C8 is compatible
    Info (176445): Device EP4CE30F23C8 is compatible
    Info (176445): Device EP4CE55F23C8 is compatible
    Info (176445): Device EP4CE115F23C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 2 total pins
    Info (169086): Pin miso not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
Info (176353): Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  37 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Warning (169177): 1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at G1
Info (11763): Results from the I/O assignment analysis compilation cannot be preserved because I/O assignment analysis was run with Incremental Compilation enabled
Info: Quartus II 32-bit I/O Assignment Analysis was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 424 megabytes
    Info: Processing ended: Mon Oct 25 23:11:16 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03
Warning (125096): Overriding device family setting Cyclone IV -- part EP4CE75F23C8 belongs to device family Cyclone IV E
    Info (125063): set_global_assignment -name FAMILY "Cyclone IV"
Info: *******************************************************************
Info: Running Quartus II 32-bit Fitter
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Oct 25 23:11:17 2021
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off app -c app
Info: qfit2_default_script.tcl version: #1
Info: Project  = app
Info: Revision = app
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP4CE75F23C8 for design "app"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (171002): Current optimization assignments may cause the Fitter to introduce hold timing violations on connections clocked by global signals
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE15F23C8 is compatible
    Info (176445): Device EP4CE40F23C8 is compatible
    Info (176445): Device EP4CE30F23C8 is compatible
    Info (176445): Device EP4CE55F23C8 is compatible
    Info (176445): Device EP4CE115F23C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location K2
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location K1
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location K22
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (169085): No exact pin location assignment(s) for 2 pins of 2 total pins
    Info (169086): Pin miso not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
Info (332104): Reading SDC File: 'app.sdc'
Info (332104): Reading SDC File: 'app_derate.sdc'
Warning (332190): Using the -early option with a derate factor of 2.0, i.e., greater than 1.0, causes less conservative delays which might lead to optimistic results from timing analysis.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332128): Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info (332127): Assuming a default timing requirement
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):    1.000          clk
Info (176353): Automatically promoted node clk~input (placed in PIN G1 (CLK1, DIFFCLK_0n))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  26 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  37 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  34 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  38 pins available
Info (128000): Starting physical synthesis optimizations for speed
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:01
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:02
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:03
Info (128000): Starting physical synthesis optimizations for speed
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm logic replication
Info (128003): Physical synthesis algorithm logic replication complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y25 to location X10_Y36
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (11888): Total time spent on timing analysis during the Fitter is 0.48 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:02
Warning (169177): 1 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at G1
Info (144001): Generated suppressed messages file C:/Remote/app/quartus_logs/app.fit.smsg
Info: Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 715 megabytes
    Info: Processing ended: Mon Oct 25 23:11:36 2021
    Info: Elapsed time: 00:00:19
    Info: Total CPU time (on all processors): 00:00:23
Info (293026): Skipped module Assembler due to the assignment FLOW_DISABLE_ASSEMBLER
Info (293026): Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Warning (125096): Overriding device family setting Cyclone IV -- part EP4CE75F23C8 belongs to device family Cyclone IV E
    Info (125063): set_global_assignment -name FAMILY "Cyclone IV"
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Oct 25 23:11:37 2021
Info: Command: quartus_sta app -c app
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'app.sdc'
Info (332104): Reading SDC File: 'app_derate.sdc'
Warning (332190): Using the -early option with a derate factor of 2.0, i.e., greater than 1.0, causes less conservative delays which might lead to optimistic results from timing analysis.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.541
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.541             -72.445 clk 
Info (332146): Worst-case hold slack is 0.891
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.891               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.974
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.974             -86.454 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.901
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.901             -62.325 clk 
Info (332146): Worst-case hold slack is 0.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.799               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.974
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.974             -86.454 clk 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.468
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.468             -20.114 clk 
Info (332146): Worst-case hold slack is 0.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.364               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -101.312 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 431 megabytes
    Info: Processing ended: Mon Oct 25 23:11:40 2021
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus II 32-bit EDA Netlist Writer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Mon Oct 25 23:11:42 2021
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off app -c app
Info (204019): Generated file app_8_1200mv_85c_slow.vo in folder "C:/Remote/app/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file app_8_1200mv_0c_slow.vo in folder "C:/Remote/app/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file app_min_1200mv_0c_fast.vo in folder "C:/Remote/app/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file app.vo in folder "C:/Remote/app/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file app_8_1200mv_85c_v_slow.sdo in folder "C:/Remote/app/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file app_8_1200mv_0c_v_slow.sdo in folder "C:/Remote/app/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file app_min_1200mv_0c_v_fast.sdo in folder "C:/Remote/app/simulation/modelsim/" for EDA simulation tool
Info (204019): Generated file app_v.sdo in folder "C:/Remote/app/simulation/modelsim/" for EDA simulation tool
Info: Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 345 megabytes
    Info: Processing ended: Mon Oct 25 23:11:43 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info (293000): Quartus II Full Compilation was successful. 0 errors, 28 warnings
Info (23030): Evaluation of Tcl script af_quartus.tcl was successful
Info: Quartus II 32-bit Shell was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 188 megabytes
    Info: Processing ended: Mon Oct 25 23:11:43 2021
    Info: Elapsed time: 00:00:42
    Info: Total CPU time (on all processors): 00:00:01
Mon Oct 25 23:11:43 2021
Using pre-ASF file app.pre.asf.
Total IO  : 84
Total Pin : 40/7
Top array is built.
Loading architect libraries...
## CPU time: 0:0:0, REAL time: 0:0:0
## Memory Usage: 22MB (22MB)
Loading route table...
## CPU time: 0:0:1, REAL time: 0:0:1
## Memory Usage: 71MB (71MB)
Using design verilog file ./simulation/modelsim/app.vo.
Preparing design...
## CPU time: 0:0:1, REAL time: 0:0:1
## Memory Usage: 73MB (73MB)
Pseudo pack design...
Packing Statistics
 Total      Logics : 21/1280 (  1%)
 Total        LUTs : 21/1280 (  1%)
 Total   Registers : 21/1280 (  1%)
 Total  Block Rams :  0/  15 (  0%)
 Total  Slice Rams :  0/ 160 (  0%)
 Total        PLLs :  0/   1 (  0%)
 Total        Pins :  2/  40 (  5%)
 Global    Signals :  1/   8 ( 12%)
      clk~inputclkctrl_outclk (from:   clk~input_o)
 Total Lonely   Datain   : 0
 Total Lonely   Register : 0
 Total LUT-FF   Pairs    : 21
 Total Register Packings : 0
 Registers with synchronous    reset : 0
 Registers with asynchronous   reset : 0
 Registers with sync and async reset : 0
## CPU time: 0:0:0, REAL time: 0:0:0
## Memory Usage: 73MB (73MB)
Filter verilog...
## CPU time: 0:0:0, REAL time: 0:0:0
## Memory Usage: 73MB (73MB)
Read DB design...
## CPU time: 0:0:0, REAL time: 0:0:1
## Memory Usage: 90MB (90MB)
Process design...
## CPU time: 0:0:0, REAL time: 0:0:0
## Memory Usage: 91MB (91MB)
Using design SDC file ./app.sdc.
Using ASF file app.asf.
Placement Statistics
 Total  Logic    Tiles   : 2/80 (2.5%)
 Total  Valid    Nets    : 27 (2+25)
 Total  Valid    Fanouts : 94 (6+88)
 Total  Tile     Fanouts : 2
 Tile   Zip      Fanins  : 0 (0:0)
 Tile   Zip      Fanouts : 0 (0:1)
 Total  Ignored  Nets    : 40
 Total  Valid    Blocks  : 3 (1/2)
 Total  Ignored  Blocks  : 0
 Total  Zip Complexities : 1/1 1.00/1.00
 Avg    Zip   Bottleneck : 0.00 0.00
 Avg    Net   Bottleneck : 0.00 0.00
Iter #1/1 ...
Pass 1 #1/2 ...
Partitioning...
 step = 0, partition : 13,8

 step = 1, partition : 6,5
....................
 step = 2, partition : 3,2
....................
 step = 3, partition : 2,2
....................
 step = 4, partition : 2,2
....................

## CPU time: 0:0:0, REAL time: 0:0:1
Pass 1 #2/2 ...
Partitioning...
 step = 0, partition : 13,8

 step = 1, partition : 6,5
....................
 step = 2, partition : 3,2
....................
 step = 3, partition : 2,2
....................
 step = 4, partition : 2,2
....................

## CPU time: 0:0:0, REAL time: 0:0:0
Pass 2 #1/1 ...
Legalization and Swapping...
..........

## CPU time: 0:0:0, REAL time: 0:0:0
Pass 3 #1/1 ...
Touchup...


## CPU time: 0:0:0, REAL time: 0:0:0
Pass 4 #1/1 ...
Optimization...
............................................................
Finishing...

## CPU time: 0:0:0, REAL time: 0:0:0
Total wire cost after placement: 0:0:0(0:0) 13.22(12.08)+2(0)+0 1.5(0.171742)+0.5

*** Post Placement Timing Report ***
=== User constraints ===


=== Auto constraints ===
Fmax report
  User constraint:   1.000MHz, Fmax: 195.350MHz, Clock: Internal_generated_clock_app|clk

Clock transfer report:
  Worst setup: 994.881, with clock Internal_generated_clock_app|clk

  Worst  hold:   1.052, with clock Internal_generated_clock_app|clk

Coverage report
  User constraints covered 0 connections out of 66 total, coverage: 0.0%
  Auto constraints covered 65 connections out of 66 total, coverage: 98.5%


Hold from counter[0] to counter[0], clock Internal_generated_clock_app|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    3.092
    Required Time:   2.040

*** End Timing Report ***

route_design -dump ./alta_db/route.tx -replace ./alta_db/replace.tx 
Route Design Statistics
 Total Routing Nets : 27
 Fanout     Average : 2.48 (1..11)
 Max   Fanout  Net  : AsyncReset_X1_Y5_GND
 Logic       Slices : 21/1280 (1.6%)

Routing...
 Budget Useful Skew...
=== User constraints ===
=== Auto constraints ===
Fmax report
  User constraint:   1.000MHz, Fmax: 195.350MHz, Clock: Internal_generated_clock_app|clk

## CPU time: 0:0:0, REAL time: 0:0:0
 iter = 1/1, route#: 27, violation# : 1, overflow# : 1, conflict# : 2, node#: 94
## CPU time: 0:0:0, REAL time: 0:0:0
 iter = 2/2, route#: 27, violation# : 1, overflow# : 1, conflict# : 2, node#: 95
## CPU time: 0:0:0, REAL time: 0:0:0
 iter = 3/3, route#: 27, violation# : 0, overflow# : 0, conflict# : 0, node#: 95
## CPU time: 0:0:0, REAL time: 0:0:0
 iter = 4/2, route#: 2, violation# : 0, overflow# : 0, conflict# : 0, node#: 95
## CPU time: 0:0:0, REAL time: 0:0:0
 iter = 5/1, route#: 2, violation# : 0, overflow# : 0, conflict# : 0, node#: 95
## CPU time: 0:0:0, REAL time: 0:0:1
 iter = 6/2, route#: 2, violation# : 0, overflow# : 0, conflict# : 0, node#: 95
## CPU time: 0:0:0, REAL time: 0:0:1
 iter = 7/2, route#: 2, violation# : 0, overflow# : 0, conflict# : 0, node#: 95
## CPU time: 0:0:0, REAL time: 0:0:1
 iter = 8/2, route#: 2, violation# : 0, overflow# : 0, conflict# : 0, node#: 95
## CPU time: 0:0:0, REAL time: 0:0:1
 iter = 9/1, route#: 2, violation# : 0, overflow# : 0, conflict# : 0, node#: 95
Optimizing...
...

Done

*** Post Routing Timing Report ***
=== User constraints ===


=== Auto constraints ===
Fmax report
  User constraint:   1.000MHz, Fmax: 189.107MHz, Clock: Internal_generated_clock_app|clk

Clock transfer report:
  Worst setup: 994.712, with clock Internal_generated_clock_app|clk

  Worst  hold:   1.052, with clock Internal_generated_clock_app|clk

Coverage report
  User constraints covered 0 connections out of 66 total, coverage: 0.0%
  Auto constraints covered 65 connections out of 66 total, coverage: 98.5%


Hold from counter[0] to counter[0], clock Internal_generated_clock_app|clk, constraint 0.000
  Slack:   1.052
    Arrival Time:    4.110
    Required Time:   3.058

*** End Timing Report ***

Mon Oct 25 23:11:51 2021
Using post-ASF file app.post.asf.
Mon Oct 25 23:11:52 2021
