#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x13a2ef100 .scope module, "fault_checker_tb" "fault_checker_tb" 2 3;
 .timescale -9 -12;
P_0x13a2f4090 .param/l "ES" 0 2 7, +C4<00000000000000000000000000000010>;
P_0x13a2f40d0 .param/l "FRAC_SIZE" 0 2 8, +C4<00000000000000000000000000000011>;
P_0x13a2f4110 .param/l "FULL_NBITS" 0 2 5, +C4<00000000000000000000000000100000>;
P_0x13a2f4150 .param/l "TRUNC_NBITS" 0 2 6, +C4<00000000000000000000000000010000>;
v0x13a5de190_0 .var "A", 31 0;
v0x13a5de240_0 .var "B", 31 0;
v0x13a5de2e0_0 .var "clk", 0 0;
v0x13a5de370_0 .net "fault", 0 0, v0x13a5dd350_0;  1 drivers
v0x13a5de420_0 .var/i "infile", 31 0;
v0x13a5de4f0_0 .var/i "line_no", 31 0;
v0x13a5de580_0 .net "mode", 1 0, v0x13a5dd630_0;  1 drivers
v0x13a5de620_0 .var/i "rc", 31 0;
v0x13a5de6c0_0 .var "rst_n", 0 0;
v0x13a5de7f0_0 .net "true_scale", 6 0, v0x13a5ddae0_0;  1 drivers
v0x13a5de880_0 .net "true_sum", 31 0, v0x13a5ddb90_0;  1 drivers
v0x13a5de910_0 .net "used_scale", 6 0, v0x13a5dde60_0;  1 drivers
v0x13a5de9c0_0 .net "used_sum", 31 0, v0x13a5ddef0_0;  1 drivers
S_0x13a2eea80 .scope module, "dut" "fault_checker" 2 27, 3 3 0, S_0x13a2ef100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 1 "fault";
    .port_info 5 /OUTPUT 2 "mode";
    .port_info 6 /OUTPUT 32 "true_sum";
    .port_info 7 /OUTPUT 32 "used_sum";
    .port_info 8 /OUTPUT 7 "true_scale";
    .port_info 9 /OUTPUT 7 "used_scale";
P_0x13a3eeca0 .param/l "ES" 0 3 6, +C4<00000000000000000000000000000010>;
P_0x13a3eece0 .param/l "FRAC_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x13a3eed20 .param/l "FULL_NBITS" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x13a3eed60 .param/l "MODE_PUNT32" 1 3 141, C4<00>;
P_0x13a3eeda0 .param/l "MODE_REVERSE16" 1 3 143, C4<10>;
P_0x13a3eede0 .param/l "MODE_TRUNC16" 1 3 142, C4<01>;
P_0x13a3eee20 .param/l "TRUNC_NBITS" 0 3 5, +C4<00000000000000000000000000010000>;
L_0x13a63eaf0 .functor NOT 1, L_0x13a63f220, C4<0>, C4<0>, C4<0>;
L_0x13a5e0ae0 .functor NOT 16, L_0x13a5e07c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x13a65d8a0 .functor XOR 1, L_0x13a65d800, L_0x13a65d0d0, C4<0>, C4<0>;
v0x13a5dc870_0 .net "A", 31 0, v0x13a5de190_0;  1 drivers
v0x13a5dc960_0 .net "A_tr", 15 0, L_0x13a63f340;  1 drivers
v0x13a5dca00_0 .net "B", 31 0, v0x13a5de240_0;  1 drivers
v0x13a5dcaf0_0 .net "B_tr", 15 0, L_0x13a5e07c0;  1 drivers
v0x13a5dcb90_0 .net "B_tr_neg", 15 0, L_0x13a63f7e0;  1 drivers
v0x13a5dcc60_0 .var "C_tr", 15 0;
v0x13a5dcd10_0 .net *"_ivl_10", 15 0, L_0x13a5e0ae0;  1 drivers
L_0x14008bec8 .functor BUFT 1, C4<0000000000000001>, C4<0>, C4<0>, C4<0>;
v0x13a5dcdc0_0 .net/2u *"_ivl_12", 15 0, L_0x14008bec8;  1 drivers
v0x13a5dce70_0 .net *"_ivl_17", 0 0, L_0x13a65d800;  1 drivers
v0x13a5dcf80_0 .net *"_ivl_19", 0 0, L_0x13a65d0d0;  1 drivers
v0x13a5dd030_0 .net *"_ivl_3", 0 0, L_0x13a63f220;  1 drivers
v0x13a5dd0e0_0 .net "adder_full_out", 31 0, L_0x13a610700;  1 drivers
v0x13a5dd1a0_0 .net "adder_punt_out", 31 0, L_0x13a63ef80;  1 drivers
v0x13a5dd230_0 .net "adder_trunc_out_wire", 15 0, L_0x13a65d520;  1 drivers
v0x13a5dd2c0_0 .net "clk", 0 0, v0x13a5de2e0_0;  1 drivers
v0x13a5dd350_0 .var "fault", 0 0;
v0x13a5dd3f0_0 .net "full_inf", 0 0, L_0x13a5e0410;  1 drivers
v0x13a5dd5a0_0 .net "full_zero", 0 0, L_0x13a5e0500;  1 drivers
v0x13a5dd630_0 .var "mode", 1 0;
v0x13a5dd6c0_0 .var "next", 1 0;
v0x13a5dd750_0 .net "punt_inf", 0 0, L_0x13a612880;  1 drivers
v0x13a5dd7e0_0 .net "punt_zero", 0 0, L_0x13a612970;  1 drivers
v0x13a5dd870_0 .var "rpc_fail", 0 0;
v0x13a5dd900_0 .net "rst_n", 0 0, v0x13a5de6c0_0;  1 drivers
v0x13a5dd990_0 .net "sign_diff", 0 0, L_0x13a65d8a0;  1 drivers
v0x13a5dda30_0 .var "state", 1 0;
v0x13a5ddae0_0 .var "true_scale", 6 0;
v0x13a5ddb90_0 .var "true_sum", 31 0;
v0x13a5ddc40_0 .var "trunc_adder_in1", 15 0;
v0x13a5ddd00_0 .var "trunc_adder_in2", 15 0;
v0x13a5dddb0_0 .var "trunc_adder_start", 0 0;
v0x13a5dde60_0 .var "used_scale", 6 0;
v0x13a5ddef0_0 .var "used_sum", 31 0;
E_0x13a04f330/0 .event anyedge, v0x13a5dd630_0, v0x13a5dae30_0, v0x13a5988e0_0, v0x13a4764b0_0;
E_0x13a04f330/1 .event anyedge, v0x13a5dd870_0, v0x13a5ddae0_0, v0x13a5dde60_0;
E_0x13a04f330 .event/or E_0x13a04f330/0, E_0x13a04f330/1;
E_0x13a05d6d0/0 .event anyedge, v0x13a5dd630_0, v0x13a5dc960_0, v0x13a5dcaf0_0, v0x13a5dda30_0;
E_0x13a05d6d0/1 .event anyedge, v0x13a5dcc60_0, v0x13a5dcb90_0;
E_0x13a05d6d0 .event/or E_0x13a05d6d0/0, E_0x13a05d6d0/1;
E_0x13a05abf0 .event anyedge, v0x13a484300_0, v0x13a482bf0_0, v0x13a5dd990_0;
E_0x13a2edce0/0 .event negedge, v0x13a5dd900_0;
E_0x13a2edce0/1 .event posedge, v0x13a5dd2c0_0;
E_0x13a2edce0 .event/or E_0x13a2edce0/0, E_0x13a2edce0/1;
E_0x13a3c0170 .event anyedge, v0x13a5dda30_0, v0x13a5dd630_0, v0x13a5dae30_0, v0x13a5dc960_0;
L_0x13a63f220 .part v0x13a5dd630_0, 1, 1;
L_0x13a63f340 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x13a5de190_0 (v0x13a5dc730_0) S_0x13a5dc570;
L_0x13a5e07c0 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x13a5de240_0 (v0x13a5dc730_0) S_0x13a5dc570;
L_0x13a63f7e0 .arith/sum 16, L_0x13a5e0ae0, L_0x14008bec8;
L_0x13a65d800 .part v0x13a5de190_0, 31, 1;
L_0x13a65d0d0 .part v0x13a5de240_0, 31, 1;
S_0x13a2f3dd0 .scope function.vec4.u32, "count_leading_zeros" "count_leading_zeros" 3 48, 3 48 0, S_0x13a2eea80;
 .timescale -9 -12;
; Variable count_leading_zeros is vec4 return value of scope S_0x13a2f3dd0
v0x13a005c00_0 .var/i "i", 31 0;
v0x13a2f8c00_0 .var/i "width", 31 0;
v0x13a2f61e0_0 .var "x", 31 0;
TD_fault_checker_tb.dut.count_leading_zeros ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
    %load/vec4 v0x13a2f8c00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a005c00_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x13a005c00_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x13a2f61e0_0;
    %load/vec4 v0x13a005c00_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x13a005c00_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %retload/vec4 0; Load count_leading_zeros (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v0x13a005c00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a005c00_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x13a2f8df0 .scope module, "full_adder" "posit_add" 3 149, 4 2 0, S_0x13a2eea80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x13a2fb8b0 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000101>;
P_0x13a2fb8f0 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0x13a2fb930 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x140089f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x13a5df4b0 .functor BUFZ 1, L_0x140089f48, C4<0>, C4<0>, C4<0>;
L_0x13a5dfb10 .functor NOT 1, L_0x13a5df800, C4<0>, C4<0>, C4<0>;
L_0x13a5dfb80 .functor AND 1, L_0x13a5dfa70, L_0x13a5dfb10, C4<1>, C4<1>;
L_0x13a5dfd90 .functor NOT 1, L_0x13a5df940, C4<0>, C4<0>, C4<0>;
L_0x13a5dfe20 .functor AND 1, L_0x13a5dfc90, L_0x13a5dfd90, C4<1>, C4<1>;
L_0x13a5dffd0 .functor OR 1, L_0x13a5dff30, L_0x13a5df800, C4<0>, C4<0>;
L_0x13a5e0080 .functor NOT 1, L_0x13a5dffd0, C4<0>, C4<0>, C4<0>;
L_0x13a5e0280 .functor OR 1, L_0x13a5e0170, L_0x13a5df940, C4<0>, C4<0>;
L_0x13a5e0310 .functor NOT 1, L_0x13a5e0280, C4<0>, C4<0>, C4<0>;
L_0x13a5e0410 .functor OR 1, L_0x13a5dfb80, L_0x13a5dfe20, C4<0>, C4<0>;
L_0x13a5e0500 .functor AND 1, L_0x13a5e0080, L_0x13a5e0310, C4<1>, C4<1>;
L_0x13a5f90a0 .functor XNOR 1, L_0x13a5df520, L_0x13a5df640, C4<0>, C4<0>;
L_0x13a5fadf0 .functor BUFZ 5, L_0x13a5fab00, C4<00000>, C4<00000>, C4<00000>;
L_0x13a5fc9c0 .functor OR 1, L_0x13a5facc0, L_0x13a5fcb00, C4<0>, C4<0>;
L_0x13a60f190 .functor OR 1, L_0x13a60f050, L_0x13a60f450, C4<0>, C4<0>;
L_0x13a5faee0 .functor AND 1, L_0x13a60ccc0, L_0x13a60f190, C4<1>, C4<1>;
L_0x13a60f630 .functor AND 1, L_0x13a60cc20, L_0x13a60ccc0, C4<1>, C4<1>;
L_0x13a60f770 .functor OR 1, L_0x13a60f050, L_0x13a60f450, C4<0>, C4<0>;
L_0x13a60f530 .functor NOT 1, L_0x13a60f770, C4<0>, C4<0>, C4<0>;
L_0x13a60f8c0 .functor AND 1, L_0x13a60f630, L_0x13a60f530, C4<1>, C4<1>;
L_0x13a60f930 .functor OR 1, L_0x13a5faee0, L_0x13a60f8c0, C4<0>, C4<0>;
L_0x13a6107a0 .functor OR 1, L_0x13a5e0410, L_0x13a5e0500, C4<0>, C4<0>;
L_0x13a6108b0 .functor NOT 1, L_0x13a610810, C4<0>, C4<0>, C4<0>;
L_0x13a610a20 .functor OR 1, L_0x13a6107a0, L_0x13a6108b0, C4<0>, C4<0>;
L_0x13a610f30 .functor BUFZ 1, L_0x13a5df4b0, C4<0>, C4<0>, C4<0>;
v0x13a47a460_0 .net "DSR_e_diff", 4 0, L_0x13a5fadf0;  1 drivers
v0x13a438400_0 .net "DSR_left_out", 31 0, L_0x13a60bfc0;  1 drivers
v0x13a438490_0 .net "DSR_left_out_t", 31 0, L_0x13a60bdd0;  1 drivers
v0x13a436c20_0 .net "DSR_right_in", 31 0, L_0x13a5dea90;  1 drivers
v0x13a436cb0_0 .net "DSR_right_out", 31 0, L_0x13a5fc050;  1 drivers
v0x13a478be0_0 .net "G", 0 0, L_0x13a60ccc0;  1 drivers
v0x13a4784a0_0 .net "L", 0 0, L_0x13a60cc20;  1 drivers
v0x13a478530_0 .net "LOD_in", 31 0, L_0x13a5fccf0;  1 drivers
v0x13a46f420_0 .net "R", 0 0, L_0x13a60f050;  1 drivers
v0x13a45a160_0 .net "St", 0 0, L_0x13a60f450;  1 drivers
v0x13a45a1f0_0 .net *"_ivl_10", 30 0, L_0x13a5df760;  1 drivers
v0x13a44f820_0 .net *"_ivl_100", 0 0, L_0x13a5fa890;  1 drivers
L_0x140089138 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13a44f8b0_0 .net/2u *"_ivl_101", 4 0, L_0x140089138;  1 drivers
v0x13a44a3a0_0 .net *"_ivl_104", 4 0, L_0x13a5fac20;  1 drivers
v0x13a44a430_0 .net *"_ivl_112", 0 0, L_0x13a5facc0;  1 drivers
v0x13a4479a0_0 .net *"_ivl_114", 0 0, L_0x13a5fcb00;  1 drivers
v0x13a447a30_0 .net *"_ivl_115", 0 0, L_0x13a5fc9c0;  1 drivers
v0x13a44e390_0 .net *"_ivl_118", 30 0, L_0x13a5fca30;  1 drivers
v0x13a44e420_0 .net *"_ivl_124", 0 0, L_0x13a60bf20;  1 drivers
v0x13a44b990_0 .net *"_ivl_126", 30 0, L_0x13a5fcd90;  1 drivers
L_0x1400899a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a44ba20_0 .net/2u *"_ivl_127", 0 0, L_0x1400899a8;  1 drivers
v0x13a44cf20_0 .net *"_ivl_129", 31 0, L_0x13a60c130;  1 drivers
L_0x140089a80 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13a44cfb0_0 .net/2u *"_ivl_135", 2 0, L_0x140089a80;  1 drivers
v0x13a458cd0_0 .net *"_ivl_14", 30 0, L_0x13a5df8a0;  1 drivers
L_0x140089d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a458d60_0 .net/2u *"_ivl_143", 31 0, L_0x140089d08;  1 drivers
v0x13a453850_0 .net *"_ivl_154", 33 0, L_0x13a60f0f0;  1 drivers
v0x13a4538e0_0 .net *"_ivl_157", 0 0, L_0x13a60f190;  1 drivers
v0x13a450e50_0 .net *"_ivl_159", 0 0, L_0x13a5faee0;  1 drivers
v0x13a450ee0_0 .net *"_ivl_161", 0 0, L_0x13a60f630;  1 drivers
v0x13a4523e0_0 .net *"_ivl_163", 0 0, L_0x13a60f770;  1 drivers
v0x13a452470_0 .net *"_ivl_165", 0 0, L_0x13a60f530;  1 drivers
v0x13a457840_0 .net *"_ivl_167", 0 0, L_0x13a60f8c0;  1 drivers
L_0x140089d50 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a4578d0_0 .net/2u *"_ivl_171", 30 0, L_0x140089d50;  1 drivers
v0x13a448f30_0 .net *"_ivl_177", 31 0, L_0x13a60ffd0;  1 drivers
v0x13a448fc0_0 .net *"_ivl_18", 0 0, L_0x13a5dfa70;  1 drivers
L_0x140089e28 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a454e40_0 .net *"_ivl_180", 26 0, L_0x140089e28;  1 drivers
L_0x140089e70 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x13a454ed0_0 .net/2u *"_ivl_181", 31 0, L_0x140089e70;  1 drivers
v0x13a4563d0_0 .net *"_ivl_183", 0 0, L_0x13a60fb90;  1 drivers
v0x13a456460_0 .net *"_ivl_186", 31 0, L_0x13a60fcb0;  1 drivers
v0x13a46df90_0 .net *"_ivl_188", 31 0, L_0x13a610070;  1 drivers
v0x13a46e020_0 .net *"_ivl_19", 0 0, L_0x13a5dfb10;  1 drivers
L_0x140089eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a463650_0 .net *"_ivl_191", 31 0, L_0x140089eb8;  1 drivers
v0x13a4636e0_0 .net *"_ivl_194", 31 0, L_0x13a6102e0;  1 drivers
v0x13a45e1d0_0 .net *"_ivl_197", 0 0, L_0x13a6107a0;  1 drivers
v0x13a45e260_0 .net *"_ivl_200", 0 0, L_0x13a610810;  1 drivers
v0x13a45b7d0_0 .net *"_ivl_201", 0 0, L_0x13a6108b0;  1 drivers
v0x13a45b860_0 .net *"_ivl_203", 0 0, L_0x13a610a20;  1 drivers
L_0x140089f00 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a45cd60_0 .net/2u *"_ivl_205", 30 0, L_0x140089f00;  1 drivers
v0x13a45cdf0_0 .net *"_ivl_207", 31 0, L_0x13a610a90;  1 drivers
v0x13a4621c0_0 .net *"_ivl_210", 30 0, L_0x13a610580;  1 drivers
v0x13a462250_0 .net *"_ivl_211", 31 0, L_0x13a610620;  1 drivers
v0x13a45f7c0_0 .net *"_ivl_24", 0 0, L_0x13a5dfc90;  1 drivers
v0x13a45f850_0 .net *"_ivl_25", 0 0, L_0x13a5dfd90;  1 drivers
v0x13a460d50_0 .net *"_ivl_30", 0 0, L_0x13a5dff30;  1 drivers
v0x13a460de0_0 .net *"_ivl_31", 0 0, L_0x13a5dffd0;  1 drivers
v0x13a46cb00_0 .net *"_ivl_36", 0 0, L_0x13a5e0170;  1 drivers
v0x13a46cb90_0 .net *"_ivl_37", 0 0, L_0x13a5e0280;  1 drivers
L_0x1400880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a467680_0 .net *"_ivl_45", 31 0, L_0x1400880e8;  1 drivers
v0x13a467710_0 .net *"_ivl_48", 31 0, L_0x13a5e06c0;  1 drivers
L_0x140088130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a464c80_0 .net *"_ivl_51", 31 0, L_0x140088130;  1 drivers
v0x13a464d10_0 .net *"_ivl_54", 31 0, L_0x13a5e09e0;  1 drivers
v0x13a466210_0 .net *"_ivl_62", 30 0, L_0x13a5f8c90;  1 drivers
v0x13a4662a0_0 .net *"_ivl_64", 30 0, L_0x13a5f8d30;  1 drivers
v0x13a46b670_0 .net *"_ivl_65", 0 0, L_0x13a5f8bf0;  1 drivers
L_0x140088e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13a46b700_0 .net/2u *"_ivl_67", 0 0, L_0x140088e68;  1 drivers
L_0x140088eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a468c70_0 .net/2u *"_ivl_69", 0 0, L_0x140088eb0;  1 drivers
v0x13a468d00_0 .net *"_ivl_98", 2 0, L_0x13a5fa9e0;  1 drivers
v0x13a46a200_0 .net "add_m", 32 0, L_0x13a5fc740;  1 drivers
v0x13a46f4b0_0 .net "add_m_in1", 31 0, L_0x13a5debd0;  1 drivers
v0x13a46a290_0 .net "diff", 8 0, L_0x13a5fa6b0;  1 drivers
v0x13a4856f0_0 .net "done", 0 0, L_0x13a610f30;  1 drivers
v0x13a485780_0 .net "e1", 1 0, L_0x13a5ec900;  1 drivers
v0x13a485470_0 .net "e2", 1 0, L_0x13a5f8760;  1 drivers
v0x13a485500_0 .net "e_o", 1 0, L_0x13a60c830;  1 drivers
v0x13a484270_0 .net "exp_diff", 4 0, L_0x13a5fab00;  1 drivers
v0x13a484300_0 .net "in1", 31 0, v0x13a5de190_0;  alias, 1 drivers
v0x13a482b60_0 .net "in1_gt_in2", 0 0, L_0x13a5f8f00;  1 drivers
v0x13a482bf0_0 .net "in2", 31 0, v0x13a5de240_0;  alias, 1 drivers
v0x13a481470_0 .net "inf", 0 0, L_0x13a5e0410;  alias, 1 drivers
v0x13a481500_0 .net "inf1", 0 0, L_0x13a5dfb80;  1 drivers
v0x13a47fd90_0 .net "inf2", 0 0, L_0x13a5dfe20;  1 drivers
v0x13a47fe20_0 .net "le", 1 0, L_0x13a5f9700;  1 drivers
v0x13a4423a0_0 .net "le_o", 8 0, L_0x13a60c9c0;  1 drivers
v0x13a442430_0 .net "le_o_tmp", 8 0, L_0x13a60c590;  1 drivers
v0x13a442120_0 .net "left_shift", 4 0, L_0x13a60a870;  1 drivers
v0x13a4421b0_0 .net "lm", 30 0, L_0x13a5f9a10;  1 drivers
v0x13a440f20_0 .net "lr", 4 0, L_0x13a5f9440;  1 drivers
v0x13a440fb0_0 .net "lr_N", 5 0, L_0x13a5f9e70;  1 drivers
v0x13a43f810_0 .net "lrc", 0 0, L_0x13a5f9250;  1 drivers
v0x13a43f8a0_0 .net "ls", 0 0, L_0x13a5f8e50;  1 drivers
v0x13a43e120_0 .net "m1", 30 0, L_0x13a5f89b0;  1 drivers
v0x13a43e1b0_0 .net "m2", 30 0, L_0x13a5f8ad0;  1 drivers
v0x13a43ca40_0 .net "mant1", 29 0, L_0x13a5eca30;  1 drivers
v0x13a43cad0_0 .net "mant2", 29 0, L_0x13a5f8890;  1 drivers
v0x13a476730_0 .net "mant_ovf", 1 0, L_0x13a5fc920;  1 drivers
v0x13a4767c0_0 .net "op", 0 0, L_0x13a5f90a0;  1 drivers
v0x13a4764b0_0 .net "out", 31 0, L_0x13a610700;  alias, 1 drivers
v0x13a476540_0 .net "r_o", 4 0, L_0x13a60d820;  1 drivers
v0x13a4752b0_0 .net "rc1", 0 0, L_0x13a5e0d80;  1 drivers
v0x13a475340_0 .net "rc2", 0 0, L_0x13a5ecbc0;  1 drivers
v0x13a473ba0_0 .net "regime1", 4 0, L_0x13a5eb040;  1 drivers
v0x13a473c30_0 .net "regime2", 4 0, L_0x13a5f6e80;  1 drivers
v0x13a4724b0_0 .net "rnd_ulp", 31 0, L_0x13a60f820;  1 drivers
v0x13a472540_0 .net "s1", 0 0, L_0x13a5df520;  1 drivers
v0x13a470dd0_0 .net "s2", 0 0, L_0x13a5df640;  1 drivers
v0x13a470e60_0 .net "se", 1 0, L_0x13a5f94e0;  1 drivers
v0x13a51cc80_0 .net "sm", 30 0, L_0x13a5f97a0;  1 drivers
v0x13a51cd10_0 .net "sr", 4 0, L_0x13a5f92f0;  1 drivers
v0x13a51bbe0_0 .net "sr_N", 5 0, L_0x13a5fa310;  1 drivers
v0x13a51bc70_0 .net "src", 0 0, L_0x13a5f8fa0;  1 drivers
v0x13a519b90_0 .net "start", 0 0, L_0x140089f48;  1 drivers
v0x13a519c20_0 .net "start0", 0 0, L_0x13a5df4b0;  1 drivers
v0x13a519080_0 .net "tmp1_o", 98 0, L_0x13a60ee80;  1 drivers
v0x13a519110_0 .net "tmp1_oN", 31 0, L_0x13a6103c0;  1 drivers
v0x13a515a70_0 .net "tmp1_o_rnd", 31 0, L_0x13a6104e0;  1 drivers
v0x13a515b00_0 .net "tmp1_o_rnd_ulp", 32 0, L_0x13a60fdf0;  1 drivers
v0x13a513040_0 .net "tmp_o", 66 0, L_0x13a5df250;  1 drivers
v0x13a5130d0_0 .net "ulp", 0 0, L_0x13a60f930;  1 drivers
v0x13a506410_0 .net "xin1", 31 0, L_0x13a5e08c0;  1 drivers
v0x13a5064a0_0 .net "xin2", 31 0, L_0x13a5e0be0;  1 drivers
v0x13a509920_0 .net "zero", 0 0, L_0x13a5e0500;  alias, 1 drivers
v0x13a5099b0_0 .net "zero1", 0 0, L_0x13a5e0080;  1 drivers
v0x13a516fe0_0 .net "zero2", 0 0, L_0x13a5e0310;  1 drivers
v0x13a517070_0 .net "zero_tmp1", 0 0, L_0x13a5df800;  1 drivers
v0x13a516920_0 .net "zero_tmp2", 0 0, L_0x13a5df940;  1 drivers
L_0x13a5ded10 .part L_0x13a60c9c0, 7, 1;
L_0x13a5df130 .part L_0x13a60c9c0, 7, 1;
L_0x13a5df070 .part L_0x13a60bfc0, 0, 31;
L_0x13a5df520 .part v0x13a5de190_0, 31, 1;
L_0x13a5df640 .part v0x13a5de240_0, 31, 1;
L_0x13a5df760 .part v0x13a5de190_0, 0, 31;
L_0x13a5df800 .reduce/or L_0x13a5df760;
L_0x13a5df8a0 .part v0x13a5de240_0, 0, 31;
L_0x13a5df940 .reduce/or L_0x13a5df8a0;
L_0x13a5dfa70 .part v0x13a5de190_0, 31, 1;
L_0x13a5dfc90 .part v0x13a5de240_0, 31, 1;
L_0x13a5dff30 .part v0x13a5de190_0, 31, 1;
L_0x13a5e0170 .part v0x13a5de240_0, 31, 1;
L_0x13a5e06c0 .arith/sub 32, L_0x1400880e8, v0x13a5de190_0;
L_0x13a5e08c0 .functor MUXZ 32, v0x13a5de190_0, L_0x13a5e06c0, L_0x13a5df520, C4<>;
L_0x13a5e09e0 .arith/sub 32, L_0x140088130, v0x13a5de240_0;
L_0x13a5e0be0 .functor MUXZ 32, v0x13a5de240_0, L_0x13a5e09e0, L_0x13a5df640, C4<>;
L_0x13a5f89b0 .concat [ 30 1 0 0], L_0x13a5eca30, L_0x13a5df800;
L_0x13a5f8ad0 .concat [ 30 1 0 0], L_0x13a5f8890, L_0x13a5df940;
L_0x13a5f8c90 .part L_0x13a5e08c0, 0, 31;
L_0x13a5f8d30 .part L_0x13a5e0be0, 0, 31;
L_0x13a5f8bf0 .cmp/ge 31, L_0x13a5f8c90, L_0x13a5f8d30;
L_0x13a5f8f00 .functor MUXZ 1, L_0x140088eb0, L_0x140088e68, L_0x13a5f8bf0, C4<>;
L_0x13a5f8e50 .functor MUXZ 1, L_0x13a5df640, L_0x13a5df520, L_0x13a5f8f00, C4<>;
L_0x13a5f9250 .functor MUXZ 1, L_0x13a5ecbc0, L_0x13a5e0d80, L_0x13a5f8f00, C4<>;
L_0x13a5f8fa0 .functor MUXZ 1, L_0x13a5e0d80, L_0x13a5ecbc0, L_0x13a5f8f00, C4<>;
L_0x13a5f9440 .functor MUXZ 5, L_0x13a5f6e80, L_0x13a5eb040, L_0x13a5f8f00, C4<>;
L_0x13a5f92f0 .functor MUXZ 5, L_0x13a5eb040, L_0x13a5f6e80, L_0x13a5f8f00, C4<>;
L_0x13a5f9700 .functor MUXZ 2, L_0x13a5f8760, L_0x13a5ec900, L_0x13a5f8f00, C4<>;
L_0x13a5f94e0 .functor MUXZ 2, L_0x13a5ec900, L_0x13a5f8760, L_0x13a5f8f00, C4<>;
L_0x13a5f9a10 .functor MUXZ 31, L_0x13a5f8ad0, L_0x13a5f89b0, L_0x13a5f8f00, C4<>;
L_0x13a5f97a0 .functor MUXZ 31, L_0x13a5f89b0, L_0x13a5f8ad0, L_0x13a5f8f00, C4<>;
L_0x13a5fa7b0 .concat [ 2 6 0 0], L_0x13a5f9700, L_0x13a5f9e70;
L_0x13a5f9ab0 .concat [ 2 6 0 0], L_0x13a5f94e0, L_0x13a5fa310;
L_0x13a5fa9e0 .part L_0x13a5fa6b0, 5, 3;
L_0x13a5fa890 .reduce/or L_0x13a5fa9e0;
L_0x13a5fac20 .part L_0x13a5fa6b0, 0, 5;
L_0x13a5fab00 .functor MUXZ 5, L_0x13a5fac20, L_0x140089138, L_0x13a5fa890, C4<>;
L_0x13a5fc920 .part L_0x13a5fc740, 31, 2;
L_0x13a5facc0 .part L_0x13a5fc740, 32, 1;
L_0x13a5fcb00 .part L_0x13a5fc740, 31, 1;
L_0x13a5fca30 .part L_0x13a5fc740, 0, 31;
L_0x13a5fccf0 .concat [ 31 1 0 0], L_0x13a5fca30, L_0x13a5fc9c0;
L_0x13a60be80 .part L_0x13a5fc740, 1, 32;
L_0x13a60bf20 .part L_0x13a60bdd0, 31, 1;
L_0x13a5fcd90 .part L_0x13a60bdd0, 0, 31;
L_0x13a60c130 .concat [ 1 31 0 0], L_0x1400899a8, L_0x13a5fcd90;
L_0x13a60bfc0 .functor MUXZ 32, L_0x13a60c130, L_0x13a60bdd0, L_0x13a60bf20, C4<>;
L_0x13a60c710 .concat [ 2 6 0 0], L_0x13a5f9700, L_0x13a5f9e70;
L_0x13a60c1d0 .concat [ 5 3 0 0], L_0x13a60a870, L_0x140089a80;
L_0x13a60cb40 .part L_0x13a5fc920, 1, 1;
L_0x13a60d900 .part L_0x13a60c9c0, 0, 8;
L_0x13a60ef30 .concat [ 32 67 0 0], L_0x140089d08, L_0x13a5df250;
L_0x13a60cc20 .part L_0x13a60ee80, 36, 1;
L_0x13a60ccc0 .part L_0x13a60ee80, 35, 1;
L_0x13a60f050 .part L_0x13a60ee80, 34, 1;
L_0x13a60f0f0 .part L_0x13a60ee80, 0, 34;
L_0x13a60f450 .reduce/or L_0x13a60f0f0;
L_0x13a60f820 .concat [ 1 31 0 0], L_0x13a60f930, L_0x140089d50;
L_0x13a60fef0 .part L_0x13a60ee80, 35, 32;
L_0x13a60ffd0 .concat [ 5 27 0 0], L_0x13a60d820, L_0x140089e28;
L_0x13a60fb90 .cmp/gt 32, L_0x140089e70, L_0x13a60ffd0;
L_0x13a60fcb0 .part L_0x13a60fdf0, 0, 32;
L_0x13a610070 .part L_0x13a60ee80, 35, 32;
L_0x13a6104e0 .functor MUXZ 32, L_0x13a610070, L_0x13a60fcb0, L_0x13a60fb90, C4<>;
L_0x13a6102e0 .arith/sub 32, L_0x140089eb8, L_0x13a6104e0;
L_0x13a6103c0 .functor MUXZ 32, L_0x13a6104e0, L_0x13a6102e0, L_0x13a5f8e50, C4<>;
L_0x13a610810 .part L_0x13a60bfc0, 31, 1;
L_0x13a610a90 .concat [ 31 1 0 0], L_0x140089f00, L_0x13a5e0410;
L_0x13a610580 .part L_0x13a6103c0, 1, 31;
L_0x13a610620 .concat [ 31 1 0 0], L_0x13a610580, L_0x13a5f8e50;
L_0x13a610700 .functor MUXZ 32, L_0x13a610620, L_0x13a610a90, L_0x13a610a20, C4<>;
S_0x13a2fe290 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x13a2f8df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x13a02b2b0 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x13a02b2f0 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x13a60bdd0 .functor BUFZ 32, L_0x13a60b830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x140089960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3d1b20_0 .net *"_ivl_11", 0 0, L_0x140089960;  1 drivers
v0x13a3d71f0_0 .net *"_ivl_6", 0 0, L_0x13a60b950;  1 drivers
v0x13a3d5b10_0 .net *"_ivl_7", 31 0, L_0x13a60bad0;  1 drivers
v0x13a3ed960_0 .net *"_ivl_9", 30 0, L_0x13a60b9f0;  1 drivers
v0x13a3ed810_0 .net "a", 31 0, L_0x13a60be80;  1 drivers
v0x13a3e4340_0 .net "b", 4 0, L_0x13a60a870;  alias, 1 drivers
v0x13a3deec0_0 .net "c", 31 0, L_0x13a60bdd0;  alias, 1 drivers
v0x13a3dc4a0 .array "tmp", 0 4;
v0x13a3dc4a0_0 .net v0x13a3dc4a0 0, 31 0, L_0x13a60bc70; 1 drivers
v0x13a3dc4a0_1 .net v0x13a3dc4a0 1, 31 0, L_0x13a60ac30; 1 drivers
v0x13a3dc4a0_2 .net v0x13a3dc4a0 2, 31 0, L_0x13a60b030; 1 drivers
v0x13a3dc4a0_3 .net v0x13a3dc4a0 3, 31 0, L_0x13a60b3f0; 1 drivers
v0x13a3dc4a0_4 .net v0x13a3dc4a0 4, 31 0, L_0x13a60b830; 1 drivers
L_0x13a60aa10 .part L_0x13a60a870, 1, 1;
L_0x13a60ad90 .part L_0x13a60a870, 2, 1;
L_0x13a60b150 .part L_0x13a60a870, 3, 1;
L_0x13a60b510 .part L_0x13a60a870, 4, 1;
L_0x13a60b950 .part L_0x13a60a870, 0, 1;
L_0x13a60b9f0 .part L_0x13a60be80, 0, 31;
L_0x13a60bad0 .concat [ 1 31 0 0], L_0x140089960, L_0x13a60b9f0;
L_0x13a60bc70 .functor MUXZ 32, L_0x13a60be80, L_0x13a60bad0, L_0x13a60b950, C4<>;
S_0x13a3c1590 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x13a2fe290;
 .timescale -9 -12;
P_0x13a3b21c0 .param/l "i" 1 4 296, +C4<01>;
v0x13a2ff690_0 .net *"_ivl_1", 0 0, L_0x13a60aa10;  1 drivers
v0x13a2ebb40_0 .net *"_ivl_3", 31 0, L_0x13a60ab50;  1 drivers
v0x13a2eb2e0_0 .net *"_ivl_5", 29 0, L_0x13a60aab0;  1 drivers
L_0x140089840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a3c01f0_0 .net *"_ivl_7", 1 0, L_0x140089840;  1 drivers
L_0x13a60aab0 .part L_0x13a60bc70, 0, 30;
L_0x13a60ab50 .concat [ 2 30 0 0], L_0x140089840, L_0x13a60aab0;
L_0x13a60ac30 .functor MUXZ 32, L_0x13a60bc70, L_0x13a60ab50, L_0x13a60aa10, C4<>;
S_0x13a3c0f10 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x13a2fe290;
 .timescale -9 -12;
P_0x13a35c8d0 .param/l "i" 1 4 296, +C4<010>;
v0x13a3f9e00_0 .net *"_ivl_1", 0 0, L_0x13a60ad90;  1 drivers
v0x13a3fe970_0 .net *"_ivl_3", 31 0, L_0x13a60af10;  1 drivers
v0x13a3fbf50_0 .net *"_ivl_5", 27 0, L_0x13a60ae30;  1 drivers
L_0x140089888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13a3c6520_0 .net *"_ivl_7", 3 0, L_0x140089888;  1 drivers
L_0x13a60ae30 .part L_0x13a60ac30, 0, 28;
L_0x13a60af10 .concat [ 4 28 0 0], L_0x140089888, L_0x13a60ae30;
L_0x13a60b030 .functor MUXZ 32, L_0x13a60ac30, L_0x13a60af10, L_0x13a60ad90, C4<>;
S_0x13a3f9b40 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x13a2fe290;
 .timescale -9 -12;
P_0x13a33ebf0 .param/l "i" 1 4 296, +C4<011>;
v0x13a3dae50_0 .net *"_ivl_1", 0 0, L_0x13a60b150;  1 drivers
v0x13a3d0510_0 .net *"_ivl_3", 31 0, L_0x13a60b2d0;  1 drivers
v0x13a3cb090_0 .net *"_ivl_5", 23 0, L_0x13a60b1f0;  1 drivers
L_0x1400898d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a3c8670_0 .net *"_ivl_7", 7 0, L_0x1400898d0;  1 drivers
L_0x13a60b1f0 .part L_0x13a60b030, 0, 24;
L_0x13a60b2d0 .concat [ 8 24 0 0], L_0x1400898d0, L_0x13a60b1f0;
L_0x13a60b3f0 .functor MUXZ 32, L_0x13a60b030, L_0x13a60b2d0, L_0x13a60b150, C4<>;
S_0x13a3feb60 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x13a2fe290;
 .timescale -9 -12;
P_0x13a3205d0 .param/l "i" 1 4 296, +C4<0100>;
v0x13a3cdd40_0 .net *"_ivl_1", 0 0, L_0x13a60b510;  1 drivers
v0x13a3cc660_0 .net *"_ivl_3", 31 0, L_0x13a60b750;  1 drivers
v0x13a3d8680_0 .net *"_ivl_5", 15 0, L_0x13a60b6b0;  1 drivers
L_0x140089918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a3d4540_0 .net *"_ivl_7", 15 0, L_0x140089918;  1 drivers
L_0x13a60b6b0 .part L_0x13a60b3f0, 0, 16;
L_0x13a60b750 .concat [ 16 16 0 0], L_0x140089918, L_0x13a60b6b0;
L_0x13a60b830 .functor MUXZ 32, L_0x13a60b3f0, L_0x13a60b750, L_0x13a60b510, C4<>;
S_0x13a3f9790 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x13a2f8df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x13a02a880 .param/l "N" 0 4 307, +C4<00000000000000000000000000100000>;
P_0x13a02a8c0 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x13a5fc050 .functor BUFZ 32, L_0x13a5fbb30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1400892a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3a4ad0_0 .net *"_ivl_11", 0 0, L_0x1400892a0;  1 drivers
v0x13a3a9a80_0 .net *"_ivl_6", 0 0, L_0x13a5fbc50;  1 drivers
v0x13a340320_0 .net *"_ivl_7", 31 0, L_0x13a5fbd90;  1 drivers
v0x13a3359e0_0 .net *"_ivl_9", 30 0, L_0x13a5fbcf0;  1 drivers
v0x13a330560_0 .net "a", 31 0, L_0x13a5dea90;  alias, 1 drivers
v0x13a32db40_0 .net "b", 4 0, L_0x13a5fadf0;  alias, 1 drivers
v0x13a333210_0 .net "c", 31 0, L_0x13a5fc050;  alias, 1 drivers
v0x13a331b30 .array "tmp", 0 4;
v0x13a331b30_0 .net v0x13a331b30 0, 31 0, L_0x13a5fbef0; 1 drivers
v0x13a331b30_1 .net v0x13a331b30 1, 31 0, L_0x13a5fb170; 1 drivers
v0x13a331b30_2 .net v0x13a331b30 2, 31 0, L_0x13a5fb5b0; 1 drivers
v0x13a331b30_3 .net v0x13a331b30 3, 31 0, L_0x13a5f0c00; 1 drivers
v0x13a331b30_4 .net v0x13a331b30 4, 31 0, L_0x13a5fbb30; 1 drivers
L_0x13a5faf50 .part L_0x13a5fadf0, 1, 1;
L_0x13a5fb2d0 .part L_0x13a5fadf0, 2, 1;
L_0x13a5fb6d0 .part L_0x13a5fadf0, 3, 1;
L_0x13a5fb890 .part L_0x13a5fadf0, 4, 1;
L_0x13a5fbc50 .part L_0x13a5fadf0, 0, 1;
L_0x13a5fbcf0 .part L_0x13a5dea90, 1, 31;
L_0x13a5fbd90 .concat [ 31 1 0 0], L_0x13a5fbcf0, L_0x1400892a0;
L_0x13a5fbef0 .functor MUXZ 32, L_0x13a5dea90, L_0x13a5fbd90, L_0x13a5fbc50, C4<>;
S_0x13a3c6260 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x13a3f9790;
 .timescale -9 -12;
P_0x13a4d79c0 .param/l "i" 1 4 317, +C4<01>;
v0x13a3e1b70_0 .net *"_ivl_1", 0 0, L_0x13a5faf50;  1 drivers
v0x13a3e0490_0 .net *"_ivl_3", 31 0, L_0x13a5fb090;  1 drivers
v0x13a3ec4b0_0 .net *"_ivl_5", 29 0, L_0x13a5faff0;  1 drivers
L_0x140089180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a3e8370_0 .net *"_ivl_7", 1 0, L_0x140089180;  1 drivers
L_0x13a5faff0 .part L_0x13a5fbef0, 2, 30;
L_0x13a5fb090 .concat [ 30 2 0 0], L_0x13a5faff0, L_0x140089180;
L_0x13a5fb170 .functor MUXZ 32, L_0x13a5fbef0, L_0x13a5fb090, L_0x13a5faf50, C4<>;
S_0x13a3cb280 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x13a3f9790;
 .timescale -9 -12;
P_0x13a4e22f0 .param/l "i" 1 4 317, +C4<010>;
v0x13a3e5950_0 .net *"_ivl_1", 0 0, L_0x13a5fb2d0;  1 drivers
v0x13a3eb020_0 .net *"_ivl_3", 31 0, L_0x13a5fb490;  1 drivers
v0x13a3e9940_0 .net *"_ivl_5", 27 0, L_0x13a5fb3f0;  1 drivers
L_0x1400891c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13a3f8660_0 .net *"_ivl_7", 3 0, L_0x1400891c8;  1 drivers
L_0x13a5fb3f0 .part L_0x13a5fb170, 4, 28;
L_0x13a5fb490 .concat [ 28 4 0 0], L_0x13a5fb3f0, L_0x1400891c8;
L_0x13a5fb5b0 .functor MUXZ 32, L_0x13a5fb170, L_0x13a5fb490, L_0x13a5fb2d0, C4<>;
S_0x13a3d0720 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x13a3f9790;
 .timescale -9 -12;
P_0x13a4ca190 .param/l "i" 1 4 317, +C4<011>;
v0x13a3f1f50_0 .net *"_ivl_1", 0 0, L_0x13a5fb6d0;  1 drivers
v0x13a3bdff0_0 .net *"_ivl_3", 31 0, L_0x13a5f0ae0;  1 drivers
v0x13a3bd830_0 .net *"_ivl_5", 23 0, L_0x13a5fb770;  1 drivers
L_0x140089210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a367980_0 .net *"_ivl_7", 7 0, L_0x140089210;  1 drivers
L_0x13a5fb770 .part L_0x13a5fb5b0, 8, 24;
L_0x13a5f0ae0 .concat [ 24 8 0 0], L_0x13a5fb770, L_0x140089210;
L_0x13a5f0c00 .functor MUXZ 32, L_0x13a5fb5b0, L_0x13a5f0ae0, L_0x13a5fb6d0, C4<>;
S_0x13a3d4730 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x13a3f9790;
 .timescale -9 -12;
P_0x13a4ad2e0 .param/l "i" 1 4 317, +C4<0100>;
v0x13a3b4880_0 .net *"_ivl_1", 0 0, L_0x13a5fb890;  1 drivers
v0x13a3b41f0_0 .net *"_ivl_3", 31 0, L_0x13a5fba10;  1 drivers
v0x13a3a8660_0 .net *"_ivl_5", 15 0, L_0x13a5fb930;  1 drivers
L_0x140089258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a3a76e0_0 .net *"_ivl_7", 15 0, L_0x140089258;  1 drivers
L_0x13a5fb930 .part L_0x13a5f0c00, 16, 16;
L_0x13a5fba10 .concat [ 16 16 0 0], L_0x13a5fb930, L_0x140089258;
L_0x13a5fbb30 .functor MUXZ 32, L_0x13a5f0c00, L_0x13a5fba10, L_0x13a5fb890, C4<>;
S_0x13a3db0b0 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x13a2f8df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 99 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 99 "c";
P_0x13a022e10 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000001100011>;
P_0x13a022e50 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x13a60ee80 .functor BUFZ 99, L_0x13a60e860, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x140089cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a34ee10_0 .net *"_ivl_11", 0 0, L_0x140089cc0;  1 drivers
v0x13a35db30_0 .net *"_ivl_6", 0 0, L_0x13a60e980;  1 drivers
v0x13a357420_0 .net *"_ivl_7", 98 0, L_0x13a60ebc0;  1 drivers
v0x13a30ca40_0 .net *"_ivl_9", 97 0, L_0x13a60eb20;  1 drivers
v0x13a30a270_0 .net "a", 98 0, L_0x13a60ef30;  1 drivers
v0x13a306130_0 .net "b", 4 0, L_0x13a60d820;  alias, 1 drivers
v0x13a308de0_0 .net "c", 98 0, L_0x13a60ee80;  alias, 1 drivers
v0x13a307700 .array "tmp", 0 4;
v0x13a307700_0 .net v0x13a307700 0, 98 0, L_0x13a60ed20; 1 drivers
v0x13a307700_1 .net v0x13a307700 1, 98 0, L_0x13a60dc40; 1 drivers
v0x13a307700_2 .net v0x13a307700 2, 98 0, L_0x13a60e040; 1 drivers
v0x13a307700_3 .net v0x13a307700 3, 98 0, L_0x13a60e460; 1 drivers
v0x13a307700_4 .net v0x13a307700 4, 98 0, L_0x13a60e860; 1 drivers
L_0x13a60d9a0 .part L_0x13a60d820, 1, 1;
L_0x13a60dda0 .part L_0x13a60d820, 2, 1;
L_0x13a60e160 .part L_0x13a60d820, 3, 1;
L_0x13a60e580 .part L_0x13a60d820, 4, 1;
L_0x13a60e980 .part L_0x13a60d820, 0, 1;
L_0x13a60eb20 .part L_0x13a60ef30, 1, 98;
L_0x13a60ebc0 .concat [ 98 1 0 0], L_0x13a60eb20, L_0x140089cc0;
L_0x13a60ed20 .functor MUXZ 99, L_0x13a60ef30, L_0x13a60ebc0, L_0x13a60e980, C4<>;
S_0x13a3df0b0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x13a3db0b0;
 .timescale -9 -12;
P_0x13a484650 .param/l "i" 1 4 317, +C4<01>;
v0x13a33db50_0 .net *"_ivl_1", 0 0, L_0x13a60d9a0;  1 drivers
v0x13a339a10_0 .net *"_ivl_3", 98 0, L_0x13a60db60;  1 drivers
v0x13a336ff0_0 .net *"_ivl_5", 96 0, L_0x13a60dac0;  1 drivers
L_0x140089ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a33c6c0_0 .net *"_ivl_7", 1 0, L_0x140089ba0;  1 drivers
L_0x13a60dac0 .part L_0x13a60ed20, 2, 97;
L_0x13a60db60 .concat [ 97 2 0 0], L_0x13a60dac0, L_0x140089ba0;
L_0x13a60dc40 .functor MUXZ 99, L_0x13a60ed20, L_0x13a60db60, L_0x13a60d9a0, C4<>;
S_0x13a3e4550 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x13a3db0b0;
 .timescale -9 -12;
P_0x13a42ed60 .param/l "i" 1 4 317, +C4<010>;
v0x13a33afe0_0 .net *"_ivl_1", 0 0, L_0x13a60dda0;  1 drivers
v0x13a352e30_0 .net *"_ivl_3", 98 0, L_0x13a60df20;  1 drivers
v0x13a352ce0_0 .net *"_ivl_5", 94 0, L_0x13a60de40;  1 drivers
L_0x140089be8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13a349810_0 .net *"_ivl_7", 3 0, L_0x140089be8;  1 drivers
L_0x13a60de40 .part L_0x13a60dc40, 4, 95;
L_0x13a60df20 .concat [ 95 4 0 0], L_0x13a60de40, L_0x140089be8;
L_0x13a60e040 .functor MUXZ 99, L_0x13a60dc40, L_0x13a60df20, L_0x13a60dda0, C4<>;
S_0x13a3e8560 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x13a3db0b0;
 .timescale -9 -12;
P_0x13a411080 .param/l "i" 1 4 317, +C4<011>;
v0x13a344390_0 .net *"_ivl_1", 0 0, L_0x13a60e160;  1 drivers
v0x13a341970_0 .net *"_ivl_3", 98 0, L_0x13a60e300;  1 drivers
v0x13a347040_0 .net *"_ivl_5", 90 0, L_0x13a60e200;  1 drivers
L_0x140089c30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a345960_0 .net *"_ivl_7", 7 0, L_0x140089c30;  1 drivers
L_0x13a60e200 .part L_0x13a60e040, 8, 91;
L_0x13a60e300 .concat [ 91 8 0 0], L_0x13a60e200, L_0x140089c30;
L_0x13a60e460 .functor MUXZ 99, L_0x13a60e040, L_0x13a60e300, L_0x13a60e160, C4<>;
S_0x13a3f4cd0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x13a3db0b0;
 .timescale -9 -12;
P_0x13a459040 .param/l "i" 1 4 317, +C4<0100>;
v0x13a351980_0 .net *"_ivl_1", 0 0, L_0x13a60e580;  1 drivers
v0x13a34d840_0 .net *"_ivl_3", 98 0, L_0x13a60e700;  1 drivers
v0x13a34ae20_0 .net *"_ivl_5", 82 0, L_0x13a60e620;  1 drivers
L_0x140089c78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a3504f0_0 .net *"_ivl_7", 15 0, L_0x140089c78;  1 drivers
L_0x13a60e620 .part L_0x13a60e460, 16, 83;
L_0x13a60e700 .concat [ 83 16 0 0], L_0x13a60e620, L_0x140089c78;
L_0x13a60e860 .functor MUXZ 99, L_0x13a60e460, L_0x13a60e700, L_0x13a60e580, C4<>;
S_0x13a3f35b0 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x13a2f8df0;
 .timescale -9 -12;
L_0x140088010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a31f550_0 .net/2u *"_ivl_0", 0 0, L_0x140088010;  1 drivers
L_0x13a5dea90 .concat [ 1 31 0 0], L_0x140088010, L_0x13a5f97a0;
S_0x13a3bcdf0 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x13a2f8df0;
 .timescale -9 -12;
L_0x140088058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a31f400_0 .net/2u *"_ivl_0", 0 0, L_0x140088058;  1 drivers
L_0x13a5debd0 .concat [ 1 31 0 0], L_0x140088058, L_0x13a5f9a10;
S_0x13a3b8b30 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x13a2f8df0;
 .timescale -9 -12;
L_0x13a5dee10 .functor NOT 1, L_0x13a5ded10, C4<0>, C4<0>, C4<0>;
v0x13a315f30_0 .net *"_ivl_0", 0 0, L_0x13a5ded10;  1 drivers
v0x13a310ab0_0 .net *"_ivl_1", 0 0, L_0x13a5dee10;  1 drivers
v0x13a30e090_0 .net *"_ivl_3", 31 0, L_0x13a5deec0;  1 drivers
v0x13a313760_0 .net *"_ivl_5", 0 0, L_0x13a5df130;  1 drivers
v0x13a312080_0 .net *"_ivl_6", 30 0, L_0x13a5df070;  1 drivers
L_0x1400880a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a31e0a0_0 .net/2u *"_ivl_7", 0 0, L_0x1400880a0;  1 drivers
LS_0x13a5deec0_0_0 .concat [ 1 1 1 1], L_0x13a5dee10, L_0x13a5dee10, L_0x13a5dee10, L_0x13a5dee10;
LS_0x13a5deec0_0_4 .concat [ 1 1 1 1], L_0x13a5dee10, L_0x13a5dee10, L_0x13a5dee10, L_0x13a5dee10;
LS_0x13a5deec0_0_8 .concat [ 1 1 1 1], L_0x13a5dee10, L_0x13a5dee10, L_0x13a5dee10, L_0x13a5dee10;
LS_0x13a5deec0_0_12 .concat [ 1 1 1 1], L_0x13a5dee10, L_0x13a5dee10, L_0x13a5dee10, L_0x13a5dee10;
LS_0x13a5deec0_0_16 .concat [ 1 1 1 1], L_0x13a5dee10, L_0x13a5dee10, L_0x13a5dee10, L_0x13a5dee10;
LS_0x13a5deec0_0_20 .concat [ 1 1 1 1], L_0x13a5dee10, L_0x13a5dee10, L_0x13a5dee10, L_0x13a5dee10;
LS_0x13a5deec0_0_24 .concat [ 1 1 1 1], L_0x13a5dee10, L_0x13a5dee10, L_0x13a5dee10, L_0x13a5dee10;
LS_0x13a5deec0_0_28 .concat [ 1 1 1 1], L_0x13a5dee10, L_0x13a5dee10, L_0x13a5dee10, L_0x13a5dee10;
LS_0x13a5deec0_1_0 .concat [ 4 4 4 4], LS_0x13a5deec0_0_0, LS_0x13a5deec0_0_4, LS_0x13a5deec0_0_8, LS_0x13a5deec0_0_12;
LS_0x13a5deec0_1_4 .concat [ 4 4 4 4], LS_0x13a5deec0_0_16, LS_0x13a5deec0_0_20, LS_0x13a5deec0_0_24, LS_0x13a5deec0_0_28;
L_0x13a5deec0 .concat [ 16 16 0 0], LS_0x13a5deec0_1_0, LS_0x13a5deec0_1_4;
LS_0x13a5df250_0_0 .concat [ 1 31 2 1], L_0x1400880a0, L_0x13a5df070, L_0x13a60c830, L_0x13a5df130;
LS_0x13a5df250_0_4 .concat [ 32 0 0 0], L_0x13a5deec0;
L_0x13a5df250 .concat [ 35 32 0 0], LS_0x13a5df250_0_0, LS_0x13a5df250_0_4;
S_0x13a3b5050 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x13a2f8df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x13a023060 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x13a0230a0 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x13a385990_0 .net "in", 31 0, L_0x13a5fccf0;  alias, 1 drivers
v0x13a385a20_0 .net "out", 4 0, L_0x13a60a870;  alias, 1 drivers
v0x13a37f1a0_0 .net "vld", 0 0, L_0x13a60a5c0;  1 drivers
S_0x13a368d60 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x13a3b5050;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a005ae0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x13a005b20 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x13a375d80_0 .net "in", 31 0, L_0x13a5fccf0;  alias, 1 drivers
v0x13a37b050_0 .net "out", 4 0, L_0x13a60a870;  alias, 1 drivers
v0x13a37b0e0_0 .net "vld", 0 0, L_0x13a60a5c0;  alias, 1 drivers
L_0x13a605950 .part L_0x13a5fccf0, 0, 16;
L_0x13a60a520 .part L_0x13a5fccf0, 16, 16;
S_0x13a3a88d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a368d60;
 .timescale -9 -12;
L_0x13a60a5c0 .functor OR 1, L_0x13a605540, L_0x13a60a110, C4<0>, C4<0>;
L_0x1400897f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3b8100_0 .net/2u *"_ivl_4", 0 0, L_0x1400897f8;  1 drivers
v0x13a3b8190_0 .net *"_ivl_6", 4 0, L_0x13a60a670;  1 drivers
v0x13a372590_0 .net *"_ivl_8", 4 0, L_0x13a60a750;  1 drivers
v0x13a372620_0 .net "out_h", 3 0, L_0x13a60a3c0;  1 drivers
v0x13a3712d0_0 .net "out_l", 3 0, L_0x13a6057f0;  1 drivers
v0x13a371360_0 .net "out_vh", 0 0, L_0x13a60a110;  1 drivers
v0x13a3a6af0_0 .net "out_vl", 0 0, L_0x13a605540;  1 drivers
L_0x13a60a670 .concat [ 4 1 0 0], L_0x13a60a3c0, L_0x1400897f8;
L_0x13a60a750 .concat [ 4 1 0 0], L_0x13a6057f0, L_0x13a605540;
L_0x13a60a870 .functor MUXZ 5, L_0x13a60a750, L_0x13a60a670, L_0x13a60a110, C4<>;
S_0x13a35ec60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a3a88d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a005d30 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13a005d70 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13a509150_0 .net "in", 15 0, L_0x13a60a520;  1 drivers
v0x13a5081d0_0 .net "out", 3 0, L_0x13a60a3c0;  alias, 1 drivers
v0x13a5055c0_0 .net "vld", 0 0, L_0x13a60a110;  alias, 1 drivers
L_0x13a607ce0 .part L_0x13a60a520, 0, 8;
L_0x13a60a030 .part L_0x13a60a520, 8, 8;
S_0x13a330750 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a35ec60;
 .timescale -9 -12;
L_0x13a60a110 .functor OR 1, L_0x13a6078d0, L_0x13a609c20, C4<0>, C4<0>;
L_0x1400897b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a4858b0_0 .net/2u *"_ivl_4", 0 0, L_0x1400897b0;  1 drivers
v0x13a47f150_0 .net *"_ivl_6", 3 0, L_0x13a60a1c0;  1 drivers
v0x13a442560_0 .net *"_ivl_8", 3 0, L_0x13a60a2a0;  1 drivers
v0x13a43be50_0 .net "out_h", 2 0, L_0x13a609ed0;  1 drivers
v0x13a4768f0_0 .net "out_l", 2 0, L_0x13a607b80;  1 drivers
v0x13a470220_0 .net "out_vh", 0 0, L_0x13a609c20;  1 drivers
v0x13a513da0_0 .net "out_vl", 0 0, L_0x13a6078d0;  1 drivers
L_0x13a60a1c0 .concat [ 3 1 0 0], L_0x13a609ed0, L_0x1400897b0;
L_0x13a60a2a0 .concat [ 3 1 0 0], L_0x13a607b80, L_0x13a6078d0;
L_0x13a60a3c0 .functor MUXZ 4, L_0x13a60a2a0, L_0x13a60a1c0, L_0x13a609c20, C4<>;
S_0x13a335bf0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a330750;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a049270 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a0492b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a4b0830_0 .net "in", 7 0, L_0x13a60a030;  1 drivers
v0x13a4e5f90_0 .net "out", 2 0, L_0x13a609ed0;  alias, 1 drivers
v0x13a4f0de0_0 .net "vld", 0 0, L_0x13a609c20;  alias, 1 drivers
L_0x13a608c10 .part L_0x13a60a030, 0, 4;
L_0x13a609b40 .part L_0x13a60a030, 4, 4;
S_0x13a339c00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a335bf0;
 .timescale -9 -12;
L_0x13a609c20 .functor OR 1, L_0x13a608800, L_0x13a609730, C4<0>, C4<0>;
L_0x140089768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a49c230_0 .net/2u *"_ivl_4", 0 0, L_0x140089768;  1 drivers
v0x13a4a1900_0 .net *"_ivl_6", 2 0, L_0x13a609cd0;  1 drivers
v0x13a4a0220_0 .net *"_ivl_8", 2 0, L_0x13a609db0;  1 drivers
v0x13a4ac240_0 .net "out_h", 1 0, L_0x13a6099e0;  1 drivers
v0x13a4a8100_0 .net "out_l", 1 0, L_0x13a608ab0;  1 drivers
v0x13a4a56e0_0 .net "out_vh", 0 0, L_0x13a609730;  1 drivers
v0x13a4aadb0_0 .net "out_vl", 0 0, L_0x13a608800;  1 drivers
L_0x13a609cd0 .concat [ 2 1 0 0], L_0x13a6099e0, L_0x140089768;
L_0x13a609db0 .concat [ 2 1 0 0], L_0x13a608ab0, L_0x13a608800;
L_0x13a609ed0 .functor MUXZ 3, L_0x13a609db0, L_0x13a609cd0, L_0x13a609730, C4<>;
S_0x13a340580 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a339c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a056a10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a056a50 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a399940_0 .net "in", 3 0, L_0x13a609b40;  1 drivers
v0x13a395800_0 .net "out", 1 0, L_0x13a6099e0;  alias, 1 drivers
v0x13a392de0_0 .net "vld", 0 0, L_0x13a609730;  alias, 1 drivers
L_0x13a6090f0 .part L_0x13a609b40, 0, 2;
L_0x13a609610 .part L_0x13a609b40, 2, 2;
S_0x13a344580 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a340580;
 .timescale -9 -12;
L_0x13a609730 .functor OR 1, L_0x13a608cb0, L_0x13a609210, C4<0>, C4<0>;
L_0x140089720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a384680_0 .net/2u *"_ivl_4", 0 0, L_0x140089720;  1 drivers
v0x13a382fa0_0 .net *"_ivl_6", 1 0, L_0x13a6097e0;  1 drivers
v0x13a39adf0_0 .net *"_ivl_8", 1 0, L_0x13a6098c0;  1 drivers
v0x13a39aca0_0 .net "out_h", 0 0, L_0x13a6094e0;  1 drivers
v0x13a3917d0_0 .net "out_l", 0 0, L_0x13a608fc0;  1 drivers
v0x13a38c350_0 .net "out_vh", 0 0, L_0x13a609210;  1 drivers
v0x13a389930_0 .net "out_vl", 0 0, L_0x13a608cb0;  1 drivers
L_0x13a6097e0 .concat [ 1 1 0 0], L_0x13a6094e0, L_0x140089720;
L_0x13a6098c0 .concat [ 1 1 0 0], L_0x13a608fc0, L_0x13a608cb0;
L_0x13a6099e0 .functor MUXZ 2, L_0x13a6098c0, L_0x13a6097e0, L_0x13a609210, C4<>;
S_0x13a349a20 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a344580;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a052dd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a052e10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a323b40_0 .net "in", 1 0, L_0x13a609610;  1 drivers
v0x13a372b10_0 .net "out", 0 0, L_0x13a6094e0;  alias, 1 drivers
v0x13a3882e0_0 .net "vld", 0 0, L_0x13a609210;  alias, 1 drivers
L_0x13a6092b0 .part L_0x13a609610, 1, 1;
L_0x13a609440 .part L_0x13a609610, 0, 1;
S_0x13a34da30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a349a20;
 .timescale -9 -12;
L_0x13a609390 .functor NOT 1, L_0x13a6092b0, C4<0>, C4<0>, C4<0>;
L_0x13a6094e0 .functor AND 1, L_0x13a609390, L_0x13a609440, C4<1>, C4<1>;
v0x13a319f60_0 .net *"_ivl_2", 0 0, L_0x13a6092b0;  1 drivers
v0x13a317540_0 .net *"_ivl_3", 0 0, L_0x13a609390;  1 drivers
v0x13a31cc10_0 .net *"_ivl_5", 0 0, L_0x13a609440;  1 drivers
L_0x13a609210 .reduce/or L_0x13a609610;
S_0x13a35a1a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a349a20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a35a1a0
v0x13a32a250_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a32a250_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a32a250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_1.4 ;
    %load/vec4 v0x13a32a250_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x13a32a250_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a32a250_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_1.4;
T_1.5 ;
    %end;
S_0x13a358a80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a344580;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a061240 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a061280 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a385b10_0 .net "in", 1 0, L_0x13a6090f0;  1 drivers
v0x13a3819d0_0 .net "out", 0 0, L_0x13a608fc0;  alias, 1 drivers
v0x13a37efb0_0 .net "vld", 0 0, L_0x13a608cb0;  alias, 1 drivers
L_0x13a608d90 .part L_0x13a6090f0, 1, 1;
L_0x13a608f20 .part L_0x13a6090f0, 0, 1;
S_0x13a32b380 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a358a80;
 .timescale -9 -12;
L_0x13a608e70 .functor NOT 1, L_0x13a608d90, C4<0>, C4<0>, C4<0>;
L_0x13a608fc0 .functor AND 1, L_0x13a608e70, L_0x13a608f20, C4<1>, C4<1>;
v0x13a37d9a0_0 .net *"_ivl_2", 0 0, L_0x13a608d90;  1 drivers
v0x13a378520_0 .net *"_ivl_3", 0 0, L_0x13a608e70;  1 drivers
v0x13a375b00_0 .net *"_ivl_5", 0 0, L_0x13a608f20;  1 drivers
L_0x13a608cb0 .reduce/or L_0x13a6090f0;
S_0x13a306320 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a358a80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a306320
v0x13a379af0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a379af0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a379af0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_2.6 ;
    %load/vec4 v0x13a379af0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x13a379af0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a379af0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x13a30cca0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a340580;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a30cca0
v0x13a38d920_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a38d920_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a38d920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_3.8 ;
    %load/vec4 v0x13a38d920_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x13a38d920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a38d920_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x13a310ca0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a339c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a063650 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a063690 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a49a120_0 .net "in", 3 0, L_0x13a608c10;  1 drivers
v0x13a4a40d0_0 .net "out", 1 0, L_0x13a608ab0;  alias, 1 drivers
v0x13a49ec50_0 .net "vld", 0 0, L_0x13a608800;  alias, 1 drivers
L_0x13a6081c0 .part L_0x13a608c10, 0, 2;
L_0x13a6086e0 .part L_0x13a608c10, 2, 2;
S_0x13a316140 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a310ca0;
 .timescale -9 -12;
L_0x13a608800 .functor OR 1, L_0x13a607d80, L_0x13a6082e0, C4<0>, C4<0>;
L_0x1400896d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a4be7b0_0 .net/2u *"_ivl_4", 0 0, L_0x1400896d8;  1 drivers
v0x13a4bd0d0_0 .net *"_ivl_6", 1 0, L_0x13a6088b0;  1 drivers
v0x13a4c90f0_0 .net *"_ivl_8", 1 0, L_0x13a608990;  1 drivers
v0x13a4c4fb0_0 .net "out_h", 0 0, L_0x13a6085b0;  1 drivers
v0x13a4c2590_0 .net "out_l", 0 0, L_0x13a608090;  1 drivers
v0x13a4c7c60_0 .net "out_vh", 0 0, L_0x13a6082e0;  1 drivers
v0x13a4c6580_0 .net "out_vl", 0 0, L_0x13a607d80;  1 drivers
L_0x13a6088b0 .concat [ 1 1 0 0], L_0x13a6085b0, L_0x1400896d8;
L_0x13a608990 .concat [ 1 1 0 0], L_0x13a608090, L_0x13a607d80;
L_0x13a608ab0 .functor MUXZ 2, L_0x13a608990, L_0x13a6088b0, L_0x13a6082e0, C4<>;
S_0x13a31a150 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a316140;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a05d780 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a05d7c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a3699c0_0 .net "in", 1 0, L_0x13a6086e0;  1 drivers
v0x13a3a4460_0 .net "out", 0 0, L_0x13a6085b0;  alias, 1 drivers
v0x13a39dd90_0 .net "vld", 0 0, L_0x13a6082e0;  alias, 1 drivers
L_0x13a608380 .part L_0x13a6086e0, 1, 1;
L_0x13a608510 .part L_0x13a6086e0, 0, 1;
S_0x13a3268c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a31a150;
 .timescale -9 -12;
L_0x13a608460 .functor NOT 1, L_0x13a608380, C4<0>, C4<0>, C4<0>;
L_0x13a6085b0 .functor AND 1, L_0x13a608460, L_0x13a608510, C4<1>, C4<1>;
v0x13a3984b0_0 .net *"_ivl_2", 0 0, L_0x13a608380;  1 drivers
v0x13a396dd0_0 .net *"_ivl_3", 0 0, L_0x13a608460;  1 drivers
v0x13a3b3420_0 .net *"_ivl_5", 0 0, L_0x13a608510;  1 drivers
L_0x13a6082e0 .reduce/or L_0x13a6086e0;
S_0x13a3251a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a31a150;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a3251a0
v0x13a3700d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a3700d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3700d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_4.10 ;
    %load/vec4 v0x13a3700d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.11, 5;
    %load/vec4 v0x13a3700d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3700d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_4.10;
T_4.11 ;
    %end;
S_0x13a378710 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a316140;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a05aca0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a05ace0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a4c0f80_0 .net "in", 1 0, L_0x13a6081c0;  1 drivers
v0x13a4bbb00_0 .net "out", 0 0, L_0x13a608090;  alias, 1 drivers
v0x13a4b90e0_0 .net "vld", 0 0, L_0x13a607d80;  alias, 1 drivers
L_0x13a607e60 .part L_0x13a6081c0, 1, 1;
L_0x13a607ff0 .part L_0x13a6081c0, 0, 1;
S_0x13a37dbb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a378710;
 .timescale -9 -12;
L_0x13a607f40 .functor NOT 1, L_0x13a607e60, C4<0>, C4<0>, C4<0>;
L_0x13a608090 .functor AND 1, L_0x13a607f40, L_0x13a607ff0, C4<1>, C4<1>;
v0x13a490150_0 .net *"_ivl_2", 0 0, L_0x13a607e60;  1 drivers
v0x13a4dc530_0 .net *"_ivl_3", 0 0, L_0x13a607f40;  1 drivers
v0x13a493e70_0 .net *"_ivl_5", 0 0, L_0x13a607ff0;  1 drivers
L_0x13a607d80 .reduce/or L_0x13a6081c0;
S_0x13a381bc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a378710;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a381bc0
v0x13a4b6fd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a4b6fd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4b6fd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_5.12 ;
    %load/vec4 v0x13a4b6fd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v0x13a4b6fd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4b6fd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_5.12;
T_5.13 ;
    %end;
S_0x13a388540 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a310ca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a388540
v0x13a4cd6e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a4cd6e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4cd6e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_6.14 ;
    %load/vec4 v0x13a4cd6e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.15, 5;
    %load/vec4 v0x13a4cd6e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4cd6e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_6.14;
T_6.15 ;
    %end;
S_0x13a38c540 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a335bf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a38c540
v0x13a4b5830_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a4b5830_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4b5830_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_7.16 ;
    %load/vec4 v0x13a4b5830_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.17, 5;
    %load/vec4 v0x13a4b5830_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4b5830_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_7.16;
T_7.17 ;
    %end;
S_0x13a3919e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a330750;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a2eb370 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a2eb3b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a465270_0 .net "in", 7 0, L_0x13a607ce0;  1 drivers
v0x13a46a940_0 .net "out", 2 0, L_0x13a607b80;  alias, 1 drivers
v0x13a469260_0 .net "vld", 0 0, L_0x13a6078d0;  alias, 1 drivers
L_0x13a6068c0 .part L_0x13a607ce0, 0, 4;
L_0x13a6077f0 .part L_0x13a607ce0, 4, 4;
S_0x13a3959f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a3919e0;
 .timescale -9 -12;
L_0x13a6078d0 .functor OR 1, L_0x13a6064b0, L_0x13a6073e0, C4<0>, C4<0>;
L_0x140089690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a46d280_0 .net/2u *"_ivl_4", 0 0, L_0x140089690;  1 drivers
v0x13a46d130_0 .net *"_ivl_6", 2 0, L_0x13a607980;  1 drivers
v0x13a463c60_0 .net *"_ivl_8", 2 0, L_0x13a607a60;  1 drivers
v0x13a45e7e0_0 .net "out_h", 1 0, L_0x13a607690;  1 drivers
v0x13a45bdc0_0 .net "out_l", 1 0, L_0x13a606760;  1 drivers
v0x13a461490_0 .net "out_vh", 0 0, L_0x13a6073e0;  1 drivers
v0x13a45fdb0_0 .net "out_vl", 0 0, L_0x13a6064b0;  1 drivers
L_0x13a607980 .concat [ 2 1 0 0], L_0x13a607690, L_0x140089690;
L_0x13a607a60 .concat [ 2 1 0 0], L_0x13a606760, L_0x13a6064b0;
L_0x13a607b80 .functor MUXZ 3, L_0x13a607a60, L_0x13a607980, L_0x13a6073e0, C4<>;
S_0x13a3afa90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a3959f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a2ebbd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a2ebc10 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a40ffe0_0 .net "in", 3 0, L_0x13a6077f0;  1 drivers
v0x13a40bea0_0 .net "out", 1 0, L_0x13a607690;  alias, 1 drivers
v0x13a409480_0 .net "vld", 0 0, L_0x13a6073e0;  alias, 1 drivers
L_0x13a606da0 .part L_0x13a6077f0, 0, 2;
L_0x13a6072c0 .part L_0x13a6077f0, 2, 2;
S_0x13a3ae370 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a3afa90;
 .timescale -9 -12;
L_0x13a6073e0 .functor OR 1, L_0x13a606960, L_0x13a606ec0, C4<0>, C4<0>;
L_0x140089648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a47aaf0_0 .net/2u *"_ivl_4", 0 0, L_0x140089648;  1 drivers
v0x13a479b70_0 .net *"_ivl_6", 1 0, L_0x13a607490;  1 drivers
v0x13a476f60_0 .net *"_ivl_8", 1 0, L_0x13a607570;  1 drivers
v0x13a47bf10_0 .net "out_h", 0 0, L_0x13a607190;  1 drivers
v0x13a4127b0_0 .net "out_l", 0 0, L_0x13a606c70;  1 drivers
v0x13a407e70_0 .net "out_vh", 0 0, L_0x13a606ec0;  1 drivers
v0x13a4056a0_0 .net "out_vl", 0 0, L_0x13a606960;  1 drivers
L_0x13a607490 .concat [ 1 1 0 0], L_0x13a607190, L_0x140089648;
L_0x13a607570 .concat [ 1 1 0 0], L_0x13a606c70, L_0x13a606960;
L_0x13a607690 .functor MUXZ 2, L_0x13a607570, L_0x13a607490, L_0x13a606ec0, C4<>;
S_0x13a36c740 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a3ae370;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a2ff720 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a2ff760 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a4f4e10_0 .net "in", 1 0, L_0x13a6072c0;  1 drivers
v0x13a4f23f0_0 .net "out", 0 0, L_0x13a607190;  alias, 1 drivers
v0x13a4f7ac0_0 .net "vld", 0 0, L_0x13a606ec0;  alias, 1 drivers
L_0x13a606f60 .part L_0x13a6072c0, 1, 1;
L_0x13a6070f0 .part L_0x13a6072c0, 0, 1;
S_0x13a36b020 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a36c740;
 .timescale -9 -12;
L_0x13a607040 .functor NOT 1, L_0x13a606f60, C4<0>, C4<0>, C4<0>;
L_0x13a607190 .functor AND 1, L_0x13a607040, L_0x13a6070f0, C4<1>, C4<1>;
v0x13a4eb960_0 .net *"_ivl_2", 0 0, L_0x13a606f60;  1 drivers
v0x13a4e8f40_0 .net *"_ivl_3", 0 0, L_0x13a607040;  1 drivers
v0x13a4ee610_0 .net *"_ivl_5", 0 0, L_0x13a6070f0;  1 drivers
L_0x13a606ec0 .reduce/or L_0x13a6072c0;
S_0x13a3a0ad0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a36c740;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a3a0ad0
v0x13a4f8f50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a4f8f50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4f8f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_8.18 ;
    %load/vec4 v0x13a4f8f50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.19, 5;
    %load/vec4 v0x13a4f8f50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4f8f50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_8.18;
T_8.19 ;
    %end;
S_0x13a39f3b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a3ae370;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a2f6270 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a2f62b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a439e10_0 .net "in", 1 0, L_0x13a606da0;  1 drivers
v0x13a486d10_0 .net "out", 0 0, L_0x13a606c70;  alias, 1 drivers
v0x13a486680_0 .net "vld", 0 0, L_0x13a606960;  alias, 1 drivers
L_0x13a606a40 .part L_0x13a606da0, 1, 1;
L_0x13a606bd0 .part L_0x13a606da0, 0, 1;
S_0x13a48fdc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a39f3b0;
 .timescale -9 -12;
L_0x13a606b20 .functor NOT 1, L_0x13a606a40, C4<0>, C4<0>, C4<0>;
L_0x13a606c70 .functor AND 1, L_0x13a606b20, L_0x13a606bd0, C4<1>, C4<1>;
v0x13a4f63e0_0 .net *"_ivl_2", 0 0, L_0x13a606a40;  1 drivers
v0x13a491a30_0 .net *"_ivl_3", 0 0, L_0x13a606b20;  1 drivers
v0x13a4e3550_0 .net *"_ivl_5", 0 0, L_0x13a606bd0;  1 drivers
L_0x13a606960 .reduce/or L_0x13a606da0;
S_0x13a495210 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a39f3b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a495210
v0x13a4fbf10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a4fbf10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4fbf10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_9.20 ;
    %load/vec4 v0x13a4fbf10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.21, 5;
    %load/vec4 v0x13a4fbf10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4fbf10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_9.20;
T_9.21 ;
    %end;
S_0x13a494b90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a3afa90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a494b90
v0x13a4041e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a4041e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4041e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_10.22 ;
    %load/vec4 v0x13a4041e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.23, 5;
    %load/vec4 v0x13a4041e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4041e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_10.22;
T_10.23 ;
    %end;
S_0x13a4dd8f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a3959f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a2f8c90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a2f8cd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a451440_0 .net "in", 3 0, L_0x13a6068c0;  1 drivers
v0x13a456b10_0 .net "out", 1 0, L_0x13a606760;  alias, 1 drivers
v0x13a455430_0 .net "vld", 0 0, L_0x13a6064b0;  alias, 1 drivers
L_0x13a605e70 .part L_0x13a6068c0, 0, 2;
L_0x13a606390 .part L_0x13a6068c0, 2, 2;
S_0x13a4d3810 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a4dd8f0;
 .timescale -9 -12;
L_0x13a6064b0 .functor OR 1, L_0x13a605a70, L_0x13a605f90, C4<0>, C4<0>;
L_0x140089600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a444fa0_0 .net/2u *"_ivl_4", 0 0, L_0x140089600;  1 drivers
v0x13a45a770_0 .net *"_ivl_6", 1 0, L_0x13a606560;  1 drivers
v0x13a44fe30_0 .net *"_ivl_8", 1 0, L_0x13a606640;  1 drivers
v0x13a44a9b0_0 .net "out_h", 0 0, L_0x13a606260;  1 drivers
v0x13a447f90_0 .net "out_l", 0 0, L_0x13a605d40;  1 drivers
v0x13a44d660_0 .net "out_vh", 0 0, L_0x13a605f90;  1 drivers
v0x13a44bf80_0 .net "out_vl", 0 0, L_0x13a605a70;  1 drivers
L_0x13a606560 .concat [ 1 1 0 0], L_0x13a606260, L_0x140089600;
L_0x13a606640 .concat [ 1 1 0 0], L_0x13a605d40, L_0x13a605a70;
L_0x13a606760 .functor MUXZ 2, L_0x13a606640, L_0x13a606560, L_0x13a605f90, C4<>;
S_0x13a4b6d10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a4d3810;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a2eb940 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a2eb980 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a416820_0 .net "in", 1 0, L_0x13a606390;  1 drivers
v0x13a413e00_0 .net "out", 0 0, L_0x13a606260;  alias, 1 drivers
v0x13a4194d0_0 .net "vld", 0 0, L_0x13a605f90;  alias, 1 drivers
L_0x13a606030 .part L_0x13a606390, 1, 1;
L_0x13a6061c0 .part L_0x13a606390, 0, 1;
S_0x13a4bbcf0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a4b6d10;
 .timescale -9 -12;
L_0x13a606110 .functor NOT 1, L_0x13a606030, C4<0>, C4<0>, C4<0>;
L_0x13a606260 .functor AND 1, L_0x13a606110, L_0x13a6061c0, C4<1>, C4<1>;
v0x13a40eb50_0 .net *"_ivl_2", 0 0, L_0x13a606030;  1 drivers
v0x13a40d470_0 .net *"_ivl_3", 0 0, L_0x13a606110;  1 drivers
v0x13a4252c0_0 .net *"_ivl_5", 0 0, L_0x13a6061c0;  1 drivers
L_0x13a605f90 .reduce/or L_0x13a606390;
S_0x13a4c1190 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4b6d10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a4c1190
v0x13a41bca0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a41bca0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a41bca0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_11.24 ;
    %load/vec4 v0x13a41bca0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.25, 5;
    %load/vec4 v0x13a41bca0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a41bca0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_11.24;
T_11.25 ;
    %end;
S_0x13a4c51a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a4d3810;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a39de20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a39de60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a4212a0_0 .net "in", 1 0, L_0x13a605e70;  1 drivers
v0x13a42ffc0_0 .net "out", 0 0, L_0x13a605d40;  alias, 1 drivers
v0x13a4298b0_0 .net "vld", 0 0, L_0x13a605a70;  alias, 1 drivers
L_0x13a605b10 .part L_0x13a605e70, 1, 1;
L_0x13a605ca0 .part L_0x13a605e70, 0, 1;
S_0x13a4d0460 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a4c51a0;
 .timescale -9 -12;
L_0x13a605bf0 .functor NOT 1, L_0x13a605b10, C4<0>, C4<0>, C4<0>;
L_0x13a605d40 .functor AND 1, L_0x13a605bf0, L_0x13a605ca0, C4<1>, C4<1>;
v0x13a417df0_0 .net *"_ivl_2", 0 0, L_0x13a605b10;  1 drivers
v0x13a423e10_0 .net *"_ivl_3", 0 0, L_0x13a605bf0;  1 drivers
v0x13a41fcd0_0 .net *"_ivl_5", 0 0, L_0x13a605ca0;  1 drivers
L_0x13a605a70 .reduce/or L_0x13a605e70;
S_0x13a4ced40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4c51a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a4ced40
v0x13a422980_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a422980_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a422980_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_12.26 ;
    %load/vec4 v0x13a422980_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.27, 5;
    %load/vec4 v0x13a422980_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a422980_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_12.26;
T_12.27 ;
    %end;
S_0x13a4b6960 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4dd8f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a4b6960
v0x13a453e60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a453e60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a453e60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_13.28 ;
    %load/vec4 v0x13a453e60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.29, 5;
    %load/vec4 v0x13a453e60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a453e60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_13.28;
T_13.29 ;
    %end;
S_0x13a499e60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a3919e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a499e60
v0x13a467c90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a467c90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a467c90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_14.30 ;
    %load/vec4 v0x13a467c90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.31, 5;
    %load/vec4 v0x13a467c90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a467c90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_14.30;
T_14.31 ;
    %end;
S_0x13a49ee40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a35ec60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a49ee40
v0x13a513560_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x13a513560_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a513560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_15.32 ;
    %load/vec4 v0x13a513560_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.33, 5;
    %load/vec4 v0x13a513560_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a513560_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_15.32;
T_15.33 ;
    %end;
S_0x13a4a42e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a3a88d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3a44f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13a3a4530 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13a31cb20_0 .net "in", 15 0, L_0x13a605950;  1 drivers
v0x13a31b720_0 .net "out", 3 0, L_0x13a6057f0;  alias, 1 drivers
v0x13a31b7b0_0 .net "vld", 0 0, L_0x13a605540;  alias, 1 drivers
L_0x13a5ff080 .part L_0x13a605950, 0, 8;
L_0x13a605460 .part L_0x13a605950, 8, 8;
S_0x13a4a82f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a4a42e0;
 .timescale -9 -12;
L_0x13a605540 .functor OR 1, L_0x13a5fec70, L_0x13a605050, C4<0>, C4<0>;
L_0x1400895b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3135e0_0 .net/2u *"_ivl_4", 0 0, L_0x1400895b8;  1 drivers
v0x13a313670_0 .net *"_ivl_6", 3 0, L_0x13a6055f0;  1 drivers
v0x13a312270_0 .net *"_ivl_8", 3 0, L_0x13a6056d0;  1 drivers
v0x13a312300_0 .net "out_h", 2 0, L_0x13a605300;  1 drivers
v0x13a31df20_0 .net "out_l", 2 0, L_0x13a5fef20;  1 drivers
v0x13a31dfb0_0 .net "out_vh", 0 0, L_0x13a605050;  1 drivers
v0x13a317730_0 .net "out_vl", 0 0, L_0x13a5fec70;  1 drivers
L_0x13a6055f0 .concat [ 3 1 0 0], L_0x13a605300, L_0x1400895b8;
L_0x13a6056d0 .concat [ 3 1 0 0], L_0x13a5fef20, L_0x13a5fec70;
L_0x13a6057f0 .functor MUXZ 4, L_0x13a6056d0, L_0x13a6055f0, L_0x13a605050, C4<>;
S_0x13a4b35b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a4a82f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a369a50 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a369a90 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a362830_0 .net "in", 7 0, L_0x13a605460;  1 drivers
v0x13a362390_0 .net "out", 2 0, L_0x13a605300;  alias, 1 drivers
v0x13a362420_0 .net "vld", 0 0, L_0x13a605050;  alias, 1 drivers
L_0x13a604080 .part L_0x13a605460, 0, 4;
L_0x13a604f70 .part L_0x13a605460, 4, 4;
S_0x13a4b1e90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a4b35b0;
 .timescale -9 -12;
L_0x13a605050 .functor OR 1, L_0x13a5ffba0, L_0x13a604b60, C4<0>, C4<0>;
L_0x140089570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3eaea0_0 .net/2u *"_ivl_4", 0 0, L_0x140089570;  1 drivers
v0x13a3eaf30_0 .net *"_ivl_6", 2 0, L_0x13a605100;  1 drivers
v0x13a3e9b30_0 .net *"_ivl_8", 2 0, L_0x13a6051e0;  1 drivers
v0x13a3e9bc0_0 .net "out_h", 1 0, L_0x13a604e10;  1 drivers
v0x13a362fc0_0 .net "out_l", 1 0, L_0x13a5ffe50;  1 drivers
v0x13a363050_0 .net "out_vh", 0 0, L_0x13a604b60;  1 drivers
v0x13a362bb0_0 .net "out_vl", 0 0, L_0x13a5ffba0;  1 drivers
L_0x13a605100 .concat [ 2 1 0 0], L_0x13a604e10, L_0x140089570;
L_0x13a6051e0 .concat [ 2 1 0 0], L_0x13a5ffe50, L_0x13a5ffba0;
L_0x13a605300 .functor MUXZ 3, L_0x13a6051e0, L_0x13a605100, L_0x13a604b60, C4<>;
S_0x13a4ebb50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a4b1e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a370160 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a3701a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a3c4840_0 .net "in", 3 0, L_0x13a604f70;  1 drivers
v0x13a3c4400_0 .net "out", 1 0, L_0x13a604e10;  alias, 1 drivers
v0x13a3c4490_0 .net "vld", 0 0, L_0x13a604b60;  alias, 1 drivers
L_0x13a604520 .part L_0x13a604f70, 0, 2;
L_0x13a604a40 .part L_0x13a604f70, 2, 2;
S_0x13a4f0ff0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a4ebb50;
 .timescale -9 -12;
L_0x13a604b60 .functor OR 1, L_0x13a604120, L_0x13a604640, C4<0>, C4<0>;
L_0x140089528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a2fb730_0 .net/2u *"_ivl_4", 0 0, L_0x140089528;  1 drivers
v0x13a2fb7c0_0 .net *"_ivl_6", 1 0, L_0x13a604c10;  1 drivers
v0x13a2fa3c0_0 .net *"_ivl_8", 1 0, L_0x13a604cf0;  1 drivers
v0x13a2fa450_0 .net "out_h", 0 0, L_0x13a604910;  1 drivers
v0x13a2ff880_0 .net "out_l", 0 0, L_0x13a6043f0;  1 drivers
v0x13a2ff910_0 .net "out_vh", 0 0, L_0x13a604640;  1 drivers
v0x13a3c06d0_0 .net "out_vl", 0 0, L_0x13a604120;  1 drivers
L_0x13a604c10 .concat [ 1 1 0 0], L_0x13a604910, L_0x140089528;
L_0x13a604cf0 .concat [ 1 1 0 0], L_0x13a6043f0, L_0x13a604120;
L_0x13a604e10 .functor MUXZ 2, L_0x13a604cf0, L_0x13a604c10, L_0x13a604640, C4<>;
S_0x13a4f5000 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a4f0ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3acd50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a3acd90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a3b4110_0 .net "in", 1 0, L_0x13a604a40;  1 drivers
v0x13a486510_0 .net "out", 0 0, L_0x13a604910;  alias, 1 drivers
v0x13a4865a0_0 .net "vld", 0 0, L_0x13a604640;  alias, 1 drivers
L_0x13a6046e0 .part L_0x13a604a40, 1, 1;
L_0x13a604870 .part L_0x13a604a40, 0, 1;
S_0x13a4e12d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a4f5000;
 .timescale -9 -12;
L_0x13a6047c0 .functor NOT 1, L_0x13a6046e0, C4<0>, C4<0>, C4<0>;
L_0x13a604910 .functor AND 1, L_0x13a6047c0, L_0x13a604870, C4<1>, C4<1>;
v0x13a50a570_0 .net *"_ivl_2", 0 0, L_0x13a6046e0;  1 drivers
v0x13a5127e0_0 .net *"_ivl_3", 0 0, L_0x13a6047c0;  1 drivers
v0x13a50d790_0 .net *"_ivl_5", 0 0, L_0x13a604870;  1 drivers
L_0x13a604640 .reduce/or L_0x13a604a40;
S_0x13a4dfbb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4f5000;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a4dfbb0
v0x13a3b4080_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a3b4080_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3b4080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_16.34 ;
    %load/vec4 v0x13a3b4080_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.35, 5;
    %load/vec4 v0x13a3b4080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3b4080_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_16.34;
T_16.35 ;
    %end;
S_0x13a4fec50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a4f0ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3b34b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a3b34f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a2f2000_0 .net "in", 1 0, L_0x13a604520;  1 drivers
v0x13a2f63d0_0 .net "out", 0 0, L_0x13a6043f0;  alias, 1 drivers
v0x13a2f6460_0 .net "vld", 0 0, L_0x13a604120;  alias, 1 drivers
L_0x13a6041c0 .part L_0x13a604520, 1, 1;
L_0x13a604350 .part L_0x13a604520, 0, 1;
S_0x13a4fd530 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a4fec50;
 .timescale -9 -12;
L_0x13a6042a0 .functor NOT 1, L_0x13a6041c0, C4<0>, C4<0>, C4<0>;
L_0x13a6043f0 .functor AND 1, L_0x13a6042a0, L_0x13a604350, C4<1>, C4<1>;
v0x13a2ee240_0 .net *"_ivl_2", 0 0, L_0x13a6041c0;  1 drivers
v0x13a2ee2d0_0 .net *"_ivl_3", 0 0, L_0x13a6042a0;  1 drivers
v0x13a2f2320_0 .net *"_ivl_5", 0 0, L_0x13a604350;  1 drivers
L_0x13a604120 .reduce/or L_0x13a604520;
S_0x13a48f280 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4fec50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a48f280
v0x13a2f1f70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a2f1f70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a2f1f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_17.36 ;
    %load/vec4 v0x13a2f1f70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.37, 5;
    %load/vec4 v0x13a2f1f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a2f1f70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_17.36;
T_17.37 ;
    %end;
S_0x13a48afc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4ebb50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a48afc0
v0x13a3c47b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a3c47b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3c47b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_18.38 ;
    %load/vec4 v0x13a3c47b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.39, 5;
    %load/vec4 v0x13a3c47b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3c47b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_18.38;
T_18.39 ;
    %end;
S_0x13a4874e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a4b1e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a396e60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a396ea0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a3ec3c0_0 .net "in", 3 0, L_0x13a604080;  1 drivers
v0x13a3e5b40_0 .net "out", 1 0, L_0x13a5ffe50;  alias, 1 drivers
v0x13a3e5bd0_0 .net "vld", 0 0, L_0x13a5ffba0;  alias, 1 drivers
L_0x13a5ff560 .part L_0x13a604080, 0, 2;
L_0x13a5ffa80 .part L_0x13a604080, 2, 2;
S_0x13a43b1f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a4874e0;
 .timescale -9 -12;
L_0x13a5ffba0 .functor OR 1, L_0x13a5ff120, L_0x13a5ff680, C4<0>, C4<0>;
L_0x1400894e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3d5d00_0 .net/2u *"_ivl_4", 0 0, L_0x1400894e0;  1 drivers
v0x13a3d5d90_0 .net *"_ivl_6", 1 0, L_0x13a5ffc50;  1 drivers
v0x13a3dc690_0 .net *"_ivl_8", 1 0, L_0x13a5ffd30;  1 drivers
v0x13a3dc720_0 .net "out_h", 0 0, L_0x13a5ff950;  1 drivers
v0x13a3e19f0_0 .net "out_l", 0 0, L_0x13a5ff430;  1 drivers
v0x13a3e1a80_0 .net "out_vh", 0 0, L_0x13a5ff680;  1 drivers
v0x13a3e0680_0 .net "out_vl", 0 0, L_0x13a5ff120;  1 drivers
L_0x13a5ffc50 .concat [ 1 1 0 0], L_0x13a5ff950, L_0x1400894e0;
L_0x13a5ffd30 .concat [ 1 1 0 0], L_0x13a5ff430, L_0x13a5ff120;
L_0x13a5ffe50 .functor MUXZ 2, L_0x13a5ffd30, L_0x13a5ffc50, L_0x13a5ff680, C4<>;
S_0x13a47ad60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a43b1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a398540 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a398580 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a3c88f0_0 .net "in", 1 0, L_0x13a5ffa80;  1 drivers
v0x13a3cdbc0_0 .net "out", 0 0, L_0x13a5ff950;  alias, 1 drivers
v0x13a3cdc50_0 .net "vld", 0 0, L_0x13a5ff680;  alias, 1 drivers
L_0x13a5ff720 .part L_0x13a5ffa80, 1, 1;
L_0x13a5ff8b0 .part L_0x13a5ffa80, 0, 1;
S_0x13a4310f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a47ad60;
 .timescale -9 -12;
L_0x13a5ff800 .functor NOT 1, L_0x13a5ff720, C4<0>, C4<0>, C4<0>;
L_0x13a5ff950 .functor AND 1, L_0x13a5ff800, L_0x13a5ff8b0, C4<1>, C4<1>;
v0x13a3fc140_0 .net *"_ivl_2", 0 0, L_0x13a5ff720;  1 drivers
v0x13a3fc1d0_0 .net *"_ivl_3", 0 0, L_0x13a5ff800;  1 drivers
v0x13a3f9420_0 .net *"_ivl_5", 0 0, L_0x13a5ff8b0;  1 drivers
L_0x13a5ff680 .reduce/or L_0x13a5ffa80;
S_0x13a408080 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a47ad60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a408080
v0x13a3c8860_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a3c8860_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3c8860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_19.40 ;
    %load/vec4 v0x13a3c8860_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.41, 5;
    %load/vec4 v0x13a3c8860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3c8860_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_19.40;
T_19.41 ;
    %end;
S_0x13a40c090 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a43b1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a392e70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a392eb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a3d1da0_0 .net "in", 1 0, L_0x13a5ff560;  1 drivers
v0x13a3d7070_0 .net "out", 0 0, L_0x13a5ff430;  alias, 1 drivers
v0x13a3d7100_0 .net "vld", 0 0, L_0x13a5ff120;  alias, 1 drivers
L_0x13a5ff200 .part L_0x13a5ff560, 1, 1;
L_0x13a5ff390 .part L_0x13a5ff560, 0, 1;
S_0x13a412a10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a40c090;
 .timescale -9 -12;
L_0x13a5ff2e0 .functor NOT 1, L_0x13a5ff200, C4<0>, C4<0>, C4<0>;
L_0x13a5ff430 .functor AND 1, L_0x13a5ff2e0, L_0x13a5ff390, C4<1>, C4<1>;
v0x13a3cc850_0 .net *"_ivl_2", 0 0, L_0x13a5ff200;  1 drivers
v0x13a3cc8e0_0 .net *"_ivl_3", 0 0, L_0x13a5ff2e0;  1 drivers
v0x13a3d8500_0 .net *"_ivl_5", 0 0, L_0x13a5ff390;  1 drivers
L_0x13a5ff120 .reduce/or L_0x13a5ff560;
S_0x13a416a10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a40c090;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a416a10
v0x13a3d1d10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a3d1d10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3d1d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_20.42 ;
    %load/vec4 v0x13a3d1d10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.43, 5;
    %load/vec4 v0x13a3d1d10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3d1d10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_20.42;
T_20.43 ;
    %end;
S_0x13a41beb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4874e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a41beb0
v0x13a3ec330_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a3ec330_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3ec330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_21.44 ;
    %load/vec4 v0x13a3ec330_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.45, 5;
    %load/vec4 v0x13a3ec330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3ec330_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_21.44;
T_21.45 ;
    %end;
S_0x13a41fec0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4b35b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a41fec0
v0x13a3627a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a3627a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3627a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_22.46 ;
    %load/vec4 v0x13a3627a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_22.47, 5;
    %load/vec4 v0x13a3627a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3627a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_22.46;
T_22.47 ;
    %end;
S_0x13a42c630 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a4a82f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a395890 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a3958d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a307980_0 .net "in", 7 0, L_0x13a5ff080;  1 drivers
v0x13a30e280_0 .net "out", 2 0, L_0x13a5fef20;  alias, 1 drivers
v0x13a30e310_0 .net "vld", 0 0, L_0x13a5fec70;  alias, 1 drivers
L_0x13a5fdc60 .part L_0x13a5ff080, 0, 4;
L_0x13a5feb90 .part L_0x13a5ff080, 4, 4;
S_0x13a42af10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a42c630;
 .timescale -9 -12;
L_0x13a5fec70 .functor OR 1, L_0x13a5fd850, L_0x13a5fe780, C4<0>, C4<0>;
L_0x140089498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a34f000_0 .net/2u *"_ivl_4", 0 0, L_0x140089498;  1 drivers
v0x13a34f090_0 .net *"_ivl_6", 2 0, L_0x13a5fed20;  1 drivers
v0x13a32b010_0 .net *"_ivl_8", 2 0, L_0x13a5fee00;  1 drivers
v0x13a32b0a0_0 .net "out_h", 1 0, L_0x13a5fea30;  1 drivers
v0x13a30a0f0_0 .net "out_l", 1 0, L_0x13a5fdb00;  1 drivers
v0x13a30a180_0 .net "out_vh", 0 0, L_0x13a5fe780;  1 drivers
v0x13a308c60_0 .net "out_vl", 0 0, L_0x13a5fd850;  1 drivers
L_0x13a5fed20 .concat [ 2 1 0 0], L_0x13a5fea30, L_0x140089498;
L_0x13a5fee00 .concat [ 2 1 0 0], L_0x13a5fdb00, L_0x13a5fd850;
L_0x13a5fef20 .functor MUXZ 3, L_0x13a5fee00, L_0x13a5fed20, L_0x13a5fe780, C4<>;
S_0x13a44aba0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a42af10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3999d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a399a10 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a3671a0_0 .net "in", 3 0, L_0x13a5feb90;  1 drivers
v0x13a32b9f0_0 .net "out", 1 0, L_0x13a5fea30;  alias, 1 drivers
v0x13a32ba80_0 .net "vld", 0 0, L_0x13a5fe780;  alias, 1 drivers
L_0x13a5fe140 .part L_0x13a5feb90, 0, 2;
L_0x13a5fe660 .part L_0x13a5feb90, 2, 2;
S_0x13a450040 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a44aba0;
 .timescale -9 -12;
L_0x13a5fe780 .functor OR 1, L_0x13a5fdd00, L_0x13a5fe260, C4<0>, C4<0>;
L_0x140089450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3ac270_0 .net/2u *"_ivl_4", 0 0, L_0x140089450;  1 drivers
v0x13a3ac300_0 .net *"_ivl_6", 1 0, L_0x13a5fe830;  1 drivers
v0x13a3a7040_0 .net *"_ivl_8", 1 0, L_0x13a5fe910;  1 drivers
v0x13a3a70d0_0 .net "out_h", 0 0, L_0x13a5fe530;  1 drivers
v0x13a372ef0_0 .net "out_l", 0 0, L_0x13a5fe010;  1 drivers
v0x13a372f80_0 .net "out_vh", 0 0, L_0x13a5fe260;  1 drivers
v0x13a3abce0_0 .net "out_vl", 0 0, L_0x13a5fdd00;  1 drivers
L_0x13a5fe830 .concat [ 1 1 0 0], L_0x13a5fe530, L_0x140089450;
L_0x13a5fe910 .concat [ 1 1 0 0], L_0x13a5fe010, L_0x13a5fdd00;
L_0x13a5fea30 .functor MUXZ 2, L_0x13a5fe910, L_0x13a5fe830, L_0x13a5fe260, C4<>;
S_0x13a454050 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a450040;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a38d9b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a38d9f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a3617f0_0 .net "in", 1 0, L_0x13a5fe660;  1 drivers
v0x13a361350_0 .net "out", 0 0, L_0x13a5fe530;  alias, 1 drivers
v0x13a3613e0_0 .net "vld", 0 0, L_0x13a5fe260;  alias, 1 drivers
L_0x13a5fe300 .part L_0x13a5fe660, 1, 1;
L_0x13a5fe490 .part L_0x13a5fe660, 0, 1;
S_0x13a45a9d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a454050;
 .timescale -9 -12;
L_0x13a5fe3e0 .functor NOT 1, L_0x13a5fe300, C4<0>, C4<0>, C4<0>;
L_0x13a5fe530 .functor AND 1, L_0x13a5fe3e0, L_0x13a5fe490, C4<1>, C4<1>;
v0x13a361f80_0 .net *"_ivl_2", 0 0, L_0x13a5fe300;  1 drivers
v0x13a362010_0 .net *"_ivl_3", 0 0, L_0x13a5fe3e0;  1 drivers
v0x13a361b70_0 .net *"_ivl_5", 0 0, L_0x13a5fe490;  1 drivers
L_0x13a5fe260 .reduce/or L_0x13a5fe660;
S_0x13a45e9d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a454050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a45e9d0
v0x13a361760_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a361760_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a361760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_23.48 ;
    %load/vec4 v0x13a361760_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.49, 5;
    %load/vec4 v0x13a361760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a361760_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_23.48;
T_23.49 ;
    %end;
S_0x13a463e70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a450040;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a38f090 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a38f0d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a35f3c0_0 .net "in", 1 0, L_0x13a5fe140;  1 drivers
v0x13a35ef70_0 .net "out", 0 0, L_0x13a5fe010;  alias, 1 drivers
v0x13a35f000_0 .net "vld", 0 0, L_0x13a5fdd00;  alias, 1 drivers
L_0x13a5fdde0 .part L_0x13a5fe140, 1, 1;
L_0x13a5fdf70 .part L_0x13a5fe140, 0, 1;
S_0x13a467e80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a463e70;
 .timescale -9 -12;
L_0x13a5fdec0 .functor NOT 1, L_0x13a5fdde0, C4<0>, C4<0>, C4<0>;
L_0x13a5fe010 .functor AND 1, L_0x13a5fdec0, L_0x13a5fdf70, C4<1>, C4<1>;
v0x13a360f60_0 .net *"_ivl_2", 0 0, L_0x13a5fdde0;  1 drivers
v0x13a360ff0_0 .net *"_ivl_3", 0 0, L_0x13a5fdec0;  1 drivers
v0x13a360b90_0 .net *"_ivl_5", 0 0, L_0x13a5fdf70;  1 drivers
L_0x13a5fdd00 .reduce/or L_0x13a5fe140;
S_0x13a481f20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a463e70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a481f20
v0x13a35f330_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a35f330_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a35f330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_24.50 ;
    %load/vec4 v0x13a35f330_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_24.51, 5;
    %load/vec4 v0x13a35f330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a35f330_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_24.50;
T_24.51 ;
    %end;
S_0x13a480800 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a44aba0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a480800
v0x13a367110_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a367110_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a367110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_25.52 ;
    %load/vec4 v0x13a367110_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_25.53, 5;
    %load/vec4 v0x13a367110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a367110_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_25.52;
T_25.53 ;
    %end;
S_0x13a43ebd0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a42af10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3899c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a389a00 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a34b0a0_0 .net "in", 3 0, L_0x13a5fdc60;  1 drivers
v0x13a350370_0 .net "out", 1 0, L_0x13a5fdb00;  alias, 1 drivers
v0x13a350400_0 .net "vld", 0 0, L_0x13a5fd850;  alias, 1 drivers
L_0x13a5fd210 .part L_0x13a5fdc60, 0, 2;
L_0x13a5fd730 .part L_0x13a5fdc60, 2, 2;
S_0x13a43d4b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a43ebd0;
 .timescale -9 -12;
L_0x13a5fd850 .functor OR 1, L_0x13a5fcba0, L_0x13a5fd330, C4<0>, C4<0>;
L_0x140089408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a341b60_0 .net/2u *"_ivl_4", 0 0, L_0x140089408;  1 drivers
v0x13a341bf0_0 .net *"_ivl_6", 1 0, L_0x13a5fd900;  1 drivers
v0x13a346ec0_0 .net *"_ivl_8", 1 0, L_0x13a5fd9e0;  1 drivers
v0x13a346f50_0 .net "out_h", 0 0, L_0x13a5fd600;  1 drivers
v0x13a345b50_0 .net "out_l", 0 0, L_0x13a5fd0e0;  1 drivers
v0x13a345be0_0 .net "out_vh", 0 0, L_0x13a5fd330;  1 drivers
v0x13a351800_0 .net "out_vl", 0 0, L_0x13a5fcba0;  1 drivers
L_0x13a5fd900 .concat [ 1 1 0 0], L_0x13a5fd600, L_0x140089408;
L_0x13a5fd9e0 .concat [ 1 1 0 0], L_0x13a5fd0e0, L_0x13a5fcba0;
L_0x13a5fdb00 .functor MUXZ 2, L_0x13a5fd9e0, L_0x13a5fd900, L_0x13a5fd330, C4<>;
S_0x13a472f60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a43d4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a38c3e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a38c420 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a333120_0 .net "in", 1 0, L_0x13a5fd730;  1 drivers
v0x13a331d20_0 .net "out", 0 0, L_0x13a5fd600;  alias, 1 drivers
v0x13a331db0_0 .net "vld", 0 0, L_0x13a5fd330;  alias, 1 drivers
L_0x13a5fd3d0 .part L_0x13a5fd730, 1, 1;
L_0x13a5fd560 .part L_0x13a5fd730, 0, 1;
S_0x13a471840 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a472f60;
 .timescale -9 -12;
L_0x13a5fd4b0 .functor NOT 1, L_0x13a5fd3d0, C4<0>, C4<0>, C4<0>;
L_0x13a5fd600 .functor AND 1, L_0x13a5fd4b0, L_0x13a5fd560, C4<1>, C4<1>;
v0x13a35e8f0_0 .net *"_ivl_2", 0 0, L_0x13a5fd3d0;  1 drivers
v0x13a35e980_0 .net *"_ivl_3", 0 0, L_0x13a5fd4b0;  1 drivers
v0x13a32dd30_0 .net *"_ivl_5", 0 0, L_0x13a5fd560;  1 drivers
L_0x13a5fd330 .reduce/or L_0x13a5fd730;
S_0x13a51c030 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a472f60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a51c030
v0x13a333090_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a333090_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a333090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_26.54 ;
    %load/vec4 v0x13a333090_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.55, 5;
    %load/vec4 v0x13a333090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a333090_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_26.54;
T_26.55 ;
    %end;
S_0x13a517e30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a43d4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a391860 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a3918a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a33c5d0_0 .net "in", 1 0, L_0x13a5fd210;  1 drivers
v0x13a33b1d0_0 .net "out", 0 0, L_0x13a5fd0e0;  alias, 1 drivers
v0x13a33b260_0 .net "vld", 0 0, L_0x13a5fcba0;  alias, 1 drivers
L_0x13a5fcef0 .part L_0x13a5fd210, 1, 1;
L_0x13a5fd040 .part L_0x13a5fd210, 0, 1;
S_0x13a5143b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a517e30;
 .timescale -9 -12;
L_0x13a5fcf90 .functor NOT 1, L_0x13a5fcef0, C4<0>, C4<0>, C4<0>;
L_0x13a5fd0e0 .functor AND 1, L_0x13a5fcf90, L_0x13a5fd040, C4<1>, C4<1>;
v0x13a33d9d0_0 .net *"_ivl_2", 0 0, L_0x13a5fcef0;  1 drivers
v0x13a33da60_0 .net *"_ivl_3", 0 0, L_0x13a5fcf90;  1 drivers
v0x13a3371e0_0 .net *"_ivl_5", 0 0, L_0x13a5fd040;  1 drivers
L_0x13a5fcba0 .reduce/or L_0x13a5fd210;
S_0x13a5093c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a517e30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5093c0
v0x13a33c540_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a33c540_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a33c540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_27.56 ;
    %load/vec4 v0x13a33c540_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.57, 5;
    %load/vec4 v0x13a33c540_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a33c540_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_27.56;
T_27.57 ;
    %end;
S_0x13a510560 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a43ebd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a510560
v0x13a34b010_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a34b010_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a34b010_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_28.58 ;
    %load/vec4 v0x13a34b010_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_28.59, 5;
    %load/vec4 v0x13a34b010_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a34b010_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_28.58;
T_28.59 ;
    %end;
S_0x13a50ee40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a42c630;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a50ee40
v0x13a3078f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a3078f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3078f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_29.60 ;
    %load/vec4 v0x13a3078f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_29.61, 5;
    %load/vec4 v0x13a3078f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3078f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_29.60;
T_29.61 ;
    %end;
S_0x13a504d90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4a42e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a504d90
v0x13a31ca90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x13a31ca90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a31ca90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_30.62 ;
    %load/vec4 v0x13a31ca90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_30.63, 5;
    %load/vec4 v0x13a31ca90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a31ca90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_30.62;
T_30.63 ;
    %end;
S_0x13a2f4dd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a368d60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a2f4dd0
v0x13a375cf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.log2 ;
    %load/vec4 v0x13a375cf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a375cf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_31.64 ;
    %load/vec4 v0x13a375cf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.65, 5;
    %load/vec4 v0x13a375cf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a375cf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_31.64;
T_31.65 ;
    %end;
S_0x13a3fab40 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x13a3b5050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a3fab40
v0x13a379d70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.log2 ;
    %load/vec4 v0x13a379d70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a379d70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_32.66 ;
    %load/vec4 v0x13a379d70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_32.67, 5;
    %load/vec4 v0x13a379d70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a379d70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_32.66;
T_32.67 ;
    %end;
S_0x13a3c7260 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x13a2f8df0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a3c7260
v0x13a384500_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.log2 ;
    %load/vec4 v0x13a384500_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a384500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_33.68 ;
    %load/vec4 v0x13a384500_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_33.69, 5;
    %load/vec4 v0x13a384500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a384500_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_33.68;
T_33.69 ;
    %end;
S_0x13a3f5750 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x13a2f8df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x13a04e2e0 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1400899f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a389b20_0 .net/2u *"_ivl_0", 0 0, L_0x1400899f0;  1 drivers
L_0x140089a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a389bb0_0 .net/2u *"_ivl_4", 0 0, L_0x140089a38;  1 drivers
v0x13a38ee80_0 .net "a", 7 0, L_0x13a60c710;  1 drivers
v0x13a38ef10_0 .net "ain", 8 0, L_0x13a60c350;  1 drivers
v0x13a38db10_0 .net "b", 7 0, L_0x13a60c1d0;  1 drivers
v0x13a38dba0_0 .net "bin", 8 0, L_0x13a60c470;  1 drivers
v0x13a3997c0_0 .net "c", 8 0, L_0x13a60c590;  alias, 1 drivers
L_0x13a60c350 .concat [ 8 1 0 0], L_0x13a60c710, L_0x1400899f0;
L_0x13a60c470 .concat [ 8 1 0 0], L_0x13a60c1d0, L_0x140089a38;
S_0x13a32c730 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x13a3f5750;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x13a375b90 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x13a384590_0 .net "a", 8 0, L_0x13a60c350;  alias, 1 drivers
v0x13a383190_0 .net "b", 8 0, L_0x13a60c470;  alias, 1 drivers
v0x13a383220_0 .net "c", 8 0, L_0x13a60c590;  alias, 1 drivers
L_0x13a60c590 .arith/sub 9, L_0x13a60c350, L_0x13a60c470;
S_0x13a35ac20 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x13a2f8df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x13a323bd0 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x140088ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a399850_0 .net/2u *"_ivl_0", 0 0, L_0x140088ef8;  1 drivers
v0x13a392fd0_0 .net *"_ivl_11", 5 0, L_0x13a5f9d70;  1 drivers
v0x13a393060_0 .net *"_ivl_2", 5 0, L_0x13a5f9bb0;  1 drivers
L_0x140088f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a398330_0 .net/2u *"_ivl_4", 0 0, L_0x140088f40;  1 drivers
v0x13a3983c0_0 .net *"_ivl_6", 5 0, L_0x13a5f9c50;  1 drivers
L_0x140088f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x13a396fc0_0 .net *"_ivl_8", 5 0, L_0x140088f88;  1 drivers
v0x13a397050_0 .net "rc", 0 0, L_0x13a5f9250;  alias, 1 drivers
v0x13a4d7b70_0 .net "regime", 4 0, L_0x13a5f9440;  alias, 1 drivers
v0x13a4d7c00_0 .net "regime_N", 5 0, L_0x13a5f9e70;  alias, 1 drivers
L_0x13a5f9bb0 .concat [ 5 1 0 0], L_0x13a5f9440, L_0x140088ef8;
L_0x13a5f9c50 .concat [ 5 1 0 0], L_0x13a5f9440, L_0x140088f40;
L_0x13a5f9d70 .arith/sub 6, L_0x140088f88, L_0x13a5f9c50;
L_0x13a5f9e70 .functor MUXZ 6, L_0x13a5f9d70, L_0x13a5f9bb0, L_0x13a5f9250, C4<>;
S_0x13a327340 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x13a2f8df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x13a32a320 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x140088fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a4d7760_0 .net/2u *"_ivl_0", 0 0, L_0x140088fd0;  1 drivers
v0x13a4d77f0_0 .net *"_ivl_11", 5 0, L_0x13a5fa1d0;  1 drivers
v0x13a4d7350_0 .net *"_ivl_2", 5 0, L_0x13a5f9fd0;  1 drivers
L_0x140089018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a4d73e0_0 .net/2u *"_ivl_4", 0 0, L_0x140089018;  1 drivers
v0x13a4d6f40_0 .net *"_ivl_6", 5 0, L_0x13a5fa0b0;  1 drivers
L_0x140089060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x13a4d6fd0_0 .net *"_ivl_8", 5 0, L_0x140089060;  1 drivers
v0x13a4d6b30_0 .net "rc", 0 0, L_0x13a5f8fa0;  alias, 1 drivers
v0x13a4d6bc0_0 .net "regime", 4 0, L_0x13a5f92f0;  alias, 1 drivers
v0x13a4d6720_0 .net "regime_N", 5 0, L_0x13a5fa310;  alias, 1 drivers
L_0x13a5f9fd0 .concat [ 5 1 0 0], L_0x13a5f92f0, L_0x140088fd0;
L_0x13a5fa0b0 .concat [ 5 1 0 0], L_0x13a5f92f0, L_0x140089018;
L_0x13a5fa1d0 .arith/sub 6, L_0x140089060, L_0x13a5fa0b0;
L_0x13a5fa310 .functor MUXZ 6, L_0x13a5fa1d0, L_0x13a5f9fd0, L_0x13a5f8fa0, C4<>;
S_0x13a3746f0 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x13a2f8df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 9 "c";
P_0x13a31e170 .param/l "N" 0 4 244, C4<0000000000000000000000000000001000>;
v0x13a4d67b0_0 .net *"_ivl_0", 8 0, L_0x13a60c270;  1 drivers
L_0x140089ac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a494350_0 .net *"_ivl_3", 7 0, L_0x140089ac8;  1 drivers
v0x13a4943e0_0 .net "a", 8 0, L_0x13a60c590;  alias, 1 drivers
v0x13a4d6310_0 .net "c", 8 0, L_0x13a60c9c0;  alias, 1 drivers
v0x13a4d63a0_0 .net "mant_ovf", 0 0, L_0x13a60cb40;  1 drivers
L_0x13a60c270 .concat [ 1 8 0 0], L_0x13a60cb40, L_0x140089ac8;
L_0x13a60c9c0 .arith/sum 9, L_0x13a60c590, L_0x13a60c270;
S_0x13a3b0510 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x13a2f8df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 33 "c";
P_0x13a31f620 .param/l "N" 0 4 231, +C4<00000000000000000000000000100000>;
v0x13a4be630_0 .net "a", 31 0, L_0x13a5debd0;  alias, 1 drivers
v0x13a4be6c0_0 .net "b", 31 0, L_0x13a5fc050;  alias, 1 drivers
v0x13a4bd2c0_0 .net "c", 32 0, L_0x13a5fc740;  alias, 1 drivers
v0x13a4bd350_0 .net "c_add", 32 0, L_0x13a5fc340;  1 drivers
v0x13a4c8f70_0 .net "c_sub", 32 0, L_0x13a5fc640;  1 drivers
v0x13a4c9000_0 .net "op", 0 0, L_0x13a5f90a0;  alias, 1 drivers
L_0x13a5fc740 .functor MUXZ 33, L_0x13a5fc640, L_0x13a5fc340, L_0x13a5f90a0, C4<>;
S_0x13a36d1c0 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x13a3b0510;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x13a308eb0 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x1400892e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a4d5ba0_0 .net/2u *"_ivl_0", 0 0, L_0x1400892e8;  1 drivers
L_0x140089330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a4d5740_0 .net/2u *"_ivl_4", 0 0, L_0x140089330;  1 drivers
v0x13a4d57d0_0 .net "a", 31 0, L_0x13a5debd0;  alias, 1 drivers
v0x13a4d3ee0_0 .net "ain", 32 0, L_0x13a5fc100;  1 drivers
v0x13a4d3f70_0 .net "b", 31 0, L_0x13a5fc050;  alias, 1 drivers
v0x13a4d3b30_0 .net "bin", 32 0, L_0x13a5fc220;  1 drivers
v0x13a4d3bc0_0 .net "c", 32 0, L_0x13a5fc340;  alias, 1 drivers
L_0x13a5fc100 .concat [ 32 1 0 0], L_0x13a5debd0, L_0x1400892e8;
L_0x13a5fc220 .concat [ 32 1 0 0], L_0x13a5fc050, L_0x140089330;
S_0x13a3a1550 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x13a36d1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x13a3574f0 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x13a4d5f00_0 .net "a", 32 0, L_0x13a5fc100;  alias, 1 drivers
v0x13a4d5f90_0 .net "b", 32 0, L_0x13a5fc220;  alias, 1 drivers
v0x13a4d5b10_0 .net "c", 32 0, L_0x13a5fc340;  alias, 1 drivers
L_0x13a5fc340 .arith/sum 33, L_0x13a5fc100, L_0x13a5fc220;
S_0x13a4b7cd0 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x13a3b0510;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x13a34d910 .param/l "N" 0 4 195, +C4<00000000000000000000000000100000>;
L_0x140089378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a498110_0 .net/2u *"_ivl_0", 0 0, L_0x140089378;  1 drivers
L_0x1400893c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a4dbcc0_0 .net/2u *"_ivl_4", 0 0, L_0x1400893c0;  1 drivers
v0x13a4dbd50_0 .net "a", 31 0, L_0x13a5debd0;  alias, 1 drivers
v0x13a4d34a0_0 .net "ain", 32 0, L_0x13a5fc440;  1 drivers
v0x13a4d3530_0 .net "b", 31 0, L_0x13a5fc050;  alias, 1 drivers
v0x13a4b92d0_0 .net "bin", 32 0, L_0x13a5fc520;  1 drivers
v0x13a4b9360_0 .net "c", 32 0, L_0x13a5fc640;  alias, 1 drivers
L_0x13a5fc440 .concat [ 32 1 0 0], L_0x13a5debd0, L_0x140089378;
L_0x13a5fc520 .concat [ 32 1 0 0], L_0x13a5fc050, L_0x1400893c0;
S_0x13a4d0ee0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x13a4b7cd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x13a345a30 .param/l "N" 0 4 215, +C4<00000000000000000000000000100000>;
v0x13a498430_0 .net "a", 32 0, L_0x13a5fc440;  alias, 1 drivers
v0x13a4984c0_0 .net "b", 32 0, L_0x13a5fc520;  alias, 1 drivers
v0x13a498080_0 .net "c", 32 0, L_0x13a5fc640;  alias, 1 drivers
L_0x13a5fc640 .arith/sub 33, L_0x13a5fc440, L_0x13a5fc520;
S_0x13a49ae20 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x13a2f8df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x13a339aa0 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x140089d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a4c7b70_0 .net/2u *"_ivl_0", 0 0, L_0x140089d98;  1 drivers
L_0x140089de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a4c6770_0 .net/2u *"_ivl_4", 0 0, L_0x140089de0;  1 drivers
v0x13a4c6800_0 .net "a", 31 0, L_0x13a60fef0;  1 drivers
v0x13a4b65f0_0 .net "ain", 32 0, L_0x13a60f280;  1 drivers
v0x13a4b6680_0 .net "b", 31 0, L_0x13a60f820;  alias, 1 drivers
v0x13a49c420_0 .net "bin", 32 0, L_0x13a60f3a0;  1 drivers
v0x13a49c4b0_0 .net "c", 32 0, L_0x13a60fdf0;  alias, 1 drivers
L_0x13a60f280 .concat [ 32 1 0 0], L_0x13a60fef0, L_0x140089d98;
L_0x13a60f3a0 .concat [ 32 1 0 0], L_0x13a60f820, L_0x140089de0;
S_0x13a4b4030 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x13a49ae20;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x13a32dbd0 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x13a4c2780_0 .net "a", 32 0, L_0x13a60f280;  alias, 1 drivers
v0x13a4c2810_0 .net "b", 32 0, L_0x13a60f3a0;  alias, 1 drivers
v0x13a4c7ae0_0 .net "c", 32 0, L_0x13a60fdf0;  alias, 1 drivers
L_0x13a60fdf0 .arith/sum 33, L_0x13a60f280, L_0x13a60f3a0;
S_0x13a4e7b30 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x13a2f8df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x13a4a1780 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x13a4a17c0 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x13a4a1800 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x13a5e0d10 .functor BUFZ 32, L_0x13a5e08c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13a5e0e60 .functor NOT 32, L_0x13a5e0d10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1400885b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13a5eac60 .functor XOR 1, L_0x13a5e0d80, L_0x1400885b0, C4<0>, C4<0>;
v0x13a354fd0_0 .net/2u *"_ivl_10", 0 0, L_0x1400885b0;  1 drivers
v0x13a355070_0 .net *"_ivl_12", 0 0, L_0x13a5eac60;  1 drivers
L_0x1400885f8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x13a33fd10_0 .net/2u *"_ivl_16", 4 0, L_0x1400885f8;  1 drivers
v0x13a33fdc0_0 .net *"_ivl_18", 4 0, L_0x13a5eaf10;  1 drivers
v0x13a3353d0_0 .net *"_ivl_23", 29 0, L_0x13a5ec700;  1 drivers
L_0x1400887a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a32ff50_0 .net/2u *"_ivl_24", 1 0, L_0x1400887a8;  1 drivers
v0x13a32ffe0_0 .net *"_ivl_4", 31 0, L_0x13a5e0e60;  1 drivers
v0x13a32d550_0 .net *"_ivl_9", 30 0, L_0x13a5eabc0;  1 drivers
v0x13a32d5e0_0 .net "exp", 1 0, L_0x13a5ec900;  alias, 1 drivers
v0x13a32eb60_0 .net "in", 31 0, L_0x13a5e08c0;  alias, 1 drivers
v0x13a333f40_0 .net "k", 4 0, L_0x13a5eaa20;  1 drivers
v0x13a333fd0_0 .net "mant", 29 0, L_0x13a5eca30;  alias, 1 drivers
v0x13a331540_0 .net "rc", 0 0, L_0x13a5e0d80;  alias, 1 drivers
v0x13a3315d0_0 .net "regime", 4 0, L_0x13a5eb040;  alias, 1 drivers
v0x13a332ad0_0 .net "xin", 31 0, L_0x13a5e0d10;  1 drivers
v0x13a332b60_0 .net "xin_r", 31 0, L_0x13a5e0ed0;  1 drivers
v0x13a33e880_0 .net "xin_tmp", 31 0, L_0x13a5ec610;  1 drivers
L_0x13a5e0d80 .part L_0x13a5e0d10, 30, 1;
L_0x13a5e0ed0 .functor MUXZ 32, L_0x13a5e0d10, L_0x13a5e0e60, L_0x13a5e0d80, C4<>;
L_0x13a5eabc0 .part L_0x13a5e0ed0, 0, 31;
L_0x13a5ead90 .concat [ 1 31 0 0], L_0x13a5eac60, L_0x13a5eabc0;
L_0x13a5eaf10 .arith/sub 5, L_0x13a5eaa20, L_0x1400885f8;
L_0x13a5eb040 .functor MUXZ 5, L_0x13a5eaa20, L_0x13a5eaf10, L_0x13a5e0d80, C4<>;
L_0x13a5ec700 .part L_0x13a5e0d10, 0, 30;
L_0x13a5ec7e0 .concat [ 2 30 0 0], L_0x1400887a8, L_0x13a5ec700;
L_0x13a5ec900 .part L_0x13a5ec610, 30, 2;
L_0x13a5eca30 .part L_0x13a5ec610, 0, 30;
S_0x13a4e1d50 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x13a4e7b30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a4e1d50
v0x13a4a04a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.log2 ;
    %load/vec4 v0x13a4a04a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4a04a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_34.70 ;
    %load/vec4 v0x13a4a04a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_34.71, 5;
    %load/vec4 v0x13a4a04a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4a04a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_34.70;
T_34.71 ;
    %end;
S_0x13a4ff6d0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x13a4e7b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x13a3b4910 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x13a3b4950 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x13a5ec610 .functor BUFZ 32, L_0x13a5ec060, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x140088760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a4ed120_0 .net *"_ivl_11", 0 0, L_0x140088760;  1 drivers
v0x13a4ed1b0_0 .net *"_ivl_6", 0 0, L_0x13a5ec180;  1 drivers
v0x13a4f8dd0_0 .net *"_ivl_7", 31 0, L_0x13a5ec310;  1 drivers
v0x13a4f8e60_0 .net *"_ivl_9", 30 0, L_0x13a5ec250;  1 drivers
v0x13a4f25e0_0 .net "a", 31 0, L_0x13a5ec7e0;  1 drivers
v0x13a4f2670_0 .net "b", 4 0, L_0x13a5eaa20;  alias, 1 drivers
v0x13a4f7940_0 .net "c", 31 0, L_0x13a5ec610;  alias, 1 drivers
v0x13a4f79d0 .array "tmp", 0 4;
v0x13a4f79d0_0 .net v0x13a4f79d0 0, 31 0, L_0x13a5ec4b0; 1 drivers
v0x13a4f79d0_1 .net v0x13a4f79d0 1, 31 0, L_0x13a5eb3c0; 1 drivers
v0x13a4f79d0_2 .net v0x13a4f79d0 2, 31 0, L_0x13a5eb880; 1 drivers
v0x13a4f79d0_3 .net v0x13a4f79d0 3, 31 0, L_0x13a5ebc80; 1 drivers
v0x13a4f79d0_4 .net v0x13a4f79d0 4, 31 0, L_0x13a5ec060; 1 drivers
L_0x13a5eb160 .part L_0x13a5eaa20, 1, 1;
L_0x13a5eb520 .part L_0x13a5eaa20, 2, 1;
L_0x13a5eb9a0 .part L_0x13a5eaa20, 3, 1;
L_0x13a5ebda0 .part L_0x13a5eaa20, 4, 1;
L_0x13a5ec180 .part L_0x13a5eaa20, 0, 1;
L_0x13a5ec250 .part L_0x13a5ec7e0, 0, 31;
L_0x13a5ec310 .concat [ 1 31 0 0], L_0x140088760, L_0x13a5ec250;
L_0x13a5ec4b0 .functor MUXZ 32, L_0x13a5ec7e0, L_0x13a5ec310, L_0x13a5ec180, C4<>;
S_0x13a42d0b0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x13a4ff6d0;
 .timescale -9 -12;
P_0x13a3f86f0 .param/l "i" 1 4 296, +C4<01>;
v0x13a4ac0c0_0 .net *"_ivl_1", 0 0, L_0x13a5eb160;  1 drivers
v0x13a4ac150_0 .net *"_ivl_3", 31 0, L_0x13a5eb2a0;  1 drivers
v0x13a4a58d0_0 .net *"_ivl_5", 29 0, L_0x13a5eb200;  1 drivers
L_0x140088640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a4a5960_0 .net *"_ivl_7", 1 0, L_0x140088640;  1 drivers
L_0x13a5eb200 .part L_0x13a5ec4b0, 0, 30;
L_0x13a5eb2a0 .concat [ 2 30 0 0], L_0x140088640, L_0x13a5eb200;
L_0x13a5eb3c0 .functor MUXZ 32, L_0x13a5ec4b0, L_0x13a5eb2a0, L_0x13a5eb160, C4<>;
S_0x13a446b80 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x13a4ff6d0;
 .timescale -9 -12;
P_0x13a3e99d0 .param/l "i" 1 4 296, +C4<010>;
v0x13a4aac30_0 .net *"_ivl_1", 0 0, L_0x13a5eb520;  1 drivers
v0x13a4aacc0_0 .net *"_ivl_3", 31 0, L_0x13a5eb760;  1 drivers
v0x13a4a98c0_0 .net *"_ivl_5", 27 0, L_0x13a5eb6c0;  1 drivers
L_0x140088688 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13a4a9950_0 .net *"_ivl_7", 3 0, L_0x140088688;  1 drivers
L_0x13a5eb6c0 .part L_0x13a5eb3c0, 0, 28;
L_0x13a5eb760 .concat [ 4 28 0 0], L_0x140088688, L_0x13a5eb6c0;
L_0x13a5eb880 .functor MUXZ 32, L_0x13a5eb3c0, L_0x13a5eb760, L_0x13a5eb520, C4<>;
S_0x13a4829a0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x13a4ff6d0;
 .timescale -9 -12;
P_0x13a3e8400 .param/l "i" 1 4 296, +C4<011>;
v0x13a4e5a10_0 .net *"_ivl_1", 0 0, L_0x13a5eb9a0;  1 drivers
v0x13a4e5aa0_0 .net *"_ivl_3", 31 0, L_0x13a5ebb20;  1 drivers
v0x13a4e4750_0 .net *"_ivl_5", 23 0, L_0x13a5eba40;  1 drivers
L_0x1400886d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a4e47e0_0 .net *"_ivl_7", 7 0, L_0x1400886d0;  1 drivers
L_0x13a5eba40 .part L_0x13a5eb880, 0, 24;
L_0x13a5ebb20 .concat [ 8 24 0 0], L_0x1400886d0, L_0x13a5eba40;
L_0x13a5ebc80 .functor MUXZ 32, L_0x13a5eb880, L_0x13a5ebb20, L_0x13a5eb9a0, C4<>;
S_0x13a43f650 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x13a4ff6d0;
 .timescale -9 -12;
P_0x13a3e0520 .param/l "i" 1 4 296, +C4<0100>;
v0x13a4e9130_0 .net *"_ivl_1", 0 0, L_0x13a5ebda0;  1 drivers
v0x13a4e91c0_0 .net *"_ivl_3", 31 0, L_0x13a5ebf20;  1 drivers
v0x13a4ee490_0 .net *"_ivl_5", 15 0, L_0x13a5ebe40;  1 drivers
L_0x140088718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a4ee520_0 .net *"_ivl_7", 15 0, L_0x140088718;  1 drivers
L_0x13a5ebe40 .part L_0x13a5ebc80, 0, 16;
L_0x13a5ebf20 .concat [ 16 16 0 0], L_0x140088718, L_0x13a5ebe40;
L_0x13a5ec060 .functor MUXZ 32, L_0x13a5ebc80, L_0x13a5ebf20, L_0x13a5ebda0, C4<>;
S_0x13a4739e0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x13a4e7b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x13a3ed9f0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x13a3eda30 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x13a356770_0 .net "in", 31 0, L_0x13a5ead90;  1 drivers
v0x13a355e10_0 .net "out", 4 0, L_0x13a5eaa20;  alias, 1 drivers
v0x13a355ea0_0 .net "vld", 0 0, L_0x13a5ea750;  1 drivers
S_0x13a510fe0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x13a4739e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3d7280 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x13a3d72c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x13a32c200_0 .net "in", 31 0, L_0x13a5ead90;  alias, 1 drivers
v0x13a35e5d0_0 .net "out", 4 0, L_0x13a5eaa20;  alias, 1 drivers
v0x13a35e660_0 .net "vld", 0 0, L_0x13a5ea750;  alias, 1 drivers
L_0x13a5e5a60 .part L_0x13a5ead90, 0, 16;
L_0x13a5ea6b0 .part L_0x13a5ead90, 16, 16;
S_0x13a2eda80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a510fe0;
 .timescale -9 -12;
L_0x13a5ea750 .functor OR 1, L_0x13a5e5650, L_0x13a5ea2a0, C4<0>, C4<0>;
L_0x140088568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3689a0_0 .net/2u *"_ivl_4", 0 0, L_0x140088568;  1 drivers
v0x13a3a8e30_0 .net *"_ivl_6", 4 0, L_0x13a5ea800;  1 drivers
v0x13a3a8ec0_0 .net *"_ivl_8", 4 0, L_0x13a5ea8e0;  1 drivers
v0x13a366cf0_0 .net "out_h", 3 0, L_0x13a5ea550;  1 drivers
v0x13a366d80_0 .net "out_l", 3 0, L_0x13a5e5900;  1 drivers
v0x13a366630_0 .net "out_vh", 0 0, L_0x13a5ea2a0;  1 drivers
v0x13a3666c0_0 .net "out_vl", 0 0, L_0x13a5e5650;  1 drivers
L_0x13a5ea800 .concat [ 4 1 0 0], L_0x13a5ea550, L_0x140088568;
L_0x13a5ea8e0 .concat [ 4 1 0 0], L_0x13a5e5900, L_0x13a5e5650;
L_0x13a5eaa20 .functor MUXZ 5, L_0x13a5ea8e0, L_0x13a5ea800, L_0x13a5ea2a0, C4<>;
S_0x13a3bff10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a2eda80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3d8710 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13a3d8750 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13a509e50_0 .net "in", 15 0, L_0x13a5ea6b0;  1 drivers
v0x13a2f3960_0 .net "out", 3 0, L_0x13a5ea550;  alias, 1 drivers
v0x13a2f39f0_0 .net "vld", 0 0, L_0x13a5ea2a0;  alias, 1 drivers
L_0x13a5e7df0 .part L_0x13a5ea6b0, 0, 8;
L_0x13a5ea1c0 .part L_0x13a5ea6b0, 8, 8;
S_0x13a3f6e50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a3bff10;
 .timescale -9 -12;
L_0x13a5ea2a0 .functor OR 1, L_0x13a5e79e0, L_0x13a5e9db0, C4<0>, C4<0>;
L_0x140088520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a439ae0_0 .net/2u *"_ivl_4", 0 0, L_0x140088520;  1 drivers
v0x13a439b70_0 .net *"_ivl_6", 3 0, L_0x13a5ea350;  1 drivers
v0x13a4861a0_0 .net *"_ivl_8", 3 0, L_0x13a5ea430;  1 drivers
v0x13a486230_0 .net "out_h", 2 0, L_0x13a5ea060;  1 drivers
v0x13a47b760_0 .net "out_l", 2 0, L_0x13a5e7c90;  1 drivers
v0x13a47b7f0_0 .net "out_vh", 0 0, L_0x13a5e9db0;  1 drivers
v0x13a516250_0 .net "out_vl", 0 0, L_0x13a5e79e0;  1 drivers
L_0x13a5ea350 .concat [ 3 1 0 0], L_0x13a5ea060, L_0x140088520;
L_0x13a5ea430 .concat [ 3 1 0 0], L_0x13a5e7c90, L_0x13a5e79e0;
L_0x13a5ea550 .functor MUXZ 4, L_0x13a5ea430, L_0x13a5ea350, L_0x13a5e9db0, C4<>;
S_0x13a3f6350 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a3f6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3daee0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a3daf20 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a48a620_0 .net "in", 7 0, L_0x13a5ea1c0;  1 drivers
v0x13a444a20_0 .net "out", 2 0, L_0x13a5ea060;  alias, 1 drivers
v0x13a444ab0_0 .net "vld", 0 0, L_0x13a5e9db0;  alias, 1 drivers
L_0x13a5e8d20 .part L_0x13a5ea1c0, 0, 4;
L_0x13a5e9cd0 .part L_0x13a5ea1c0, 4, 4;
S_0x13a3f4050 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a3f6350;
 .timescale -9 -12;
L_0x13a5e9db0 .functor OR 1, L_0x13a5e8910, L_0x13a5e9840, C4<0>, C4<0>;
L_0x1400884d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a423c90_0 .net/2u *"_ivl_4", 0 0, L_0x1400884d8;  1 drivers
v0x13a423d20_0 .net *"_ivl_6", 2 0, L_0x13a5e9e60;  1 drivers
v0x13a41d4a0_0 .net *"_ivl_8", 2 0, L_0x13a5e9f40;  1 drivers
v0x13a41d530_0 .net "out_h", 1 0, L_0x13a5e9bb0;  1 drivers
v0x13a422800_0 .net "out_l", 1 0, L_0x13a5e8bc0;  1 drivers
v0x13a422890_0 .net "out_vh", 0 0, L_0x13a5e9840;  1 drivers
v0x13a421490_0 .net "out_vl", 0 0, L_0x13a5e8910;  1 drivers
L_0x13a5e9e60 .concat [ 2 1 0 0], L_0x13a5e9bb0, L_0x1400884d8;
L_0x13a5e9f40 .concat [ 2 1 0 0], L_0x13a5e8bc0, L_0x13a5e8910;
L_0x13a5ea060 .functor MUXZ 3, L_0x13a5e9f40, L_0x13a5e9e60, L_0x13a5e9840, C4<>;
S_0x13a3f2970 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a3f4050;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3c0280 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a3c02c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a431850_0 .net "in", 3 0, L_0x13a5e9cd0;  1 drivers
v0x13a431400_0 .net "out", 1 0, L_0x13a5e9bb0;  alias, 1 drivers
v0x13a431490_0 .net "vld", 0 0, L_0x13a5e9840;  alias, 1 drivers
L_0x13a5e9200 .part L_0x13a5e9cd0, 0, 2;
L_0x13a5e9720 .part L_0x13a5e9cd0, 2, 2;
S_0x13a32b700 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a3f2970;
 .timescale -9 -12;
L_0x13a5e9840 .functor OR 1, L_0x13a5e8dc0, L_0x13a5e9320, C4<0>, C4<0>;
L_0x140088490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a433bf0_0 .net/2u *"_ivl_4", 0 0, L_0x140088490;  1 drivers
v0x13a433c80_0 .net *"_ivl_6", 1 0, L_0x13a5e99f0;  1 drivers
v0x13a4337e0_0 .net *"_ivl_8", 1 0, L_0x13a5e9a90;  1 drivers
v0x13a433870_0 .net "out_h", 0 0, L_0x13a5e95f0;  1 drivers
v0x13a4333f0_0 .net "out_l", 0 0, L_0x13a5e90d0;  1 drivers
v0x13a433480_0 .net "out_vh", 0 0, L_0x13a5e9320;  1 drivers
v0x13a433020_0 .net "out_vl", 0 0, L_0x13a5e8dc0;  1 drivers
L_0x13a5e99f0 .concat [ 1 1 0 0], L_0x13a5e95f0, L_0x140088490;
L_0x13a5e9a90 .concat [ 1 1 0 0], L_0x13a5e90d0, L_0x13a5e8dc0;
L_0x13a5e9bb0 .functor MUXZ 2, L_0x13a5e9a90, L_0x13a5e99f0, L_0x13a5e9320, C4<>;
S_0x13a35c320 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a32b700;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a476980 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a4769c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a4354e0_0 .net "in", 1 0, L_0x13a5e9720;  1 drivers
v0x13a435040_0 .net "out", 0 0, L_0x13a5e95f0;  alias, 1 drivers
v0x13a4350d0_0 .net "vld", 0 0, L_0x13a5e9320;  alias, 1 drivers
L_0x13a5e93c0 .part L_0x13a5e9720, 1, 1;
L_0x13a5e9550 .part L_0x13a5e9720, 0, 1;
S_0x13a35b820 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a35c320;
 .timescale -9 -12;
L_0x13a5e94a0 .functor NOT 1, L_0x13a5e93c0, C4<0>, C4<0>, C4<0>;
L_0x13a5e95f0 .functor AND 1, L_0x13a5e94a0, L_0x13a5e9550, C4<1>, C4<1>;
v0x13a4f65d0_0 .net *"_ivl_2", 0 0, L_0x13a5e93c0;  1 drivers
v0x13a4f6660_0 .net *"_ivl_3", 0 0, L_0x13a5e94a0;  1 drivers
v0x13a491260_0 .net *"_ivl_5", 0 0, L_0x13a5e9550;  1 drivers
L_0x13a5e9320 .reduce/or L_0x13a5e9720;
S_0x13a359520 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a35c320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a359520
v0x13a435450_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a435450_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a435450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_35.72 ;
    %load/vec4 v0x13a435450_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_35.73, 5;
    %load/vec4 v0x13a435450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a435450_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_35.72;
T_35.73 ;
    %end;
S_0x13a357e40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a32b700;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a46be60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a46bea0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a4344a0_0 .net "in", 1 0, L_0x13a5e9200;  1 drivers
v0x13a434000_0 .net "out", 0 0, L_0x13a5e90d0;  alias, 1 drivers
v0x13a434090_0 .net "vld", 0 0, L_0x13a5e8dc0;  alias, 1 drivers
L_0x13a5e8ea0 .part L_0x13a5e9200, 1, 1;
L_0x13a5e9030 .part L_0x13a5e9200, 0, 1;
S_0x13a328a40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a357e40;
 .timescale -9 -12;
L_0x13a5e8f80 .functor NOT 1, L_0x13a5e8ea0, C4<0>, C4<0>, C4<0>;
L_0x13a5e90d0 .functor AND 1, L_0x13a5e8f80, L_0x13a5e9030, C4<1>, C4<1>;
v0x13a434c30_0 .net *"_ivl_2", 0 0, L_0x13a5e8ea0;  1 drivers
v0x13a434cc0_0 .net *"_ivl_3", 0 0, L_0x13a5e8f80;  1 drivers
v0x13a434820_0 .net *"_ivl_5", 0 0, L_0x13a5e9030;  1 drivers
L_0x13a5e8dc0 .reduce/or L_0x13a5e9200;
S_0x13a327f40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a357e40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a327f40
v0x13a434410_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a434410_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a434410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_36.74 ;
    %load/vec4 v0x13a434410_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_36.75, 5;
    %load/vec4 v0x13a434410_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a434410_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_36.74;
T_36.75 ;
    %end;
S_0x13a325c40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a3f2970;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a325c40
v0x13a4317c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a4317c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4317c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_37.76 ;
    %load/vec4 v0x13a4317c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_37.77, 5;
    %load/vec4 v0x13a4317c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4317c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_37.76;
T_37.77 ;
    %end;
S_0x13a324560 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a3f4050;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4554c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a455500 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a4193e0_0 .net "in", 3 0, L_0x13a5e8d20;  1 drivers
v0x13a417fe0_0 .net "out", 1 0, L_0x13a5e8bc0;  alias, 1 drivers
v0x13a418070_0 .net "vld", 0 0, L_0x13a5e8910;  alias, 1 drivers
L_0x13a5e82d0 .part L_0x13a5e8d20, 0, 2;
L_0x13a5e87f0 .part L_0x13a5e8d20, 2, 2;
S_0x13a3b1c10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a324560;
 .timescale -9 -12;
L_0x13a5e8910 .functor OR 1, L_0x13a5e7e90, L_0x13a5e83f0, C4<0>, C4<0>;
L_0x140088448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a409670_0 .net/2u *"_ivl_4", 0 0, L_0x140088448;  1 drivers
v0x13a409700_0 .net *"_ivl_6", 1 0, L_0x13a5e89c0;  1 drivers
v0x13a40e9d0_0 .net *"_ivl_8", 1 0, L_0x13a5e8aa0;  1 drivers
v0x13a40ea60_0 .net "out_h", 0 0, L_0x13a5e86c0;  1 drivers
v0x13a40d660_0 .net "out_l", 0 0, L_0x13a5e81a0;  1 drivers
v0x13a40d6f0_0 .net "out_vh", 0 0, L_0x13a5e83f0;  1 drivers
v0x13a413ff0_0 .net "out_vl", 0 0, L_0x13a5e7e90;  1 drivers
L_0x13a5e89c0 .concat [ 1 1 0 0], L_0x13a5e86c0, L_0x140088448;
L_0x13a5e8aa0 .concat [ 1 1 0 0], L_0x13a5e81a0, L_0x13a5e7e90;
L_0x13a5e8bc0 .functor MUXZ 2, L_0x13a5e8aa0, L_0x13a5e89c0, L_0x13a5e83f0, C4<>;
S_0x13a3b1110 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a3b1c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a456ba0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a456be0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a445410_0 .net "in", 1 0, L_0x13a5e87f0;  1 drivers
v0x13a47e170_0 .net "out", 0 0, L_0x13a5e86c0;  alias, 1 drivers
v0x13a47e200_0 .net "vld", 0 0, L_0x13a5e83f0;  alias, 1 drivers
L_0x13a5e8490 .part L_0x13a5e87f0, 1, 1;
L_0x13a5e8620 .part L_0x13a5e87f0, 0, 1;
S_0x13a3aee10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a3b1110;
 .timescale -9 -12;
L_0x13a5e8570 .functor NOT 1, L_0x13a5e8490, C4<0>, C4<0>, C4<0>;
L_0x13a5e86c0 .functor AND 1, L_0x13a5e8570, L_0x13a5e8620, C4<1>, C4<1>;
v0x13a47e700_0 .net *"_ivl_2", 0 0, L_0x13a5e8490;  1 drivers
v0x13a47e790_0 .net *"_ivl_3", 0 0, L_0x13a5e8570;  1 drivers
v0x13a4794d0_0 .net *"_ivl_5", 0 0, L_0x13a5e8620;  1 drivers
L_0x13a5e83f0 .reduce/or L_0x13a5e87f0;
S_0x13a3ad730 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a3b1110;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a3ad730
v0x13a445380_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a445380_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a445380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_38.78 ;
    %load/vec4 v0x13a445380_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_38.79, 5;
    %load/vec4 v0x13a445380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a445380_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_38.78;
T_38.79 ;
    %end;
S_0x13a36e8c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a3b1c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a445030 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a445070 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a4055b0_0 .net "in", 1 0, L_0x13a5e82d0;  1 drivers
v0x13a40fe60_0 .net "out", 0 0, L_0x13a5e81a0;  alias, 1 drivers
v0x13a40fef0_0 .net "vld", 0 0, L_0x13a5e7e90;  alias, 1 drivers
L_0x13a5e7f70 .part L_0x13a5e82d0, 1, 1;
L_0x13a5e8100 .part L_0x13a5e82d0, 0, 1;
S_0x13a36ddc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a36e8c0;
 .timescale -9 -12;
L_0x13a5e8050 .functor NOT 1, L_0x13a5e7f70, C4<0>, C4<0>, C4<0>;
L_0x13a5e81a0 .functor AND 1, L_0x13a5e8050, L_0x13a5e8100, C4<1>, C4<1>;
v0x13a4395a0_0 .net *"_ivl_2", 0 0, L_0x13a5e7f70;  1 drivers
v0x13a439630_0 .net *"_ivl_3", 0 0, L_0x13a5e8050;  1 drivers
v0x13a430d80_0 .net *"_ivl_5", 0 0, L_0x13a5e8100;  1 drivers
L_0x13a5e7e90 .reduce/or L_0x13a5e82d0;
S_0x13a36bac0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a36e8c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a36bac0
v0x13a405520_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a405520_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a405520_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_39.80 ;
    %load/vec4 v0x13a405520_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_39.81, 5;
    %load/vec4 v0x13a405520_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a405520_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_39.80;
T_39.81 ;
    %end;
S_0x13a36a3e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a324560;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a36a3e0
v0x13a419350_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a419350_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a419350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_40.82 ;
    %load/vec4 v0x13a419350_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_40.83, 5;
    %load/vec4 v0x13a419350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a419350_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_40.82;
T_40.83 ;
    %end;
S_0x13a3a2c50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a3f6350;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a3a2c50
v0x13a48a590_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a48a590_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a48a590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_41.84 ;
    %load/vec4 v0x13a48a590_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_41.85, 5;
    %load/vec4 v0x13a48a590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a48a590_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_41.84;
T_41.85 ;
    %end;
S_0x13a3a2150 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a3f6e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4168b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a4168f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a497280_0 .net "in", 7 0, L_0x13a5e7df0;  1 drivers
v0x13a4966e0_0 .net "out", 2 0, L_0x13a5e7c90;  alias, 1 drivers
v0x13a496770_0 .net "vld", 0 0, L_0x13a5e79e0;  alias, 1 drivers
L_0x13a5e69d0 .part L_0x13a5e7df0, 0, 4;
L_0x13a5e7900 .part L_0x13a5e7df0, 4, 4;
S_0x13a39fe50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a3a2150;
 .timescale -9 -12;
L_0x13a5e79e0 .functor OR 1, L_0x13a5e65c0, L_0x13a5e74f0, C4<0>, C4<0>;
L_0x140088400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3b3d10_0 .net/2u *"_ivl_4", 0 0, L_0x140088400;  1 drivers
v0x13a3b3da0_0 .net *"_ivl_6", 2 0, L_0x13a5e7a90;  1 drivers
v0x13a3a92d0_0 .net *"_ivl_8", 2 0, L_0x13a5e7b70;  1 drivers
v0x13a3a9360_0 .net "out_h", 1 0, L_0x13a5e77a0;  1 drivers
v0x13a4dc200_0 .net "out_l", 1 0, L_0x13a5e6870;  1 drivers
v0x13a4dc290_0 .net "out_vh", 0 0, L_0x13a5e74f0;  1 drivers
v0x13a497ce0_0 .net "out_vl", 0 0, L_0x13a5e65c0;  1 drivers
L_0x13a5e7a90 .concat [ 2 1 0 0], L_0x13a5e77a0, L_0x140088400;
L_0x13a5e7b70 .concat [ 2 1 0 0], L_0x13a5e6870, L_0x13a5e65c0;
L_0x13a5e7c90 .functor MUXZ 3, L_0x13a5e7b70, L_0x13a5e7a90, L_0x13a5e74f0, C4<>;
S_0x13a39e770 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a39fe50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a425200 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a425240 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a46bce0_0 .net "in", 3 0, L_0x13a5e7900;  1 drivers
v0x13a465460_0 .net "out", 1 0, L_0x13a5e77a0;  alias, 1 drivers
v0x13a4654f0_0 .net "vld", 0 0, L_0x13a5e74f0;  alias, 1 drivers
L_0x13a5e6eb0 .part L_0x13a5e7900, 0, 2;
L_0x13a5e73d0 .part L_0x13a5e7900, 2, 2;
S_0x13a493b90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a39e770;
 .timescale -9 -12;
L_0x13a5e74f0 .functor OR 1, L_0x13a5e6a70, L_0x13a5e6fd0, C4<0>, C4<0>;
L_0x1400883b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a455620_0 .net/2u *"_ivl_4", 0 0, L_0x1400883b8;  1 drivers
v0x13a4556b0_0 .net *"_ivl_6", 1 0, L_0x13a5e75a0;  1 drivers
v0x13a45bfb0_0 .net *"_ivl_8", 1 0, L_0x13a5e7680;  1 drivers
v0x13a45c040_0 .net "out_h", 0 0, L_0x13a5e72a0;  1 drivers
v0x13a461310_0 .net "out_l", 0 0, L_0x13a5e6d80;  1 drivers
v0x13a4613a0_0 .net "out_vh", 0 0, L_0x13a5e6fd0;  1 drivers
v0x13a45ffa0_0 .net "out_vl", 0 0, L_0x13a5e6a70;  1 drivers
L_0x13a5e75a0 .concat [ 1 1 0 0], L_0x13a5e72a0, L_0x1400883b8;
L_0x13a5e7680 .concat [ 1 1 0 0], L_0x13a5e6d80, L_0x13a5e6a70;
L_0x13a5e77a0 .functor MUXZ 2, L_0x13a5e7680, L_0x13a5e75a0, L_0x13a5e6fd0, C4<>;
S_0x13a4cf7e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a493b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a40bf30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a40bf70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a448210_0 .net "in", 1 0, L_0x13a5e73d0;  1 drivers
v0x13a44d4e0_0 .net "out", 0 0, L_0x13a5e72a0;  alias, 1 drivers
v0x13a44d570_0 .net "vld", 0 0, L_0x13a5e6fd0;  alias, 1 drivers
L_0x13a5e7070 .part L_0x13a5e73d0, 1, 1;
L_0x13a5e7200 .part L_0x13a5e73d0, 0, 1;
S_0x13a4ce100 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a4cf7e0;
 .timescale -9 -12;
L_0x13a5e7150 .functor NOT 1, L_0x13a5e7070, C4<0>, C4<0>, C4<0>;
L_0x13a5e72a0 .functor AND 1, L_0x13a5e7150, L_0x13a5e7200, C4<1>, C4<1>;
v0x13a443760_0 .net *"_ivl_2", 0 0, L_0x13a5e7070;  1 drivers
v0x13a4437f0_0 .net *"_ivl_3", 0 0, L_0x13a5e7150;  1 drivers
v0x13a478f80_0 .net *"_ivl_5", 0 0, L_0x13a5e7200;  1 drivers
L_0x13a5e6fd0 .reduce/or L_0x13a5e73d0;
S_0x13a4b2930 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4cf7e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a4b2930
v0x13a448180_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a448180_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a448180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_42.86 ;
    %load/vec4 v0x13a448180_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_42.87, 5;
    %load/vec4 v0x13a448180_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a448180_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_42.86;
T_42.87 ;
    %end;
S_0x13a4b1250 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a493b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a479c00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a479c40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a4516c0_0 .net "in", 1 0, L_0x13a5e6eb0;  1 drivers
v0x13a456990_0 .net "out", 0 0, L_0x13a5e6d80;  alias, 1 drivers
v0x13a456a20_0 .net "vld", 0 0, L_0x13a5e6a70;  alias, 1 drivers
L_0x13a5e6b50 .part L_0x13a5e6eb0, 1, 1;
L_0x13a5e6ce0 .part L_0x13a5e6eb0, 0, 1;
S_0x13a4e0650 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a4b1250;
 .timescale -9 -12;
L_0x13a5e6c30 .functor NOT 1, L_0x13a5e6b50, C4<0>, C4<0>, C4<0>;
L_0x13a5e6d80 .functor AND 1, L_0x13a5e6c30, L_0x13a5e6ce0, C4<1>, C4<1>;
v0x13a44c170_0 .net *"_ivl_2", 0 0, L_0x13a5e6b50;  1 drivers
v0x13a44c200_0 .net *"_ivl_3", 0 0, L_0x13a5e6c30;  1 drivers
v0x13a457e20_0 .net *"_ivl_5", 0 0, L_0x13a5e6ce0;  1 drivers
L_0x13a5e6a70 .reduce/or L_0x13a5e6eb0;
S_0x13a4def70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4b1250;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a4def70
v0x13a451630_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a451630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a451630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_43.88 ;
    %load/vec4 v0x13a451630_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_43.89, 5;
    %load/vec4 v0x13a451630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a451630_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_43.88;
T_43.89 ;
    %end;
S_0x13a4fdfd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a39e770;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a4fdfd0
v0x13a46bc50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a46bc50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a46bc50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_44.90 ;
    %load/vec4 v0x13a46bc50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_44.91, 5;
    %load/vec4 v0x13a46bc50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a46bc50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_44.90;
T_44.91 ;
    %end;
S_0x13a4fc8f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a39fe50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a491ac0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a491b00 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a3c2af0_0 .net "in", 3 0, L_0x13a5e69d0;  1 drivers
v0x13a367650_0 .net "out", 1 0, L_0x13a5e6870;  alias, 1 drivers
v0x13a3676e0_0 .net "vld", 0 0, L_0x13a5e65c0;  alias, 1 drivers
L_0x13a5e5f80 .part L_0x13a5e69d0, 0, 2;
L_0x13a5e64a0 .part L_0x13a5e69d0, 2, 2;
S_0x13a42e7b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a4fc8f0;
 .timescale -9 -12;
L_0x13a5e65c0 .functor OR 1, L_0x13a5e5b40, L_0x13a5e60a0, C4<0>, C4<0>;
L_0x140088370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a2f10e0_0 .net/2u *"_ivl_4", 0 0, L_0x140088370;  1 drivers
v0x13a2f1170_0 .net *"_ivl_6", 1 0, L_0x13a5e6670;  1 drivers
v0x13a2f05d0_0 .net *"_ivl_8", 1 0, L_0x13a5e6750;  1 drivers
v0x13a2f0660_0 .net "out_h", 0 0, L_0x13a5e6370;  1 drivers
v0x13a3c4060_0 .net "out_l", 0 0, L_0x13a5e5e50;  1 drivers
v0x13a3c40f0_0 .net "out_vh", 0 0, L_0x13a5e60a0;  1 drivers
v0x13a3c3570_0 .net "out_vl", 0 0, L_0x13a5e5b40;  1 drivers
L_0x13a5e6670 .concat [ 1 1 0 0], L_0x13a5e6370, L_0x140088370;
L_0x13a5e6750 .concat [ 1 1 0 0], L_0x13a5e5e50, L_0x13a5e5b40;
L_0x13a5e6870 .functor MUXZ 2, L_0x13a5e6750, L_0x13a5e6670, L_0x13a5e60a0, C4<>;
S_0x13a42dcb0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a42e7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4f7b50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a4f7b90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a50cdd0_0 .net "in", 1 0, L_0x13a5e64a0;  1 drivers
v0x13a507b30_0 .net "out", 0 0, L_0x13a5e6370;  alias, 1 drivers
v0x13a507bc0_0 .net "vld", 0 0, L_0x13a5e60a0;  alias, 1 drivers
L_0x13a5e6140 .part L_0x13a5e64a0, 1, 1;
L_0x13a5e62d0 .part L_0x13a5e64a0, 0, 1;
S_0x13a42b9b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a42dcb0;
 .timescale -9 -12;
L_0x13a5e6220 .functor NOT 1, L_0x13a5e6140, C4<0>, C4<0>, C4<0>;
L_0x13a5e6370 .functor AND 1, L_0x13a5e6220, L_0x13a5e62d0, C4<1>, C4<1>;
v0x13a46a7c0_0 .net *"_ivl_2", 0 0, L_0x13a5e6140;  1 drivers
v0x13a46a850_0 .net *"_ivl_3", 0 0, L_0x13a5e6220;  1 drivers
v0x13a469450_0 .net *"_ivl_5", 0 0, L_0x13a5e62d0;  1 drivers
L_0x13a5e60a0 .reduce/or L_0x13a5e64a0;
S_0x13a42a2d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a42dcb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a42a2d0
v0x13a50cd40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a50cd40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a50cd40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_45.92 ;
    %load/vec4 v0x13a50cd40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_45.93, 5;
    %load/vec4 v0x13a50cd40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a50cd40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_45.92;
T_45.93 ;
    %end;
S_0x13a4840a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a42e7b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4e6020 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a4e6060 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a507670_0 .net "in", 1 0, L_0x13a5e5f80;  1 drivers
v0x13a2f1bd0_0 .net "out", 0 0, L_0x13a5e5e50;  alias, 1 drivers
v0x13a2f1c60_0 .net "vld", 0 0, L_0x13a5e5b40;  alias, 1 drivers
L_0x13a5e5c20 .part L_0x13a5e5f80, 1, 1;
L_0x13a5e5db0 .part L_0x13a5e5f80, 0, 1;
S_0x13a4835a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a4840a0;
 .timescale -9 -12;
L_0x13a5e5d00 .functor NOT 1, L_0x13a5e5c20, C4<0>, C4<0>, C4<0>;
L_0x13a5e5e50 .functor AND 1, L_0x13a5e5d00, L_0x13a5e5db0, C4<1>, C4<1>;
v0x13a50c7b0_0 .net *"_ivl_2", 0 0, L_0x13a5e5c20;  1 drivers
v0x13a50c840_0 .net *"_ivl_3", 0 0, L_0x13a5e5d00;  1 drivers
v0x13a517400_0 .net *"_ivl_5", 0 0, L_0x13a5e5db0;  1 drivers
L_0x13a5e5b40 .reduce/or L_0x13a5e5f80;
S_0x13a4812a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4840a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a4812a0
v0x13a5075e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a5075e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5075e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_46.94 ;
    %load/vec4 v0x13a5075e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_46.95, 5;
    %load/vec4 v0x13a5075e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5075e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_46.94;
T_46.95 ;
    %end;
S_0x13a47fbc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4fc8f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a47fbc0
v0x13a3c2a60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a3c2a60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3c2a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_47.96 ;
    %load/vec4 v0x13a3c2a60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_47.97, 5;
    %load/vec4 v0x13a3c2a60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3c2a60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_47.96;
T_47.97 ;
    %end;
S_0x13a440d50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a3a2150;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a440d50
v0x13a4971f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a4971f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4971f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_48.98 ;
    %load/vec4 v0x13a4971f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_48.99, 5;
    %load/vec4 v0x13a4971f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4971f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_48.98;
T_48.99 ;
    %end;
S_0x13a440250 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a3bff10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a440250
v0x13a509dc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x13a509dc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a509dc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_49.100 ;
    %load/vec4 v0x13a509dc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_49.101, 5;
    %load/vec4 v0x13a509dc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a509dc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_49.100;
T_49.101 ;
    %end;
S_0x13a43df50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a2eda80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a49a1b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13a49a1f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13a374160_0 .net "in", 15 0, L_0x13a5e5a60;  1 drivers
v0x13a3741f0_0 .net "out", 3 0, L_0x13a5e5900;  alias, 1 drivers
v0x13a368910_0 .net "vld", 0 0, L_0x13a5e5650;  alias, 1 drivers
L_0x13a5e3260 .part L_0x13a5e5a60, 0, 8;
L_0x13a5e5570 .part L_0x13a5e5a60, 8, 8;
S_0x13a43c870 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a43df50;
 .timescale -9 -12;
L_0x13a5e5650 .functor OR 1, L_0x13a5e2e50, L_0x13a5e5160, C4<0>, C4<0>;
L_0x140088328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3b9d80_0 .net/2u *"_ivl_4", 0 0, L_0x140088328;  1 drivers
v0x13a3b9e10_0 .net *"_ivl_6", 3 0, L_0x13a5e5700;  1 drivers
v0x13a3b6f40_0 .net *"_ivl_8", 3 0, L_0x13a5e57e0;  1 drivers
v0x13a3b6fd0_0 .net "out_h", 2 0, L_0x13a5e5410;  1 drivers
v0x13a3b66f0_0 .net "out_l", 2 0, L_0x13a5e3100;  1 drivers
v0x13a3b6780_0 .net "out_vh", 0 0, L_0x13a5e5160;  1 drivers
v0x13a3a5920_0 .net "out_vl", 0 0, L_0x13a5e2e50;  1 drivers
L_0x13a5e5700 .concat [ 3 1 0 0], L_0x13a5e5410, L_0x140088328;
L_0x13a5e57e0 .concat [ 3 1 0 0], L_0x13a5e3100, L_0x13a5e2e50;
L_0x13a5e5900 .functor MUXZ 4, L_0x13a5e57e0, L_0x13a5e5700, L_0x13a5e5160, C4<>;
S_0x13a4750e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a43c870;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4cd770 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a4cd7b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a3c96a0_0 .net "in", 7 0, L_0x13a5e5570;  1 drivers
v0x13a3cea70_0 .net "out", 2 0, L_0x13a5e5410;  alias, 1 drivers
v0x13a3ceb00_0 .net "vld", 0 0, L_0x13a5e5160;  alias, 1 drivers
L_0x13a5e4190 .part L_0x13a5e5570, 0, 4;
L_0x13a5e5080 .part L_0x13a5e5570, 4, 4;
S_0x13a4745e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a4750e0;
 .timescale -9 -12;
L_0x13a5e5160 .functor OR 1, L_0x13a5e3d80, L_0x13a5e4cb0, C4<0>, C4<0>;
L_0x1400882e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3da840_0 .net/2u *"_ivl_4", 0 0, L_0x1400882e0;  1 drivers
v0x13a3da8d0_0 .net *"_ivl_6", 2 0, L_0x13a5e5210;  1 drivers
v0x13a3cff00_0 .net *"_ivl_8", 2 0, L_0x13a5e52f0;  1 drivers
v0x13a3cff90_0 .net "out_h", 1 0, L_0x13a5e4f20;  1 drivers
v0x13a3caa80_0 .net "out_l", 1 0, L_0x13a5e4030;  1 drivers
v0x13a3cab10_0 .net "out_vh", 0 0, L_0x13a5e4cb0;  1 drivers
v0x13a3c8080_0 .net "out_vl", 0 0, L_0x13a5e3d80;  1 drivers
L_0x13a5e5210 .concat [ 2 1 0 0], L_0x13a5e4f20, L_0x1400882e0;
L_0x13a5e52f0 .concat [ 2 1 0 0], L_0x13a5e4030, L_0x13a5e3d80;
L_0x13a5e5410 .functor MUXZ 3, L_0x13a5e52f0, L_0x13a5e5210, L_0x13a5e4cb0, C4<>;
S_0x13a4722e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a4745e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4c5040 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a4c5080 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a2ff0a0_0 .net "in", 3 0, L_0x13a5e5080;  1 drivers
v0x13a2ff130_0 .net "out", 1 0, L_0x13a5e4f20;  alias, 1 drivers
v0x13a2ed600_0 .net "vld", 0 0, L_0x13a5e4cb0;  alias, 1 drivers
L_0x13a5e4670 .part L_0x13a5e5080, 0, 2;
L_0x13a5e4b90 .part L_0x13a5e5080, 2, 2;
S_0x13a470c00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a4722e0;
 .timescale -9 -12;
L_0x13a5e4cb0 .functor OR 1, L_0x13a5e4230, L_0x13a5e4790, C4<0>, C4<0>;
L_0x140088298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a2f7180_0 .net/2u *"_ivl_4", 0 0, L_0x140088298;  1 drivers
v0x13a2f7210_0 .net *"_ivl_6", 1 0, L_0x13a5e4d20;  1 drivers
v0x13a2fc5e0_0 .net *"_ivl_8", 1 0, L_0x13a5e4e00;  1 drivers
v0x13a2fc670_0 .net "out_h", 0 0, L_0x13a5e4a60;  1 drivers
v0x13a2f9be0_0 .net "out_l", 0 0, L_0x13a5e4540;  1 drivers
v0x13a2f9c70_0 .net "out_vh", 0 0, L_0x13a5e4790;  1 drivers
v0x13a2fb170_0 .net "out_vl", 0 0, L_0x13a5e4230;  1 drivers
L_0x13a5e4d20 .concat [ 1 1 0 0], L_0x13a5e4a60, L_0x140088298;
L_0x13a5e4e00 .concat [ 1 1 0 0], L_0x13a5e4540, L_0x13a5e4230;
L_0x13a5e4f20 .functor MUXZ 2, L_0x13a5e4e00, L_0x13a5e4d20, L_0x13a5e4790, C4<>;
S_0x13a50f8e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a470c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4bbb90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a4bbbd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a2f4810_0 .net "in", 1 0, L_0x13a5e4b90;  1 drivers
v0x13a2f48a0_0 .net "out", 0 0, L_0x13a5e4a60;  alias, 1 drivers
v0x13a2fda70_0 .net "vld", 0 0, L_0x13a5e4790;  alias, 1 drivers
L_0x13a5e4830 .part L_0x13a5e4b90, 1, 1;
L_0x13a5e49c0 .part L_0x13a5e4b90, 0, 1;
S_0x13a50e200 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a50f8e0;
 .timescale -9 -12;
L_0x13a5e4910 .functor NOT 1, L_0x13a5e4830, C4<0>, C4<0>, C4<0>;
L_0x13a5e4a60 .functor AND 1, L_0x13a5e4910, L_0x13a5e49c0, C4<1>, C4<1>;
v0x13a2f2e50_0 .net *"_ivl_2", 0 0, L_0x13a5e4830;  1 drivers
v0x13a2f2ee0_0 .net *"_ivl_3", 0 0, L_0x13a5e4910;  1 drivers
v0x13a2efad0_0 .net *"_ivl_5", 0 0, L_0x13a5e49c0;  1 drivers
L_0x13a5e4790 .reduce/or L_0x13a5e4b90;
S_0x13a3d99e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a50f8e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a3d99e0
v0x13a2efb60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a2efb60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a2efb60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_50.102 ;
    %load/vec4 v0x13a2efb60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_50.103, 5;
    %load/vec4 v0x13a2efb60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a2efb60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_50.102;
T_50.103 ;
    %end;
S_0x13a354170 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a470c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a50d820 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a50d860 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a2f8680_0 .net "in", 1 0, L_0x13a5e4670;  1 drivers
v0x13a2f5bf0_0 .net "out", 0 0, L_0x13a5e4540;  alias, 1 drivers
v0x13a2f5c80_0 .net "vld", 0 0, L_0x13a5e4230;  alias, 1 drivers
L_0x13a5e4310 .part L_0x13a5e4670, 1, 1;
L_0x13a5e44a0 .part L_0x13a5e4670, 0, 1;
S_0x13a33eeb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a354170;
 .timescale -9 -12;
L_0x13a5e43f0 .functor NOT 1, L_0x13a5e4310, C4<0>, C4<0>, C4<0>;
L_0x13a5e4540 .functor AND 1, L_0x13a5e43f0, L_0x13a5e44a0, C4<1>, C4<1>;
v0x13a33f020_0 .net *"_ivl_2", 0 0, L_0x13a5e4310;  1 drivers
v0x13a3542e0_0 .net *"_ivl_3", 0 0, L_0x13a5e43f0;  1 drivers
v0x13a2fdb00_0 .net *"_ivl_5", 0 0, L_0x13a5e44a0;  1 drivers
L_0x13a5e4230 .reduce/or L_0x13a5e4670;
S_0x13a320890 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a354170;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a320890
v0x13a2f85f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a2f85f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a2f85f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_51.104 ;
    %load/vec4 v0x13a2f85f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_51.105, 5;
    %load/vec4 v0x13a2f85f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a2f85f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_51.104;
T_51.105 ;
    %end;
S_0x13a30b5d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4722e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a30b5d0
v0x13a2fb200_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a2fb200_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a2fb200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_52.106 ;
    %load/vec4 v0x13a2fb200_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_52.107, 5;
    %load/vec4 v0x13a2fb200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a2fb200_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_52.106;
T_52.107 ;
    %end;
S_0x13a39c130 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a4745e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5135f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a513630 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a3f09d0_0 .net "in", 3 0, L_0x13a5e4190;  1 drivers
v0x13a3efb00_0 .net "out", 1 0, L_0x13a5e4030;  alias, 1 drivers
v0x13a3efb90_0 .net "vld", 0 0, L_0x13a5e3d80;  alias, 1 drivers
L_0x13a5e3740 .part L_0x13a5e4190, 0, 2;
L_0x13a5e3c60 .part L_0x13a5e4190, 2, 2;
S_0x13a386e70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a39c130;
 .timescale -9 -12;
L_0x13a5e3d80 .functor OR 1, L_0x13a5e3300, L_0x13a5e3860, C4<0>, C4<0>;
L_0x140088250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3ff950_0 .net/2u *"_ivl_4", 0 0, L_0x140088250;  1 drivers
v0x13a3ff9e0_0 .net *"_ivl_6", 1 0, L_0x13a5e3e70;  1 drivers
v0x13a3c6ca0_0 .net *"_ivl_8", 1 0, L_0x13a5e3f10;  1 drivers
v0x13a3c6d30_0 .net "out_h", 0 0, L_0x13a5e3b30;  1 drivers
v0x13a3f9100_0 .net "out_l", 0 0, L_0x13a5e3610;  1 drivers
v0x13a3f9190_0 .net "out_vh", 0 0, L_0x13a5e3860;  1 drivers
v0x13a3f1210_0 .net "out_vl", 0 0, L_0x13a5e3300;  1 drivers
L_0x13a5e3e70 .concat [ 1 1 0 0], L_0x13a5e3b30, L_0x140088250;
L_0x13a5e3f10 .concat [ 1 1 0 0], L_0x13a5e3610, L_0x13a5e3300;
L_0x13a5e4030 .functor MUXZ 2, L_0x13a5e3f10, L_0x13a5e3e70, L_0x13a5e3860, C4<>;
S_0x13a4ca450 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a386e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a513a10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a513a50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a3c5e80_0 .net "in", 1 0, L_0x13a5e3c60;  1 drivers
v0x13a3c52e0_0 .net "out", 0 0, L_0x13a5e3b30;  alias, 1 drivers
v0x13a3c5370_0 .net "vld", 0 0, L_0x13a5e3860;  alias, 1 drivers
L_0x13a5e3900 .part L_0x13a5e3c60, 1, 1;
L_0x13a5e3a90 .part L_0x13a5e3c60, 0, 1;
S_0x13a4ad5a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a4ca450;
 .timescale -9 -12;
L_0x13a5e39e0 .functor NOT 1, L_0x13a5e3900, C4<0>, C4<0>, C4<0>;
L_0x13a5e3b30 .functor AND 1, L_0x13a5e39e0, L_0x13a5e3a90, C4<1>, C4<1>;
v0x13a4ad710_0 .net *"_ivl_2", 0 0, L_0x13a5e3900;  1 drivers
v0x13a3bd100_0 .net *"_ivl_3", 0 0, L_0x13a5e39e0;  1 drivers
v0x13a3bd190_0 .net *"_ivl_5", 0 0, L_0x13a5e3a90;  1 drivers
L_0x13a5e3860 .reduce/or L_0x13a5e3c60;
S_0x13a4fa2b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4ca450;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a4fa2b0
v0x13a3c5df0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a3c5df0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3c5df0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_53.108 ;
    %load/vec4 v0x13a3c5df0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_53.109, 5;
    %load/vec4 v0x13a3c5df0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3c5df0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_53.108;
T_53.109 ;
    %end;
S_0x13a426600 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a386e70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3c1f60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a3c1fa0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a3fb9f0_0 .net "in", 1 0, L_0x13a5e3740;  1 drivers
v0x13a3fcef0_0 .net "out", 0 0, L_0x13a5e3610;  alias, 1 drivers
v0x13a3fcf80_0 .net "vld", 0 0, L_0x13a5e3300;  alias, 1 drivers
L_0x13a5e33e0 .part L_0x13a5e3740, 1, 1;
L_0x13a5e3570 .part L_0x13a5e3740, 0, 1;
S_0x13a411340 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a426600;
 .timescale -9 -12;
L_0x13a5e34c0 .functor NOT 1, L_0x13a5e33e0, C4<0>, C4<0>, C4<0>;
L_0x13a5e3610 .functor AND 1, L_0x13a5e34c0, L_0x13a5e3570, C4<1>, C4<1>;
v0x13a3fa5d0_0 .net *"_ivl_2", 0 0, L_0x13a5e33e0;  1 drivers
v0x13a3fe360_0 .net *"_ivl_3", 0 0, L_0x13a5e34c0;  1 drivers
v0x13a3fe3f0_0 .net *"_ivl_5", 0 0, L_0x13a5e3570;  1 drivers
L_0x13a5e3300 .reduce/or L_0x13a5e3740;
S_0x13a46e5c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a426600;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a46e5c0
v0x13a3fb960_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a3fb960_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3fb960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_54.110 ;
    %load/vec4 v0x13a3fb960_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_54.111, 5;
    %load/vec4 v0x13a3fb960_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3fb960_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_54.110;
T_54.111 ;
    %end;
S_0x13a459300 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a39c130;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a459300
v0x13a3f0940_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a3f0940_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3f0940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_55.112 ;
    %load/vec4 v0x13a3f0940_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_55.113, 5;
    %load/vec4 v0x13a3f0940_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3f0940_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_55.112;
T_55.113 ;
    %end;
S_0x13a2fcbc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4750e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a2fcbc0
v0x13a3c9610_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a3c9610_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3c9610_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_56.114 ;
    %load/vec4 v0x13a3c9610_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_56.115, 5;
    %load/vec4 v0x13a3c9610_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3c9610_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_56.114;
T_56.115 ;
    %end;
S_0x13a2f7740 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a43c870;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a2f78b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a2f78f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a3bca30_0 .net "in", 7 0, L_0x13a5e3260;  1 drivers
v0x13a3ba8d0_0 .net "out", 2 0, L_0x13a5e3100;  alias, 1 drivers
v0x13a3ba960_0 .net "vld", 0 0, L_0x13a5e2e50;  alias, 1 drivers
L_0x13a5e1e80 .part L_0x13a5e3260, 0, 4;
L_0x13a5e2d70 .part L_0x13a5e3260, 4, 4;
S_0x13a3fd4b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a2f7740;
 .timescale -9 -12;
L_0x13a5e2e50 .functor OR 1, L_0x13a5e1a70, L_0x13a5e29a0, C4<0>, C4<0>;
L_0x140088208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3f4220_0 .net/2u *"_ivl_4", 0 0, L_0x140088208;  1 drivers
v0x13a3f42b0_0 .net *"_ivl_6", 2 0, L_0x13a5e2f00;  1 drivers
v0x13a3f2b40_0 .net *"_ivl_8", 2 0, L_0x13a5e2fe0;  1 drivers
v0x13a3f2bd0_0 .net "out_h", 1 0, L_0x13a5e2c10;  1 drivers
v0x13a3bfa90_0 .net "out_l", 1 0, L_0x13a5e1d20;  1 drivers
v0x13a3bfb20_0 .net "out_vh", 0 0, L_0x13a5e29a0;  1 drivers
v0x13a360760_0 .net "out_vl", 0 0, L_0x13a5e1a70;  1 drivers
L_0x13a5e2f00 .concat [ 2 1 0 0], L_0x13a5e2c10, L_0x140088208;
L_0x13a5e2fe0 .concat [ 2 1 0 0], L_0x13a5e1d20, L_0x13a5e1a70;
L_0x13a5e3100 .functor MUXZ 3, L_0x13a5e2fe0, L_0x13a5e2f00, L_0x13a5e29a0, C4<>;
S_0x13a3cf050 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a3fd4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a2f7930 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a2f7970 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a3dbf40_0 .net "in", 3 0, L_0x13a5e2d70;  1 drivers
v0x13a3dd440_0 .net "out", 1 0, L_0x13a5e2c10;  alias, 1 drivers
v0x13a3dd4d0_0 .net "vld", 0 0, L_0x13a5e29a0;  alias, 1 drivers
L_0x13a5e2360 .part L_0x13a5e2d70, 0, 2;
L_0x13a5e2880 .part L_0x13a5e2d70, 2, 2;
S_0x13a3c9bd0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a3cf050;
 .timescale -9 -12;
L_0x13a5e29a0 .functor OR 1, L_0x13a5e1f20, L_0x13a5e2480, C4<0>, C4<0>;
L_0x1400881c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3d6ab0_0 .net/2u *"_ivl_4", 0 0, L_0x1400881c0;  1 drivers
v0x13a3d6b40_0 .net *"_ivl_6", 1 0, L_0x13a5e2a10;  1 drivers
v0x13a3ee670_0 .net *"_ivl_8", 1 0, L_0x13a5e2af0;  1 drivers
v0x13a3ee700_0 .net "out_h", 0 0, L_0x13a5e2750;  1 drivers
v0x13a3e3d30_0 .net "out_l", 0 0, L_0x13a5e2230;  1 drivers
v0x13a3e3e00_0 .net "out_vh", 0 0, L_0x13a5e2480;  1 drivers
v0x13a3de8b0_0 .net "out_vl", 0 0, L_0x13a5e1f20;  1 drivers
L_0x13a5e2a10 .concat [ 1 1 0 0], L_0x13a5e2750, L_0x1400881c0;
L_0x13a5e2af0 .concat [ 1 1 0 0], L_0x13a5e2230, L_0x13a5e1f20;
L_0x13a5e2c10 .functor MUXZ 2, L_0x13a5e2af0, L_0x13a5e2a10, L_0x13a5e2480, C4<>;
S_0x13a3d3080 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a3c9bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3cf200 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a3cf240 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a3d9440_0 .net "in", 1 0, L_0x13a5e2880;  1 drivers
v0x13a3d3f30_0 .net "out", 0 0, L_0x13a5e2750;  alias, 1 drivers
v0x13a3d3fc0_0 .net "vld", 0 0, L_0x13a5e2480;  alias, 1 drivers
L_0x13a5e2520 .part L_0x13a5e2880, 1, 1;
L_0x13a5e26b0 .part L_0x13a5e2880, 0, 1;
S_0x13a3e2e80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a3d3080;
 .timescale -9 -12;
L_0x13a5e2600 .functor NOT 1, L_0x13a5e2520, C4<0>, C4<0>, C4<0>;
L_0x13a5e2750 .functor AND 1, L_0x13a5e2600, L_0x13a5e26b0, C4<1>, C4<1>;
v0x13a3e3040_0 .net *"_ivl_2", 0 0, L_0x13a5e2520;  1 drivers
v0x13a3cd600_0 .net *"_ivl_3", 0 0, L_0x13a5e2600;  1 drivers
v0x13a3cd690_0 .net *"_ivl_5", 0 0, L_0x13a5e26b0;  1 drivers
L_0x13a5e2480 .reduce/or L_0x13a5e2880;
S_0x13a3dda00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a3d3080;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a3dda00
v0x13a3d93b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a3d93b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3d93b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_57.116 ;
    %load/vec4 v0x13a3d93b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_57.117, 5;
    %load/vec4 v0x13a3d93b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3d93b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_57.116;
T_57.117 ;
    %end;
S_0x13a3e6eb0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a3c9bd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3e7070 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a3e70b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a3d7fb0_0 .net "in", 1 0, L_0x13a5e2360;  1 drivers
v0x13a3d5520_0 .net "out", 0 0, L_0x13a5e2230;  alias, 1 drivers
v0x13a3d55b0_0 .net "vld", 0 0, L_0x13a5e1f20;  alias, 1 drivers
L_0x13a5e2000 .part L_0x13a5e2360, 1, 1;
L_0x13a5e2190 .part L_0x13a5e2360, 0, 1;
S_0x13a334520 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a3e6eb0;
 .timescale -9 -12;
L_0x13a5e20e0 .functor NOT 1, L_0x13a5e2000, C4<0>, C4<0>, C4<0>;
L_0x13a5e2230 .functor AND 1, L_0x13a5e20e0, L_0x13a5e2190, C4<1>, C4<1>;
v0x13a3346e0_0 .net *"_ivl_2", 0 0, L_0x13a5e2000;  1 drivers
v0x13a3d2ac0_0 .net *"_ivl_3", 0 0, L_0x13a5e20e0;  1 drivers
v0x13a3d2b50_0 .net *"_ivl_5", 0 0, L_0x13a5e2190;  1 drivers
L_0x13a5e1f20 .reduce/or L_0x13a5e2360;
S_0x13a32f0a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a3e6eb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a32f0a0
v0x13a3d7f20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a3d7f20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3d7f20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_58.118 ;
    %load/vec4 v0x13a3d7f20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_58.119, 5;
    %load/vec4 v0x13a3d7f20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3d7f20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_58.118;
T_58.119 ;
    %end;
S_0x13a338550 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a3cf050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a338550
v0x13a3dbeb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a3dbeb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3dbeb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_59.120 ;
    %load/vec4 v0x13a3dbeb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_59.121, 5;
    %load/vec4 v0x13a3dbeb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3dbeb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_59.120;
T_59.121 ;
    %end;
S_0x13a348350 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a3fd4b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3484c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a348500 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a3f70b0_0 .net "in", 3 0, L_0x13a5e1e80;  1 drivers
v0x13a3f5910_0 .net "out", 1 0, L_0x13a5e1d20;  alias, 1 drivers
v0x13a3f59a0_0 .net "vld", 0 0, L_0x13a5e1a70;  alias, 1 drivers
L_0x13a5e1430 .part L_0x13a5e1e80, 0, 2;
L_0x13a5e1950 .part L_0x13a5e1e80, 2, 2;
S_0x13a342ed0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a348350;
 .timescale -9 -12;
L_0x13a5e1a70 .functor OR 1, L_0x13a5e0ff0, L_0x13a5e1550, C4<0>, C4<0>;
L_0x140088178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3e9350_0 .net/2u *"_ivl_4", 0 0, L_0x140088178;  1 drivers
v0x13a3e93e0_0 .net *"_ivl_6", 1 0, L_0x13a5e1b20;  1 drivers
v0x13a3ea8e0_0 .net *"_ivl_8", 1 0, L_0x13a5e1c00;  1 drivers
v0x13a3ea970_0 .net "out_h", 0 0, L_0x13a5e1820;  1 drivers
v0x13a3f84a0_0 .net "out_l", 0 0, L_0x13a5e1300;  1 drivers
v0x13a3f8530_0 .net "out_vh", 0 0, L_0x13a5e1550;  1 drivers
v0x13a3f8220_0 .net "out_vl", 0 0, L_0x13a5e0ff0;  1 drivers
L_0x13a5e1b20 .concat [ 1 1 0 0], L_0x13a5e1820, L_0x140088178;
L_0x13a5e1c00 .concat [ 1 1 0 0], L_0x13a5e1300, L_0x13a5e0ff0;
L_0x13a5e1d20 .functor MUXZ 2, L_0x13a5e1c00, L_0x13a5e1b20, L_0x13a5e1550, C4<>;
S_0x13a34c380 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a342ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3e28a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a3e28e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a3e14c0_0 .net "in", 1 0, L_0x13a5e1950;  1 drivers
v0x13a3ed1e0_0 .net "out", 0 0, L_0x13a5e1820;  alias, 1 drivers
v0x13a3ed270_0 .net "vld", 0 0, L_0x13a5e1550;  alias, 1 drivers
L_0x13a5e15f0 .part L_0x13a5e1950, 1, 1;
L_0x13a5e1780 .part L_0x13a5e1950, 0, 1;
S_0x13a304c70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a34c380;
 .timescale -9 -12;
L_0x13a5e16d0 .functor NOT 1, L_0x13a5e15f0, C4<0>, C4<0>, C4<0>;
L_0x13a5e1820 .functor AND 1, L_0x13a5e16d0, L_0x13a5e1780, C4<1>, C4<1>;
v0x13a304e30_0 .net *"_ivl_2", 0 0, L_0x13a5e15f0;  1 drivers
v0x13a3dfea0_0 .net *"_ivl_3", 0 0, L_0x13a5e16d0;  1 drivers
v0x13a3dff30_0 .net *"_ivl_5", 0 0, L_0x13a5e1780;  1 drivers
L_0x13a5e1550 .reduce/or L_0x13a5e1950;
S_0x13a314a70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a34c380;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a314a70
v0x13a3e1430_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a3e1430_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3e1430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_60.122 ;
    %load/vec4 v0x13a3e1430_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_60.123, 5;
    %load/vec4 v0x13a3e1430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3e1430_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_60.122;
T_60.123 ;
    %end;
S_0x13a30f5f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a342ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a30f770 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a30f7b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a3e6980_0 .net "in", 1 0, L_0x13a5e1430;  1 drivers
v0x13a3ebd50_0 .net "out", 0 0, L_0x13a5e1300;  alias, 1 drivers
v0x13a3ebde0_0 .net "vld", 0 0, L_0x13a5e0ff0;  alias, 1 drivers
L_0x13a5e10d0 .part L_0x13a5e1430, 1, 1;
L_0x13a5e1260 .part L_0x13a5e1430, 0, 1;
S_0x13a318aa0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a30f5f0;
 .timescale -9 -12;
L_0x13a5e11b0 .functor NOT 1, L_0x13a5e10d0, C4<0>, C4<0>, C4<0>;
L_0x13a5e1300 .functor AND 1, L_0x13a5e11b0, L_0x13a5e1260, C4<1>, C4<1>;
v0x13a318c10_0 .net *"_ivl_2", 0 0, L_0x13a5e10d0;  1 drivers
v0x13a3e5360_0 .net *"_ivl_3", 0 0, L_0x13a5e11b0;  1 drivers
v0x13a3e53f0_0 .net *"_ivl_5", 0 0, L_0x13a5e1260;  1 drivers
L_0x13a5e0ff0 .reduce/or L_0x13a5e1430;
S_0x13a37c4e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a30f5f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a37c4e0
v0x13a3e68f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a3e68f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3e68f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_61.124 ;
    %load/vec4 v0x13a3e68f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_61.125, 5;
    %load/vec4 v0x13a3e68f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3e68f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_61.124;
T_61.125 ;
    %end;
S_0x13a377060 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a348350;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a377060
v0x13a3f7020_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a3f7020_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3f7020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_62.126 ;
    %load/vec4 v0x13a3f7020_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_62.127, 5;
    %load/vec4 v0x13a3f7020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3f7020_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_62.126;
T_62.127 ;
    %end;
S_0x13a380510 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a2f7740;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a380510
v0x13a3bc9a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a3bc9a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3bc9a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_63.128 ;
    %load/vec4 v0x13a3bc9a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_63.129, 5;
    %load/vec4 v0x13a3bc9a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3bc9a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_63.128;
T_63.129 ;
    %end;
S_0x13a390310 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a43df50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a390310
v0x13a390480_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x13a390480_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a390480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_64.130 ;
    %load/vec4 v0x13a390480_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_64.131, 5;
    %load/vec4 v0x13a390480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a390480_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_64.130;
T_64.131 ;
    %end;
S_0x13a38ae90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a510fe0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a38ae90
v0x13a32c170_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x13a32c170_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a32c170_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_65.132 ;
    %load/vec4 v0x13a32c170_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_65.133, 5;
    %load/vec4 v0x13a32c170_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a32c170_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_65.132;
T_65.133 ;
    %end;
S_0x13a394340 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x13a4739e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a394340
v0x13a3566e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x13a3566e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3566e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_66.134 ;
    %load/vec4 v0x13a3566e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_66.135, 5;
    %load/vec4 v0x13a3566e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3566e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_66.134;
T_66.135 ;
    %end;
S_0x13a4bfac0 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x13a2f8df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x13a33e910 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x13a33e950 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x13a33e990 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x13a5ecb50 .functor BUFZ 32, L_0x13a5e0be0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13a5ecca0 .functor NOT 32, L_0x13a5ecb50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x140088c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13a5f6aa0 .functor XOR 1, L_0x13a5ecbc0, L_0x140088c28, C4<0>, C4<0>;
v0x13a40ce80_0 .net/2u *"_ivl_10", 0 0, L_0x140088c28;  1 drivers
v0x13a40cf10_0 .net *"_ivl_12", 0 0, L_0x13a5f6aa0;  1 drivers
L_0x140088c70 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x13a40e410_0 .net/2u *"_ivl_16", 4 0, L_0x140088c70;  1 drivers
v0x13a40e4a0_0 .net *"_ivl_18", 4 0, L_0x13a5f6d50;  1 drivers
v0x13a425fd0_0 .net *"_ivl_23", 29 0, L_0x13a5f8560;  1 drivers
L_0x140088e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a426070_0 .net/2u *"_ivl_24", 1 0, L_0x140088e20;  1 drivers
v0x13a41b690_0 .net *"_ivl_4", 31 0, L_0x13a5ecca0;  1 drivers
v0x13a41b730_0 .net *"_ivl_9", 30 0, L_0x13a5f6a00;  1 drivers
v0x13a416210_0 .net "exp", 1 0, L_0x13a5f8760;  alias, 1 drivers
v0x13a413810_0 .net "in", 31 0, L_0x13a5e0be0;  alias, 1 drivers
v0x13a4138a0_0 .net "k", 4 0, L_0x13a5f6860;  1 drivers
v0x13a414da0_0 .net "mant", 29 0, L_0x13a5f8890;  alias, 1 drivers
v0x13a414e30_0 .net "rc", 0 0, L_0x13a5ecbc0;  alias, 1 drivers
v0x13a41a200_0 .net "regime", 4 0, L_0x13a5f6e80;  alias, 1 drivers
v0x13a41a290_0 .net "xin", 31 0, L_0x13a5ecb50;  1 drivers
v0x13a417800_0 .net "xin_r", 31 0, L_0x13a5ecd10;  1 drivers
v0x13a417890_0 .net "xin_tmp", 31 0, L_0x13a5f8470;  1 drivers
L_0x13a5ecbc0 .part L_0x13a5ecb50, 30, 1;
L_0x13a5ecd10 .functor MUXZ 32, L_0x13a5ecb50, L_0x13a5ecca0, L_0x13a5ecbc0, C4<>;
L_0x13a5f6a00 .part L_0x13a5ecd10, 0, 31;
L_0x13a5f6bd0 .concat [ 1 31 0 0], L_0x13a5f6aa0, L_0x13a5f6a00;
L_0x13a5f6d50 .arith/sub 5, L_0x13a5f6860, L_0x140088c70;
L_0x13a5f6e80 .functor MUXZ 5, L_0x13a5f6860, L_0x13a5f6d50, L_0x13a5ecbc0, C4<>;
L_0x13a5f8560 .part L_0x13a5ecb50, 0, 30;
L_0x13a5f8640 .concat [ 2 30 0 0], L_0x140088e20, L_0x13a5f8560;
L_0x13a5f8760 .part L_0x13a5f8470, 30, 2;
L_0x13a5f8890 .part L_0x13a5f8470, 0, 30;
S_0x13a4ba640 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x13a4bfac0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a4ba640
v0x13a336a00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.log2 ;
    %load/vec4 v0x13a336a00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a336a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_67.136 ;
    %load/vec4 v0x13a336a00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_67.137, 5;
    %load/vec4 v0x13a336a00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a336a00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_67.136;
T_67.137 ;
    %end;
S_0x13a4c3af0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x13a4bfac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x13a336a90 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x13a336ad0 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x13a5f8470 .functor BUFZ 32, L_0x13a5f7ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x140088dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a342910_0 .net *"_ivl_11", 0 0, L_0x140088dd8;  1 drivers
v0x13a3429b0_0 .net *"_ivl_6", 0 0, L_0x13a5f7fe0;  1 drivers
v0x13a347d70_0 .net *"_ivl_7", 31 0, L_0x13a5f8170;  1 drivers
v0x13a347e20_0 .net *"_ivl_9", 30 0, L_0x13a5f80b0;  1 drivers
v0x13a345370_0 .net "a", 31 0, L_0x13a5f8640;  1 drivers
v0x13a346900_0 .net "b", 4 0, L_0x13a5f6860;  alias, 1 drivers
v0x13a346990_0 .net "c", 31 0, L_0x13a5f8470;  alias, 1 drivers
v0x13a3526b0 .array "tmp", 0 4;
v0x13a3526b0_0 .net v0x13a3526b0 0, 31 0, L_0x13a5f8310; 1 drivers
v0x13a3526b0_1 .net v0x13a3526b0 1, 31 0, L_0x13a5f7220; 1 drivers
v0x13a3526b0_2 .net v0x13a3526b0 2, 31 0, L_0x13a5f76a0; 1 drivers
v0x13a3526b0_3 .net v0x13a3526b0 3, 31 0, L_0x13a5f7ac0; 1 drivers
v0x13a3526b0_4 .net v0x13a3526b0 4, 31 0, L_0x13a5f7ec0; 1 drivers
L_0x13a5f6fa0 .part L_0x13a5f6860, 1, 1;
L_0x13a5f7380 .part L_0x13a5f6860, 2, 1;
L_0x13a5f77c0 .part L_0x13a5f6860, 3, 1;
L_0x13a5f7be0 .part L_0x13a5f6860, 4, 1;
L_0x13a5f7fe0 .part L_0x13a5f6860, 0, 1;
L_0x13a5f80b0 .part L_0x13a5f8640, 0, 31;
L_0x13a5f8170 .concat [ 1 31 0 0], L_0x140088dd8, L_0x13a5f80b0;
L_0x13a5f8310 .functor MUXZ 32, L_0x13a5f8640, L_0x13a5f8170, L_0x13a5f7fe0, C4<>;
S_0x13a4a2c10 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x13a4c3af0;
 .timescale -9 -12;
P_0x13a338050 .param/l "i" 1 4 296, +C4<01>;
v0x13a4a2d80_0 .net *"_ivl_1", 0 0, L_0x13a5f6fa0;  1 drivers
v0x13a33d3f0_0 .net *"_ivl_3", 31 0, L_0x13a5f70e0;  1 drivers
v0x13a33d480_0 .net *"_ivl_5", 29 0, L_0x13a5f7040;  1 drivers
L_0x140088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a33a9f0_0 .net *"_ivl_7", 1 0, L_0x140088cb8;  1 drivers
L_0x13a5f7040 .part L_0x13a5f8310, 0, 30;
L_0x13a5f70e0 .concat [ 2 30 0 0], L_0x140088cb8, L_0x13a5f7040;
L_0x13a5f7220 .functor MUXZ 32, L_0x13a5f8310, L_0x13a5f70e0, L_0x13a5f6fa0, C4<>;
S_0x13a49d790 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x13a4c3af0;
 .timescale -9 -12;
P_0x13a4a2e50 .param/l "i" 1 4 296, +C4<010>;
v0x13a33aac0_0 .net *"_ivl_1", 0 0, L_0x13a5f7380;  1 drivers
v0x13a49d920_0 .net *"_ivl_3", 31 0, L_0x13a5f75c0;  1 drivers
v0x13a33bf80_0 .net *"_ivl_5", 27 0, L_0x13a5f7520;  1 drivers
L_0x140088d00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13a33c010_0 .net *"_ivl_7", 3 0, L_0x140088d00;  1 drivers
L_0x13a5f7520 .part L_0x13a5f7220, 0, 28;
L_0x13a5f75c0 .concat [ 4 28 0 0], L_0x140088d00, L_0x13a5f7520;
L_0x13a5f76a0 .functor MUXZ 32, L_0x13a5f7220, L_0x13a5f75c0, L_0x13a5f7380, C4<>;
S_0x13a4a6c40 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x13a4c3af0;
 .timescale -9 -12;
P_0x13a4a6e00 .param/l "i" 1 4 296, +C4<011>;
v0x13a353b40_0 .net *"_ivl_1", 0 0, L_0x13a5f77c0;  1 drivers
v0x13a353bd0_0 .net *"_ivl_3", 31 0, L_0x13a5f7960;  1 drivers
v0x13a349200_0 .net *"_ivl_5", 23 0, L_0x13a5f7860;  1 drivers
L_0x140088d48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a349290_0 .net *"_ivl_7", 7 0, L_0x140088d48;  1 drivers
L_0x13a5f7860 .part L_0x13a5f76a0, 0, 24;
L_0x13a5f7960 .concat [ 8 24 0 0], L_0x140088d48, L_0x13a5f7860;
L_0x13a5f7ac0 .functor MUXZ 32, L_0x13a5f76a0, L_0x13a5f7960, L_0x13a5f77c0, C4<>;
S_0x13a4ef920 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x13a4c3af0;
 .timescale -9 -12;
P_0x13a4efae0 .param/l "i" 1 4 296, +C4<0100>;
v0x13a343d80_0 .net *"_ivl_1", 0 0, L_0x13a5f7be0;  1 drivers
v0x13a343e10_0 .net *"_ivl_3", 31 0, L_0x13a5f7d60;  1 drivers
v0x13a341380_0 .net *"_ivl_5", 15 0, L_0x13a5f7c80;  1 drivers
L_0x140088d90 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a341410_0 .net *"_ivl_7", 15 0, L_0x140088d90;  1 drivers
L_0x13a5f7c80 .part L_0x13a5f7ac0, 0, 16;
L_0x13a5f7d60 .concat [ 16 16 0 0], L_0x140088d90, L_0x13a5f7c80;
L_0x13a5f7ec0 .functor MUXZ 32, L_0x13a5f7ac0, L_0x13a5f7d60, L_0x13a5f7be0, C4<>;
S_0x13a4ea4a0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x13a4bfac0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x13a4ea610 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x13a4ea650 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x13a40a4b0_0 .net "in", 31 0, L_0x13a5f6bd0;  1 drivers
v0x13a40f880_0 .net "out", 4 0, L_0x13a5f6860;  alias, 1 drivers
v0x13a40f910_0 .net "vld", 0 0, L_0x13a5f6590;  1 drivers
S_0x13a4f3950 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x13a4ea4a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a34d230 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x13a34d270 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x13a410da0_0 .net "in", 31 0, L_0x13a5f6bd0;  alias, 1 drivers
v0x13a40b890_0 .net "out", 4 0, L_0x13a5f6860;  alias, 1 drivers
v0x13a40b920_0 .net "vld", 0 0, L_0x13a5f6590;  alias, 1 drivers
L_0x13a5f1940 .part L_0x13a5f6bd0, 0, 16;
L_0x13a5f64f0 .part L_0x13a5f6bd0, 16, 16;
S_0x13a4069b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a4f3950;
 .timescale -9 -12;
L_0x13a5f6590 .functor OR 1, L_0x13a5f1530, L_0x13a5f60e0, C4<0>, C4<0>;
L_0x140088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a4274f0_0 .net/2u *"_ivl_4", 0 0, L_0x140088be0;  1 drivers
v0x13a4121a0_0 .net *"_ivl_6", 4 0, L_0x13a5f6640;  1 drivers
v0x13a412230_0 .net *"_ivl_8", 4 0, L_0x13a5f6720;  1 drivers
v0x13a407860_0 .net "out_h", 3 0, L_0x13a5f6390;  1 drivers
v0x13a4078f0_0 .net "out_l", 3 0, L_0x13a5f17e0;  1 drivers
v0x13a4063d0_0 .net "out_vh", 0 0, L_0x13a5f60e0;  1 drivers
v0x13a406460_0 .net "out_vl", 0 0, L_0x13a5f1530;  1 drivers
L_0x13a5f6640 .concat [ 4 1 0 0], L_0x13a5f6390, L_0x140088be0;
L_0x13a5f6720 .concat [ 4 1 0 0], L_0x13a5f17e0, L_0x13a5f1530;
L_0x13a5f6860 .functor MUXZ 5, L_0x13a5f6720, L_0x13a5f6640, L_0x13a5f60e0, C4<>;
S_0x13a40a9e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a4069b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4f3ac0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13a4f3b00 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13a36a640_0 .net "in", 15 0, L_0x13a5f64f0;  1 drivers
v0x13a3a42a0_0 .net "out", 3 0, L_0x13a5f6390;  alias, 1 drivers
v0x13a3a4330_0 .net "vld", 0 0, L_0x13a5f60e0;  alias, 1 drivers
L_0x13a5f3cb0 .part L_0x13a5f64f0, 0, 8;
L_0x13a5f6000 .part L_0x13a5f64f0, 8, 8;
S_0x13a41a7e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a40a9e0;
 .timescale -9 -12;
L_0x13a5f60e0 .functor OR 1, L_0x13a5f38a0, L_0x13a5f5bf0, C4<0>, C4<0>;
L_0x140088b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a36ffa0_0 .net/2u *"_ivl_4", 0 0, L_0x140088b98;  1 drivers
v0x13a36fc90_0 .net *"_ivl_6", 3 0, L_0x13a5f6190;  1 drivers
v0x13a36fd20_0 .net *"_ivl_8", 3 0, L_0x13a5f6270;  1 drivers
v0x13a36ea90_0 .net "out_h", 2 0, L_0x13a5f5ea0;  1 drivers
v0x13a36eb20_0 .net "out_l", 2 0, L_0x13a5f3b50;  1 drivers
v0x13a36d380_0 .net "out_vh", 0 0, L_0x13a5f5bf0;  1 drivers
v0x13a36d430_0 .net "out_vl", 0 0, L_0x13a5f38a0;  1 drivers
L_0x13a5f6190 .concat [ 3 1 0 0], L_0x13a5f5ea0, L_0x140088b98;
L_0x13a5f6270 .concat [ 3 1 0 0], L_0x13a5f3b50, L_0x13a5f38a0;
L_0x13a5f6390 .functor MUXZ 4, L_0x13a5f6270, L_0x13a5f6190, L_0x13a5f5bf0, C4<>;
S_0x13a415360 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a41a7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a40ab50 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a40ab90 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a325ea0_0 .net "in", 7 0, L_0x13a5f6000;  1 drivers
v0x13a324730_0 .net "out", 2 0, L_0x13a5f5ea0;  alias, 1 drivers
v0x13a3247c0_0 .net "vld", 0 0, L_0x13a5f5bf0;  alias, 1 drivers
L_0x13a5f4be0 .part L_0x13a5f6000, 0, 4;
L_0x13a5f5b10 .part L_0x13a5f6000, 4, 4;
S_0x13a41e810 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a415360;
 .timescale -9 -12;
L_0x13a5f5bf0 .functor OR 1, L_0x13a5f47d0, L_0x13a5f5700, C4<0>, C4<0>;
L_0x140088b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a31c560_0 .net/2u *"_ivl_4", 0 0, L_0x140088b50;  1 drivers
v0x13a32a090_0 .net *"_ivl_6", 2 0, L_0x13a5f5ca0;  1 drivers
v0x13a32a120_0 .net *"_ivl_8", 2 0, L_0x13a5f5d80;  1 drivers
v0x13a329e10_0 .net "out_h", 1 0, L_0x13a5f59b0;  1 drivers
v0x13a329ea0_0 .net "out_l", 1 0, L_0x13a5f4a80;  1 drivers
v0x13a328c10_0 .net "out_vh", 0 0, L_0x13a5f5700;  1 drivers
v0x13a328ca0_0 .net "out_vl", 0 0, L_0x13a5f47d0;  1 drivers
L_0x13a5f5ca0 .concat [ 2 1 0 0], L_0x13a5f59b0, L_0x140088b50;
L_0x13a5f5d80 .concat [ 2 1 0 0], L_0x13a5f4a80, L_0x13a5f47d0;
L_0x13a5f5ea0 .functor MUXZ 3, L_0x13a5f5d80, L_0x13a5f5ca0, L_0x13a5f5700, C4<>;
S_0x13a44e970 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a41e810;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a415510 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a415550 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a321780_0 .net "in", 3 0, L_0x13a5f5b10;  1 drivers
v0x13a30c430_0 .net "out", 1 0, L_0x13a5f59b0;  alias, 1 drivers
v0x13a30c4c0_0 .net "vld", 0 0, L_0x13a5f5700;  alias, 1 drivers
L_0x13a5f50c0 .part L_0x13a5f5b10, 0, 2;
L_0x13a5f55e0 .part L_0x13a5f5b10, 2, 2;
S_0x13a4494f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a44e970;
 .timescale -9 -12;
L_0x13a5f5700 .functor OR 1, L_0x13a5f4c80, L_0x13a5f51e0, C4<0>, C4<0>;
L_0x140088b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3597a0_0 .net/2u *"_ivl_4", 0 0, L_0x140088b08;  1 drivers
v0x13a358020_0 .net *"_ivl_6", 1 0, L_0x13a5f5770;  1 drivers
v0x13a3580c0_0 .net *"_ivl_8", 1 0, L_0x13a5f5870;  1 drivers
v0x13a32acf0_0 .net "out_h", 0 0, L_0x13a5f54b0;  1 drivers
v0x13a32adb0_0 .net "out_l", 0 0, L_0x13a5f4f90;  1 drivers
v0x13a322e40_0 .net "out_vh", 0 0, L_0x13a5f51e0;  1 drivers
v0x13a322530_0 .net "out_vl", 0 0, L_0x13a5f4c80;  1 drivers
L_0x13a5f5770 .concat [ 1 1 0 0], L_0x13a5f54b0, L_0x140088b08;
L_0x13a5f5870 .concat [ 1 1 0 0], L_0x13a5f4f90, L_0x13a5f4c80;
L_0x13a5f59b0 .functor MUXZ 2, L_0x13a5f5870, L_0x13a5f5770, L_0x13a5f51e0, C4<>;
S_0x13a4529a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a4494f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a44eb70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a44ebb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a34e820_0 .net "in", 1 0, L_0x13a5f55e0;  1 drivers
v0x13a34e8b0_0 .net "out", 0 0, L_0x13a5f54b0;  alias, 1 drivers
v0x13a34fdb0_0 .net "vld", 0 0, L_0x13a5f51e0;  alias, 1 drivers
L_0x13a5f5280 .part L_0x13a5f55e0, 1, 1;
L_0x13a5f5410 .part L_0x13a5f55e0, 0, 1;
S_0x13a4627a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a4529a0;
 .timescale -9 -12;
L_0x13a5f5360 .functor NOT 1, L_0x13a5f5280, C4<0>, C4<0>, C4<0>;
L_0x13a5f54b0 .functor AND 1, L_0x13a5f5360, L_0x13a5f5410, C4<1>, C4<1>;
v0x13a34be60_0 .net *"_ivl_2", 0 0, L_0x13a5f5280;  1 drivers
v0x13a462910_0 .net *"_ivl_3", 0 0, L_0x13a5f5360;  1 drivers
v0x13a351220_0 .net *"_ivl_5", 0 0, L_0x13a5f5410;  1 drivers
L_0x13a5f51e0 .reduce/or L_0x13a5f55e0;
S_0x13a45d320 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4529a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a45d320
v0x13a45d490_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a45d490_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a45d490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_68.138 ;
    %load/vec4 v0x13a45d490_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_68.139, 5;
    %load/vec4 v0x13a45d490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a45d490_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_68.138;
T_68.139 ;
    %end;
S_0x13a4667d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a4494f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a34fe40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a34fe80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a35ade0_0 .net "in", 1 0, L_0x13a5f50c0;  1 drivers
v0x13a35ae70_0 .net "out", 0 0, L_0x13a5f4f90;  alias, 1 drivers
v0x13a3596f0_0 .net "vld", 0 0, L_0x13a5f4c80;  alias, 1 drivers
L_0x13a5f4d60 .part L_0x13a5f50c0, 1, 1;
L_0x13a5f4ef0 .part L_0x13a5f50c0, 0, 1;
S_0x13a0509e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a4667d0;
 .timescale -9 -12;
L_0x13a5f4e40 .functor NOT 1, L_0x13a5f4d60, C4<0>, C4<0>, C4<0>;
L_0x13a5f4f90 .functor AND 1, L_0x13a5f4e40, L_0x13a5f4ef0, C4<1>, C4<1>;
v0x13a35da10_0 .net *"_ivl_2", 0 0, L_0x13a5f4d60;  1 drivers
v0x13a35d6f0_0 .net *"_ivl_3", 0 0, L_0x13a5f4e40;  1 drivers
v0x13a35d780_0 .net *"_ivl_5", 0 0, L_0x13a5f4ef0;  1 drivers
L_0x13a5f4c80 .reduce/or L_0x13a5f50c0;
S_0x13a050b50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4667d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a050b50
v0x13a35c580_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a35c580_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a35c580_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_69.140 ;
    %load/vec4 v0x13a35c580_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_69.141, 5;
    %load/vec4 v0x13a35c580_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a35c580_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_69.140;
T_69.141 ;
    %end;
S_0x13a04d260 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a44e970;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a04d260
v0x13a3216f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a3216f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3216f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_70.142 ;
    %load/vec4 v0x13a3216f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_70.143, 5;
    %load/vec4 v0x13a3216f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3216f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_70.142;
T_70.143 ;
    %end;
S_0x13a04d3d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a41e810;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a30b000 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a30b040 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a31af40_0 .net "in", 3 0, L_0x13a5f4be0;  1 drivers
v0x13a31afd0_0 .net "out", 1 0, L_0x13a5f4a80;  alias, 1 drivers
v0x13a31c4d0_0 .net "vld", 0 0, L_0x13a5f47d0;  alias, 1 drivers
L_0x13a5f4190 .part L_0x13a5f4be0, 0, 2;
L_0x13a5f46b0 .part L_0x13a5f4be0, 2, 2;
S_0x13a0571c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a04d3d0;
 .timescale -9 -12;
L_0x13a5f47d0 .functor OR 1, L_0x13a5f3d50, L_0x13a5f42b0, C4<0>, C4<0>;
L_0x140088ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a31edd0_0 .net/2u *"_ivl_4", 0 0, L_0x140088ac0;  1 drivers
v0x13a31ee60_0 .net *"_ivl_6", 1 0, L_0x13a5f4840;  1 drivers
v0x13a319950_0 .net *"_ivl_8", 1 0, L_0x13a5f4940;  1 drivers
v0x13a3199e0_0 .net "out_h", 0 0, L_0x13a5f4580;  1 drivers
v0x13a316f50_0 .net "out_l", 0 0, L_0x13a5f4060;  1 drivers
v0x13a317020_0 .net "out_vh", 0 0, L_0x13a5f42b0;  1 drivers
v0x13a3184e0_0 .net "out_vl", 0 0, L_0x13a5f3d50;  1 drivers
L_0x13a5f4840 .concat [ 1 1 0 0], L_0x13a5f4580, L_0x140088ac0;
L_0x13a5f4940 .concat [ 1 1 0 0], L_0x13a5f4060, L_0x13a5f3d50;
L_0x13a5f4a80 .functor MUXZ 2, L_0x13a5f4940, L_0x13a5f4840, L_0x13a5f42b0, C4<>;
S_0x13a057330 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a0571c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a305b20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a305b60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a3202f0_0 .net "in", 1 0, L_0x13a5f46b0;  1 drivers
v0x13a315920_0 .net "out", 0 0, L_0x13a5f4580;  alias, 1 drivers
v0x13a3159b0_0 .net "vld", 0 0, L_0x13a5f42b0;  alias, 1 drivers
L_0x13a5f4350 .part L_0x13a5f46b0, 1, 1;
L_0x13a5f44e0 .part L_0x13a5f46b0, 0, 1;
S_0x13a028ec0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a057330;
 .timescale -9 -12;
L_0x13a5f4430 .functor NOT 1, L_0x13a5f4350, C4<0>, C4<0>, C4<0>;
L_0x13a5f4580 .functor AND 1, L_0x13a5f4430, L_0x13a5f44e0, C4<1>, C4<1>;
v0x13a307110_0 .net *"_ivl_2", 0 0, L_0x13a5f4350;  1 drivers
v0x13a3071a0_0 .net *"_ivl_3", 0 0, L_0x13a5f4430;  1 drivers
v0x13a3086a0_0 .net *"_ivl_5", 0 0, L_0x13a5f44e0;  1 drivers
L_0x13a5f42b0 .reduce/or L_0x13a5f46b0;
S_0x13a029030 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a057330;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a029030
v0x13a320260_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a320260_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a320260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_71.144 ;
    %load/vec4 v0x13a320260_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_71.145, 5;
    %load/vec4 v0x13a320260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a320260_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_71.144;
T_71.145 ;
    %end;
S_0x13a022a20 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a0571c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3104a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a3104e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a311b20_0 .net "in", 1 0, L_0x13a5f4190;  1 drivers
v0x13a313020_0 .net "out", 0 0, L_0x13a5f4060;  alias, 1 drivers
v0x13a3130b0_0 .net "vld", 0 0, L_0x13a5f3d50;  alias, 1 drivers
L_0x13a5f3e30 .part L_0x13a5f4190, 1, 1;
L_0x13a5f3fc0 .part L_0x13a5f4190, 0, 1;
S_0x13a022b90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a022a20;
 .timescale -9 -12;
L_0x13a5f3f10 .functor NOT 1, L_0x13a5f3e30, C4<0>, C4<0>, C4<0>;
L_0x13a5f4060 .functor AND 1, L_0x13a5f3f10, L_0x13a5f3fc0, C4<1>, C4<1>;
v0x13a30f030_0 .net *"_ivl_2", 0 0, L_0x13a5f3e30;  1 drivers
v0x13a30f0c0_0 .net *"_ivl_3", 0 0, L_0x13a5f3f10;  1 drivers
v0x13a314490_0 .net *"_ivl_5", 0 0, L_0x13a5f3fc0;  1 drivers
L_0x13a5f3d50 .reduce/or L_0x13a5f4190;
S_0x13a0056d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a022a20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a0056d0
v0x13a311a90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a311a90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a311a90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_72.146 ;
    %load/vec4 v0x13a311a90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_72.147, 5;
    %load/vec4 v0x13a311a90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a311a90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_72.146;
T_72.147 ;
    %end;
S_0x13a005840 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a04d3d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a005840
v0x13a31d9d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a31d9d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a31d9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_73.148 ;
    %load/vec4 v0x13a31d9d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_73.149, 5;
    %load/vec4 v0x13a31d9d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a31d9d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_73.148;
T_73.149 ;
    %end;
S_0x13a047a20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a415360;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a047a20
v0x13a325e10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a325e10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a325e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_74.150 ;
    %load/vec4 v0x13a325e10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_74.151, 5;
    %load/vec4 v0x13a325e10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a325e10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_74.150;
T_74.151 ;
    %end;
S_0x13a047b90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a41a7e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3b7ce0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a3b7d20 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a3ad900_0 .net "in", 7 0, L_0x13a5f3cb0;  1 drivers
v0x13a3ad990_0 .net "out", 2 0, L_0x13a5f3b50;  alias, 1 drivers
v0x13a36ff10_0 .net "vld", 0 0, L_0x13a5f38a0;  alias, 1 drivers
L_0x13a5f28b0 .part L_0x13a5f3cb0, 0, 4;
L_0x13a5f37c0 .part L_0x13a5f3cb0, 4, 4;
S_0x13a0564f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a047b90;
 .timescale -9 -12;
L_0x13a5f38a0 .functor OR 1, L_0x13a5f24a0, L_0x13a5f33d0, C4<0>, C4<0>;
L_0x140088a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3b3260_0 .net/2u *"_ivl_4", 0 0, L_0x140088a78;  1 drivers
v0x13a3b3300_0 .net *"_ivl_6", 2 0, L_0x13a5f3950;  1 drivers
v0x13a3b2fe0_0 .net *"_ivl_8", 2 0, L_0x13a5f3a30;  1 drivers
v0x13a3b3070_0 .net "out_h", 1 0, L_0x13a5f3660;  1 drivers
v0x13a3b1de0_0 .net "out_l", 1 0, L_0x13a5f2750;  1 drivers
v0x13a3b1eb0_0 .net "out_vh", 0 0, L_0x13a5f33d0;  1 drivers
v0x13a3b06f0_0 .net "out_vl", 0 0, L_0x13a5f24a0;  1 drivers
L_0x13a5f3950 .concat [ 2 1 0 0], L_0x13a5f3660, L_0x140088a78;
L_0x13a5f3a30 .concat [ 2 1 0 0], L_0x13a5f2750, L_0x13a5f24a0;
L_0x13a5f3b50 .functor MUXZ 3, L_0x13a5f3a30, L_0x13a5f3950, L_0x13a5f33d0, C4<>;
S_0x13a056660 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a0564f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3b7da0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a3b7de0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a3868d0_0 .net "in", 3 0, L_0x13a5f37c0;  1 drivers
v0x13a3813c0_0 .net "out", 1 0, L_0x13a5f3660;  alias, 1 drivers
v0x13a381450_0 .net "vld", 0 0, L_0x13a5f33d0;  alias, 1 drivers
L_0x13a5f2d90 .part L_0x13a5f37c0, 0, 2;
L_0x13a5f32b0 .part L_0x13a5f37c0, 2, 2;
S_0x13a052700 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a056660;
 .timescale -9 -12;
L_0x13a5f33d0 .functor OR 1, L_0x13a5f2950, L_0x13a5f2eb0, C4<0>, C4<0>;
L_0x140088a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a3755a0_0 .net/2u *"_ivl_4", 0 0, L_0x140088a30;  1 drivers
v0x13a376aa0_0 .net *"_ivl_6", 1 0, L_0x13a5f3440;  1 drivers
v0x13a376b30_0 .net *"_ivl_8", 1 0, L_0x13a5f3520;  1 drivers
v0x13a37bf00_0 .net "out_h", 0 0, L_0x13a5f3180;  1 drivers
v0x13a37bf90_0 .net "out_l", 0 0, L_0x13a5f2c60;  1 drivers
v0x13a379500_0 .net "out_vh", 0 0, L_0x13a5f2eb0;  1 drivers
v0x13a379590_0 .net "out_vl", 0 0, L_0x13a5f2950;  1 drivers
L_0x13a5f3440 .concat [ 1 1 0 0], L_0x13a5f3180, L_0x140088a30;
L_0x13a5f3520 .concat [ 1 1 0 0], L_0x13a5f2c60, L_0x13a5f2950;
L_0x13a5f3660 .functor MUXZ 2, L_0x13a5f3520, L_0x13a5f3440, L_0x13a5f2eb0, C4<>;
S_0x13a052870 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a052700;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3721b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a3721f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a366000_0 .net "in", 1 0, L_0x13a5f32b0;  1 drivers
v0x13a364790_0 .net "out", 0 0, L_0x13a5f3180;  alias, 1 drivers
v0x13a364820_0 .net "vld", 0 0, L_0x13a5f2eb0;  alias, 1 drivers
L_0x13a5f2f50 .part L_0x13a5f32b0, 1, 1;
L_0x13a5f30e0 .part L_0x13a5f32b0, 0, 1;
S_0x13a051810 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a052870;
 .timescale -9 -12;
L_0x13a5f3030 .functor NOT 1, L_0x13a5f2f50, C4<0>, C4<0>, C4<0>;
L_0x13a5f3180 .functor AND 1, L_0x13a5f3030, L_0x13a5f30e0, C4<1>, C4<1>;
v0x13a3707f0_0 .net *"_ivl_2", 0 0, L_0x13a5f2f50;  1 drivers
v0x13a370890_0 .net *"_ivl_3", 0 0, L_0x13a5f3030;  1 drivers
v0x13a3a7f40_0 .net *"_ivl_5", 0 0, L_0x13a5f30e0;  1 drivers
L_0x13a5f2eb0 .reduce/or L_0x13a5f32b0;
S_0x13a051980 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a052870;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a051980
v0x13a365f70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a365f70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a365f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_75.152 ;
    %load/vec4 v0x13a365f70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_75.153, 5;
    %load/vec4 v0x13a365f70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a365f70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_75.152;
T_75.153 ;
    %end;
S_0x13a04ee80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a052700;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3a6740 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a3a6780 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a377f10_0 .net "in", 1 0, L_0x13a5f2d90;  1 drivers
v0x13a377fa0_0 .net "out", 0 0, L_0x13a5f2c60;  alias, 1 drivers
v0x13a375510_0 .net "vld", 0 0, L_0x13a5f2950;  alias, 1 drivers
L_0x13a5f2a30 .part L_0x13a5f2d90, 1, 1;
L_0x13a5f2bc0 .part L_0x13a5f2d90, 0, 1;
S_0x13a04eff0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a04ee80;
 .timescale -9 -12;
L_0x13a5f2b10 .functor NOT 1, L_0x13a5f2a30, C4<0>, C4<0>, C4<0>;
L_0x13a5f2c60 .functor AND 1, L_0x13a5f2b10, L_0x13a5f2bc0, C4<1>, C4<1>;
v0x13a39cfe0_0 .net *"_ivl_2", 0 0, L_0x13a5f2a30;  1 drivers
v0x13a387cd0_0 .net *"_ivl_3", 0 0, L_0x13a5f2b10;  1 drivers
v0x13a387d60_0 .net *"_ivl_5", 0 0, L_0x13a5f2bc0;  1 drivers
L_0x13a5f2950 .reduce/or L_0x13a5f2d90;
S_0x13a054480 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a04ee80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a054480
v0x13a37d420_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a37d420_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a37d420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_76.154 ;
    %load/vec4 v0x13a37d420_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_76.155, 5;
    %load/vec4 v0x13a37d420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a37d420_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_76.154;
T_76.155 ;
    %end;
S_0x13a0545f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a056660;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a0545f0
v0x13a386840_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a386840_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a386840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_77.156 ;
    %load/vec4 v0x13a386840_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_77.157, 5;
    %load/vec4 v0x13a386840_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a386840_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_77.156;
T_77.157 ;
    %end;
S_0x13a055310 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a0564f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a37e9c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a37ea00 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a396870_0 .net "in", 3 0, L_0x13a5f28b0;  1 drivers
v0x13a397d70_0 .net "out", 1 0, L_0x13a5f2750;  alias, 1 drivers
v0x13a397e00_0 .net "vld", 0 0, L_0x13a5f24a0;  alias, 1 drivers
L_0x13a5f1e60 .part L_0x13a5f28b0, 0, 2;
L_0x13a5f2380 .part L_0x13a5f28b0, 2, 2;
S_0x13a055480 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a055310;
 .timescale -9 -12;
L_0x13a5f24a0 .functor OR 1, L_0x13a5f1a20, L_0x13a5f1f80, C4<0>, C4<0>;
L_0x1400889e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a39a700_0 .net/2u *"_ivl_4", 0 0, L_0x1400889e8;  1 drivers
v0x13a3951f0_0 .net *"_ivl_6", 1 0, L_0x13a5f2550;  1 drivers
v0x13a395280_0 .net *"_ivl_8", 1 0, L_0x13a5f2630;  1 drivers
v0x13a3927f0_0 .net "out_h", 0 0, L_0x13a5f2250;  1 drivers
v0x13a392880_0 .net "out_l", 0 0, L_0x13a5f1d30;  1 drivers
v0x13a393d80_0 .net "out_vh", 0 0, L_0x13a5f1f80;  1 drivers
v0x13a393e30_0 .net "out_vl", 0 0, L_0x13a5f1a20;  1 drivers
L_0x13a5f2550 .concat [ 1 1 0 0], L_0x13a5f2250, L_0x1400889e8;
L_0x13a5f2630 .concat [ 1 1 0 0], L_0x13a5f1d30, L_0x13a5f1a20;
L_0x13a5f2750 .functor MUXZ 2, L_0x13a5f2630, L_0x13a5f2550, L_0x13a5f1f80, C4<>;
S_0x13a05fc30 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a055480;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a37ea80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a37eac0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a3911c0_0 .net "in", 1 0, L_0x13a5f2380;  1 drivers
v0x13a391250_0 .net "out", 0 0, L_0x13a5f2250;  alias, 1 drivers
v0x13a38bd40_0 .net "vld", 0 0, L_0x13a5f1f80;  alias, 1 drivers
L_0x13a5f2020 .part L_0x13a5f2380, 1, 1;
L_0x13a5f21b0 .part L_0x13a5f2380, 0, 1;
S_0x13a05fda0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a05fc30;
 .timescale -9 -12;
L_0x13a5f2100 .functor NOT 1, L_0x13a5f2020, C4<0>, C4<0>, C4<0>;
L_0x13a5f2250 .functor AND 1, L_0x13a5f2100, L_0x13a5f21b0, C4<1>, C4<1>;
v0x13a382a50_0 .net *"_ivl_2", 0 0, L_0x13a5f2020;  1 drivers
v0x13a383f40_0 .net *"_ivl_3", 0 0, L_0x13a5f2100;  1 drivers
v0x13a383fd0_0 .net *"_ivl_5", 0 0, L_0x13a5f21b0;  1 drivers
L_0x13a5f1f80 .reduce/or L_0x13a5f2380;
S_0x13a062030 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a05fc30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a062030
v0x13a39bb90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a39bb90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a39bb90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_78.158 ;
    %load/vec4 v0x13a39bb90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_78.159, 5;
    %load/vec4 v0x13a39bb90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a39bb90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_78.158;
T_78.159 ;
    %end;
S_0x13a0621a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a055480;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a38be20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a38be60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a38e8c0_0 .net "in", 1 0, L_0x13a5f1e60;  1 drivers
v0x13a38e950_0 .net "out", 0 0, L_0x13a5f1d30;  alias, 1 drivers
v0x13a39a670_0 .net "vld", 0 0, L_0x13a5f1a20;  alias, 1 drivers
L_0x13a5f1b00 .part L_0x13a5f1e60, 1, 1;
L_0x13a5f1c90 .part L_0x13a5f1e60, 0, 1;
S_0x13a05d150 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a0621a0;
 .timescale -9 -12;
L_0x13a5f1be0 .functor NOT 1, L_0x13a5f1b00, C4<0>, C4<0>, C4<0>;
L_0x13a5f1d30 .functor AND 1, L_0x13a5f1be0, L_0x13a5f1c90, C4<1>, C4<1>;
v0x13a38a970_0 .net *"_ivl_2", 0 0, L_0x13a5f1b00;  1 drivers
v0x13a38fd30_0 .net *"_ivl_3", 0 0, L_0x13a5f1be0;  1 drivers
v0x13a38fdc0_0 .net *"_ivl_5", 0 0, L_0x13a5f1c90;  1 drivers
L_0x13a5f1a20 .reduce/or L_0x13a5f1e60;
S_0x13a05d2c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a0621a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a05d2c0
v0x13a38d3c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a38d3c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a38d3c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_79.160 ;
    %load/vec4 v0x13a38d3c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_79.161, 5;
    %load/vec4 v0x13a38d3c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a38d3c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_79.160;
T_79.161 ;
    %end;
S_0x13a05a680 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a055310;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a05a680
v0x13a3967e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a3967e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3967e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_80.162 ;
    %load/vec4 v0x13a3967e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_80.163, 5;
    %load/vec4 v0x13a3967e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3967e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_80.162;
T_80.163 ;
    %end;
S_0x13a05a7f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a047b90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a05a7f0
v0x13a3af070_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a3af070_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a3af070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_81.164 ;
    %load/vec4 v0x13a3af070_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_81.165, 5;
    %load/vec4 v0x13a3af070_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a3af070_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_81.164;
T_81.165 ;
    %end;
S_0x13a5251b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a40a9e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5251b0
v0x13a36a5b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x13a36a5b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a36a5b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_82.166 ;
    %load/vec4 v0x13a36a5b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_82.167, 5;
    %load/vec4 v0x13a36a5b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a36a5b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_82.166;
T_82.167 ;
    %end;
S_0x13a525320 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a4069b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3a4070 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13a3a40b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13a4282a0_0 .net "in", 15 0, L_0x13a5f1940;  1 drivers
v0x13a428330_0 .net "out", 3 0, L_0x13a5f17e0;  alias, 1 drivers
v0x13a427460_0 .net "vld", 0 0, L_0x13a5f1530;  alias, 1 drivers
L_0x13a5ef060 .part L_0x13a5f1940, 0, 8;
L_0x13a5f1450 .part L_0x13a5f1940, 8, 8;
S_0x13a525490 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a525320;
 .timescale -9 -12;
L_0x13a5f1530 .functor OR 1, L_0x13a5eec50, L_0x13a5f1040, C4<0>, C4<0>;
L_0x1400889a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a47b2c0_0 .net/2u *"_ivl_4", 0 0, L_0x1400889a0;  1 drivers
v0x13a47b350_0 .net *"_ivl_6", 3 0, L_0x13a5f15e0;  1 drivers
v0x13a439180_0 .net *"_ivl_8", 3 0, L_0x13a5f16c0;  1 drivers
v0x13a439210_0 .net "out_h", 2 0, L_0x13a5f12f0;  1 drivers
v0x13a438ac0_0 .net "out_l", 2 0, L_0x13a5eef00;  1 drivers
v0x13a438b50_0 .net "out_vh", 0 0, L_0x13a5f1040;  1 drivers
v0x13a430a60_0 .net "out_vl", 0 0, L_0x13a5eec50;  1 drivers
L_0x13a5f15e0 .concat [ 3 1 0 0], L_0x13a5f12f0, L_0x1400889a0;
L_0x13a5f16c0 .concat [ 3 1 0 0], L_0x13a5eef00, L_0x13a5eec50;
L_0x13a5f17e0 .functor MUXZ 4, L_0x13a5f16c0, L_0x13a5f15e0, L_0x13a5f1040, C4<>;
S_0x13a525600 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a525490;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3a2e20 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a3a2e60 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a4a1250_0 .net "in", 7 0, L_0x13a5f1450;  1 drivers
v0x13a4acf70_0 .net "out", 2 0, L_0x13a5f12f0;  alias, 1 drivers
v0x13a4ad000_0 .net "vld", 0 0, L_0x13a5f1040;  alias, 1 drivers
L_0x13a5eff50 .part L_0x13a5f1450, 0, 4;
L_0x13a5f0f60 .part L_0x13a5f1450, 4, 4;
S_0x13a525770 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a525600;
 .timescale -9 -12;
L_0x13a5f1040 .functor OR 1, L_0x13a5efb80, L_0x13a5f0a70, C4<0>, C4<0>;
L_0x140088958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a49e6d0_0 .net/2u *"_ivl_4", 0 0, L_0x140088958;  1 drivers
v0x13a49bc40_0 .net *"_ivl_6", 2 0, L_0x13a5f10f0;  1 drivers
v0x13a49bcd0_0 .net *"_ivl_8", 2 0, L_0x13a5f11d0;  1 drivers
v0x13a49d1d0_0 .net "out_h", 1 0, L_0x13a5f0e00;  1 drivers
v0x13a49d260_0 .net "out_l", 1 0, L_0x13a5efdf0;  1 drivers
v0x13a4a2630_0 .net "out_vh", 0 0, L_0x13a5f0a70;  1 drivers
v0x13a4a26c0_0 .net "out_vl", 0 0, L_0x13a5efb80;  1 drivers
L_0x13a5f10f0 .concat [ 2 1 0 0], L_0x13a5f0e00, L_0x140088958;
L_0x13a5f11d0 .concat [ 2 1 0 0], L_0x13a5efdf0, L_0x13a5efb80;
L_0x13a5f12f0 .functor MUXZ 3, L_0x13a5f11d0, L_0x13a5f10f0, L_0x13a5f0a70, C4<>;
S_0x13a5258e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a525770;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a3a17a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a3a17e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a4ba080_0 .net "in", 3 0, L_0x13a5f0f60;  1 drivers
v0x13a4ba110_0 .net "out", 1 0, L_0x13a5f0e00;  alias, 1 drivers
v0x13a4bf4e0_0 .net "vld", 0 0, L_0x13a5f0a70;  alias, 1 drivers
L_0x13a5f0430 .part L_0x13a5f0f60, 0, 2;
L_0x13a5f0950 .part L_0x13a5f0f60, 2, 2;
S_0x13a525a50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5258e0;
 .timescale -9 -12;
L_0x13a5f0a70 .functor OR 1, L_0x13a5efff0, L_0x13a5f0550, C4<0>, C4<0>;
L_0x140088910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a4cc0f0_0 .net/2u *"_ivl_4", 0 0, L_0x140088910;  1 drivers
v0x13a4cc180_0 .net *"_ivl_6", 1 0, L_0x13a5e98f0;  1 drivers
v0x13a4cb2b0_0 .net *"_ivl_8", 1 0, L_0x13a5f0ce0;  1 drivers
v0x13a4cb340_0 .net "out_h", 0 0, L_0x13a5f0820;  1 drivers
v0x13a4c0970_0 .net "out_l", 0 0, L_0x13a5f0300;  1 drivers
v0x13a4c0a00_0 .net "out_vh", 0 0, L_0x13a5f0550;  1 drivers
v0x13a4bb4f0_0 .net "out_vl", 0 0, L_0x13a5efff0;  1 drivers
L_0x13a5e98f0 .concat [ 1 1 0 0], L_0x13a5f0820, L_0x140088910;
L_0x13a5f0ce0 .concat [ 1 1 0 0], L_0x13a5f0300, L_0x13a5efff0;
L_0x13a5f0e00 .functor MUXZ 2, L_0x13a5f0ce0, L_0x13a5e98f0, L_0x13a5f0550, C4<>;
S_0x13a525bc0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a525a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a39e980 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a39e9c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a495be0_0 .net "in", 1 0, L_0x13a5f0950;  1 drivers
v0x13a495c70_0 .net "out", 0 0, L_0x13a5f0820;  alias, 1 drivers
v0x13a4e75e0_0 .net "vld", 0 0, L_0x13a5f0550;  alias, 1 drivers
L_0x13a5f05f0 .part L_0x13a5f0950, 1, 1;
L_0x13a5f0780 .part L_0x13a5f0950, 0, 1;
S_0x13a525d30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a525bc0;
 .timescale -9 -12;
L_0x13a5f06d0 .functor NOT 1, L_0x13a5f05f0, C4<0>, C4<0>, C4<0>;
L_0x13a5f0820 .functor AND 1, L_0x13a5f06d0, L_0x13a5f0780, C4<1>, C4<1>;
v0x13a4d5360_0 .net *"_ivl_2", 0 0, L_0x13a5f05f0;  1 drivers
v0x13a4999f0_0 .net *"_ivl_3", 0 0, L_0x13a5f06d0;  1 drivers
v0x13a499a80_0 .net *"_ivl_5", 0 0, L_0x13a5f0780;  1 drivers
L_0x13a5f0550 .reduce/or L_0x13a5f0950;
S_0x13a525ea0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a525bc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a525ea0
v0x13a498fb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a498fb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a498fb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_83.168 ;
    %load/vec4 v0x13a498fb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_83.169, 5;
    %load/vec4 v0x13a498fb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a498fb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_83.168;
T_83.169 ;
    %end;
S_0x13a526010 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a525a50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4dd4a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a4dd4e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a4d3180_0 .net "in", 1 0, L_0x13a5f0430;  1 drivers
v0x13a4d3230_0 .net "out", 0 0, L_0x13a5f0300;  alias, 1 drivers
v0x13a4cc9a0_0 .net "vld", 0 0, L_0x13a5efff0;  alias, 1 drivers
L_0x13a5f00d0 .part L_0x13a5f0430, 1, 1;
L_0x13a5f0260 .part L_0x13a5f0430, 0, 1;
S_0x13a526180 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a526010;
 .timescale -9 -12;
L_0x13a5f01b0 .functor NOT 1, L_0x13a5f00d0, C4<0>, C4<0>, C4<0>;
L_0x13a5f0300 .functor AND 1, L_0x13a5f01b0, L_0x13a5f0260, C4<1>, C4<1>;
v0x13a4db940_0 .net *"_ivl_2", 0 0, L_0x13a5f00d0;  1 drivers
v0x13a4db1e0_0 .net *"_ivl_3", 0 0, L_0x13a5f01b0;  1 drivers
v0x13a4db280_0 .net *"_ivl_5", 0 0, L_0x13a5f0260;  1 drivers
L_0x13a5efff0 .reduce/or L_0x13a5f0430;
S_0x13a5262f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a526010;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5262f0
v0x13a4b77f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a4b77f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4b77f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_84.170 ;
    %load/vec4 v0x13a4b77f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_84.171, 5;
    %load/vec4 v0x13a4b77f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4b77f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_84.170;
T_84.171 ;
    %end;
S_0x13a526460 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5258e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a526460
v0x13a4b8b80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a4b8b80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4b8b80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_85.172 ;
    %load/vec4 v0x13a4b8b80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_85.173, 5;
    %load/vec4 v0x13a4b8b80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4b8b80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_85.172;
T_85.173 ;
    %end;
S_0x13a5265d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a525770;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4bf5c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a4bf600 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a4a3ac0_0 .net "in", 3 0, L_0x13a5eff50;  1 drivers
v0x13a4a3b50_0 .net "out", 1 0, L_0x13a5efdf0;  alias, 1 drivers
v0x13a49e640_0 .net "vld", 0 0, L_0x13a5efb80;  alias, 1 drivers
L_0x13a5ef540 .part L_0x13a5eff50, 0, 2;
L_0x13a5efa60 .part L_0x13a5eff50, 2, 2;
S_0x13a526740 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5265d0;
 .timescale -9 -12;
L_0x13a5efb80 .functor OR 1, L_0x13a5ef100, L_0x13a5ef660, C4<0>, C4<0>;
L_0x1400888c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a4ce3a0_0 .net/2u *"_ivl_4", 0 0, L_0x1400888c8;  1 drivers
v0x13a49a8d0_0 .net *"_ivl_6", 1 0, L_0x13a5efbf0;  1 drivers
v0x13a49a970_0 .net *"_ivl_8", 1 0, L_0x13a5efcd0;  1 drivers
v0x13a4b62f0_0 .net "out_h", 0 0, L_0x13a5ef930;  1 drivers
v0x13a4afaf0_0 .net "out_l", 0 0, L_0x13a5ef410;  1 drivers
v0x13a4afb80_0 .net "out_vh", 0 0, L_0x13a5ef660;  1 drivers
v0x13a4af240_0 .net "out_vl", 0 0, L_0x13a5ef100;  1 drivers
L_0x13a5efbf0 .concat [ 1 1 0 0], L_0x13a5ef930, L_0x1400888c8;
L_0x13a5efcd0 .concat [ 1 1 0 0], L_0x13a5ef410, L_0x13a5ef100;
L_0x13a5efdf0 .functor MUXZ 2, L_0x13a5efcd0, L_0x13a5efbf0, L_0x13a5ef660, C4<>;
S_0x13a5268b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a526740;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4bcb20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a4bcb60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a4c8990_0 .net "in", 1 0, L_0x13a5efa60;  1 drivers
v0x13a4c8a20_0 .net "out", 0 0, L_0x13a5ef930;  alias, 1 drivers
v0x13a4c5f90_0 .net "vld", 0 0, L_0x13a5ef660;  alias, 1 drivers
L_0x13a5ef700 .part L_0x13a5efa60, 1, 1;
L_0x13a5ef890 .part L_0x13a5efa60, 0, 1;
S_0x13a526a20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5268b0;
 .timescale -9 -12;
L_0x13a5ef7e0 .functor NOT 1, L_0x13a5ef700, C4<0>, C4<0>, C4<0>;
L_0x13a5ef930 .functor AND 1, L_0x13a5ef7e0, L_0x13a5ef890, C4<1>, C4<1>;
v0x13a4c49f0_0 .net *"_ivl_2", 0 0, L_0x13a5ef700;  1 drivers
v0x13a4c1fa0_0 .net *"_ivl_3", 0 0, L_0x13a5ef7e0;  1 drivers
v0x13a4c2030_0 .net *"_ivl_5", 0 0, L_0x13a5ef890;  1 drivers
L_0x13a5ef660 .reduce/or L_0x13a5efa60;
S_0x13a526b90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5268b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a526b90
v0x13a4c35c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a4c35c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4c35c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_86.174 ;
    %load/vec4 v0x13a4c35c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_86.175, 5;
    %load/vec4 v0x13a4c35c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4c35c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_86.174;
T_86.175 ;
    %end;
S_0x13a526d00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a526740;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4c6070 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a4c60b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a4cf9b0_0 .net "in", 1 0, L_0x13a5ef540;  1 drivers
v0x13a4cfa40_0 .net "out", 0 0, L_0x13a5ef410;  alias, 1 drivers
v0x13a4ce2d0_0 .net "vld", 0 0, L_0x13a5ef100;  alias, 1 drivers
L_0x13a5ef1e0 .part L_0x13a5ef540, 1, 1;
L_0x13a5ef370 .part L_0x13a5ef540, 0, 1;
S_0x13a526e70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a526d00;
 .timescale -9 -12;
L_0x13a5ef2c0 .functor NOT 1, L_0x13a5ef1e0, C4<0>, C4<0>, C4<0>;
L_0x13a5ef410 .functor AND 1, L_0x13a5ef2c0, L_0x13a5ef370, C4<1>, C4<1>;
v0x13a4d25c0_0 .net *"_ivl_2", 0 0, L_0x13a5ef1e0;  1 drivers
v0x13a4d22a0_0 .net *"_ivl_3", 0 0, L_0x13a5ef2c0;  1 drivers
v0x13a4d2330_0 .net *"_ivl_5", 0 0, L_0x13a5ef370;  1 drivers
L_0x13a5ef100 .reduce/or L_0x13a5ef540;
S_0x13a526fe0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a526d00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a526fe0
v0x13a4d1130_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a4d1130_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4d1130_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_87.176 ;
    %load/vec4 v0x13a4d1130_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_87.177, 5;
    %load/vec4 v0x13a4d1130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4d1130_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_87.176;
T_87.177 ;
    %end;
S_0x13a527150 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5265d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a527150
v0x13a4ae490_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a4ae490_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4ae490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_88.178 ;
    %load/vec4 v0x13a4ae490_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_88.179, 5;
    %load/vec4 v0x13a4ae490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4ae490_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_88.178;
T_88.179 ;
    %end;
S_0x13a5272c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a525600;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5272c0
v0x13a4a11c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a4a11c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4a11c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_89.180 ;
    %load/vec4 v0x13a4a11c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_89.181, 5;
    %load/vec4 v0x13a4a11c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4a11c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_89.180;
T_89.181 ;
    %end;
S_0x13a527430 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a525490;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4a7af0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a4a7b30 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a446680_0 .net "in", 7 0, L_0x13a5ef060;  1 drivers
v0x13a43ada0_0 .net "out", 2 0, L_0x13a5eef00;  alias, 1 drivers
v0x13a43ae30_0 .net "vld", 0 0, L_0x13a5eec50;  alias, 1 drivers
L_0x13a5edc80 .part L_0x13a5ef060, 0, 4;
L_0x13a5eeb70 .part L_0x13a5ef060, 4, 4;
S_0x13a5275a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a527430;
 .timescale -9 -12;
L_0x13a5eec50 .functor OR 1, L_0x13a5ed8b0, L_0x13a5ee7a0, C4<0>, C4<0>;
L_0x140088880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a48cdf0_0 .net/2u *"_ivl_4", 0 0, L_0x140088880;  1 drivers
v0x13a48c210_0 .net *"_ivl_6", 2 0, L_0x13a5eed00;  1 drivers
v0x13a48c2a0_0 .net *"_ivl_8", 2 0, L_0x13a5eede0;  1 drivers
v0x13a4893d0_0 .net "out_h", 1 0, L_0x13a5eea10;  1 drivers
v0x13a489460_0 .net "out_l", 1 0, L_0x13a5edb20;  1 drivers
v0x13a488b80_0 .net "out_vh", 0 0, L_0x13a5ee7a0;  1 drivers
v0x13a488c10_0 .net "out_vl", 0 0, L_0x13a5ed8b0;  1 drivers
L_0x13a5eed00 .concat [ 2 1 0 0], L_0x13a5eea10, L_0x140088880;
L_0x13a5eede0 .concat [ 2 1 0 0], L_0x13a5edb20, L_0x13a5ed8b0;
L_0x13a5eef00 .functor MUXZ 3, L_0x13a5eede0, L_0x13a5eed00, L_0x13a5ee7a0, C4<>;
S_0x13a527710 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5275a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4a7bb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a4a7bf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a4e9ee0_0 .net "in", 3 0, L_0x13a5eeb70;  1 drivers
v0x13a4e9f70_0 .net "out", 1 0, L_0x13a5eea10;  alias, 1 drivers
v0x13a4ef340_0 .net "vld", 0 0, L_0x13a5ee7a0;  alias, 1 drivers
L_0x13a5ee160 .part L_0x13a5eeb70, 0, 2;
L_0x13a5ee680 .part L_0x13a5eeb70, 2, 2;
S_0x13a527880 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a527710;
 .timescale -9 -12;
L_0x13a5ee7a0 .functor OR 1, L_0x13a5edd20, L_0x13a5ee280, C4<0>, C4<0>;
L_0x140088838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a4d9340_0 .net/2u *"_ivl_4", 0 0, L_0x140088838;  1 drivers
v0x13a4d93d0_0 .net *"_ivl_6", 1 0, L_0x13a5ee810;  1 drivers
v0x13a4fb110_0 .net *"_ivl_8", 1 0, L_0x13a5ee8f0;  1 drivers
v0x13a4fb1a0_0 .net "out_h", 0 0, L_0x13a5ee550;  1 drivers
v0x13a4f07d0_0 .net "out_l", 0 0, L_0x13a5ee030;  1 drivers
v0x13a4f0860_0 .net "out_vh", 0 0, L_0x13a5ee280;  1 drivers
v0x13a4eb350_0 .net "out_vl", 0 0, L_0x13a5edd20;  1 drivers
L_0x13a5ee810 .concat [ 1 1 0 0], L_0x13a5ee550, L_0x140088838;
L_0x13a5ee8f0 .concat [ 1 1 0 0], L_0x13a5ee030, L_0x13a5edd20;
L_0x13a5eea10 .functor MUXZ 2, L_0x13a5ee8f0, L_0x13a5ee810, L_0x13a5ee280, C4<>;
S_0x13a5279f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a527880;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4a66c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a4a6700 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a4b41f0_0 .net "in", 1 0, L_0x13a5ee680;  1 drivers
v0x13a4b4280_0 .net "out", 0 0, L_0x13a5ee550;  alias, 1 drivers
v0x13a4b2b00_0 .net "vld", 0 0, L_0x13a5ee280;  alias, 1 drivers
L_0x13a5ee320 .part L_0x13a5ee680, 1, 1;
L_0x13a5ee4b0 .part L_0x13a5ee680, 0, 1;
S_0x13a527b60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5279f0;
 .timescale -9 -12;
L_0x13a5ee400 .functor NOT 1, L_0x13a5ee320, C4<0>, C4<0>, C4<0>;
L_0x13a5ee550 .functor AND 1, L_0x13a5ee400, L_0x13a5ee4b0, C4<1>, C4<1>;
v0x13a4aa6c0_0 .net *"_ivl_2", 0 0, L_0x13a5ee320;  1 drivers
v0x13a4b5670_0 .net *"_ivl_3", 0 0, L_0x13a5ee400;  1 drivers
v0x13a4b5700_0 .net *"_ivl_5", 0 0, L_0x13a5ee4b0;  1 drivers
L_0x13a5ee280 .reduce/or L_0x13a5ee680;
S_0x13a527cd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5279f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a527cd0
v0x13a4b5480_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a4b5480_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4b5480_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_90.182 ;
    %load/vec4 v0x13a4b5480_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_90.183, 5;
    %load/vec4 v0x13a4b5480_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4b5480_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_90.182;
T_90.183 ;
    %end;
S_0x13a527e40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a527880;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4b1420 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a4b1460 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a4e3c70_0 .net "in", 1 0, L_0x13a5ee160;  1 drivers
v0x13a4e3d30_0 .net "out", 0 0, L_0x13a5ee030;  alias, 1 drivers
v0x13a4dab30_0 .net "vld", 0 0, L_0x13a5edd20;  alias, 1 drivers
L_0x13a5ede00 .part L_0x13a5ee160, 1, 1;
L_0x13a5edf90 .part L_0x13a5ee160, 0, 1;
S_0x13a527fb0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a527e40;
 .timescale -9 -12;
L_0x13a5edee0 .functor NOT 1, L_0x13a5ede00, C4<0>, C4<0>, C4<0>;
L_0x13a5ee030 .functor AND 1, L_0x13a5edee0, L_0x13a5edf90, C4<1>, C4<1>;
v0x13a4e56b0_0 .net *"_ivl_2", 0 0, L_0x13a5ede00;  1 drivers
v0x13a4e4f40_0 .net *"_ivl_3", 0 0, L_0x13a5edee0;  1 drivers
v0x13a4e4fe0_0 .net *"_ivl_5", 0 0, L_0x13a5edf90;  1 drivers
L_0x13a5edd20 .reduce/or L_0x13a5ee160;
S_0x13a528120 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a527e40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a528120
v0x13a4e43e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a4e43e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4e43e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_91.184 ;
    %load/vec4 v0x13a4e43e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_91.185, 5;
    %load/vec4 v0x13a4e43e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4e43e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_91.184;
T_91.185 ;
    %end;
S_0x13a528290 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a527710;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a528290
v0x13a4e89e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a4e89e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4e89e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_92.186 ;
    %load/vec4 v0x13a4e89e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_92.187, 5;
    %load/vec4 v0x13a4e89e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4e89e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_92.186;
T_92.187 ;
    %end;
S_0x13a528400 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5275a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4ef420 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a4ef460 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a48ee30_0 .net "in", 3 0, L_0x13a5edc80;  1 drivers
v0x13a48eec0_0 .net "out", 1 0, L_0x13a5edb20;  alias, 1 drivers
v0x13a48cd60_0 .net "vld", 0 0, L_0x13a5ed8b0;  alias, 1 drivers
L_0x13a5ed270 .part L_0x13a5edc80, 0, 2;
L_0x13a5ed790 .part L_0x13a5edc80, 2, 2;
S_0x13a528570 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a528400;
 .timescale -9 -12;
L_0x13a5ed8b0 .functor OR 1, L_0x13a5ece30, L_0x13a5ed390, C4<0>, C4<0>;
L_0x1400887f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a4df140_0 .net/2u *"_ivl_4", 0 0, L_0x1400887f0;  1 drivers
v0x13a4df1d0_0 .net *"_ivl_6", 1 0, L_0x13a5ed920;  1 drivers
v0x13a4ff890_0 .net *"_ivl_8", 1 0, L_0x13a5eda00;  1 drivers
v0x13a4ff920_0 .net "out_h", 0 0, L_0x13a5ed660;  1 drivers
v0x13a4fe1a0_0 .net "out_l", 0 0, L_0x13a5ed140;  1 drivers
v0x13a4fe230_0 .net "out_vh", 0 0, L_0x13a5ed390;  1 drivers
v0x13a4fcac0_0 .net "out_vl", 0 0, L_0x13a5ece30;  1 drivers
L_0x13a5ed920 .concat [ 1 1 0 0], L_0x13a5ed660, L_0x1400887f0;
L_0x13a5eda00 .concat [ 1 1 0 0], L_0x13a5ed140, L_0x13a5ece30;
L_0x13a5edb20 .functor MUXZ 2, L_0x13a5eda00, L_0x13a5ed920, L_0x13a5ed390, C4<>;
S_0x13a5286e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a528570;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4ec980 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a4ec9c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a4f87f0_0 .net "in", 1 0, L_0x13a5ed790;  1 drivers
v0x13a4f8880_0 .net "out", 0 0, L_0x13a5ed660;  alias, 1 drivers
v0x13a4f5df0_0 .net "vld", 0 0, L_0x13a5ed390;  alias, 1 drivers
L_0x13a5ed430 .part L_0x13a5ed790, 1, 1;
L_0x13a5ed5c0 .part L_0x13a5ed790, 0, 1;
S_0x13a528850 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5286e0;
 .timescale -9 -12;
L_0x13a5ed510 .functor NOT 1, L_0x13a5ed430, C4<0>, C4<0>, C4<0>;
L_0x13a5ed660 .functor AND 1, L_0x13a5ed510, L_0x13a5ed5c0, C4<1>, C4<1>;
v0x13a4f4850_0 .net *"_ivl_2", 0 0, L_0x13a5ed430;  1 drivers
v0x13a4f1e00_0 .net *"_ivl_3", 0 0, L_0x13a5ed510;  1 drivers
v0x13a4f1e90_0 .net *"_ivl_5", 0 0, L_0x13a5ed5c0;  1 drivers
L_0x13a5ed390 .reduce/or L_0x13a5ed790;
S_0x13a5289c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5286e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5289c0
v0x13a4f3420_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a4f3420_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4f3420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_93.188 ;
    %load/vec4 v0x13a4f3420_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_93.189, 5;
    %load/vec4 v0x13a4f3420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4f3420_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_93.188;
T_93.189 ;
    %end;
S_0x13a528b30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a528570;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a4f5ed0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a4f5f10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a4e1f10_0 .net "in", 1 0, L_0x13a5ed270;  1 drivers
v0x13a4e1fa0_0 .net "out", 0 0, L_0x13a5ed140;  alias, 1 drivers
v0x13a4e0820_0 .net "vld", 0 0, L_0x13a5ece30;  alias, 1 drivers
L_0x13a5ecf10 .part L_0x13a5ed270, 1, 1;
L_0x13a5ed0a0 .part L_0x13a5ed270, 0, 1;
S_0x13a528ca0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a528b30;
 .timescale -9 -12;
L_0x13a5ecff0 .functor NOT 1, L_0x13a5ecf10, C4<0>, C4<0>, C4<0>;
L_0x13a5ed140 .functor AND 1, L_0x13a5ecff0, L_0x13a5ed0a0, C4<1>, C4<1>;
v0x13a4937b0_0 .net *"_ivl_2", 0 0, L_0x13a5ecf10;  1 drivers
v0x13a4e3390_0 .net *"_ivl_3", 0 0, L_0x13a5ecff0;  1 drivers
v0x13a4e3420_0 .net *"_ivl_5", 0 0, L_0x13a5ed0a0;  1 drivers
L_0x13a5ece30 .reduce/or L_0x13a5ed270;
S_0x13a528e10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a528b30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a528e10
v0x13a4e31a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a4e31a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4e31a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_94.190 ;
    %load/vec4 v0x13a4e31a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_94.191, 5;
    %load/vec4 v0x13a4e31a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4e31a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_94.190;
T_94.191 ;
    %end;
S_0x13a528f80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a528400;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a528f80
v0x13a432c80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a432c80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a432c80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_95.192 ;
    %load/vec4 v0x13a432c80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_95.193, 5;
    %load/vec4 v0x13a432c80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a432c80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_95.192;
T_95.193 ;
    %end;
S_0x13a5290f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a527430;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5290f0
v0x13a4465f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a4465f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a4465f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_96.194 ;
    %load/vec4 v0x13a4465f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_96.195, 5;
    %load/vec4 v0x13a4465f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a4465f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_96.194;
T_96.195 ;
    %end;
S_0x13a529260 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a525320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a529260
v0x13a428c00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x13a428c00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a428c00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_97.196 ;
    %load/vec4 v0x13a428c00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_97.197, 5;
    %load/vec4 v0x13a428c00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a428c00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_97.196;
T_97.197 ;
    %end;
S_0x13a5293d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a4f3950;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5293d0
v0x13a410d10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x13a410d10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a410d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_98.198 ;
    %load/vec4 v0x13a410d10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_98.199, 5;
    %load/vec4 v0x13a410d10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a410d10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_98.198;
T_98.199 ;
    %end;
S_0x13a529540 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x13a4ea4a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a529540
v0x13a40a420_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x13a40a420_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a40a420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_99.200 ;
    %load/vec4 v0x13a40a420_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_99.201, 5;
    %load/vec4 v0x13a40a420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a40a420_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_99.200;
T_99.201 ;
    %end;
S_0x13a5296b0 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x13a2f8df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x13a416330 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1400890a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a41e2d0_0 .net/2u *"_ivl_0", 0 0, L_0x1400890a8;  1 drivers
L_0x1400890f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a4236b0_0 .net/2u *"_ivl_4", 0 0, L_0x1400890f0;  1 drivers
v0x13a423740_0 .net "a", 7 0, L_0x13a5fa7b0;  1 drivers
v0x13a420cb0_0 .net "ain", 8 0, L_0x13a5fa470;  1 drivers
v0x13a420d40_0 .net "b", 7 0, L_0x13a5f9ab0;  1 drivers
v0x13a422250_0 .net "bin", 8 0, L_0x13a5fa590;  1 drivers
v0x13a4222f0_0 .net "c", 8 0, L_0x13a5fa6b0;  alias, 1 drivers
L_0x13a5fa470 .concat [ 8 1 0 0], L_0x13a5fa7b0, L_0x1400890a8;
L_0x13a5fa590 .concat [ 8 1 0 0], L_0x13a5f9ab0, L_0x1400890f0;
S_0x13a529820 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x13a5296b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x13a41f750 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x13a41f6c0_0 .net "a", 8 0, L_0x13a5fa470;  alias, 1 drivers
v0x13a41cce0_0 .net "b", 8 0, L_0x13a5fa590;  alias, 1 drivers
v0x13a41cd90_0 .net "c", 8 0, L_0x13a5fa6b0;  alias, 1 drivers
L_0x13a5fa6b0 .arith/sub 9, L_0x13a5fa470, L_0x13a5fa590;
S_0x13a529990 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x13a2f8df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 5 "r_o";
P_0x13a42fe90 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000101>;
P_0x13a42fed0 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x13a60ce20 .functor NOT 8, L_0x13a60d900, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13a60d1b0 .functor NOT 1, L_0x13a60d110, C4<0>, C4<0>, C4<0>;
L_0x13a60d3e0 .functor OR 1, L_0x13a60d1b0, L_0x13a60d300, C4<0>, C4<0>;
v0x13a42bbd0_0 .net *"_ivl_10", 0 0, L_0x13a60d1b0;  1 drivers
v0x13a42a4a0_0 .net *"_ivl_13", 1 0, L_0x13a60d220;  1 drivers
v0x13a42a530_0 .net *"_ivl_15", 0 0, L_0x13a60d300;  1 drivers
v0x13a48a170_0 .net *"_ivl_17", 0 0, L_0x13a60d3e0;  1 drivers
v0x13a48a200_0 .net *"_ivl_19", 4 0, L_0x13a60d4d0;  1 drivers
L_0x140089b58 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x13a489ab0_0 .net/2u *"_ivl_20", 4 0, L_0x140089b58;  1 drivers
v0x13a489b40_0 .net *"_ivl_22", 4 0, L_0x13a60d5b0;  1 drivers
v0x13a444600_0 .net *"_ivl_25", 4 0, L_0x13a60d6b0;  1 drivers
v0x13a444690_0 .net *"_ivl_5", 0 0, L_0x13a60cf10;  1 drivers
v0x13a443fc0_0 .net *"_ivl_9", 0 0, L_0x13a60d110;  1 drivers
v0x13a443340_0 .net "e_o", 1 0, L_0x13a60c830;  alias, 1 drivers
v0x13a4433d0_0 .net "exp_o", 7 0, L_0x13a60d900;  1 drivers
v0x13a442c80_0 .net "exp_oN", 7 0, L_0x13a60cfb0;  1 drivers
v0x13a442d10_0 .net "exp_oN_tmp", 7 0, L_0x13a60c8d0;  1 drivers
v0x13a47a3d0_0 .net "r_o", 4 0, L_0x13a60d820;  alias, 1 drivers
L_0x13a60c830 .part L_0x13a60d900, 0, 2;
L_0x13a60cf10 .part L_0x13a60d900, 7, 1;
L_0x13a60cfb0 .functor MUXZ 8, L_0x13a60d900, L_0x13a60c8d0, L_0x13a60cf10, C4<>;
L_0x13a60d110 .part L_0x13a60d900, 7, 1;
L_0x13a60d220 .part L_0x13a60cfb0, 0, 2;
L_0x13a60d300 .reduce/or L_0x13a60d220;
L_0x13a60d4d0 .part L_0x13a60cfb0, 2, 5;
L_0x13a60d5b0 .arith/sum 5, L_0x13a60d4d0, L_0x140089b58;
L_0x13a60d6b0 .part L_0x13a60cfb0, 2, 5;
L_0x13a60d820 .functor MUXZ 5, L_0x13a60d6b0, L_0x13a60d5b0, L_0x13a60d3e0, C4<>;
S_0x13a529b00 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x13a529990;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "c";
P_0x13a42e9d0 .param/l "N" 0 4 263, C4<000000000000000000000000000000111>;
L_0x140089b10 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x13a42ea50_0 .net/2u *"_ivl_0", 7 0, L_0x140089b10;  1 drivers
v0x13a42d2a0_0 .net "a", 7 0, L_0x13a60ce20;  1 drivers
v0x13a42d330_0 .net "c", 7 0, L_0x13a60c8d0;  alias, 1 drivers
L_0x13a60c8d0 .arith/sum 8, L_0x13a60ce20, L_0x140089b10;
S_0x13a529c70 .scope function.vec4.s32, "full_nbits_abs" "full_nbits_abs" 3 21, 3 21 0, S_0x13a2eea80;
 .timescale -9 -12;
v0x13a529de0_0 .var "P", 31 0;
; Variable full_nbits_abs is vec4 return value of scope S_0x13a529c70
TD_fault_checker_tb.dut.full_nbits_abs ;
    %load/vec4 v0x13a529de0_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_100.202, 4;
    %load/vec4 v0x13a529de0_0;
    %inv;
    %addi 1, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %ret/vec4 0, 0, 32;  Assign to full_nbits_abs (store_vec4_to_lval)
    %jmp T_100.203;
T_100.202 ;
    %load/vec4 v0x13a529de0_0;
    %ret/vec4 0, 0, 32;  Assign to full_nbits_abs (store_vec4_to_lval)
T_100.203 ;
    %end;
S_0x13a529e70 .scope function.vec4.u32, "get_frac_index" "get_frac_index" 3 95, 3 95 0, S_0x13a2eea80;
 .timescale -9 -12;
v0x13a508a80_0 .var "P", 31 0;
v0x13a5071c0_0 .var/i "count", 31 0;
v0x13a507250_0 .var/i "es", 31 0;
; Variable get_frac_index is vec4 return value of scope S_0x13a529e70
v0x13a506b90_0 .var/i "j", 31 0;
v0x13a512620_0 .var/i "nbits", 31 0;
v0x13a5126b0_0 .var/i "num", 31 0;
v0x13a5123a0_0 .var "regime_sign", 0 0;
TD_fault_checker_tb.dut.get_frac_index ;
    %load/vec4 v0x13a512620_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_101.204, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_101.205;
T_101.204 ;
    %load/vec4 v0x13a508a80_0;
    %load/vec4 v0x13a512620_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x13a5123a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13a5071c0_0, 0, 32;
    %load/vec4 v0x13a512620_0;
    %subi 2, 0, 32;
    %store/vec4 v0x13a506b90_0, 0, 32;
T_101.206 ;
    %load/vec4 v0x13a506b90_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_101.207, 5;
    %load/vec4 v0x13a508a80_0;
    %load/vec4 v0x13a506b90_0;
    %part/s 1;
    %load/vec4 v0x13a5123a0_0;
    %cmp/e;
    %jmp/0xz  T_101.208, 4;
    %load/vec4 v0x13a5071c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13a5071c0_0, 0, 32;
    %jmp T_101.209;
T_101.208 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x13a506b90_0, 0, 32;
T_101.209 ;
    %load/vec4 v0x13a506b90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a506b90_0, 0, 32;
    %jmp T_101.206;
T_101.207 ;
    %load/vec4 v0x13a512620_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x13a5071c0_0;
    %add;
    %load/vec4 v0x13a507250_0;
    %add;
    %cmp/s;
    %jmp/0xz  T_101.210, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_101.211;
T_101.210 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x13a5071c0_0;
    %add;
    %load/vec4 v0x13a507250_0;
    %add;
    %load/vec4 v0x13a5126b0_0;
    %subi 1, 0, 32;
    %add;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
T_101.211 ;
T_101.205 ;
    %end;
S_0x13a529fe0 .scope function.vec4.s7, "get_scale" "get_scale" 3 63, 3 63 0, S_0x13a2eea80;
 .timescale -9 -12;
v0x13a512430_0 .var "P_in", 31 0;
v0x13a5111a0_0 .var "X", 31 0;
v0x13a511230_0 .var/i "current_nbits", 31 0;
v0x13a50fab0_0 .var "exponent", 1 0;
v0x13a50fb40_0 .var/i "full_nbits", 31 0;
; Variable get_scale is vec4 return value of scope S_0x13a529fe0
v0x13a50e460_0 .var/i "k", 31 0;
v0x13a504b10_0 .var "low_part", 29 0;
v0x13a504ba0_0 .var "low_part_shifted", 31 0;
v0x13a52a1d0_0 .var "mask", 31 0;
v0x13a52a260_0 .var "rc", 0 0;
v0x13a52a2f0_0 .var/i "regime", 31 0;
v0x13a52a380_0 .var "xin", 31 0;
v0x13a52a410_0 .var "xin_r", 31 0;
v0x13a52a4a0_0 .var "xin_tmp", 31 0;
TD_fault_checker_tb.dut.get_scale ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x13a511230_0;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %store/vec4 v0x13a52a1d0_0, 0, 32;
    %load/vec4 v0x13a512430_0;
    %load/vec4 v0x13a52a1d0_0;
    %and;
    %store/vec4 v0x13a52a380_0, 0, 32;
    %load/vec4 v0x13a52a380_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_102.212, 4;
    %pushi/vec4 0, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
    %jmp T_102.213;
T_102.212 ;
    %load/vec4 v0x13a52a380_0;
    %load/vec4 v0x13a511230_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x13a52a260_0, 0, 1;
    %load/vec4 v0x13a52a260_0;
    %flag_set/vec4 8;
    %jmp/0 T_102.214, 8;
    %load/vec4 v0x13a52a380_0;
    %inv;
    %load/vec4 v0x13a52a1d0_0;
    %and;
    %jmp/1 T_102.215, 8;
T_102.214 ; End of true expr.
    %load/vec4 v0x13a52a380_0;
    %jmp/0 T_102.215, 8;
 ; End of false expr.
    %blend;
T_102.215;
    %store/vec4 v0x13a52a410_0, 0, 32;
    %load/vec4 v0x13a52a410_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x13a511230_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x13a52a260_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x13a5111a0_0, 0, 32;
    %load/vec4 v0x13a5111a0_0;
    %load/vec4 v0x13a511230_0;
    %store/vec4 v0x13a2f8c00_0, 0, 32;
    %store/vec4 v0x13a2f61e0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.count_leading_zeros, S_0x13a2f3dd0;
    %store/vec4 v0x13a50e460_0, 0, 32;
    %load/vec4 v0x13a52a260_0;
    %flag_set/vec4 8;
    %jmp/0 T_102.216, 8;
    %load/vec4 v0x13a50e460_0;
    %subi 1, 0, 32;
    %jmp/1 T_102.217, 8;
T_102.216 ; End of true expr.
    %load/vec4 v0x13a50e460_0;
    %jmp/0 T_102.217, 8;
 ; End of false expr.
    %blend;
T_102.217;
    %store/vec4 v0x13a52a2f0_0, 0, 32;
    %load/vec4 v0x13a511230_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_102.218, 5;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x13a504b10_0, 0, 30;
    %jmp T_102.219;
T_102.218 ;
    %load/vec4 v0x13a52a380_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x13a511230_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %pad/u 30;
    %store/vec4 v0x13a504b10_0, 0, 30;
T_102.219 ;
    %load/vec4 v0x13a504b10_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x13a504ba0_0, 0, 32;
    %load/vec4 v0x13a504ba0_0;
    %load/vec4 v0x13a50e460_0;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x13a52a1d0_0;
    %and;
    %store/vec4 v0x13a52a4a0_0, 0, 32;
    %load/vec4 v0x13a52a4a0_0;
    %load/vec4 v0x13a511230_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 3, 0, 32;
    %and;
    %pad/u 2;
    %store/vec4 v0x13a50fab0_0, 0, 2;
    %load/vec4 v0x13a52a2f0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x13a50fab0_0;
    %pad/u 32;
    %or;
    %pad/u 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
T_102.213 ;
    %end;
S_0x13a52a530 .scope function.vec4.s1, "posit_trunc_check" "posit_trunc_check" 3 122, 3 122 0, S_0x13a2eea80;
 .timescale -9 -12;
v0x13a52a6f0_0 .var "PA", 31 0;
v0x13a52a780_0 .var "PB", 31 0;
v0x13a52a810_0 .var/i "current_nbits", 31 0;
v0x13a52a8a0_0 .var/i "es", 31 0;
v0x13a52a930_0 .var/i "frac_indexA", 31 0;
v0x13a52aa00_0 .var/i "frac_indexB", 31 0;
v0x13a52aaa0_0 .var/i "frac_size", 31 0;
; Variable posit_trunc_check is vec4 return value of scope S_0x13a52a530
TD_fault_checker_tb.dut.posit_trunc_check ;
    %load/vec4 v0x13a52a6f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_103.222, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x13a52a780_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_103.222;
    %jmp/0xz  T_103.220, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_103.221;
T_103.220 ;
    %load/vec4 v0x13a52a6f0_0;
    %load/vec4 v0x13a52a810_0;
    %load/vec4 v0x13a52a8a0_0;
    %load/vec4 v0x13a52aaa0_0;
    %store/vec4 v0x13a5126b0_0, 0, 32;
    %store/vec4 v0x13a507250_0, 0, 32;
    %store/vec4 v0x13a512620_0, 0, 32;
    %store/vec4 v0x13a508a80_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x13a529e70;
    %store/vec4 v0x13a52a930_0, 0, 32;
    %load/vec4 v0x13a52a780_0;
    %load/vec4 v0x13a52a810_0;
    %load/vec4 v0x13a52a8a0_0;
    %load/vec4 v0x13a52aaa0_0;
    %store/vec4 v0x13a5126b0_0, 0, 32;
    %store/vec4 v0x13a507250_0, 0, 32;
    %store/vec4 v0x13a512620_0, 0, 32;
    %store/vec4 v0x13a508a80_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x13a529e70;
    %store/vec4 v0x13a52aa00_0, 0, 32;
    %load/vec4 v0x13a52a930_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_103.225, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x13a52a930_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_103.225;
    %jmp/1 T_103.224, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x13a52aa00_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_103.224;
    %flag_get/vec4 5;
    %jmp/1 T_103.223, 5;
    %load/vec4 v0x13a52aa00_0;
    %pushi/vec4 4294967295, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_103.223;
    %nor/r;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
T_103.221 ;
    %end;
S_0x13a52abf0 .scope module, "punt_adder" "posit_add" 3 154, 4 2 0, S_0x13a2eea80;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x13a52adb0 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000101>;
P_0x13a52adf0 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0x13a52ae30 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x13a611990 .functor BUFZ 1, L_0x13a63eaf0, C4<0>, C4<0>, C4<0>;
L_0x13a611f30 .functor NOT 1, L_0x13a611be0, C4<0>, C4<0>, C4<0>;
L_0x13a611fe0 .functor AND 1, L_0x13a611e90, L_0x13a611f30, C4<1>, C4<1>;
L_0x13a6121d0 .functor NOT 1, L_0x13a611d60, C4<0>, C4<0>, C4<0>;
L_0x13a612260 .functor AND 1, L_0x13a6120d0, L_0x13a6121d0, C4<1>, C4<1>;
L_0x13a612440 .functor OR 1, L_0x13a6123a0, L_0x13a611be0, C4<0>, C4<0>;
L_0x13a6124f0 .functor NOT 1, L_0x13a612440, C4<0>, C4<0>, C4<0>;
L_0x13a6126f0 .functor OR 1, L_0x13a6125e0, L_0x13a611d60, C4<0>, C4<0>;
L_0x13a612780 .functor NOT 1, L_0x13a6126f0, C4<0>, C4<0>, C4<0>;
L_0x13a612880 .functor OR 1, L_0x13a611fe0, L_0x13a612260, C4<0>, C4<0>;
L_0x13a612970 .functor AND 1, L_0x13a6124f0, L_0x13a612780, C4<1>, C4<1>;
L_0x13a62b0a0 .functor XNOR 1, L_0x13a611a00, L_0x13a611aa0, C4<0>, C4<0>;
L_0x13a62cdf0 .functor BUFZ 5, L_0x13a62cb00, C4<00000>, C4<00000>, C4<00000>;
L_0x13a62ebc0 .functor OR 1, L_0x13a62ccc0, L_0x13a62ed00, C4<0>, C4<0>;
L_0x13a63d300 .functor OR 1, L_0x13a63d1c0, L_0x13a63d5c0, C4<0>, C4<0>;
L_0x13a62cee0 .functor AND 1, L_0x13a63ae60, L_0x13a63d300, C4<1>, C4<1>;
L_0x13a63d760 .functor AND 1, L_0x13a63adc0, L_0x13a63ae60, C4<1>, C4<1>;
L_0x13a63d8a0 .functor OR 1, L_0x13a63d1c0, L_0x13a63d5c0, C4<0>, C4<0>;
L_0x13a63d660 .functor NOT 1, L_0x13a63d8a0, C4<0>, C4<0>, C4<0>;
L_0x13a63d9f0 .functor AND 1, L_0x13a63d760, L_0x13a63d660, C4<1>, C4<1>;
L_0x13a63da80 .functor OR 1, L_0x13a62cee0, L_0x13a63d9f0, C4<0>, C4<0>;
L_0x13a63e8f0 .functor OR 1, L_0x13a612880, L_0x13a612970, C4<0>, C4<0>;
L_0x13a63ea00 .functor NOT 1, L_0x13a63e960, C4<0>, C4<0>, C4<0>;
L_0x13a63eb70 .functor OR 1, L_0x13a63e8f0, L_0x13a63ea00, C4<0>, C4<0>;
L_0x13a63f0a0 .functor BUFZ 1, L_0x13a611990, C4<0>, C4<0>, C4<0>;
v0x13a5947c0_0 .net "DSR_e_diff", 4 0, L_0x13a62cdf0;  1 drivers
v0x13a594870_0 .net "DSR_left_out", 31 0, L_0x13a63a160;  1 drivers
v0x13a594910_0 .net "DSR_left_out_t", 31 0, L_0x13a639f30;  1 drivers
v0x13a5949e0_0 .net "DSR_right_in", 31 0, L_0x13a610960;  1 drivers
v0x13a594a90_0 .net "DSR_right_out", 31 0, L_0x13a62e250;  1 drivers
v0x13a594be0_0 .net "G", 0 0, L_0x13a63ae60;  1 drivers
v0x13a594c70_0 .net "L", 0 0, L_0x13a63adc0;  1 drivers
v0x13a594d00_0 .net "LOD_in", 31 0, L_0x13a62eef0;  1 drivers
v0x13a594da0_0 .net "R", 0 0, L_0x13a63d1c0;  1 drivers
v0x13a594eb0_0 .net "St", 0 0, L_0x13a63d5c0;  1 drivers
v0x13a594f40_0 .net *"_ivl_10", 30 0, L_0x13a611b40;  1 drivers
v0x13a594ff0_0 .net *"_ivl_100", 0 0, L_0x13a62c890;  1 drivers
L_0x14008b0b8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x13a595090_0 .net/2u *"_ivl_101", 4 0, L_0x14008b0b8;  1 drivers
v0x13a595140_0 .net *"_ivl_104", 4 0, L_0x13a62cc20;  1 drivers
v0x13a5951f0_0 .net *"_ivl_112", 0 0, L_0x13a62ccc0;  1 drivers
v0x13a5952a0_0 .net *"_ivl_114", 0 0, L_0x13a62ed00;  1 drivers
v0x13a595350_0 .net *"_ivl_115", 0 0, L_0x13a62ebc0;  1 drivers
v0x13a5954e0_0 .net *"_ivl_118", 30 0, L_0x13a62ec30;  1 drivers
v0x13a595570_0 .net *"_ivl_124", 0 0, L_0x13a63a0c0;  1 drivers
v0x13a595620_0 .net *"_ivl_126", 30 0, L_0x13a62ef90;  1 drivers
L_0x14008b928 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5956d0_0 .net/2u *"_ivl_127", 0 0, L_0x14008b928;  1 drivers
v0x13a595780_0 .net *"_ivl_129", 31 0, L_0x13a63a2d0;  1 drivers
L_0x14008ba00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13a595830_0 .net/2u *"_ivl_135", 2 0, L_0x14008ba00;  1 drivers
v0x13a5958e0_0 .net *"_ivl_14", 30 0, L_0x13a611cc0;  1 drivers
L_0x14008bc88 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a595990_0 .net/2u *"_ivl_143", 31 0, L_0x14008bc88;  1 drivers
v0x13a595a40_0 .net *"_ivl_154", 33 0, L_0x13a63d260;  1 drivers
v0x13a595af0_0 .net *"_ivl_157", 0 0, L_0x13a63d300;  1 drivers
v0x13a595ba0_0 .net *"_ivl_159", 0 0, L_0x13a62cee0;  1 drivers
v0x13a595c50_0 .net *"_ivl_161", 0 0, L_0x13a63d760;  1 drivers
v0x13a595d00_0 .net *"_ivl_163", 0 0, L_0x13a63d8a0;  1 drivers
v0x13a595db0_0 .net *"_ivl_165", 0 0, L_0x13a63d660;  1 drivers
v0x13a595e60_0 .net *"_ivl_167", 0 0, L_0x13a63d9f0;  1 drivers
L_0x14008bcd0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a595f10_0 .net/2u *"_ivl_171", 30 0, L_0x14008bcd0;  1 drivers
v0x13a595400_0 .net *"_ivl_177", 31 0, L_0x13a63e120;  1 drivers
v0x13a5961a0_0 .net *"_ivl_18", 0 0, L_0x13a611e90;  1 drivers
L_0x14008bda8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a596230_0 .net *"_ivl_180", 26 0, L_0x14008bda8;  1 drivers
L_0x14008bdf0 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x13a5962d0_0 .net/2u *"_ivl_181", 31 0, L_0x14008bdf0;  1 drivers
v0x13a596380_0 .net *"_ivl_183", 0 0, L_0x13a63dce0;  1 drivers
v0x13a596420_0 .net *"_ivl_186", 31 0, L_0x13a63de00;  1 drivers
v0x13a5964d0_0 .net *"_ivl_188", 31 0, L_0x13a63e1c0;  1 drivers
v0x13a596580_0 .net *"_ivl_19", 0 0, L_0x13a611f30;  1 drivers
L_0x14008be38 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a596630_0 .net *"_ivl_191", 31 0, L_0x14008be38;  1 drivers
v0x13a5966e0_0 .net *"_ivl_194", 31 0, L_0x13a63e430;  1 drivers
v0x13a596790_0 .net *"_ivl_197", 0 0, L_0x13a63e8f0;  1 drivers
v0x13a596840_0 .net *"_ivl_200", 0 0, L_0x13a63e960;  1 drivers
v0x13a5968f0_0 .net *"_ivl_201", 0 0, L_0x13a63ea00;  1 drivers
v0x13a5969a0_0 .net *"_ivl_203", 0 0, L_0x13a63eb70;  1 drivers
L_0x14008be80 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a596a50_0 .net/2u *"_ivl_205", 30 0, L_0x14008be80;  1 drivers
v0x13a596b00_0 .net *"_ivl_207", 31 0, L_0x13a63ebe0;  1 drivers
v0x13a596bb0_0 .net *"_ivl_210", 30 0, L_0x13a63e6d0;  1 drivers
v0x13a596c60_0 .net *"_ivl_211", 31 0, L_0x13a63e770;  1 drivers
v0x13a596d10_0 .net *"_ivl_24", 0 0, L_0x13a6120d0;  1 drivers
v0x13a596dc0_0 .net *"_ivl_25", 0 0, L_0x13a6121d0;  1 drivers
v0x13a596e70_0 .net *"_ivl_30", 0 0, L_0x13a6123a0;  1 drivers
v0x13a596f20_0 .net *"_ivl_31", 0 0, L_0x13a612440;  1 drivers
v0x13a596fd0_0 .net *"_ivl_36", 0 0, L_0x13a6125e0;  1 drivers
v0x13a597080_0 .net *"_ivl_37", 0 0, L_0x13a6126f0;  1 drivers
L_0x14008a068 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a597130_0 .net *"_ivl_45", 31 0, L_0x14008a068;  1 drivers
v0x13a5971e0_0 .net *"_ivl_48", 31 0, L_0x13a612ac0;  1 drivers
L_0x14008a0b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a597290_0 .net *"_ivl_51", 31 0, L_0x14008a0b0;  1 drivers
v0x13a597340_0 .net *"_ivl_54", 31 0, L_0x13a612ce0;  1 drivers
v0x13a5973f0_0 .net *"_ivl_62", 30 0, L_0x13a62ac90;  1 drivers
v0x13a5974a0_0 .net *"_ivl_64", 30 0, L_0x13a62ad30;  1 drivers
v0x13a597550_0 .net *"_ivl_65", 0 0, L_0x13a62abf0;  1 drivers
L_0x14008ade8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13a5975f0_0 .net/2u *"_ivl_67", 0 0, L_0x14008ade8;  1 drivers
L_0x14008ae30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a595fc0_0 .net/2u *"_ivl_69", 0 0, L_0x14008ae30;  1 drivers
v0x13a596070_0 .net *"_ivl_98", 2 0, L_0x13a62c9e0;  1 drivers
v0x13a597680_0 .net "add_m", 32 0, L_0x13a62e940;  1 drivers
v0x13a597710_0 .net "add_m_in1", 31 0, L_0x13a611170;  1 drivers
v0x13a5977a0_0 .net "diff", 8 0, L_0x13a62c6b0;  1 drivers
v0x13a597830_0 .net "done", 0 0, L_0x13a63f0a0;  1 drivers
v0x13a5978c0_0 .net "e1", 1 0, L_0x13a61ea50;  1 drivers
v0x13a597950_0 .net "e2", 1 0, L_0x13a62a760;  1 drivers
v0x13a5979e0_0 .net "e_o", 1 0, L_0x13a63a9d0;  1 drivers
v0x13a597a70_0 .net "exp_diff", 4 0, L_0x13a62cb00;  1 drivers
v0x13a597b00_0 .net "in1", 31 0, v0x13a5de190_0;  alias, 1 drivers
v0x13a597bb0_0 .net "in1_gt_in2", 0 0, L_0x13a62af00;  1 drivers
v0x13a597c40_0 .net "in2", 31 0, v0x13a5de240_0;  alias, 1 drivers
v0x13a597d00_0 .net "inf", 0 0, L_0x13a612880;  alias, 1 drivers
v0x13a597d90_0 .net "inf1", 0 0, L_0x13a611fe0;  1 drivers
v0x13a597e30_0 .net "inf2", 0 0, L_0x13a612260;  1 drivers
v0x13a597ed0_0 .net "le", 1 0, L_0x13a62b700;  1 drivers
v0x13a597f80_0 .net "le_o", 8 0, L_0x13a63ab60;  1 drivers
v0x13a598040_0 .net "le_o_tmp", 8 0, L_0x13a63a730;  1 drivers
v0x13a5980d0_0 .net "left_shift", 4 0, L_0x13a6389e0;  1 drivers
v0x13a598170_0 .net "lm", 30 0, L_0x13a62ba10;  1 drivers
v0x13a598220_0 .net "lr", 4 0, L_0x13a62b440;  1 drivers
v0x13a5982e0_0 .net "lr_N", 5 0, L_0x13a62be70;  1 drivers
v0x13a598390_0 .net "lrc", 0 0, L_0x13a62b250;  1 drivers
v0x13a598440_0 .net "ls", 0 0, L_0x13a62ae50;  1 drivers
v0x13a5984d0_0 .net "m1", 30 0, L_0x13a62a9b0;  1 drivers
v0x13a598570_0 .net "m2", 30 0, L_0x13a62aad0;  1 drivers
v0x13a598620_0 .net "mant1", 29 0, L_0x13a61eb80;  1 drivers
v0x13a5986e0_0 .net "mant2", 29 0, L_0x13a62a890;  1 drivers
v0x13a598790_0 .net "mant_ovf", 1 0, L_0x13a62eb20;  1 drivers
v0x13a598830_0 .net "op", 0 0, L_0x13a62b0a0;  1 drivers
v0x13a5988e0_0 .net "out", 31 0, L_0x13a63ef80;  alias, 1 drivers
v0x13a598980_0 .net "r_o", 4 0, L_0x13a63ba00;  1 drivers
v0x13a598a60_0 .net "rc1", 0 0, L_0x13a612fc0;  1 drivers
v0x13a598af0_0 .net "rc2", 0 0, L_0x13a61ed10;  1 drivers
v0x13a598ba0_0 .net "regime1", 4 0, L_0x13a61d210;  1 drivers
v0x13a598c50_0 .net "regime2", 4 0, L_0x13a628f20;  1 drivers
v0x13a598d00_0 .net "rnd_ulp", 31 0, L_0x13a63d950;  1 drivers
v0x13a598db0_0 .net "s1", 0 0, L_0x13a611a00;  1 drivers
v0x13a598e40_0 .net "s2", 0 0, L_0x13a611aa0;  1 drivers
v0x13a598ed0_0 .net "se", 1 0, L_0x13a62b4e0;  1 drivers
v0x13a598f80_0 .net "sm", 30 0, L_0x13a62b7a0;  1 drivers
v0x13a599030_0 .net "sr", 4 0, L_0x13a62b2f0;  1 drivers
v0x13a5990f0_0 .net "sr_N", 5 0, L_0x13a62c310;  1 drivers
v0x13a5991a0_0 .net "src", 0 0, L_0x13a62afa0;  1 drivers
v0x13a599250_0 .net "start", 0 0, L_0x13a63eaf0;  1 drivers
v0x13a5992e0_0 .net "start0", 0 0, L_0x13a611990;  1 drivers
v0x13a599370_0 .net "tmp1_o", 98 0, L_0x13a63cff0;  1 drivers
v0x13a599430_0 .net "tmp1_oN", 31 0, L_0x13a63e510;  1 drivers
v0x13a5994d0_0 .net "tmp1_o_rnd", 31 0, L_0x13a63e630;  1 drivers
v0x13a599580_0 .net "tmp1_o_rnd_ulp", 32 0, L_0x13a63df40;  1 drivers
v0x13a599660_0 .net "tmp_o", 66 0, L_0x13a611730;  1 drivers
v0x13a599710_0 .net "ulp", 0 0, L_0x13a63da80;  1 drivers
v0x13a5997b0_0 .net "xin1", 31 0, L_0x13a612bc0;  1 drivers
v0x13a599850_0 .net "xin2", 31 0, L_0x13a612de0;  1 drivers
v0x13a599900_0 .net "zero", 0 0, L_0x13a612970;  alias, 1 drivers
v0x13a599990_0 .net "zero1", 0 0, L_0x13a6124f0;  1 drivers
v0x13a599a30_0 .net "zero2", 0 0, L_0x13a612780;  1 drivers
v0x13a599ad0_0 .net "zero_tmp1", 0 0, L_0x13a611be0;  1 drivers
v0x13a599b70_0 .net "zero_tmp2", 0 0, L_0x13a611d60;  1 drivers
L_0x13a611290 .part L_0x13a63ab60, 7, 1;
L_0x13a611690 .part L_0x13a63ab60, 7, 1;
L_0x13a6115d0 .part L_0x13a63a160, 0, 31;
L_0x13a611a00 .part v0x13a5de190_0, 31, 1;
L_0x13a611aa0 .part v0x13a5de240_0, 31, 1;
L_0x13a611b40 .part v0x13a5de190_0, 0, 31;
L_0x13a611be0 .reduce/or L_0x13a611b40;
L_0x13a611cc0 .part v0x13a5de240_0, 0, 31;
L_0x13a611d60 .reduce/or L_0x13a611cc0;
L_0x13a611e90 .part v0x13a5de190_0, 31, 1;
L_0x13a6120d0 .part v0x13a5de240_0, 31, 1;
L_0x13a6123a0 .part v0x13a5de190_0, 31, 1;
L_0x13a6125e0 .part v0x13a5de240_0, 31, 1;
L_0x13a612ac0 .arith/sub 32, L_0x14008a068, v0x13a5de190_0;
L_0x13a612bc0 .functor MUXZ 32, v0x13a5de190_0, L_0x13a612ac0, L_0x13a611a00, C4<>;
L_0x13a612ce0 .arith/sub 32, L_0x14008a0b0, v0x13a5de240_0;
L_0x13a612de0 .functor MUXZ 32, v0x13a5de240_0, L_0x13a612ce0, L_0x13a611aa0, C4<>;
L_0x13a62a9b0 .concat [ 30 1 0 0], L_0x13a61eb80, L_0x13a611be0;
L_0x13a62aad0 .concat [ 30 1 0 0], L_0x13a62a890, L_0x13a611d60;
L_0x13a62ac90 .part L_0x13a612bc0, 0, 31;
L_0x13a62ad30 .part L_0x13a612de0, 0, 31;
L_0x13a62abf0 .cmp/ge 31, L_0x13a62ac90, L_0x13a62ad30;
L_0x13a62af00 .functor MUXZ 1, L_0x14008ae30, L_0x14008ade8, L_0x13a62abf0, C4<>;
L_0x13a62ae50 .functor MUXZ 1, L_0x13a611aa0, L_0x13a611a00, L_0x13a62af00, C4<>;
L_0x13a62b250 .functor MUXZ 1, L_0x13a61ed10, L_0x13a612fc0, L_0x13a62af00, C4<>;
L_0x13a62afa0 .functor MUXZ 1, L_0x13a612fc0, L_0x13a61ed10, L_0x13a62af00, C4<>;
L_0x13a62b440 .functor MUXZ 5, L_0x13a628f20, L_0x13a61d210, L_0x13a62af00, C4<>;
L_0x13a62b2f0 .functor MUXZ 5, L_0x13a61d210, L_0x13a628f20, L_0x13a62af00, C4<>;
L_0x13a62b700 .functor MUXZ 2, L_0x13a62a760, L_0x13a61ea50, L_0x13a62af00, C4<>;
L_0x13a62b4e0 .functor MUXZ 2, L_0x13a61ea50, L_0x13a62a760, L_0x13a62af00, C4<>;
L_0x13a62ba10 .functor MUXZ 31, L_0x13a62aad0, L_0x13a62a9b0, L_0x13a62af00, C4<>;
L_0x13a62b7a0 .functor MUXZ 31, L_0x13a62a9b0, L_0x13a62aad0, L_0x13a62af00, C4<>;
L_0x13a62c7b0 .concat [ 2 6 0 0], L_0x13a62b700, L_0x13a62be70;
L_0x13a62bab0 .concat [ 2 6 0 0], L_0x13a62b4e0, L_0x13a62c310;
L_0x13a62c9e0 .part L_0x13a62c6b0, 5, 3;
L_0x13a62c890 .reduce/or L_0x13a62c9e0;
L_0x13a62cc20 .part L_0x13a62c6b0, 0, 5;
L_0x13a62cb00 .functor MUXZ 5, L_0x13a62cc20, L_0x14008b0b8, L_0x13a62c890, C4<>;
L_0x13a62eb20 .part L_0x13a62e940, 31, 2;
L_0x13a62ccc0 .part L_0x13a62e940, 32, 1;
L_0x13a62ed00 .part L_0x13a62e940, 31, 1;
L_0x13a62ec30 .part L_0x13a62e940, 0, 31;
L_0x13a62eef0 .concat [ 31 1 0 0], L_0x13a62ec30, L_0x13a62ebc0;
L_0x13a63a020 .part L_0x13a62e940, 1, 32;
L_0x13a63a0c0 .part L_0x13a639f30, 31, 1;
L_0x13a62ef90 .part L_0x13a639f30, 0, 31;
L_0x13a63a2d0 .concat [ 1 31 0 0], L_0x14008b928, L_0x13a62ef90;
L_0x13a63a160 .functor MUXZ 32, L_0x13a63a2d0, L_0x13a639f30, L_0x13a63a0c0, C4<>;
L_0x13a63a8b0 .concat [ 2 6 0 0], L_0x13a62b700, L_0x13a62be70;
L_0x13a63a370 .concat [ 5 3 0 0], L_0x13a6389e0, L_0x14008ba00;
L_0x13a63ace0 .part L_0x13a62eb20, 1, 1;
L_0x13a63bae0 .part L_0x13a63ab60, 0, 8;
L_0x13a63d0a0 .concat [ 32 67 0 0], L_0x14008bc88, L_0x13a611730;
L_0x13a63adc0 .part L_0x13a63cff0, 36, 1;
L_0x13a63ae60 .part L_0x13a63cff0, 35, 1;
L_0x13a63d1c0 .part L_0x13a63cff0, 34, 1;
L_0x13a63d260 .part L_0x13a63cff0, 0, 34;
L_0x13a63d5c0 .reduce/or L_0x13a63d260;
L_0x13a63d950 .concat [ 1 31 0 0], L_0x13a63da80, L_0x14008bcd0;
L_0x13a63e040 .part L_0x13a63cff0, 35, 32;
L_0x13a63e120 .concat [ 5 27 0 0], L_0x13a63ba00, L_0x14008bda8;
L_0x13a63dce0 .cmp/gt 32, L_0x14008bdf0, L_0x13a63e120;
L_0x13a63de00 .part L_0x13a63df40, 0, 32;
L_0x13a63e1c0 .part L_0x13a63cff0, 35, 32;
L_0x13a63e630 .functor MUXZ 32, L_0x13a63e1c0, L_0x13a63de00, L_0x13a63dce0, C4<>;
L_0x13a63e430 .arith/sub 32, L_0x14008be38, L_0x13a63e630;
L_0x13a63e510 .functor MUXZ 32, L_0x13a63e630, L_0x13a63e430, L_0x13a62ae50, C4<>;
L_0x13a63e960 .part L_0x13a63a160, 31, 1;
L_0x13a63ebe0 .concat [ 31 1 0 0], L_0x14008be80, L_0x13a612880;
L_0x13a63e6d0 .part L_0x13a63e510, 1, 31;
L_0x13a63e770 .concat [ 31 1 0 0], L_0x13a63e6d0, L_0x13a62ae50;
L_0x13a63ef80 .functor MUXZ 32, L_0x13a63e770, L_0x13a63ebe0, L_0x13a63eb70, C4<>;
S_0x13a52b0e0 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x13a52abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x13a52aeb0 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x13a52aef0 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x13a639f30 .functor BUFZ 32, L_0x13a6399a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14008b8e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a52c900_0 .net *"_ivl_11", 0 0, L_0x14008b8e0;  1 drivers
v0x13a52c9c0_0 .net *"_ivl_6", 0 0, L_0x13a639ac0;  1 drivers
v0x13a52ca70_0 .net *"_ivl_7", 31 0, L_0x13a639c30;  1 drivers
v0x13a52cb30_0 .net *"_ivl_9", 30 0, L_0x13a639b90;  1 drivers
v0x13a52cbe0_0 .net "a", 31 0, L_0x13a63a020;  1 drivers
v0x13a52ccd0_0 .net "b", 4 0, L_0x13a6389e0;  alias, 1 drivers
v0x13a52cd80_0 .net "c", 31 0, L_0x13a639f30;  alias, 1 drivers
v0x13a52ce30 .array "tmp", 0 4;
v0x13a52ce30_0 .net v0x13a52ce30 0, 31 0, L_0x13a639dd0; 1 drivers
v0x13a52ce30_1 .net v0x13a52ce30 1, 31 0, L_0x13a638da0; 1 drivers
v0x13a52ce30_2 .net v0x13a52ce30 2, 31 0, L_0x13a6391a0; 1 drivers
v0x13a52ce30_3 .net v0x13a52ce30 3, 31 0, L_0x13a639560; 1 drivers
v0x13a52ce30_4 .net v0x13a52ce30 4, 31 0, L_0x13a6399a0; 1 drivers
L_0x13a638b80 .part L_0x13a6389e0, 1, 1;
L_0x13a638f00 .part L_0x13a6389e0, 2, 1;
L_0x13a6392c0 .part L_0x13a6389e0, 3, 1;
L_0x13a639680 .part L_0x13a6389e0, 4, 1;
L_0x13a639ac0 .part L_0x13a6389e0, 0, 1;
L_0x13a639b90 .part L_0x13a63a020, 0, 31;
L_0x13a639c30 .concat [ 1 31 0 0], L_0x14008b8e0, L_0x13a639b90;
L_0x13a639dd0 .functor MUXZ 32, L_0x13a63a020, L_0x13a639c30, L_0x13a639ac0, C4<>;
S_0x13a52b460 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x13a52b0e0;
 .timescale -9 -12;
P_0x13a52b640 .param/l "i" 1 4 296, +C4<01>;
v0x13a52b6e0_0 .net *"_ivl_1", 0 0, L_0x13a638b80;  1 drivers
v0x13a52b770_0 .net *"_ivl_3", 31 0, L_0x13a638cc0;  1 drivers
v0x13a52b800_0 .net *"_ivl_5", 29 0, L_0x13a638c20;  1 drivers
L_0x14008b7c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a52b890_0 .net *"_ivl_7", 1 0, L_0x14008b7c0;  1 drivers
L_0x13a638c20 .part L_0x13a639dd0, 0, 30;
L_0x13a638cc0 .concat [ 2 30 0 0], L_0x14008b7c0, L_0x13a638c20;
L_0x13a638da0 .functor MUXZ 32, L_0x13a639dd0, L_0x13a638cc0, L_0x13a638b80, C4<>;
S_0x13a52b930 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x13a52b0e0;
 .timescale -9 -12;
P_0x13a52bb10 .param/l "i" 1 4 296, +C4<010>;
v0x13a52bba0_0 .net *"_ivl_1", 0 0, L_0x13a638f00;  1 drivers
v0x13a52bc50_0 .net *"_ivl_3", 31 0, L_0x13a639080;  1 drivers
v0x13a52bd00_0 .net *"_ivl_5", 27 0, L_0x13a638fa0;  1 drivers
L_0x14008b808 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13a52bdc0_0 .net *"_ivl_7", 3 0, L_0x14008b808;  1 drivers
L_0x13a638fa0 .part L_0x13a638da0, 0, 28;
L_0x13a639080 .concat [ 4 28 0 0], L_0x14008b808, L_0x13a638fa0;
L_0x13a6391a0 .functor MUXZ 32, L_0x13a638da0, L_0x13a639080, L_0x13a638f00, C4<>;
S_0x13a52be70 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x13a52b0e0;
 .timescale -9 -12;
P_0x13a52c060 .param/l "i" 1 4 296, +C4<011>;
v0x13a52c0f0_0 .net *"_ivl_1", 0 0, L_0x13a6392c0;  1 drivers
v0x13a52c1a0_0 .net *"_ivl_3", 31 0, L_0x13a639440;  1 drivers
v0x13a52c250_0 .net *"_ivl_5", 23 0, L_0x13a639360;  1 drivers
L_0x14008b850 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a52c310_0 .net *"_ivl_7", 7 0, L_0x14008b850;  1 drivers
L_0x13a639360 .part L_0x13a6391a0, 0, 24;
L_0x13a639440 .concat [ 8 24 0 0], L_0x14008b850, L_0x13a639360;
L_0x13a639560 .functor MUXZ 32, L_0x13a6391a0, L_0x13a639440, L_0x13a6392c0, C4<>;
S_0x13a52c3c0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x13a52b0e0;
 .timescale -9 -12;
P_0x13a52c590 .param/l "i" 1 4 296, +C4<0100>;
v0x13a52c630_0 .net *"_ivl_1", 0 0, L_0x13a639680;  1 drivers
v0x13a52c6e0_0 .net *"_ivl_3", 31 0, L_0x13a6398c0;  1 drivers
v0x13a52c790_0 .net *"_ivl_5", 15 0, L_0x13a639820;  1 drivers
L_0x14008b898 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a52c850_0 .net *"_ivl_7", 15 0, L_0x14008b898;  1 drivers
L_0x13a639820 .part L_0x13a639560, 0, 16;
L_0x13a6398c0 .concat [ 16 16 0 0], L_0x14008b898, L_0x13a639820;
L_0x13a6399a0 .functor MUXZ 32, L_0x13a639560, L_0x13a6398c0, L_0x13a639680, C4<>;
S_0x13a52cf80 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x13a52abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x13a52d150 .param/l "N" 0 4 307, +C4<00000000000000000000000000100000>;
P_0x13a52d190 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x13a62e250 .functor BUFZ 32, L_0x13a62dd30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14008b220 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a52e7f0_0 .net *"_ivl_11", 0 0, L_0x14008b220;  1 drivers
v0x13a52e8b0_0 .net *"_ivl_6", 0 0, L_0x13a62de50;  1 drivers
v0x13a52e960_0 .net *"_ivl_7", 31 0, L_0x13a62df90;  1 drivers
v0x13a52ea20_0 .net *"_ivl_9", 30 0, L_0x13a62def0;  1 drivers
v0x13a52ead0_0 .net "a", 31 0, L_0x13a610960;  alias, 1 drivers
v0x13a52ebc0_0 .net "b", 4 0, L_0x13a62cdf0;  alias, 1 drivers
v0x13a52ec70_0 .net "c", 31 0, L_0x13a62e250;  alias, 1 drivers
v0x13a52ed20 .array "tmp", 0 4;
v0x13a52ed20_0 .net v0x13a52ed20 0, 31 0, L_0x13a62e0f0; 1 drivers
v0x13a52ed20_1 .net v0x13a52ed20 1, 31 0, L_0x13a62d170; 1 drivers
v0x13a52ed20_2 .net v0x13a52ed20 2, 31 0, L_0x13a62d5b0; 1 drivers
v0x13a52ed20_3 .net v0x13a52ed20 3, 31 0, L_0x13a62d970; 1 drivers
v0x13a52ed20_4 .net v0x13a52ed20 4, 31 0, L_0x13a62dd30; 1 drivers
L_0x13a62cf50 .part L_0x13a62cdf0, 1, 1;
L_0x13a62d2d0 .part L_0x13a62cdf0, 2, 1;
L_0x13a62d6d0 .part L_0x13a62cdf0, 3, 1;
L_0x13a62da90 .part L_0x13a62cdf0, 4, 1;
L_0x13a62de50 .part L_0x13a62cdf0, 0, 1;
L_0x13a62def0 .part L_0x13a610960, 1, 31;
L_0x13a62df90 .concat [ 31 1 0 0], L_0x13a62def0, L_0x14008b220;
L_0x13a62e0f0 .functor MUXZ 32, L_0x13a610960, L_0x13a62df90, L_0x13a62de50, C4<>;
S_0x13a52d360 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x13a52cf80;
 .timescale -9 -12;
P_0x13a52d530 .param/l "i" 1 4 317, +C4<01>;
v0x13a52d5d0_0 .net *"_ivl_1", 0 0, L_0x13a62cf50;  1 drivers
v0x13a52d660_0 .net *"_ivl_3", 31 0, L_0x13a62d090;  1 drivers
v0x13a52d6f0_0 .net *"_ivl_5", 29 0, L_0x13a62cff0;  1 drivers
L_0x14008b100 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a52d780_0 .net *"_ivl_7", 1 0, L_0x14008b100;  1 drivers
L_0x13a62cff0 .part L_0x13a62e0f0, 2, 30;
L_0x13a62d090 .concat [ 30 2 0 0], L_0x13a62cff0, L_0x14008b100;
L_0x13a62d170 .functor MUXZ 32, L_0x13a62e0f0, L_0x13a62d090, L_0x13a62cf50, C4<>;
S_0x13a52d820 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x13a52cf80;
 .timescale -9 -12;
P_0x13a52da00 .param/l "i" 1 4 317, +C4<010>;
v0x13a52da90_0 .net *"_ivl_1", 0 0, L_0x13a62d2d0;  1 drivers
v0x13a52db40_0 .net *"_ivl_3", 31 0, L_0x13a62d490;  1 drivers
v0x13a52dbf0_0 .net *"_ivl_5", 27 0, L_0x13a62d3f0;  1 drivers
L_0x14008b148 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13a52dcb0_0 .net *"_ivl_7", 3 0, L_0x14008b148;  1 drivers
L_0x13a62d3f0 .part L_0x13a62d170, 4, 28;
L_0x13a62d490 .concat [ 28 4 0 0], L_0x13a62d3f0, L_0x14008b148;
L_0x13a62d5b0 .functor MUXZ 32, L_0x13a62d170, L_0x13a62d490, L_0x13a62d2d0, C4<>;
S_0x13a52dd60 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x13a52cf80;
 .timescale -9 -12;
P_0x13a52df50 .param/l "i" 1 4 317, +C4<011>;
v0x13a52dfe0_0 .net *"_ivl_1", 0 0, L_0x13a62d6d0;  1 drivers
v0x13a52e090_0 .net *"_ivl_3", 31 0, L_0x13a62d850;  1 drivers
v0x13a52e140_0 .net *"_ivl_5", 23 0, L_0x13a62d770;  1 drivers
L_0x14008b190 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a52e200_0 .net *"_ivl_7", 7 0, L_0x14008b190;  1 drivers
L_0x13a62d770 .part L_0x13a62d5b0, 8, 24;
L_0x13a62d850 .concat [ 24 8 0 0], L_0x13a62d770, L_0x14008b190;
L_0x13a62d970 .functor MUXZ 32, L_0x13a62d5b0, L_0x13a62d850, L_0x13a62d6d0, C4<>;
S_0x13a52e2b0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x13a52cf80;
 .timescale -9 -12;
P_0x13a52e480 .param/l "i" 1 4 317, +C4<0100>;
v0x13a52e520_0 .net *"_ivl_1", 0 0, L_0x13a62da90;  1 drivers
v0x13a52e5d0_0 .net *"_ivl_3", 31 0, L_0x13a62dc10;  1 drivers
v0x13a52e680_0 .net *"_ivl_5", 15 0, L_0x13a62db30;  1 drivers
L_0x14008b1d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a52e740_0 .net *"_ivl_7", 15 0, L_0x14008b1d8;  1 drivers
L_0x13a62db30 .part L_0x13a62d970, 16, 16;
L_0x13a62dc10 .concat [ 16 16 0 0], L_0x13a62db30, L_0x14008b1d8;
L_0x13a62dd30 .functor MUXZ 32, L_0x13a62d970, L_0x13a62dc10, L_0x13a62da90, C4<>;
S_0x13a52ee70 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x13a52abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 99 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 99 "c";
P_0x13a52f030 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000001100011>;
P_0x13a52f070 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x13a63cff0 .functor BUFZ 99, L_0x13a63c9a0, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x14008bc40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a530720_0 .net *"_ivl_11", 0 0, L_0x14008bc40;  1 drivers
v0x13a5307e0_0 .net *"_ivl_6", 0 0, L_0x13a63cac0;  1 drivers
v0x13a530890_0 .net *"_ivl_7", 98 0, L_0x13a63cd30;  1 drivers
v0x13a530950_0 .net *"_ivl_9", 97 0, L_0x13a63cc90;  1 drivers
v0x13a530a00_0 .net "a", 98 0, L_0x13a63d0a0;  1 drivers
v0x13a530af0_0 .net "b", 4 0, L_0x13a63ba00;  alias, 1 drivers
v0x13a530ba0_0 .net "c", 98 0, L_0x13a63cff0;  alias, 1 drivers
v0x13a530c50 .array "tmp", 0 4;
v0x13a530c50_0 .net v0x13a530c50 0, 98 0, L_0x13a63ce90; 1 drivers
v0x13a530c50_1 .net v0x13a530c50 1, 98 0, L_0x13a63be20; 1 drivers
v0x13a530c50_2 .net v0x13a530c50 2, 98 0, L_0x13a63c220; 1 drivers
v0x13a530c50_3 .net v0x13a530c50 3, 98 0, L_0x13a63c5e0; 1 drivers
v0x13a530c50_4 .net v0x13a530c50 4, 98 0, L_0x13a63c9a0; 1 drivers
L_0x13a63bb80 .part L_0x13a63ba00, 1, 1;
L_0x13a63bf80 .part L_0x13a63ba00, 2, 1;
L_0x13a63c340 .part L_0x13a63ba00, 3, 1;
L_0x13a63c700 .part L_0x13a63ba00, 4, 1;
L_0x13a63cac0 .part L_0x13a63ba00, 0, 1;
L_0x13a63cc90 .part L_0x13a63d0a0, 1, 98;
L_0x13a63cd30 .concat [ 98 1 0 0], L_0x13a63cc90, L_0x14008bc40;
L_0x13a63ce90 .functor MUXZ 99, L_0x13a63d0a0, L_0x13a63cd30, L_0x13a63cac0, C4<>;
S_0x13a52f2a0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x13a52ee70;
 .timescale -9 -12;
P_0x13a52f460 .param/l "i" 1 4 317, +C4<01>;
v0x13a52f500_0 .net *"_ivl_1", 0 0, L_0x13a63bb80;  1 drivers
v0x13a52f590_0 .net *"_ivl_3", 98 0, L_0x13a63bd40;  1 drivers
v0x13a52f620_0 .net *"_ivl_5", 96 0, L_0x13a63bca0;  1 drivers
L_0x14008bb20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a52f6b0_0 .net *"_ivl_7", 1 0, L_0x14008bb20;  1 drivers
L_0x13a63bca0 .part L_0x13a63ce90, 2, 97;
L_0x13a63bd40 .concat [ 97 2 0 0], L_0x13a63bca0, L_0x14008bb20;
L_0x13a63be20 .functor MUXZ 99, L_0x13a63ce90, L_0x13a63bd40, L_0x13a63bb80, C4<>;
S_0x13a52f750 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x13a52ee70;
 .timescale -9 -12;
P_0x13a52f930 .param/l "i" 1 4 317, +C4<010>;
v0x13a52f9c0_0 .net *"_ivl_1", 0 0, L_0x13a63bf80;  1 drivers
v0x13a52fa70_0 .net *"_ivl_3", 98 0, L_0x13a63c100;  1 drivers
v0x13a52fb20_0 .net *"_ivl_5", 94 0, L_0x13a63c020;  1 drivers
L_0x14008bb68 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13a52fbe0_0 .net *"_ivl_7", 3 0, L_0x14008bb68;  1 drivers
L_0x13a63c020 .part L_0x13a63be20, 4, 95;
L_0x13a63c100 .concat [ 95 4 0 0], L_0x13a63c020, L_0x14008bb68;
L_0x13a63c220 .functor MUXZ 99, L_0x13a63be20, L_0x13a63c100, L_0x13a63bf80, C4<>;
S_0x13a52fc90 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x13a52ee70;
 .timescale -9 -12;
P_0x13a52fe80 .param/l "i" 1 4 317, +C4<011>;
v0x13a52ff10_0 .net *"_ivl_1", 0 0, L_0x13a63c340;  1 drivers
v0x13a52ffc0_0 .net *"_ivl_3", 98 0, L_0x13a63c4c0;  1 drivers
v0x13a530070_0 .net *"_ivl_5", 90 0, L_0x13a63c3e0;  1 drivers
L_0x14008bbb0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a530130_0 .net *"_ivl_7", 7 0, L_0x14008bbb0;  1 drivers
L_0x13a63c3e0 .part L_0x13a63c220, 8, 91;
L_0x13a63c4c0 .concat [ 91 8 0 0], L_0x13a63c3e0, L_0x14008bbb0;
L_0x13a63c5e0 .functor MUXZ 99, L_0x13a63c220, L_0x13a63c4c0, L_0x13a63c340, C4<>;
S_0x13a5301e0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x13a52ee70;
 .timescale -9 -12;
P_0x13a5303b0 .param/l "i" 1 4 317, +C4<0100>;
v0x13a530450_0 .net *"_ivl_1", 0 0, L_0x13a63c700;  1 drivers
v0x13a530500_0 .net *"_ivl_3", 98 0, L_0x13a63c880;  1 drivers
v0x13a5305b0_0 .net *"_ivl_5", 82 0, L_0x13a63c7a0;  1 drivers
L_0x14008bbf8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a530670_0 .net *"_ivl_7", 15 0, L_0x14008bbf8;  1 drivers
L_0x13a63c7a0 .part L_0x13a63c5e0, 16, 83;
L_0x13a63c880 .concat [ 83 16 0 0], L_0x13a63c7a0, L_0x14008bbf8;
L_0x13a63c9a0 .functor MUXZ 99, L_0x13a63c5e0, L_0x13a63c880, L_0x13a63c700, C4<>;
S_0x13a530da0 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x13a52abf0;
 .timescale -9 -12;
L_0x140089f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a530f60_0 .net/2u *"_ivl_0", 0 0, L_0x140089f90;  1 drivers
L_0x13a610960 .concat [ 1 31 0 0], L_0x140089f90, L_0x13a62b7a0;
S_0x13a531020 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x13a52abf0;
 .timescale -9 -12;
L_0x140089fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a531220_0 .net/2u *"_ivl_0", 0 0, L_0x140089fd8;  1 drivers
L_0x13a611170 .concat [ 1 31 0 0], L_0x140089fd8, L_0x13a62ba10;
S_0x13a5312c0 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x13a52abf0;
 .timescale -9 -12;
L_0x13a611370 .functor NOT 1, L_0x13a611290, C4<0>, C4<0>, C4<0>;
v0x13a531480_0 .net *"_ivl_0", 0 0, L_0x13a611290;  1 drivers
v0x13a531540_0 .net *"_ivl_1", 0 0, L_0x13a611370;  1 drivers
v0x13a5315e0_0 .net *"_ivl_3", 31 0, L_0x13a611420;  1 drivers
v0x13a531690_0 .net *"_ivl_5", 0 0, L_0x13a611690;  1 drivers
v0x13a531740_0 .net *"_ivl_6", 30 0, L_0x13a6115d0;  1 drivers
L_0x14008a020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a531830_0 .net/2u *"_ivl_7", 0 0, L_0x14008a020;  1 drivers
LS_0x13a611420_0_0 .concat [ 1 1 1 1], L_0x13a611370, L_0x13a611370, L_0x13a611370, L_0x13a611370;
LS_0x13a611420_0_4 .concat [ 1 1 1 1], L_0x13a611370, L_0x13a611370, L_0x13a611370, L_0x13a611370;
LS_0x13a611420_0_8 .concat [ 1 1 1 1], L_0x13a611370, L_0x13a611370, L_0x13a611370, L_0x13a611370;
LS_0x13a611420_0_12 .concat [ 1 1 1 1], L_0x13a611370, L_0x13a611370, L_0x13a611370, L_0x13a611370;
LS_0x13a611420_0_16 .concat [ 1 1 1 1], L_0x13a611370, L_0x13a611370, L_0x13a611370, L_0x13a611370;
LS_0x13a611420_0_20 .concat [ 1 1 1 1], L_0x13a611370, L_0x13a611370, L_0x13a611370, L_0x13a611370;
LS_0x13a611420_0_24 .concat [ 1 1 1 1], L_0x13a611370, L_0x13a611370, L_0x13a611370, L_0x13a611370;
LS_0x13a611420_0_28 .concat [ 1 1 1 1], L_0x13a611370, L_0x13a611370, L_0x13a611370, L_0x13a611370;
LS_0x13a611420_1_0 .concat [ 4 4 4 4], LS_0x13a611420_0_0, LS_0x13a611420_0_4, LS_0x13a611420_0_8, LS_0x13a611420_0_12;
LS_0x13a611420_1_4 .concat [ 4 4 4 4], LS_0x13a611420_0_16, LS_0x13a611420_0_20, LS_0x13a611420_0_24, LS_0x13a611420_0_28;
L_0x13a611420 .concat [ 16 16 0 0], LS_0x13a611420_1_0, LS_0x13a611420_1_4;
LS_0x13a611730_0_0 .concat [ 1 31 2 1], L_0x14008a020, L_0x13a6115d0, L_0x13a63a9d0, L_0x13a611690;
LS_0x13a611730_0_4 .concat [ 32 0 0 0], L_0x13a611420;
L_0x13a611730 .concat [ 35 32 0 0], LS_0x13a611730_0_0, LS_0x13a611730_0_4;
S_0x13a5318e0 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x13a52abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x13a531aa0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x13a531ae0 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x13a54da80_0 .net "in", 31 0, L_0x13a62eef0;  alias, 1 drivers
v0x13a54db50_0 .net "out", 4 0, L_0x13a6389e0;  alias, 1 drivers
v0x13a54dc20_0 .net "vld", 0 0, L_0x13a638730;  1 drivers
S_0x13a531c80 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x13a5318e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a531b60 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x13a531ba0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x13a54d500_0 .net "in", 31 0, L_0x13a62eef0;  alias, 1 drivers
v0x13a54d5c0_0 .net "out", 4 0, L_0x13a6389e0;  alias, 1 drivers
v0x13a54d680_0 .net "vld", 0 0, L_0x13a638730;  alias, 1 drivers
L_0x13a633ac0 .part L_0x13a62eef0, 0, 16;
L_0x13a638690 .part L_0x13a62eef0, 16, 16;
S_0x13a532000 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a531c80;
 .timescale -9 -12;
L_0x13a638730 .functor OR 1, L_0x13a6336b0, L_0x13a638280, C4<0>, C4<0>;
L_0x14008b778 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a54cd00_0 .net/2u *"_ivl_4", 0 0, L_0x14008b778;  1 drivers
v0x13a54cdc0_0 .net *"_ivl_6", 4 0, L_0x13a6387e0;  1 drivers
v0x13a54ce60_0 .net *"_ivl_8", 4 0, L_0x13a6388c0;  1 drivers
v0x13a54cf10_0 .net "out_h", 3 0, L_0x13a638530;  1 drivers
v0x13a54cfd0_0 .net "out_l", 3 0, L_0x13a633960;  1 drivers
v0x13a54d0a0_0 .net "out_vh", 0 0, L_0x13a638280;  1 drivers
v0x13a54d150_0 .net "out_vl", 0 0, L_0x13a6336b0;  1 drivers
L_0x13a6387e0 .concat [ 4 1 0 0], L_0x13a638530, L_0x14008b778;
L_0x13a6388c0 .concat [ 4 1 0 0], L_0x13a633960, L_0x13a6336b0;
L_0x13a6389e0 .functor MUXZ 5, L_0x13a6388c0, L_0x13a6387e0, L_0x13a638280, C4<>;
S_0x13a5321d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a532000;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a531e90 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13a531ed0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13a53f4d0_0 .net "in", 15 0, L_0x13a638690;  1 drivers
v0x13a53f590_0 .net "out", 3 0, L_0x13a638530;  alias, 1 drivers
v0x13a53f640_0 .net "vld", 0 0, L_0x13a638280;  alias, 1 drivers
L_0x13a635e50 .part L_0x13a638690, 0, 8;
L_0x13a6381a0 .part L_0x13a638690, 8, 8;
S_0x13a532550 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5321d0;
 .timescale -9 -12;
L_0x13a638280 .functor OR 1, L_0x13a635a40, L_0x13a637d90, C4<0>, C4<0>;
L_0x14008b730 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a53ecd0_0 .net/2u *"_ivl_4", 0 0, L_0x14008b730;  1 drivers
v0x13a53ed90_0 .net *"_ivl_6", 3 0, L_0x13a638330;  1 drivers
v0x13a53ee30_0 .net *"_ivl_8", 3 0, L_0x13a638410;  1 drivers
v0x13a53eee0_0 .net "out_h", 2 0, L_0x13a638040;  1 drivers
v0x13a53efa0_0 .net "out_l", 2 0, L_0x13a635cf0;  1 drivers
v0x13a53f070_0 .net "out_vh", 0 0, L_0x13a637d90;  1 drivers
v0x13a53f120_0 .net "out_vl", 0 0, L_0x13a635a40;  1 drivers
L_0x13a638330 .concat [ 3 1 0 0], L_0x13a638040, L_0x14008b730;
L_0x13a638410 .concat [ 3 1 0 0], L_0x13a635cf0, L_0x13a635a40;
L_0x13a638530 .functor MUXZ 4, L_0x13a638410, L_0x13a638330, L_0x13a637d90, C4<>;
S_0x13a532720 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a532550;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5323e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a532420 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a538760_0 .net "in", 7 0, L_0x13a6381a0;  1 drivers
v0x13a538820_0 .net "out", 2 0, L_0x13a638040;  alias, 1 drivers
v0x13a5388d0_0 .net "vld", 0 0, L_0x13a637d90;  alias, 1 drivers
L_0x13a636d80 .part L_0x13a6381a0, 0, 4;
L_0x13a637cb0 .part L_0x13a6381a0, 4, 4;
S_0x13a532aa0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a532720;
 .timescale -9 -12;
L_0x13a637d90 .functor OR 1, L_0x13a636970, L_0x13a6378a0, C4<0>, C4<0>;
L_0x14008b6e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a537f60_0 .net/2u *"_ivl_4", 0 0, L_0x14008b6e8;  1 drivers
v0x13a538020_0 .net *"_ivl_6", 2 0, L_0x13a637e40;  1 drivers
v0x13a5380c0_0 .net *"_ivl_8", 2 0, L_0x13a637f20;  1 drivers
v0x13a538170_0 .net "out_h", 1 0, L_0x13a637b50;  1 drivers
v0x13a538230_0 .net "out_l", 1 0, L_0x13a636c20;  1 drivers
v0x13a538300_0 .net "out_vh", 0 0, L_0x13a6378a0;  1 drivers
v0x13a5383b0_0 .net "out_vl", 0 0, L_0x13a636970;  1 drivers
L_0x13a637e40 .concat [ 2 1 0 0], L_0x13a637b50, L_0x14008b6e8;
L_0x13a637f20 .concat [ 2 1 0 0], L_0x13a636c20, L_0x13a636970;
L_0x13a638040 .functor MUXZ 3, L_0x13a637f20, L_0x13a637e40, L_0x13a6378a0, C4<>;
S_0x13a532c70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a532aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a532930 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a532970 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a535350_0 .net "in", 3 0, L_0x13a637cb0;  1 drivers
v0x13a535410_0 .net "out", 1 0, L_0x13a637b50;  alias, 1 drivers
v0x13a5354c0_0 .net "vld", 0 0, L_0x13a6378a0;  alias, 1 drivers
L_0x13a637260 .part L_0x13a637cb0, 0, 2;
L_0x13a637780 .part L_0x13a637cb0, 2, 2;
S_0x13a532ff0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a532c70;
 .timescale -9 -12;
L_0x13a6378a0 .functor OR 1, L_0x13a636e20, L_0x13a637380, C4<0>, C4<0>;
L_0x14008b6a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a534b50_0 .net/2u *"_ivl_4", 0 0, L_0x14008b6a0;  1 drivers
v0x13a534c10_0 .net *"_ivl_6", 1 0, L_0x13a637950;  1 drivers
v0x13a534cb0_0 .net *"_ivl_8", 1 0, L_0x13a637a30;  1 drivers
v0x13a534d60_0 .net "out_h", 0 0, L_0x13a637650;  1 drivers
v0x13a534e20_0 .net "out_l", 0 0, L_0x13a637130;  1 drivers
v0x13a534ef0_0 .net "out_vh", 0 0, L_0x13a637380;  1 drivers
v0x13a534fa0_0 .net "out_vl", 0 0, L_0x13a636e20;  1 drivers
L_0x13a637950 .concat [ 1 1 0 0], L_0x13a637650, L_0x14008b6a0;
L_0x13a637a30 .concat [ 1 1 0 0], L_0x13a637130, L_0x13a636e20;
L_0x13a637b50 .functor MUXZ 2, L_0x13a637a30, L_0x13a637950, L_0x13a637380, C4<>;
S_0x13a5331c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a532ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a532e80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a532ec0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a533bf0_0 .net "in", 1 0, L_0x13a637780;  1 drivers
v0x13a533cb0_0 .net "out", 0 0, L_0x13a637650;  alias, 1 drivers
v0x13a533d60_0 .net "vld", 0 0, L_0x13a637380;  alias, 1 drivers
L_0x13a637420 .part L_0x13a637780, 1, 1;
L_0x13a6375b0 .part L_0x13a637780, 0, 1;
S_0x13a533540 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5331c0;
 .timescale -9 -12;
L_0x13a637500 .functor NOT 1, L_0x13a637420, C4<0>, C4<0>, C4<0>;
L_0x13a637650 .functor AND 1, L_0x13a637500, L_0x13a6375b0, C4<1>, C4<1>;
v0x13a533710_0 .net *"_ivl_2", 0 0, L_0x13a637420;  1 drivers
v0x13a5337d0_0 .net *"_ivl_3", 0 0, L_0x13a637500;  1 drivers
v0x13a533870_0 .net *"_ivl_5", 0 0, L_0x13a6375b0;  1 drivers
L_0x13a637380 .reduce/or L_0x13a637780;
S_0x13a533900 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5331c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a533900
v0x13a533b50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a533b50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a533b50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_104.226 ;
    %load/vec4 v0x13a533b50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_104.227, 5;
    %load/vec4 v0x13a533b50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a533b50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_104.226;
T_104.227 ;
    %end;
S_0x13a533e60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a532ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a534030 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a534070 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5348e0_0 .net "in", 1 0, L_0x13a637260;  1 drivers
v0x13a5349a0_0 .net "out", 0 0, L_0x13a637130;  alias, 1 drivers
v0x13a534a50_0 .net "vld", 0 0, L_0x13a636e20;  alias, 1 drivers
L_0x13a636f00 .part L_0x13a637260, 1, 1;
L_0x13a637090 .part L_0x13a637260, 0, 1;
S_0x13a534240 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a533e60;
 .timescale -9 -12;
L_0x13a636fe0 .functor NOT 1, L_0x13a636f00, C4<0>, C4<0>, C4<0>;
L_0x13a637130 .functor AND 1, L_0x13a636fe0, L_0x13a637090, C4<1>, C4<1>;
v0x13a534400_0 .net *"_ivl_2", 0 0, L_0x13a636f00;  1 drivers
v0x13a5344c0_0 .net *"_ivl_3", 0 0, L_0x13a636fe0;  1 drivers
v0x13a534560_0 .net *"_ivl_5", 0 0, L_0x13a637090;  1 drivers
L_0x13a636e20 .reduce/or L_0x13a637260;
S_0x13a5345f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a533e60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5345f0
v0x13a534840_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a534840_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a534840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_105.228 ;
    %load/vec4 v0x13a534840_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_105.229, 5;
    %load/vec4 v0x13a534840_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a534840_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_105.228;
T_105.229 ;
    %end;
S_0x13a535050 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a532c70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a535050
v0x13a5352a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a5352a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5352a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_106.230 ;
    %load/vec4 v0x13a5352a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_106.231, 5;
    %load/vec4 v0x13a5352a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5352a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_106.230;
T_106.231 ;
    %end;
S_0x13a5355c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a532aa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a535790 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a5357d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a537cf0_0 .net "in", 3 0, L_0x13a636d80;  1 drivers
v0x13a537db0_0 .net "out", 1 0, L_0x13a636c20;  alias, 1 drivers
v0x13a537e60_0 .net "vld", 0 0, L_0x13a636970;  alias, 1 drivers
L_0x13a636330 .part L_0x13a636d80, 0, 2;
L_0x13a636850 .part L_0x13a636d80, 2, 2;
S_0x13a5359a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5355c0;
 .timescale -9 -12;
L_0x13a636970 .functor OR 1, L_0x13a635ef0, L_0x13a636450, C4<0>, C4<0>;
L_0x14008b658 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5374f0_0 .net/2u *"_ivl_4", 0 0, L_0x14008b658;  1 drivers
v0x13a5375b0_0 .net *"_ivl_6", 1 0, L_0x13a636a20;  1 drivers
v0x13a537650_0 .net *"_ivl_8", 1 0, L_0x13a636b00;  1 drivers
v0x13a537700_0 .net "out_h", 0 0, L_0x13a636720;  1 drivers
v0x13a5377c0_0 .net "out_l", 0 0, L_0x13a636200;  1 drivers
v0x13a537890_0 .net "out_vh", 0 0, L_0x13a636450;  1 drivers
v0x13a537940_0 .net "out_vl", 0 0, L_0x13a635ef0;  1 drivers
L_0x13a636a20 .concat [ 1 1 0 0], L_0x13a636720, L_0x14008b658;
L_0x13a636b00 .concat [ 1 1 0 0], L_0x13a636200, L_0x13a635ef0;
L_0x13a636c20 .functor MUXZ 2, L_0x13a636b00, L_0x13a636a20, L_0x13a636450, C4<>;
S_0x13a535b60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5359a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a535850 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a535890 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a536590_0 .net "in", 1 0, L_0x13a636850;  1 drivers
v0x13a536650_0 .net "out", 0 0, L_0x13a636720;  alias, 1 drivers
v0x13a536700_0 .net "vld", 0 0, L_0x13a636450;  alias, 1 drivers
L_0x13a6364f0 .part L_0x13a636850, 1, 1;
L_0x13a636680 .part L_0x13a636850, 0, 1;
S_0x13a535ee0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a535b60;
 .timescale -9 -12;
L_0x13a6365d0 .functor NOT 1, L_0x13a6364f0, C4<0>, C4<0>, C4<0>;
L_0x13a636720 .functor AND 1, L_0x13a6365d0, L_0x13a636680, C4<1>, C4<1>;
v0x13a5360b0_0 .net *"_ivl_2", 0 0, L_0x13a6364f0;  1 drivers
v0x13a536170_0 .net *"_ivl_3", 0 0, L_0x13a6365d0;  1 drivers
v0x13a536210_0 .net *"_ivl_5", 0 0, L_0x13a636680;  1 drivers
L_0x13a636450 .reduce/or L_0x13a636850;
S_0x13a5362a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a535b60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5362a0
v0x13a5364f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a5364f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5364f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_107.232 ;
    %load/vec4 v0x13a5364f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_107.233, 5;
    %load/vec4 v0x13a5364f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5364f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_107.232;
T_107.233 ;
    %end;
S_0x13a536800 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5359a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5369d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a536a10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a537280_0 .net "in", 1 0, L_0x13a636330;  1 drivers
v0x13a537340_0 .net "out", 0 0, L_0x13a636200;  alias, 1 drivers
v0x13a5373f0_0 .net "vld", 0 0, L_0x13a635ef0;  alias, 1 drivers
L_0x13a635fd0 .part L_0x13a636330, 1, 1;
L_0x13a636160 .part L_0x13a636330, 0, 1;
S_0x13a536be0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a536800;
 .timescale -9 -12;
L_0x13a6360b0 .functor NOT 1, L_0x13a635fd0, C4<0>, C4<0>, C4<0>;
L_0x13a636200 .functor AND 1, L_0x13a6360b0, L_0x13a636160, C4<1>, C4<1>;
v0x13a536da0_0 .net *"_ivl_2", 0 0, L_0x13a635fd0;  1 drivers
v0x13a536e60_0 .net *"_ivl_3", 0 0, L_0x13a6360b0;  1 drivers
v0x13a536f00_0 .net *"_ivl_5", 0 0, L_0x13a636160;  1 drivers
L_0x13a635ef0 .reduce/or L_0x13a636330;
S_0x13a536f90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a536800;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a536f90
v0x13a5371e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a5371e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5371e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_108.234 ;
    %load/vec4 v0x13a5371e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_108.235, 5;
    %load/vec4 v0x13a5371e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5371e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_108.234;
T_108.235 ;
    %end;
S_0x13a5379f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5355c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5379f0
v0x13a537c40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a537c40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a537c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_109.236 ;
    %load/vec4 v0x13a537c40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_109.237, 5;
    %load/vec4 v0x13a537c40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a537c40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_109.236;
T_109.237 ;
    %end;
S_0x13a538460 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a532720;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a538460
v0x13a5386b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a5386b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5386b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_110.238 ;
    %load/vec4 v0x13a5386b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_110.239, 5;
    %load/vec4 v0x13a5386b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5386b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_110.238;
T_110.239 ;
    %end;
S_0x13a5389d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a532550;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a538ba0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a538be0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a53ea60_0 .net "in", 7 0, L_0x13a635e50;  1 drivers
v0x13a53eb20_0 .net "out", 2 0, L_0x13a635cf0;  alias, 1 drivers
v0x13a53ebd0_0 .net "vld", 0 0, L_0x13a635a40;  alias, 1 drivers
L_0x13a634a30 .part L_0x13a635e50, 0, 4;
L_0x13a635960 .part L_0x13a635e50, 4, 4;
S_0x13a538db0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5389d0;
 .timescale -9 -12;
L_0x13a635a40 .functor OR 1, L_0x13a634620, L_0x13a635550, C4<0>, C4<0>;
L_0x14008b610 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a53e260_0 .net/2u *"_ivl_4", 0 0, L_0x14008b610;  1 drivers
v0x13a53e320_0 .net *"_ivl_6", 2 0, L_0x13a635af0;  1 drivers
v0x13a53e3c0_0 .net *"_ivl_8", 2 0, L_0x13a635bd0;  1 drivers
v0x13a53e470_0 .net "out_h", 1 0, L_0x13a635800;  1 drivers
v0x13a53e530_0 .net "out_l", 1 0, L_0x13a6348d0;  1 drivers
v0x13a53e600_0 .net "out_vh", 0 0, L_0x13a635550;  1 drivers
v0x13a53e6b0_0 .net "out_vl", 0 0, L_0x13a634620;  1 drivers
L_0x13a635af0 .concat [ 2 1 0 0], L_0x13a635800, L_0x14008b610;
L_0x13a635bd0 .concat [ 2 1 0 0], L_0x13a6348d0, L_0x13a634620;
L_0x13a635cf0 .functor MUXZ 3, L_0x13a635bd0, L_0x13a635af0, L_0x13a635550, C4<>;
S_0x13a538f70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a538db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a538c60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a538ca0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a53b650_0 .net "in", 3 0, L_0x13a635960;  1 drivers
v0x13a53b710_0 .net "out", 1 0, L_0x13a635800;  alias, 1 drivers
v0x13a53b7c0_0 .net "vld", 0 0, L_0x13a635550;  alias, 1 drivers
L_0x13a634f10 .part L_0x13a635960, 0, 2;
L_0x13a635430 .part L_0x13a635960, 2, 2;
S_0x13a5392f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a538f70;
 .timescale -9 -12;
L_0x13a635550 .functor OR 1, L_0x13a634ad0, L_0x13a635030, C4<0>, C4<0>;
L_0x14008b5c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a53ae50_0 .net/2u *"_ivl_4", 0 0, L_0x14008b5c8;  1 drivers
v0x13a53af10_0 .net *"_ivl_6", 1 0, L_0x13a635600;  1 drivers
v0x13a53afb0_0 .net *"_ivl_8", 1 0, L_0x13a6356e0;  1 drivers
v0x13a53b060_0 .net "out_h", 0 0, L_0x13a635300;  1 drivers
v0x13a53b120_0 .net "out_l", 0 0, L_0x13a634de0;  1 drivers
v0x13a53b1f0_0 .net "out_vh", 0 0, L_0x13a635030;  1 drivers
v0x13a53b2a0_0 .net "out_vl", 0 0, L_0x13a634ad0;  1 drivers
L_0x13a635600 .concat [ 1 1 0 0], L_0x13a635300, L_0x14008b5c8;
L_0x13a6356e0 .concat [ 1 1 0 0], L_0x13a634de0, L_0x13a634ad0;
L_0x13a635800 .functor MUXZ 2, L_0x13a6356e0, L_0x13a635600, L_0x13a635030, C4<>;
S_0x13a5394c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5392f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a539180 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5391c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a539ef0_0 .net "in", 1 0, L_0x13a635430;  1 drivers
v0x13a539fb0_0 .net "out", 0 0, L_0x13a635300;  alias, 1 drivers
v0x13a53a060_0 .net "vld", 0 0, L_0x13a635030;  alias, 1 drivers
L_0x13a6350d0 .part L_0x13a635430, 1, 1;
L_0x13a635260 .part L_0x13a635430, 0, 1;
S_0x13a539840 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5394c0;
 .timescale -9 -12;
L_0x13a6351b0 .functor NOT 1, L_0x13a6350d0, C4<0>, C4<0>, C4<0>;
L_0x13a635300 .functor AND 1, L_0x13a6351b0, L_0x13a635260, C4<1>, C4<1>;
v0x13a539a10_0 .net *"_ivl_2", 0 0, L_0x13a6350d0;  1 drivers
v0x13a539ad0_0 .net *"_ivl_3", 0 0, L_0x13a6351b0;  1 drivers
v0x13a539b70_0 .net *"_ivl_5", 0 0, L_0x13a635260;  1 drivers
L_0x13a635030 .reduce/or L_0x13a635430;
S_0x13a539c00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5394c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a539c00
v0x13a539e50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a539e50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a539e50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_111.240 ;
    %load/vec4 v0x13a539e50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_111.241, 5;
    %load/vec4 v0x13a539e50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a539e50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_111.240;
T_111.241 ;
    %end;
S_0x13a53a160 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5392f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a53a330 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a53a370 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a53abe0_0 .net "in", 1 0, L_0x13a634f10;  1 drivers
v0x13a53aca0_0 .net "out", 0 0, L_0x13a634de0;  alias, 1 drivers
v0x13a53ad50_0 .net "vld", 0 0, L_0x13a634ad0;  alias, 1 drivers
L_0x13a634bb0 .part L_0x13a634f10, 1, 1;
L_0x13a634d40 .part L_0x13a634f10, 0, 1;
S_0x13a53a540 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a53a160;
 .timescale -9 -12;
L_0x13a634c90 .functor NOT 1, L_0x13a634bb0, C4<0>, C4<0>, C4<0>;
L_0x13a634de0 .functor AND 1, L_0x13a634c90, L_0x13a634d40, C4<1>, C4<1>;
v0x13a53a700_0 .net *"_ivl_2", 0 0, L_0x13a634bb0;  1 drivers
v0x13a53a7c0_0 .net *"_ivl_3", 0 0, L_0x13a634c90;  1 drivers
v0x13a53a860_0 .net *"_ivl_5", 0 0, L_0x13a634d40;  1 drivers
L_0x13a634ad0 .reduce/or L_0x13a634f10;
S_0x13a53a8f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a53a160;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a53a8f0
v0x13a53ab40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a53ab40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a53ab40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_112.242 ;
    %load/vec4 v0x13a53ab40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_112.243, 5;
    %load/vec4 v0x13a53ab40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a53ab40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_112.242;
T_112.243 ;
    %end;
S_0x13a53b350 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a538f70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a53b350
v0x13a53b5a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a53b5a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a53b5a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_113.244 ;
    %load/vec4 v0x13a53b5a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_113.245, 5;
    %load/vec4 v0x13a53b5a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a53b5a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_113.244;
T_113.245 ;
    %end;
S_0x13a53b8c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a538db0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a53ba90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a53bad0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a53dff0_0 .net "in", 3 0, L_0x13a634a30;  1 drivers
v0x13a53e0b0_0 .net "out", 1 0, L_0x13a6348d0;  alias, 1 drivers
v0x13a53e160_0 .net "vld", 0 0, L_0x13a634620;  alias, 1 drivers
L_0x13a633fe0 .part L_0x13a634a30, 0, 2;
L_0x13a634500 .part L_0x13a634a30, 2, 2;
S_0x13a53bca0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a53b8c0;
 .timescale -9 -12;
L_0x13a634620 .functor OR 1, L_0x13a633be0, L_0x13a634100, C4<0>, C4<0>;
L_0x14008b580 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a53d7f0_0 .net/2u *"_ivl_4", 0 0, L_0x14008b580;  1 drivers
v0x13a53d8b0_0 .net *"_ivl_6", 1 0, L_0x13a6346d0;  1 drivers
v0x13a53d950_0 .net *"_ivl_8", 1 0, L_0x13a6347b0;  1 drivers
v0x13a53da00_0 .net "out_h", 0 0, L_0x13a6343d0;  1 drivers
v0x13a53dac0_0 .net "out_l", 0 0, L_0x13a633eb0;  1 drivers
v0x13a53db90_0 .net "out_vh", 0 0, L_0x13a634100;  1 drivers
v0x13a53dc40_0 .net "out_vl", 0 0, L_0x13a633be0;  1 drivers
L_0x13a6346d0 .concat [ 1 1 0 0], L_0x13a6343d0, L_0x14008b580;
L_0x13a6347b0 .concat [ 1 1 0 0], L_0x13a633eb0, L_0x13a633be0;
L_0x13a6348d0 .functor MUXZ 2, L_0x13a6347b0, L_0x13a6346d0, L_0x13a634100, C4<>;
S_0x13a53be60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a53bca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a53bb50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a53bb90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a53c890_0 .net "in", 1 0, L_0x13a634500;  1 drivers
v0x13a53c950_0 .net "out", 0 0, L_0x13a6343d0;  alias, 1 drivers
v0x13a53ca00_0 .net "vld", 0 0, L_0x13a634100;  alias, 1 drivers
L_0x13a6341a0 .part L_0x13a634500, 1, 1;
L_0x13a634330 .part L_0x13a634500, 0, 1;
S_0x13a53c1e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a53be60;
 .timescale -9 -12;
L_0x13a634280 .functor NOT 1, L_0x13a6341a0, C4<0>, C4<0>, C4<0>;
L_0x13a6343d0 .functor AND 1, L_0x13a634280, L_0x13a634330, C4<1>, C4<1>;
v0x13a53c3b0_0 .net *"_ivl_2", 0 0, L_0x13a6341a0;  1 drivers
v0x13a53c470_0 .net *"_ivl_3", 0 0, L_0x13a634280;  1 drivers
v0x13a53c510_0 .net *"_ivl_5", 0 0, L_0x13a634330;  1 drivers
L_0x13a634100 .reduce/or L_0x13a634500;
S_0x13a53c5a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a53be60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a53c5a0
v0x13a53c7f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a53c7f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a53c7f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_114.246 ;
    %load/vec4 v0x13a53c7f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_114.247, 5;
    %load/vec4 v0x13a53c7f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a53c7f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_114.246;
T_114.247 ;
    %end;
S_0x13a53cb00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a53bca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a53ccd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a53cd10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a53d580_0 .net "in", 1 0, L_0x13a633fe0;  1 drivers
v0x13a53d640_0 .net "out", 0 0, L_0x13a633eb0;  alias, 1 drivers
v0x13a53d6f0_0 .net "vld", 0 0, L_0x13a633be0;  alias, 1 drivers
L_0x13a633c80 .part L_0x13a633fe0, 1, 1;
L_0x13a633e10 .part L_0x13a633fe0, 0, 1;
S_0x13a53cee0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a53cb00;
 .timescale -9 -12;
L_0x13a633d60 .functor NOT 1, L_0x13a633c80, C4<0>, C4<0>, C4<0>;
L_0x13a633eb0 .functor AND 1, L_0x13a633d60, L_0x13a633e10, C4<1>, C4<1>;
v0x13a53d0a0_0 .net *"_ivl_2", 0 0, L_0x13a633c80;  1 drivers
v0x13a53d160_0 .net *"_ivl_3", 0 0, L_0x13a633d60;  1 drivers
v0x13a53d200_0 .net *"_ivl_5", 0 0, L_0x13a633e10;  1 drivers
L_0x13a633be0 .reduce/or L_0x13a633fe0;
S_0x13a53d290 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a53cb00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a53d290
v0x13a53d4e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a53d4e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a53d4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_115.248 ;
    %load/vec4 v0x13a53d4e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_115.249, 5;
    %load/vec4 v0x13a53d4e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a53d4e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_115.248;
T_115.249 ;
    %end;
S_0x13a53dcf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a53b8c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a53dcf0
v0x13a53df40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a53df40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a53df40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_116.250 ;
    %load/vec4 v0x13a53df40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_116.251, 5;
    %load/vec4 v0x13a53df40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a53df40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_116.250;
T_116.251 ;
    %end;
S_0x13a53e760 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5389d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a53e760
v0x13a53e9b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a53e9b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a53e9b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_117.252 ;
    %load/vec4 v0x13a53e9b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_117.253, 5;
    %load/vec4 v0x13a53e9b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a53e9b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_117.252;
T_117.253 ;
    %end;
S_0x13a53f1d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5321d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a53f1d0
v0x13a53f420_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x13a53f420_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a53f420_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_118.254 ;
    %load/vec4 v0x13a53f420_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_118.255, 5;
    %load/vec4 v0x13a53f420_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a53f420_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_118.254;
T_118.255 ;
    %end;
S_0x13a53f740 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a532000;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a53f910 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13a53f950 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13a54ca90_0 .net "in", 15 0, L_0x13a633ac0;  1 drivers
v0x13a54cb50_0 .net "out", 3 0, L_0x13a633960;  alias, 1 drivers
v0x13a54cc00_0 .net "vld", 0 0, L_0x13a6336b0;  alias, 1 drivers
L_0x13a631280 .part L_0x13a633ac0, 0, 8;
L_0x13a6335d0 .part L_0x13a633ac0, 8, 8;
S_0x13a53fb20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a53f740;
 .timescale -9 -12;
L_0x13a6336b0 .functor OR 1, L_0x13a630e70, L_0x13a6331c0, C4<0>, C4<0>;
L_0x14008b538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a54c290_0 .net/2u *"_ivl_4", 0 0, L_0x14008b538;  1 drivers
v0x13a54c350_0 .net *"_ivl_6", 3 0, L_0x13a633760;  1 drivers
v0x13a54c3f0_0 .net *"_ivl_8", 3 0, L_0x13a633840;  1 drivers
v0x13a54c4a0_0 .net "out_h", 2 0, L_0x13a633470;  1 drivers
v0x13a54c560_0 .net "out_l", 2 0, L_0x13a631120;  1 drivers
v0x13a54c630_0 .net "out_vh", 0 0, L_0x13a6331c0;  1 drivers
v0x13a54c6e0_0 .net "out_vl", 0 0, L_0x13a630e70;  1 drivers
L_0x13a633760 .concat [ 3 1 0 0], L_0x13a633470, L_0x14008b538;
L_0x13a633840 .concat [ 3 1 0 0], L_0x13a631120, L_0x13a630e70;
L_0x13a633960 .functor MUXZ 4, L_0x13a633840, L_0x13a633760, L_0x13a6331c0, C4<>;
S_0x13a53fce0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a53fb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a53f9d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a53fa10 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a545d20_0 .net "in", 7 0, L_0x13a6335d0;  1 drivers
v0x13a545de0_0 .net "out", 2 0, L_0x13a633470;  alias, 1 drivers
v0x13a545e90_0 .net "vld", 0 0, L_0x13a6331c0;  alias, 1 drivers
L_0x13a6321b0 .part L_0x13a6335d0, 0, 4;
L_0x13a6330e0 .part L_0x13a6335d0, 4, 4;
S_0x13a540060 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a53fce0;
 .timescale -9 -12;
L_0x13a6331c0 .functor OR 1, L_0x13a631da0, L_0x13a632cd0, C4<0>, C4<0>;
L_0x14008b4f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a545520_0 .net/2u *"_ivl_4", 0 0, L_0x14008b4f0;  1 drivers
v0x13a5455e0_0 .net *"_ivl_6", 2 0, L_0x13a633270;  1 drivers
v0x13a545680_0 .net *"_ivl_8", 2 0, L_0x13a633350;  1 drivers
v0x13a545730_0 .net "out_h", 1 0, L_0x13a632f80;  1 drivers
v0x13a5457f0_0 .net "out_l", 1 0, L_0x13a632050;  1 drivers
v0x13a5458c0_0 .net "out_vh", 0 0, L_0x13a632cd0;  1 drivers
v0x13a545970_0 .net "out_vl", 0 0, L_0x13a631da0;  1 drivers
L_0x13a633270 .concat [ 2 1 0 0], L_0x13a632f80, L_0x14008b4f0;
L_0x13a633350 .concat [ 2 1 0 0], L_0x13a632050, L_0x13a631da0;
L_0x13a633470 .functor MUXZ 3, L_0x13a633350, L_0x13a633270, L_0x13a632cd0, C4<>;
S_0x13a540230 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a540060;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a53fef0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a53ff30 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a542910_0 .net "in", 3 0, L_0x13a6330e0;  1 drivers
v0x13a5429d0_0 .net "out", 1 0, L_0x13a632f80;  alias, 1 drivers
v0x13a542a80_0 .net "vld", 0 0, L_0x13a632cd0;  alias, 1 drivers
L_0x13a632690 .part L_0x13a6330e0, 0, 2;
L_0x13a632bb0 .part L_0x13a6330e0, 2, 2;
S_0x13a5405b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a540230;
 .timescale -9 -12;
L_0x13a632cd0 .functor OR 1, L_0x13a632250, L_0x13a6327b0, C4<0>, C4<0>;
L_0x14008b4a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a542110_0 .net/2u *"_ivl_4", 0 0, L_0x14008b4a8;  1 drivers
v0x13a5421d0_0 .net *"_ivl_6", 1 0, L_0x13a632d80;  1 drivers
v0x13a542270_0 .net *"_ivl_8", 1 0, L_0x13a632e60;  1 drivers
v0x13a542320_0 .net "out_h", 0 0, L_0x13a632a80;  1 drivers
v0x13a5423e0_0 .net "out_l", 0 0, L_0x13a632560;  1 drivers
v0x13a5424b0_0 .net "out_vh", 0 0, L_0x13a6327b0;  1 drivers
v0x13a542560_0 .net "out_vl", 0 0, L_0x13a632250;  1 drivers
L_0x13a632d80 .concat [ 1 1 0 0], L_0x13a632a80, L_0x14008b4a8;
L_0x13a632e60 .concat [ 1 1 0 0], L_0x13a632560, L_0x13a632250;
L_0x13a632f80 .functor MUXZ 2, L_0x13a632e60, L_0x13a632d80, L_0x13a6327b0, C4<>;
S_0x13a540780 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5405b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a540440 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a540480 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5411b0_0 .net "in", 1 0, L_0x13a632bb0;  1 drivers
v0x13a541270_0 .net "out", 0 0, L_0x13a632a80;  alias, 1 drivers
v0x13a541320_0 .net "vld", 0 0, L_0x13a6327b0;  alias, 1 drivers
L_0x13a632850 .part L_0x13a632bb0, 1, 1;
L_0x13a6329e0 .part L_0x13a632bb0, 0, 1;
S_0x13a540b00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a540780;
 .timescale -9 -12;
L_0x13a632930 .functor NOT 1, L_0x13a632850, C4<0>, C4<0>, C4<0>;
L_0x13a632a80 .functor AND 1, L_0x13a632930, L_0x13a6329e0, C4<1>, C4<1>;
v0x13a540cd0_0 .net *"_ivl_2", 0 0, L_0x13a632850;  1 drivers
v0x13a540d90_0 .net *"_ivl_3", 0 0, L_0x13a632930;  1 drivers
v0x13a540e30_0 .net *"_ivl_5", 0 0, L_0x13a6329e0;  1 drivers
L_0x13a6327b0 .reduce/or L_0x13a632bb0;
S_0x13a540ec0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a540780;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a540ec0
v0x13a541110_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a541110_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a541110_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_119.256 ;
    %load/vec4 v0x13a541110_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_119.257, 5;
    %load/vec4 v0x13a541110_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a541110_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_119.256;
T_119.257 ;
    %end;
S_0x13a541420 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5405b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5415f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a541630 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a541ea0_0 .net "in", 1 0, L_0x13a632690;  1 drivers
v0x13a541f60_0 .net "out", 0 0, L_0x13a632560;  alias, 1 drivers
v0x13a542010_0 .net "vld", 0 0, L_0x13a632250;  alias, 1 drivers
L_0x13a632330 .part L_0x13a632690, 1, 1;
L_0x13a6324c0 .part L_0x13a632690, 0, 1;
S_0x13a541800 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a541420;
 .timescale -9 -12;
L_0x13a632410 .functor NOT 1, L_0x13a632330, C4<0>, C4<0>, C4<0>;
L_0x13a632560 .functor AND 1, L_0x13a632410, L_0x13a6324c0, C4<1>, C4<1>;
v0x13a5419c0_0 .net *"_ivl_2", 0 0, L_0x13a632330;  1 drivers
v0x13a541a80_0 .net *"_ivl_3", 0 0, L_0x13a632410;  1 drivers
v0x13a541b20_0 .net *"_ivl_5", 0 0, L_0x13a6324c0;  1 drivers
L_0x13a632250 .reduce/or L_0x13a632690;
S_0x13a541bb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a541420;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a541bb0
v0x13a541e00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a541e00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a541e00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_120.258 ;
    %load/vec4 v0x13a541e00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_120.259, 5;
    %load/vec4 v0x13a541e00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a541e00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_120.258;
T_120.259 ;
    %end;
S_0x13a542610 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a540230;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a542610
v0x13a542860_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a542860_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a542860_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_121.260 ;
    %load/vec4 v0x13a542860_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_121.261, 5;
    %load/vec4 v0x13a542860_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a542860_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_121.260;
T_121.261 ;
    %end;
S_0x13a542b80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a540060;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a542d50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a542d90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a5452b0_0 .net "in", 3 0, L_0x13a6321b0;  1 drivers
v0x13a545370_0 .net "out", 1 0, L_0x13a632050;  alias, 1 drivers
v0x13a545420_0 .net "vld", 0 0, L_0x13a631da0;  alias, 1 drivers
L_0x13a631760 .part L_0x13a6321b0, 0, 2;
L_0x13a631c80 .part L_0x13a6321b0, 2, 2;
S_0x13a542f60 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a542b80;
 .timescale -9 -12;
L_0x13a631da0 .functor OR 1, L_0x13a631320, L_0x13a631880, C4<0>, C4<0>;
L_0x14008b460 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a544ab0_0 .net/2u *"_ivl_4", 0 0, L_0x14008b460;  1 drivers
v0x13a544b70_0 .net *"_ivl_6", 1 0, L_0x13a631e50;  1 drivers
v0x13a544c10_0 .net *"_ivl_8", 1 0, L_0x13a631f30;  1 drivers
v0x13a544cc0_0 .net "out_h", 0 0, L_0x13a631b50;  1 drivers
v0x13a544d80_0 .net "out_l", 0 0, L_0x13a631630;  1 drivers
v0x13a544e50_0 .net "out_vh", 0 0, L_0x13a631880;  1 drivers
v0x13a544f00_0 .net "out_vl", 0 0, L_0x13a631320;  1 drivers
L_0x13a631e50 .concat [ 1 1 0 0], L_0x13a631b50, L_0x14008b460;
L_0x13a631f30 .concat [ 1 1 0 0], L_0x13a631630, L_0x13a631320;
L_0x13a632050 .functor MUXZ 2, L_0x13a631f30, L_0x13a631e50, L_0x13a631880, C4<>;
S_0x13a543120 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a542f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a542e10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a542e50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a543b50_0 .net "in", 1 0, L_0x13a631c80;  1 drivers
v0x13a543c10_0 .net "out", 0 0, L_0x13a631b50;  alias, 1 drivers
v0x13a543cc0_0 .net "vld", 0 0, L_0x13a631880;  alias, 1 drivers
L_0x13a631920 .part L_0x13a631c80, 1, 1;
L_0x13a631ab0 .part L_0x13a631c80, 0, 1;
S_0x13a5434a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a543120;
 .timescale -9 -12;
L_0x13a631a00 .functor NOT 1, L_0x13a631920, C4<0>, C4<0>, C4<0>;
L_0x13a631b50 .functor AND 1, L_0x13a631a00, L_0x13a631ab0, C4<1>, C4<1>;
v0x13a543670_0 .net *"_ivl_2", 0 0, L_0x13a631920;  1 drivers
v0x13a543730_0 .net *"_ivl_3", 0 0, L_0x13a631a00;  1 drivers
v0x13a5437d0_0 .net *"_ivl_5", 0 0, L_0x13a631ab0;  1 drivers
L_0x13a631880 .reduce/or L_0x13a631c80;
S_0x13a543860 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a543120;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a543860
v0x13a543ab0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a543ab0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a543ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_122.262 ;
    %load/vec4 v0x13a543ab0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_122.263, 5;
    %load/vec4 v0x13a543ab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a543ab0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_122.262;
T_122.263 ;
    %end;
S_0x13a543dc0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a542f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a543f90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a543fd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a544840_0 .net "in", 1 0, L_0x13a631760;  1 drivers
v0x13a544900_0 .net "out", 0 0, L_0x13a631630;  alias, 1 drivers
v0x13a5449b0_0 .net "vld", 0 0, L_0x13a631320;  alias, 1 drivers
L_0x13a631400 .part L_0x13a631760, 1, 1;
L_0x13a631590 .part L_0x13a631760, 0, 1;
S_0x13a5441a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a543dc0;
 .timescale -9 -12;
L_0x13a6314e0 .functor NOT 1, L_0x13a631400, C4<0>, C4<0>, C4<0>;
L_0x13a631630 .functor AND 1, L_0x13a6314e0, L_0x13a631590, C4<1>, C4<1>;
v0x13a544360_0 .net *"_ivl_2", 0 0, L_0x13a631400;  1 drivers
v0x13a544420_0 .net *"_ivl_3", 0 0, L_0x13a6314e0;  1 drivers
v0x13a5444c0_0 .net *"_ivl_5", 0 0, L_0x13a631590;  1 drivers
L_0x13a631320 .reduce/or L_0x13a631760;
S_0x13a544550 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a543dc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a544550
v0x13a5447a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a5447a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5447a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_123.264 ;
    %load/vec4 v0x13a5447a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_123.265, 5;
    %load/vec4 v0x13a5447a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5447a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_123.264;
T_123.265 ;
    %end;
S_0x13a544fb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a542b80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a544fb0
v0x13a545200_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a545200_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a545200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_124.266 ;
    %load/vec4 v0x13a545200_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_124.267, 5;
    %load/vec4 v0x13a545200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a545200_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_124.266;
T_124.267 ;
    %end;
S_0x13a545a20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a53fce0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a545a20
v0x13a545c70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a545c70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a545c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_125.268 ;
    %load/vec4 v0x13a545c70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_125.269, 5;
    %load/vec4 v0x13a545c70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a545c70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_125.268;
T_125.269 ;
    %end;
S_0x13a545f90 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a53fb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a546160 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a5461a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a54c020_0 .net "in", 7 0, L_0x13a631280;  1 drivers
v0x13a54c0e0_0 .net "out", 2 0, L_0x13a631120;  alias, 1 drivers
v0x13a54c190_0 .net "vld", 0 0, L_0x13a630e70;  alias, 1 drivers
L_0x13a62fe60 .part L_0x13a631280, 0, 4;
L_0x13a630d90 .part L_0x13a631280, 4, 4;
S_0x13a546370 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a545f90;
 .timescale -9 -12;
L_0x13a630e70 .functor OR 1, L_0x13a62fa50, L_0x13a630980, C4<0>, C4<0>;
L_0x14008b418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a54b820_0 .net/2u *"_ivl_4", 0 0, L_0x14008b418;  1 drivers
v0x13a54b8e0_0 .net *"_ivl_6", 2 0, L_0x13a630f20;  1 drivers
v0x13a54b980_0 .net *"_ivl_8", 2 0, L_0x13a631000;  1 drivers
v0x13a54ba30_0 .net "out_h", 1 0, L_0x13a630c30;  1 drivers
v0x13a54baf0_0 .net "out_l", 1 0, L_0x13a62fd00;  1 drivers
v0x13a54bbc0_0 .net "out_vh", 0 0, L_0x13a630980;  1 drivers
v0x13a54bc70_0 .net "out_vl", 0 0, L_0x13a62fa50;  1 drivers
L_0x13a630f20 .concat [ 2 1 0 0], L_0x13a630c30, L_0x14008b418;
L_0x13a631000 .concat [ 2 1 0 0], L_0x13a62fd00, L_0x13a62fa50;
L_0x13a631120 .functor MUXZ 3, L_0x13a631000, L_0x13a630f20, L_0x13a630980, C4<>;
S_0x13a546530 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a546370;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a546220 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a546260 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a548c10_0 .net "in", 3 0, L_0x13a630d90;  1 drivers
v0x13a548cd0_0 .net "out", 1 0, L_0x13a630c30;  alias, 1 drivers
v0x13a548d80_0 .net "vld", 0 0, L_0x13a630980;  alias, 1 drivers
L_0x13a630340 .part L_0x13a630d90, 0, 2;
L_0x13a630860 .part L_0x13a630d90, 2, 2;
S_0x13a5468b0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a546530;
 .timescale -9 -12;
L_0x13a630980 .functor OR 1, L_0x13a62ff00, L_0x13a630460, C4<0>, C4<0>;
L_0x14008b3d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a548410_0 .net/2u *"_ivl_4", 0 0, L_0x14008b3d0;  1 drivers
v0x13a5484d0_0 .net *"_ivl_6", 1 0, L_0x13a630a30;  1 drivers
v0x13a548570_0 .net *"_ivl_8", 1 0, L_0x13a630b10;  1 drivers
v0x13a548620_0 .net "out_h", 0 0, L_0x13a630730;  1 drivers
v0x13a5486e0_0 .net "out_l", 0 0, L_0x13a630210;  1 drivers
v0x13a5487b0_0 .net "out_vh", 0 0, L_0x13a630460;  1 drivers
v0x13a548860_0 .net "out_vl", 0 0, L_0x13a62ff00;  1 drivers
L_0x13a630a30 .concat [ 1 1 0 0], L_0x13a630730, L_0x14008b3d0;
L_0x13a630b10 .concat [ 1 1 0 0], L_0x13a630210, L_0x13a62ff00;
L_0x13a630c30 .functor MUXZ 2, L_0x13a630b10, L_0x13a630a30, L_0x13a630460, C4<>;
S_0x13a546a80 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5468b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a546740 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a546780 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5474b0_0 .net "in", 1 0, L_0x13a630860;  1 drivers
v0x13a547570_0 .net "out", 0 0, L_0x13a630730;  alias, 1 drivers
v0x13a547620_0 .net "vld", 0 0, L_0x13a630460;  alias, 1 drivers
L_0x13a630500 .part L_0x13a630860, 1, 1;
L_0x13a630690 .part L_0x13a630860, 0, 1;
S_0x13a546e00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a546a80;
 .timescale -9 -12;
L_0x13a6305e0 .functor NOT 1, L_0x13a630500, C4<0>, C4<0>, C4<0>;
L_0x13a630730 .functor AND 1, L_0x13a6305e0, L_0x13a630690, C4<1>, C4<1>;
v0x13a546fd0_0 .net *"_ivl_2", 0 0, L_0x13a630500;  1 drivers
v0x13a547090_0 .net *"_ivl_3", 0 0, L_0x13a6305e0;  1 drivers
v0x13a547130_0 .net *"_ivl_5", 0 0, L_0x13a630690;  1 drivers
L_0x13a630460 .reduce/or L_0x13a630860;
S_0x13a5471c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a546a80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5471c0
v0x13a547410_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a547410_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a547410_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_126.270 ;
    %load/vec4 v0x13a547410_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_126.271, 5;
    %load/vec4 v0x13a547410_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a547410_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_126.270;
T_126.271 ;
    %end;
S_0x13a547720 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5468b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5478f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a547930 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5481a0_0 .net "in", 1 0, L_0x13a630340;  1 drivers
v0x13a548260_0 .net "out", 0 0, L_0x13a630210;  alias, 1 drivers
v0x13a548310_0 .net "vld", 0 0, L_0x13a62ff00;  alias, 1 drivers
L_0x13a62ffe0 .part L_0x13a630340, 1, 1;
L_0x13a630170 .part L_0x13a630340, 0, 1;
S_0x13a547b00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a547720;
 .timescale -9 -12;
L_0x13a6300c0 .functor NOT 1, L_0x13a62ffe0, C4<0>, C4<0>, C4<0>;
L_0x13a630210 .functor AND 1, L_0x13a6300c0, L_0x13a630170, C4<1>, C4<1>;
v0x13a547cc0_0 .net *"_ivl_2", 0 0, L_0x13a62ffe0;  1 drivers
v0x13a547d80_0 .net *"_ivl_3", 0 0, L_0x13a6300c0;  1 drivers
v0x13a547e20_0 .net *"_ivl_5", 0 0, L_0x13a630170;  1 drivers
L_0x13a62ff00 .reduce/or L_0x13a630340;
S_0x13a547eb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a547720;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a547eb0
v0x13a548100_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a548100_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a548100_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_127.272 ;
    %load/vec4 v0x13a548100_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_127.273, 5;
    %load/vec4 v0x13a548100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a548100_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_127.272;
T_127.273 ;
    %end;
S_0x13a548910 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a546530;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a548910
v0x13a548b60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a548b60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a548b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_128.274 ;
    %load/vec4 v0x13a548b60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_128.275, 5;
    %load/vec4 v0x13a548b60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a548b60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_128.274;
T_128.275 ;
    %end;
S_0x13a548e80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a546370;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a549050 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a549090 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a54b5b0_0 .net "in", 3 0, L_0x13a62fe60;  1 drivers
v0x13a54b670_0 .net "out", 1 0, L_0x13a62fd00;  alias, 1 drivers
v0x13a54b720_0 .net "vld", 0 0, L_0x13a62fa50;  alias, 1 drivers
L_0x13a62f410 .part L_0x13a62fe60, 0, 2;
L_0x13a62f930 .part L_0x13a62fe60, 2, 2;
S_0x13a549260 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a548e80;
 .timescale -9 -12;
L_0x13a62fa50 .functor OR 1, L_0x13a62eda0, L_0x13a62f530, C4<0>, C4<0>;
L_0x14008b388 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a54adb0_0 .net/2u *"_ivl_4", 0 0, L_0x14008b388;  1 drivers
v0x13a54ae70_0 .net *"_ivl_6", 1 0, L_0x13a62fb00;  1 drivers
v0x13a54af10_0 .net *"_ivl_8", 1 0, L_0x13a62fbe0;  1 drivers
v0x13a54afc0_0 .net "out_h", 0 0, L_0x13a62f800;  1 drivers
v0x13a54b080_0 .net "out_l", 0 0, L_0x13a62f2e0;  1 drivers
v0x13a54b150_0 .net "out_vh", 0 0, L_0x13a62f530;  1 drivers
v0x13a54b200_0 .net "out_vl", 0 0, L_0x13a62eda0;  1 drivers
L_0x13a62fb00 .concat [ 1 1 0 0], L_0x13a62f800, L_0x14008b388;
L_0x13a62fbe0 .concat [ 1 1 0 0], L_0x13a62f2e0, L_0x13a62eda0;
L_0x13a62fd00 .functor MUXZ 2, L_0x13a62fbe0, L_0x13a62fb00, L_0x13a62f530, C4<>;
S_0x13a549420 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a549260;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a549110 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a549150 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a549e50_0 .net "in", 1 0, L_0x13a62f930;  1 drivers
v0x13a549f10_0 .net "out", 0 0, L_0x13a62f800;  alias, 1 drivers
v0x13a549fc0_0 .net "vld", 0 0, L_0x13a62f530;  alias, 1 drivers
L_0x13a62f5d0 .part L_0x13a62f930, 1, 1;
L_0x13a62f760 .part L_0x13a62f930, 0, 1;
S_0x13a5497a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a549420;
 .timescale -9 -12;
L_0x13a62f6b0 .functor NOT 1, L_0x13a62f5d0, C4<0>, C4<0>, C4<0>;
L_0x13a62f800 .functor AND 1, L_0x13a62f6b0, L_0x13a62f760, C4<1>, C4<1>;
v0x13a549970_0 .net *"_ivl_2", 0 0, L_0x13a62f5d0;  1 drivers
v0x13a549a30_0 .net *"_ivl_3", 0 0, L_0x13a62f6b0;  1 drivers
v0x13a549ad0_0 .net *"_ivl_5", 0 0, L_0x13a62f760;  1 drivers
L_0x13a62f530 .reduce/or L_0x13a62f930;
S_0x13a549b60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a549420;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a549b60
v0x13a549db0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a549db0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a549db0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_129.276 ;
    %load/vec4 v0x13a549db0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_129.277, 5;
    %load/vec4 v0x13a549db0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a549db0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_129.276;
T_129.277 ;
    %end;
S_0x13a54a0c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a549260;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a54a290 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a54a2d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a54ab40_0 .net "in", 1 0, L_0x13a62f410;  1 drivers
v0x13a54ac00_0 .net "out", 0 0, L_0x13a62f2e0;  alias, 1 drivers
v0x13a54acb0_0 .net "vld", 0 0, L_0x13a62eda0;  alias, 1 drivers
L_0x13a62f0f0 .part L_0x13a62f410, 1, 1;
L_0x13a62f240 .part L_0x13a62f410, 0, 1;
S_0x13a54a4a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a54a0c0;
 .timescale -9 -12;
L_0x13a62f190 .functor NOT 1, L_0x13a62f0f0, C4<0>, C4<0>, C4<0>;
L_0x13a62f2e0 .functor AND 1, L_0x13a62f190, L_0x13a62f240, C4<1>, C4<1>;
v0x13a54a660_0 .net *"_ivl_2", 0 0, L_0x13a62f0f0;  1 drivers
v0x13a54a720_0 .net *"_ivl_3", 0 0, L_0x13a62f190;  1 drivers
v0x13a54a7c0_0 .net *"_ivl_5", 0 0, L_0x13a62f240;  1 drivers
L_0x13a62eda0 .reduce/or L_0x13a62f410;
S_0x13a54a850 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a54a0c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a54a850
v0x13a54aaa0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a54aaa0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a54aaa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_130.278 ;
    %load/vec4 v0x13a54aaa0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_130.279, 5;
    %load/vec4 v0x13a54aaa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a54aaa0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_130.278;
T_130.279 ;
    %end;
S_0x13a54b2b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a548e80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a54b2b0
v0x13a54b500_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a54b500_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a54b500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_131.280 ;
    %load/vec4 v0x13a54b500_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_131.281, 5;
    %load/vec4 v0x13a54b500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a54b500_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_131.280;
T_131.281 ;
    %end;
S_0x13a54bd20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a545f90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a54bd20
v0x13a54bf70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a54bf70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a54bf70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_132.282 ;
    %load/vec4 v0x13a54bf70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_132.283, 5;
    %load/vec4 v0x13a54bf70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a54bf70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_132.282;
T_132.283 ;
    %end;
S_0x13a54c790 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a53f740;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a54c790
v0x13a54c9e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x13a54c9e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a54c9e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_133.284 ;
    %load/vec4 v0x13a54c9e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_133.285, 5;
    %load/vec4 v0x13a54c9e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a54c9e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_133.284;
T_133.285 ;
    %end;
S_0x13a54d200 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a531c80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a54d200
v0x13a54d450_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.l1.log2 ;
    %load/vec4 v0x13a54d450_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a54d450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_134.286 ;
    %load/vec4 v0x13a54d450_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_134.287, 5;
    %load/vec4 v0x13a54d450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a54d450_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_134.286;
T_134.287 ;
    %end;
S_0x13a54d770 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x13a5318e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a54d770
v0x13a54d9d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.l2.log2 ;
    %load/vec4 v0x13a54d9d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a54d9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_135.288 ;
    %load/vec4 v0x13a54d9d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_135.289, 5;
    %load/vec4 v0x13a54d9d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a54d9d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_135.288;
T_135.289 ;
    %end;
S_0x13a54dce0 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x13a52abf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a54dce0
v0x13a54df50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.log2 ;
    %load/vec4 v0x13a54df50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a54df50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_136.290 ;
    %load/vec4 v0x13a54df50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_136.291, 5;
    %load/vec4 v0x13a54df50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a54df50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_136.290;
T_136.291 ;
    %end;
S_0x13a54e000 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x13a52abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x13a5311e0 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x14008b970 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a54e890_0 .net/2u *"_ivl_0", 0 0, L_0x14008b970;  1 drivers
L_0x14008b9b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a54e950_0 .net/2u *"_ivl_4", 0 0, L_0x14008b9b8;  1 drivers
v0x13a54e9f0_0 .net "a", 7 0, L_0x13a63a8b0;  1 drivers
v0x13a54eaa0_0 .net "ain", 8 0, L_0x13a63a4f0;  1 drivers
v0x13a54eb60_0 .net "b", 7 0, L_0x13a63a370;  1 drivers
v0x13a54ec40_0 .net "bin", 8 0, L_0x13a63a610;  1 drivers
v0x13a54ece0_0 .net "c", 8 0, L_0x13a63a730;  alias, 1 drivers
L_0x13a63a4f0 .concat [ 8 1 0 0], L_0x13a63a8b0, L_0x14008b970;
L_0x13a63a610 .concat [ 8 1 0 0], L_0x13a63a370, L_0x14008b9b8;
S_0x13a54e3b0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x13a54e000;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x13a54e580 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x13a54e280_0 .net "a", 8 0, L_0x13a63a4f0;  alias, 1 drivers
v0x13a54e6d0_0 .net "b", 8 0, L_0x13a63a610;  alias, 1 drivers
v0x13a54e780_0 .net "c", 8 0, L_0x13a63a730;  alias, 1 drivers
L_0x13a63a730 .arith/sub 9, L_0x13a63a4f0, L_0x13a63a610;
S_0x13a54edd0 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x13a52abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x13a54ef90 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x14008ae78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a54f100_0 .net/2u *"_ivl_0", 0 0, L_0x14008ae78;  1 drivers
v0x13a54f1c0_0 .net *"_ivl_11", 5 0, L_0x13a62bd70;  1 drivers
v0x13a54f260_0 .net *"_ivl_2", 5 0, L_0x13a62bbb0;  1 drivers
L_0x14008aec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a54f2f0_0 .net/2u *"_ivl_4", 0 0, L_0x14008aec0;  1 drivers
v0x13a54f380_0 .net *"_ivl_6", 5 0, L_0x13a62bc50;  1 drivers
L_0x14008af08 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x13a54f450_0 .net *"_ivl_8", 5 0, L_0x14008af08;  1 drivers
v0x13a54f500_0 .net "rc", 0 0, L_0x13a62b250;  alias, 1 drivers
v0x13a54f5a0_0 .net "regime", 4 0, L_0x13a62b440;  alias, 1 drivers
v0x13a54f650_0 .net "regime_N", 5 0, L_0x13a62be70;  alias, 1 drivers
L_0x13a62bbb0 .concat [ 5 1 0 0], L_0x13a62b440, L_0x14008ae78;
L_0x13a62bc50 .concat [ 5 1 0 0], L_0x13a62b440, L_0x14008aec0;
L_0x13a62bd70 .arith/sub 6, L_0x14008af08, L_0x13a62bc50;
L_0x13a62be70 .functor MUXZ 6, L_0x13a62bd70, L_0x13a62bbb0, L_0x13a62b250, C4<>;
S_0x13a54f7b0 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x13a52abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x13a54f410 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x14008af50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a54faa0_0 .net/2u *"_ivl_0", 0 0, L_0x14008af50;  1 drivers
v0x13a54fb60_0 .net *"_ivl_11", 5 0, L_0x13a62c1d0;  1 drivers
v0x13a54fc00_0 .net *"_ivl_2", 5 0, L_0x13a62bfd0;  1 drivers
L_0x14008af98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a54fc90_0 .net/2u *"_ivl_4", 0 0, L_0x14008af98;  1 drivers
v0x13a54fd20_0 .net *"_ivl_6", 5 0, L_0x13a62c0b0;  1 drivers
L_0x14008afe0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x13a54fdf0_0 .net *"_ivl_8", 5 0, L_0x14008afe0;  1 drivers
v0x13a54fea0_0 .net "rc", 0 0, L_0x13a62afa0;  alias, 1 drivers
v0x13a54ff40_0 .net "regime", 4 0, L_0x13a62b2f0;  alias, 1 drivers
v0x13a54fff0_0 .net "regime_N", 5 0, L_0x13a62c310;  alias, 1 drivers
L_0x13a62bfd0 .concat [ 5 1 0 0], L_0x13a62b2f0, L_0x14008af50;
L_0x13a62c0b0 .concat [ 5 1 0 0], L_0x13a62b2f0, L_0x14008af98;
L_0x13a62c1d0 .arith/sub 6, L_0x14008afe0, L_0x13a62c0b0;
L_0x13a62c310 .functor MUXZ 6, L_0x13a62c1d0, L_0x13a62bfd0, L_0x13a62afa0, C4<>;
S_0x13a550150 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x13a52abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 9 "c";
P_0x13a54fdb0 .param/l "N" 0 4 244, C4<0000000000000000000000000000001000>;
v0x13a550350_0 .net *"_ivl_0", 8 0, L_0x13a63a410;  1 drivers
L_0x14008ba48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a550490_0 .net *"_ivl_3", 7 0, L_0x14008ba48;  1 drivers
v0x13a550540_0 .net "a", 8 0, L_0x13a63a730;  alias, 1 drivers
v0x13a550630_0 .net "c", 8 0, L_0x13a63ab60;  alias, 1 drivers
v0x13a5506e0_0 .net "mant_ovf", 0 0, L_0x13a63ace0;  1 drivers
L_0x13a63a410 .concat [ 1 8 0 0], L_0x13a63ace0, L_0x14008ba48;
L_0x13a63ab60 .arith/sum 9, L_0x13a63a730, L_0x13a63a410;
S_0x13a5507d0 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x13a52abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 33 "c";
P_0x13a550990 .param/l "N" 0 4 231, +C4<00000000000000000000000000100000>;
v0x13a552570_0 .net "a", 31 0, L_0x13a611170;  alias, 1 drivers
v0x13a552660_0 .net "b", 31 0, L_0x13a62e250;  alias, 1 drivers
v0x13a5526f0_0 .net "c", 32 0, L_0x13a62e940;  alias, 1 drivers
v0x13a552780_0 .net "c_add", 32 0, L_0x13a62e540;  1 drivers
v0x13a552860_0 .net "c_sub", 32 0, L_0x13a62e840;  1 drivers
v0x13a552970_0 .net "op", 0 0, L_0x13a62b0a0;  alias, 1 drivers
L_0x13a62e940 .functor MUXZ 33, L_0x13a62e840, L_0x13a62e540, L_0x13a62b0a0, C4<>;
S_0x13a550b10 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x13a5507d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x13a550ce0 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x14008b268 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5512d0_0 .net/2u *"_ivl_0", 0 0, L_0x14008b268;  1 drivers
L_0x14008b2b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a551390_0 .net/2u *"_ivl_4", 0 0, L_0x14008b2b0;  1 drivers
v0x13a551430_0 .net "a", 31 0, L_0x13a611170;  alias, 1 drivers
v0x13a5514e0_0 .net "ain", 32 0, L_0x13a62e300;  1 drivers
v0x13a5515a0_0 .net "b", 31 0, L_0x13a62e250;  alias, 1 drivers
v0x13a551670_0 .net "bin", 32 0, L_0x13a62e420;  1 drivers
v0x13a551720_0 .net "c", 32 0, L_0x13a62e540;  alias, 1 drivers
L_0x13a62e300 .concat [ 32 1 0 0], L_0x13a611170, L_0x14008b268;
L_0x13a62e420 .concat [ 32 1 0 0], L_0x13a62e250, L_0x14008b2b0;
S_0x13a550df0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x13a550b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x13a550fc0 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x13a5510d0_0 .net "a", 32 0, L_0x13a62e300;  alias, 1 drivers
v0x13a551190_0 .net "b", 32 0, L_0x13a62e420;  alias, 1 drivers
v0x13a551230_0 .net "c", 32 0, L_0x13a62e540;  alias, 1 drivers
L_0x13a62e540 .arith/sum 33, L_0x13a62e300, L_0x13a62e420;
S_0x13a551810 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x13a5507d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x13a5519e0 .param/l "N" 0 4 195, +C4<00000000000000000000000000100000>;
L_0x14008b2f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a552020_0 .net/2u *"_ivl_0", 0 0, L_0x14008b2f8;  1 drivers
L_0x14008b340 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5520e0_0 .net/2u *"_ivl_4", 0 0, L_0x14008b340;  1 drivers
v0x13a552180_0 .net "a", 31 0, L_0x13a611170;  alias, 1 drivers
v0x13a552250_0 .net "ain", 32 0, L_0x13a62e640;  1 drivers
v0x13a552300_0 .net "b", 31 0, L_0x13a62e250;  alias, 1 drivers
v0x13a552410_0 .net "bin", 32 0, L_0x13a62e720;  1 drivers
v0x13a5524a0_0 .net "c", 32 0, L_0x13a62e840;  alias, 1 drivers
L_0x13a62e640 .concat [ 32 1 0 0], L_0x13a611170, L_0x14008b2f8;
L_0x13a62e720 .concat [ 32 1 0 0], L_0x13a62e250, L_0x14008b340;
S_0x13a551b50 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x13a551810;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x13a551d10 .param/l "N" 0 4 215, +C4<00000000000000000000000000100000>;
v0x13a551e20_0 .net "a", 32 0, L_0x13a62e640;  alias, 1 drivers
v0x13a551ee0_0 .net "b", 32 0, L_0x13a62e720;  alias, 1 drivers
v0x13a551f80_0 .net "c", 32 0, L_0x13a62e840;  alias, 1 drivers
L_0x13a62e840 .arith/sub 33, L_0x13a62e640, L_0x13a62e720;
S_0x13a552a20 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x13a52abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x13a552be0 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x14008bd18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a553230_0 .net/2u *"_ivl_0", 0 0, L_0x14008bd18;  1 drivers
L_0x14008bd60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5532f0_0 .net/2u *"_ivl_4", 0 0, L_0x14008bd60;  1 drivers
v0x13a553390_0 .net "a", 31 0, L_0x13a63e040;  1 drivers
v0x13a553440_0 .net "ain", 32 0, L_0x13a63d3f0;  1 drivers
v0x13a553500_0 .net "b", 31 0, L_0x13a63d950;  alias, 1 drivers
v0x13a5535e0_0 .net "bin", 32 0, L_0x13a63d510;  1 drivers
v0x13a553680_0 .net "c", 32 0, L_0x13a63df40;  alias, 1 drivers
L_0x13a63d3f0 .concat [ 32 1 0 0], L_0x13a63e040, L_0x14008bd18;
L_0x13a63d510 .concat [ 32 1 0 0], L_0x13a63d950, L_0x14008bd60;
S_0x13a552d50 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x13a552a20;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x13a552f20 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x13a553030_0 .net "a", 32 0, L_0x13a63d3f0;  alias, 1 drivers
v0x13a5530f0_0 .net "b", 32 0, L_0x13a63d510;  alias, 1 drivers
v0x13a553190_0 .net "c", 32 0, L_0x13a63df40;  alias, 1 drivers
L_0x13a63df40 .arith/sum 33, L_0x13a63d3f0, L_0x13a63d510;
S_0x13a553770 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x13a52abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x13a553930 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x13a553970 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x13a5539b0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x13a612f50 .functor BUFZ 32, L_0x13a612bc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13a6130e0 .functor NOT 32, L_0x13a612f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14008a530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13a61cec0 .functor XOR 1, L_0x13a612fc0, L_0x14008a530, C4<0>, C4<0>;
v0x13a572200_0 .net/2u *"_ivl_10", 0 0, L_0x14008a530;  1 drivers
v0x13a5722b0_0 .net *"_ivl_12", 0 0, L_0x13a61cec0;  1 drivers
L_0x14008a578 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x13a572360_0 .net/2u *"_ivl_16", 4 0, L_0x14008a578;  1 drivers
v0x13a572420_0 .net *"_ivl_18", 4 0, L_0x13a61d110;  1 drivers
v0x13a5724d0_0 .net *"_ivl_23", 29 0, L_0x13a61e850;  1 drivers
L_0x14008a728 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a5725c0_0 .net/2u *"_ivl_24", 1 0, L_0x14008a728;  1 drivers
v0x13a572670_0 .net *"_ivl_4", 31 0, L_0x13a6130e0;  1 drivers
v0x13a572720_0 .net *"_ivl_9", 30 0, L_0x13a61ce20;  1 drivers
v0x13a5727d0_0 .net "exp", 1 0, L_0x13a61ea50;  alias, 1 drivers
v0x13a5728e0_0 .net "in", 31 0, L_0x13a612bc0;  alias, 1 drivers
v0x13a572990_0 .net "k", 4 0, L_0x13a61cc80;  1 drivers
v0x13a572a30_0 .net "mant", 29 0, L_0x13a61eb80;  alias, 1 drivers
v0x13a572ae0_0 .net "rc", 0 0, L_0x13a612fc0;  alias, 1 drivers
v0x13a572b80_0 .net "regime", 4 0, L_0x13a61d210;  alias, 1 drivers
v0x13a572c30_0 .net "xin", 31 0, L_0x13a612f50;  1 drivers
v0x13a572ce0_0 .net "xin_r", 31 0, L_0x13a613150;  1 drivers
v0x13a572d90_0 .net "xin_tmp", 31 0, L_0x13a61e760;  1 drivers
L_0x13a612fc0 .part L_0x13a612f50, 30, 1;
L_0x13a613150 .functor MUXZ 32, L_0x13a612f50, L_0x13a6130e0, L_0x13a612fc0, C4<>;
L_0x13a61ce20 .part L_0x13a613150, 0, 31;
L_0x13a61cfb0 .concat [ 1 31 0 0], L_0x13a61cec0, L_0x13a61ce20;
L_0x13a61d110 .arith/sub 5, L_0x13a61cc80, L_0x14008a578;
L_0x13a61d210 .functor MUXZ 5, L_0x13a61cc80, L_0x13a61d110, L_0x13a612fc0, C4<>;
L_0x13a61e850 .part L_0x13a612f50, 0, 30;
L_0x13a61e930 .concat [ 2 30 0 0], L_0x14008a728, L_0x13a61e850;
L_0x13a61ea50 .part L_0x13a61e760, 30, 2;
L_0x13a61eb80 .part L_0x13a61e760, 0, 30;
S_0x13a553ba0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x13a553770;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a553ba0
v0x13a553e30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.log2 ;
    %load/vec4 v0x13a553e30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a553e30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_137.292 ;
    %load/vec4 v0x13a553e30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_137.293, 5;
    %load/vec4 v0x13a553e30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a553e30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_137.292;
T_137.293 ;
    %end;
S_0x13a553ee0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x13a553770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x13a5540b0 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x13a5540f0 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x13a61e760 .functor BUFZ 32, L_0x13a61e1b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14008a6e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a555770_0 .net *"_ivl_11", 0 0, L_0x14008a6e0;  1 drivers
v0x13a555830_0 .net *"_ivl_6", 0 0, L_0x13a61e2d0;  1 drivers
v0x13a5558e0_0 .net *"_ivl_7", 31 0, L_0x13a61e460;  1 drivers
v0x13a5559a0_0 .net *"_ivl_9", 30 0, L_0x13a61e3a0;  1 drivers
v0x13a555a50_0 .net "a", 31 0, L_0x13a61e930;  1 drivers
v0x13a555b40_0 .net "b", 4 0, L_0x13a61cc80;  alias, 1 drivers
v0x13a555bf0_0 .net "c", 31 0, L_0x13a61e760;  alias, 1 drivers
v0x13a555ca0 .array "tmp", 0 4;
v0x13a555ca0_0 .net v0x13a555ca0 0, 31 0, L_0x13a61e600; 1 drivers
v0x13a555ca0_1 .net v0x13a555ca0 1, 31 0, L_0x13a61d590; 1 drivers
v0x13a555ca0_2 .net v0x13a555ca0 2, 31 0, L_0x13a61da10; 1 drivers
v0x13a555ca0_3 .net v0x13a555ca0 3, 31 0, L_0x13a61ddd0; 1 drivers
v0x13a555ca0_4 .net v0x13a555ca0 4, 31 0, L_0x13a61e1b0; 1 drivers
L_0x13a61d330 .part L_0x13a61cc80, 1, 1;
L_0x13a61d6f0 .part L_0x13a61cc80, 2, 1;
L_0x13a61db30 .part L_0x13a61cc80, 3, 1;
L_0x13a61def0 .part L_0x13a61cc80, 4, 1;
L_0x13a61e2d0 .part L_0x13a61cc80, 0, 1;
L_0x13a61e3a0 .part L_0x13a61e930, 0, 31;
L_0x13a61e460 .concat [ 1 31 0 0], L_0x14008a6e0, L_0x13a61e3a0;
L_0x13a61e600 .functor MUXZ 32, L_0x13a61e930, L_0x13a61e460, L_0x13a61e2d0, C4<>;
S_0x13a5542e0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x13a553ee0;
 .timescale -9 -12;
P_0x13a5544b0 .param/l "i" 1 4 296, +C4<01>;
v0x13a554550_0 .net *"_ivl_1", 0 0, L_0x13a61d330;  1 drivers
v0x13a5545e0_0 .net *"_ivl_3", 31 0, L_0x13a61d470;  1 drivers
v0x13a554670_0 .net *"_ivl_5", 29 0, L_0x13a61d3d0;  1 drivers
L_0x14008a5c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a554700_0 .net *"_ivl_7", 1 0, L_0x14008a5c0;  1 drivers
L_0x13a61d3d0 .part L_0x13a61e600, 0, 30;
L_0x13a61d470 .concat [ 2 30 0 0], L_0x14008a5c0, L_0x13a61d3d0;
L_0x13a61d590 .functor MUXZ 32, L_0x13a61e600, L_0x13a61d470, L_0x13a61d330, C4<>;
S_0x13a5547a0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x13a553ee0;
 .timescale -9 -12;
P_0x13a554980 .param/l "i" 1 4 296, +C4<010>;
v0x13a554a10_0 .net *"_ivl_1", 0 0, L_0x13a61d6f0;  1 drivers
v0x13a554ac0_0 .net *"_ivl_3", 31 0, L_0x13a61d930;  1 drivers
v0x13a554b70_0 .net *"_ivl_5", 27 0, L_0x13a61d890;  1 drivers
L_0x14008a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13a554c30_0 .net *"_ivl_7", 3 0, L_0x14008a608;  1 drivers
L_0x13a61d890 .part L_0x13a61d590, 0, 28;
L_0x13a61d930 .concat [ 4 28 0 0], L_0x14008a608, L_0x13a61d890;
L_0x13a61da10 .functor MUXZ 32, L_0x13a61d590, L_0x13a61d930, L_0x13a61d6f0, C4<>;
S_0x13a554ce0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x13a553ee0;
 .timescale -9 -12;
P_0x13a554ed0 .param/l "i" 1 4 296, +C4<011>;
v0x13a554f60_0 .net *"_ivl_1", 0 0, L_0x13a61db30;  1 drivers
v0x13a555010_0 .net *"_ivl_3", 31 0, L_0x13a61dcb0;  1 drivers
v0x13a5550c0_0 .net *"_ivl_5", 23 0, L_0x13a61dbd0;  1 drivers
L_0x14008a650 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a555180_0 .net *"_ivl_7", 7 0, L_0x14008a650;  1 drivers
L_0x13a61dbd0 .part L_0x13a61da10, 0, 24;
L_0x13a61dcb0 .concat [ 8 24 0 0], L_0x14008a650, L_0x13a61dbd0;
L_0x13a61ddd0 .functor MUXZ 32, L_0x13a61da10, L_0x13a61dcb0, L_0x13a61db30, C4<>;
S_0x13a555230 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x13a553ee0;
 .timescale -9 -12;
P_0x13a555400 .param/l "i" 1 4 296, +C4<0100>;
v0x13a5554a0_0 .net *"_ivl_1", 0 0, L_0x13a61def0;  1 drivers
v0x13a555550_0 .net *"_ivl_3", 31 0, L_0x13a61e070;  1 drivers
v0x13a555600_0 .net *"_ivl_5", 15 0, L_0x13a61df90;  1 drivers
L_0x14008a698 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a5556c0_0 .net *"_ivl_7", 15 0, L_0x14008a698;  1 drivers
L_0x13a61df90 .part L_0x13a61ddd0, 0, 16;
L_0x13a61e070 .concat [ 16 16 0 0], L_0x14008a698, L_0x13a61df90;
L_0x13a61e1b0 .functor MUXZ 32, L_0x13a61ddd0, L_0x13a61e070, L_0x13a61def0, C4<>;
S_0x13a555df0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x13a553770;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x13a555fb0 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x13a555ff0 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x13a571fa0_0 .net "in", 31 0, L_0x13a61cfb0;  1 drivers
v0x13a572070_0 .net "out", 4 0, L_0x13a61cc80;  alias, 1 drivers
v0x13a572140_0 .net "vld", 0 0, L_0x13a61c9d0;  1 drivers
S_0x13a5561a0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x13a555df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a556070 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x13a5560b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x13a571a20_0 .net "in", 31 0, L_0x13a61cfb0;  alias, 1 drivers
v0x13a571ae0_0 .net "out", 4 0, L_0x13a61cc80;  alias, 1 drivers
v0x13a571ba0_0 .net "vld", 0 0, L_0x13a61c9d0;  alias, 1 drivers
L_0x13a617d60 .part L_0x13a61cfb0, 0, 16;
L_0x13a61c930 .part L_0x13a61cfb0, 16, 16;
S_0x13a556520 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5561a0;
 .timescale -9 -12;
L_0x13a61c9d0 .functor OR 1, L_0x13a617950, L_0x13a61c520, C4<0>, C4<0>;
L_0x14008a4e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a571220_0 .net/2u *"_ivl_4", 0 0, L_0x14008a4e8;  1 drivers
v0x13a5712e0_0 .net *"_ivl_6", 4 0, L_0x13a61ca80;  1 drivers
v0x13a571380_0 .net *"_ivl_8", 4 0, L_0x13a61cb60;  1 drivers
v0x13a571430_0 .net "out_h", 3 0, L_0x13a61c7d0;  1 drivers
v0x13a5714f0_0 .net "out_l", 3 0, L_0x13a617c00;  1 drivers
v0x13a5715c0_0 .net "out_vh", 0 0, L_0x13a61c520;  1 drivers
v0x13a571670_0 .net "out_vl", 0 0, L_0x13a617950;  1 drivers
L_0x13a61ca80 .concat [ 4 1 0 0], L_0x13a61c7d0, L_0x14008a4e8;
L_0x13a61cb60 .concat [ 4 1 0 0], L_0x13a617c00, L_0x13a617950;
L_0x13a61cc80 .functor MUXZ 5, L_0x13a61cb60, L_0x13a61ca80, L_0x13a61c520, C4<>;
S_0x13a5566f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a556520;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5563b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13a5563f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13a5639f0_0 .net "in", 15 0, L_0x13a61c930;  1 drivers
v0x13a563ab0_0 .net "out", 3 0, L_0x13a61c7d0;  alias, 1 drivers
v0x13a563b60_0 .net "vld", 0 0, L_0x13a61c520;  alias, 1 drivers
L_0x13a61a0f0 .part L_0x13a61c930, 0, 8;
L_0x13a61c440 .part L_0x13a61c930, 8, 8;
S_0x13a556a70 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5566f0;
 .timescale -9 -12;
L_0x13a61c520 .functor OR 1, L_0x13a619ce0, L_0x13a61c030, C4<0>, C4<0>;
L_0x14008a4a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5631f0_0 .net/2u *"_ivl_4", 0 0, L_0x14008a4a0;  1 drivers
v0x13a5632b0_0 .net *"_ivl_6", 3 0, L_0x13a61c5d0;  1 drivers
v0x13a563350_0 .net *"_ivl_8", 3 0, L_0x13a61c6b0;  1 drivers
v0x13a563400_0 .net "out_h", 2 0, L_0x13a61c2e0;  1 drivers
v0x13a5634c0_0 .net "out_l", 2 0, L_0x13a619f90;  1 drivers
v0x13a563590_0 .net "out_vh", 0 0, L_0x13a61c030;  1 drivers
v0x13a563640_0 .net "out_vl", 0 0, L_0x13a619ce0;  1 drivers
L_0x13a61c5d0 .concat [ 3 1 0 0], L_0x13a61c2e0, L_0x14008a4a0;
L_0x13a61c6b0 .concat [ 3 1 0 0], L_0x13a619f90, L_0x13a619ce0;
L_0x13a61c7d0 .functor MUXZ 4, L_0x13a61c6b0, L_0x13a61c5d0, L_0x13a61c030, C4<>;
S_0x13a556c40 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a556a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a556900 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a556940 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a55cc80_0 .net "in", 7 0, L_0x13a61c440;  1 drivers
v0x13a55cd40_0 .net "out", 2 0, L_0x13a61c2e0;  alias, 1 drivers
v0x13a55cdf0_0 .net "vld", 0 0, L_0x13a61c030;  alias, 1 drivers
L_0x13a61b020 .part L_0x13a61c440, 0, 4;
L_0x13a61bf50 .part L_0x13a61c440, 4, 4;
S_0x13a556fc0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a556c40;
 .timescale -9 -12;
L_0x13a61c030 .functor OR 1, L_0x13a61ac10, L_0x13a61bb40, C4<0>, C4<0>;
L_0x14008a458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a55c480_0 .net/2u *"_ivl_4", 0 0, L_0x14008a458;  1 drivers
v0x13a55c540_0 .net *"_ivl_6", 2 0, L_0x13a61c0e0;  1 drivers
v0x13a55c5e0_0 .net *"_ivl_8", 2 0, L_0x13a61c1c0;  1 drivers
v0x13a55c690_0 .net "out_h", 1 0, L_0x13a61bdf0;  1 drivers
v0x13a55c750_0 .net "out_l", 1 0, L_0x13a61aec0;  1 drivers
v0x13a55c820_0 .net "out_vh", 0 0, L_0x13a61bb40;  1 drivers
v0x13a55c8d0_0 .net "out_vl", 0 0, L_0x13a61ac10;  1 drivers
L_0x13a61c0e0 .concat [ 2 1 0 0], L_0x13a61bdf0, L_0x14008a458;
L_0x13a61c1c0 .concat [ 2 1 0 0], L_0x13a61aec0, L_0x13a61ac10;
L_0x13a61c2e0 .functor MUXZ 3, L_0x13a61c1c0, L_0x13a61c0e0, L_0x13a61bb40, C4<>;
S_0x13a557190 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a556fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a556e50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a556e90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a559870_0 .net "in", 3 0, L_0x13a61bf50;  1 drivers
v0x13a559930_0 .net "out", 1 0, L_0x13a61bdf0;  alias, 1 drivers
v0x13a5599e0_0 .net "vld", 0 0, L_0x13a61bb40;  alias, 1 drivers
L_0x13a61b500 .part L_0x13a61bf50, 0, 2;
L_0x13a61ba20 .part L_0x13a61bf50, 2, 2;
S_0x13a557510 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a557190;
 .timescale -9 -12;
L_0x13a61bb40 .functor OR 1, L_0x13a61b0c0, L_0x13a61b620, C4<0>, C4<0>;
L_0x14008a410 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a559070_0 .net/2u *"_ivl_4", 0 0, L_0x14008a410;  1 drivers
v0x13a559130_0 .net *"_ivl_6", 1 0, L_0x13a61bbf0;  1 drivers
v0x13a5591d0_0 .net *"_ivl_8", 1 0, L_0x13a61bcd0;  1 drivers
v0x13a559280_0 .net "out_h", 0 0, L_0x13a61b8f0;  1 drivers
v0x13a559340_0 .net "out_l", 0 0, L_0x13a61b3d0;  1 drivers
v0x13a559410_0 .net "out_vh", 0 0, L_0x13a61b620;  1 drivers
v0x13a5594c0_0 .net "out_vl", 0 0, L_0x13a61b0c0;  1 drivers
L_0x13a61bbf0 .concat [ 1 1 0 0], L_0x13a61b8f0, L_0x14008a410;
L_0x13a61bcd0 .concat [ 1 1 0 0], L_0x13a61b3d0, L_0x13a61b0c0;
L_0x13a61bdf0 .functor MUXZ 2, L_0x13a61bcd0, L_0x13a61bbf0, L_0x13a61b620, C4<>;
S_0x13a5576e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a557510;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5573a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5573e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a558110_0 .net "in", 1 0, L_0x13a61ba20;  1 drivers
v0x13a5581d0_0 .net "out", 0 0, L_0x13a61b8f0;  alias, 1 drivers
v0x13a558280_0 .net "vld", 0 0, L_0x13a61b620;  alias, 1 drivers
L_0x13a61b6c0 .part L_0x13a61ba20, 1, 1;
L_0x13a61b850 .part L_0x13a61ba20, 0, 1;
S_0x13a557a60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5576e0;
 .timescale -9 -12;
L_0x13a61b7a0 .functor NOT 1, L_0x13a61b6c0, C4<0>, C4<0>, C4<0>;
L_0x13a61b8f0 .functor AND 1, L_0x13a61b7a0, L_0x13a61b850, C4<1>, C4<1>;
v0x13a557c30_0 .net *"_ivl_2", 0 0, L_0x13a61b6c0;  1 drivers
v0x13a557cf0_0 .net *"_ivl_3", 0 0, L_0x13a61b7a0;  1 drivers
v0x13a557d90_0 .net *"_ivl_5", 0 0, L_0x13a61b850;  1 drivers
L_0x13a61b620 .reduce/or L_0x13a61ba20;
S_0x13a557e20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5576e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a557e20
v0x13a558070_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a558070_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a558070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_138.294 ;
    %load/vec4 v0x13a558070_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_138.295, 5;
    %load/vec4 v0x13a558070_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a558070_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_138.294;
T_138.295 ;
    %end;
S_0x13a558380 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a557510;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a558550 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a558590 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a558e00_0 .net "in", 1 0, L_0x13a61b500;  1 drivers
v0x13a558ec0_0 .net "out", 0 0, L_0x13a61b3d0;  alias, 1 drivers
v0x13a558f70_0 .net "vld", 0 0, L_0x13a61b0c0;  alias, 1 drivers
L_0x13a61b1a0 .part L_0x13a61b500, 1, 1;
L_0x13a61b330 .part L_0x13a61b500, 0, 1;
S_0x13a558760 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a558380;
 .timescale -9 -12;
L_0x13a61b280 .functor NOT 1, L_0x13a61b1a0, C4<0>, C4<0>, C4<0>;
L_0x13a61b3d0 .functor AND 1, L_0x13a61b280, L_0x13a61b330, C4<1>, C4<1>;
v0x13a558920_0 .net *"_ivl_2", 0 0, L_0x13a61b1a0;  1 drivers
v0x13a5589e0_0 .net *"_ivl_3", 0 0, L_0x13a61b280;  1 drivers
v0x13a558a80_0 .net *"_ivl_5", 0 0, L_0x13a61b330;  1 drivers
L_0x13a61b0c0 .reduce/or L_0x13a61b500;
S_0x13a558b10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a558380;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a558b10
v0x13a558d60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a558d60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a558d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_139.296 ;
    %load/vec4 v0x13a558d60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_139.297, 5;
    %load/vec4 v0x13a558d60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a558d60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_139.296;
T_139.297 ;
    %end;
S_0x13a559570 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a557190;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a559570
v0x13a5597c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a5597c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5597c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_140.298 ;
    %load/vec4 v0x13a5597c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_140.299, 5;
    %load/vec4 v0x13a5597c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5597c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_140.298;
T_140.299 ;
    %end;
S_0x13a559ae0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a556fc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a559cb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a559cf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a55c210_0 .net "in", 3 0, L_0x13a61b020;  1 drivers
v0x13a55c2d0_0 .net "out", 1 0, L_0x13a61aec0;  alias, 1 drivers
v0x13a55c380_0 .net "vld", 0 0, L_0x13a61ac10;  alias, 1 drivers
L_0x13a61a5d0 .part L_0x13a61b020, 0, 2;
L_0x13a61aaf0 .part L_0x13a61b020, 2, 2;
S_0x13a559ec0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a559ae0;
 .timescale -9 -12;
L_0x13a61ac10 .functor OR 1, L_0x13a61a190, L_0x13a61a6f0, C4<0>, C4<0>;
L_0x14008a3c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a55ba10_0 .net/2u *"_ivl_4", 0 0, L_0x14008a3c8;  1 drivers
v0x13a55bad0_0 .net *"_ivl_6", 1 0, L_0x13a61acc0;  1 drivers
v0x13a55bb70_0 .net *"_ivl_8", 1 0, L_0x13a61ada0;  1 drivers
v0x13a55bc20_0 .net "out_h", 0 0, L_0x13a61a9c0;  1 drivers
v0x13a55bce0_0 .net "out_l", 0 0, L_0x13a61a4a0;  1 drivers
v0x13a55bdb0_0 .net "out_vh", 0 0, L_0x13a61a6f0;  1 drivers
v0x13a55be60_0 .net "out_vl", 0 0, L_0x13a61a190;  1 drivers
L_0x13a61acc0 .concat [ 1 1 0 0], L_0x13a61a9c0, L_0x14008a3c8;
L_0x13a61ada0 .concat [ 1 1 0 0], L_0x13a61a4a0, L_0x13a61a190;
L_0x13a61aec0 .functor MUXZ 2, L_0x13a61ada0, L_0x13a61acc0, L_0x13a61a6f0, C4<>;
S_0x13a55a080 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a559ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a559d70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a559db0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a55aab0_0 .net "in", 1 0, L_0x13a61aaf0;  1 drivers
v0x13a55ab70_0 .net "out", 0 0, L_0x13a61a9c0;  alias, 1 drivers
v0x13a55ac20_0 .net "vld", 0 0, L_0x13a61a6f0;  alias, 1 drivers
L_0x13a61a790 .part L_0x13a61aaf0, 1, 1;
L_0x13a61a920 .part L_0x13a61aaf0, 0, 1;
S_0x13a55a400 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a55a080;
 .timescale -9 -12;
L_0x13a61a870 .functor NOT 1, L_0x13a61a790, C4<0>, C4<0>, C4<0>;
L_0x13a61a9c0 .functor AND 1, L_0x13a61a870, L_0x13a61a920, C4<1>, C4<1>;
v0x13a55a5d0_0 .net *"_ivl_2", 0 0, L_0x13a61a790;  1 drivers
v0x13a55a690_0 .net *"_ivl_3", 0 0, L_0x13a61a870;  1 drivers
v0x13a55a730_0 .net *"_ivl_5", 0 0, L_0x13a61a920;  1 drivers
L_0x13a61a6f0 .reduce/or L_0x13a61aaf0;
S_0x13a55a7c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a55a080;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a55a7c0
v0x13a55aa10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a55aa10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a55aa10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_141.300 ;
    %load/vec4 v0x13a55aa10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_141.301, 5;
    %load/vec4 v0x13a55aa10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a55aa10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_141.300;
T_141.301 ;
    %end;
S_0x13a55ad20 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a559ec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a55aef0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a55af30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a55b7a0_0 .net "in", 1 0, L_0x13a61a5d0;  1 drivers
v0x13a55b860_0 .net "out", 0 0, L_0x13a61a4a0;  alias, 1 drivers
v0x13a55b910_0 .net "vld", 0 0, L_0x13a61a190;  alias, 1 drivers
L_0x13a61a270 .part L_0x13a61a5d0, 1, 1;
L_0x13a61a400 .part L_0x13a61a5d0, 0, 1;
S_0x13a55b100 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a55ad20;
 .timescale -9 -12;
L_0x13a61a350 .functor NOT 1, L_0x13a61a270, C4<0>, C4<0>, C4<0>;
L_0x13a61a4a0 .functor AND 1, L_0x13a61a350, L_0x13a61a400, C4<1>, C4<1>;
v0x13a55b2c0_0 .net *"_ivl_2", 0 0, L_0x13a61a270;  1 drivers
v0x13a55b380_0 .net *"_ivl_3", 0 0, L_0x13a61a350;  1 drivers
v0x13a55b420_0 .net *"_ivl_5", 0 0, L_0x13a61a400;  1 drivers
L_0x13a61a190 .reduce/or L_0x13a61a5d0;
S_0x13a55b4b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a55ad20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a55b4b0
v0x13a55b700_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a55b700_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a55b700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_142.302 ;
    %load/vec4 v0x13a55b700_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_142.303, 5;
    %load/vec4 v0x13a55b700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a55b700_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_142.302;
T_142.303 ;
    %end;
S_0x13a55bf10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a559ae0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a55bf10
v0x13a55c160_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a55c160_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a55c160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_143.304 ;
    %load/vec4 v0x13a55c160_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_143.305, 5;
    %load/vec4 v0x13a55c160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a55c160_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_143.304;
T_143.305 ;
    %end;
S_0x13a55c980 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a556c40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a55c980
v0x13a55cbd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a55cbd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a55cbd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_144.306 ;
    %load/vec4 v0x13a55cbd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_144.307, 5;
    %load/vec4 v0x13a55cbd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a55cbd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_144.306;
T_144.307 ;
    %end;
S_0x13a55cef0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a556a70;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a55d0c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a55d100 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a562f80_0 .net "in", 7 0, L_0x13a61a0f0;  1 drivers
v0x13a563040_0 .net "out", 2 0, L_0x13a619f90;  alias, 1 drivers
v0x13a5630f0_0 .net "vld", 0 0, L_0x13a619ce0;  alias, 1 drivers
L_0x13a618cd0 .part L_0x13a61a0f0, 0, 4;
L_0x13a619c00 .part L_0x13a61a0f0, 4, 4;
S_0x13a55d2d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a55cef0;
 .timescale -9 -12;
L_0x13a619ce0 .functor OR 1, L_0x13a6188c0, L_0x13a6197f0, C4<0>, C4<0>;
L_0x14008a380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a562780_0 .net/2u *"_ivl_4", 0 0, L_0x14008a380;  1 drivers
v0x13a562840_0 .net *"_ivl_6", 2 0, L_0x13a619d90;  1 drivers
v0x13a5628e0_0 .net *"_ivl_8", 2 0, L_0x13a619e70;  1 drivers
v0x13a562990_0 .net "out_h", 1 0, L_0x13a619aa0;  1 drivers
v0x13a562a50_0 .net "out_l", 1 0, L_0x13a618b70;  1 drivers
v0x13a562b20_0 .net "out_vh", 0 0, L_0x13a6197f0;  1 drivers
v0x13a562bd0_0 .net "out_vl", 0 0, L_0x13a6188c0;  1 drivers
L_0x13a619d90 .concat [ 2 1 0 0], L_0x13a619aa0, L_0x14008a380;
L_0x13a619e70 .concat [ 2 1 0 0], L_0x13a618b70, L_0x13a6188c0;
L_0x13a619f90 .functor MUXZ 3, L_0x13a619e70, L_0x13a619d90, L_0x13a6197f0, C4<>;
S_0x13a55d490 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a55d2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a55d180 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a55d1c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a55fb70_0 .net "in", 3 0, L_0x13a619c00;  1 drivers
v0x13a55fc30_0 .net "out", 1 0, L_0x13a619aa0;  alias, 1 drivers
v0x13a55fce0_0 .net "vld", 0 0, L_0x13a6197f0;  alias, 1 drivers
L_0x13a6191b0 .part L_0x13a619c00, 0, 2;
L_0x13a6196d0 .part L_0x13a619c00, 2, 2;
S_0x13a55d810 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a55d490;
 .timescale -9 -12;
L_0x13a6197f0 .functor OR 1, L_0x13a618d70, L_0x13a6192d0, C4<0>, C4<0>;
L_0x14008a338 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a55f370_0 .net/2u *"_ivl_4", 0 0, L_0x14008a338;  1 drivers
v0x13a55f430_0 .net *"_ivl_6", 1 0, L_0x13a6198a0;  1 drivers
v0x13a55f4d0_0 .net *"_ivl_8", 1 0, L_0x13a619980;  1 drivers
v0x13a55f580_0 .net "out_h", 0 0, L_0x13a6195a0;  1 drivers
v0x13a55f640_0 .net "out_l", 0 0, L_0x13a619080;  1 drivers
v0x13a55f710_0 .net "out_vh", 0 0, L_0x13a6192d0;  1 drivers
v0x13a55f7c0_0 .net "out_vl", 0 0, L_0x13a618d70;  1 drivers
L_0x13a6198a0 .concat [ 1 1 0 0], L_0x13a6195a0, L_0x14008a338;
L_0x13a619980 .concat [ 1 1 0 0], L_0x13a619080, L_0x13a618d70;
L_0x13a619aa0 .functor MUXZ 2, L_0x13a619980, L_0x13a6198a0, L_0x13a6192d0, C4<>;
S_0x13a55d9e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a55d810;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a55d6a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a55d6e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a55e410_0 .net "in", 1 0, L_0x13a6196d0;  1 drivers
v0x13a55e4d0_0 .net "out", 0 0, L_0x13a6195a0;  alias, 1 drivers
v0x13a55e580_0 .net "vld", 0 0, L_0x13a6192d0;  alias, 1 drivers
L_0x13a619370 .part L_0x13a6196d0, 1, 1;
L_0x13a619500 .part L_0x13a6196d0, 0, 1;
S_0x13a55dd60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a55d9e0;
 .timescale -9 -12;
L_0x13a619450 .functor NOT 1, L_0x13a619370, C4<0>, C4<0>, C4<0>;
L_0x13a6195a0 .functor AND 1, L_0x13a619450, L_0x13a619500, C4<1>, C4<1>;
v0x13a55df30_0 .net *"_ivl_2", 0 0, L_0x13a619370;  1 drivers
v0x13a55dff0_0 .net *"_ivl_3", 0 0, L_0x13a619450;  1 drivers
v0x13a55e090_0 .net *"_ivl_5", 0 0, L_0x13a619500;  1 drivers
L_0x13a6192d0 .reduce/or L_0x13a6196d0;
S_0x13a55e120 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a55d9e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a55e120
v0x13a55e370_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a55e370_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a55e370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_145.308 ;
    %load/vec4 v0x13a55e370_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_145.309, 5;
    %load/vec4 v0x13a55e370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a55e370_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_145.308;
T_145.309 ;
    %end;
S_0x13a55e680 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a55d810;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a55e850 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a55e890 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a55f100_0 .net "in", 1 0, L_0x13a6191b0;  1 drivers
v0x13a55f1c0_0 .net "out", 0 0, L_0x13a619080;  alias, 1 drivers
v0x13a55f270_0 .net "vld", 0 0, L_0x13a618d70;  alias, 1 drivers
L_0x13a618e50 .part L_0x13a6191b0, 1, 1;
L_0x13a618fe0 .part L_0x13a6191b0, 0, 1;
S_0x13a55ea60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a55e680;
 .timescale -9 -12;
L_0x13a618f30 .functor NOT 1, L_0x13a618e50, C4<0>, C4<0>, C4<0>;
L_0x13a619080 .functor AND 1, L_0x13a618f30, L_0x13a618fe0, C4<1>, C4<1>;
v0x13a55ec20_0 .net *"_ivl_2", 0 0, L_0x13a618e50;  1 drivers
v0x13a55ece0_0 .net *"_ivl_3", 0 0, L_0x13a618f30;  1 drivers
v0x13a55ed80_0 .net *"_ivl_5", 0 0, L_0x13a618fe0;  1 drivers
L_0x13a618d70 .reduce/or L_0x13a6191b0;
S_0x13a55ee10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a55e680;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a55ee10
v0x13a55f060_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a55f060_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a55f060_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_146.310 ;
    %load/vec4 v0x13a55f060_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_146.311, 5;
    %load/vec4 v0x13a55f060_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a55f060_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_146.310;
T_146.311 ;
    %end;
S_0x13a55f870 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a55d490;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a55f870
v0x13a55fac0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a55fac0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a55fac0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_147.312 ;
    %load/vec4 v0x13a55fac0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_147.313, 5;
    %load/vec4 v0x13a55fac0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a55fac0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_147.312;
T_147.313 ;
    %end;
S_0x13a55fde0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a55d2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a55ffb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a55fff0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a562510_0 .net "in", 3 0, L_0x13a618cd0;  1 drivers
v0x13a5625d0_0 .net "out", 1 0, L_0x13a618b70;  alias, 1 drivers
v0x13a562680_0 .net "vld", 0 0, L_0x13a6188c0;  alias, 1 drivers
L_0x13a618280 .part L_0x13a618cd0, 0, 2;
L_0x13a6187a0 .part L_0x13a618cd0, 2, 2;
S_0x13a5601c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a55fde0;
 .timescale -9 -12;
L_0x13a6188c0 .functor OR 1, L_0x13a617e40, L_0x13a6183a0, C4<0>, C4<0>;
L_0x14008a2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a561d10_0 .net/2u *"_ivl_4", 0 0, L_0x14008a2f0;  1 drivers
v0x13a561dd0_0 .net *"_ivl_6", 1 0, L_0x13a618970;  1 drivers
v0x13a561e70_0 .net *"_ivl_8", 1 0, L_0x13a618a50;  1 drivers
v0x13a561f20_0 .net "out_h", 0 0, L_0x13a618670;  1 drivers
v0x13a561fe0_0 .net "out_l", 0 0, L_0x13a618150;  1 drivers
v0x13a5620b0_0 .net "out_vh", 0 0, L_0x13a6183a0;  1 drivers
v0x13a562160_0 .net "out_vl", 0 0, L_0x13a617e40;  1 drivers
L_0x13a618970 .concat [ 1 1 0 0], L_0x13a618670, L_0x14008a2f0;
L_0x13a618a50 .concat [ 1 1 0 0], L_0x13a618150, L_0x13a617e40;
L_0x13a618b70 .functor MUXZ 2, L_0x13a618a50, L_0x13a618970, L_0x13a6183a0, C4<>;
S_0x13a560380 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5601c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a560070 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5600b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a560db0_0 .net "in", 1 0, L_0x13a6187a0;  1 drivers
v0x13a560e70_0 .net "out", 0 0, L_0x13a618670;  alias, 1 drivers
v0x13a560f20_0 .net "vld", 0 0, L_0x13a6183a0;  alias, 1 drivers
L_0x13a618440 .part L_0x13a6187a0, 1, 1;
L_0x13a6185d0 .part L_0x13a6187a0, 0, 1;
S_0x13a560700 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a560380;
 .timescale -9 -12;
L_0x13a618520 .functor NOT 1, L_0x13a618440, C4<0>, C4<0>, C4<0>;
L_0x13a618670 .functor AND 1, L_0x13a618520, L_0x13a6185d0, C4<1>, C4<1>;
v0x13a5608d0_0 .net *"_ivl_2", 0 0, L_0x13a618440;  1 drivers
v0x13a560990_0 .net *"_ivl_3", 0 0, L_0x13a618520;  1 drivers
v0x13a560a30_0 .net *"_ivl_5", 0 0, L_0x13a6185d0;  1 drivers
L_0x13a6183a0 .reduce/or L_0x13a6187a0;
S_0x13a560ac0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a560380;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a560ac0
v0x13a560d10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a560d10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a560d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_148.314 ;
    %load/vec4 v0x13a560d10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_148.315, 5;
    %load/vec4 v0x13a560d10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a560d10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_148.314;
T_148.315 ;
    %end;
S_0x13a561020 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5601c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5611f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a561230 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a561aa0_0 .net "in", 1 0, L_0x13a618280;  1 drivers
v0x13a561b60_0 .net "out", 0 0, L_0x13a618150;  alias, 1 drivers
v0x13a561c10_0 .net "vld", 0 0, L_0x13a617e40;  alias, 1 drivers
L_0x13a617f20 .part L_0x13a618280, 1, 1;
L_0x13a6180b0 .part L_0x13a618280, 0, 1;
S_0x13a561400 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a561020;
 .timescale -9 -12;
L_0x13a618000 .functor NOT 1, L_0x13a617f20, C4<0>, C4<0>, C4<0>;
L_0x13a618150 .functor AND 1, L_0x13a618000, L_0x13a6180b0, C4<1>, C4<1>;
v0x13a5615c0_0 .net *"_ivl_2", 0 0, L_0x13a617f20;  1 drivers
v0x13a561680_0 .net *"_ivl_3", 0 0, L_0x13a618000;  1 drivers
v0x13a561720_0 .net *"_ivl_5", 0 0, L_0x13a6180b0;  1 drivers
L_0x13a617e40 .reduce/or L_0x13a618280;
S_0x13a5617b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a561020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5617b0
v0x13a561a00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a561a00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a561a00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_149.316 ;
    %load/vec4 v0x13a561a00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_149.317, 5;
    %load/vec4 v0x13a561a00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a561a00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_149.316;
T_149.317 ;
    %end;
S_0x13a562210 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a55fde0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a562210
v0x13a562460_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a562460_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a562460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_150.318 ;
    %load/vec4 v0x13a562460_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_150.319, 5;
    %load/vec4 v0x13a562460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a562460_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_150.318;
T_150.319 ;
    %end;
S_0x13a562c80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a55cef0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a562c80
v0x13a562ed0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a562ed0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a562ed0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_151.320 ;
    %load/vec4 v0x13a562ed0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_151.321, 5;
    %load/vec4 v0x13a562ed0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a562ed0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_151.320;
T_151.321 ;
    %end;
S_0x13a5636f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5566f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5636f0
v0x13a563940_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x13a563940_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a563940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_152.322 ;
    %load/vec4 v0x13a563940_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_152.323, 5;
    %load/vec4 v0x13a563940_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a563940_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_152.322;
T_152.323 ;
    %end;
S_0x13a563c60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a556520;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a563e30 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13a563e70 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13a570fb0_0 .net "in", 15 0, L_0x13a617d60;  1 drivers
v0x13a571070_0 .net "out", 3 0, L_0x13a617c00;  alias, 1 drivers
v0x13a571120_0 .net "vld", 0 0, L_0x13a617950;  alias, 1 drivers
L_0x13a615520 .part L_0x13a617d60, 0, 8;
L_0x13a617870 .part L_0x13a617d60, 8, 8;
S_0x13a564040 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a563c60;
 .timescale -9 -12;
L_0x13a617950 .functor OR 1, L_0x13a615110, L_0x13a617460, C4<0>, C4<0>;
L_0x14008a2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5707b0_0 .net/2u *"_ivl_4", 0 0, L_0x14008a2a8;  1 drivers
v0x13a570870_0 .net *"_ivl_6", 3 0, L_0x13a617a00;  1 drivers
v0x13a570910_0 .net *"_ivl_8", 3 0, L_0x13a617ae0;  1 drivers
v0x13a5709c0_0 .net "out_h", 2 0, L_0x13a617710;  1 drivers
v0x13a570a80_0 .net "out_l", 2 0, L_0x13a6153c0;  1 drivers
v0x13a570b50_0 .net "out_vh", 0 0, L_0x13a617460;  1 drivers
v0x13a570c00_0 .net "out_vl", 0 0, L_0x13a615110;  1 drivers
L_0x13a617a00 .concat [ 3 1 0 0], L_0x13a617710, L_0x14008a2a8;
L_0x13a617ae0 .concat [ 3 1 0 0], L_0x13a6153c0, L_0x13a615110;
L_0x13a617c00 .functor MUXZ 4, L_0x13a617ae0, L_0x13a617a00, L_0x13a617460, C4<>;
S_0x13a564200 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a564040;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a563ef0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a563f30 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a56a240_0 .net "in", 7 0, L_0x13a617870;  1 drivers
v0x13a56a300_0 .net "out", 2 0, L_0x13a617710;  alias, 1 drivers
v0x13a56a3b0_0 .net "vld", 0 0, L_0x13a617460;  alias, 1 drivers
L_0x13a616450 .part L_0x13a617870, 0, 4;
L_0x13a617380 .part L_0x13a617870, 4, 4;
S_0x13a564580 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a564200;
 .timescale -9 -12;
L_0x13a617460 .functor OR 1, L_0x13a616040, L_0x13a616f70, C4<0>, C4<0>;
L_0x14008a260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a569a40_0 .net/2u *"_ivl_4", 0 0, L_0x14008a260;  1 drivers
v0x13a569b00_0 .net *"_ivl_6", 2 0, L_0x13a617510;  1 drivers
v0x13a569ba0_0 .net *"_ivl_8", 2 0, L_0x13a6175f0;  1 drivers
v0x13a569c50_0 .net "out_h", 1 0, L_0x13a617220;  1 drivers
v0x13a569d10_0 .net "out_l", 1 0, L_0x13a6162f0;  1 drivers
v0x13a569de0_0 .net "out_vh", 0 0, L_0x13a616f70;  1 drivers
v0x13a569e90_0 .net "out_vl", 0 0, L_0x13a616040;  1 drivers
L_0x13a617510 .concat [ 2 1 0 0], L_0x13a617220, L_0x14008a260;
L_0x13a6175f0 .concat [ 2 1 0 0], L_0x13a6162f0, L_0x13a616040;
L_0x13a617710 .functor MUXZ 3, L_0x13a6175f0, L_0x13a617510, L_0x13a616f70, C4<>;
S_0x13a564750 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a564580;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a564410 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a564450 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a566e30_0 .net "in", 3 0, L_0x13a617380;  1 drivers
v0x13a566ef0_0 .net "out", 1 0, L_0x13a617220;  alias, 1 drivers
v0x13a566fa0_0 .net "vld", 0 0, L_0x13a616f70;  alias, 1 drivers
L_0x13a616930 .part L_0x13a617380, 0, 2;
L_0x13a616e50 .part L_0x13a617380, 2, 2;
S_0x13a564ad0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a564750;
 .timescale -9 -12;
L_0x13a616f70 .functor OR 1, L_0x13a6164f0, L_0x13a616a50, C4<0>, C4<0>;
L_0x14008a218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a566630_0 .net/2u *"_ivl_4", 0 0, L_0x14008a218;  1 drivers
v0x13a5666f0_0 .net *"_ivl_6", 1 0, L_0x13a617020;  1 drivers
v0x13a566790_0 .net *"_ivl_8", 1 0, L_0x13a617100;  1 drivers
v0x13a566840_0 .net "out_h", 0 0, L_0x13a616d20;  1 drivers
v0x13a566900_0 .net "out_l", 0 0, L_0x13a616800;  1 drivers
v0x13a5669d0_0 .net "out_vh", 0 0, L_0x13a616a50;  1 drivers
v0x13a566a80_0 .net "out_vl", 0 0, L_0x13a6164f0;  1 drivers
L_0x13a617020 .concat [ 1 1 0 0], L_0x13a616d20, L_0x14008a218;
L_0x13a617100 .concat [ 1 1 0 0], L_0x13a616800, L_0x13a6164f0;
L_0x13a617220 .functor MUXZ 2, L_0x13a617100, L_0x13a617020, L_0x13a616a50, C4<>;
S_0x13a564ca0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a564ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a564960 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5649a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5656d0_0 .net "in", 1 0, L_0x13a616e50;  1 drivers
v0x13a565790_0 .net "out", 0 0, L_0x13a616d20;  alias, 1 drivers
v0x13a565840_0 .net "vld", 0 0, L_0x13a616a50;  alias, 1 drivers
L_0x13a616af0 .part L_0x13a616e50, 1, 1;
L_0x13a616c80 .part L_0x13a616e50, 0, 1;
S_0x13a565020 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a564ca0;
 .timescale -9 -12;
L_0x13a616bd0 .functor NOT 1, L_0x13a616af0, C4<0>, C4<0>, C4<0>;
L_0x13a616d20 .functor AND 1, L_0x13a616bd0, L_0x13a616c80, C4<1>, C4<1>;
v0x13a5651f0_0 .net *"_ivl_2", 0 0, L_0x13a616af0;  1 drivers
v0x13a5652b0_0 .net *"_ivl_3", 0 0, L_0x13a616bd0;  1 drivers
v0x13a565350_0 .net *"_ivl_5", 0 0, L_0x13a616c80;  1 drivers
L_0x13a616a50 .reduce/or L_0x13a616e50;
S_0x13a5653e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a564ca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5653e0
v0x13a565630_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a565630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a565630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_153.324 ;
    %load/vec4 v0x13a565630_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_153.325, 5;
    %load/vec4 v0x13a565630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a565630_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_153.324;
T_153.325 ;
    %end;
S_0x13a565940 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a564ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a565b10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a565b50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5663c0_0 .net "in", 1 0, L_0x13a616930;  1 drivers
v0x13a566480_0 .net "out", 0 0, L_0x13a616800;  alias, 1 drivers
v0x13a566530_0 .net "vld", 0 0, L_0x13a6164f0;  alias, 1 drivers
L_0x13a6165d0 .part L_0x13a616930, 1, 1;
L_0x13a616760 .part L_0x13a616930, 0, 1;
S_0x13a565d20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a565940;
 .timescale -9 -12;
L_0x13a6166b0 .functor NOT 1, L_0x13a6165d0, C4<0>, C4<0>, C4<0>;
L_0x13a616800 .functor AND 1, L_0x13a6166b0, L_0x13a616760, C4<1>, C4<1>;
v0x13a565ee0_0 .net *"_ivl_2", 0 0, L_0x13a6165d0;  1 drivers
v0x13a565fa0_0 .net *"_ivl_3", 0 0, L_0x13a6166b0;  1 drivers
v0x13a566040_0 .net *"_ivl_5", 0 0, L_0x13a616760;  1 drivers
L_0x13a6164f0 .reduce/or L_0x13a616930;
S_0x13a5660d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a565940;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5660d0
v0x13a566320_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a566320_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a566320_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_154.326 ;
    %load/vec4 v0x13a566320_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_154.327, 5;
    %load/vec4 v0x13a566320_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a566320_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_154.326;
T_154.327 ;
    %end;
S_0x13a566b30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a564750;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a566b30
v0x13a566d80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a566d80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a566d80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_155.328 ;
    %load/vec4 v0x13a566d80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_155.329, 5;
    %load/vec4 v0x13a566d80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a566d80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_155.328;
T_155.329 ;
    %end;
S_0x13a5670a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a564580;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a567270 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a5672b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a5697d0_0 .net "in", 3 0, L_0x13a616450;  1 drivers
v0x13a569890_0 .net "out", 1 0, L_0x13a6162f0;  alias, 1 drivers
v0x13a569940_0 .net "vld", 0 0, L_0x13a616040;  alias, 1 drivers
L_0x13a615a00 .part L_0x13a616450, 0, 2;
L_0x13a615f20 .part L_0x13a616450, 2, 2;
S_0x13a567480 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5670a0;
 .timescale -9 -12;
L_0x13a616040 .functor OR 1, L_0x13a6155c0, L_0x13a615b20, C4<0>, C4<0>;
L_0x14008a1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a568fd0_0 .net/2u *"_ivl_4", 0 0, L_0x14008a1d0;  1 drivers
v0x13a569090_0 .net *"_ivl_6", 1 0, L_0x13a6160f0;  1 drivers
v0x13a569130_0 .net *"_ivl_8", 1 0, L_0x13a6161d0;  1 drivers
v0x13a5691e0_0 .net "out_h", 0 0, L_0x13a615df0;  1 drivers
v0x13a5692a0_0 .net "out_l", 0 0, L_0x13a6158d0;  1 drivers
v0x13a569370_0 .net "out_vh", 0 0, L_0x13a615b20;  1 drivers
v0x13a569420_0 .net "out_vl", 0 0, L_0x13a6155c0;  1 drivers
L_0x13a6160f0 .concat [ 1 1 0 0], L_0x13a615df0, L_0x14008a1d0;
L_0x13a6161d0 .concat [ 1 1 0 0], L_0x13a6158d0, L_0x13a6155c0;
L_0x13a6162f0 .functor MUXZ 2, L_0x13a6161d0, L_0x13a6160f0, L_0x13a615b20, C4<>;
S_0x13a567640 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a567480;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a567330 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a567370 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a568070_0 .net "in", 1 0, L_0x13a615f20;  1 drivers
v0x13a568130_0 .net "out", 0 0, L_0x13a615df0;  alias, 1 drivers
v0x13a5681e0_0 .net "vld", 0 0, L_0x13a615b20;  alias, 1 drivers
L_0x13a615bc0 .part L_0x13a615f20, 1, 1;
L_0x13a615d50 .part L_0x13a615f20, 0, 1;
S_0x13a5679c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a567640;
 .timescale -9 -12;
L_0x13a615ca0 .functor NOT 1, L_0x13a615bc0, C4<0>, C4<0>, C4<0>;
L_0x13a615df0 .functor AND 1, L_0x13a615ca0, L_0x13a615d50, C4<1>, C4<1>;
v0x13a567b90_0 .net *"_ivl_2", 0 0, L_0x13a615bc0;  1 drivers
v0x13a567c50_0 .net *"_ivl_3", 0 0, L_0x13a615ca0;  1 drivers
v0x13a567cf0_0 .net *"_ivl_5", 0 0, L_0x13a615d50;  1 drivers
L_0x13a615b20 .reduce/or L_0x13a615f20;
S_0x13a567d80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a567640;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a567d80
v0x13a567fd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a567fd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a567fd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_156.330 ;
    %load/vec4 v0x13a567fd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_156.331, 5;
    %load/vec4 v0x13a567fd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a567fd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_156.330;
T_156.331 ;
    %end;
S_0x13a5682e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a567480;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5684b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5684f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a568d60_0 .net "in", 1 0, L_0x13a615a00;  1 drivers
v0x13a568e20_0 .net "out", 0 0, L_0x13a6158d0;  alias, 1 drivers
v0x13a568ed0_0 .net "vld", 0 0, L_0x13a6155c0;  alias, 1 drivers
L_0x13a6156a0 .part L_0x13a615a00, 1, 1;
L_0x13a615830 .part L_0x13a615a00, 0, 1;
S_0x13a5686c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5682e0;
 .timescale -9 -12;
L_0x13a615780 .functor NOT 1, L_0x13a6156a0, C4<0>, C4<0>, C4<0>;
L_0x13a6158d0 .functor AND 1, L_0x13a615780, L_0x13a615830, C4<1>, C4<1>;
v0x13a568880_0 .net *"_ivl_2", 0 0, L_0x13a6156a0;  1 drivers
v0x13a568940_0 .net *"_ivl_3", 0 0, L_0x13a615780;  1 drivers
v0x13a5689e0_0 .net *"_ivl_5", 0 0, L_0x13a615830;  1 drivers
L_0x13a6155c0 .reduce/or L_0x13a615a00;
S_0x13a568a70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5682e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a568a70
v0x13a568cc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a568cc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a568cc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_157.332 ;
    %load/vec4 v0x13a568cc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_157.333, 5;
    %load/vec4 v0x13a568cc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a568cc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_157.332;
T_157.333 ;
    %end;
S_0x13a5694d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5670a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5694d0
v0x13a569720_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a569720_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a569720_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_158.334 ;
    %load/vec4 v0x13a569720_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_158.335, 5;
    %load/vec4 v0x13a569720_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a569720_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_158.334;
T_158.335 ;
    %end;
S_0x13a569f40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a564200;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a569f40
v0x13a56a190_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a56a190_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a56a190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_159.336 ;
    %load/vec4 v0x13a56a190_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_159.337, 5;
    %load/vec4 v0x13a56a190_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a56a190_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_159.336;
T_159.337 ;
    %end;
S_0x13a56a4b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a564040;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a56a680 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a56a6c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a570540_0 .net "in", 7 0, L_0x13a615520;  1 drivers
v0x13a570600_0 .net "out", 2 0, L_0x13a6153c0;  alias, 1 drivers
v0x13a5706b0_0 .net "vld", 0 0, L_0x13a615110;  alias, 1 drivers
L_0x13a614100 .part L_0x13a615520, 0, 4;
L_0x13a615030 .part L_0x13a615520, 4, 4;
S_0x13a56a890 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a56a4b0;
 .timescale -9 -12;
L_0x13a615110 .functor OR 1, L_0x13a613cf0, L_0x13a614c20, C4<0>, C4<0>;
L_0x14008a188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a56fd40_0 .net/2u *"_ivl_4", 0 0, L_0x14008a188;  1 drivers
v0x13a56fe00_0 .net *"_ivl_6", 2 0, L_0x13a6151c0;  1 drivers
v0x13a56fea0_0 .net *"_ivl_8", 2 0, L_0x13a6152a0;  1 drivers
v0x13a56ff50_0 .net "out_h", 1 0, L_0x13a614ed0;  1 drivers
v0x13a570010_0 .net "out_l", 1 0, L_0x13a613fa0;  1 drivers
v0x13a5700e0_0 .net "out_vh", 0 0, L_0x13a614c20;  1 drivers
v0x13a570190_0 .net "out_vl", 0 0, L_0x13a613cf0;  1 drivers
L_0x13a6151c0 .concat [ 2 1 0 0], L_0x13a614ed0, L_0x14008a188;
L_0x13a6152a0 .concat [ 2 1 0 0], L_0x13a613fa0, L_0x13a613cf0;
L_0x13a6153c0 .functor MUXZ 3, L_0x13a6152a0, L_0x13a6151c0, L_0x13a614c20, C4<>;
S_0x13a56aa50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a56a890;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a56a740 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a56a780 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a56d130_0 .net "in", 3 0, L_0x13a615030;  1 drivers
v0x13a56d1f0_0 .net "out", 1 0, L_0x13a614ed0;  alias, 1 drivers
v0x13a56d2a0_0 .net "vld", 0 0, L_0x13a614c20;  alias, 1 drivers
L_0x13a6145e0 .part L_0x13a615030, 0, 2;
L_0x13a614b00 .part L_0x13a615030, 2, 2;
S_0x13a56add0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a56aa50;
 .timescale -9 -12;
L_0x13a614c20 .functor OR 1, L_0x13a6141a0, L_0x13a614700, C4<0>, C4<0>;
L_0x14008a140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a56c930_0 .net/2u *"_ivl_4", 0 0, L_0x14008a140;  1 drivers
v0x13a56c9f0_0 .net *"_ivl_6", 1 0, L_0x13a614cd0;  1 drivers
v0x13a56ca90_0 .net *"_ivl_8", 1 0, L_0x13a614db0;  1 drivers
v0x13a56cb40_0 .net "out_h", 0 0, L_0x13a6149d0;  1 drivers
v0x13a56cc00_0 .net "out_l", 0 0, L_0x13a6144b0;  1 drivers
v0x13a56ccd0_0 .net "out_vh", 0 0, L_0x13a614700;  1 drivers
v0x13a56cd80_0 .net "out_vl", 0 0, L_0x13a6141a0;  1 drivers
L_0x13a614cd0 .concat [ 1 1 0 0], L_0x13a6149d0, L_0x14008a140;
L_0x13a614db0 .concat [ 1 1 0 0], L_0x13a6144b0, L_0x13a6141a0;
L_0x13a614ed0 .functor MUXZ 2, L_0x13a614db0, L_0x13a614cd0, L_0x13a614700, C4<>;
S_0x13a56afa0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a56add0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a56ac60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a56aca0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a56b9d0_0 .net "in", 1 0, L_0x13a614b00;  1 drivers
v0x13a56ba90_0 .net "out", 0 0, L_0x13a6149d0;  alias, 1 drivers
v0x13a56bb40_0 .net "vld", 0 0, L_0x13a614700;  alias, 1 drivers
L_0x13a6147a0 .part L_0x13a614b00, 1, 1;
L_0x13a614930 .part L_0x13a614b00, 0, 1;
S_0x13a56b320 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a56afa0;
 .timescale -9 -12;
L_0x13a614880 .functor NOT 1, L_0x13a6147a0, C4<0>, C4<0>, C4<0>;
L_0x13a6149d0 .functor AND 1, L_0x13a614880, L_0x13a614930, C4<1>, C4<1>;
v0x13a56b4f0_0 .net *"_ivl_2", 0 0, L_0x13a6147a0;  1 drivers
v0x13a56b5b0_0 .net *"_ivl_3", 0 0, L_0x13a614880;  1 drivers
v0x13a56b650_0 .net *"_ivl_5", 0 0, L_0x13a614930;  1 drivers
L_0x13a614700 .reduce/or L_0x13a614b00;
S_0x13a56b6e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a56afa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a56b6e0
v0x13a56b930_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a56b930_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a56b930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_160.338 ;
    %load/vec4 v0x13a56b930_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_160.339, 5;
    %load/vec4 v0x13a56b930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a56b930_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_160.338;
T_160.339 ;
    %end;
S_0x13a56bc40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a56add0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a56be10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a56be50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a56c6c0_0 .net "in", 1 0, L_0x13a6145e0;  1 drivers
v0x13a56c780_0 .net "out", 0 0, L_0x13a6144b0;  alias, 1 drivers
v0x13a56c830_0 .net "vld", 0 0, L_0x13a6141a0;  alias, 1 drivers
L_0x13a614280 .part L_0x13a6145e0, 1, 1;
L_0x13a614410 .part L_0x13a6145e0, 0, 1;
S_0x13a56c020 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a56bc40;
 .timescale -9 -12;
L_0x13a614360 .functor NOT 1, L_0x13a614280, C4<0>, C4<0>, C4<0>;
L_0x13a6144b0 .functor AND 1, L_0x13a614360, L_0x13a614410, C4<1>, C4<1>;
v0x13a56c1e0_0 .net *"_ivl_2", 0 0, L_0x13a614280;  1 drivers
v0x13a56c2a0_0 .net *"_ivl_3", 0 0, L_0x13a614360;  1 drivers
v0x13a56c340_0 .net *"_ivl_5", 0 0, L_0x13a614410;  1 drivers
L_0x13a6141a0 .reduce/or L_0x13a6145e0;
S_0x13a56c3d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a56bc40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a56c3d0
v0x13a56c620_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a56c620_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a56c620_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_161.340 ;
    %load/vec4 v0x13a56c620_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_161.341, 5;
    %load/vec4 v0x13a56c620_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a56c620_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_161.340;
T_161.341 ;
    %end;
S_0x13a56ce30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a56aa50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a56ce30
v0x13a56d080_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a56d080_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a56d080_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_162.342 ;
    %load/vec4 v0x13a56d080_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_162.343, 5;
    %load/vec4 v0x13a56d080_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a56d080_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_162.342;
T_162.343 ;
    %end;
S_0x13a56d3a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a56a890;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a56d570 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a56d5b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a56fad0_0 .net "in", 3 0, L_0x13a614100;  1 drivers
v0x13a56fb90_0 .net "out", 1 0, L_0x13a613fa0;  alias, 1 drivers
v0x13a56fc40_0 .net "vld", 0 0, L_0x13a613cf0;  alias, 1 drivers
L_0x13a6136b0 .part L_0x13a614100, 0, 2;
L_0x13a613bd0 .part L_0x13a614100, 2, 2;
S_0x13a56d780 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a56d3a0;
 .timescale -9 -12;
L_0x13a613cf0 .functor OR 1, L_0x13a613270, L_0x13a6137d0, C4<0>, C4<0>;
L_0x14008a0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a56f2d0_0 .net/2u *"_ivl_4", 0 0, L_0x14008a0f8;  1 drivers
v0x13a56f390_0 .net *"_ivl_6", 1 0, L_0x13a613da0;  1 drivers
v0x13a56f430_0 .net *"_ivl_8", 1 0, L_0x13a613e80;  1 drivers
v0x13a56f4e0_0 .net "out_h", 0 0, L_0x13a613aa0;  1 drivers
v0x13a56f5a0_0 .net "out_l", 0 0, L_0x13a613580;  1 drivers
v0x13a56f670_0 .net "out_vh", 0 0, L_0x13a6137d0;  1 drivers
v0x13a56f720_0 .net "out_vl", 0 0, L_0x13a613270;  1 drivers
L_0x13a613da0 .concat [ 1 1 0 0], L_0x13a613aa0, L_0x14008a0f8;
L_0x13a613e80 .concat [ 1 1 0 0], L_0x13a613580, L_0x13a613270;
L_0x13a613fa0 .functor MUXZ 2, L_0x13a613e80, L_0x13a613da0, L_0x13a6137d0, C4<>;
S_0x13a56d940 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a56d780;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a56d630 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a56d670 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a56e370_0 .net "in", 1 0, L_0x13a613bd0;  1 drivers
v0x13a56e430_0 .net "out", 0 0, L_0x13a613aa0;  alias, 1 drivers
v0x13a56e4e0_0 .net "vld", 0 0, L_0x13a6137d0;  alias, 1 drivers
L_0x13a613870 .part L_0x13a613bd0, 1, 1;
L_0x13a613a00 .part L_0x13a613bd0, 0, 1;
S_0x13a56dcc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a56d940;
 .timescale -9 -12;
L_0x13a613950 .functor NOT 1, L_0x13a613870, C4<0>, C4<0>, C4<0>;
L_0x13a613aa0 .functor AND 1, L_0x13a613950, L_0x13a613a00, C4<1>, C4<1>;
v0x13a56de90_0 .net *"_ivl_2", 0 0, L_0x13a613870;  1 drivers
v0x13a56df50_0 .net *"_ivl_3", 0 0, L_0x13a613950;  1 drivers
v0x13a56dff0_0 .net *"_ivl_5", 0 0, L_0x13a613a00;  1 drivers
L_0x13a6137d0 .reduce/or L_0x13a613bd0;
S_0x13a56e080 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a56d940;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a56e080
v0x13a56e2d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a56e2d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a56e2d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_163.344 ;
    %load/vec4 v0x13a56e2d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_163.345, 5;
    %load/vec4 v0x13a56e2d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a56e2d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_163.344;
T_163.345 ;
    %end;
S_0x13a56e5e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a56d780;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a56e7b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a56e7f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a56f060_0 .net "in", 1 0, L_0x13a6136b0;  1 drivers
v0x13a56f120_0 .net "out", 0 0, L_0x13a613580;  alias, 1 drivers
v0x13a56f1d0_0 .net "vld", 0 0, L_0x13a613270;  alias, 1 drivers
L_0x13a613350 .part L_0x13a6136b0, 1, 1;
L_0x13a6134e0 .part L_0x13a6136b0, 0, 1;
S_0x13a56e9c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a56e5e0;
 .timescale -9 -12;
L_0x13a613430 .functor NOT 1, L_0x13a613350, C4<0>, C4<0>, C4<0>;
L_0x13a613580 .functor AND 1, L_0x13a613430, L_0x13a6134e0, C4<1>, C4<1>;
v0x13a56eb80_0 .net *"_ivl_2", 0 0, L_0x13a613350;  1 drivers
v0x13a56ec40_0 .net *"_ivl_3", 0 0, L_0x13a613430;  1 drivers
v0x13a56ece0_0 .net *"_ivl_5", 0 0, L_0x13a6134e0;  1 drivers
L_0x13a613270 .reduce/or L_0x13a6136b0;
S_0x13a56ed70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a56e5e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a56ed70
v0x13a56efc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a56efc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a56efc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_164.346 ;
    %load/vec4 v0x13a56efc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_164.347, 5;
    %load/vec4 v0x13a56efc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a56efc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_164.346;
T_164.347 ;
    %end;
S_0x13a56f7d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a56d3a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a56f7d0
v0x13a56fa20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a56fa20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a56fa20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_165.348 ;
    %load/vec4 v0x13a56fa20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_165.349, 5;
    %load/vec4 v0x13a56fa20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a56fa20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_165.348;
T_165.349 ;
    %end;
S_0x13a570240 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a56a4b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a570240
v0x13a570490_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a570490_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a570490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_166.350 ;
    %load/vec4 v0x13a570490_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_166.351, 5;
    %load/vec4 v0x13a570490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a570490_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_166.350;
T_166.351 ;
    %end;
S_0x13a570cb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a563c60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a570cb0
v0x13a570f00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x13a570f00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a570f00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_167.352 ;
    %load/vec4 v0x13a570f00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_167.353, 5;
    %load/vec4 v0x13a570f00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a570f00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_167.352;
T_167.353 ;
    %end;
S_0x13a571720 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5561a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a571720
v0x13a571970_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x13a571970_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a571970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_168.354 ;
    %load/vec4 v0x13a571970_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_168.355, 5;
    %load/vec4 v0x13a571970_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a571970_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_168.354;
T_168.355 ;
    %end;
S_0x13a571c90 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x13a555df0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a571c90
v0x13a571ef0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x13a571ef0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a571ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_169.356 ;
    %load/vec4 v0x13a571ef0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_169.357, 5;
    %load/vec4 v0x13a571ef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a571ef0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_169.356;
T_169.357 ;
    %end;
S_0x13a572f20 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x13a52abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x13a5730e0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x13a573120 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x13a573160 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x13a61eca0 .functor BUFZ 32, L_0x13a612de0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x13a61edf0 .functor NOT 32, L_0x13a61eca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14008aba8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13a628bd0 .functor XOR 1, L_0x13a61ed10, L_0x14008aba8, C4<0>, C4<0>;
v0x13a591980_0 .net/2u *"_ivl_10", 0 0, L_0x14008aba8;  1 drivers
v0x13a591a30_0 .net *"_ivl_12", 0 0, L_0x13a628bd0;  1 drivers
L_0x14008abf0 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x13a591ae0_0 .net/2u *"_ivl_16", 4 0, L_0x14008abf0;  1 drivers
v0x13a591ba0_0 .net *"_ivl_18", 4 0, L_0x13a628e20;  1 drivers
v0x13a591c50_0 .net *"_ivl_23", 29 0, L_0x13a62a560;  1 drivers
L_0x14008ada0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a591d40_0 .net/2u *"_ivl_24", 1 0, L_0x14008ada0;  1 drivers
v0x13a591df0_0 .net *"_ivl_4", 31 0, L_0x13a61edf0;  1 drivers
v0x13a591ea0_0 .net *"_ivl_9", 30 0, L_0x13a628b30;  1 drivers
v0x13a591f50_0 .net "exp", 1 0, L_0x13a62a760;  alias, 1 drivers
v0x13a592060_0 .net "in", 31 0, L_0x13a612de0;  alias, 1 drivers
v0x13a592110_0 .net "k", 4 0, L_0x13a628990;  1 drivers
v0x13a5921b0_0 .net "mant", 29 0, L_0x13a62a890;  alias, 1 drivers
v0x13a592260_0 .net "rc", 0 0, L_0x13a61ed10;  alias, 1 drivers
v0x13a592300_0 .net "regime", 4 0, L_0x13a628f20;  alias, 1 drivers
v0x13a5923b0_0 .net "xin", 31 0, L_0x13a61eca0;  1 drivers
v0x13a592460_0 .net "xin_r", 31 0, L_0x13a61ee60;  1 drivers
v0x13a592510_0 .net "xin_tmp", 31 0, L_0x13a62a470;  1 drivers
L_0x13a61ed10 .part L_0x13a61eca0, 30, 1;
L_0x13a61ee60 .functor MUXZ 32, L_0x13a61eca0, L_0x13a61edf0, L_0x13a61ed10, C4<>;
L_0x13a628b30 .part L_0x13a61ee60, 0, 31;
L_0x13a628cc0 .concat [ 1 31 0 0], L_0x13a628bd0, L_0x13a628b30;
L_0x13a628e20 .arith/sub 5, L_0x13a628990, L_0x14008abf0;
L_0x13a628f20 .functor MUXZ 5, L_0x13a628990, L_0x13a628e20, L_0x13a61ed10, C4<>;
L_0x13a62a560 .part L_0x13a61eca0, 0, 30;
L_0x13a62a640 .concat [ 2 30 0 0], L_0x14008ada0, L_0x13a62a560;
L_0x13a62a760 .part L_0x13a62a470, 30, 2;
L_0x13a62a890 .part L_0x13a62a470, 0, 30;
S_0x13a573330 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x13a572f20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a573330
v0x13a5735b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.log2 ;
    %load/vec4 v0x13a5735b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5735b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_170.358 ;
    %load/vec4 v0x13a5735b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_170.359, 5;
    %load/vec4 v0x13a5735b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5735b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_170.358;
T_170.359 ;
    %end;
S_0x13a573660 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x13a572f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x13a573830 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x13a573870 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x13a62a470 .functor BUFZ 32, L_0x13a629ec0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14008ad58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a574ef0_0 .net *"_ivl_11", 0 0, L_0x14008ad58;  1 drivers
v0x13a574fb0_0 .net *"_ivl_6", 0 0, L_0x13a629fe0;  1 drivers
v0x13a575060_0 .net *"_ivl_7", 31 0, L_0x13a62a170;  1 drivers
v0x13a575120_0 .net *"_ivl_9", 30 0, L_0x13a62a0b0;  1 drivers
v0x13a5751d0_0 .net "a", 31 0, L_0x13a62a640;  1 drivers
v0x13a5752c0_0 .net "b", 4 0, L_0x13a628990;  alias, 1 drivers
v0x13a575370_0 .net "c", 31 0, L_0x13a62a470;  alias, 1 drivers
v0x13a575420 .array "tmp", 0 4;
v0x13a575420_0 .net v0x13a575420 0, 31 0, L_0x13a62a310; 1 drivers
v0x13a575420_1 .net v0x13a575420 1, 31 0, L_0x13a6292a0; 1 drivers
v0x13a575420_2 .net v0x13a575420 2, 31 0, L_0x13a629720; 1 drivers
v0x13a575420_3 .net v0x13a575420 3, 31 0, L_0x13a629ae0; 1 drivers
v0x13a575420_4 .net v0x13a575420 4, 31 0, L_0x13a629ec0; 1 drivers
L_0x13a629040 .part L_0x13a628990, 1, 1;
L_0x13a629400 .part L_0x13a628990, 2, 1;
L_0x13a629840 .part L_0x13a628990, 3, 1;
L_0x13a629c00 .part L_0x13a628990, 4, 1;
L_0x13a629fe0 .part L_0x13a628990, 0, 1;
L_0x13a62a0b0 .part L_0x13a62a640, 0, 31;
L_0x13a62a170 .concat [ 1 31 0 0], L_0x14008ad58, L_0x13a62a0b0;
L_0x13a62a310 .functor MUXZ 32, L_0x13a62a640, L_0x13a62a170, L_0x13a629fe0, C4<>;
S_0x13a573a60 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x13a573660;
 .timescale -9 -12;
P_0x13a573c30 .param/l "i" 1 4 296, +C4<01>;
v0x13a573cd0_0 .net *"_ivl_1", 0 0, L_0x13a629040;  1 drivers
v0x13a573d60_0 .net *"_ivl_3", 31 0, L_0x13a629180;  1 drivers
v0x13a573df0_0 .net *"_ivl_5", 29 0, L_0x13a6290e0;  1 drivers
L_0x14008ac38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a573e80_0 .net *"_ivl_7", 1 0, L_0x14008ac38;  1 drivers
L_0x13a6290e0 .part L_0x13a62a310, 0, 30;
L_0x13a629180 .concat [ 2 30 0 0], L_0x14008ac38, L_0x13a6290e0;
L_0x13a6292a0 .functor MUXZ 32, L_0x13a62a310, L_0x13a629180, L_0x13a629040, C4<>;
S_0x13a573f20 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x13a573660;
 .timescale -9 -12;
P_0x13a574100 .param/l "i" 1 4 296, +C4<010>;
v0x13a574190_0 .net *"_ivl_1", 0 0, L_0x13a629400;  1 drivers
v0x13a574240_0 .net *"_ivl_3", 31 0, L_0x13a629640;  1 drivers
v0x13a5742f0_0 .net *"_ivl_5", 27 0, L_0x13a6295a0;  1 drivers
L_0x14008ac80 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13a5743b0_0 .net *"_ivl_7", 3 0, L_0x14008ac80;  1 drivers
L_0x13a6295a0 .part L_0x13a6292a0, 0, 28;
L_0x13a629640 .concat [ 4 28 0 0], L_0x14008ac80, L_0x13a6295a0;
L_0x13a629720 .functor MUXZ 32, L_0x13a6292a0, L_0x13a629640, L_0x13a629400, C4<>;
S_0x13a574460 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x13a573660;
 .timescale -9 -12;
P_0x13a574650 .param/l "i" 1 4 296, +C4<011>;
v0x13a5746e0_0 .net *"_ivl_1", 0 0, L_0x13a629840;  1 drivers
v0x13a574790_0 .net *"_ivl_3", 31 0, L_0x13a6299c0;  1 drivers
v0x13a574840_0 .net *"_ivl_5", 23 0, L_0x13a6298e0;  1 drivers
L_0x14008acc8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a574900_0 .net *"_ivl_7", 7 0, L_0x14008acc8;  1 drivers
L_0x13a6298e0 .part L_0x13a629720, 0, 24;
L_0x13a6299c0 .concat [ 8 24 0 0], L_0x14008acc8, L_0x13a6298e0;
L_0x13a629ae0 .functor MUXZ 32, L_0x13a629720, L_0x13a6299c0, L_0x13a629840, C4<>;
S_0x13a5749b0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x13a573660;
 .timescale -9 -12;
P_0x13a574b80 .param/l "i" 1 4 296, +C4<0100>;
v0x13a574c20_0 .net *"_ivl_1", 0 0, L_0x13a629c00;  1 drivers
v0x13a574cd0_0 .net *"_ivl_3", 31 0, L_0x13a629d80;  1 drivers
v0x13a574d80_0 .net *"_ivl_5", 15 0, L_0x13a629ca0;  1 drivers
L_0x14008ad10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a574e40_0 .net *"_ivl_7", 15 0, L_0x14008ad10;  1 drivers
L_0x13a629ca0 .part L_0x13a629ae0, 0, 16;
L_0x13a629d80 .concat [ 16 16 0 0], L_0x14008ad10, L_0x13a629ca0;
L_0x13a629ec0 .functor MUXZ 32, L_0x13a629ae0, L_0x13a629d80, L_0x13a629c00, C4<>;
S_0x13a575570 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x13a572f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x13a575730 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x13a575770 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x13a591720_0 .net "in", 31 0, L_0x13a628cc0;  1 drivers
v0x13a5917f0_0 .net "out", 4 0, L_0x13a628990;  alias, 1 drivers
v0x13a5918c0_0 .net "vld", 0 0, L_0x13a6286e0;  1 drivers
S_0x13a575920 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x13a575570;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5757f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x13a575830 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x13a5911a0_0 .net "in", 31 0, L_0x13a628cc0;  alias, 1 drivers
v0x13a591260_0 .net "out", 4 0, L_0x13a628990;  alias, 1 drivers
v0x13a591320_0 .net "vld", 0 0, L_0x13a6286e0;  alias, 1 drivers
L_0x13a623a70 .part L_0x13a628cc0, 0, 16;
L_0x13a628640 .part L_0x13a628cc0, 16, 16;
S_0x13a575ca0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a575920;
 .timescale -9 -12;
L_0x13a6286e0 .functor OR 1, L_0x13a623660, L_0x13a628230, C4<0>, C4<0>;
L_0x14008ab60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5909a0_0 .net/2u *"_ivl_4", 0 0, L_0x14008ab60;  1 drivers
v0x13a590a60_0 .net *"_ivl_6", 4 0, L_0x13a628790;  1 drivers
v0x13a590b00_0 .net *"_ivl_8", 4 0, L_0x13a628870;  1 drivers
v0x13a590bb0_0 .net "out_h", 3 0, L_0x13a6284e0;  1 drivers
v0x13a590c70_0 .net "out_l", 3 0, L_0x13a623910;  1 drivers
v0x13a590d40_0 .net "out_vh", 0 0, L_0x13a628230;  1 drivers
v0x13a590df0_0 .net "out_vl", 0 0, L_0x13a623660;  1 drivers
L_0x13a628790 .concat [ 4 1 0 0], L_0x13a6284e0, L_0x14008ab60;
L_0x13a628870 .concat [ 4 1 0 0], L_0x13a623910, L_0x13a623660;
L_0x13a628990 .functor MUXZ 5, L_0x13a628870, L_0x13a628790, L_0x13a628230, C4<>;
S_0x13a575e70 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a575ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a575b30 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13a575b70 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13a583170_0 .net "in", 15 0, L_0x13a628640;  1 drivers
v0x13a583230_0 .net "out", 3 0, L_0x13a6284e0;  alias, 1 drivers
v0x13a5832e0_0 .net "vld", 0 0, L_0x13a628230;  alias, 1 drivers
L_0x13a625e00 .part L_0x13a628640, 0, 8;
L_0x13a628150 .part L_0x13a628640, 8, 8;
S_0x13a5761f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a575e70;
 .timescale -9 -12;
L_0x13a628230 .functor OR 1, L_0x13a6259f0, L_0x13a627d40, C4<0>, C4<0>;
L_0x14008ab18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a582970_0 .net/2u *"_ivl_4", 0 0, L_0x14008ab18;  1 drivers
v0x13a582a30_0 .net *"_ivl_6", 3 0, L_0x13a6282e0;  1 drivers
v0x13a582ad0_0 .net *"_ivl_8", 3 0, L_0x13a6283c0;  1 drivers
v0x13a582b80_0 .net "out_h", 2 0, L_0x13a627ff0;  1 drivers
v0x13a582c40_0 .net "out_l", 2 0, L_0x13a625ca0;  1 drivers
v0x13a582d10_0 .net "out_vh", 0 0, L_0x13a627d40;  1 drivers
v0x13a582dc0_0 .net "out_vl", 0 0, L_0x13a6259f0;  1 drivers
L_0x13a6282e0 .concat [ 3 1 0 0], L_0x13a627ff0, L_0x14008ab18;
L_0x13a6283c0 .concat [ 3 1 0 0], L_0x13a625ca0, L_0x13a6259f0;
L_0x13a6284e0 .functor MUXZ 4, L_0x13a6283c0, L_0x13a6282e0, L_0x13a627d40, C4<>;
S_0x13a5763c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5761f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a576080 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a5760c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a57c400_0 .net "in", 7 0, L_0x13a628150;  1 drivers
v0x13a57c4c0_0 .net "out", 2 0, L_0x13a627ff0;  alias, 1 drivers
v0x13a57c570_0 .net "vld", 0 0, L_0x13a627d40;  alias, 1 drivers
L_0x13a626d30 .part L_0x13a628150, 0, 4;
L_0x13a627c60 .part L_0x13a628150, 4, 4;
S_0x13a576740 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5763c0;
 .timescale -9 -12;
L_0x13a627d40 .functor OR 1, L_0x13a626920, L_0x13a627850, C4<0>, C4<0>;
L_0x14008aad0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a57bc00_0 .net/2u *"_ivl_4", 0 0, L_0x14008aad0;  1 drivers
v0x13a57bcc0_0 .net *"_ivl_6", 2 0, L_0x13a627df0;  1 drivers
v0x13a57bd60_0 .net *"_ivl_8", 2 0, L_0x13a627ed0;  1 drivers
v0x13a57be10_0 .net "out_h", 1 0, L_0x13a627b00;  1 drivers
v0x13a57bed0_0 .net "out_l", 1 0, L_0x13a626bd0;  1 drivers
v0x13a57bfa0_0 .net "out_vh", 0 0, L_0x13a627850;  1 drivers
v0x13a57c050_0 .net "out_vl", 0 0, L_0x13a626920;  1 drivers
L_0x13a627df0 .concat [ 2 1 0 0], L_0x13a627b00, L_0x14008aad0;
L_0x13a627ed0 .concat [ 2 1 0 0], L_0x13a626bd0, L_0x13a626920;
L_0x13a627ff0 .functor MUXZ 3, L_0x13a627ed0, L_0x13a627df0, L_0x13a627850, C4<>;
S_0x13a576910 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a576740;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5765d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a576610 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a578ff0_0 .net "in", 3 0, L_0x13a627c60;  1 drivers
v0x13a5790b0_0 .net "out", 1 0, L_0x13a627b00;  alias, 1 drivers
v0x13a579160_0 .net "vld", 0 0, L_0x13a627850;  alias, 1 drivers
L_0x13a627210 .part L_0x13a627c60, 0, 2;
L_0x13a627730 .part L_0x13a627c60, 2, 2;
S_0x13a576c90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a576910;
 .timescale -9 -12;
L_0x13a627850 .functor OR 1, L_0x13a626dd0, L_0x13a627330, C4<0>, C4<0>;
L_0x14008aa88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5787f0_0 .net/2u *"_ivl_4", 0 0, L_0x14008aa88;  1 drivers
v0x13a5788b0_0 .net *"_ivl_6", 1 0, L_0x13a627900;  1 drivers
v0x13a578950_0 .net *"_ivl_8", 1 0, L_0x13a6279e0;  1 drivers
v0x13a578a00_0 .net "out_h", 0 0, L_0x13a627600;  1 drivers
v0x13a578ac0_0 .net "out_l", 0 0, L_0x13a6270e0;  1 drivers
v0x13a578b90_0 .net "out_vh", 0 0, L_0x13a627330;  1 drivers
v0x13a578c40_0 .net "out_vl", 0 0, L_0x13a626dd0;  1 drivers
L_0x13a627900 .concat [ 1 1 0 0], L_0x13a627600, L_0x14008aa88;
L_0x13a6279e0 .concat [ 1 1 0 0], L_0x13a6270e0, L_0x13a626dd0;
L_0x13a627b00 .functor MUXZ 2, L_0x13a6279e0, L_0x13a627900, L_0x13a627330, C4<>;
S_0x13a576e60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a576c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a576b20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a576b60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a577890_0 .net "in", 1 0, L_0x13a627730;  1 drivers
v0x13a577950_0 .net "out", 0 0, L_0x13a627600;  alias, 1 drivers
v0x13a577a00_0 .net "vld", 0 0, L_0x13a627330;  alias, 1 drivers
L_0x13a6273d0 .part L_0x13a627730, 1, 1;
L_0x13a627560 .part L_0x13a627730, 0, 1;
S_0x13a5771e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a576e60;
 .timescale -9 -12;
L_0x13a6274b0 .functor NOT 1, L_0x13a6273d0, C4<0>, C4<0>, C4<0>;
L_0x13a627600 .functor AND 1, L_0x13a6274b0, L_0x13a627560, C4<1>, C4<1>;
v0x13a5773b0_0 .net *"_ivl_2", 0 0, L_0x13a6273d0;  1 drivers
v0x13a577470_0 .net *"_ivl_3", 0 0, L_0x13a6274b0;  1 drivers
v0x13a577510_0 .net *"_ivl_5", 0 0, L_0x13a627560;  1 drivers
L_0x13a627330 .reduce/or L_0x13a627730;
S_0x13a5775a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a576e60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5775a0
v0x13a5777f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a5777f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5777f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_171.360 ;
    %load/vec4 v0x13a5777f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_171.361, 5;
    %load/vec4 v0x13a5777f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5777f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_171.360;
T_171.361 ;
    %end;
S_0x13a577b00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a576c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a577cd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a577d10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a578580_0 .net "in", 1 0, L_0x13a627210;  1 drivers
v0x13a578640_0 .net "out", 0 0, L_0x13a6270e0;  alias, 1 drivers
v0x13a5786f0_0 .net "vld", 0 0, L_0x13a626dd0;  alias, 1 drivers
L_0x13a626eb0 .part L_0x13a627210, 1, 1;
L_0x13a627040 .part L_0x13a627210, 0, 1;
S_0x13a577ee0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a577b00;
 .timescale -9 -12;
L_0x13a626f90 .functor NOT 1, L_0x13a626eb0, C4<0>, C4<0>, C4<0>;
L_0x13a6270e0 .functor AND 1, L_0x13a626f90, L_0x13a627040, C4<1>, C4<1>;
v0x13a5780a0_0 .net *"_ivl_2", 0 0, L_0x13a626eb0;  1 drivers
v0x13a578160_0 .net *"_ivl_3", 0 0, L_0x13a626f90;  1 drivers
v0x13a578200_0 .net *"_ivl_5", 0 0, L_0x13a627040;  1 drivers
L_0x13a626dd0 .reduce/or L_0x13a627210;
S_0x13a578290 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a577b00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a578290
v0x13a5784e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a5784e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5784e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_172.362 ;
    %load/vec4 v0x13a5784e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_172.363, 5;
    %load/vec4 v0x13a5784e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5784e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_172.362;
T_172.363 ;
    %end;
S_0x13a578cf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a576910;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a578cf0
v0x13a578f40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a578f40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a578f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_173.364 ;
    %load/vec4 v0x13a578f40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_173.365, 5;
    %load/vec4 v0x13a578f40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a578f40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_173.364;
T_173.365 ;
    %end;
S_0x13a579260 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a576740;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a579430 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a579470 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a57b990_0 .net "in", 3 0, L_0x13a626d30;  1 drivers
v0x13a57ba50_0 .net "out", 1 0, L_0x13a626bd0;  alias, 1 drivers
v0x13a57bb00_0 .net "vld", 0 0, L_0x13a626920;  alias, 1 drivers
L_0x13a6262e0 .part L_0x13a626d30, 0, 2;
L_0x13a626800 .part L_0x13a626d30, 2, 2;
S_0x13a579640 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a579260;
 .timescale -9 -12;
L_0x13a626920 .functor OR 1, L_0x13a625ea0, L_0x13a626400, C4<0>, C4<0>;
L_0x14008aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a57b190_0 .net/2u *"_ivl_4", 0 0, L_0x14008aa40;  1 drivers
v0x13a57b250_0 .net *"_ivl_6", 1 0, L_0x13a6269d0;  1 drivers
v0x13a57b2f0_0 .net *"_ivl_8", 1 0, L_0x13a626ab0;  1 drivers
v0x13a57b3a0_0 .net "out_h", 0 0, L_0x13a6266d0;  1 drivers
v0x13a57b460_0 .net "out_l", 0 0, L_0x13a6261b0;  1 drivers
v0x13a57b530_0 .net "out_vh", 0 0, L_0x13a626400;  1 drivers
v0x13a57b5e0_0 .net "out_vl", 0 0, L_0x13a625ea0;  1 drivers
L_0x13a6269d0 .concat [ 1 1 0 0], L_0x13a6266d0, L_0x14008aa40;
L_0x13a626ab0 .concat [ 1 1 0 0], L_0x13a6261b0, L_0x13a625ea0;
L_0x13a626bd0 .functor MUXZ 2, L_0x13a626ab0, L_0x13a6269d0, L_0x13a626400, C4<>;
S_0x13a579800 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a579640;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5794f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a579530 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a57a230_0 .net "in", 1 0, L_0x13a626800;  1 drivers
v0x13a57a2f0_0 .net "out", 0 0, L_0x13a6266d0;  alias, 1 drivers
v0x13a57a3a0_0 .net "vld", 0 0, L_0x13a626400;  alias, 1 drivers
L_0x13a6264a0 .part L_0x13a626800, 1, 1;
L_0x13a626630 .part L_0x13a626800, 0, 1;
S_0x13a579b80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a579800;
 .timescale -9 -12;
L_0x13a626580 .functor NOT 1, L_0x13a6264a0, C4<0>, C4<0>, C4<0>;
L_0x13a6266d0 .functor AND 1, L_0x13a626580, L_0x13a626630, C4<1>, C4<1>;
v0x13a579d50_0 .net *"_ivl_2", 0 0, L_0x13a6264a0;  1 drivers
v0x13a579e10_0 .net *"_ivl_3", 0 0, L_0x13a626580;  1 drivers
v0x13a579eb0_0 .net *"_ivl_5", 0 0, L_0x13a626630;  1 drivers
L_0x13a626400 .reduce/or L_0x13a626800;
S_0x13a579f40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a579800;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a579f40
v0x13a57a190_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a57a190_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a57a190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_174.366 ;
    %load/vec4 v0x13a57a190_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_174.367, 5;
    %load/vec4 v0x13a57a190_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a57a190_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_174.366;
T_174.367 ;
    %end;
S_0x13a57a4a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a579640;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a57a670 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a57a6b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a57af20_0 .net "in", 1 0, L_0x13a6262e0;  1 drivers
v0x13a57afe0_0 .net "out", 0 0, L_0x13a6261b0;  alias, 1 drivers
v0x13a57b090_0 .net "vld", 0 0, L_0x13a625ea0;  alias, 1 drivers
L_0x13a625f80 .part L_0x13a6262e0, 1, 1;
L_0x13a626110 .part L_0x13a6262e0, 0, 1;
S_0x13a57a880 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a57a4a0;
 .timescale -9 -12;
L_0x13a626060 .functor NOT 1, L_0x13a625f80, C4<0>, C4<0>, C4<0>;
L_0x13a6261b0 .functor AND 1, L_0x13a626060, L_0x13a626110, C4<1>, C4<1>;
v0x13a57aa40_0 .net *"_ivl_2", 0 0, L_0x13a625f80;  1 drivers
v0x13a57ab00_0 .net *"_ivl_3", 0 0, L_0x13a626060;  1 drivers
v0x13a57aba0_0 .net *"_ivl_5", 0 0, L_0x13a626110;  1 drivers
L_0x13a625ea0 .reduce/or L_0x13a6262e0;
S_0x13a57ac30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a57a4a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a57ac30
v0x13a57ae80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a57ae80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a57ae80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_175.368 ;
    %load/vec4 v0x13a57ae80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_175.369, 5;
    %load/vec4 v0x13a57ae80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a57ae80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_175.368;
T_175.369 ;
    %end;
S_0x13a57b690 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a579260;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a57b690
v0x13a57b8e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a57b8e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a57b8e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_176.370 ;
    %load/vec4 v0x13a57b8e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_176.371, 5;
    %load/vec4 v0x13a57b8e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a57b8e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_176.370;
T_176.371 ;
    %end;
S_0x13a57c100 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5763c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a57c100
v0x13a57c350_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a57c350_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a57c350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_177.372 ;
    %load/vec4 v0x13a57c350_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_177.373, 5;
    %load/vec4 v0x13a57c350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a57c350_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_177.372;
T_177.373 ;
    %end;
S_0x13a57c670 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5761f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a57c840 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a57c880 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a582700_0 .net "in", 7 0, L_0x13a625e00;  1 drivers
v0x13a5827c0_0 .net "out", 2 0, L_0x13a625ca0;  alias, 1 drivers
v0x13a582870_0 .net "vld", 0 0, L_0x13a6259f0;  alias, 1 drivers
L_0x13a6249e0 .part L_0x13a625e00, 0, 4;
L_0x13a625910 .part L_0x13a625e00, 4, 4;
S_0x13a57ca50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a57c670;
 .timescale -9 -12;
L_0x13a6259f0 .functor OR 1, L_0x13a6245d0, L_0x13a625500, C4<0>, C4<0>;
L_0x14008a9f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a581f00_0 .net/2u *"_ivl_4", 0 0, L_0x14008a9f8;  1 drivers
v0x13a581fc0_0 .net *"_ivl_6", 2 0, L_0x13a625aa0;  1 drivers
v0x13a582060_0 .net *"_ivl_8", 2 0, L_0x13a625b80;  1 drivers
v0x13a582110_0 .net "out_h", 1 0, L_0x13a6257b0;  1 drivers
v0x13a5821d0_0 .net "out_l", 1 0, L_0x13a624880;  1 drivers
v0x13a5822a0_0 .net "out_vh", 0 0, L_0x13a625500;  1 drivers
v0x13a582350_0 .net "out_vl", 0 0, L_0x13a6245d0;  1 drivers
L_0x13a625aa0 .concat [ 2 1 0 0], L_0x13a6257b0, L_0x14008a9f8;
L_0x13a625b80 .concat [ 2 1 0 0], L_0x13a624880, L_0x13a6245d0;
L_0x13a625ca0 .functor MUXZ 3, L_0x13a625b80, L_0x13a625aa0, L_0x13a625500, C4<>;
S_0x13a57cc10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a57ca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a57c900 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a57c940 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a57f2f0_0 .net "in", 3 0, L_0x13a625910;  1 drivers
v0x13a57f3b0_0 .net "out", 1 0, L_0x13a6257b0;  alias, 1 drivers
v0x13a57f460_0 .net "vld", 0 0, L_0x13a625500;  alias, 1 drivers
L_0x13a624ec0 .part L_0x13a625910, 0, 2;
L_0x13a6253e0 .part L_0x13a625910, 2, 2;
S_0x13a57cf90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a57cc10;
 .timescale -9 -12;
L_0x13a625500 .functor OR 1, L_0x13a624a80, L_0x13a624fe0, C4<0>, C4<0>;
L_0x14008a9b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a57eaf0_0 .net/2u *"_ivl_4", 0 0, L_0x14008a9b0;  1 drivers
v0x13a57ebb0_0 .net *"_ivl_6", 1 0, L_0x13a6255b0;  1 drivers
v0x13a57ec50_0 .net *"_ivl_8", 1 0, L_0x13a625690;  1 drivers
v0x13a57ed00_0 .net "out_h", 0 0, L_0x13a6252b0;  1 drivers
v0x13a57edc0_0 .net "out_l", 0 0, L_0x13a624d90;  1 drivers
v0x13a57ee90_0 .net "out_vh", 0 0, L_0x13a624fe0;  1 drivers
v0x13a57ef40_0 .net "out_vl", 0 0, L_0x13a624a80;  1 drivers
L_0x13a6255b0 .concat [ 1 1 0 0], L_0x13a6252b0, L_0x14008a9b0;
L_0x13a625690 .concat [ 1 1 0 0], L_0x13a624d90, L_0x13a624a80;
L_0x13a6257b0 .functor MUXZ 2, L_0x13a625690, L_0x13a6255b0, L_0x13a624fe0, C4<>;
S_0x13a57d160 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a57cf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a57ce20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a57ce60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a57db90_0 .net "in", 1 0, L_0x13a6253e0;  1 drivers
v0x13a57dc50_0 .net "out", 0 0, L_0x13a6252b0;  alias, 1 drivers
v0x13a57dd00_0 .net "vld", 0 0, L_0x13a624fe0;  alias, 1 drivers
L_0x13a625080 .part L_0x13a6253e0, 1, 1;
L_0x13a625210 .part L_0x13a6253e0, 0, 1;
S_0x13a57d4e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a57d160;
 .timescale -9 -12;
L_0x13a625160 .functor NOT 1, L_0x13a625080, C4<0>, C4<0>, C4<0>;
L_0x13a6252b0 .functor AND 1, L_0x13a625160, L_0x13a625210, C4<1>, C4<1>;
v0x13a57d6b0_0 .net *"_ivl_2", 0 0, L_0x13a625080;  1 drivers
v0x13a57d770_0 .net *"_ivl_3", 0 0, L_0x13a625160;  1 drivers
v0x13a57d810_0 .net *"_ivl_5", 0 0, L_0x13a625210;  1 drivers
L_0x13a624fe0 .reduce/or L_0x13a6253e0;
S_0x13a57d8a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a57d160;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a57d8a0
v0x13a57daf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a57daf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a57daf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_178.374 ;
    %load/vec4 v0x13a57daf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_178.375, 5;
    %load/vec4 v0x13a57daf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a57daf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_178.374;
T_178.375 ;
    %end;
S_0x13a57de00 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a57cf90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a57dfd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a57e010 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a57e880_0 .net "in", 1 0, L_0x13a624ec0;  1 drivers
v0x13a57e940_0 .net "out", 0 0, L_0x13a624d90;  alias, 1 drivers
v0x13a57e9f0_0 .net "vld", 0 0, L_0x13a624a80;  alias, 1 drivers
L_0x13a624b60 .part L_0x13a624ec0, 1, 1;
L_0x13a624cf0 .part L_0x13a624ec0, 0, 1;
S_0x13a57e1e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a57de00;
 .timescale -9 -12;
L_0x13a624c40 .functor NOT 1, L_0x13a624b60, C4<0>, C4<0>, C4<0>;
L_0x13a624d90 .functor AND 1, L_0x13a624c40, L_0x13a624cf0, C4<1>, C4<1>;
v0x13a57e3a0_0 .net *"_ivl_2", 0 0, L_0x13a624b60;  1 drivers
v0x13a57e460_0 .net *"_ivl_3", 0 0, L_0x13a624c40;  1 drivers
v0x13a57e500_0 .net *"_ivl_5", 0 0, L_0x13a624cf0;  1 drivers
L_0x13a624a80 .reduce/or L_0x13a624ec0;
S_0x13a57e590 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a57de00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a57e590
v0x13a57e7e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a57e7e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a57e7e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_179.376 ;
    %load/vec4 v0x13a57e7e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_179.377, 5;
    %load/vec4 v0x13a57e7e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a57e7e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_179.376;
T_179.377 ;
    %end;
S_0x13a57eff0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a57cc10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a57eff0
v0x13a57f240_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a57f240_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a57f240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_180.378 ;
    %load/vec4 v0x13a57f240_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_180.379, 5;
    %load/vec4 v0x13a57f240_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a57f240_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_180.378;
T_180.379 ;
    %end;
S_0x13a57f560 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a57ca50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a57f730 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a57f770 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a581c90_0 .net "in", 3 0, L_0x13a6249e0;  1 drivers
v0x13a581d50_0 .net "out", 1 0, L_0x13a624880;  alias, 1 drivers
v0x13a581e00_0 .net "vld", 0 0, L_0x13a6245d0;  alias, 1 drivers
L_0x13a623f90 .part L_0x13a6249e0, 0, 2;
L_0x13a6244b0 .part L_0x13a6249e0, 2, 2;
S_0x13a57f940 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a57f560;
 .timescale -9 -12;
L_0x13a6245d0 .functor OR 1, L_0x13a623b50, L_0x13a6240b0, C4<0>, C4<0>;
L_0x14008a968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a581490_0 .net/2u *"_ivl_4", 0 0, L_0x14008a968;  1 drivers
v0x13a581550_0 .net *"_ivl_6", 1 0, L_0x13a624680;  1 drivers
v0x13a5815f0_0 .net *"_ivl_8", 1 0, L_0x13a624760;  1 drivers
v0x13a5816a0_0 .net "out_h", 0 0, L_0x13a624380;  1 drivers
v0x13a581760_0 .net "out_l", 0 0, L_0x13a623e60;  1 drivers
v0x13a581830_0 .net "out_vh", 0 0, L_0x13a6240b0;  1 drivers
v0x13a5818e0_0 .net "out_vl", 0 0, L_0x13a623b50;  1 drivers
L_0x13a624680 .concat [ 1 1 0 0], L_0x13a624380, L_0x14008a968;
L_0x13a624760 .concat [ 1 1 0 0], L_0x13a623e60, L_0x13a623b50;
L_0x13a624880 .functor MUXZ 2, L_0x13a624760, L_0x13a624680, L_0x13a6240b0, C4<>;
S_0x13a57fb00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a57f940;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a57f7f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a57f830 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a580530_0 .net "in", 1 0, L_0x13a6244b0;  1 drivers
v0x13a5805f0_0 .net "out", 0 0, L_0x13a624380;  alias, 1 drivers
v0x13a5806a0_0 .net "vld", 0 0, L_0x13a6240b0;  alias, 1 drivers
L_0x13a624150 .part L_0x13a6244b0, 1, 1;
L_0x13a6242e0 .part L_0x13a6244b0, 0, 1;
S_0x13a57fe80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a57fb00;
 .timescale -9 -12;
L_0x13a624230 .functor NOT 1, L_0x13a624150, C4<0>, C4<0>, C4<0>;
L_0x13a624380 .functor AND 1, L_0x13a624230, L_0x13a6242e0, C4<1>, C4<1>;
v0x13a580050_0 .net *"_ivl_2", 0 0, L_0x13a624150;  1 drivers
v0x13a580110_0 .net *"_ivl_3", 0 0, L_0x13a624230;  1 drivers
v0x13a5801b0_0 .net *"_ivl_5", 0 0, L_0x13a6242e0;  1 drivers
L_0x13a6240b0 .reduce/or L_0x13a6244b0;
S_0x13a580240 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a57fb00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a580240
v0x13a580490_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a580490_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a580490_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_181.380 ;
    %load/vec4 v0x13a580490_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_181.381, 5;
    %load/vec4 v0x13a580490_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a580490_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_181.380;
T_181.381 ;
    %end;
S_0x13a5807a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a57f940;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a580970 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5809b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a581220_0 .net "in", 1 0, L_0x13a623f90;  1 drivers
v0x13a5812e0_0 .net "out", 0 0, L_0x13a623e60;  alias, 1 drivers
v0x13a581390_0 .net "vld", 0 0, L_0x13a623b50;  alias, 1 drivers
L_0x13a623c30 .part L_0x13a623f90, 1, 1;
L_0x13a623dc0 .part L_0x13a623f90, 0, 1;
S_0x13a580b80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5807a0;
 .timescale -9 -12;
L_0x13a623d10 .functor NOT 1, L_0x13a623c30, C4<0>, C4<0>, C4<0>;
L_0x13a623e60 .functor AND 1, L_0x13a623d10, L_0x13a623dc0, C4<1>, C4<1>;
v0x13a580d40_0 .net *"_ivl_2", 0 0, L_0x13a623c30;  1 drivers
v0x13a580e00_0 .net *"_ivl_3", 0 0, L_0x13a623d10;  1 drivers
v0x13a580ea0_0 .net *"_ivl_5", 0 0, L_0x13a623dc0;  1 drivers
L_0x13a623b50 .reduce/or L_0x13a623f90;
S_0x13a580f30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5807a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a580f30
v0x13a581180_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a581180_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a581180_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_182.382 ;
    %load/vec4 v0x13a581180_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_182.383, 5;
    %load/vec4 v0x13a581180_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a581180_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_182.382;
T_182.383 ;
    %end;
S_0x13a581990 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a57f560;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a581990
v0x13a581be0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a581be0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a581be0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_183.384 ;
    %load/vec4 v0x13a581be0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_183.385, 5;
    %load/vec4 v0x13a581be0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a581be0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_183.384;
T_183.385 ;
    %end;
S_0x13a582400 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a57c670;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a582400
v0x13a582650_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a582650_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a582650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_184.386 ;
    %load/vec4 v0x13a582650_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_184.387, 5;
    %load/vec4 v0x13a582650_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a582650_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_184.386;
T_184.387 ;
    %end;
S_0x13a582e70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a575e70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a582e70
v0x13a5830c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x13a5830c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5830c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_185.388 ;
    %load/vec4 v0x13a5830c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_185.389, 5;
    %load/vec4 v0x13a5830c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5830c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_185.388;
T_185.389 ;
    %end;
S_0x13a5833e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a575ca0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5835b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13a5835f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13a590730_0 .net "in", 15 0, L_0x13a623a70;  1 drivers
v0x13a5907f0_0 .net "out", 3 0, L_0x13a623910;  alias, 1 drivers
v0x13a5908a0_0 .net "vld", 0 0, L_0x13a623660;  alias, 1 drivers
L_0x13a621230 .part L_0x13a623a70, 0, 8;
L_0x13a623580 .part L_0x13a623a70, 8, 8;
S_0x13a5837c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5833e0;
 .timescale -9 -12;
L_0x13a623660 .functor OR 1, L_0x13a620e20, L_0x13a623170, C4<0>, C4<0>;
L_0x14008a920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a58ff30_0 .net/2u *"_ivl_4", 0 0, L_0x14008a920;  1 drivers
v0x13a58fff0_0 .net *"_ivl_6", 3 0, L_0x13a623710;  1 drivers
v0x13a590090_0 .net *"_ivl_8", 3 0, L_0x13a6237f0;  1 drivers
v0x13a590140_0 .net "out_h", 2 0, L_0x13a623420;  1 drivers
v0x13a590200_0 .net "out_l", 2 0, L_0x13a6210d0;  1 drivers
v0x13a5902d0_0 .net "out_vh", 0 0, L_0x13a623170;  1 drivers
v0x13a590380_0 .net "out_vl", 0 0, L_0x13a620e20;  1 drivers
L_0x13a623710 .concat [ 3 1 0 0], L_0x13a623420, L_0x14008a920;
L_0x13a6237f0 .concat [ 3 1 0 0], L_0x13a6210d0, L_0x13a620e20;
L_0x13a623910 .functor MUXZ 4, L_0x13a6237f0, L_0x13a623710, L_0x13a623170, C4<>;
S_0x13a583980 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5837c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a583670 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a5836b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a5899c0_0 .net "in", 7 0, L_0x13a623580;  1 drivers
v0x13a589a80_0 .net "out", 2 0, L_0x13a623420;  alias, 1 drivers
v0x13a589b30_0 .net "vld", 0 0, L_0x13a623170;  alias, 1 drivers
L_0x13a622160 .part L_0x13a623580, 0, 4;
L_0x13a623090 .part L_0x13a623580, 4, 4;
S_0x13a583d00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a583980;
 .timescale -9 -12;
L_0x13a623170 .functor OR 1, L_0x13a621d50, L_0x13a622c80, C4<0>, C4<0>;
L_0x14008a8d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5891c0_0 .net/2u *"_ivl_4", 0 0, L_0x14008a8d8;  1 drivers
v0x13a589280_0 .net *"_ivl_6", 2 0, L_0x13a623220;  1 drivers
v0x13a589320_0 .net *"_ivl_8", 2 0, L_0x13a623300;  1 drivers
v0x13a5893d0_0 .net "out_h", 1 0, L_0x13a622f30;  1 drivers
v0x13a589490_0 .net "out_l", 1 0, L_0x13a622000;  1 drivers
v0x13a589560_0 .net "out_vh", 0 0, L_0x13a622c80;  1 drivers
v0x13a589610_0 .net "out_vl", 0 0, L_0x13a621d50;  1 drivers
L_0x13a623220 .concat [ 2 1 0 0], L_0x13a622f30, L_0x14008a8d8;
L_0x13a623300 .concat [ 2 1 0 0], L_0x13a622000, L_0x13a621d50;
L_0x13a623420 .functor MUXZ 3, L_0x13a623300, L_0x13a623220, L_0x13a622c80, C4<>;
S_0x13a583ed0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a583d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a583b90 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a583bd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a5865b0_0 .net "in", 3 0, L_0x13a623090;  1 drivers
v0x13a586670_0 .net "out", 1 0, L_0x13a622f30;  alias, 1 drivers
v0x13a586720_0 .net "vld", 0 0, L_0x13a622c80;  alias, 1 drivers
L_0x13a622640 .part L_0x13a623090, 0, 2;
L_0x13a622b60 .part L_0x13a623090, 2, 2;
S_0x13a584250 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a583ed0;
 .timescale -9 -12;
L_0x13a622c80 .functor OR 1, L_0x13a622200, L_0x13a622760, C4<0>, C4<0>;
L_0x14008a890 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a585db0_0 .net/2u *"_ivl_4", 0 0, L_0x14008a890;  1 drivers
v0x13a585e70_0 .net *"_ivl_6", 1 0, L_0x13a622d30;  1 drivers
v0x13a585f10_0 .net *"_ivl_8", 1 0, L_0x13a622e10;  1 drivers
v0x13a585fc0_0 .net "out_h", 0 0, L_0x13a622a30;  1 drivers
v0x13a586080_0 .net "out_l", 0 0, L_0x13a622510;  1 drivers
v0x13a586150_0 .net "out_vh", 0 0, L_0x13a622760;  1 drivers
v0x13a586200_0 .net "out_vl", 0 0, L_0x13a622200;  1 drivers
L_0x13a622d30 .concat [ 1 1 0 0], L_0x13a622a30, L_0x14008a890;
L_0x13a622e10 .concat [ 1 1 0 0], L_0x13a622510, L_0x13a622200;
L_0x13a622f30 .functor MUXZ 2, L_0x13a622e10, L_0x13a622d30, L_0x13a622760, C4<>;
S_0x13a584420 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a584250;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5840e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a584120 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a584e50_0 .net "in", 1 0, L_0x13a622b60;  1 drivers
v0x13a584f10_0 .net "out", 0 0, L_0x13a622a30;  alias, 1 drivers
v0x13a584fc0_0 .net "vld", 0 0, L_0x13a622760;  alias, 1 drivers
L_0x13a622800 .part L_0x13a622b60, 1, 1;
L_0x13a622990 .part L_0x13a622b60, 0, 1;
S_0x13a5847a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a584420;
 .timescale -9 -12;
L_0x13a6228e0 .functor NOT 1, L_0x13a622800, C4<0>, C4<0>, C4<0>;
L_0x13a622a30 .functor AND 1, L_0x13a6228e0, L_0x13a622990, C4<1>, C4<1>;
v0x13a584970_0 .net *"_ivl_2", 0 0, L_0x13a622800;  1 drivers
v0x13a584a30_0 .net *"_ivl_3", 0 0, L_0x13a6228e0;  1 drivers
v0x13a584ad0_0 .net *"_ivl_5", 0 0, L_0x13a622990;  1 drivers
L_0x13a622760 .reduce/or L_0x13a622b60;
S_0x13a584b60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a584420;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a584b60
v0x13a584db0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a584db0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a584db0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_186.390 ;
    %load/vec4 v0x13a584db0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_186.391, 5;
    %load/vec4 v0x13a584db0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a584db0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_186.390;
T_186.391 ;
    %end;
S_0x13a5850c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a584250;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a585290 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5852d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a585b40_0 .net "in", 1 0, L_0x13a622640;  1 drivers
v0x13a585c00_0 .net "out", 0 0, L_0x13a622510;  alias, 1 drivers
v0x13a585cb0_0 .net "vld", 0 0, L_0x13a622200;  alias, 1 drivers
L_0x13a6222e0 .part L_0x13a622640, 1, 1;
L_0x13a622470 .part L_0x13a622640, 0, 1;
S_0x13a5854a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5850c0;
 .timescale -9 -12;
L_0x13a6223c0 .functor NOT 1, L_0x13a6222e0, C4<0>, C4<0>, C4<0>;
L_0x13a622510 .functor AND 1, L_0x13a6223c0, L_0x13a622470, C4<1>, C4<1>;
v0x13a585660_0 .net *"_ivl_2", 0 0, L_0x13a6222e0;  1 drivers
v0x13a585720_0 .net *"_ivl_3", 0 0, L_0x13a6223c0;  1 drivers
v0x13a5857c0_0 .net *"_ivl_5", 0 0, L_0x13a622470;  1 drivers
L_0x13a622200 .reduce/or L_0x13a622640;
S_0x13a585850 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5850c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a585850
v0x13a585aa0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a585aa0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a585aa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_187.392 ;
    %load/vec4 v0x13a585aa0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_187.393, 5;
    %load/vec4 v0x13a585aa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a585aa0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_187.392;
T_187.393 ;
    %end;
S_0x13a5862b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a583ed0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5862b0
v0x13a586500_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a586500_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a586500_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_188.394 ;
    %load/vec4 v0x13a586500_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_188.395, 5;
    %load/vec4 v0x13a586500_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a586500_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_188.394;
T_188.395 ;
    %end;
S_0x13a586820 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a583d00;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5869f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a586a30 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a588f50_0 .net "in", 3 0, L_0x13a622160;  1 drivers
v0x13a589010_0 .net "out", 1 0, L_0x13a622000;  alias, 1 drivers
v0x13a5890c0_0 .net "vld", 0 0, L_0x13a621d50;  alias, 1 drivers
L_0x13a621710 .part L_0x13a622160, 0, 2;
L_0x13a621c30 .part L_0x13a622160, 2, 2;
S_0x13a586c00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a586820;
 .timescale -9 -12;
L_0x13a621d50 .functor OR 1, L_0x13a6212d0, L_0x13a621830, C4<0>, C4<0>;
L_0x14008a848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a588750_0 .net/2u *"_ivl_4", 0 0, L_0x14008a848;  1 drivers
v0x13a588810_0 .net *"_ivl_6", 1 0, L_0x13a621e00;  1 drivers
v0x13a5888b0_0 .net *"_ivl_8", 1 0, L_0x13a621ee0;  1 drivers
v0x13a588960_0 .net "out_h", 0 0, L_0x13a621b00;  1 drivers
v0x13a588a20_0 .net "out_l", 0 0, L_0x13a6215e0;  1 drivers
v0x13a588af0_0 .net "out_vh", 0 0, L_0x13a621830;  1 drivers
v0x13a588ba0_0 .net "out_vl", 0 0, L_0x13a6212d0;  1 drivers
L_0x13a621e00 .concat [ 1 1 0 0], L_0x13a621b00, L_0x14008a848;
L_0x13a621ee0 .concat [ 1 1 0 0], L_0x13a6215e0, L_0x13a6212d0;
L_0x13a622000 .functor MUXZ 2, L_0x13a621ee0, L_0x13a621e00, L_0x13a621830, C4<>;
S_0x13a586dc0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a586c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a586ab0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a586af0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5877f0_0 .net "in", 1 0, L_0x13a621c30;  1 drivers
v0x13a5878b0_0 .net "out", 0 0, L_0x13a621b00;  alias, 1 drivers
v0x13a587960_0 .net "vld", 0 0, L_0x13a621830;  alias, 1 drivers
L_0x13a6218d0 .part L_0x13a621c30, 1, 1;
L_0x13a621a60 .part L_0x13a621c30, 0, 1;
S_0x13a587140 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a586dc0;
 .timescale -9 -12;
L_0x13a6219b0 .functor NOT 1, L_0x13a6218d0, C4<0>, C4<0>, C4<0>;
L_0x13a621b00 .functor AND 1, L_0x13a6219b0, L_0x13a621a60, C4<1>, C4<1>;
v0x13a587310_0 .net *"_ivl_2", 0 0, L_0x13a6218d0;  1 drivers
v0x13a5873d0_0 .net *"_ivl_3", 0 0, L_0x13a6219b0;  1 drivers
v0x13a587470_0 .net *"_ivl_5", 0 0, L_0x13a621a60;  1 drivers
L_0x13a621830 .reduce/or L_0x13a621c30;
S_0x13a587500 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a586dc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a587500
v0x13a587750_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a587750_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a587750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_189.396 ;
    %load/vec4 v0x13a587750_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_189.397, 5;
    %load/vec4 v0x13a587750_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a587750_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_189.396;
T_189.397 ;
    %end;
S_0x13a587a60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a586c00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a587c30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a587c70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5884e0_0 .net "in", 1 0, L_0x13a621710;  1 drivers
v0x13a5885a0_0 .net "out", 0 0, L_0x13a6215e0;  alias, 1 drivers
v0x13a588650_0 .net "vld", 0 0, L_0x13a6212d0;  alias, 1 drivers
L_0x13a6213b0 .part L_0x13a621710, 1, 1;
L_0x13a621540 .part L_0x13a621710, 0, 1;
S_0x13a587e40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a587a60;
 .timescale -9 -12;
L_0x13a621490 .functor NOT 1, L_0x13a6213b0, C4<0>, C4<0>, C4<0>;
L_0x13a6215e0 .functor AND 1, L_0x13a621490, L_0x13a621540, C4<1>, C4<1>;
v0x13a588000_0 .net *"_ivl_2", 0 0, L_0x13a6213b0;  1 drivers
v0x13a5880c0_0 .net *"_ivl_3", 0 0, L_0x13a621490;  1 drivers
v0x13a588160_0 .net *"_ivl_5", 0 0, L_0x13a621540;  1 drivers
L_0x13a6212d0 .reduce/or L_0x13a621710;
S_0x13a5881f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a587a60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5881f0
v0x13a588440_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a588440_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a588440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_190.398 ;
    %load/vec4 v0x13a588440_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_190.399, 5;
    %load/vec4 v0x13a588440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a588440_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_190.398;
T_190.399 ;
    %end;
S_0x13a588c50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a586820;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a588c50
v0x13a588ea0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a588ea0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a588ea0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_191.400 ;
    %load/vec4 v0x13a588ea0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_191.401, 5;
    %load/vec4 v0x13a588ea0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a588ea0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_191.400;
T_191.401 ;
    %end;
S_0x13a5896c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a583980;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5896c0
v0x13a589910_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a589910_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a589910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_192.402 ;
    %load/vec4 v0x13a589910_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_192.403, 5;
    %load/vec4 v0x13a589910_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a589910_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_192.402;
T_192.403 ;
    %end;
S_0x13a589c30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5837c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a589e00 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a589e40 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a58fcc0_0 .net "in", 7 0, L_0x13a621230;  1 drivers
v0x13a58fd80_0 .net "out", 2 0, L_0x13a6210d0;  alias, 1 drivers
v0x13a58fe30_0 .net "vld", 0 0, L_0x13a620e20;  alias, 1 drivers
L_0x13a61fe10 .part L_0x13a621230, 0, 4;
L_0x13a620d40 .part L_0x13a621230, 4, 4;
S_0x13a58a010 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a589c30;
 .timescale -9 -12;
L_0x13a620e20 .functor OR 1, L_0x13a61fa00, L_0x13a620930, C4<0>, C4<0>;
L_0x14008a800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a58f4c0_0 .net/2u *"_ivl_4", 0 0, L_0x14008a800;  1 drivers
v0x13a58f580_0 .net *"_ivl_6", 2 0, L_0x13a620ed0;  1 drivers
v0x13a58f620_0 .net *"_ivl_8", 2 0, L_0x13a620fb0;  1 drivers
v0x13a58f6d0_0 .net "out_h", 1 0, L_0x13a620be0;  1 drivers
v0x13a58f790_0 .net "out_l", 1 0, L_0x13a61fcb0;  1 drivers
v0x13a58f860_0 .net "out_vh", 0 0, L_0x13a620930;  1 drivers
v0x13a58f910_0 .net "out_vl", 0 0, L_0x13a61fa00;  1 drivers
L_0x13a620ed0 .concat [ 2 1 0 0], L_0x13a620be0, L_0x14008a800;
L_0x13a620fb0 .concat [ 2 1 0 0], L_0x13a61fcb0, L_0x13a61fa00;
L_0x13a6210d0 .functor MUXZ 3, L_0x13a620fb0, L_0x13a620ed0, L_0x13a620930, C4<>;
S_0x13a58a1d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a58a010;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a589ec0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a589f00 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a58c8b0_0 .net "in", 3 0, L_0x13a620d40;  1 drivers
v0x13a58c970_0 .net "out", 1 0, L_0x13a620be0;  alias, 1 drivers
v0x13a58ca20_0 .net "vld", 0 0, L_0x13a620930;  alias, 1 drivers
L_0x13a6202f0 .part L_0x13a620d40, 0, 2;
L_0x13a620810 .part L_0x13a620d40, 2, 2;
S_0x13a58a550 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a58a1d0;
 .timescale -9 -12;
L_0x13a620930 .functor OR 1, L_0x13a61feb0, L_0x13a620410, C4<0>, C4<0>;
L_0x14008a7b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a58c0b0_0 .net/2u *"_ivl_4", 0 0, L_0x14008a7b8;  1 drivers
v0x13a58c170_0 .net *"_ivl_6", 1 0, L_0x13a6209e0;  1 drivers
v0x13a58c210_0 .net *"_ivl_8", 1 0, L_0x13a620ac0;  1 drivers
v0x13a58c2c0_0 .net "out_h", 0 0, L_0x13a6206e0;  1 drivers
v0x13a58c380_0 .net "out_l", 0 0, L_0x13a6201c0;  1 drivers
v0x13a58c450_0 .net "out_vh", 0 0, L_0x13a620410;  1 drivers
v0x13a58c500_0 .net "out_vl", 0 0, L_0x13a61feb0;  1 drivers
L_0x13a6209e0 .concat [ 1 1 0 0], L_0x13a6206e0, L_0x14008a7b8;
L_0x13a620ac0 .concat [ 1 1 0 0], L_0x13a6201c0, L_0x13a61feb0;
L_0x13a620be0 .functor MUXZ 2, L_0x13a620ac0, L_0x13a6209e0, L_0x13a620410, C4<>;
S_0x13a58a720 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a58a550;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a58a3e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a58a420 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a58b150_0 .net "in", 1 0, L_0x13a620810;  1 drivers
v0x13a58b210_0 .net "out", 0 0, L_0x13a6206e0;  alias, 1 drivers
v0x13a58b2c0_0 .net "vld", 0 0, L_0x13a620410;  alias, 1 drivers
L_0x13a6204b0 .part L_0x13a620810, 1, 1;
L_0x13a620640 .part L_0x13a620810, 0, 1;
S_0x13a58aaa0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a58a720;
 .timescale -9 -12;
L_0x13a620590 .functor NOT 1, L_0x13a6204b0, C4<0>, C4<0>, C4<0>;
L_0x13a6206e0 .functor AND 1, L_0x13a620590, L_0x13a620640, C4<1>, C4<1>;
v0x13a58ac70_0 .net *"_ivl_2", 0 0, L_0x13a6204b0;  1 drivers
v0x13a58ad30_0 .net *"_ivl_3", 0 0, L_0x13a620590;  1 drivers
v0x13a58add0_0 .net *"_ivl_5", 0 0, L_0x13a620640;  1 drivers
L_0x13a620410 .reduce/or L_0x13a620810;
S_0x13a58ae60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a58a720;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a58ae60
v0x13a58b0b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a58b0b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a58b0b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_193.404 ;
    %load/vec4 v0x13a58b0b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_193.405, 5;
    %load/vec4 v0x13a58b0b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a58b0b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_193.404;
T_193.405 ;
    %end;
S_0x13a58b3c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a58a550;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a58b590 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a58b5d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a58be40_0 .net "in", 1 0, L_0x13a6202f0;  1 drivers
v0x13a58bf00_0 .net "out", 0 0, L_0x13a6201c0;  alias, 1 drivers
v0x13a58bfb0_0 .net "vld", 0 0, L_0x13a61feb0;  alias, 1 drivers
L_0x13a61ff90 .part L_0x13a6202f0, 1, 1;
L_0x13a620120 .part L_0x13a6202f0, 0, 1;
S_0x13a58b7a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a58b3c0;
 .timescale -9 -12;
L_0x13a620070 .functor NOT 1, L_0x13a61ff90, C4<0>, C4<0>, C4<0>;
L_0x13a6201c0 .functor AND 1, L_0x13a620070, L_0x13a620120, C4<1>, C4<1>;
v0x13a58b960_0 .net *"_ivl_2", 0 0, L_0x13a61ff90;  1 drivers
v0x13a58ba20_0 .net *"_ivl_3", 0 0, L_0x13a620070;  1 drivers
v0x13a58bac0_0 .net *"_ivl_5", 0 0, L_0x13a620120;  1 drivers
L_0x13a61feb0 .reduce/or L_0x13a6202f0;
S_0x13a58bb50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a58b3c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a58bb50
v0x13a58bda0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a58bda0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a58bda0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_194.406 ;
    %load/vec4 v0x13a58bda0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_194.407, 5;
    %load/vec4 v0x13a58bda0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a58bda0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_194.406;
T_194.407 ;
    %end;
S_0x13a58c5b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a58a1d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a58c5b0
v0x13a58c800_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a58c800_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a58c800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_195.408 ;
    %load/vec4 v0x13a58c800_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_195.409, 5;
    %load/vec4 v0x13a58c800_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a58c800_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_195.408;
T_195.409 ;
    %end;
S_0x13a58cb20 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a58a010;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a58ccf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a58cd30 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a58f250_0 .net "in", 3 0, L_0x13a61fe10;  1 drivers
v0x13a58f310_0 .net "out", 1 0, L_0x13a61fcb0;  alias, 1 drivers
v0x13a58f3c0_0 .net "vld", 0 0, L_0x13a61fa00;  alias, 1 drivers
L_0x13a61f3c0 .part L_0x13a61fe10, 0, 2;
L_0x13a61f8e0 .part L_0x13a61fe10, 2, 2;
S_0x13a58cf00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a58cb20;
 .timescale -9 -12;
L_0x13a61fa00 .functor OR 1, L_0x13a61ef80, L_0x13a61f4e0, C4<0>, C4<0>;
L_0x14008a770 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a58ea50_0 .net/2u *"_ivl_4", 0 0, L_0x14008a770;  1 drivers
v0x13a58eb10_0 .net *"_ivl_6", 1 0, L_0x13a61fab0;  1 drivers
v0x13a58ebb0_0 .net *"_ivl_8", 1 0, L_0x13a61fb90;  1 drivers
v0x13a58ec60_0 .net "out_h", 0 0, L_0x13a61f7b0;  1 drivers
v0x13a58ed20_0 .net "out_l", 0 0, L_0x13a61f290;  1 drivers
v0x13a58edf0_0 .net "out_vh", 0 0, L_0x13a61f4e0;  1 drivers
v0x13a58eea0_0 .net "out_vl", 0 0, L_0x13a61ef80;  1 drivers
L_0x13a61fab0 .concat [ 1 1 0 0], L_0x13a61f7b0, L_0x14008a770;
L_0x13a61fb90 .concat [ 1 1 0 0], L_0x13a61f290, L_0x13a61ef80;
L_0x13a61fcb0 .functor MUXZ 2, L_0x13a61fb90, L_0x13a61fab0, L_0x13a61f4e0, C4<>;
S_0x13a58d0c0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a58cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a58cdb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a58cdf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a58daf0_0 .net "in", 1 0, L_0x13a61f8e0;  1 drivers
v0x13a58dbb0_0 .net "out", 0 0, L_0x13a61f7b0;  alias, 1 drivers
v0x13a58dc60_0 .net "vld", 0 0, L_0x13a61f4e0;  alias, 1 drivers
L_0x13a61f580 .part L_0x13a61f8e0, 1, 1;
L_0x13a61f710 .part L_0x13a61f8e0, 0, 1;
S_0x13a58d440 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a58d0c0;
 .timescale -9 -12;
L_0x13a61f660 .functor NOT 1, L_0x13a61f580, C4<0>, C4<0>, C4<0>;
L_0x13a61f7b0 .functor AND 1, L_0x13a61f660, L_0x13a61f710, C4<1>, C4<1>;
v0x13a58d610_0 .net *"_ivl_2", 0 0, L_0x13a61f580;  1 drivers
v0x13a58d6d0_0 .net *"_ivl_3", 0 0, L_0x13a61f660;  1 drivers
v0x13a58d770_0 .net *"_ivl_5", 0 0, L_0x13a61f710;  1 drivers
L_0x13a61f4e0 .reduce/or L_0x13a61f8e0;
S_0x13a58d800 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a58d0c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a58d800
v0x13a58da50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a58da50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a58da50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_196.410 ;
    %load/vec4 v0x13a58da50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_196.411, 5;
    %load/vec4 v0x13a58da50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a58da50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_196.410;
T_196.411 ;
    %end;
S_0x13a58dd60 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a58cf00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a58df30 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a58df70 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a58e7e0_0 .net "in", 1 0, L_0x13a61f3c0;  1 drivers
v0x13a58e8a0_0 .net "out", 0 0, L_0x13a61f290;  alias, 1 drivers
v0x13a58e950_0 .net "vld", 0 0, L_0x13a61ef80;  alias, 1 drivers
L_0x13a61f060 .part L_0x13a61f3c0, 1, 1;
L_0x13a61f1f0 .part L_0x13a61f3c0, 0, 1;
S_0x13a58e140 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a58dd60;
 .timescale -9 -12;
L_0x13a61f140 .functor NOT 1, L_0x13a61f060, C4<0>, C4<0>, C4<0>;
L_0x13a61f290 .functor AND 1, L_0x13a61f140, L_0x13a61f1f0, C4<1>, C4<1>;
v0x13a58e300_0 .net *"_ivl_2", 0 0, L_0x13a61f060;  1 drivers
v0x13a58e3c0_0 .net *"_ivl_3", 0 0, L_0x13a61f140;  1 drivers
v0x13a58e460_0 .net *"_ivl_5", 0 0, L_0x13a61f1f0;  1 drivers
L_0x13a61ef80 .reduce/or L_0x13a61f3c0;
S_0x13a58e4f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a58dd60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a58e4f0
v0x13a58e740_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a58e740_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a58e740_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_197.412 ;
    %load/vec4 v0x13a58e740_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_197.413, 5;
    %load/vec4 v0x13a58e740_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a58e740_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_197.412;
T_197.413 ;
    %end;
S_0x13a58ef50 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a58cb20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a58ef50
v0x13a58f1a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a58f1a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a58f1a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_198.414 ;
    %load/vec4 v0x13a58f1a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_198.415, 5;
    %load/vec4 v0x13a58f1a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a58f1a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_198.414;
T_198.415 ;
    %end;
S_0x13a58f9c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a589c30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a58f9c0
v0x13a58fc10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a58fc10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a58fc10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_199.416 ;
    %load/vec4 v0x13a58fc10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_199.417, 5;
    %load/vec4 v0x13a58fc10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a58fc10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_199.416;
T_199.417 ;
    %end;
S_0x13a590430 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5833e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a590430
v0x13a590680_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x13a590680_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a590680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_200.418 ;
    %load/vec4 v0x13a590680_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_200.419, 5;
    %load/vec4 v0x13a590680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a590680_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_200.418;
T_200.419 ;
    %end;
S_0x13a590ea0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a575920;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a590ea0
v0x13a5910f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x13a5910f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5910f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_201.420 ;
    %load/vec4 v0x13a5910f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_201.421, 5;
    %load/vec4 v0x13a5910f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5910f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_201.420;
T_201.421 ;
    %end;
S_0x13a591410 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x13a575570;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a591410
v0x13a591670_0 .var "value", 31 0;
TD_fault_checker_tb.dut.punt_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x13a591670_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a591670_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_202.422 ;
    %load/vec4 v0x13a591670_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_202.423, 5;
    %load/vec4 v0x13a591670_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a591670_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_202.422;
T_202.423 ;
    %end;
S_0x13a5926a0 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x13a52abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x13a592960 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x14008b028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a592f20_0 .net/2u *"_ivl_0", 0 0, L_0x14008b028;  1 drivers
L_0x14008b070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a592fe0_0 .net/2u *"_ivl_4", 0 0, L_0x14008b070;  1 drivers
v0x13a593080_0 .net "a", 7 0, L_0x13a62c7b0;  1 drivers
v0x13a593130_0 .net "ain", 8 0, L_0x13a62c470;  1 drivers
v0x13a5931f0_0 .net "b", 7 0, L_0x13a62bab0;  1 drivers
v0x13a5932d0_0 .net "bin", 8 0, L_0x13a62c590;  1 drivers
v0x13a593370_0 .net "c", 8 0, L_0x13a62c6b0;  alias, 1 drivers
L_0x13a62c470 .concat [ 8 1 0 0], L_0x13a62c7b0, L_0x14008b028;
L_0x13a62c590 .concat [ 8 1 0 0], L_0x13a62bab0, L_0x14008b070;
S_0x13a592a70 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x13a5926a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x13a592c30 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x13a5929e0_0 .net "a", 8 0, L_0x13a62c470;  alias, 1 drivers
v0x13a592d60_0 .net "b", 8 0, L_0x13a62c590;  alias, 1 drivers
v0x13a592e10_0 .net "c", 8 0, L_0x13a62c6b0;  alias, 1 drivers
L_0x13a62c6b0 .arith/sub 9, L_0x13a62c470, L_0x13a62c590;
S_0x13a593460 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x13a52abf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 5 "r_o";
P_0x13a593620 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000101>;
P_0x13a593660 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x13a63afc0 .functor NOT 8, L_0x13a63bae0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x13a63b350 .functor NOT 1, L_0x13a63b2b0, C4<0>, C4<0>, C4<0>;
L_0x13a63b580 .functor OR 1, L_0x13a63b350, L_0x13a63b4a0, C4<0>, C4<0>;
v0x13a593cd0_0 .net *"_ivl_10", 0 0, L_0x13a63b350;  1 drivers
v0x13a593d80_0 .net *"_ivl_13", 1 0, L_0x13a63b3c0;  1 drivers
v0x13a593e30_0 .net *"_ivl_15", 0 0, L_0x13a63b4a0;  1 drivers
v0x13a593ee0_0 .net *"_ivl_17", 0 0, L_0x13a63b580;  1 drivers
v0x13a593f80_0 .net *"_ivl_19", 4 0, L_0x13a63b670;  1 drivers
L_0x14008bad8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x13a594070_0 .net/2u *"_ivl_20", 4 0, L_0x14008bad8;  1 drivers
v0x13a594120_0 .net *"_ivl_22", 4 0, L_0x13a63b750;  1 drivers
v0x13a5941d0_0 .net *"_ivl_25", 4 0, L_0x13a63b890;  1 drivers
v0x13a594280_0 .net *"_ivl_5", 0 0, L_0x13a63b0b0;  1 drivers
v0x13a594390_0 .net *"_ivl_9", 0 0, L_0x13a63b2b0;  1 drivers
v0x13a594440_0 .net "e_o", 1 0, L_0x13a63a9d0;  alias, 1 drivers
v0x13a5944f0_0 .net "exp_o", 7 0, L_0x13a63bae0;  1 drivers
v0x13a5945a0_0 .net "exp_oN", 7 0, L_0x13a63b150;  1 drivers
v0x13a594650_0 .net "exp_oN_tmp", 7 0, L_0x13a63aa70;  1 drivers
v0x13a594710_0 .net "r_o", 4 0, L_0x13a63ba00;  alias, 1 drivers
L_0x13a63a9d0 .part L_0x13a63bae0, 0, 2;
L_0x13a63b0b0 .part L_0x13a63bae0, 7, 1;
L_0x13a63b150 .functor MUXZ 8, L_0x13a63bae0, L_0x13a63aa70, L_0x13a63b0b0, C4<>;
L_0x13a63b2b0 .part L_0x13a63bae0, 7, 1;
L_0x13a63b3c0 .part L_0x13a63b150, 0, 2;
L_0x13a63b4a0 .reduce/or L_0x13a63b3c0;
L_0x13a63b670 .part L_0x13a63b150, 2, 5;
L_0x13a63b750 .arith/sum 5, L_0x13a63b670, L_0x14008bad8;
L_0x13a63b890 .part L_0x13a63b150, 2, 5;
L_0x13a63ba00 .functor MUXZ 5, L_0x13a63b890, L_0x13a63b750, L_0x13a63b580, C4<>;
S_0x13a593830 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x13a593460;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "c";
P_0x13a593a00 .param/l "N" 0 4 263, C4<000000000000000000000000000000111>;
L_0x14008ba90 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x13a593a80_0 .net/2u *"_ivl_0", 7 0, L_0x14008ba90;  1 drivers
v0x13a593b40_0 .net "a", 7 0, L_0x13a63afc0;  1 drivers
v0x13a593be0_0 .net "c", 7 0, L_0x13a63aa70;  alias, 1 drivers
L_0x13a63aa70 .arith/sum 8, L_0x13a63afc0, L_0x14008ba90;
S_0x13a599cc0 .scope module, "trunc_adder" "posit_add" 3 165, 4 2 0, S_0x13a2eea80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x13a599e80 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000100>;
P_0x13a599ec0 .param/l "N" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x13a599f00 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x13a640350 .functor BUFZ 1, v0x13a5dddb0_0, C4<0>, C4<0>, C4<0>;
L_0x13a640a30 .functor NOT 1, L_0x13a640660, C4<0>, C4<0>, C4<0>;
L_0x13a640aa0 .functor AND 1, L_0x13a640910, L_0x13a640a30, C4<1>, C4<1>;
L_0x13a640d10 .functor NOT 1, L_0x13a6407e0, C4<0>, C4<0>, C4<0>;
L_0x13a640d80 .functor AND 1, L_0x13a640b90, L_0x13a640d10, C4<1>, C4<1>;
L_0x13a640f10 .functor OR 1, L_0x13a640e70, L_0x13a640660, C4<0>, C4<0>;
L_0x13a640fc0 .functor NOT 1, L_0x13a640f10, C4<0>, C4<0>, C4<0>;
L_0x13a6411c0 .functor OR 1, L_0x13a6410b0, L_0x13a6407e0, C4<0>, C4<0>;
L_0x13a641250 .functor NOT 1, L_0x13a6411c0, C4<0>, C4<0>, C4<0>;
L_0x13a641350 .functor OR 1, L_0x13a640aa0, L_0x13a640d80, C4<0>, C4<0>;
L_0x13a641400 .functor AND 1, L_0x13a640fc0, L_0x13a641250, C4<1>, C4<1>;
L_0x13a64f250 .functor XNOR 1, L_0x13a640400, L_0x13a6404e0, C4<0>, C4<0>;
L_0x13a650fa0 .functor BUFZ 4, L_0x13a650cb0, C4<0000>, C4<0000>, C4<0000>;
L_0x13a652970 .functor OR 1, L_0x13a650e70, L_0x13a652ab0, C4<0>, C4<0>;
L_0x13a65b810 .functor OR 1, L_0x13a65b6d0, L_0x13a65bad0, C4<0>, C4<0>;
L_0x13a651090 .functor AND 1, L_0x13a6597e0, L_0x13a65b810, C4<1>, C4<1>;
L_0x13a65bcb0 .functor AND 1, L_0x13a659740, L_0x13a6597e0, C4<1>, C4<1>;
L_0x13a65bdf0 .functor OR 1, L_0x13a65b6d0, L_0x13a65bad0, C4<0>, C4<0>;
L_0x13a65bbb0 .functor NOT 1, L_0x13a65bdf0, C4<0>, C4<0>, C4<0>;
L_0x13a65bf40 .functor AND 1, L_0x13a65bcb0, L_0x13a65bbb0, C4<1>, C4<1>;
L_0x13a65bfb0 .functor OR 1, L_0x13a651090, L_0x13a65bf40, C4<0>, C4<0>;
L_0x13a65ce90 .functor OR 1, L_0x13a641350, L_0x13a641400, C4<0>, C4<0>;
L_0x13a65d020 .functor NOT 1, L_0x13a65cf80, C4<0>, C4<0>, C4<0>;
L_0x13a65d190 .functor OR 1, L_0x13a65ce90, L_0x13a65d020, C4<0>, C4<0>;
L_0x13a65d680 .functor BUFZ 1, L_0x13a640350, C4<0>, C4<0>, C4<0>;
v0x13a5d6d10_0 .net "DSR_e_diff", 3 0, L_0x13a650fa0;  1 drivers
v0x13a5d6dc0_0 .net "DSR_left_out", 15 0, L_0x13a658ae0;  1 drivers
v0x13a5d6e60_0 .net "DSR_left_out_t", 15 0, L_0x13a6588b0;  1 drivers
v0x13a5d6f30_0 .net "DSR_right_in", 15 0, L_0x13a63f880;  1 drivers
v0x13a5d6fe0_0 .net "DSR_right_out", 15 0, L_0x13a652000;  1 drivers
v0x13a5d7130_0 .net "G", 0 0, L_0x13a6597e0;  1 drivers
v0x13a5d71c0_0 .net "L", 0 0, L_0x13a659740;  1 drivers
v0x13a5d7250_0 .net "LOD_in", 15 0, L_0x13a652ca0;  1 drivers
v0x13a5d72f0_0 .net "R", 0 0, L_0x13a65b6d0;  1 drivers
v0x13a5d7400_0 .net "St", 0 0, L_0x13a65bad0;  1 drivers
v0x13a5d7490_0 .net *"_ivl_10", 14 0, L_0x13a6405c0;  1 drivers
v0x13a5d7540_0 .net *"_ivl_100", 0 0, L_0x13a650a40;  1 drivers
L_0x14008cb28 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x13a5d75e0_0 .net/2u *"_ivl_101", 3 0, L_0x14008cb28;  1 drivers
v0x13a5d7690_0 .net *"_ivl_104", 3 0, L_0x13a650dd0;  1 drivers
v0x13a5d7740_0 .net *"_ivl_112", 0 0, L_0x13a650e70;  1 drivers
v0x13a5d77f0_0 .net *"_ivl_114", 0 0, L_0x13a652ab0;  1 drivers
v0x13a5d78a0_0 .net *"_ivl_115", 0 0, L_0x13a652970;  1 drivers
v0x13a5d7a30_0 .net *"_ivl_118", 14 0, L_0x13a6529e0;  1 drivers
v0x13a5d7ac0_0 .net *"_ivl_124", 0 0, L_0x13a658a40;  1 drivers
v0x13a5d7b70_0 .net *"_ivl_126", 14 0, L_0x13a652d40;  1 drivers
L_0x14008d0c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5d7c20_0 .net/2u *"_ivl_127", 0 0, L_0x14008d0c8;  1 drivers
v0x13a5d7cd0_0 .net *"_ivl_129", 15 0, L_0x13a658c50;  1 drivers
L_0x14008d1a0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x13a5d7d80_0 .net/2u *"_ivl_135", 2 0, L_0x14008d1a0;  1 drivers
v0x13a5d7e30_0 .net *"_ivl_14", 14 0, L_0x13a640740;  1 drivers
L_0x14008d3e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a5d7ee0_0 .net/2u *"_ivl_143", 15 0, L_0x14008d3e0;  1 drivers
v0x13a5d7f90_0 .net *"_ivl_154", 17 0, L_0x13a65b770;  1 drivers
v0x13a5d8040_0 .net *"_ivl_157", 0 0, L_0x13a65b810;  1 drivers
v0x13a5d80f0_0 .net *"_ivl_159", 0 0, L_0x13a651090;  1 drivers
v0x13a5d81a0_0 .net *"_ivl_161", 0 0, L_0x13a65bcb0;  1 drivers
v0x13a5d8250_0 .net *"_ivl_163", 0 0, L_0x13a65bdf0;  1 drivers
v0x13a5d8300_0 .net *"_ivl_165", 0 0, L_0x13a65bbb0;  1 drivers
v0x13a5d83b0_0 .net *"_ivl_167", 0 0, L_0x13a65bf40;  1 drivers
L_0x14008d428 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a5d8460_0 .net/2u *"_ivl_171", 14 0, L_0x14008d428;  1 drivers
v0x13a5d7950_0 .net *"_ivl_177", 31 0, L_0x13a65c650;  1 drivers
v0x13a5d86f0_0 .net *"_ivl_18", 0 0, L_0x13a640910;  1 drivers
L_0x14008d500 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a5d8780_0 .net *"_ivl_180", 27 0, L_0x14008d500;  1 drivers
L_0x14008d548 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x13a5d8820_0 .net/2u *"_ivl_181", 31 0, L_0x14008d548;  1 drivers
v0x13a5d88d0_0 .net *"_ivl_183", 0 0, L_0x13a65c210;  1 drivers
v0x13a5d8970_0 .net *"_ivl_186", 15 0, L_0x13a65c2b0;  1 drivers
v0x13a5d8a20_0 .net *"_ivl_188", 15 0, L_0x13a65c9f0;  1 drivers
v0x13a5d8ad0_0 .net *"_ivl_19", 0 0, L_0x13a640a30;  1 drivers
L_0x14008d590 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a5d8b80_0 .net *"_ivl_191", 15 0, L_0x14008d590;  1 drivers
v0x13a5d8c30_0 .net *"_ivl_194", 15 0, L_0x13a65c7f0;  1 drivers
v0x13a5d8ce0_0 .net *"_ivl_197", 0 0, L_0x13a65ce90;  1 drivers
v0x13a5d8d90_0 .net *"_ivl_200", 0 0, L_0x13a65cf80;  1 drivers
v0x13a5d8e40_0 .net *"_ivl_201", 0 0, L_0x13a65d020;  1 drivers
v0x13a5d8ef0_0 .net *"_ivl_203", 0 0, L_0x13a65d190;  1 drivers
L_0x14008d5d8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a5d8fa0_0 .net/2u *"_ivl_205", 14 0, L_0x14008d5d8;  1 drivers
v0x13a5d9050_0 .net *"_ivl_207", 15 0, L_0x13a65d200;  1 drivers
v0x13a5d9100_0 .net *"_ivl_210", 14 0, L_0x13a65cc30;  1 drivers
v0x13a5d91b0_0 .net *"_ivl_211", 15 0, L_0x13a65cd10;  1 drivers
v0x13a5d9260_0 .net *"_ivl_24", 0 0, L_0x13a640b90;  1 drivers
v0x13a5d9310_0 .net *"_ivl_25", 0 0, L_0x13a640d10;  1 drivers
v0x13a5d93c0_0 .net *"_ivl_30", 0 0, L_0x13a640e70;  1 drivers
v0x13a5d9470_0 .net *"_ivl_31", 0 0, L_0x13a640f10;  1 drivers
v0x13a5d9520_0 .net *"_ivl_36", 0 0, L_0x13a6410b0;  1 drivers
v0x13a5d95d0_0 .net *"_ivl_37", 0 0, L_0x13a6411c0;  1 drivers
L_0x14008bfe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a5d9680_0 .net *"_ivl_45", 15 0, L_0x14008bfe8;  1 drivers
v0x13a5d9730_0 .net *"_ivl_48", 15 0, L_0x13a641550;  1 drivers
L_0x14008c030 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x13a5d97e0_0 .net *"_ivl_51", 15 0, L_0x14008c030;  1 drivers
v0x13a5d9890_0 .net *"_ivl_54", 15 0, L_0x13a6417b0;  1 drivers
v0x13a5d9940_0 .net *"_ivl_62", 14 0, L_0x13a64ee40;  1 drivers
v0x13a5d99f0_0 .net *"_ivl_64", 14 0, L_0x13a64eee0;  1 drivers
v0x13a5d9aa0_0 .net *"_ivl_65", 0 0, L_0x13a64eda0;  1 drivers
L_0x14008c858 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x13a5d9b40_0 .net/2u *"_ivl_67", 0 0, L_0x14008c858;  1 drivers
L_0x14008c8a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5d8510_0 .net/2u *"_ivl_69", 0 0, L_0x14008c8a0;  1 drivers
v0x13a5d85c0_0 .net *"_ivl_98", 2 0, L_0x13a650b90;  1 drivers
v0x13a5d9bd0_0 .net "add_m", 16 0, L_0x13a6526f0;  1 drivers
v0x13a5d9c60_0 .net "add_m_in1", 15 0, L_0x13a63f9a0;  1 drivers
v0x13a5d9cf0_0 .net "diff", 7 0, L_0x13a650860;  1 drivers
v0x13a5d9d80_0 .net "done", 0 0, L_0x13a65d680;  1 drivers
v0x13a5d9e10_0 .net "e1", 1 0, L_0x13a648080;  1 drivers
v0x13a5d9ea0_0 .net "e2", 1 0, L_0x13a64e910;  1 drivers
v0x13a5d9f30_0 .net "e_o", 1 0, L_0x13a659350;  1 drivers
v0x13a5d9fc0_0 .net "exp_diff", 3 0, L_0x13a650cb0;  1 drivers
v0x13a5da050_0 .net "in1", 15 0, v0x13a5ddc40_0;  1 drivers
v0x13a5da0f0_0 .net "in1_gt_in2", 0 0, L_0x13a64f0b0;  1 drivers
v0x13a5da190_0 .net "in2", 15 0, v0x13a5ddd00_0;  1 drivers
v0x13a5da240_0 .net "inf", 0 0, L_0x13a641350;  1 drivers
v0x13a5da2e0_0 .net "inf1", 0 0, L_0x13a640aa0;  1 drivers
v0x13a5da380_0 .net "inf2", 0 0, L_0x13a640d80;  1 drivers
v0x13a5da420_0 .net "le", 1 0, L_0x13a64f8b0;  1 drivers
v0x13a5da4d0_0 .net "le_o", 7 0, L_0x13a6594e0;  1 drivers
v0x13a5da590_0 .net "le_o_tmp", 7 0, L_0x13a6590b0;  1 drivers
v0x13a5da620_0 .net "left_shift", 3 0, L_0x13a657710;  1 drivers
v0x13a5da6c0_0 .net "lm", 14 0, L_0x13a64fbc0;  1 drivers
v0x13a5da770_0 .net "lr", 3 0, L_0x13a64f5f0;  1 drivers
v0x13a5da830_0 .net "lr_N", 4 0, L_0x13a650020;  1 drivers
v0x13a5da8e0_0 .net "lrc", 0 0, L_0x13a64f400;  1 drivers
v0x13a5da990_0 .net "ls", 0 0, L_0x13a64f000;  1 drivers
v0x13a5daa20_0 .net "m1", 14 0, L_0x13a64eb60;  1 drivers
v0x13a5daac0_0 .net "m2", 14 0, L_0x13a64ec80;  1 drivers
v0x13a5dab70_0 .net "mant1", 13 0, L_0x13a6481b0;  1 drivers
v0x13a5dac30_0 .net "mant2", 13 0, L_0x13a64ea40;  1 drivers
v0x13a5dace0_0 .net "mant_ovf", 1 0, L_0x13a6528d0;  1 drivers
v0x13a5dad80_0 .net "op", 0 0, L_0x13a64f250;  1 drivers
v0x13a5dae30_0 .net "out", 15 0, L_0x13a65d520;  alias, 1 drivers
v0x13a5daed0_0 .net "r_o", 3 0, L_0x13a65a380;  1 drivers
v0x13a5dafb0_0 .net "rc1", 0 0, L_0x13a641a90;  1 drivers
v0x13a5db040_0 .net "rc2", 0 0, L_0x13a648340;  1 drivers
v0x13a5db0f0_0 .net "regime1", 3 0, L_0x13a646c60;  1 drivers
v0x13a5db1a0_0 .net "regime2", 3 0, L_0x13a64d4d0;  1 drivers
v0x13a5db250_0 .net "rnd_ulp", 15 0, L_0x13a65bea0;  1 drivers
v0x13a5db300_0 .net "s1", 0 0, L_0x13a640400;  1 drivers
v0x13a5db390_0 .net "s2", 0 0, L_0x13a6404e0;  1 drivers
v0x13a5db420_0 .net "se", 1 0, L_0x13a64f690;  1 drivers
v0x13a5db4d0_0 .net "sm", 14 0, L_0x13a64f950;  1 drivers
v0x13a5db580_0 .net "sr", 3 0, L_0x13a64f4a0;  1 drivers
v0x13a5db640_0 .net "sr_N", 4 0, L_0x13a6504c0;  1 drivers
v0x13a5db6f0_0 .net "src", 0 0, L_0x13a64f150;  1 drivers
v0x13a5db7a0_0 .net "start", 0 0, v0x13a5dddb0_0;  1 drivers
v0x13a5db830_0 .net "start0", 0 0, L_0x13a640350;  1 drivers
v0x13a5db8c0_0 .net "tmp1_o", 50 0, L_0x13a65b4c0;  1 drivers
v0x13a5db980_0 .net "tmp1_oN", 15 0, L_0x13a65c910;  1 drivers
v0x13a5dba20_0 .net "tmp1_o_rnd", 15 0, L_0x13a65cb90;  1 drivers
v0x13a5dbad0_0 .net "tmp1_o_rnd_ulp", 16 0, L_0x13a65c470;  1 drivers
v0x13a5dbbb0_0 .net "tmp_o", 34 0, L_0x13a640140;  1 drivers
v0x13a5dbc60_0 .net "ulp", 0 0, L_0x13a65bfb0;  1 drivers
v0x13a5dbd00_0 .net "xin1", 15 0, L_0x13a641650;  1 drivers
v0x13a5dbda0_0 .net "xin2", 15 0, L_0x13a6418b0;  1 drivers
v0x13a5dbe50_0 .net "zero", 0 0, L_0x13a641400;  1 drivers
v0x13a5dbee0_0 .net "zero1", 0 0, L_0x13a640fc0;  1 drivers
v0x13a5dbf80_0 .net "zero2", 0 0, L_0x13a641250;  1 drivers
v0x13a5dc020_0 .net "zero_tmp1", 0 0, L_0x13a640660;  1 drivers
v0x13a5dc0c0_0 .net "zero_tmp2", 0 0, L_0x13a6407e0;  1 drivers
L_0x13a63fac0 .part L_0x13a6594e0, 6, 1;
L_0x13a63fe40 .part L_0x13a6594e0, 6, 1;
L_0x13a63fd80 .part L_0x13a658ae0, 0, 15;
L_0x13a640400 .part v0x13a5ddc40_0, 15, 1;
L_0x13a6404e0 .part v0x13a5ddd00_0, 15, 1;
L_0x13a6405c0 .part v0x13a5ddc40_0, 0, 15;
L_0x13a640660 .reduce/or L_0x13a6405c0;
L_0x13a640740 .part v0x13a5ddd00_0, 0, 15;
L_0x13a6407e0 .reduce/or L_0x13a640740;
L_0x13a640910 .part v0x13a5ddc40_0, 15, 1;
L_0x13a640b90 .part v0x13a5ddd00_0, 15, 1;
L_0x13a640e70 .part v0x13a5ddc40_0, 15, 1;
L_0x13a6410b0 .part v0x13a5ddd00_0, 15, 1;
L_0x13a641550 .arith/sub 16, L_0x14008bfe8, v0x13a5ddc40_0;
L_0x13a641650 .functor MUXZ 16, v0x13a5ddc40_0, L_0x13a641550, L_0x13a640400, C4<>;
L_0x13a6417b0 .arith/sub 16, L_0x14008c030, v0x13a5ddd00_0;
L_0x13a6418b0 .functor MUXZ 16, v0x13a5ddd00_0, L_0x13a6417b0, L_0x13a6404e0, C4<>;
L_0x13a64eb60 .concat [ 14 1 0 0], L_0x13a6481b0, L_0x13a640660;
L_0x13a64ec80 .concat [ 14 1 0 0], L_0x13a64ea40, L_0x13a6407e0;
L_0x13a64ee40 .part L_0x13a641650, 0, 15;
L_0x13a64eee0 .part L_0x13a6418b0, 0, 15;
L_0x13a64eda0 .cmp/ge 15, L_0x13a64ee40, L_0x13a64eee0;
L_0x13a64f0b0 .functor MUXZ 1, L_0x14008c8a0, L_0x14008c858, L_0x13a64eda0, C4<>;
L_0x13a64f000 .functor MUXZ 1, L_0x13a6404e0, L_0x13a640400, L_0x13a64f0b0, C4<>;
L_0x13a64f400 .functor MUXZ 1, L_0x13a648340, L_0x13a641a90, L_0x13a64f0b0, C4<>;
L_0x13a64f150 .functor MUXZ 1, L_0x13a641a90, L_0x13a648340, L_0x13a64f0b0, C4<>;
L_0x13a64f5f0 .functor MUXZ 4, L_0x13a64d4d0, L_0x13a646c60, L_0x13a64f0b0, C4<>;
L_0x13a64f4a0 .functor MUXZ 4, L_0x13a646c60, L_0x13a64d4d0, L_0x13a64f0b0, C4<>;
L_0x13a64f8b0 .functor MUXZ 2, L_0x13a64e910, L_0x13a648080, L_0x13a64f0b0, C4<>;
L_0x13a64f690 .functor MUXZ 2, L_0x13a648080, L_0x13a64e910, L_0x13a64f0b0, C4<>;
L_0x13a64fbc0 .functor MUXZ 15, L_0x13a64ec80, L_0x13a64eb60, L_0x13a64f0b0, C4<>;
L_0x13a64f950 .functor MUXZ 15, L_0x13a64eb60, L_0x13a64ec80, L_0x13a64f0b0, C4<>;
L_0x13a650960 .concat [ 2 5 0 0], L_0x13a64f8b0, L_0x13a650020;
L_0x13a64fc60 .concat [ 2 5 0 0], L_0x13a64f690, L_0x13a6504c0;
L_0x13a650b90 .part L_0x13a650860, 4, 3;
L_0x13a650a40 .reduce/or L_0x13a650b90;
L_0x13a650dd0 .part L_0x13a650860, 0, 4;
L_0x13a650cb0 .functor MUXZ 4, L_0x13a650dd0, L_0x14008cb28, L_0x13a650a40, C4<>;
L_0x13a6528d0 .part L_0x13a6526f0, 15, 2;
L_0x13a650e70 .part L_0x13a6526f0, 16, 1;
L_0x13a652ab0 .part L_0x13a6526f0, 15, 1;
L_0x13a6529e0 .part L_0x13a6526f0, 0, 15;
L_0x13a652ca0 .concat [ 15 1 0 0], L_0x13a6529e0, L_0x13a652970;
L_0x13a6589a0 .part L_0x13a6526f0, 1, 16;
L_0x13a658a40 .part L_0x13a6588b0, 15, 1;
L_0x13a652d40 .part L_0x13a6588b0, 0, 15;
L_0x13a658c50 .concat [ 1 15 0 0], L_0x14008d0c8, L_0x13a652d40;
L_0x13a658ae0 .functor MUXZ 16, L_0x13a658c50, L_0x13a6588b0, L_0x13a658a40, C4<>;
L_0x13a659230 .concat [ 2 5 0 0], L_0x13a64f8b0, L_0x13a650020;
L_0x13a658cf0 .concat [ 4 3 0 0], L_0x13a657710, L_0x14008d1a0;
L_0x13a659660 .part L_0x13a6528d0, 1, 1;
L_0x13a65a460 .part L_0x13a6594e0, 0, 7;
L_0x13a65b5b0 .concat [ 16 35 0 0], L_0x14008d3e0, L_0x13a640140;
L_0x13a659740 .part L_0x13a65b4c0, 20, 1;
L_0x13a6597e0 .part L_0x13a65b4c0, 19, 1;
L_0x13a65b6d0 .part L_0x13a65b4c0, 18, 1;
L_0x13a65b770 .part L_0x13a65b4c0, 0, 18;
L_0x13a65bad0 .reduce/or L_0x13a65b770;
L_0x13a65bea0 .concat [ 1 15 0 0], L_0x13a65bfb0, L_0x14008d428;
L_0x13a65c570 .part L_0x13a65b4c0, 19, 16;
L_0x13a65c650 .concat [ 4 28 0 0], L_0x13a65a380, L_0x14008d500;
L_0x13a65c210 .cmp/gt 32, L_0x14008d548, L_0x13a65c650;
L_0x13a65c2b0 .part L_0x13a65c470, 0, 16;
L_0x13a65c9f0 .part L_0x13a65b4c0, 19, 16;
L_0x13a65cb90 .functor MUXZ 16, L_0x13a65c9f0, L_0x13a65c2b0, L_0x13a65c210, C4<>;
L_0x13a65c7f0 .arith/sub 16, L_0x14008d590, L_0x13a65cb90;
L_0x13a65c910 .functor MUXZ 16, L_0x13a65cb90, L_0x13a65c7f0, L_0x13a64f000, C4<>;
L_0x13a65cf80 .part L_0x13a658ae0, 15, 1;
L_0x13a65d200 .concat [ 15 1 0 0], L_0x14008d5d8, L_0x13a641350;
L_0x13a65cc30 .part L_0x13a65c910, 1, 15;
L_0x13a65cd10 .concat [ 15 1 0 0], L_0x13a65cc30, L_0x13a64f000;
L_0x13a65d520 .functor MUXZ 16, L_0x13a65cd10, L_0x13a65d200, L_0x13a65d190, C4<>;
S_0x13a59a190 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x13a599cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x13a599f40 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x13a599f80 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x13a6588b0 .functor BUFZ 16, L_0x13a658290, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14008d080 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a59b470_0 .net *"_ivl_10", 0 0, L_0x14008d080;  1 drivers
v0x13a59b530_0 .net *"_ivl_5", 0 0, L_0x13a6583b0;  1 drivers
v0x13a59b5e0_0 .net *"_ivl_6", 15 0, L_0x13a6585f0;  1 drivers
v0x13a59b6a0_0 .net *"_ivl_8", 14 0, L_0x13a658550;  1 drivers
v0x13a59b750_0 .net "a", 15 0, L_0x13a6589a0;  1 drivers
v0x13a59b840_0 .net "b", 3 0, L_0x13a657710;  alias, 1 drivers
v0x13a59b8f0_0 .net "c", 15 0, L_0x13a6588b0;  alias, 1 drivers
v0x13a59b9a0 .array "tmp", 0 3;
v0x13a59b9a0_0 .net v0x13a59b9a0 0, 15 0, L_0x13a658710; 1 drivers
v0x13a59b9a0_1 .net v0x13a59b9a0 1, 15 0, L_0x13a657ad0; 1 drivers
v0x13a59b9a0_2 .net v0x13a59b9a0 2, 15 0, L_0x13a657ed0; 1 drivers
v0x13a59b9a0_3 .net v0x13a59b9a0 3, 15 0, L_0x13a658290; 1 drivers
L_0x13a6578b0 .part L_0x13a657710, 1, 1;
L_0x13a657c30 .part L_0x13a657710, 2, 1;
L_0x13a657ff0 .part L_0x13a657710, 3, 1;
L_0x13a6583b0 .part L_0x13a657710, 0, 1;
L_0x13a658550 .part L_0x13a6589a0, 0, 15;
L_0x13a6585f0 .concat [ 1 15 0 0], L_0x14008d080, L_0x13a658550;
L_0x13a658710 .functor MUXZ 16, L_0x13a6589a0, L_0x13a6585f0, L_0x13a6583b0, C4<>;
S_0x13a59a510 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x13a59a190;
 .timescale -9 -12;
P_0x13a59a6f0 .param/l "i" 1 4 296, +C4<01>;
v0x13a59a790_0 .net *"_ivl_1", 0 0, L_0x13a6578b0;  1 drivers
v0x13a59a820_0 .net *"_ivl_3", 15 0, L_0x13a6579f0;  1 drivers
v0x13a59a8b0_0 .net *"_ivl_5", 13 0, L_0x13a657950;  1 drivers
L_0x14008cfa8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a59a940_0 .net *"_ivl_7", 1 0, L_0x14008cfa8;  1 drivers
L_0x13a657950 .part L_0x13a658710, 0, 14;
L_0x13a6579f0 .concat [ 2 14 0 0], L_0x14008cfa8, L_0x13a657950;
L_0x13a657ad0 .functor MUXZ 16, L_0x13a658710, L_0x13a6579f0, L_0x13a6578b0, C4<>;
S_0x13a59a9e0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x13a59a190;
 .timescale -9 -12;
P_0x13a59abc0 .param/l "i" 1 4 296, +C4<010>;
v0x13a59ac50_0 .net *"_ivl_1", 0 0, L_0x13a657c30;  1 drivers
v0x13a59ad00_0 .net *"_ivl_3", 15 0, L_0x13a657db0;  1 drivers
v0x13a59adb0_0 .net *"_ivl_5", 11 0, L_0x13a657cd0;  1 drivers
L_0x14008cff0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13a59ae70_0 .net *"_ivl_7", 3 0, L_0x14008cff0;  1 drivers
L_0x13a657cd0 .part L_0x13a657ad0, 0, 12;
L_0x13a657db0 .concat [ 4 12 0 0], L_0x14008cff0, L_0x13a657cd0;
L_0x13a657ed0 .functor MUXZ 16, L_0x13a657ad0, L_0x13a657db0, L_0x13a657c30, C4<>;
S_0x13a59af20 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x13a59a190;
 .timescale -9 -12;
P_0x13a59b110 .param/l "i" 1 4 296, +C4<011>;
v0x13a59b1a0_0 .net *"_ivl_1", 0 0, L_0x13a657ff0;  1 drivers
v0x13a59b250_0 .net *"_ivl_3", 15 0, L_0x13a658170;  1 drivers
v0x13a59b300_0 .net *"_ivl_5", 7 0, L_0x13a658090;  1 drivers
L_0x14008d038 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a59b3c0_0 .net *"_ivl_7", 7 0, L_0x14008d038;  1 drivers
L_0x13a658090 .part L_0x13a657ed0, 0, 8;
L_0x13a658170 .concat [ 8 8 0 0], L_0x14008d038, L_0x13a658090;
L_0x13a658290 .functor MUXZ 16, L_0x13a657ed0, L_0x13a658170, L_0x13a657ff0, C4<>;
S_0x13a59bad0 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x13a599cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x13a59bca0 .param/l "N" 0 4 307, +C4<00000000000000000000000000010000>;
P_0x13a59bce0 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x13a652000 .functor BUFZ 16, L_0x13a651b20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14008cc48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a59ce00_0 .net *"_ivl_10", 0 0, L_0x14008cc48;  1 drivers
v0x13a59cec0_0 .net *"_ivl_5", 0 0, L_0x13a651c00;  1 drivers
v0x13a59cf70_0 .net *"_ivl_6", 15 0, L_0x13a651d40;  1 drivers
v0x13a59d030_0 .net *"_ivl_8", 14 0, L_0x13a651ca0;  1 drivers
v0x13a59d0e0_0 .net "a", 15 0, L_0x13a63f880;  alias, 1 drivers
v0x13a59d1d0_0 .net "b", 3 0, L_0x13a650fa0;  alias, 1 drivers
v0x13a59d280_0 .net "c", 15 0, L_0x13a652000;  alias, 1 drivers
v0x13a59d330 .array "tmp", 0 3;
v0x13a59d330_0 .net v0x13a59d330 0, 15 0, L_0x13a651e60; 1 drivers
v0x13a59d330_1 .net v0x13a59d330 1, 15 0, L_0x13a651320; 1 drivers
v0x13a59d330_2 .net v0x13a59d330 2, 15 0, L_0x13a651760; 1 drivers
v0x13a59d330_3 .net v0x13a59d330 3, 15 0, L_0x13a651b20; 1 drivers
L_0x13a651100 .part L_0x13a650fa0, 1, 1;
L_0x13a651480 .part L_0x13a650fa0, 2, 1;
L_0x13a651880 .part L_0x13a650fa0, 3, 1;
L_0x13a651c00 .part L_0x13a650fa0, 0, 1;
L_0x13a651ca0 .part L_0x13a63f880, 1, 15;
L_0x13a651d40 .concat [ 15 1 0 0], L_0x13a651ca0, L_0x14008cc48;
L_0x13a651e60 .functor MUXZ 16, L_0x13a63f880, L_0x13a651d40, L_0x13a651c00, C4<>;
S_0x13a59beb0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x13a59bad0;
 .timescale -9 -12;
P_0x13a59c080 .param/l "i" 1 4 317, +C4<01>;
v0x13a59c120_0 .net *"_ivl_1", 0 0, L_0x13a651100;  1 drivers
v0x13a59c1b0_0 .net *"_ivl_3", 15 0, L_0x13a651240;  1 drivers
v0x13a59c240_0 .net *"_ivl_5", 13 0, L_0x13a6511a0;  1 drivers
L_0x14008cb70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a59c2d0_0 .net *"_ivl_7", 1 0, L_0x14008cb70;  1 drivers
L_0x13a6511a0 .part L_0x13a651e60, 2, 14;
L_0x13a651240 .concat [ 14 2 0 0], L_0x13a6511a0, L_0x14008cb70;
L_0x13a651320 .functor MUXZ 16, L_0x13a651e60, L_0x13a651240, L_0x13a651100, C4<>;
S_0x13a59c370 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x13a59bad0;
 .timescale -9 -12;
P_0x13a59c550 .param/l "i" 1 4 317, +C4<010>;
v0x13a59c5e0_0 .net *"_ivl_1", 0 0, L_0x13a651480;  1 drivers
v0x13a59c690_0 .net *"_ivl_3", 15 0, L_0x13a651640;  1 drivers
v0x13a59c740_0 .net *"_ivl_5", 11 0, L_0x13a6515a0;  1 drivers
L_0x14008cbb8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13a59c800_0 .net *"_ivl_7", 3 0, L_0x14008cbb8;  1 drivers
L_0x13a6515a0 .part L_0x13a651320, 4, 12;
L_0x13a651640 .concat [ 12 4 0 0], L_0x13a6515a0, L_0x14008cbb8;
L_0x13a651760 .functor MUXZ 16, L_0x13a651320, L_0x13a651640, L_0x13a651480, C4<>;
S_0x13a59c8b0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x13a59bad0;
 .timescale -9 -12;
P_0x13a59caa0 .param/l "i" 1 4 317, +C4<011>;
v0x13a59cb30_0 .net *"_ivl_1", 0 0, L_0x13a651880;  1 drivers
v0x13a59cbe0_0 .net *"_ivl_3", 15 0, L_0x13a651a00;  1 drivers
v0x13a59cc90_0 .net *"_ivl_5", 7 0, L_0x13a651920;  1 drivers
L_0x14008cc00 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a59cd50_0 .net *"_ivl_7", 7 0, L_0x14008cc00;  1 drivers
L_0x13a651920 .part L_0x13a651760, 8, 8;
L_0x13a651a00 .concat [ 8 8 0 0], L_0x13a651920, L_0x14008cc00;
L_0x13a651b20 .functor MUXZ 16, L_0x13a651760, L_0x13a651a00, L_0x13a651880, C4<>;
S_0x13a59d460 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x13a599cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 51 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 51 "c";
P_0x13a59d620 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000000110011>;
P_0x13a59d660 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x13a65b4c0 .functor BUFZ 51, L_0x13a65af60, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>;
L_0x14008d398 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a59e7d0_0 .net *"_ivl_10", 0 0, L_0x14008d398;  1 drivers
v0x13a59e890_0 .net *"_ivl_5", 0 0, L_0x13a65b080;  1 drivers
v0x13a59e940_0 .net *"_ivl_6", 50 0, L_0x13a65b1c0;  1 drivers
v0x13a59ea00_0 .net *"_ivl_8", 49 0, L_0x13a65b120;  1 drivers
v0x13a59eab0_0 .net "a", 50 0, L_0x13a65b5b0;  1 drivers
v0x13a59eba0_0 .net "b", 3 0, L_0x13a65a380;  alias, 1 drivers
v0x13a59ec50_0 .net "c", 50 0, L_0x13a65b4c0;  alias, 1 drivers
v0x13a59ed00 .array "tmp", 0 3;
v0x13a59ed00_0 .net v0x13a59ed00 0, 50 0, L_0x13a65b320; 1 drivers
v0x13a59ed00_1 .net v0x13a59ed00 1, 50 0, L_0x13a65a7a0; 1 drivers
v0x13a59ed00_2 .net v0x13a59ed00 2, 50 0, L_0x13a65aba0; 1 drivers
v0x13a59ed00_3 .net v0x13a59ed00 3, 50 0, L_0x13a65af60; 1 drivers
L_0x13a65a500 .part L_0x13a65a380, 1, 1;
L_0x13a65a900 .part L_0x13a65a380, 2, 1;
L_0x13a65acc0 .part L_0x13a65a380, 3, 1;
L_0x13a65b080 .part L_0x13a65a380, 0, 1;
L_0x13a65b120 .part L_0x13a65b5b0, 1, 50;
L_0x13a65b1c0 .concat [ 50 1 0 0], L_0x13a65b120, L_0x14008d398;
L_0x13a65b320 .functor MUXZ 51, L_0x13a65b5b0, L_0x13a65b1c0, L_0x13a65b080, C4<>;
S_0x13a59d890 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x13a59d460;
 .timescale -9 -12;
P_0x13a59da50 .param/l "i" 1 4 317, +C4<01>;
v0x13a59daf0_0 .net *"_ivl_1", 0 0, L_0x13a65a500;  1 drivers
v0x13a59db80_0 .net *"_ivl_3", 50 0, L_0x13a65a6c0;  1 drivers
v0x13a59dc10_0 .net *"_ivl_5", 48 0, L_0x13a65a620;  1 drivers
L_0x14008d2c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a59dca0_0 .net *"_ivl_7", 1 0, L_0x14008d2c0;  1 drivers
L_0x13a65a620 .part L_0x13a65b320, 2, 49;
L_0x13a65a6c0 .concat [ 49 2 0 0], L_0x13a65a620, L_0x14008d2c0;
L_0x13a65a7a0 .functor MUXZ 51, L_0x13a65b320, L_0x13a65a6c0, L_0x13a65a500, C4<>;
S_0x13a59dd40 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x13a59d460;
 .timescale -9 -12;
P_0x13a59df20 .param/l "i" 1 4 317, +C4<010>;
v0x13a59dfb0_0 .net *"_ivl_1", 0 0, L_0x13a65a900;  1 drivers
v0x13a59e060_0 .net *"_ivl_3", 50 0, L_0x13a65aa80;  1 drivers
v0x13a59e110_0 .net *"_ivl_5", 46 0, L_0x13a65a9a0;  1 drivers
L_0x14008d308 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13a59e1d0_0 .net *"_ivl_7", 3 0, L_0x14008d308;  1 drivers
L_0x13a65a9a0 .part L_0x13a65a7a0, 4, 47;
L_0x13a65aa80 .concat [ 47 4 0 0], L_0x13a65a9a0, L_0x14008d308;
L_0x13a65aba0 .functor MUXZ 51, L_0x13a65a7a0, L_0x13a65aa80, L_0x13a65a900, C4<>;
S_0x13a59e280 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x13a59d460;
 .timescale -9 -12;
P_0x13a59e470 .param/l "i" 1 4 317, +C4<011>;
v0x13a59e500_0 .net *"_ivl_1", 0 0, L_0x13a65acc0;  1 drivers
v0x13a59e5b0_0 .net *"_ivl_3", 50 0, L_0x13a65ae40;  1 drivers
v0x13a59e660_0 .net *"_ivl_5", 42 0, L_0x13a65ad60;  1 drivers
L_0x14008d350 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a59e720_0 .net *"_ivl_7", 7 0, L_0x14008d350;  1 drivers
L_0x13a65ad60 .part L_0x13a65aba0, 8, 43;
L_0x13a65ae40 .concat [ 43 8 0 0], L_0x13a65ad60, L_0x14008d350;
L_0x13a65af60 .functor MUXZ 51, L_0x13a65aba0, L_0x13a65ae40, L_0x13a65acc0, C4<>;
S_0x13a59ee30 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x13a599cc0;
 .timescale -9 -12;
L_0x14008bf10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a59eff0_0 .net/2u *"_ivl_0", 0 0, L_0x14008bf10;  1 drivers
L_0x13a63f880 .concat [ 1 15 0 0], L_0x14008bf10, L_0x13a64f950;
S_0x13a59f0b0 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x13a599cc0;
 .timescale -9 -12;
L_0x14008bf58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a59f2b0_0 .net/2u *"_ivl_0", 0 0, L_0x14008bf58;  1 drivers
L_0x13a63f9a0 .concat [ 1 15 0 0], L_0x14008bf58, L_0x13a64fbc0;
S_0x13a59f350 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x13a599cc0;
 .timescale -9 -12;
L_0x13a63fba0 .functor NOT 1, L_0x13a63fac0, C4<0>, C4<0>, C4<0>;
v0x13a59f510_0 .net *"_ivl_0", 0 0, L_0x13a63fac0;  1 drivers
v0x13a59f5d0_0 .net *"_ivl_1", 0 0, L_0x13a63fba0;  1 drivers
v0x13a59f670_0 .net *"_ivl_3", 15 0, L_0x13a63fc50;  1 drivers
v0x13a59f720_0 .net *"_ivl_5", 0 0, L_0x13a63fe40;  1 drivers
v0x13a59f7d0_0 .net *"_ivl_6", 14 0, L_0x13a63fd80;  1 drivers
L_0x14008bfa0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a59f8c0_0 .net/2u *"_ivl_7", 0 0, L_0x14008bfa0;  1 drivers
LS_0x13a63fc50_0_0 .concat [ 1 1 1 1], L_0x13a63fba0, L_0x13a63fba0, L_0x13a63fba0, L_0x13a63fba0;
LS_0x13a63fc50_0_4 .concat [ 1 1 1 1], L_0x13a63fba0, L_0x13a63fba0, L_0x13a63fba0, L_0x13a63fba0;
LS_0x13a63fc50_0_8 .concat [ 1 1 1 1], L_0x13a63fba0, L_0x13a63fba0, L_0x13a63fba0, L_0x13a63fba0;
LS_0x13a63fc50_0_12 .concat [ 1 1 1 1], L_0x13a63fba0, L_0x13a63fba0, L_0x13a63fba0, L_0x13a63fba0;
L_0x13a63fc50 .concat [ 4 4 4 4], LS_0x13a63fc50_0_0, LS_0x13a63fc50_0_4, LS_0x13a63fc50_0_8, LS_0x13a63fc50_0_12;
LS_0x13a640140_0_0 .concat [ 1 15 2 1], L_0x14008bfa0, L_0x13a63fd80, L_0x13a659350, L_0x13a63fe40;
LS_0x13a640140_0_4 .concat [ 16 0 0 0], L_0x13a63fc50;
L_0x13a640140 .concat [ 19 16 0 0], LS_0x13a640140_0_0, LS_0x13a640140_0_4;
S_0x13a59f970 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x13a599cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x13a59fb30 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x13a59fb70 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x13a5ad590_0 .net "in", 15 0, L_0x13a652ca0;  alias, 1 drivers
v0x13a5ad660_0 .net "out", 3 0, L_0x13a657710;  alias, 1 drivers
v0x13a5ad730_0 .net "vld", 0 0, L_0x13a657460;  1 drivers
S_0x13a59fd10 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x13a59f970;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a59fbf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13a59fc30 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13a5ad010_0 .net "in", 15 0, L_0x13a652ca0;  alias, 1 drivers
v0x13a5ad0d0_0 .net "out", 3 0, L_0x13a657710;  alias, 1 drivers
v0x13a5ad190_0 .net "vld", 0 0, L_0x13a657460;  alias, 1 drivers
L_0x13a655030 .part L_0x13a652ca0, 0, 8;
L_0x13a6573c0 .part L_0x13a652ca0, 8, 8;
S_0x13a5a0090 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a59fd10;
 .timescale -9 -12;
L_0x13a657460 .functor OR 1, L_0x13a654c20, L_0x13a656fb0, C4<0>, C4<0>;
L_0x14008cf60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5ac810_0 .net/2u *"_ivl_4", 0 0, L_0x14008cf60;  1 drivers
v0x13a5ac8d0_0 .net *"_ivl_6", 3 0, L_0x13a657510;  1 drivers
v0x13a5ac970_0 .net *"_ivl_8", 3 0, L_0x13a6575f0;  1 drivers
v0x13a5aca20_0 .net "out_h", 2 0, L_0x13a657260;  1 drivers
v0x13a5acae0_0 .net "out_l", 2 0, L_0x13a654ed0;  1 drivers
v0x13a5acbb0_0 .net "out_vh", 0 0, L_0x13a656fb0;  1 drivers
v0x13a5acc60_0 .net "out_vl", 0 0, L_0x13a654c20;  1 drivers
L_0x13a657510 .concat [ 3 1 0 0], L_0x13a657260, L_0x14008cf60;
L_0x13a6575f0 .concat [ 3 1 0 0], L_0x13a654ed0, L_0x13a654c20;
L_0x13a657710 .functor MUXZ 4, L_0x13a6575f0, L_0x13a657510, L_0x13a656fb0, C4<>;
S_0x13a5a0260 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5a0090;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a59ff20 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a59ff60 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a5a62a0_0 .net "in", 7 0, L_0x13a6573c0;  1 drivers
v0x13a5a6360_0 .net "out", 2 0, L_0x13a657260;  alias, 1 drivers
v0x13a5a6410_0 .net "vld", 0 0, L_0x13a656fb0;  alias, 1 drivers
L_0x13a655fa0 .part L_0x13a6573c0, 0, 4;
L_0x13a656ed0 .part L_0x13a6573c0, 4, 4;
S_0x13a5a05e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5a0260;
 .timescale -9 -12;
L_0x13a656fb0 .functor OR 1, L_0x13a655b90, L_0x13a656ac0, C4<0>, C4<0>;
L_0x14008cf18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5a5aa0_0 .net/2u *"_ivl_4", 0 0, L_0x14008cf18;  1 drivers
v0x13a5a5b60_0 .net *"_ivl_6", 2 0, L_0x13a657060;  1 drivers
v0x13a5a5c00_0 .net *"_ivl_8", 2 0, L_0x13a657140;  1 drivers
v0x13a5a5cb0_0 .net "out_h", 1 0, L_0x13a656d70;  1 drivers
v0x13a5a5d70_0 .net "out_l", 1 0, L_0x13a655e40;  1 drivers
v0x13a5a5e40_0 .net "out_vh", 0 0, L_0x13a656ac0;  1 drivers
v0x13a5a5ef0_0 .net "out_vl", 0 0, L_0x13a655b90;  1 drivers
L_0x13a657060 .concat [ 2 1 0 0], L_0x13a656d70, L_0x14008cf18;
L_0x13a657140 .concat [ 2 1 0 0], L_0x13a655e40, L_0x13a655b90;
L_0x13a657260 .functor MUXZ 3, L_0x13a657140, L_0x13a657060, L_0x13a656ac0, C4<>;
S_0x13a5a07b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5a05e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5a0470 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a5a04b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a5a2e90_0 .net "in", 3 0, L_0x13a656ed0;  1 drivers
v0x13a5a2f50_0 .net "out", 1 0, L_0x13a656d70;  alias, 1 drivers
v0x13a5a3000_0 .net "vld", 0 0, L_0x13a656ac0;  alias, 1 drivers
L_0x13a656480 .part L_0x13a656ed0, 0, 2;
L_0x13a6569a0 .part L_0x13a656ed0, 2, 2;
S_0x13a5a0b30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5a07b0;
 .timescale -9 -12;
L_0x13a656ac0 .functor OR 1, L_0x13a656040, L_0x13a6565a0, C4<0>, C4<0>;
L_0x14008ced0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5a2690_0 .net/2u *"_ivl_4", 0 0, L_0x14008ced0;  1 drivers
v0x13a5a2750_0 .net *"_ivl_6", 1 0, L_0x13a656b70;  1 drivers
v0x13a5a27f0_0 .net *"_ivl_8", 1 0, L_0x13a656c50;  1 drivers
v0x13a5a28a0_0 .net "out_h", 0 0, L_0x13a656870;  1 drivers
v0x13a5a2960_0 .net "out_l", 0 0, L_0x13a656350;  1 drivers
v0x13a5a2a30_0 .net "out_vh", 0 0, L_0x13a6565a0;  1 drivers
v0x13a5a2ae0_0 .net "out_vl", 0 0, L_0x13a656040;  1 drivers
L_0x13a656b70 .concat [ 1 1 0 0], L_0x13a656870, L_0x14008ced0;
L_0x13a656c50 .concat [ 1 1 0 0], L_0x13a656350, L_0x13a656040;
L_0x13a656d70 .functor MUXZ 2, L_0x13a656c50, L_0x13a656b70, L_0x13a6565a0, C4<>;
S_0x13a5a0d00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5a0b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5a09c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5a0a00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5a1730_0 .net "in", 1 0, L_0x13a6569a0;  1 drivers
v0x13a5a17f0_0 .net "out", 0 0, L_0x13a656870;  alias, 1 drivers
v0x13a5a18a0_0 .net "vld", 0 0, L_0x13a6565a0;  alias, 1 drivers
L_0x13a656640 .part L_0x13a6569a0, 1, 1;
L_0x13a6567d0 .part L_0x13a6569a0, 0, 1;
S_0x13a5a1080 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5a0d00;
 .timescale -9 -12;
L_0x13a656720 .functor NOT 1, L_0x13a656640, C4<0>, C4<0>, C4<0>;
L_0x13a656870 .functor AND 1, L_0x13a656720, L_0x13a6567d0, C4<1>, C4<1>;
v0x13a5a1250_0 .net *"_ivl_2", 0 0, L_0x13a656640;  1 drivers
v0x13a5a1310_0 .net *"_ivl_3", 0 0, L_0x13a656720;  1 drivers
v0x13a5a13b0_0 .net *"_ivl_5", 0 0, L_0x13a6567d0;  1 drivers
L_0x13a6565a0 .reduce/or L_0x13a6569a0;
S_0x13a5a1440 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5a0d00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5a1440
v0x13a5a1690_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a5a1690_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5a1690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_203.424 ;
    %load/vec4 v0x13a5a1690_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_203.425, 5;
    %load/vec4 v0x13a5a1690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5a1690_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_203.424;
T_203.425 ;
    %end;
S_0x13a5a19a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5a0b30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5a1b70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5a1bb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5a2420_0 .net "in", 1 0, L_0x13a656480;  1 drivers
v0x13a5a24e0_0 .net "out", 0 0, L_0x13a656350;  alias, 1 drivers
v0x13a5a2590_0 .net "vld", 0 0, L_0x13a656040;  alias, 1 drivers
L_0x13a656120 .part L_0x13a656480, 1, 1;
L_0x13a6562b0 .part L_0x13a656480, 0, 1;
S_0x13a5a1d80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5a19a0;
 .timescale -9 -12;
L_0x13a656200 .functor NOT 1, L_0x13a656120, C4<0>, C4<0>, C4<0>;
L_0x13a656350 .functor AND 1, L_0x13a656200, L_0x13a6562b0, C4<1>, C4<1>;
v0x13a5a1f40_0 .net *"_ivl_2", 0 0, L_0x13a656120;  1 drivers
v0x13a5a2000_0 .net *"_ivl_3", 0 0, L_0x13a656200;  1 drivers
v0x13a5a20a0_0 .net *"_ivl_5", 0 0, L_0x13a6562b0;  1 drivers
L_0x13a656040 .reduce/or L_0x13a656480;
S_0x13a5a2130 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5a19a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5a2130
v0x13a5a2380_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a5a2380_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5a2380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_204.426 ;
    %load/vec4 v0x13a5a2380_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_204.427, 5;
    %load/vec4 v0x13a5a2380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5a2380_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_204.426;
T_204.427 ;
    %end;
S_0x13a5a2b90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5a07b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5a2b90
v0x13a5a2de0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a5a2de0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5a2de0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_205.428 ;
    %load/vec4 v0x13a5a2de0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_205.429, 5;
    %load/vec4 v0x13a5a2de0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5a2de0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_205.428;
T_205.429 ;
    %end;
S_0x13a5a3100 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5a05e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5a32d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a5a3310 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a5a5830_0 .net "in", 3 0, L_0x13a655fa0;  1 drivers
v0x13a5a58f0_0 .net "out", 1 0, L_0x13a655e40;  alias, 1 drivers
v0x13a5a59a0_0 .net "vld", 0 0, L_0x13a655b90;  alias, 1 drivers
L_0x13a655550 .part L_0x13a655fa0, 0, 2;
L_0x13a655a70 .part L_0x13a655fa0, 2, 2;
S_0x13a5a34e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5a3100;
 .timescale -9 -12;
L_0x13a655b90 .functor OR 1, L_0x13a655150, L_0x13a655670, C4<0>, C4<0>;
L_0x14008ce88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5a5030_0 .net/2u *"_ivl_4", 0 0, L_0x14008ce88;  1 drivers
v0x13a5a50f0_0 .net *"_ivl_6", 1 0, L_0x13a655c40;  1 drivers
v0x13a5a5190_0 .net *"_ivl_8", 1 0, L_0x13a655d20;  1 drivers
v0x13a5a5240_0 .net "out_h", 0 0, L_0x13a655940;  1 drivers
v0x13a5a5300_0 .net "out_l", 0 0, L_0x13a655420;  1 drivers
v0x13a5a53d0_0 .net "out_vh", 0 0, L_0x13a655670;  1 drivers
v0x13a5a5480_0 .net "out_vl", 0 0, L_0x13a655150;  1 drivers
L_0x13a655c40 .concat [ 1 1 0 0], L_0x13a655940, L_0x14008ce88;
L_0x13a655d20 .concat [ 1 1 0 0], L_0x13a655420, L_0x13a655150;
L_0x13a655e40 .functor MUXZ 2, L_0x13a655d20, L_0x13a655c40, L_0x13a655670, C4<>;
S_0x13a5a36a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5a34e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5a3390 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5a33d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5a40d0_0 .net "in", 1 0, L_0x13a655a70;  1 drivers
v0x13a5a4190_0 .net "out", 0 0, L_0x13a655940;  alias, 1 drivers
v0x13a5a4240_0 .net "vld", 0 0, L_0x13a655670;  alias, 1 drivers
L_0x13a655710 .part L_0x13a655a70, 1, 1;
L_0x13a6558a0 .part L_0x13a655a70, 0, 1;
S_0x13a5a3a20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5a36a0;
 .timescale -9 -12;
L_0x13a6557f0 .functor NOT 1, L_0x13a655710, C4<0>, C4<0>, C4<0>;
L_0x13a655940 .functor AND 1, L_0x13a6557f0, L_0x13a6558a0, C4<1>, C4<1>;
v0x13a5a3bf0_0 .net *"_ivl_2", 0 0, L_0x13a655710;  1 drivers
v0x13a5a3cb0_0 .net *"_ivl_3", 0 0, L_0x13a6557f0;  1 drivers
v0x13a5a3d50_0 .net *"_ivl_5", 0 0, L_0x13a6558a0;  1 drivers
L_0x13a655670 .reduce/or L_0x13a655a70;
S_0x13a5a3de0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5a36a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5a3de0
v0x13a5a4030_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a5a4030_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5a4030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_206.430 ;
    %load/vec4 v0x13a5a4030_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_206.431, 5;
    %load/vec4 v0x13a5a4030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5a4030_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_206.430;
T_206.431 ;
    %end;
S_0x13a5a4340 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5a34e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5a4510 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5a4550 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5a4dc0_0 .net "in", 1 0, L_0x13a655550;  1 drivers
v0x13a5a4e80_0 .net "out", 0 0, L_0x13a655420;  alias, 1 drivers
v0x13a5a4f30_0 .net "vld", 0 0, L_0x13a655150;  alias, 1 drivers
L_0x13a6551f0 .part L_0x13a655550, 1, 1;
L_0x13a655380 .part L_0x13a655550, 0, 1;
S_0x13a5a4720 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5a4340;
 .timescale -9 -12;
L_0x13a6552d0 .functor NOT 1, L_0x13a6551f0, C4<0>, C4<0>, C4<0>;
L_0x13a655420 .functor AND 1, L_0x13a6552d0, L_0x13a655380, C4<1>, C4<1>;
v0x13a5a48e0_0 .net *"_ivl_2", 0 0, L_0x13a6551f0;  1 drivers
v0x13a5a49a0_0 .net *"_ivl_3", 0 0, L_0x13a6552d0;  1 drivers
v0x13a5a4a40_0 .net *"_ivl_5", 0 0, L_0x13a655380;  1 drivers
L_0x13a655150 .reduce/or L_0x13a655550;
S_0x13a5a4ad0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5a4340;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5a4ad0
v0x13a5a4d20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a5a4d20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5a4d20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_207.432 ;
    %load/vec4 v0x13a5a4d20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_207.433, 5;
    %load/vec4 v0x13a5a4d20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5a4d20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_207.432;
T_207.433 ;
    %end;
S_0x13a5a5530 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5a3100;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5a5530
v0x13a5a5780_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a5a5780_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5a5780_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_208.434 ;
    %load/vec4 v0x13a5a5780_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_208.435, 5;
    %load/vec4 v0x13a5a5780_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5a5780_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_208.434;
T_208.435 ;
    %end;
S_0x13a5a5fa0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5a0260;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5a5fa0
v0x13a5a61f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x13a5a61f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5a61f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_209.436 ;
    %load/vec4 v0x13a5a61f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_209.437, 5;
    %load/vec4 v0x13a5a61f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5a61f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_209.436;
T_209.437 ;
    %end;
S_0x13a5a6510 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5a0090;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5a66e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a5a6720 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a5ac5a0_0 .net "in", 7 0, L_0x13a655030;  1 drivers
v0x13a5ac660_0 .net "out", 2 0, L_0x13a654ed0;  alias, 1 drivers
v0x13a5ac710_0 .net "vld", 0 0, L_0x13a654c20;  alias, 1 drivers
L_0x13a653c10 .part L_0x13a655030, 0, 4;
L_0x13a654b40 .part L_0x13a655030, 4, 4;
S_0x13a5a68f0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5a6510;
 .timescale -9 -12;
L_0x13a654c20 .functor OR 1, L_0x13a653800, L_0x13a654730, C4<0>, C4<0>;
L_0x14008ce40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5abda0_0 .net/2u *"_ivl_4", 0 0, L_0x14008ce40;  1 drivers
v0x13a5abe60_0 .net *"_ivl_6", 2 0, L_0x13a654cd0;  1 drivers
v0x13a5abf00_0 .net *"_ivl_8", 2 0, L_0x13a654db0;  1 drivers
v0x13a5abfb0_0 .net "out_h", 1 0, L_0x13a6549e0;  1 drivers
v0x13a5ac070_0 .net "out_l", 1 0, L_0x13a653ab0;  1 drivers
v0x13a5ac140_0 .net "out_vh", 0 0, L_0x13a654730;  1 drivers
v0x13a5ac1f0_0 .net "out_vl", 0 0, L_0x13a653800;  1 drivers
L_0x13a654cd0 .concat [ 2 1 0 0], L_0x13a6549e0, L_0x14008ce40;
L_0x13a654db0 .concat [ 2 1 0 0], L_0x13a653ab0, L_0x13a653800;
L_0x13a654ed0 .functor MUXZ 3, L_0x13a654db0, L_0x13a654cd0, L_0x13a654730, C4<>;
S_0x13a5a6ab0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5a68f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5a67a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a5a67e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a5a9190_0 .net "in", 3 0, L_0x13a654b40;  1 drivers
v0x13a5a9250_0 .net "out", 1 0, L_0x13a6549e0;  alias, 1 drivers
v0x13a5a9300_0 .net "vld", 0 0, L_0x13a654730;  alias, 1 drivers
L_0x13a6540f0 .part L_0x13a654b40, 0, 2;
L_0x13a654610 .part L_0x13a654b40, 2, 2;
S_0x13a5a6e30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5a6ab0;
 .timescale -9 -12;
L_0x13a654730 .functor OR 1, L_0x13a653cb0, L_0x13a654210, C4<0>, C4<0>;
L_0x14008cdf8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5a8990_0 .net/2u *"_ivl_4", 0 0, L_0x14008cdf8;  1 drivers
v0x13a5a8a50_0 .net *"_ivl_6", 1 0, L_0x13a6547e0;  1 drivers
v0x13a5a8af0_0 .net *"_ivl_8", 1 0, L_0x13a6548c0;  1 drivers
v0x13a5a8ba0_0 .net "out_h", 0 0, L_0x13a6544e0;  1 drivers
v0x13a5a8c60_0 .net "out_l", 0 0, L_0x13a653fc0;  1 drivers
v0x13a5a8d30_0 .net "out_vh", 0 0, L_0x13a654210;  1 drivers
v0x13a5a8de0_0 .net "out_vl", 0 0, L_0x13a653cb0;  1 drivers
L_0x13a6547e0 .concat [ 1 1 0 0], L_0x13a6544e0, L_0x14008cdf8;
L_0x13a6548c0 .concat [ 1 1 0 0], L_0x13a653fc0, L_0x13a653cb0;
L_0x13a6549e0 .functor MUXZ 2, L_0x13a6548c0, L_0x13a6547e0, L_0x13a654210, C4<>;
S_0x13a5a7000 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5a6e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5a6cc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5a6d00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5a7a30_0 .net "in", 1 0, L_0x13a654610;  1 drivers
v0x13a5a7af0_0 .net "out", 0 0, L_0x13a6544e0;  alias, 1 drivers
v0x13a5a7ba0_0 .net "vld", 0 0, L_0x13a654210;  alias, 1 drivers
L_0x13a6542b0 .part L_0x13a654610, 1, 1;
L_0x13a654440 .part L_0x13a654610, 0, 1;
S_0x13a5a7380 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5a7000;
 .timescale -9 -12;
L_0x13a654390 .functor NOT 1, L_0x13a6542b0, C4<0>, C4<0>, C4<0>;
L_0x13a6544e0 .functor AND 1, L_0x13a654390, L_0x13a654440, C4<1>, C4<1>;
v0x13a5a7550_0 .net *"_ivl_2", 0 0, L_0x13a6542b0;  1 drivers
v0x13a5a7610_0 .net *"_ivl_3", 0 0, L_0x13a654390;  1 drivers
v0x13a5a76b0_0 .net *"_ivl_5", 0 0, L_0x13a654440;  1 drivers
L_0x13a654210 .reduce/or L_0x13a654610;
S_0x13a5a7740 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5a7000;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5a7740
v0x13a5a7990_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a5a7990_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5a7990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_210.438 ;
    %load/vec4 v0x13a5a7990_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_210.439, 5;
    %load/vec4 v0x13a5a7990_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5a7990_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_210.438;
T_210.439 ;
    %end;
S_0x13a5a7ca0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5a6e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5a7e70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5a7eb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5a8720_0 .net "in", 1 0, L_0x13a6540f0;  1 drivers
v0x13a5a87e0_0 .net "out", 0 0, L_0x13a653fc0;  alias, 1 drivers
v0x13a5a8890_0 .net "vld", 0 0, L_0x13a653cb0;  alias, 1 drivers
L_0x13a653d90 .part L_0x13a6540f0, 1, 1;
L_0x13a653f20 .part L_0x13a6540f0, 0, 1;
S_0x13a5a8080 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5a7ca0;
 .timescale -9 -12;
L_0x13a653e70 .functor NOT 1, L_0x13a653d90, C4<0>, C4<0>, C4<0>;
L_0x13a653fc0 .functor AND 1, L_0x13a653e70, L_0x13a653f20, C4<1>, C4<1>;
v0x13a5a8240_0 .net *"_ivl_2", 0 0, L_0x13a653d90;  1 drivers
v0x13a5a8300_0 .net *"_ivl_3", 0 0, L_0x13a653e70;  1 drivers
v0x13a5a83a0_0 .net *"_ivl_5", 0 0, L_0x13a653f20;  1 drivers
L_0x13a653cb0 .reduce/or L_0x13a6540f0;
S_0x13a5a8430 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5a7ca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5a8430
v0x13a5a8680_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a5a8680_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5a8680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_211.440 ;
    %load/vec4 v0x13a5a8680_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_211.441, 5;
    %load/vec4 v0x13a5a8680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5a8680_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_211.440;
T_211.441 ;
    %end;
S_0x13a5a8e90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5a6ab0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5a8e90
v0x13a5a90e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a5a90e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5a90e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_212.442 ;
    %load/vec4 v0x13a5a90e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_212.443, 5;
    %load/vec4 v0x13a5a90e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5a90e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_212.442;
T_212.443 ;
    %end;
S_0x13a5a9400 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5a68f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5a95d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a5a9610 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a5abb30_0 .net "in", 3 0, L_0x13a653c10;  1 drivers
v0x13a5abbf0_0 .net "out", 1 0, L_0x13a653ab0;  alias, 1 drivers
v0x13a5abca0_0 .net "vld", 0 0, L_0x13a653800;  alias, 1 drivers
L_0x13a6531c0 .part L_0x13a653c10, 0, 2;
L_0x13a6536e0 .part L_0x13a653c10, 2, 2;
S_0x13a5a97e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5a9400;
 .timescale -9 -12;
L_0x13a653800 .functor OR 1, L_0x13a652b50, L_0x13a6532e0, C4<0>, C4<0>;
L_0x14008cdb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5ab330_0 .net/2u *"_ivl_4", 0 0, L_0x14008cdb0;  1 drivers
v0x13a5ab3f0_0 .net *"_ivl_6", 1 0, L_0x13a6538b0;  1 drivers
v0x13a5ab490_0 .net *"_ivl_8", 1 0, L_0x13a653990;  1 drivers
v0x13a5ab540_0 .net "out_h", 0 0, L_0x13a6535b0;  1 drivers
v0x13a5ab600_0 .net "out_l", 0 0, L_0x13a653090;  1 drivers
v0x13a5ab6d0_0 .net "out_vh", 0 0, L_0x13a6532e0;  1 drivers
v0x13a5ab780_0 .net "out_vl", 0 0, L_0x13a652b50;  1 drivers
L_0x13a6538b0 .concat [ 1 1 0 0], L_0x13a6535b0, L_0x14008cdb0;
L_0x13a653990 .concat [ 1 1 0 0], L_0x13a653090, L_0x13a652b50;
L_0x13a653ab0 .functor MUXZ 2, L_0x13a653990, L_0x13a6538b0, L_0x13a6532e0, C4<>;
S_0x13a5a99a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5a97e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5a9690 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5a96d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5aa3d0_0 .net "in", 1 0, L_0x13a6536e0;  1 drivers
v0x13a5aa490_0 .net "out", 0 0, L_0x13a6535b0;  alias, 1 drivers
v0x13a5aa540_0 .net "vld", 0 0, L_0x13a6532e0;  alias, 1 drivers
L_0x13a653380 .part L_0x13a6536e0, 1, 1;
L_0x13a653510 .part L_0x13a6536e0, 0, 1;
S_0x13a5a9d20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5a99a0;
 .timescale -9 -12;
L_0x13a653460 .functor NOT 1, L_0x13a653380, C4<0>, C4<0>, C4<0>;
L_0x13a6535b0 .functor AND 1, L_0x13a653460, L_0x13a653510, C4<1>, C4<1>;
v0x13a5a9ef0_0 .net *"_ivl_2", 0 0, L_0x13a653380;  1 drivers
v0x13a5a9fb0_0 .net *"_ivl_3", 0 0, L_0x13a653460;  1 drivers
v0x13a5aa050_0 .net *"_ivl_5", 0 0, L_0x13a653510;  1 drivers
L_0x13a6532e0 .reduce/or L_0x13a6536e0;
S_0x13a5aa0e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5a99a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5aa0e0
v0x13a5aa330_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a5aa330_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5aa330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_213.444 ;
    %load/vec4 v0x13a5aa330_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_213.445, 5;
    %load/vec4 v0x13a5aa330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5aa330_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_213.444;
T_213.445 ;
    %end;
S_0x13a5aa640 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5a97e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5aa810 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5aa850 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5ab0c0_0 .net "in", 1 0, L_0x13a6531c0;  1 drivers
v0x13a5ab180_0 .net "out", 0 0, L_0x13a653090;  alias, 1 drivers
v0x13a5ab230_0 .net "vld", 0 0, L_0x13a652b50;  alias, 1 drivers
L_0x13a652ea0 .part L_0x13a6531c0, 1, 1;
L_0x13a652ff0 .part L_0x13a6531c0, 0, 1;
S_0x13a5aaa20 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5aa640;
 .timescale -9 -12;
L_0x13a652f40 .functor NOT 1, L_0x13a652ea0, C4<0>, C4<0>, C4<0>;
L_0x13a653090 .functor AND 1, L_0x13a652f40, L_0x13a652ff0, C4<1>, C4<1>;
v0x13a5aabe0_0 .net *"_ivl_2", 0 0, L_0x13a652ea0;  1 drivers
v0x13a5aaca0_0 .net *"_ivl_3", 0 0, L_0x13a652f40;  1 drivers
v0x13a5aad40_0 .net *"_ivl_5", 0 0, L_0x13a652ff0;  1 drivers
L_0x13a652b50 .reduce/or L_0x13a6531c0;
S_0x13a5aadd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5aa640;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5aadd0
v0x13a5ab020_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a5ab020_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5ab020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_214.446 ;
    %load/vec4 v0x13a5ab020_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_214.447, 5;
    %load/vec4 v0x13a5ab020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5ab020_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_214.446;
T_214.447 ;
    %end;
S_0x13a5ab830 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5a9400;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5ab830
v0x13a5aba80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a5aba80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5aba80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_215.448 ;
    %load/vec4 v0x13a5aba80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_215.449, 5;
    %load/vec4 v0x13a5aba80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5aba80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_215.448;
T_215.449 ;
    %end;
S_0x13a5ac2a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5a6510;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5ac2a0
v0x13a5ac4f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x13a5ac4f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5ac4f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_216.450 ;
    %load/vec4 v0x13a5ac4f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_216.451, 5;
    %load/vec4 v0x13a5ac4f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5ac4f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_216.450;
T_216.451 ;
    %end;
S_0x13a5acd10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a59fd10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5acd10
v0x13a5acf60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.log2 ;
    %load/vec4 v0x13a5acf60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5acf60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_217.452 ;
    %load/vec4 v0x13a5acf60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_217.453, 5;
    %load/vec4 v0x13a5acf60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5acf60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_217.452;
T_217.453 ;
    %end;
S_0x13a5ad280 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x13a59f970;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5ad280
v0x13a5ad4e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.log2 ;
    %load/vec4 v0x13a5ad4e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5ad4e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_218.454 ;
    %load/vec4 v0x13a5ad4e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_218.455, 5;
    %load/vec4 v0x13a5ad4e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5ad4e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_218.454;
T_218.455 ;
    %end;
S_0x13a5ad7f0 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x13a599cc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5ad7f0
v0x13a5ada60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.log2 ;
    %load/vec4 v0x13a5ada60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5ada60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_219.456 ;
    %load/vec4 v0x13a5ada60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_219.457, 5;
    %load/vec4 v0x13a5ada60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5ada60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_219.456;
T_219.457 ;
    %end;
S_0x13a5adb10 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x13a599cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x13a59f270 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x14008d110 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5ae3a0_0 .net/2u *"_ivl_0", 0 0, L_0x14008d110;  1 drivers
L_0x14008d158 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5ae460_0 .net/2u *"_ivl_4", 0 0, L_0x14008d158;  1 drivers
v0x13a5ae500_0 .net "a", 6 0, L_0x13a659230;  1 drivers
v0x13a5ae5b0_0 .net "ain", 7 0, L_0x13a658e70;  1 drivers
v0x13a5ae670_0 .net "b", 6 0, L_0x13a658cf0;  1 drivers
v0x13a5ae750_0 .net "bin", 7 0, L_0x13a658f90;  1 drivers
v0x13a5ae7f0_0 .net "c", 7 0, L_0x13a6590b0;  alias, 1 drivers
L_0x13a658e70 .concat [ 7 1 0 0], L_0x13a659230, L_0x14008d110;
L_0x13a658f90 .concat [ 7 1 0 0], L_0x13a658cf0, L_0x14008d158;
S_0x13a5adec0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x13a5adb10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x13a5ae090 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x13a5add90_0 .net "a", 7 0, L_0x13a658e70;  alias, 1 drivers
v0x13a5ae1e0_0 .net "b", 7 0, L_0x13a658f90;  alias, 1 drivers
v0x13a5ae290_0 .net "c", 7 0, L_0x13a6590b0;  alias, 1 drivers
L_0x13a6590b0 .arith/sub 8, L_0x13a658e70, L_0x13a658f90;
S_0x13a5ae8e0 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x13a599cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x13a5aeaa0 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x14008c8e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5aec10_0 .net/2u *"_ivl_0", 0 0, L_0x14008c8e8;  1 drivers
v0x13a5aecd0_0 .net *"_ivl_11", 4 0, L_0x13a64ff20;  1 drivers
v0x13a5aed70_0 .net *"_ivl_2", 4 0, L_0x13a64fd60;  1 drivers
L_0x14008c930 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5aee00_0 .net/2u *"_ivl_4", 0 0, L_0x14008c930;  1 drivers
v0x13a5aee90_0 .net *"_ivl_6", 4 0, L_0x13a64fe00;  1 drivers
L_0x14008c978 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13a5aef60_0 .net *"_ivl_8", 4 0, L_0x14008c978;  1 drivers
v0x13a5af010_0 .net "rc", 0 0, L_0x13a64f400;  alias, 1 drivers
v0x13a5af0b0_0 .net "regime", 3 0, L_0x13a64f5f0;  alias, 1 drivers
v0x13a5af160_0 .net "regime_N", 4 0, L_0x13a650020;  alias, 1 drivers
L_0x13a64fd60 .concat [ 4 1 0 0], L_0x13a64f5f0, L_0x14008c8e8;
L_0x13a64fe00 .concat [ 4 1 0 0], L_0x13a64f5f0, L_0x14008c930;
L_0x13a64ff20 .arith/sub 5, L_0x14008c978, L_0x13a64fe00;
L_0x13a650020 .functor MUXZ 5, L_0x13a64ff20, L_0x13a64fd60, L_0x13a64f400, C4<>;
S_0x13a5af2c0 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x13a599cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x13a5aef20 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x14008c9c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5af5b0_0 .net/2u *"_ivl_0", 0 0, L_0x14008c9c0;  1 drivers
v0x13a5af670_0 .net *"_ivl_11", 4 0, L_0x13a650380;  1 drivers
v0x13a5af710_0 .net *"_ivl_2", 4 0, L_0x13a650180;  1 drivers
L_0x14008ca08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5af7a0_0 .net/2u *"_ivl_4", 0 0, L_0x14008ca08;  1 drivers
v0x13a5af830_0 .net *"_ivl_6", 4 0, L_0x13a650260;  1 drivers
L_0x14008ca50 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x13a5af900_0 .net *"_ivl_8", 4 0, L_0x14008ca50;  1 drivers
v0x13a5af9b0_0 .net "rc", 0 0, L_0x13a64f150;  alias, 1 drivers
v0x13a5afa50_0 .net "regime", 3 0, L_0x13a64f4a0;  alias, 1 drivers
v0x13a5afb00_0 .net "regime_N", 4 0, L_0x13a6504c0;  alias, 1 drivers
L_0x13a650180 .concat [ 4 1 0 0], L_0x13a64f4a0, L_0x14008c9c0;
L_0x13a650260 .concat [ 4 1 0 0], L_0x13a64f4a0, L_0x14008ca08;
L_0x13a650380 .arith/sub 5, L_0x14008ca50, L_0x13a650260;
L_0x13a6504c0 .functor MUXZ 5, L_0x13a650380, L_0x13a650180, L_0x13a64f150, C4<>;
S_0x13a5afc60 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x13a599cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 8 "c";
P_0x13a5af8c0 .param/l "N" 0 4 244, C4<0000000000000000000000000000000111>;
v0x13a5afe60_0 .net *"_ivl_0", 7 0, L_0x13a658d90;  1 drivers
L_0x14008d1e8 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x13a5affa0_0 .net *"_ivl_3", 6 0, L_0x14008d1e8;  1 drivers
v0x13a5b0050_0 .net "a", 7 0, L_0x13a6590b0;  alias, 1 drivers
v0x13a5b0140_0 .net "c", 7 0, L_0x13a6594e0;  alias, 1 drivers
v0x13a5b01f0_0 .net "mant_ovf", 0 0, L_0x13a659660;  1 drivers
L_0x13a658d90 .concat [ 1 7 0 0], L_0x13a659660, L_0x14008d1e8;
L_0x13a6594e0 .arith/sum 8, L_0x13a6590b0, L_0x13a658d90;
S_0x13a5b02e0 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x13a599cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 17 "c";
P_0x13a5b04a0 .param/l "N" 0 4 231, +C4<00000000000000000000000000010000>;
v0x13a5b2080_0 .net "a", 15 0, L_0x13a63f9a0;  alias, 1 drivers
v0x13a5b2170_0 .net "b", 15 0, L_0x13a652000;  alias, 1 drivers
v0x13a5b2200_0 .net "c", 16 0, L_0x13a6526f0;  alias, 1 drivers
v0x13a5b2290_0 .net "c_add", 16 0, L_0x13a6522f0;  1 drivers
v0x13a5b2370_0 .net "c_sub", 16 0, L_0x13a6525f0;  1 drivers
v0x13a5b2480_0 .net "op", 0 0, L_0x13a64f250;  alias, 1 drivers
L_0x13a6526f0 .functor MUXZ 17, L_0x13a6525f0, L_0x13a6522f0, L_0x13a64f250, C4<>;
S_0x13a5b0620 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x13a5b02e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x13a5b07f0 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x14008cc90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5b0de0_0 .net/2u *"_ivl_0", 0 0, L_0x14008cc90;  1 drivers
L_0x14008ccd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5b0ea0_0 .net/2u *"_ivl_4", 0 0, L_0x14008ccd8;  1 drivers
v0x13a5b0f40_0 .net "a", 15 0, L_0x13a63f9a0;  alias, 1 drivers
v0x13a5b0ff0_0 .net "ain", 16 0, L_0x13a6520b0;  1 drivers
v0x13a5b10b0_0 .net "b", 15 0, L_0x13a652000;  alias, 1 drivers
v0x13a5b1180_0 .net "bin", 16 0, L_0x13a6521d0;  1 drivers
v0x13a5b1230_0 .net "c", 16 0, L_0x13a6522f0;  alias, 1 drivers
L_0x13a6520b0 .concat [ 16 1 0 0], L_0x13a63f9a0, L_0x14008cc90;
L_0x13a6521d0 .concat [ 16 1 0 0], L_0x13a652000, L_0x14008ccd8;
S_0x13a5b0900 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x13a5b0620;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x13a5b0ad0 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x13a5b0be0_0 .net "a", 16 0, L_0x13a6520b0;  alias, 1 drivers
v0x13a5b0ca0_0 .net "b", 16 0, L_0x13a6521d0;  alias, 1 drivers
v0x13a5b0d40_0 .net "c", 16 0, L_0x13a6522f0;  alias, 1 drivers
L_0x13a6522f0 .arith/sum 17, L_0x13a6520b0, L_0x13a6521d0;
S_0x13a5b1320 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x13a5b02e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x13a5b14f0 .param/l "N" 0 4 195, +C4<00000000000000000000000000010000>;
L_0x14008cd20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5b1b30_0 .net/2u *"_ivl_0", 0 0, L_0x14008cd20;  1 drivers
L_0x14008cd68 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5b1bf0_0 .net/2u *"_ivl_4", 0 0, L_0x14008cd68;  1 drivers
v0x13a5b1c90_0 .net "a", 15 0, L_0x13a63f9a0;  alias, 1 drivers
v0x13a5b1d60_0 .net "ain", 16 0, L_0x13a6523f0;  1 drivers
v0x13a5b1e10_0 .net "b", 15 0, L_0x13a652000;  alias, 1 drivers
v0x13a5b1f20_0 .net "bin", 16 0, L_0x13a6524d0;  1 drivers
v0x13a5b1fb0_0 .net "c", 16 0, L_0x13a6525f0;  alias, 1 drivers
L_0x13a6523f0 .concat [ 16 1 0 0], L_0x13a63f9a0, L_0x14008cd20;
L_0x13a6524d0 .concat [ 16 1 0 0], L_0x13a652000, L_0x14008cd68;
S_0x13a5b1660 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x13a5b1320;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x13a5b1820 .param/l "N" 0 4 215, +C4<00000000000000000000000000010000>;
v0x13a5b1930_0 .net "a", 16 0, L_0x13a6523f0;  alias, 1 drivers
v0x13a5b19f0_0 .net "b", 16 0, L_0x13a6524d0;  alias, 1 drivers
v0x13a5b1a90_0 .net "c", 16 0, L_0x13a6525f0;  alias, 1 drivers
L_0x13a6525f0 .arith/sub 17, L_0x13a6523f0, L_0x13a6524d0;
S_0x13a5b2530 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x13a599cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x13a5b26f0 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x14008d470 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5b2d40_0 .net/2u *"_ivl_0", 0 0, L_0x14008d470;  1 drivers
L_0x14008d4b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5b2e00_0 .net/2u *"_ivl_4", 0 0, L_0x14008d4b8;  1 drivers
v0x13a5b2ea0_0 .net "a", 15 0, L_0x13a65c570;  1 drivers
v0x13a5b2f50_0 .net "ain", 16 0, L_0x13a65b900;  1 drivers
v0x13a5b3010_0 .net "b", 15 0, L_0x13a65bea0;  alias, 1 drivers
v0x13a5b30f0_0 .net "bin", 16 0, L_0x13a65ba20;  1 drivers
v0x13a5b3190_0 .net "c", 16 0, L_0x13a65c470;  alias, 1 drivers
L_0x13a65b900 .concat [ 16 1 0 0], L_0x13a65c570, L_0x14008d470;
L_0x13a65ba20 .concat [ 16 1 0 0], L_0x13a65bea0, L_0x14008d4b8;
S_0x13a5b2860 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x13a5b2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x13a5b2a30 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x13a5b2b40_0 .net "a", 16 0, L_0x13a65b900;  alias, 1 drivers
v0x13a5b2c00_0 .net "b", 16 0, L_0x13a65ba20;  alias, 1 drivers
v0x13a5b2ca0_0 .net "c", 16 0, L_0x13a65c470;  alias, 1 drivers
L_0x13a65c470 .arith/sum 17, L_0x13a65b900, L_0x13a65ba20;
S_0x13a5b3280 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x13a599cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x13a5b3440 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x13a5b3480 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x13a5b34c0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x13a641a20 .functor BUFZ 16, L_0x13a641650, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x13a641bb0 .functor NOT 16, L_0x13a641a20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14008c270 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13a646910 .functor XOR 1, L_0x13a641a90, L_0x14008c270, C4<0>, C4<0>;
v0x13a5c3230_0 .net/2u *"_ivl_10", 0 0, L_0x14008c270;  1 drivers
v0x13a5c32e0_0 .net *"_ivl_12", 0 0, L_0x13a646910;  1 drivers
L_0x14008c2b8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x13a5c3390_0 .net/2u *"_ivl_16", 3 0, L_0x14008c2b8;  1 drivers
v0x13a5c3450_0 .net *"_ivl_18", 3 0, L_0x13a646b60;  1 drivers
v0x13a5c3500_0 .net *"_ivl_23", 13 0, L_0x13a647e80;  1 drivers
L_0x14008c420 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a5c35f0_0 .net/2u *"_ivl_24", 1 0, L_0x14008c420;  1 drivers
v0x13a5c36a0_0 .net *"_ivl_4", 15 0, L_0x13a641bb0;  1 drivers
v0x13a5c3750_0 .net *"_ivl_9", 14 0, L_0x13a646870;  1 drivers
v0x13a5c3800_0 .net "exp", 1 0, L_0x13a648080;  alias, 1 drivers
v0x13a5c3910_0 .net "in", 15 0, L_0x13a641650;  alias, 1 drivers
v0x13a5c39c0_0 .net "k", 3 0, L_0x13a6466d0;  1 drivers
v0x13a5c3a60_0 .net "mant", 13 0, L_0x13a6481b0;  alias, 1 drivers
v0x13a5c3b10_0 .net "rc", 0 0, L_0x13a641a90;  alias, 1 drivers
v0x13a5c3bb0_0 .net "regime", 3 0, L_0x13a646c60;  alias, 1 drivers
v0x13a5c3c60_0 .net "xin", 15 0, L_0x13a641a20;  1 drivers
v0x13a5c3d10_0 .net "xin_r", 15 0, L_0x13a641c20;  1 drivers
v0x13a5c3dc0_0 .net "xin_tmp", 15 0, L_0x13a647dd0;  1 drivers
L_0x13a641a90 .part L_0x13a641a20, 14, 1;
L_0x13a641c20 .functor MUXZ 16, L_0x13a641a20, L_0x13a641bb0, L_0x13a641a90, C4<>;
L_0x13a646870 .part L_0x13a641c20, 0, 15;
L_0x13a646a00 .concat [ 1 15 0 0], L_0x13a646910, L_0x13a646870;
L_0x13a646b60 .arith/sub 4, L_0x13a6466d0, L_0x14008c2b8;
L_0x13a646c60 .functor MUXZ 4, L_0x13a6466d0, L_0x13a646b60, L_0x13a641a90, C4<>;
L_0x13a647e80 .part L_0x13a641a20, 0, 14;
L_0x13a647f60 .concat [ 2 14 0 0], L_0x14008c420, L_0x13a647e80;
L_0x13a648080 .part L_0x13a647dd0, 14, 2;
L_0x13a6481b0 .part L_0x13a647dd0, 0, 14;
S_0x13a5b36b0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x13a5b3280;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5b36b0
v0x13a5b3940_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.log2 ;
    %load/vec4 v0x13a5b3940_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5b3940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_220.458 ;
    %load/vec4 v0x13a5b3940_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_220.459, 5;
    %load/vec4 v0x13a5b3940_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5b3940_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_220.458;
T_220.459 ;
    %end;
S_0x13a5b39f0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x13a5b3280;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x13a5b3bc0 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x13a5b3c00 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x13a647dd0 .functor BUFZ 16, L_0x13a647820, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14008c3d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5b4d40_0 .net *"_ivl_10", 0 0, L_0x14008c3d8;  1 drivers
v0x13a5b4e00_0 .net *"_ivl_5", 0 0, L_0x13a647940;  1 drivers
v0x13a5b4eb0_0 .net *"_ivl_6", 15 0, L_0x13a647ad0;  1 drivers
v0x13a5b4f70_0 .net *"_ivl_8", 14 0, L_0x13a6479e0;  1 drivers
v0x13a5b5020_0 .net "a", 15 0, L_0x13a647f60;  1 drivers
v0x13a5b5110_0 .net "b", 3 0, L_0x13a6466d0;  alias, 1 drivers
v0x13a5b51c0_0 .net "c", 15 0, L_0x13a647dd0;  alias, 1 drivers
v0x13a5b5270 .array "tmp", 0 3;
v0x13a5b5270_0 .net v0x13a5b5270 0, 15 0, L_0x13a647c30; 1 drivers
v0x13a5b5270_1 .net v0x13a5b5270 1, 15 0, L_0x13a646fe0; 1 drivers
v0x13a5b5270_2 .net v0x13a5b5270 2, 15 0, L_0x13a647460; 1 drivers
v0x13a5b5270_3 .net v0x13a5b5270 3, 15 0, L_0x13a647820; 1 drivers
L_0x13a646d80 .part L_0x13a6466d0, 1, 1;
L_0x13a647140 .part L_0x13a6466d0, 2, 1;
L_0x13a647580 .part L_0x13a6466d0, 3, 1;
L_0x13a647940 .part L_0x13a6466d0, 0, 1;
L_0x13a6479e0 .part L_0x13a647f60, 0, 15;
L_0x13a647ad0 .concat [ 1 15 0 0], L_0x14008c3d8, L_0x13a6479e0;
L_0x13a647c30 .functor MUXZ 16, L_0x13a647f60, L_0x13a647ad0, L_0x13a647940, C4<>;
S_0x13a5b3df0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x13a5b39f0;
 .timescale -9 -12;
P_0x13a5b3fc0 .param/l "i" 1 4 296, +C4<01>;
v0x13a5b4060_0 .net *"_ivl_1", 0 0, L_0x13a646d80;  1 drivers
v0x13a5b40f0_0 .net *"_ivl_3", 15 0, L_0x13a646ec0;  1 drivers
v0x13a5b4180_0 .net *"_ivl_5", 13 0, L_0x13a646e20;  1 drivers
L_0x14008c300 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a5b4210_0 .net *"_ivl_7", 1 0, L_0x14008c300;  1 drivers
L_0x13a646e20 .part L_0x13a647c30, 0, 14;
L_0x13a646ec0 .concat [ 2 14 0 0], L_0x14008c300, L_0x13a646e20;
L_0x13a646fe0 .functor MUXZ 16, L_0x13a647c30, L_0x13a646ec0, L_0x13a646d80, C4<>;
S_0x13a5b42b0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x13a5b39f0;
 .timescale -9 -12;
P_0x13a5b4490 .param/l "i" 1 4 296, +C4<010>;
v0x13a5b4520_0 .net *"_ivl_1", 0 0, L_0x13a647140;  1 drivers
v0x13a5b45d0_0 .net *"_ivl_3", 15 0, L_0x13a647380;  1 drivers
v0x13a5b4680_0 .net *"_ivl_5", 11 0, L_0x13a6472e0;  1 drivers
L_0x14008c348 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13a5b4740_0 .net *"_ivl_7", 3 0, L_0x14008c348;  1 drivers
L_0x13a6472e0 .part L_0x13a646fe0, 0, 12;
L_0x13a647380 .concat [ 4 12 0 0], L_0x14008c348, L_0x13a6472e0;
L_0x13a647460 .functor MUXZ 16, L_0x13a646fe0, L_0x13a647380, L_0x13a647140, C4<>;
S_0x13a5b47f0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x13a5b39f0;
 .timescale -9 -12;
P_0x13a5b49e0 .param/l "i" 1 4 296, +C4<011>;
v0x13a5b4a70_0 .net *"_ivl_1", 0 0, L_0x13a647580;  1 drivers
v0x13a5b4b20_0 .net *"_ivl_3", 15 0, L_0x13a647700;  1 drivers
v0x13a5b4bd0_0 .net *"_ivl_5", 7 0, L_0x13a647620;  1 drivers
L_0x14008c390 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a5b4c90_0 .net *"_ivl_7", 7 0, L_0x14008c390;  1 drivers
L_0x13a647620 .part L_0x13a647460, 0, 8;
L_0x13a647700 .concat [ 8 8 0 0], L_0x14008c390, L_0x13a647620;
L_0x13a647820 .functor MUXZ 16, L_0x13a647460, L_0x13a647700, L_0x13a647580, C4<>;
S_0x13a5b53a0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x13a5b3280;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x13a5b5560 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x13a5b55a0 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x13a5c2fd0_0 .net "in", 15 0, L_0x13a646a00;  1 drivers
v0x13a5c30a0_0 .net "out", 3 0, L_0x13a6466d0;  alias, 1 drivers
v0x13a5c3170_0 .net "vld", 0 0, L_0x13a646420;  1 drivers
S_0x13a5b5750 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x13a5b53a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5b5620 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13a5b5660 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13a5c2a50_0 .net "in", 15 0, L_0x13a646a00;  alias, 1 drivers
v0x13a5c2b10_0 .net "out", 3 0, L_0x13a6466d0;  alias, 1 drivers
v0x13a5c2bd0_0 .net "vld", 0 0, L_0x13a646420;  alias, 1 drivers
L_0x13a643ff0 .part L_0x13a646a00, 0, 8;
L_0x13a646380 .part L_0x13a646a00, 8, 8;
S_0x13a5b5ad0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5b5750;
 .timescale -9 -12;
L_0x13a646420 .functor OR 1, L_0x13a643be0, L_0x13a645f70, C4<0>, C4<0>;
L_0x14008c228 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5c2250_0 .net/2u *"_ivl_4", 0 0, L_0x14008c228;  1 drivers
v0x13a5c2310_0 .net *"_ivl_6", 3 0, L_0x13a6464d0;  1 drivers
v0x13a5c23b0_0 .net *"_ivl_8", 3 0, L_0x13a6465b0;  1 drivers
v0x13a5c2460_0 .net "out_h", 2 0, L_0x13a646220;  1 drivers
v0x13a5c2520_0 .net "out_l", 2 0, L_0x13a643e90;  1 drivers
v0x13a5c25f0_0 .net "out_vh", 0 0, L_0x13a645f70;  1 drivers
v0x13a5c26a0_0 .net "out_vl", 0 0, L_0x13a643be0;  1 drivers
L_0x13a6464d0 .concat [ 3 1 0 0], L_0x13a646220, L_0x14008c228;
L_0x13a6465b0 .concat [ 3 1 0 0], L_0x13a643e90, L_0x13a643be0;
L_0x13a6466d0 .functor MUXZ 4, L_0x13a6465b0, L_0x13a6464d0, L_0x13a645f70, C4<>;
S_0x13a5b5ca0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5b5ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5b5960 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a5b59a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a5bbce0_0 .net "in", 7 0, L_0x13a646380;  1 drivers
v0x13a5bbda0_0 .net "out", 2 0, L_0x13a646220;  alias, 1 drivers
v0x13a5bbe50_0 .net "vld", 0 0, L_0x13a645f70;  alias, 1 drivers
L_0x13a644f60 .part L_0x13a646380, 0, 4;
L_0x13a645e90 .part L_0x13a646380, 4, 4;
S_0x13a5b6020 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5b5ca0;
 .timescale -9 -12;
L_0x13a645f70 .functor OR 1, L_0x13a644b50, L_0x13a645a80, C4<0>, C4<0>;
L_0x14008c1e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5bb4e0_0 .net/2u *"_ivl_4", 0 0, L_0x14008c1e0;  1 drivers
v0x13a5bb5a0_0 .net *"_ivl_6", 2 0, L_0x13a646020;  1 drivers
v0x13a5bb640_0 .net *"_ivl_8", 2 0, L_0x13a646100;  1 drivers
v0x13a5bb6f0_0 .net "out_h", 1 0, L_0x13a645d30;  1 drivers
v0x13a5bb7b0_0 .net "out_l", 1 0, L_0x13a644e00;  1 drivers
v0x13a5bb880_0 .net "out_vh", 0 0, L_0x13a645a80;  1 drivers
v0x13a5bb930_0 .net "out_vl", 0 0, L_0x13a644b50;  1 drivers
L_0x13a646020 .concat [ 2 1 0 0], L_0x13a645d30, L_0x14008c1e0;
L_0x13a646100 .concat [ 2 1 0 0], L_0x13a644e00, L_0x13a644b50;
L_0x13a646220 .functor MUXZ 3, L_0x13a646100, L_0x13a646020, L_0x13a645a80, C4<>;
S_0x13a5b61f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5b6020;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5b5eb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a5b5ef0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a5b88d0_0 .net "in", 3 0, L_0x13a645e90;  1 drivers
v0x13a5b8990_0 .net "out", 1 0, L_0x13a645d30;  alias, 1 drivers
v0x13a5b8a40_0 .net "vld", 0 0, L_0x13a645a80;  alias, 1 drivers
L_0x13a645440 .part L_0x13a645e90, 0, 2;
L_0x13a645960 .part L_0x13a645e90, 2, 2;
S_0x13a5b6570 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5b61f0;
 .timescale -9 -12;
L_0x13a645a80 .functor OR 1, L_0x13a645000, L_0x13a645560, C4<0>, C4<0>;
L_0x14008c198 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5b80d0_0 .net/2u *"_ivl_4", 0 0, L_0x14008c198;  1 drivers
v0x13a5b8190_0 .net *"_ivl_6", 1 0, L_0x13a645b30;  1 drivers
v0x13a5b8230_0 .net *"_ivl_8", 1 0, L_0x13a645c10;  1 drivers
v0x13a5b82e0_0 .net "out_h", 0 0, L_0x13a645830;  1 drivers
v0x13a5b83a0_0 .net "out_l", 0 0, L_0x13a645310;  1 drivers
v0x13a5b8470_0 .net "out_vh", 0 0, L_0x13a645560;  1 drivers
v0x13a5b8520_0 .net "out_vl", 0 0, L_0x13a645000;  1 drivers
L_0x13a645b30 .concat [ 1 1 0 0], L_0x13a645830, L_0x14008c198;
L_0x13a645c10 .concat [ 1 1 0 0], L_0x13a645310, L_0x13a645000;
L_0x13a645d30 .functor MUXZ 2, L_0x13a645c10, L_0x13a645b30, L_0x13a645560, C4<>;
S_0x13a5b6740 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5b6570;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5b6400 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5b6440 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5b7170_0 .net "in", 1 0, L_0x13a645960;  1 drivers
v0x13a5b7230_0 .net "out", 0 0, L_0x13a645830;  alias, 1 drivers
v0x13a5b72e0_0 .net "vld", 0 0, L_0x13a645560;  alias, 1 drivers
L_0x13a645600 .part L_0x13a645960, 1, 1;
L_0x13a645790 .part L_0x13a645960, 0, 1;
S_0x13a5b6ac0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5b6740;
 .timescale -9 -12;
L_0x13a6456e0 .functor NOT 1, L_0x13a645600, C4<0>, C4<0>, C4<0>;
L_0x13a645830 .functor AND 1, L_0x13a6456e0, L_0x13a645790, C4<1>, C4<1>;
v0x13a5b6c90_0 .net *"_ivl_2", 0 0, L_0x13a645600;  1 drivers
v0x13a5b6d50_0 .net *"_ivl_3", 0 0, L_0x13a6456e0;  1 drivers
v0x13a5b6df0_0 .net *"_ivl_5", 0 0, L_0x13a645790;  1 drivers
L_0x13a645560 .reduce/or L_0x13a645960;
S_0x13a5b6e80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5b6740;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5b6e80
v0x13a5b70d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a5b70d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5b70d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_221.460 ;
    %load/vec4 v0x13a5b70d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_221.461, 5;
    %load/vec4 v0x13a5b70d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5b70d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_221.460;
T_221.461 ;
    %end;
S_0x13a5b73e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5b6570;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5b75b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5b75f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5b7e60_0 .net "in", 1 0, L_0x13a645440;  1 drivers
v0x13a5b7f20_0 .net "out", 0 0, L_0x13a645310;  alias, 1 drivers
v0x13a5b7fd0_0 .net "vld", 0 0, L_0x13a645000;  alias, 1 drivers
L_0x13a6450e0 .part L_0x13a645440, 1, 1;
L_0x13a645270 .part L_0x13a645440, 0, 1;
S_0x13a5b77c0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5b73e0;
 .timescale -9 -12;
L_0x13a6451c0 .functor NOT 1, L_0x13a6450e0, C4<0>, C4<0>, C4<0>;
L_0x13a645310 .functor AND 1, L_0x13a6451c0, L_0x13a645270, C4<1>, C4<1>;
v0x13a5b7980_0 .net *"_ivl_2", 0 0, L_0x13a6450e0;  1 drivers
v0x13a5b7a40_0 .net *"_ivl_3", 0 0, L_0x13a6451c0;  1 drivers
v0x13a5b7ae0_0 .net *"_ivl_5", 0 0, L_0x13a645270;  1 drivers
L_0x13a645000 .reduce/or L_0x13a645440;
S_0x13a5b7b70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5b73e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5b7b70
v0x13a5b7dc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a5b7dc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5b7dc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_222.462 ;
    %load/vec4 v0x13a5b7dc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_222.463, 5;
    %load/vec4 v0x13a5b7dc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5b7dc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_222.462;
T_222.463 ;
    %end;
S_0x13a5b85d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5b61f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5b85d0
v0x13a5b8820_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a5b8820_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5b8820_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_223.464 ;
    %load/vec4 v0x13a5b8820_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_223.465, 5;
    %load/vec4 v0x13a5b8820_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5b8820_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_223.464;
T_223.465 ;
    %end;
S_0x13a5b8b40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5b6020;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5b8d10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a5b8d50 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a5bb270_0 .net "in", 3 0, L_0x13a644f60;  1 drivers
v0x13a5bb330_0 .net "out", 1 0, L_0x13a644e00;  alias, 1 drivers
v0x13a5bb3e0_0 .net "vld", 0 0, L_0x13a644b50;  alias, 1 drivers
L_0x13a644510 .part L_0x13a644f60, 0, 2;
L_0x13a644a30 .part L_0x13a644f60, 2, 2;
S_0x13a5b8f20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5b8b40;
 .timescale -9 -12;
L_0x13a644b50 .functor OR 1, L_0x13a6440d0, L_0x13a644630, C4<0>, C4<0>;
L_0x14008c150 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5baa70_0 .net/2u *"_ivl_4", 0 0, L_0x14008c150;  1 drivers
v0x13a5bab30_0 .net *"_ivl_6", 1 0, L_0x13a644c00;  1 drivers
v0x13a5babd0_0 .net *"_ivl_8", 1 0, L_0x13a644ce0;  1 drivers
v0x13a5bac80_0 .net "out_h", 0 0, L_0x13a644900;  1 drivers
v0x13a5bad40_0 .net "out_l", 0 0, L_0x13a6443e0;  1 drivers
v0x13a5bae10_0 .net "out_vh", 0 0, L_0x13a644630;  1 drivers
v0x13a5baec0_0 .net "out_vl", 0 0, L_0x13a6440d0;  1 drivers
L_0x13a644c00 .concat [ 1 1 0 0], L_0x13a644900, L_0x14008c150;
L_0x13a644ce0 .concat [ 1 1 0 0], L_0x13a6443e0, L_0x13a6440d0;
L_0x13a644e00 .functor MUXZ 2, L_0x13a644ce0, L_0x13a644c00, L_0x13a644630, C4<>;
S_0x13a5b90e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5b8f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5b8dd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5b8e10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5b9b10_0 .net "in", 1 0, L_0x13a644a30;  1 drivers
v0x13a5b9bd0_0 .net "out", 0 0, L_0x13a644900;  alias, 1 drivers
v0x13a5b9c80_0 .net "vld", 0 0, L_0x13a644630;  alias, 1 drivers
L_0x13a6446d0 .part L_0x13a644a30, 1, 1;
L_0x13a644860 .part L_0x13a644a30, 0, 1;
S_0x13a5b9460 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5b90e0;
 .timescale -9 -12;
L_0x13a6447b0 .functor NOT 1, L_0x13a6446d0, C4<0>, C4<0>, C4<0>;
L_0x13a644900 .functor AND 1, L_0x13a6447b0, L_0x13a644860, C4<1>, C4<1>;
v0x13a5b9630_0 .net *"_ivl_2", 0 0, L_0x13a6446d0;  1 drivers
v0x13a5b96f0_0 .net *"_ivl_3", 0 0, L_0x13a6447b0;  1 drivers
v0x13a5b9790_0 .net *"_ivl_5", 0 0, L_0x13a644860;  1 drivers
L_0x13a644630 .reduce/or L_0x13a644a30;
S_0x13a5b9820 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5b90e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5b9820
v0x13a5b9a70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a5b9a70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5b9a70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_224.466 ;
    %load/vec4 v0x13a5b9a70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_224.467, 5;
    %load/vec4 v0x13a5b9a70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5b9a70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_224.466;
T_224.467 ;
    %end;
S_0x13a5b9d80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5b8f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5b9f50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5b9f90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5ba800_0 .net "in", 1 0, L_0x13a644510;  1 drivers
v0x13a5ba8c0_0 .net "out", 0 0, L_0x13a6443e0;  alias, 1 drivers
v0x13a5ba970_0 .net "vld", 0 0, L_0x13a6440d0;  alias, 1 drivers
L_0x13a6441b0 .part L_0x13a644510, 1, 1;
L_0x13a644340 .part L_0x13a644510, 0, 1;
S_0x13a5ba160 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5b9d80;
 .timescale -9 -12;
L_0x13a644290 .functor NOT 1, L_0x13a6441b0, C4<0>, C4<0>, C4<0>;
L_0x13a6443e0 .functor AND 1, L_0x13a644290, L_0x13a644340, C4<1>, C4<1>;
v0x13a5ba320_0 .net *"_ivl_2", 0 0, L_0x13a6441b0;  1 drivers
v0x13a5ba3e0_0 .net *"_ivl_3", 0 0, L_0x13a644290;  1 drivers
v0x13a5ba480_0 .net *"_ivl_5", 0 0, L_0x13a644340;  1 drivers
L_0x13a6440d0 .reduce/or L_0x13a644510;
S_0x13a5ba510 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5b9d80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5ba510
v0x13a5ba760_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a5ba760_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5ba760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_225.468 ;
    %load/vec4 v0x13a5ba760_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_225.469, 5;
    %load/vec4 v0x13a5ba760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5ba760_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_225.468;
T_225.469 ;
    %end;
S_0x13a5baf70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5b8b40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5baf70
v0x13a5bb1c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a5bb1c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5bb1c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_226.470 ;
    %load/vec4 v0x13a5bb1c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_226.471, 5;
    %load/vec4 v0x13a5bb1c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5bb1c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_226.470;
T_226.471 ;
    %end;
S_0x13a5bb9e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5b5ca0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5bb9e0
v0x13a5bbc30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x13a5bbc30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5bbc30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_227.472 ;
    %load/vec4 v0x13a5bbc30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_227.473, 5;
    %load/vec4 v0x13a5bbc30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5bbc30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_227.472;
T_227.473 ;
    %end;
S_0x13a5bbf50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5b5ad0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5bc120 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a5bc160 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a5c1fe0_0 .net "in", 7 0, L_0x13a643ff0;  1 drivers
v0x13a5c20a0_0 .net "out", 2 0, L_0x13a643e90;  alias, 1 drivers
v0x13a5c2150_0 .net "vld", 0 0, L_0x13a643be0;  alias, 1 drivers
L_0x13a642bd0 .part L_0x13a643ff0, 0, 4;
L_0x13a643b00 .part L_0x13a643ff0, 4, 4;
S_0x13a5bc330 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5bbf50;
 .timescale -9 -12;
L_0x13a643be0 .functor OR 1, L_0x13a6427c0, L_0x13a6436f0, C4<0>, C4<0>;
L_0x14008c108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5c17e0_0 .net/2u *"_ivl_4", 0 0, L_0x14008c108;  1 drivers
v0x13a5c18a0_0 .net *"_ivl_6", 2 0, L_0x13a643c90;  1 drivers
v0x13a5c1940_0 .net *"_ivl_8", 2 0, L_0x13a643d70;  1 drivers
v0x13a5c19f0_0 .net "out_h", 1 0, L_0x13a6439a0;  1 drivers
v0x13a5c1ab0_0 .net "out_l", 1 0, L_0x13a642a70;  1 drivers
v0x13a5c1b80_0 .net "out_vh", 0 0, L_0x13a6436f0;  1 drivers
v0x13a5c1c30_0 .net "out_vl", 0 0, L_0x13a6427c0;  1 drivers
L_0x13a643c90 .concat [ 2 1 0 0], L_0x13a6439a0, L_0x14008c108;
L_0x13a643d70 .concat [ 2 1 0 0], L_0x13a642a70, L_0x13a6427c0;
L_0x13a643e90 .functor MUXZ 3, L_0x13a643d70, L_0x13a643c90, L_0x13a6436f0, C4<>;
S_0x13a5bc4f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5bc330;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5bc1e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a5bc220 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a5bebd0_0 .net "in", 3 0, L_0x13a643b00;  1 drivers
v0x13a5bec90_0 .net "out", 1 0, L_0x13a6439a0;  alias, 1 drivers
v0x13a5bed40_0 .net "vld", 0 0, L_0x13a6436f0;  alias, 1 drivers
L_0x13a6430b0 .part L_0x13a643b00, 0, 2;
L_0x13a6435d0 .part L_0x13a643b00, 2, 2;
S_0x13a5bc870 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5bc4f0;
 .timescale -9 -12;
L_0x13a6436f0 .functor OR 1, L_0x13a642c70, L_0x13a6431d0, C4<0>, C4<0>;
L_0x14008c0c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5be3d0_0 .net/2u *"_ivl_4", 0 0, L_0x14008c0c0;  1 drivers
v0x13a5be490_0 .net *"_ivl_6", 1 0, L_0x13a6437a0;  1 drivers
v0x13a5be530_0 .net *"_ivl_8", 1 0, L_0x13a643880;  1 drivers
v0x13a5be5e0_0 .net "out_h", 0 0, L_0x13a6434a0;  1 drivers
v0x13a5be6a0_0 .net "out_l", 0 0, L_0x13a642f80;  1 drivers
v0x13a5be770_0 .net "out_vh", 0 0, L_0x13a6431d0;  1 drivers
v0x13a5be820_0 .net "out_vl", 0 0, L_0x13a642c70;  1 drivers
L_0x13a6437a0 .concat [ 1 1 0 0], L_0x13a6434a0, L_0x14008c0c0;
L_0x13a643880 .concat [ 1 1 0 0], L_0x13a642f80, L_0x13a642c70;
L_0x13a6439a0 .functor MUXZ 2, L_0x13a643880, L_0x13a6437a0, L_0x13a6431d0, C4<>;
S_0x13a5bca40 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5bc870;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5bc700 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5bc740 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5bd470_0 .net "in", 1 0, L_0x13a6435d0;  1 drivers
v0x13a5bd530_0 .net "out", 0 0, L_0x13a6434a0;  alias, 1 drivers
v0x13a5bd5e0_0 .net "vld", 0 0, L_0x13a6431d0;  alias, 1 drivers
L_0x13a643270 .part L_0x13a6435d0, 1, 1;
L_0x13a643400 .part L_0x13a6435d0, 0, 1;
S_0x13a5bcdc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5bca40;
 .timescale -9 -12;
L_0x13a643350 .functor NOT 1, L_0x13a643270, C4<0>, C4<0>, C4<0>;
L_0x13a6434a0 .functor AND 1, L_0x13a643350, L_0x13a643400, C4<1>, C4<1>;
v0x13a5bcf90_0 .net *"_ivl_2", 0 0, L_0x13a643270;  1 drivers
v0x13a5bd050_0 .net *"_ivl_3", 0 0, L_0x13a643350;  1 drivers
v0x13a5bd0f0_0 .net *"_ivl_5", 0 0, L_0x13a643400;  1 drivers
L_0x13a6431d0 .reduce/or L_0x13a6435d0;
S_0x13a5bd180 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5bca40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5bd180
v0x13a5bd3d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a5bd3d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5bd3d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_228.474 ;
    %load/vec4 v0x13a5bd3d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_228.475, 5;
    %load/vec4 v0x13a5bd3d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5bd3d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_228.474;
T_228.475 ;
    %end;
S_0x13a5bd6e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5bc870;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5bd8b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5bd8f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5be160_0 .net "in", 1 0, L_0x13a6430b0;  1 drivers
v0x13a5be220_0 .net "out", 0 0, L_0x13a642f80;  alias, 1 drivers
v0x13a5be2d0_0 .net "vld", 0 0, L_0x13a642c70;  alias, 1 drivers
L_0x13a642d50 .part L_0x13a6430b0, 1, 1;
L_0x13a642ee0 .part L_0x13a6430b0, 0, 1;
S_0x13a5bdac0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5bd6e0;
 .timescale -9 -12;
L_0x13a642e30 .functor NOT 1, L_0x13a642d50, C4<0>, C4<0>, C4<0>;
L_0x13a642f80 .functor AND 1, L_0x13a642e30, L_0x13a642ee0, C4<1>, C4<1>;
v0x13a5bdc80_0 .net *"_ivl_2", 0 0, L_0x13a642d50;  1 drivers
v0x13a5bdd40_0 .net *"_ivl_3", 0 0, L_0x13a642e30;  1 drivers
v0x13a5bdde0_0 .net *"_ivl_5", 0 0, L_0x13a642ee0;  1 drivers
L_0x13a642c70 .reduce/or L_0x13a6430b0;
S_0x13a5bde70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5bd6e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5bde70
v0x13a5be0c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a5be0c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5be0c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_229.476 ;
    %load/vec4 v0x13a5be0c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_229.477, 5;
    %load/vec4 v0x13a5be0c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5be0c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_229.476;
T_229.477 ;
    %end;
S_0x13a5be8d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5bc4f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5be8d0
v0x13a5beb20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a5beb20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5beb20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_230.478 ;
    %load/vec4 v0x13a5beb20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_230.479, 5;
    %load/vec4 v0x13a5beb20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5beb20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_230.478;
T_230.479 ;
    %end;
S_0x13a5bee40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5bc330;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5bf010 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a5bf050 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a5c1570_0 .net "in", 3 0, L_0x13a642bd0;  1 drivers
v0x13a5c1630_0 .net "out", 1 0, L_0x13a642a70;  alias, 1 drivers
v0x13a5c16e0_0 .net "vld", 0 0, L_0x13a6427c0;  alias, 1 drivers
L_0x13a642180 .part L_0x13a642bd0, 0, 2;
L_0x13a6426a0 .part L_0x13a642bd0, 2, 2;
S_0x13a5bf220 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5bee40;
 .timescale -9 -12;
L_0x13a6427c0 .functor OR 1, L_0x13a641d40, L_0x13a6422a0, C4<0>, C4<0>;
L_0x14008c078 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5c0d70_0 .net/2u *"_ivl_4", 0 0, L_0x14008c078;  1 drivers
v0x13a5c0e30_0 .net *"_ivl_6", 1 0, L_0x13a642870;  1 drivers
v0x13a5c0ed0_0 .net *"_ivl_8", 1 0, L_0x13a642950;  1 drivers
v0x13a5c0f80_0 .net "out_h", 0 0, L_0x13a642570;  1 drivers
v0x13a5c1040_0 .net "out_l", 0 0, L_0x13a642050;  1 drivers
v0x13a5c1110_0 .net "out_vh", 0 0, L_0x13a6422a0;  1 drivers
v0x13a5c11c0_0 .net "out_vl", 0 0, L_0x13a641d40;  1 drivers
L_0x13a642870 .concat [ 1 1 0 0], L_0x13a642570, L_0x14008c078;
L_0x13a642950 .concat [ 1 1 0 0], L_0x13a642050, L_0x13a641d40;
L_0x13a642a70 .functor MUXZ 2, L_0x13a642950, L_0x13a642870, L_0x13a6422a0, C4<>;
S_0x13a5bf3e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5bf220;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5bf0d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5bf110 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5bfe10_0 .net "in", 1 0, L_0x13a6426a0;  1 drivers
v0x13a5bfed0_0 .net "out", 0 0, L_0x13a642570;  alias, 1 drivers
v0x13a5bff80_0 .net "vld", 0 0, L_0x13a6422a0;  alias, 1 drivers
L_0x13a642340 .part L_0x13a6426a0, 1, 1;
L_0x13a6424d0 .part L_0x13a6426a0, 0, 1;
S_0x13a5bf760 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5bf3e0;
 .timescale -9 -12;
L_0x13a642420 .functor NOT 1, L_0x13a642340, C4<0>, C4<0>, C4<0>;
L_0x13a642570 .functor AND 1, L_0x13a642420, L_0x13a6424d0, C4<1>, C4<1>;
v0x13a5bf930_0 .net *"_ivl_2", 0 0, L_0x13a642340;  1 drivers
v0x13a5bf9f0_0 .net *"_ivl_3", 0 0, L_0x13a642420;  1 drivers
v0x13a5bfa90_0 .net *"_ivl_5", 0 0, L_0x13a6424d0;  1 drivers
L_0x13a6422a0 .reduce/or L_0x13a6426a0;
S_0x13a5bfb20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5bf3e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5bfb20
v0x13a5bfd70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a5bfd70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5bfd70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_231.480 ;
    %load/vec4 v0x13a5bfd70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_231.481, 5;
    %load/vec4 v0x13a5bfd70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5bfd70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_231.480;
T_231.481 ;
    %end;
S_0x13a5c0080 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5bf220;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5c0250 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5c0290 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5c0b00_0 .net "in", 1 0, L_0x13a642180;  1 drivers
v0x13a5c0bc0_0 .net "out", 0 0, L_0x13a642050;  alias, 1 drivers
v0x13a5c0c70_0 .net "vld", 0 0, L_0x13a641d40;  alias, 1 drivers
L_0x13a641e20 .part L_0x13a642180, 1, 1;
L_0x13a641fb0 .part L_0x13a642180, 0, 1;
S_0x13a5c0460 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5c0080;
 .timescale -9 -12;
L_0x13a641f00 .functor NOT 1, L_0x13a641e20, C4<0>, C4<0>, C4<0>;
L_0x13a642050 .functor AND 1, L_0x13a641f00, L_0x13a641fb0, C4<1>, C4<1>;
v0x13a5c0620_0 .net *"_ivl_2", 0 0, L_0x13a641e20;  1 drivers
v0x13a5c06e0_0 .net *"_ivl_3", 0 0, L_0x13a641f00;  1 drivers
v0x13a5c0780_0 .net *"_ivl_5", 0 0, L_0x13a641fb0;  1 drivers
L_0x13a641d40 .reduce/or L_0x13a642180;
S_0x13a5c0810 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5c0080;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5c0810
v0x13a5c0a60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a5c0a60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5c0a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_232.482 ;
    %load/vec4 v0x13a5c0a60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_232.483, 5;
    %load/vec4 v0x13a5c0a60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5c0a60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_232.482;
T_232.483 ;
    %end;
S_0x13a5c1270 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5bee40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5c1270
v0x13a5c14c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a5c14c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5c14c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_233.484 ;
    %load/vec4 v0x13a5c14c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_233.485, 5;
    %load/vec4 v0x13a5c14c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5c14c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_233.484;
T_233.485 ;
    %end;
S_0x13a5c1ce0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5bbf50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5c1ce0
v0x13a5c1f30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x13a5c1f30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5c1f30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_234.486 ;
    %load/vec4 v0x13a5c1f30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_234.487, 5;
    %load/vec4 v0x13a5c1f30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5c1f30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_234.486;
T_234.487 ;
    %end;
S_0x13a5c2750 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5b5750;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5c2750
v0x13a5c29a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x13a5c29a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5c29a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_235.488 ;
    %load/vec4 v0x13a5c29a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_235.489, 5;
    %load/vec4 v0x13a5c29a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5c29a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_235.488;
T_235.489 ;
    %end;
S_0x13a5c2cc0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x13a5b53a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5c2cc0
v0x13a5c2f20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x13a5c2f20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5c2f20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_236.490 ;
    %load/vec4 v0x13a5c2f20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_236.491, 5;
    %load/vec4 v0x13a5c2f20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5c2f20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_236.490;
T_236.491 ;
    %end;
S_0x13a5c3f50 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x13a599cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x13a5c4110 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x13a5c4150 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x13a5c4190 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x13a6482d0 .functor BUFZ 16, L_0x13a6418b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x13a648420 .functor NOT 16, L_0x13a6482d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14008c660 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x13a64d180 .functor XOR 1, L_0x13a648340, L_0x14008c660, C4<0>, C4<0>;
v0x13a5d3ed0_0 .net/2u *"_ivl_10", 0 0, L_0x14008c660;  1 drivers
v0x13a5d3f80_0 .net *"_ivl_12", 0 0, L_0x13a64d180;  1 drivers
L_0x14008c6a8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x13a5d4030_0 .net/2u *"_ivl_16", 3 0, L_0x14008c6a8;  1 drivers
v0x13a5d40f0_0 .net *"_ivl_18", 3 0, L_0x13a64d3d0;  1 drivers
v0x13a5d41a0_0 .net *"_ivl_23", 13 0, L_0x13a64e710;  1 drivers
L_0x14008c810 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a5d4290_0 .net/2u *"_ivl_24", 1 0, L_0x14008c810;  1 drivers
v0x13a5d4340_0 .net *"_ivl_4", 15 0, L_0x13a648420;  1 drivers
v0x13a5d43f0_0 .net *"_ivl_9", 14 0, L_0x13a64d0e0;  1 drivers
v0x13a5d44a0_0 .net "exp", 1 0, L_0x13a64e910;  alias, 1 drivers
v0x13a5d45b0_0 .net "in", 15 0, L_0x13a6418b0;  alias, 1 drivers
v0x13a5d4660_0 .net "k", 3 0, L_0x13a64cf40;  1 drivers
v0x13a5d4700_0 .net "mant", 13 0, L_0x13a64ea40;  alias, 1 drivers
v0x13a5d47b0_0 .net "rc", 0 0, L_0x13a648340;  alias, 1 drivers
v0x13a5d4850_0 .net "regime", 3 0, L_0x13a64d4d0;  alias, 1 drivers
v0x13a5d4900_0 .net "xin", 15 0, L_0x13a6482d0;  1 drivers
v0x13a5d49b0_0 .net "xin_r", 15 0, L_0x13a648490;  1 drivers
v0x13a5d4a60_0 .net "xin_tmp", 15 0, L_0x13a64e660;  1 drivers
L_0x13a648340 .part L_0x13a6482d0, 14, 1;
L_0x13a648490 .functor MUXZ 16, L_0x13a6482d0, L_0x13a648420, L_0x13a648340, C4<>;
L_0x13a64d0e0 .part L_0x13a648490, 0, 15;
L_0x13a64d270 .concat [ 1 15 0 0], L_0x13a64d180, L_0x13a64d0e0;
L_0x13a64d3d0 .arith/sub 4, L_0x13a64cf40, L_0x14008c6a8;
L_0x13a64d4d0 .functor MUXZ 4, L_0x13a64cf40, L_0x13a64d3d0, L_0x13a648340, C4<>;
L_0x13a64e710 .part L_0x13a6482d0, 0, 14;
L_0x13a64e7f0 .concat [ 2 14 0 0], L_0x14008c810, L_0x13a64e710;
L_0x13a64e910 .part L_0x13a64e660, 14, 2;
L_0x13a64ea40 .part L_0x13a64e660, 0, 14;
S_0x13a5c4360 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x13a5c3f50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5c4360
v0x13a5c45e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.log2 ;
    %load/vec4 v0x13a5c45e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5c45e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_237.492 ;
    %load/vec4 v0x13a5c45e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_237.493, 5;
    %load/vec4 v0x13a5c45e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5c45e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_237.492;
T_237.493 ;
    %end;
S_0x13a5c4690 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x13a5c3f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x13a5c4860 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x13a5c48a0 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x13a64e660 .functor BUFZ 16, L_0x13a64e0b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14008c7c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5c59e0_0 .net *"_ivl_10", 0 0, L_0x14008c7c8;  1 drivers
v0x13a5c5aa0_0 .net *"_ivl_5", 0 0, L_0x13a64e1d0;  1 drivers
v0x13a5c5b50_0 .net *"_ivl_6", 15 0, L_0x13a64e360;  1 drivers
v0x13a5c5c10_0 .net *"_ivl_8", 14 0, L_0x13a64e270;  1 drivers
v0x13a5c5cc0_0 .net "a", 15 0, L_0x13a64e7f0;  1 drivers
v0x13a5c5db0_0 .net "b", 3 0, L_0x13a64cf40;  alias, 1 drivers
v0x13a5c5e60_0 .net "c", 15 0, L_0x13a64e660;  alias, 1 drivers
v0x13a5c5f10 .array "tmp", 0 3;
v0x13a5c5f10_0 .net v0x13a5c5f10 0, 15 0, L_0x13a64e4c0; 1 drivers
v0x13a5c5f10_1 .net v0x13a5c5f10 1, 15 0, L_0x13a64d850; 1 drivers
v0x13a5c5f10_2 .net v0x13a5c5f10 2, 15 0, L_0x13a64dcd0; 1 drivers
v0x13a5c5f10_3 .net v0x13a5c5f10 3, 15 0, L_0x13a64e0b0; 1 drivers
L_0x13a64d5f0 .part L_0x13a64cf40, 1, 1;
L_0x13a64d9b0 .part L_0x13a64cf40, 2, 1;
L_0x13a64ddf0 .part L_0x13a64cf40, 3, 1;
L_0x13a64e1d0 .part L_0x13a64cf40, 0, 1;
L_0x13a64e270 .part L_0x13a64e7f0, 0, 15;
L_0x13a64e360 .concat [ 1 15 0 0], L_0x14008c7c8, L_0x13a64e270;
L_0x13a64e4c0 .functor MUXZ 16, L_0x13a64e7f0, L_0x13a64e360, L_0x13a64e1d0, C4<>;
S_0x13a5c4a90 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x13a5c4690;
 .timescale -9 -12;
P_0x13a5c4c60 .param/l "i" 1 4 296, +C4<01>;
v0x13a5c4d00_0 .net *"_ivl_1", 0 0, L_0x13a64d5f0;  1 drivers
v0x13a5c4d90_0 .net *"_ivl_3", 15 0, L_0x13a64d730;  1 drivers
v0x13a5c4e20_0 .net *"_ivl_5", 13 0, L_0x13a64d690;  1 drivers
L_0x14008c6f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x13a5c4eb0_0 .net *"_ivl_7", 1 0, L_0x14008c6f0;  1 drivers
L_0x13a64d690 .part L_0x13a64e4c0, 0, 14;
L_0x13a64d730 .concat [ 2 14 0 0], L_0x14008c6f0, L_0x13a64d690;
L_0x13a64d850 .functor MUXZ 16, L_0x13a64e4c0, L_0x13a64d730, L_0x13a64d5f0, C4<>;
S_0x13a5c4f50 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x13a5c4690;
 .timescale -9 -12;
P_0x13a5c5130 .param/l "i" 1 4 296, +C4<010>;
v0x13a5c51c0_0 .net *"_ivl_1", 0 0, L_0x13a64d9b0;  1 drivers
v0x13a5c5270_0 .net *"_ivl_3", 15 0, L_0x13a64dbf0;  1 drivers
v0x13a5c5320_0 .net *"_ivl_5", 11 0, L_0x13a64db50;  1 drivers
L_0x14008c738 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x13a5c53e0_0 .net *"_ivl_7", 3 0, L_0x14008c738;  1 drivers
L_0x13a64db50 .part L_0x13a64d850, 0, 12;
L_0x13a64dbf0 .concat [ 4 12 0 0], L_0x14008c738, L_0x13a64db50;
L_0x13a64dcd0 .functor MUXZ 16, L_0x13a64d850, L_0x13a64dbf0, L_0x13a64d9b0, C4<>;
S_0x13a5c5490 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x13a5c4690;
 .timescale -9 -12;
P_0x13a5c5680 .param/l "i" 1 4 296, +C4<011>;
v0x13a5c5710_0 .net *"_ivl_1", 0 0, L_0x13a64ddf0;  1 drivers
v0x13a5c57c0_0 .net *"_ivl_3", 15 0, L_0x13a64df70;  1 drivers
v0x13a5c5870_0 .net *"_ivl_5", 7 0, L_0x13a64de90;  1 drivers
L_0x14008c780 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x13a5c5930_0 .net *"_ivl_7", 7 0, L_0x14008c780;  1 drivers
L_0x13a64de90 .part L_0x13a64dcd0, 0, 8;
L_0x13a64df70 .concat [ 8 8 0 0], L_0x14008c780, L_0x13a64de90;
L_0x13a64e0b0 .functor MUXZ 16, L_0x13a64dcd0, L_0x13a64df70, L_0x13a64ddf0, C4<>;
S_0x13a5c6040 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x13a5c3f50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x13a5c6200 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x13a5c6240 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x13a5d3c70_0 .net "in", 15 0, L_0x13a64d270;  1 drivers
v0x13a5d3d40_0 .net "out", 3 0, L_0x13a64cf40;  alias, 1 drivers
v0x13a5d3e10_0 .net "vld", 0 0, L_0x13a64cc90;  1 drivers
S_0x13a5c63f0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x13a5c6040;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5c62c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x13a5c6300 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x13a5d36f0_0 .net "in", 15 0, L_0x13a64d270;  alias, 1 drivers
v0x13a5d37b0_0 .net "out", 3 0, L_0x13a64cf40;  alias, 1 drivers
v0x13a5d3870_0 .net "vld", 0 0, L_0x13a64cc90;  alias, 1 drivers
L_0x13a64a860 .part L_0x13a64d270, 0, 8;
L_0x13a64cbf0 .part L_0x13a64d270, 8, 8;
S_0x13a5c6770 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5c63f0;
 .timescale -9 -12;
L_0x13a64cc90 .functor OR 1, L_0x13a64a450, L_0x13a64c7e0, C4<0>, C4<0>;
L_0x14008c618 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5d2ef0_0 .net/2u *"_ivl_4", 0 0, L_0x14008c618;  1 drivers
v0x13a5d2fb0_0 .net *"_ivl_6", 3 0, L_0x13a64cd40;  1 drivers
v0x13a5d3050_0 .net *"_ivl_8", 3 0, L_0x13a64ce20;  1 drivers
v0x13a5d3100_0 .net "out_h", 2 0, L_0x13a64ca90;  1 drivers
v0x13a5d31c0_0 .net "out_l", 2 0, L_0x13a64a700;  1 drivers
v0x13a5d3290_0 .net "out_vh", 0 0, L_0x13a64c7e0;  1 drivers
v0x13a5d3340_0 .net "out_vl", 0 0, L_0x13a64a450;  1 drivers
L_0x13a64cd40 .concat [ 3 1 0 0], L_0x13a64ca90, L_0x14008c618;
L_0x13a64ce20 .concat [ 3 1 0 0], L_0x13a64a700, L_0x13a64a450;
L_0x13a64cf40 .functor MUXZ 4, L_0x13a64ce20, L_0x13a64cd40, L_0x13a64c7e0, C4<>;
S_0x13a5c6940 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5c6770;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5c6600 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a5c6640 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a5cc980_0 .net "in", 7 0, L_0x13a64cbf0;  1 drivers
v0x13a5cca40_0 .net "out", 2 0, L_0x13a64ca90;  alias, 1 drivers
v0x13a5ccaf0_0 .net "vld", 0 0, L_0x13a64c7e0;  alias, 1 drivers
L_0x13a64b7d0 .part L_0x13a64cbf0, 0, 4;
L_0x13a64c700 .part L_0x13a64cbf0, 4, 4;
S_0x13a5c6cc0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5c6940;
 .timescale -9 -12;
L_0x13a64c7e0 .functor OR 1, L_0x13a64b3c0, L_0x13a64c2f0, C4<0>, C4<0>;
L_0x14008c5d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5cc180_0 .net/2u *"_ivl_4", 0 0, L_0x14008c5d0;  1 drivers
v0x13a5cc240_0 .net *"_ivl_6", 2 0, L_0x13a64c890;  1 drivers
v0x13a5cc2e0_0 .net *"_ivl_8", 2 0, L_0x13a64c970;  1 drivers
v0x13a5cc390_0 .net "out_h", 1 0, L_0x13a64c5a0;  1 drivers
v0x13a5cc450_0 .net "out_l", 1 0, L_0x13a64b670;  1 drivers
v0x13a5cc520_0 .net "out_vh", 0 0, L_0x13a64c2f0;  1 drivers
v0x13a5cc5d0_0 .net "out_vl", 0 0, L_0x13a64b3c0;  1 drivers
L_0x13a64c890 .concat [ 2 1 0 0], L_0x13a64c5a0, L_0x14008c5d0;
L_0x13a64c970 .concat [ 2 1 0 0], L_0x13a64b670, L_0x13a64b3c0;
L_0x13a64ca90 .functor MUXZ 3, L_0x13a64c970, L_0x13a64c890, L_0x13a64c2f0, C4<>;
S_0x13a5c6e90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5c6cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5c6b50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a5c6b90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a5c9570_0 .net "in", 3 0, L_0x13a64c700;  1 drivers
v0x13a5c9630_0 .net "out", 1 0, L_0x13a64c5a0;  alias, 1 drivers
v0x13a5c96e0_0 .net "vld", 0 0, L_0x13a64c2f0;  alias, 1 drivers
L_0x13a64bcb0 .part L_0x13a64c700, 0, 2;
L_0x13a64c1d0 .part L_0x13a64c700, 2, 2;
S_0x13a5c7210 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5c6e90;
 .timescale -9 -12;
L_0x13a64c2f0 .functor OR 1, L_0x13a64b870, L_0x13a64bdd0, C4<0>, C4<0>;
L_0x14008c588 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5c8d70_0 .net/2u *"_ivl_4", 0 0, L_0x14008c588;  1 drivers
v0x13a5c8e30_0 .net *"_ivl_6", 1 0, L_0x13a64c3a0;  1 drivers
v0x13a5c8ed0_0 .net *"_ivl_8", 1 0, L_0x13a64c480;  1 drivers
v0x13a5c8f80_0 .net "out_h", 0 0, L_0x13a64c0a0;  1 drivers
v0x13a5c9040_0 .net "out_l", 0 0, L_0x13a64bb80;  1 drivers
v0x13a5c9110_0 .net "out_vh", 0 0, L_0x13a64bdd0;  1 drivers
v0x13a5c91c0_0 .net "out_vl", 0 0, L_0x13a64b870;  1 drivers
L_0x13a64c3a0 .concat [ 1 1 0 0], L_0x13a64c0a0, L_0x14008c588;
L_0x13a64c480 .concat [ 1 1 0 0], L_0x13a64bb80, L_0x13a64b870;
L_0x13a64c5a0 .functor MUXZ 2, L_0x13a64c480, L_0x13a64c3a0, L_0x13a64bdd0, C4<>;
S_0x13a5c73e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5c7210;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5c70a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5c70e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5c7e10_0 .net "in", 1 0, L_0x13a64c1d0;  1 drivers
v0x13a5c7ed0_0 .net "out", 0 0, L_0x13a64c0a0;  alias, 1 drivers
v0x13a5c7f80_0 .net "vld", 0 0, L_0x13a64bdd0;  alias, 1 drivers
L_0x13a64be70 .part L_0x13a64c1d0, 1, 1;
L_0x13a64c000 .part L_0x13a64c1d0, 0, 1;
S_0x13a5c7760 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5c73e0;
 .timescale -9 -12;
L_0x13a64bf50 .functor NOT 1, L_0x13a64be70, C4<0>, C4<0>, C4<0>;
L_0x13a64c0a0 .functor AND 1, L_0x13a64bf50, L_0x13a64c000, C4<1>, C4<1>;
v0x13a5c7930_0 .net *"_ivl_2", 0 0, L_0x13a64be70;  1 drivers
v0x13a5c79f0_0 .net *"_ivl_3", 0 0, L_0x13a64bf50;  1 drivers
v0x13a5c7a90_0 .net *"_ivl_5", 0 0, L_0x13a64c000;  1 drivers
L_0x13a64bdd0 .reduce/or L_0x13a64c1d0;
S_0x13a5c7b20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5c73e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5c7b20
v0x13a5c7d70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a5c7d70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5c7d70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_238.494 ;
    %load/vec4 v0x13a5c7d70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_238.495, 5;
    %load/vec4 v0x13a5c7d70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5c7d70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_238.494;
T_238.495 ;
    %end;
S_0x13a5c8080 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5c7210;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5c8250 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5c8290 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5c8b00_0 .net "in", 1 0, L_0x13a64bcb0;  1 drivers
v0x13a5c8bc0_0 .net "out", 0 0, L_0x13a64bb80;  alias, 1 drivers
v0x13a5c8c70_0 .net "vld", 0 0, L_0x13a64b870;  alias, 1 drivers
L_0x13a64b950 .part L_0x13a64bcb0, 1, 1;
L_0x13a64bae0 .part L_0x13a64bcb0, 0, 1;
S_0x13a5c8460 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5c8080;
 .timescale -9 -12;
L_0x13a64ba30 .functor NOT 1, L_0x13a64b950, C4<0>, C4<0>, C4<0>;
L_0x13a64bb80 .functor AND 1, L_0x13a64ba30, L_0x13a64bae0, C4<1>, C4<1>;
v0x13a5c8620_0 .net *"_ivl_2", 0 0, L_0x13a64b950;  1 drivers
v0x13a5c86e0_0 .net *"_ivl_3", 0 0, L_0x13a64ba30;  1 drivers
v0x13a5c8780_0 .net *"_ivl_5", 0 0, L_0x13a64bae0;  1 drivers
L_0x13a64b870 .reduce/or L_0x13a64bcb0;
S_0x13a5c8810 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5c8080;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5c8810
v0x13a5c8a60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a5c8a60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5c8a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_239.496 ;
    %load/vec4 v0x13a5c8a60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_239.497, 5;
    %load/vec4 v0x13a5c8a60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5c8a60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_239.496;
T_239.497 ;
    %end;
S_0x13a5c9270 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5c6e90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5c9270
v0x13a5c94c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a5c94c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5c94c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_240.498 ;
    %load/vec4 v0x13a5c94c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_240.499, 5;
    %load/vec4 v0x13a5c94c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5c94c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_240.498;
T_240.499 ;
    %end;
S_0x13a5c97e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5c6cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5c99b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a5c99f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a5cbf10_0 .net "in", 3 0, L_0x13a64b7d0;  1 drivers
v0x13a5cbfd0_0 .net "out", 1 0, L_0x13a64b670;  alias, 1 drivers
v0x13a5cc080_0 .net "vld", 0 0, L_0x13a64b3c0;  alias, 1 drivers
L_0x13a64ad80 .part L_0x13a64b7d0, 0, 2;
L_0x13a64b2a0 .part L_0x13a64b7d0, 2, 2;
S_0x13a5c9bc0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5c97e0;
 .timescale -9 -12;
L_0x13a64b3c0 .functor OR 1, L_0x13a64a940, L_0x13a64aea0, C4<0>, C4<0>;
L_0x14008c540 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5cb710_0 .net/2u *"_ivl_4", 0 0, L_0x14008c540;  1 drivers
v0x13a5cb7d0_0 .net *"_ivl_6", 1 0, L_0x13a64b470;  1 drivers
v0x13a5cb870_0 .net *"_ivl_8", 1 0, L_0x13a64b550;  1 drivers
v0x13a5cb920_0 .net "out_h", 0 0, L_0x13a64b170;  1 drivers
v0x13a5cb9e0_0 .net "out_l", 0 0, L_0x13a64ac50;  1 drivers
v0x13a5cbab0_0 .net "out_vh", 0 0, L_0x13a64aea0;  1 drivers
v0x13a5cbb60_0 .net "out_vl", 0 0, L_0x13a64a940;  1 drivers
L_0x13a64b470 .concat [ 1 1 0 0], L_0x13a64b170, L_0x14008c540;
L_0x13a64b550 .concat [ 1 1 0 0], L_0x13a64ac50, L_0x13a64a940;
L_0x13a64b670 .functor MUXZ 2, L_0x13a64b550, L_0x13a64b470, L_0x13a64aea0, C4<>;
S_0x13a5c9d80 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5c9bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5c9a70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5c9ab0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5ca7b0_0 .net "in", 1 0, L_0x13a64b2a0;  1 drivers
v0x13a5ca870_0 .net "out", 0 0, L_0x13a64b170;  alias, 1 drivers
v0x13a5ca920_0 .net "vld", 0 0, L_0x13a64aea0;  alias, 1 drivers
L_0x13a64af40 .part L_0x13a64b2a0, 1, 1;
L_0x13a64b0d0 .part L_0x13a64b2a0, 0, 1;
S_0x13a5ca100 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5c9d80;
 .timescale -9 -12;
L_0x13a64b020 .functor NOT 1, L_0x13a64af40, C4<0>, C4<0>, C4<0>;
L_0x13a64b170 .functor AND 1, L_0x13a64b020, L_0x13a64b0d0, C4<1>, C4<1>;
v0x13a5ca2d0_0 .net *"_ivl_2", 0 0, L_0x13a64af40;  1 drivers
v0x13a5ca390_0 .net *"_ivl_3", 0 0, L_0x13a64b020;  1 drivers
v0x13a5ca430_0 .net *"_ivl_5", 0 0, L_0x13a64b0d0;  1 drivers
L_0x13a64aea0 .reduce/or L_0x13a64b2a0;
S_0x13a5ca4c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5c9d80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5ca4c0
v0x13a5ca710_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a5ca710_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5ca710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_241.500 ;
    %load/vec4 v0x13a5ca710_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_241.501, 5;
    %load/vec4 v0x13a5ca710_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5ca710_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_241.500;
T_241.501 ;
    %end;
S_0x13a5caa20 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5c9bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5cabf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5cac30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5cb4a0_0 .net "in", 1 0, L_0x13a64ad80;  1 drivers
v0x13a5cb560_0 .net "out", 0 0, L_0x13a64ac50;  alias, 1 drivers
v0x13a5cb610_0 .net "vld", 0 0, L_0x13a64a940;  alias, 1 drivers
L_0x13a64aa20 .part L_0x13a64ad80, 1, 1;
L_0x13a64abb0 .part L_0x13a64ad80, 0, 1;
S_0x13a5cae00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5caa20;
 .timescale -9 -12;
L_0x13a64ab00 .functor NOT 1, L_0x13a64aa20, C4<0>, C4<0>, C4<0>;
L_0x13a64ac50 .functor AND 1, L_0x13a64ab00, L_0x13a64abb0, C4<1>, C4<1>;
v0x13a5cafc0_0 .net *"_ivl_2", 0 0, L_0x13a64aa20;  1 drivers
v0x13a5cb080_0 .net *"_ivl_3", 0 0, L_0x13a64ab00;  1 drivers
v0x13a5cb120_0 .net *"_ivl_5", 0 0, L_0x13a64abb0;  1 drivers
L_0x13a64a940 .reduce/or L_0x13a64ad80;
S_0x13a5cb1b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5caa20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5cb1b0
v0x13a5cb400_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a5cb400_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5cb400_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_242.502 ;
    %load/vec4 v0x13a5cb400_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_242.503, 5;
    %load/vec4 v0x13a5cb400_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5cb400_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_242.502;
T_242.503 ;
    %end;
S_0x13a5cbc10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5c97e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5cbc10
v0x13a5cbe60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a5cbe60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5cbe60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_243.504 ;
    %load/vec4 v0x13a5cbe60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_243.505, 5;
    %load/vec4 v0x13a5cbe60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5cbe60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_243.504;
T_243.505 ;
    %end;
S_0x13a5cc680 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5c6940;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5cc680
v0x13a5cc8d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x13a5cc8d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5cc8d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_244.506 ;
    %load/vec4 v0x13a5cc8d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_244.507, 5;
    %load/vec4 v0x13a5cc8d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5cc8d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_244.506;
T_244.507 ;
    %end;
S_0x13a5ccbf0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5c6770;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5ccdc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x13a5cce00 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x13a5d2c80_0 .net "in", 7 0, L_0x13a64a860;  1 drivers
v0x13a5d2d40_0 .net "out", 2 0, L_0x13a64a700;  alias, 1 drivers
v0x13a5d2df0_0 .net "vld", 0 0, L_0x13a64a450;  alias, 1 drivers
L_0x13a649440 .part L_0x13a64a860, 0, 4;
L_0x13a64a370 .part L_0x13a64a860, 4, 4;
S_0x13a5ccfd0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5ccbf0;
 .timescale -9 -12;
L_0x13a64a450 .functor OR 1, L_0x13a649030, L_0x13a649f60, C4<0>, C4<0>;
L_0x14008c4f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5d2480_0 .net/2u *"_ivl_4", 0 0, L_0x14008c4f8;  1 drivers
v0x13a5d2540_0 .net *"_ivl_6", 2 0, L_0x13a64a500;  1 drivers
v0x13a5d25e0_0 .net *"_ivl_8", 2 0, L_0x13a64a5e0;  1 drivers
v0x13a5d2690_0 .net "out_h", 1 0, L_0x13a64a210;  1 drivers
v0x13a5d2750_0 .net "out_l", 1 0, L_0x13a6492e0;  1 drivers
v0x13a5d2820_0 .net "out_vh", 0 0, L_0x13a649f60;  1 drivers
v0x13a5d28d0_0 .net "out_vl", 0 0, L_0x13a649030;  1 drivers
L_0x13a64a500 .concat [ 2 1 0 0], L_0x13a64a210, L_0x14008c4f8;
L_0x13a64a5e0 .concat [ 2 1 0 0], L_0x13a6492e0, L_0x13a649030;
L_0x13a64a700 .functor MUXZ 3, L_0x13a64a5e0, L_0x13a64a500, L_0x13a649f60, C4<>;
S_0x13a5cd190 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5ccfd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5cce80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a5ccec0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a5cf870_0 .net "in", 3 0, L_0x13a64a370;  1 drivers
v0x13a5cf930_0 .net "out", 1 0, L_0x13a64a210;  alias, 1 drivers
v0x13a5cf9e0_0 .net "vld", 0 0, L_0x13a649f60;  alias, 1 drivers
L_0x13a649920 .part L_0x13a64a370, 0, 2;
L_0x13a649e40 .part L_0x13a64a370, 2, 2;
S_0x13a5cd510 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5cd190;
 .timescale -9 -12;
L_0x13a649f60 .functor OR 1, L_0x13a6494e0, L_0x13a649a40, C4<0>, C4<0>;
L_0x14008c4b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5cf070_0 .net/2u *"_ivl_4", 0 0, L_0x14008c4b0;  1 drivers
v0x13a5cf130_0 .net *"_ivl_6", 1 0, L_0x13a64a010;  1 drivers
v0x13a5cf1d0_0 .net *"_ivl_8", 1 0, L_0x13a64a0f0;  1 drivers
v0x13a5cf280_0 .net "out_h", 0 0, L_0x13a649d10;  1 drivers
v0x13a5cf340_0 .net "out_l", 0 0, L_0x13a6497f0;  1 drivers
v0x13a5cf410_0 .net "out_vh", 0 0, L_0x13a649a40;  1 drivers
v0x13a5cf4c0_0 .net "out_vl", 0 0, L_0x13a6494e0;  1 drivers
L_0x13a64a010 .concat [ 1 1 0 0], L_0x13a649d10, L_0x14008c4b0;
L_0x13a64a0f0 .concat [ 1 1 0 0], L_0x13a6497f0, L_0x13a6494e0;
L_0x13a64a210 .functor MUXZ 2, L_0x13a64a0f0, L_0x13a64a010, L_0x13a649a40, C4<>;
S_0x13a5cd6e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5cd510;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5cd3a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5cd3e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5ce110_0 .net "in", 1 0, L_0x13a649e40;  1 drivers
v0x13a5ce1d0_0 .net "out", 0 0, L_0x13a649d10;  alias, 1 drivers
v0x13a5ce280_0 .net "vld", 0 0, L_0x13a649a40;  alias, 1 drivers
L_0x13a649ae0 .part L_0x13a649e40, 1, 1;
L_0x13a649c70 .part L_0x13a649e40, 0, 1;
S_0x13a5cda60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5cd6e0;
 .timescale -9 -12;
L_0x13a649bc0 .functor NOT 1, L_0x13a649ae0, C4<0>, C4<0>, C4<0>;
L_0x13a649d10 .functor AND 1, L_0x13a649bc0, L_0x13a649c70, C4<1>, C4<1>;
v0x13a5cdc30_0 .net *"_ivl_2", 0 0, L_0x13a649ae0;  1 drivers
v0x13a5cdcf0_0 .net *"_ivl_3", 0 0, L_0x13a649bc0;  1 drivers
v0x13a5cdd90_0 .net *"_ivl_5", 0 0, L_0x13a649c70;  1 drivers
L_0x13a649a40 .reduce/or L_0x13a649e40;
S_0x13a5cde20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5cd6e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5cde20
v0x13a5ce070_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x13a5ce070_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5ce070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_245.508 ;
    %load/vec4 v0x13a5ce070_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_245.509, 5;
    %load/vec4 v0x13a5ce070_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5ce070_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_245.508;
T_245.509 ;
    %end;
S_0x13a5ce380 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5cd510;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5ce550 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5ce590 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5cee00_0 .net "in", 1 0, L_0x13a649920;  1 drivers
v0x13a5ceec0_0 .net "out", 0 0, L_0x13a6497f0;  alias, 1 drivers
v0x13a5cef70_0 .net "vld", 0 0, L_0x13a6494e0;  alias, 1 drivers
L_0x13a6495c0 .part L_0x13a649920, 1, 1;
L_0x13a649750 .part L_0x13a649920, 0, 1;
S_0x13a5ce760 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5ce380;
 .timescale -9 -12;
L_0x13a6496a0 .functor NOT 1, L_0x13a6495c0, C4<0>, C4<0>, C4<0>;
L_0x13a6497f0 .functor AND 1, L_0x13a6496a0, L_0x13a649750, C4<1>, C4<1>;
v0x13a5ce920_0 .net *"_ivl_2", 0 0, L_0x13a6495c0;  1 drivers
v0x13a5ce9e0_0 .net *"_ivl_3", 0 0, L_0x13a6496a0;  1 drivers
v0x13a5cea80_0 .net *"_ivl_5", 0 0, L_0x13a649750;  1 drivers
L_0x13a6494e0 .reduce/or L_0x13a649920;
S_0x13a5ceb10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5ce380;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5ceb10
v0x13a5ced60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x13a5ced60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5ced60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_246.510 ;
    %load/vec4 v0x13a5ced60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_246.511, 5;
    %load/vec4 v0x13a5ced60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5ced60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_246.510;
T_246.511 ;
    %end;
S_0x13a5cf570 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5cd190;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5cf570
v0x13a5cf7c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a5cf7c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5cf7c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_247.512 ;
    %load/vec4 v0x13a5cf7c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_247.513, 5;
    %load/vec4 v0x13a5cf7c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5cf7c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_247.512;
T_247.513 ;
    %end;
S_0x13a5cfae0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5ccfd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5cfcb0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x13a5cfcf0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x13a5d2210_0 .net "in", 3 0, L_0x13a649440;  1 drivers
v0x13a5d22d0_0 .net "out", 1 0, L_0x13a6492e0;  alias, 1 drivers
v0x13a5d2380_0 .net "vld", 0 0, L_0x13a649030;  alias, 1 drivers
L_0x13a6489f0 .part L_0x13a649440, 0, 2;
L_0x13a648f10 .part L_0x13a649440, 2, 2;
S_0x13a5cfec0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x13a5cfae0;
 .timescale -9 -12;
L_0x13a649030 .functor OR 1, L_0x13a6485b0, L_0x13a648b10, C4<0>, C4<0>;
L_0x14008c468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5d1a10_0 .net/2u *"_ivl_4", 0 0, L_0x14008c468;  1 drivers
v0x13a5d1ad0_0 .net *"_ivl_6", 1 0, L_0x13a6490e0;  1 drivers
v0x13a5d1b70_0 .net *"_ivl_8", 1 0, L_0x13a6491c0;  1 drivers
v0x13a5d1c20_0 .net "out_h", 0 0, L_0x13a648de0;  1 drivers
v0x13a5d1ce0_0 .net "out_l", 0 0, L_0x13a6488c0;  1 drivers
v0x13a5d1db0_0 .net "out_vh", 0 0, L_0x13a648b10;  1 drivers
v0x13a5d1e60_0 .net "out_vl", 0 0, L_0x13a6485b0;  1 drivers
L_0x13a6490e0 .concat [ 1 1 0 0], L_0x13a648de0, L_0x14008c468;
L_0x13a6491c0 .concat [ 1 1 0 0], L_0x13a6488c0, L_0x13a6485b0;
L_0x13a6492e0 .functor MUXZ 2, L_0x13a6491c0, L_0x13a6490e0, L_0x13a648b10, C4<>;
S_0x13a5d0080 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x13a5cfec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5cfd70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5cfdb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5d0ab0_0 .net "in", 1 0, L_0x13a648f10;  1 drivers
v0x13a5d0b70_0 .net "out", 0 0, L_0x13a648de0;  alias, 1 drivers
v0x13a5d0c20_0 .net "vld", 0 0, L_0x13a648b10;  alias, 1 drivers
L_0x13a648bb0 .part L_0x13a648f10, 1, 1;
L_0x13a648d40 .part L_0x13a648f10, 0, 1;
S_0x13a5d0400 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5d0080;
 .timescale -9 -12;
L_0x13a648c90 .functor NOT 1, L_0x13a648bb0, C4<0>, C4<0>, C4<0>;
L_0x13a648de0 .functor AND 1, L_0x13a648c90, L_0x13a648d40, C4<1>, C4<1>;
v0x13a5d05d0_0 .net *"_ivl_2", 0 0, L_0x13a648bb0;  1 drivers
v0x13a5d0690_0 .net *"_ivl_3", 0 0, L_0x13a648c90;  1 drivers
v0x13a5d0730_0 .net *"_ivl_5", 0 0, L_0x13a648d40;  1 drivers
L_0x13a648b10 .reduce/or L_0x13a648f10;
S_0x13a5d07c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5d0080;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5d07c0
v0x13a5d0a10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x13a5d0a10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5d0a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_248.514 ;
    %load/vec4 v0x13a5d0a10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_248.515, 5;
    %load/vec4 v0x13a5d0a10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5d0a10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_248.514;
T_248.515 ;
    %end;
S_0x13a5d0d20 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x13a5cfec0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x13a5d0ef0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x13a5d0f30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x13a5d17a0_0 .net "in", 1 0, L_0x13a6489f0;  1 drivers
v0x13a5d1860_0 .net "out", 0 0, L_0x13a6488c0;  alias, 1 drivers
v0x13a5d1910_0 .net "vld", 0 0, L_0x13a6485b0;  alias, 1 drivers
L_0x13a648690 .part L_0x13a6489f0, 1, 1;
L_0x13a648820 .part L_0x13a6489f0, 0, 1;
S_0x13a5d1100 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x13a5d0d20;
 .timescale -9 -12;
L_0x13a648770 .functor NOT 1, L_0x13a648690, C4<0>, C4<0>, C4<0>;
L_0x13a6488c0 .functor AND 1, L_0x13a648770, L_0x13a648820, C4<1>, C4<1>;
v0x13a5d12c0_0 .net *"_ivl_2", 0 0, L_0x13a648690;  1 drivers
v0x13a5d1380_0 .net *"_ivl_3", 0 0, L_0x13a648770;  1 drivers
v0x13a5d1420_0 .net *"_ivl_5", 0 0, L_0x13a648820;  1 drivers
L_0x13a6485b0 .reduce/or L_0x13a6489f0;
S_0x13a5d14b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5d0d20;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5d14b0
v0x13a5d1700_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a5d1700_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5d1700_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_249.516 ;
    %load/vec4 v0x13a5d1700_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_249.517, 5;
    %load/vec4 v0x13a5d1700_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5d1700_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_249.516;
T_249.517 ;
    %end;
S_0x13a5d1f10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5cfae0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5d1f10
v0x13a5d2160_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x13a5d2160_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5d2160_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_250.518 ;
    %load/vec4 v0x13a5d2160_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_250.519, 5;
    %load/vec4 v0x13a5d2160_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5d2160_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_250.518;
T_250.519 ;
    %end;
S_0x13a5d2980 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5ccbf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5d2980
v0x13a5d2bd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x13a5d2bd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5d2bd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_251.520 ;
    %load/vec4 v0x13a5d2bd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_251.521, 5;
    %load/vec4 v0x13a5d2bd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5d2bd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_251.520;
T_251.521 ;
    %end;
S_0x13a5d33f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x13a5c63f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5d33f0
v0x13a5d3640_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x13a5d3640_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5d3640_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_252.522 ;
    %load/vec4 v0x13a5d3640_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_252.523, 5;
    %load/vec4 v0x13a5d3640_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5d3640_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_252.522;
T_252.523 ;
    %end;
S_0x13a5d3960 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x13a5c6040;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x13a5d3960
v0x13a5d3bc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x13a5d3bc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x13a5d3bc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_253.524 ;
    %load/vec4 v0x13a5d3bc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_253.525, 5;
    %load/vec4 v0x13a5d3bc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x13a5d3bc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_253.524;
T_253.525 ;
    %end;
S_0x13a5d4bf0 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x13a599cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x13a5d4eb0 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x14008ca98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5d5470_0 .net/2u *"_ivl_0", 0 0, L_0x14008ca98;  1 drivers
L_0x14008cae0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x13a5d5530_0 .net/2u *"_ivl_4", 0 0, L_0x14008cae0;  1 drivers
v0x13a5d55d0_0 .net "a", 6 0, L_0x13a650960;  1 drivers
v0x13a5d5680_0 .net "ain", 7 0, L_0x13a650620;  1 drivers
v0x13a5d5740_0 .net "b", 6 0, L_0x13a64fc60;  1 drivers
v0x13a5d5820_0 .net "bin", 7 0, L_0x13a650740;  1 drivers
v0x13a5d58c0_0 .net "c", 7 0, L_0x13a650860;  alias, 1 drivers
L_0x13a650620 .concat [ 7 1 0 0], L_0x13a650960, L_0x14008ca98;
L_0x13a650740 .concat [ 7 1 0 0], L_0x13a64fc60, L_0x14008cae0;
S_0x13a5d4fc0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x13a5d4bf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x13a5d5180 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x13a5d4f30_0 .net "a", 7 0, L_0x13a650620;  alias, 1 drivers
v0x13a5d52b0_0 .net "b", 7 0, L_0x13a650740;  alias, 1 drivers
v0x13a5d5360_0 .net "c", 7 0, L_0x13a650860;  alias, 1 drivers
L_0x13a650860 .arith/sub 8, L_0x13a650620, L_0x13a650740;
S_0x13a5d59b0 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x13a599cc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 4 "r_o";
P_0x13a5d5b70 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000100>;
P_0x13a5d5bb0 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x13a659940 .functor NOT 7, L_0x13a65a460, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x13a659cd0 .functor NOT 1, L_0x13a659c30, C4<0>, C4<0>, C4<0>;
L_0x13a659f00 .functor OR 1, L_0x13a659cd0, L_0x13a659e20, C4<0>, C4<0>;
v0x13a5d6220_0 .net *"_ivl_10", 0 0, L_0x13a659cd0;  1 drivers
v0x13a5d62d0_0 .net *"_ivl_13", 1 0, L_0x13a659d40;  1 drivers
v0x13a5d6380_0 .net *"_ivl_15", 0 0, L_0x13a659e20;  1 drivers
v0x13a5d6430_0 .net *"_ivl_17", 0 0, L_0x13a659f00;  1 drivers
v0x13a5d64d0_0 .net *"_ivl_19", 3 0, L_0x13a659ff0;  1 drivers
L_0x14008d278 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x13a5d65c0_0 .net/2u *"_ivl_20", 3 0, L_0x14008d278;  1 drivers
v0x13a5d6670_0 .net *"_ivl_22", 3 0, L_0x13a65a0d0;  1 drivers
v0x13a5d6720_0 .net *"_ivl_25", 3 0, L_0x13a65a210;  1 drivers
v0x13a5d67d0_0 .net *"_ivl_5", 0 0, L_0x13a659a30;  1 drivers
v0x13a5d68e0_0 .net *"_ivl_9", 0 0, L_0x13a659c30;  1 drivers
v0x13a5d6990_0 .net "e_o", 1 0, L_0x13a659350;  alias, 1 drivers
v0x13a5d6a40_0 .net "exp_o", 6 0, L_0x13a65a460;  1 drivers
v0x13a5d6af0_0 .net "exp_oN", 6 0, L_0x13a659ad0;  1 drivers
v0x13a5d6ba0_0 .net "exp_oN_tmp", 6 0, L_0x13a6593f0;  1 drivers
v0x13a5d6c60_0 .net "r_o", 3 0, L_0x13a65a380;  alias, 1 drivers
L_0x13a659350 .part L_0x13a65a460, 0, 2;
L_0x13a659a30 .part L_0x13a65a460, 6, 1;
L_0x13a659ad0 .functor MUXZ 7, L_0x13a65a460, L_0x13a6593f0, L_0x13a659a30, C4<>;
L_0x13a659c30 .part L_0x13a65a460, 6, 1;
L_0x13a659d40 .part L_0x13a659ad0, 0, 2;
L_0x13a659e20 .reduce/or L_0x13a659d40;
L_0x13a659ff0 .part L_0x13a659ad0, 2, 4;
L_0x13a65a0d0 .arith/sum 4, L_0x13a659ff0, L_0x14008d278;
L_0x13a65a210 .part L_0x13a659ad0, 2, 4;
L_0x13a65a380 .functor MUXZ 4, L_0x13a65a210, L_0x13a65a0d0, L_0x13a659f00, C4<>;
S_0x13a5d5d80 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x13a5d59b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 7 "c";
P_0x13a5d5f50 .param/l "N" 0 4 263, C4<000000000000000000000000000000110>;
L_0x14008d230 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x13a5d5fd0_0 .net/2u *"_ivl_0", 6 0, L_0x14008d230;  1 drivers
v0x13a5d6090_0 .net "a", 6 0, L_0x13a659940;  1 drivers
v0x13a5d6130_0 .net "c", 6 0, L_0x13a6593f0;  alias, 1 drivers
L_0x13a6593f0 .arith/sum 7, L_0x13a659940, L_0x14008d230;
S_0x13a5dc210 .scope function.vec4.s16, "trunc_nbits_abs" "trunc_nbits_abs" 3 31, 3 31 0, S_0x13a2eea80;
 .timescale -9 -12;
v0x13a5dc450_0 .var "P", 15 0;
; Variable trunc_nbits_abs is vec4 return value of scope S_0x13a5dc210
TD_fault_checker_tb.dut.trunc_nbits_abs ;
    %load/vec4 v0x13a5dc450_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_254.526, 4;
    %load/vec4 v0x13a5dc450_0;
    %inv;
    %addi 1, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ret/vec4 0, 0, 16;  Assign to trunc_nbits_abs (store_vec4_to_lval)
    %jmp T_254.527;
T_254.526 ;
    %load/vec4 v0x13a5dc450_0;
    %ret/vec4 0, 0, 16;  Assign to trunc_nbits_abs (store_vec4_to_lval)
T_254.527 ;
    %end;
S_0x13a5dc570 .scope function.vec4.s16, "trunc_posit" "trunc_posit" 3 41, 3 41 0, S_0x13a2eea80;
 .timescale -9 -12;
v0x13a5dc730_0 .var "P", 31 0;
; Variable trunc_posit is vec4 return value of scope S_0x13a5dc570
TD_fault_checker_tb.dut.trunc_posit ;
    %load/vec4 v0x13a5dc730_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %ret/vec4 0, 0, 16;  Assign to trunc_posit (store_vec4_to_lval)
    %end;
    .scope S_0x13a2eea80;
T_256 ;
    %wait E_0x13a3c0170;
    %load/vec4 v0x13a5dda30_0;
    %store/vec4 v0x13a5dd6c0_0, 0, 2;
    %load/vec4 v0x13a5dd630_0;
    %pushi/vec4 1, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x13a5dddb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a5dd870_0, 0, 1;
    %load/vec4 v0x13a5dda30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_256.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_256.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_256.2, 6;
    %jmp T_256.3;
T_256.0 ;
    %load/vec4 v0x13a5dd630_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_256.4, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13a5dd6c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a5dddb0_0, 0, 1;
T_256.4 ;
    %jmp T_256.3;
T_256.1 ;
    %load/vec4 v0x13a5dd230_0;
    %store/vec4 v0x13a5dcc60_0, 0, 16;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13a5dd6c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a5dddb0_0, 0, 1;
    %jmp T_256.3;
T_256.2 ;
    %load/vec4 v0x13a5dd230_0;
    %load/vec4 v0x13a5dc960_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x13a5dd870_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13a5dd6c0_0, 0, 2;
    %jmp T_256.3;
T_256.3 ;
    %pop/vec4 1;
    %jmp T_256;
    .thread T_256, $push;
    .scope S_0x13a2eea80;
T_257 ;
    %wait E_0x13a2edce0;
    %load/vec4 v0x13a5dd900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_257.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x13a5dda30_0, 0;
    %jmp T_257.1;
T_257.0 ;
    %load/vec4 v0x13a5dd6c0_0;
    %assign/vec4 v0x13a5dda30_0, 0;
T_257.1 ;
    %jmp T_257;
    .thread T_257;
    .scope S_0x13a2eea80;
T_258 ;
    %wait E_0x13a05abf0;
    %load/vec4 v0x13a5dc870_0;
    %store/vec4 v0x13a529de0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x13a529c70;
    %load/vec4 v0x13a5dca00_0;
    %store/vec4 v0x13a529de0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x13a529c70;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x13a52aaa0_0, 0, 32;
    %store/vec4 v0x13a52a8a0_0, 0, 32;
    %store/vec4 v0x13a52a810_0, 0, 32;
    %store/vec4 v0x13a52a780_0, 0, 32;
    %store/vec4 v0x13a52a6f0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_trunc_check, S_0x13a52a530;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x13a5dd630_0, 0, 2;
    %jmp T_258.1;
T_258.0 ;
    %load/vec4 v0x13a5dd990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_258.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x13a5dd630_0, 0, 2;
    %jmp T_258.3;
T_258.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x13a5dd630_0, 0, 2;
T_258.3 ;
T_258.1 ;
    %jmp T_258;
    .thread T_258, $push;
    .scope S_0x13a2eea80;
T_259 ;
    %wait E_0x13a05d6d0;
    %load/vec4 v0x13a5dd630_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_259.0, 4;
    %load/vec4 v0x13a5dc960_0;
    %store/vec4 v0x13a5ddc40_0, 0, 16;
    %load/vec4 v0x13a5dcaf0_0;
    %store/vec4 v0x13a5ddd00_0, 0, 16;
    %jmp T_259.1;
T_259.0 ;
    %load/vec4 v0x13a5dda30_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_259.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_259.3, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13a5ddc40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x13a5ddd00_0, 0, 16;
    %jmp T_259.5;
T_259.2 ;
    %load/vec4 v0x13a5dc960_0;
    %store/vec4 v0x13a5ddc40_0, 0, 16;
    %load/vec4 v0x13a5dcaf0_0;
    %store/vec4 v0x13a5ddd00_0, 0, 16;
    %jmp T_259.5;
T_259.3 ;
    %load/vec4 v0x13a5dcc60_0;
    %store/vec4 v0x13a5ddc40_0, 0, 16;
    %load/vec4 v0x13a5dcb90_0;
    %store/vec4 v0x13a5ddd00_0, 0, 16;
    %jmp T_259.5;
T_259.5 ;
    %pop/vec4 1;
T_259.1 ;
    %jmp T_259;
    .thread T_259, $push;
    .scope S_0x13a2eea80;
T_260 ;
    %wait E_0x13a04f330;
    %load/vec4 v0x13a5dd630_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_260.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_260.1, 6;
    %load/vec4 v0x13a5dd1a0_0;
    %store/vec4 v0x13a5ddef0_0, 0, 32;
    %load/vec4 v0x13a5dd1a0_0;
    %store/vec4 v0x13a529de0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x13a529c70;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x13a50fb40_0, 0, 32;
    %store/vec4 v0x13a511230_0, 0, 32;
    %store/vec4 v0x13a512430_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x13a529fe0;
    %store/vec4 v0x13a5dde60_0, 0, 7;
    %jmp T_260.3;
T_260.0 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13a5dd230_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13a5ddef0_0, 0, 32;
    %load/vec4 v0x13a5dd230_0;
    %store/vec4 v0x13a5dc450_0, 0, 16;
    %callf/vec4 TD_fault_checker_tb.dut.trunc_nbits_abs, S_0x13a5dc210;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x13a50fb40_0, 0, 32;
    %store/vec4 v0x13a511230_0, 0, 32;
    %store/vec4 v0x13a512430_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x13a529fe0;
    %store/vec4 v0x13a5dde60_0, 0, 7;
    %jmp T_260.3;
T_260.1 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x13a5dd230_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x13a5ddef0_0, 0, 32;
    %load/vec4 v0x13a5dd230_0;
    %store/vec4 v0x13a5dc450_0, 0, 16;
    %callf/vec4 TD_fault_checker_tb.dut.trunc_nbits_abs, S_0x13a5dc210;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x13a50fb40_0, 0, 32;
    %store/vec4 v0x13a511230_0, 0, 32;
    %store/vec4 v0x13a512430_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x13a529fe0;
    %store/vec4 v0x13a5dde60_0, 0, 7;
    %jmp T_260.3;
T_260.3 ;
    %pop/vec4 1;
    %load/vec4 v0x13a5dd0e0_0;
    %store/vec4 v0x13a5ddb90_0, 0, 32;
    %load/vec4 v0x13a5dd0e0_0;
    %store/vec4 v0x13a529de0_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.full_nbits_abs, S_0x13a529c70;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x13a50fb40_0, 0, 32;
    %store/vec4 v0x13a511230_0, 0, 32;
    %store/vec4 v0x13a512430_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x13a529fe0;
    %store/vec4 v0x13a5ddae0_0, 0, 7;
    %load/vec4 v0x13a5dd630_0;
    %cmpi/e 2, 0, 2;
    %flag_mov 8, 4;
    %jmp/0 T_260.4, 8;
    %load/vec4 v0x13a5dd870_0;
    %jmp/1 T_260.5, 8;
T_260.4 ; End of true expr.
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x13a5dde60_0;
    %load/vec4 v0x13a5ddae0_0;
    %cmp/u;
    %flag_mov 9, 5;
    %jmp/0 T_260.6, 9;
    %load/vec4 v0x13a5ddae0_0;
    %pad/u 32;
    %load/vec4 v0x13a5dde60_0;
    %pad/u 32;
    %sub;
    %jmp/1 T_260.7, 9;
T_260.6 ; End of true expr.
    %load/vec4 v0x13a5dde60_0;
    %pad/u 32;
    %load/vec4 v0x13a5ddae0_0;
    %pad/u 32;
    %sub;
    %jmp/0 T_260.7, 9;
 ; End of false expr.
    %blend;
T_260.7;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_260.5, 8;
 ; End of false expr.
    %blend;
T_260.5;
    %store/vec4 v0x13a5dd350_0, 0, 1;
    %jmp T_260;
    .thread T_260, $push;
    .scope S_0x13a2ef100;
T_261 ;
    %vpi_call 2 45 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 46 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13a2ef100 {0 0 0};
    %vpi_call 2 47 "$display", "\012=== fault_checker automated testbench ===" {0 0 0};
    %vpi_func 2 49 "$fopen" 32, "input.txt", "r" {0 0 0};
    %store/vec4 v0x13a5de420_0, 0, 32;
    %load/vec4 v0x13a5de420_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_261.0, 4;
    %vpi_call 2 51 "$display", "ERROR: Could not open 'input.txt'." {0 0 0};
    %vpi_call 2 52 "$finish" {0 0 0};
T_261.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a5de2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x13a5de6c0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13a5de190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13a5de240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x13a5de4f0_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x13a5de6c0_0, 0, 1;
T_261.2 ;
    %vpi_func 2 63 "$feof" 32, v0x13a5de420_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_261.3, 8;
    %vpi_func 2 64 "$fscanf" 32, v0x13a5de420_0, "%h %h\012", v0x13a5de190_0, v0x13a5de240_0 {0 0 0};
    %store/vec4 v0x13a5de620_0, 0, 32;
    %load/vec4 v0x13a5de620_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_261.4, 4;
    %load/vec4 v0x13a5de4f0_0;
    %addi 1, 0, 32;
    %vpi_call 2 66 "$display", "ERROR: malformed data on line %0d.", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 67 "$finish" {0 0 0};
T_261.4 ;
    %delay 20000, 0;
    %vpi_call 2 72 "$display", "Line %0d: A=%h  B=%h  | true_sum=%h  used_sum=%h | true_scale=%b used_scale=%b | fault=%b  mode=%b", v0x13a5de4f0_0, v0x13a5de190_0, v0x13a5de240_0, v0x13a5de880_0, &PV<v0x13a5de9c0_0, 0, 16>, v0x13a5de7f0_0, v0x13a5de910_0, v0x13a5de370_0, v0x13a5de580_0 {0 0 0};
    %load/vec4 v0x13a5de4f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x13a5de4f0_0, 0, 32;
    %jmp T_261.2;
T_261.3 ;
    %vpi_call 2 78 "$fclose", v0x13a5de420_0 {0 0 0};
    %vpi_call 2 79 "$display", "=== Applied %0d vectors; testbench complete. ===", v0x13a5de4f0_0 {0 0 0};
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_261;
    .scope S_0x13a2ef100;
T_262 ;
    %delay 5000, 0;
    %load/vec4 v0x13a5de2e0_0;
    %inv;
    %store/vec4 v0x13a5de2e0_0, 0, 1;
    %jmp T_262;
    .thread T_262;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fault_checker_tb.v";
    "fault_checker.v";
    "posit_add.v";
