<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="2">
  <probeset name="xc7a100t_0" active="false">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[31]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[30]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[29]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[28]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[27]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[26]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[25]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[24]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[23]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[22]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[21]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[20]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[19]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[18]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[17]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[16]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[15]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[14]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[13]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[12]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[11]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[10]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[9]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[8]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[7]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[6]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[5]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[4]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[3]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[2]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[1]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_pc2dec[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[31]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[30]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[29]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[28]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[27]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[26]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[25]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[24]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[23]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[22]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[21]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[20]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[19]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[18]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[17]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[16]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[15]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[14]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[13]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[12]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[11]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[10]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[9]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[8]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[7]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[6]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[5]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[4]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[3]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[2]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[1]"/>
        <net name="genblk1[0].Aquila_SoC/RISCV_CORE/fet_instr2dec[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[31]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[30]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[29]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[28]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[27]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[26]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[25]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[24]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[23]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[22]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[21]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[20]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[19]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[18]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[17]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[16]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[15]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[14]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[13]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[12]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[11]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[10]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[9]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[8]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[7]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[6]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[5]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[4]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[3]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[2]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[1]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_instr2dec[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="CORE_UUID" value="23e7d65a79bc59f7bc47406c1714dfae"/>
        <Option Id="HUB_CLK_INPUT_FREQ_HZ" value=""/>
        <Option Id="HW_ILA" value="hw_ila_1"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="32"/>
      </probeOptions>
      <nets>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[31]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[30]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[29]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[28]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[27]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[26]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[25]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[24]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[23]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[22]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[21]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[20]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[19]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[18]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[17]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[16]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[15]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[14]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[13]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[12]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[11]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[10]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[9]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[8]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[7]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[6]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[5]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[4]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[3]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[2]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[1]"/>
        <net name="genblk1[1].Aquila_SoC/RISCV_CORE/fet_pc2dec[0]"/>
      </nets>
    </probe>
  </probeset>
</probeData>
