{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jun 22 16:20:53 2019 " "Info: Processing started: Sat Jun 22 16:20:53 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU_6bit -c CPU_6bit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU_6bit -c CPU_6bit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R3\[0\]~latch " "Warning: Node \"GR0_3:inst10\|R3\[0\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R2\[0\]~latch " "Warning: Node \"GR0_3:inst10\|R2\[0\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R1\[0\]~latch " "Warning: Node \"GR0_3:inst10\|R1\[0\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R0\[0\]~latch " "Warning: Node \"GR0_3:inst10\|R0\[0\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R3\[1\]~latch " "Warning: Node \"GR0_3:inst10\|R3\[1\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R1\[1\]~latch " "Warning: Node \"GR0_3:inst10\|R1\[1\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R3\[5\]~latch " "Warning: Node \"GR0_3:inst10\|R3\[5\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R1\[5\]~latch " "Warning: Node \"GR0_3:inst10\|R1\[5\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R2\[1\]~latch " "Warning: Node \"GR0_3:inst10\|R2\[1\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R0\[1\]~latch " "Warning: Node \"GR0_3:inst10\|R0\[1\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R2\[5\]~latch " "Warning: Node \"GR0_3:inst10\|R2\[5\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R0\[5\]~latch " "Warning: Node \"GR0_3:inst10\|R0\[5\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R2\[4\]~latch " "Warning: Node \"GR0_3:inst10\|R2\[4\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R3\[4\]~latch " "Warning: Node \"GR0_3:inst10\|R3\[4\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R0\[4\]~latch " "Warning: Node \"GR0_3:inst10\|R0\[4\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R1\[4\]~latch " "Warning: Node \"GR0_3:inst10\|R1\[4\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R2\[2\]~latch " "Warning: Node \"GR0_3:inst10\|R2\[2\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R3\[2\]~latch " "Warning: Node \"GR0_3:inst10\|R3\[2\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R3\[3\]~latch " "Warning: Node \"GR0_3:inst10\|R3\[3\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R1\[3\]~latch " "Warning: Node \"GR0_3:inst10\|R1\[3\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R0\[2\]~latch " "Warning: Node \"GR0_3:inst10\|R0\[2\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R1\[2\]~latch " "Warning: Node \"GR0_3:inst10\|R1\[2\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R0\[3\]~latch " "Warning: Node \"GR0_3:inst10\|R0\[3\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "GR0_3:inst10\|R2\[3\]~latch " "Warning: Node \"GR0_3:inst10\|R2\[3\]~latch\" is a latch" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R3\[3\]~head_lut " "Warning: Node \"GR0_3:inst10\|R3\[3\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux80~0 " "Warning: Node \"GR0_3:inst10\|Mux80~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R1\[3\]~head_lut " "Warning: Node \"GR0_3:inst10\|R1\[3\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux68~0 " "Warning: Node \"GR0_3:inst10\|Mux68~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R0\[3\]~head_lut " "Warning: Node \"GR0_3:inst10\|R0\[3\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux62~0 " "Warning: Node \"GR0_3:inst10\|Mux62~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R2\[3\]~head_lut " "Warning: Node \"GR0_3:inst10\|R2\[3\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux74~0 " "Warning: Node \"GR0_3:inst10\|Mux74~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R2\[2\]~head_lut " "Warning: Node \"GR0_3:inst10\|R2\[2\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux75~0 " "Warning: Node \"GR0_3:inst10\|Mux75~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R0\[2\]~head_lut " "Warning: Node \"GR0_3:inst10\|R0\[2\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux63~0 " "Warning: Node \"GR0_3:inst10\|Mux63~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R1\[2\]~head_lut " "Warning: Node \"GR0_3:inst10\|R1\[2\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux69~0 " "Warning: Node \"GR0_3:inst10\|Mux69~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R3\[2\]~head_lut " "Warning: Node \"GR0_3:inst10\|R3\[2\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux81~0 " "Warning: Node \"GR0_3:inst10\|Mux81~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R2\[4\]~head_lut " "Warning: Node \"GR0_3:inst10\|R2\[4\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux73~0 " "Warning: Node \"GR0_3:inst10\|Mux73~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R3\[4\]~head_lut " "Warning: Node \"GR0_3:inst10\|R3\[4\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux79~0 " "Warning: Node \"GR0_3:inst10\|Mux79~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R0\[4\]~head_lut " "Warning: Node \"GR0_3:inst10\|R0\[4\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux61~0 " "Warning: Node \"GR0_3:inst10\|Mux61~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R1\[4\]~head_lut " "Warning: Node \"GR0_3:inst10\|R1\[4\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux67~0 " "Warning: Node \"GR0_3:inst10\|Mux67~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R3\[5\]~head_lut " "Warning: Node \"GR0_3:inst10\|R3\[5\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux78~0 " "Warning: Node \"GR0_3:inst10\|Mux78~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R2\[5\]~head_lut " "Warning: Node \"GR0_3:inst10\|R2\[5\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux72~0 " "Warning: Node \"GR0_3:inst10\|Mux72~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R0\[5\]~head_lut " "Warning: Node \"GR0_3:inst10\|R0\[5\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux60~0 " "Warning: Node \"GR0_3:inst10\|Mux60~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R1\[5\]~head_lut " "Warning: Node \"GR0_3:inst10\|R1\[5\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux66~0 " "Warning: Node \"GR0_3:inst10\|Mux66~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R3\[1\]~head_lut " "Warning: Node \"GR0_3:inst10\|R3\[1\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux82~0 " "Warning: Node \"GR0_3:inst10\|Mux82~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R1\[1\]~head_lut " "Warning: Node \"GR0_3:inst10\|R1\[1\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux70~0 " "Warning: Node \"GR0_3:inst10\|Mux70~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R0\[1\]~head_lut " "Warning: Node \"GR0_3:inst10\|R0\[1\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux64~0 " "Warning: Node \"GR0_3:inst10\|Mux64~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R2\[1\]~head_lut " "Warning: Node \"GR0_3:inst10\|R2\[1\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux76~0 " "Warning: Node \"GR0_3:inst10\|Mux76~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R3\[0\]~head_lut " "Warning: Node \"GR0_3:inst10\|R3\[0\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux83~0 " "Warning: Node \"GR0_3:inst10\|Mux83~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R2\[0\]~head_lut " "Warning: Node \"GR0_3:inst10\|R2\[0\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux77~0 " "Warning: Node \"GR0_3:inst10\|Mux77~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 20 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R0\[0\]~head_lut " "Warning: Node \"GR0_3:inst10\|R0\[0\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux65~0 " "Warning: Node \"GR0_3:inst10\|Mux65~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 18 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_SCC_LOOP" "2 " "Warning: Found combinational loop of 2 nodes" { { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|R1\[0\]~head_lut " "Warning: Node \"GR0_3:inst10\|R1\[0\]~head_lut\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WTAN_SCC_NODE" "GR0_3:inst10\|Mux71~0 " "Warning: Node \"GR0_3:inst10\|Mux71~0\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 19 -1 0 } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } }  } 0 0 "Found combinational loop of %1!d! nodes" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK27 " "Info: Assuming node \"CLOCK27\" is an undefined clock" {  } { { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 376 88 256 392 "CLOCK27" "" } { 408 376 425 424 "CLOCK27" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK27" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "timing:inst\|Equal2 " "Info: Detected gated clock \"timing:inst\|Equal2\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 50 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:inst\|Equal2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timing:inst\|Equal1 " "Info: Detected gated clock \"timing:inst\|Equal1\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 49 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:inst\|Equal1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timing:inst\|Equal3 " "Info: Detected gated clock \"timing:inst\|Equal3\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 51 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:inst\|Equal3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timing:inst\|countsec\[1\] " "Info: Detected ripple clock \"timing:inst\|countsec\[1\]\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:inst\|countsec\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timing:inst\|countsec\[0\] " "Info: Detected ripple clock \"timing:inst\|countsec\[0\]\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:inst\|countsec\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "timing:inst\|countsec\[2\] " "Info: Detected ripple clock \"timing:inst\|countsec\[2\]\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:inst\|countsec\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "timing:inst\|Equal0 " "Info: Detected gated clock \"timing:inst\|Equal0\" as buffer" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 48 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "timing:inst\|Equal0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK27 register GR0_3:inst10\|R3\[1\]~_emulated register GR0_3:inst10\|R3\[1\]~latch 114.23 MHz 8.754 ns Internal " "Info: Clock \"CLOCK27\" has Internal fmax of 114.23 MHz between source register \"GR0_3:inst10\|R3\[1\]~_emulated\" and destination register \"GR0_3:inst10\|R3\[1\]~latch\" (period= 8.754 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.098 ns + Longest register register " "Info: + Longest register to register delay is 2.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GR0_3:inst10\|R3\[1\]~_emulated 1 REG LCFF_X44_Y15_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y15_N27; Fanout = 3; REG Node = 'GR0_3:inst10\|R3\[1\]~_emulated'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GR0_3:inst10|R3[1]~_emulated } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.410 ns) 1.410 ns GR0_3:inst10\|Mux82~0 2 COMB LOOP LCCOMB_X42_Y15_N8 2 " "Info: 2: + IC(0.000 ns) + CELL(1.410 ns) = 1.410 ns; Loc. = LCCOMB_X42_Y15_N8; Fanout = 2; COMB LOOP Node = 'GR0_3:inst10\|Mux82~0'" { { "Info" "ITDB_PART_OF_SCC" "GR0_3:inst10\|R3\[1\]~head_lut LCCOMB_X42_Y15_N16 " "Info: Loc. = LCCOMB_X42_Y15_N16; Node \"GR0_3:inst10\|R3\[1\]~head_lut\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GR0_3:inst10|R3[1]~head_lut } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ITDB_PART_OF_SCC" "GR0_3:inst10\|Mux82~0 LCCOMB_X42_Y15_N8 " "Info: Loc. = LCCOMB_X42_Y15_N8; Node \"GR0_3:inst10\|Mux82~0\"" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GR0_3:inst10|Mux82~0 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GR0_3:inst10|R3[1]~head_lut } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GR0_3:inst10|Mux82~0 } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 78 -1 0 } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.410 ns" { GR0_3:inst10|R3[1]~_emulated GR0_3:inst10|Mux82~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.420 ns) 2.098 ns GR0_3:inst10\|R3\[1\]~latch 3 REG LCCOMB_X42_Y15_N12 4 " "Info: 3: + IC(0.268 ns) + CELL(0.420 ns) = 2.098 ns; Loc. = LCCOMB_X42_Y15_N12; Fanout = 4; REG Node = 'GR0_3:inst10\|R3\[1\]~latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.688 ns" { GR0_3:inst10|Mux82~0 GR0_3:inst10|R3[1]~latch } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.830 ns ( 87.23 % ) " "Info: Total cell delay = 1.830 ns ( 87.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.268 ns ( 12.77 % ) " "Info: Total interconnect delay = 0.268 ns ( 12.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.098 ns" { GR0_3:inst10|R3[1]~_emulated GR0_3:inst10|Mux82~0 GR0_3:inst10|R3[1]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.098 ns" { GR0_3:inst10|R3[1]~_emulated {} GR0_3:inst10|Mux82~0 {} GR0_3:inst10|R3[1]~latch {} } { 0.000ns 0.000ns 0.268ns } { 0.000ns 1.410ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.135 ns - Smallest " "Info: - Smallest clock skew is -0.135 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK27 destination 7.071 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK27\" to destination register is 7.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK27 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK27 } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 376 88 256 392 "CLOCK27" "" } { 408 376 425 424 "CLOCK27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.787 ns) 3.348 ns timing:inst\|countsec\[1\] 2 REG LCFF_X42_Y16_N27 6 " "Info: 2: + IC(1.562 ns) + CELL(0.787 ns) = 3.348 ns; Loc. = LCFF_X42_Y16_N27; Fanout = 6; REG Node = 'timing:inst\|countsec\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { CLOCK27 timing:inst|countsec[1] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.150 ns) 3.824 ns timing:inst\|Equal3 3 COMB LCCOMB_X42_Y16_N16 83 " "Info: 3: + IC(0.326 ns) + CELL(0.150 ns) = 3.824 ns; Loc. = LCCOMB_X42_Y16_N16; Fanout = 83; COMB Node = 'timing:inst\|Equal3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { timing:inst|countsec[1] timing:inst|Equal3 } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.000 ns) 5.544 ns timing:inst\|Equal3~clkctrl 4 COMB CLKCTRL_G13 54 " "Info: 4: + IC(1.720 ns) + CELL(0.000 ns) = 5.544 ns; Loc. = CLKCTRL_G13; Fanout = 54; COMB Node = 'timing:inst\|Equal3~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { timing:inst|Equal3 timing:inst|Equal3~clkctrl } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.150 ns) 7.071 ns GR0_3:inst10\|R3\[1\]~latch 5 REG LCCOMB_X42_Y15_N12 4 " "Info: 5: + IC(1.377 ns) + CELL(0.150 ns) = 7.071 ns; Loc. = LCCOMB_X42_Y15_N12; Fanout = 4; REG Node = 'GR0_3:inst10\|R3\[1\]~latch'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { timing:inst|Equal3~clkctrl GR0_3:inst10|R3[1]~latch } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.086 ns ( 29.50 % ) " "Info: Total cell delay = 2.086 ns ( 29.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.985 ns ( 70.50 % ) " "Info: Total interconnect delay = 4.985 ns ( 70.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { CLOCK27 timing:inst|countsec[1] timing:inst|Equal3 timing:inst|Equal3~clkctrl GR0_3:inst10|R3[1]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[1] {} timing:inst|Equal3 {} timing:inst|Equal3~clkctrl {} GR0_3:inst10|R3[1]~latch {} } { 0.000ns 0.000ns 1.562ns 0.326ns 1.720ns 1.377ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK27 source 7.206 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK27\" to source register is 7.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK27 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK27 } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 376 88 256 392 "CLOCK27" "" } { 408 376 425 424 "CLOCK27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.787 ns) 3.350 ns timing:inst\|countsec\[2\] 2 REG LCFF_X42_Y16_N9 8 " "Info: 2: + IC(1.564 ns) + CELL(0.787 ns) = 3.350 ns; Loc. = LCFF_X42_Y16_N9; Fanout = 8; REG Node = 'timing:inst\|countsec\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { CLOCK27 timing:inst|countsec[2] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.419 ns) 4.102 ns timing:inst\|Equal1 3 COMB LCCOMB_X42_Y16_N4 1 " "Info: 3: + IC(0.333 ns) + CELL(0.419 ns) = 4.102 ns; Loc. = LCCOMB_X42_Y16_N4; Fanout = 1; COMB Node = 'timing:inst\|Equal1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { timing:inst|countsec[2] timing:inst|Equal1 } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.000 ns) 5.640 ns timing:inst\|Equal1~clkctrl 4 COMB CLKCTRL_G5 42 " "Info: 4: + IC(1.538 ns) + CELL(0.000 ns) = 5.640 ns; Loc. = CLKCTRL_G5; Fanout = 42; COMB Node = 'timing:inst\|Equal1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { timing:inst|Equal1 timing:inst|Equal1~clkctrl } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 7.206 ns GR0_3:inst10\|R3\[1\]~_emulated 5 REG LCFF_X44_Y15_N27 3 " "Info: 5: + IC(1.029 ns) + CELL(0.537 ns) = 7.206 ns; Loc. = LCFF_X44_Y15_N27; Fanout = 3; REG Node = 'GR0_3:inst10\|R3\[1\]~_emulated'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { timing:inst|Equal1~clkctrl GR0_3:inst10|R3[1]~_emulated } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 38.05 % ) " "Info: Total cell delay = 2.742 ns ( 38.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.464 ns ( 61.95 % ) " "Info: Total interconnect delay = 4.464 ns ( 61.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.206 ns" { CLOCK27 timing:inst|countsec[2] timing:inst|Equal1 timing:inst|Equal1~clkctrl GR0_3:inst10|R3[1]~_emulated } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.206 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[2] {} timing:inst|Equal1 {} timing:inst|Equal1~clkctrl {} GR0_3:inst10|R3[1]~_emulated {} } { 0.000ns 0.000ns 1.564ns 0.333ns 1.538ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { CLOCK27 timing:inst|countsec[1] timing:inst|Equal3 timing:inst|Equal3~clkctrl GR0_3:inst10|R3[1]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[1] {} timing:inst|Equal3 {} timing:inst|Equal3~clkctrl {} GR0_3:inst10|R3[1]~latch {} } { 0.000ns 0.000ns 1.562ns 0.326ns 1.720ns 1.377ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.206 ns" { CLOCK27 timing:inst|countsec[2] timing:inst|Equal1 timing:inst|Equal1~clkctrl GR0_3:inst10|R3[1]~_emulated } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.206 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[2] {} timing:inst|Equal1 {} timing:inst|Equal1~clkctrl {} GR0_3:inst10|R3[1]~_emulated {} } { 0.000ns 0.000ns 1.564ns 0.333ns 1.538ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.894 ns + " "Info: + Micro setup delay of destination is 1.894 ns" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 21 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.098 ns" { GR0_3:inst10|R3[1]~_emulated GR0_3:inst10|Mux82~0 GR0_3:inst10|R3[1]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.098 ns" { GR0_3:inst10|R3[1]~_emulated {} GR0_3:inst10|Mux82~0 {} GR0_3:inst10|R3[1]~latch {} } { 0.000ns 0.000ns 0.268ns } { 0.000ns 1.410ns 0.420ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { CLOCK27 timing:inst|countsec[1] timing:inst|Equal3 timing:inst|Equal3~clkctrl GR0_3:inst10|R3[1]~latch } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[1] {} timing:inst|Equal3 {} timing:inst|Equal3~clkctrl {} GR0_3:inst10|R3[1]~latch {} } { 0.000ns 0.000ns 1.562ns 0.326ns 1.720ns 1.377ns } { 0.000ns 0.999ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.206 ns" { CLOCK27 timing:inst|countsec[2] timing:inst|Equal1 timing:inst|Equal1~clkctrl GR0_3:inst10|R3[1]~_emulated } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.206 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[2] {} timing:inst|Equal1 {} timing:inst|Equal1~clkctrl {} GR0_3:inst10|R3[1]~_emulated {} } { 0.000ns 0.000ns 1.564ns 0.333ns 1.538ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK27 180 " "Warning: Circuit may not operate. Detected 180 non-operational path(s) clocked by clock \"CLOCK27\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "timing:inst\|countsec\[1\] DR:inst5\|d\[1\] CLOCK27 2.662 ns " "Info: Found hold time violation between source  pin or register \"timing:inst\|countsec\[1\]\" and destination pin or register \"DR:inst5\|d\[1\]\" for clock \"CLOCK27\" (Hold time is 2.662 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.302 ns + Largest " "Info: + Largest clock skew is 4.302 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK27 destination 7.400 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK27\" to destination register is 7.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK27 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK27 } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 376 88 256 392 "CLOCK27" "" } { 408 376 425 424 "CLOCK27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.787 ns) 3.350 ns timing:inst\|countsec\[2\] 2 REG LCFF_X42_Y16_N9 8 " "Info: 2: + IC(1.564 ns) + CELL(0.787 ns) = 3.350 ns; Loc. = LCFF_X42_Y16_N9; Fanout = 8; REG Node = 'timing:inst\|countsec\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { CLOCK27 timing:inst|countsec[2] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.335 ns) + CELL(0.393 ns) 4.078 ns timing:inst\|Equal3 3 COMB LCCOMB_X42_Y16_N16 83 " "Info: 3: + IC(0.335 ns) + CELL(0.393 ns) = 4.078 ns; Loc. = LCCOMB_X42_Y16_N16; Fanout = 83; COMB Node = 'timing:inst\|Equal3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.728 ns" { timing:inst|countsec[2] timing:inst|Equal3 } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.720 ns) + CELL(0.000 ns) 5.798 ns timing:inst\|Equal3~clkctrl 4 COMB CLKCTRL_G13 54 " "Info: 4: + IC(1.720 ns) + CELL(0.000 ns) = 5.798 ns; Loc. = CLKCTRL_G13; Fanout = 54; COMB Node = 'timing:inst\|Equal3~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.720 ns" { timing:inst|Equal3 timing:inst|Equal3~clkctrl } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.065 ns) + CELL(0.537 ns) 7.400 ns DR:inst5\|d\[1\] 5 REG LCFF_X42_Y15_N27 20 " "Info: 5: + IC(1.065 ns) + CELL(0.537 ns) = 7.400 ns; Loc. = LCFF_X42_Y15_N27; Fanout = 20; REG Node = 'DR:inst5\|d\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.602 ns" { timing:inst|Equal3~clkctrl DR:inst5|d[1] } "NODE_NAME" } } { "DR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/DR.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.716 ns ( 36.70 % ) " "Info: Total cell delay = 2.716 ns ( 36.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.684 ns ( 63.30 % ) " "Info: Total interconnect delay = 4.684 ns ( 63.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLOCK27 timing:inst|countsec[2] timing:inst|Equal3 timing:inst|Equal3~clkctrl DR:inst5|d[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[2] {} timing:inst|Equal3 {} timing:inst|Equal3~clkctrl {} DR:inst5|d[1] {} } { 0.000ns 0.000ns 1.564ns 0.335ns 1.720ns 1.065ns } { 0.000ns 0.999ns 0.787ns 0.393ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK27 source 3.098 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK27\" to source register is 3.098 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK27 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK27 } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 376 88 256 392 "CLOCK27" "" } { 408 376 425 424 "CLOCK27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.537 ns) 3.098 ns timing:inst\|countsec\[1\] 2 REG LCFF_X42_Y16_N27 6 " "Info: 2: + IC(1.562 ns) + CELL(0.537 ns) = 3.098 ns; Loc. = LCFF_X42_Y16_N27; Fanout = 6; REG Node = 'timing:inst\|countsec\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.099 ns" { CLOCK27 timing:inst|countsec[1] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 49.58 % ) " "Info: Total cell delay = 1.536 ns ( 49.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.562 ns ( 50.42 % ) " "Info: Total interconnect delay = 1.562 ns ( 50.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.098 ns" { CLOCK27 timing:inst|countsec[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.098 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[1] {} } { 0.000ns 0.000ns 1.562ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLOCK27 timing:inst|countsec[2] timing:inst|Equal3 timing:inst|Equal3~clkctrl DR:inst5|d[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[2] {} timing:inst|Equal3 {} timing:inst|Equal3~clkctrl {} DR:inst5|d[1] {} } { 0.000ns 0.000ns 1.564ns 0.335ns 1.720ns 1.065ns } { 0.000ns 0.999ns 0.787ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.098 ns" { CLOCK27 timing:inst|countsec[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.098 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[1] {} } { 0.000ns 0.000ns 1.562ns } { 0.000ns 0.999ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.656 ns - Shortest register register " "Info: - Shortest register to register delay is 1.656 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timing:inst\|countsec\[1\] 1 REG LCFF_X42_Y16_N27 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y16_N27; Fanout = 6; REG Node = 'timing:inst\|countsec\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { timing:inst|countsec[1] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.326 ns) + CELL(0.150 ns) 0.476 ns timing:inst\|Equal3 2 COMB LCCOMB_X42_Y16_N16 83 " "Info: 2: + IC(0.326 ns) + CELL(0.150 ns) = 0.476 ns; Loc. = LCCOMB_X42_Y16_N16; Fanout = 83; COMB Node = 'timing:inst\|Equal3'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { timing:inst|countsec[1] timing:inst|Equal3 } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.520 ns) + CELL(0.660 ns) 1.656 ns DR:inst5\|d\[1\] 3 REG LCFF_X42_Y15_N27 20 " "Info: 3: + IC(0.520 ns) + CELL(0.660 ns) = 1.656 ns; Loc. = LCFF_X42_Y15_N27; Fanout = 20; REG Node = 'DR:inst5\|d\[1\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.180 ns" { timing:inst|Equal3 DR:inst5|d[1] } "NODE_NAME" } } { "DR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/DR.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.810 ns ( 48.91 % ) " "Info: Total cell delay = 0.810 ns ( 48.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.846 ns ( 51.09 % ) " "Info: Total interconnect delay = 0.846 ns ( 51.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { timing:inst|countsec[1] timing:inst|Equal3 DR:inst5|d[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.656 ns" { timing:inst|countsec[1] {} timing:inst|Equal3 {} DR:inst5|d[1] {} } { 0.000ns 0.326ns 0.520ns } { 0.000ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/DR.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { CLOCK27 timing:inst|countsec[2] timing:inst|Equal3 timing:inst|Equal3~clkctrl DR:inst5|d[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.400 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[2] {} timing:inst|Equal3 {} timing:inst|Equal3~clkctrl {} DR:inst5|d[1] {} } { 0.000ns 0.000ns 1.564ns 0.335ns 1.720ns 1.065ns } { 0.000ns 0.999ns 0.787ns 0.393ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.098 ns" { CLOCK27 timing:inst|countsec[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "3.098 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[1] {} } { 0.000ns 0.000ns 1.562ns } { 0.000ns 0.999ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { timing:inst|countsec[1] timing:inst|Equal3 DR:inst5|d[1] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "1.656 ns" { timing:inst|countsec[1] {} timing:inst|Equal3 {} DR:inst5|d[1] {} } { 0.000ns 0.326ns 0.520ns } { 0.000ns 0.150ns 0.660ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "timing:inst\|countemp\[5\] KEY\[0\] CLOCK27 5.643 ns register " "Info: tsu for register \"timing:inst\|countemp\[5\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK27\") is 5.643 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.359 ns + Longest pin register " "Info: + Longest pin to register delay is 8.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 4 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 4; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 456 88 256 472 "KEY\[3..0\]" "" } { 424 384 429 440 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.062 ns) + CELL(0.150 ns) 7.074 ns timing:inst\|countemp\[5\]~15 2 COMB LCCOMB_X42_Y16_N28 6 " "Info: 2: + IC(6.062 ns) + CELL(0.150 ns) = 7.074 ns; Loc. = LCCOMB_X42_Y16_N28; Fanout = 6; COMB Node = 'timing:inst\|countemp\[5\]~15'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.212 ns" { KEY[0] timing:inst|countemp[5]~15 } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.625 ns) + CELL(0.660 ns) 8.359 ns timing:inst\|countemp\[5\] 3 REG LCFF_X43_Y16_N3 2 " "Info: 3: + IC(0.625 ns) + CELL(0.660 ns) = 8.359 ns; Loc. = LCFF_X43_Y16_N3; Fanout = 2; REG Node = 'timing:inst\|countemp\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.285 ns" { timing:inst|countemp[5]~15 timing:inst|countemp[5] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.672 ns ( 20.00 % ) " "Info: Total cell delay = 1.672 ns ( 20.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.687 ns ( 80.00 % ) " "Info: Total interconnect delay = 6.687 ns ( 80.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.359 ns" { KEY[0] timing:inst|countemp[5]~15 timing:inst|countemp[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.359 ns" { KEY[0] {} KEY[0]~combout {} timing:inst|countemp[5]~15 {} timing:inst|countemp[5] {} } { 0.000ns 0.000ns 6.062ns 0.625ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK27 destination 2.680 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK27\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK27 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK27 } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 376 88 256 392 "CLOCK27" "" } { 408 376 425 424 "CLOCK27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK27~clkctrl 2 COMB CLKCTRL_G2 7 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 7; COMB Node = 'CLOCK27~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK27 CLOCK27~clkctrl } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 376 88 256 392 "CLOCK27" "" } { 408 376 425 424 "CLOCK27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns timing:inst\|countemp\[5\] 3 REG LCFF_X43_Y16_N3 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X43_Y16_N3; Fanout = 2; REG Node = 'timing:inst\|countemp\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { CLOCK27~clkctrl timing:inst|countemp[5] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK27 CLOCK27~clkctrl timing:inst|countemp[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK27 {} CLOCK27~combout {} CLOCK27~clkctrl {} timing:inst|countemp[5] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.359 ns" { KEY[0] timing:inst|countemp[5]~15 timing:inst|countemp[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.359 ns" { KEY[0] {} KEY[0]~combout {} timing:inst|countemp[5]~15 {} timing:inst|countemp[5] {} } { 0.000ns 0.000ns 6.062ns 0.625ns } { 0.000ns 0.862ns 0.150ns 0.660ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { CLOCK27 CLOCK27~clkctrl timing:inst|countemp[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { CLOCK27 {} CLOCK27~combout {} CLOCK27~clkctrl {} timing:inst|countemp[5] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK27 HEX6\[5\] GR0_3:inst10\|QA\[3\] 15.484 ns register " "Info: tco from clock \"CLOCK27\" to destination pin \"HEX6\[5\]\" through register \"GR0_3:inst10\|QA\[3\]\" is 15.484 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK27 source 7.206 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK27\" to source register is 7.206 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK27 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK27 } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 376 88 256 392 "CLOCK27" "" } { 408 376 425 424 "CLOCK27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.787 ns) 3.350 ns timing:inst\|countsec\[2\] 2 REG LCFF_X42_Y16_N9 8 " "Info: 2: + IC(1.564 ns) + CELL(0.787 ns) = 3.350 ns; Loc. = LCFF_X42_Y16_N9; Fanout = 8; REG Node = 'timing:inst\|countsec\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { CLOCK27 timing:inst|countsec[2] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.419 ns) 4.102 ns timing:inst\|Equal1 3 COMB LCCOMB_X42_Y16_N4 1 " "Info: 3: + IC(0.333 ns) + CELL(0.419 ns) = 4.102 ns; Loc. = LCCOMB_X42_Y16_N4; Fanout = 1; COMB Node = 'timing:inst\|Equal1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.752 ns" { timing:inst|countsec[2] timing:inst|Equal1 } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.538 ns) + CELL(0.000 ns) 5.640 ns timing:inst\|Equal1~clkctrl 4 COMB CLKCTRL_G5 42 " "Info: 4: + IC(1.538 ns) + CELL(0.000 ns) = 5.640 ns; Loc. = CLKCTRL_G5; Fanout = 42; COMB Node = 'timing:inst\|Equal1~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { timing:inst|Equal1 timing:inst|Equal1~clkctrl } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.029 ns) + CELL(0.537 ns) 7.206 ns GR0_3:inst10\|QA\[3\] 5 REG LCFF_X41_Y15_N25 11 " "Info: 5: + IC(1.029 ns) + CELL(0.537 ns) = 7.206 ns; Loc. = LCFF_X41_Y15_N25; Fanout = 11; REG Node = 'GR0_3:inst10\|QA\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { timing:inst|Equal1~clkctrl GR0_3:inst10|QA[3] } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.742 ns ( 38.05 % ) " "Info: Total cell delay = 2.742 ns ( 38.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.464 ns ( 61.95 % ) " "Info: Total interconnect delay = 4.464 ns ( 61.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.206 ns" { CLOCK27 timing:inst|countsec[2] timing:inst|Equal1 timing:inst|Equal1~clkctrl GR0_3:inst10|QA[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.206 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[2] {} timing:inst|Equal1 {} timing:inst|Equal1~clkctrl {} GR0_3:inst10|QA[3] {} } { 0.000ns 0.000ns 1.564ns 0.333ns 1.538ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.419ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 32 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.028 ns + Longest register pin " "Info: + Longest register to pin delay is 8.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GR0_3:inst10\|QA\[3\] 1 REG LCFF_X41_Y15_N25 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X41_Y15_N25; Fanout = 11; REG Node = 'GR0_3:inst10\|QA\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GR0_3:inst10|QA[3] } "NODE_NAME" } } { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/GR0_3.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.406 ns) + CELL(0.436 ns) 1.842 ns bcd7seg:inst18\|Mux1~0 2 COMB LCCOMB_X41_Y12_N28 1 " "Info: 2: + IC(1.406 ns) + CELL(0.436 ns) = 1.842 ns; Loc. = LCCOMB_X41_Y12_N28; Fanout = 1; COMB Node = 'bcd7seg:inst18\|Mux1~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { GR0_3:inst10|QA[3] bcd7seg:inst18|Mux1~0 } "NODE_NAME" } } { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/bcd7seg.vhd" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.564 ns) + CELL(2.622 ns) 8.028 ns HEX6\[5\] 3 PIN PIN_M5 0 " "Info: 3: + IC(3.564 ns) + CELL(2.622 ns) = 8.028 ns; Loc. = PIN_M5; Fanout = 0; PIN Node = 'HEX6\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.186 ns" { bcd7seg:inst18|Mux1~0 HEX6[5] } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 528 88 264 544 "HEX6\[6..0\]" "" } { 408 1464 1565 420 "HEX6\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.058 ns ( 38.09 % ) " "Info: Total cell delay = 3.058 ns ( 38.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.970 ns ( 61.91 % ) " "Info: Total interconnect delay = 4.970 ns ( 61.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.028 ns" { GR0_3:inst10|QA[3] bcd7seg:inst18|Mux1~0 HEX6[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.028 ns" { GR0_3:inst10|QA[3] {} bcd7seg:inst18|Mux1~0 {} HEX6[5] {} } { 0.000ns 1.406ns 3.564ns } { 0.000ns 0.436ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.206 ns" { CLOCK27 timing:inst|countsec[2] timing:inst|Equal1 timing:inst|Equal1~clkctrl GR0_3:inst10|QA[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.206 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[2] {} timing:inst|Equal1 {} timing:inst|Equal1~clkctrl {} GR0_3:inst10|QA[3] {} } { 0.000ns 0.000ns 1.564ns 0.333ns 1.538ns 1.029ns } { 0.000ns 0.999ns 0.787ns 0.419ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.028 ns" { GR0_3:inst10|QA[3] bcd7seg:inst18|Mux1~0 HEX6[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "8.028 ns" { GR0_3:inst10|QA[3] {} bcd7seg:inst18|Mux1~0 {} HEX6[5] {} } { 0.000ns 1.406ns 3.564ns } { 0.000ns 0.436ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "IR:inst11\|d\[0\] SW\[6\] CLOCK27 4.769 ns register " "Info: th for register \"IR:inst11\|d\[0\]\" (data pin = \"SW\[6\]\", clock pin = \"CLOCK27\") is 4.769 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK27 destination 7.223 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK27\" to destination register is 7.223 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK27 1 CLK PIN_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 4; CLK Node = 'CLOCK27'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK27 } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 376 88 256 392 "CLOCK27" "" } { 408 376 425 424 "CLOCK27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.564 ns) + CELL(0.787 ns) 3.350 ns timing:inst\|countsec\[2\] 2 REG LCFF_X42_Y16_N9 8 " "Info: 2: + IC(1.564 ns) + CELL(0.787 ns) = 3.350 ns; Loc. = LCFF_X42_Y16_N9; Fanout = 8; REG Node = 'timing:inst\|countsec\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.351 ns" { CLOCK27 timing:inst|countsec[2] } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.420 ns) 4.103 ns timing:inst\|Equal0 3 COMB LCCOMB_X42_Y16_N0 13 " "Info: 3: + IC(0.333 ns) + CELL(0.420 ns) = 4.103 ns; Loc. = LCCOMB_X42_Y16_N0; Fanout = 13; COMB Node = 'timing:inst\|Equal0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.753 ns" { timing:inst|countsec[2] timing:inst|Equal0 } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.556 ns) + CELL(0.000 ns) 5.659 ns timing:inst\|Equal0~clkctrl 4 COMB CLKCTRL_G6 12 " "Info: 4: + IC(1.556 ns) + CELL(0.000 ns) = 5.659 ns; Loc. = CLKCTRL_G6; Fanout = 12; COMB Node = 'timing:inst\|Equal0~clkctrl'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { timing:inst|Equal0 timing:inst|Equal0~clkctrl } "NODE_NAME" } } { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/timing.vhd" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 7.223 ns IR:inst11\|d\[0\] 5 REG LCFF_X45_Y15_N5 4 " "Info: 5: + IC(1.027 ns) + CELL(0.537 ns) = 7.223 ns; Loc. = LCFF_X45_Y15_N5; Fanout = 4; REG Node = 'IR:inst11\|d\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { timing:inst|Equal0~clkctrl IR:inst11|d[0] } "NODE_NAME" } } { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/IR.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.743 ns ( 37.98 % ) " "Info: Total cell delay = 2.743 ns ( 37.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.480 ns ( 62.02 % ) " "Info: Total interconnect delay = 4.480 ns ( 62.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.223 ns" { CLOCK27 timing:inst|countsec[2] timing:inst|Equal0 timing:inst|Equal0~clkctrl IR:inst11|d[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.223 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[2] {} timing:inst|Equal0 {} timing:inst|Equal0~clkctrl {} IR:inst11|d[0] {} } { 0.000ns 0.000ns 1.564ns 0.333ns 1.556ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/IR.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.720 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.720 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[6\] 1 PIN PIN_AC13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AC13; Fanout = 1; PIN Node = 'SW\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[6] } "NODE_NAME" } } { "CPU_6bit.bdf" "" { Schematic "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/CPU_6bit.bdf" { { 480 88 256 496 "SW\[17..0\]" "" } { 232 328 432 248 "SW\[17..6\]" "" } { 440 384 424 456 "SW\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.498 ns) + CELL(0.149 ns) 2.636 ns IR:inst11\|d\[0\]~feeder 2 COMB LCCOMB_X45_Y15_N4 1 " "Info: 2: + IC(1.498 ns) + CELL(0.149 ns) = 2.636 ns; Loc. = LCCOMB_X45_Y15_N4; Fanout = 1; COMB Node = 'IR:inst11\|d\[0\]~feeder'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.647 ns" { SW[6] IR:inst11|d[0]~feeder } "NODE_NAME" } } { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/IR.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.720 ns IR:inst11\|d\[0\] 3 REG LCFF_X45_Y15_N5 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.720 ns; Loc. = LCFF_X45_Y15_N5; Fanout = 4; REG Node = 'IR:inst11\|d\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { IR:inst11|d[0]~feeder IR:inst11|d[0] } "NODE_NAME" } } { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU BSF/IR.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns ( 44.93 % ) " "Info: Total cell delay = 1.222 ns ( 44.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.498 ns ( 55.07 % ) " "Info: Total interconnect delay = 1.498 ns ( 55.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { SW[6] IR:inst11|d[0]~feeder IR:inst11|d[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { SW[6] {} SW[6]~combout {} IR:inst11|d[0]~feeder {} IR:inst11|d[0] {} } { 0.000ns 0.000ns 1.498ns 0.000ns } { 0.000ns 0.989ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.223 ns" { CLOCK27 timing:inst|countsec[2] timing:inst|Equal0 timing:inst|Equal0~clkctrl IR:inst11|d[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.223 ns" { CLOCK27 {} CLOCK27~combout {} timing:inst|countsec[2] {} timing:inst|Equal0 {} timing:inst|Equal0~clkctrl {} IR:inst11|d[0] {} } { 0.000ns 0.000ns 1.564ns 0.333ns 1.556ns 1.027ns } { 0.000ns 0.999ns 0.787ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.720 ns" { SW[6] IR:inst11|d[0]~feeder IR:inst11|d[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.720 ns" { SW[6] {} SW[6]~combout {} IR:inst11|d[0]~feeder {} IR:inst11|d[0] {} } { 0.000ns 0.000ns 1.498ns 0.000ns } { 0.000ns 0.989ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 100 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "202 " "Info: Peak virtual memory: 202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jun 22 16:20:53 2019 " "Info: Processing ended: Sat Jun 22 16:20:53 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
