/ihp/ihpusr/cadence/xcelium/20.09/tools.lnx86/bin/xmvlog -MESSAGES -NOLOG -CDSLIB cds.lib -HDLVAR hdl.var -64bit +incdir+/home/miglioranza/.cxl.ip/incl -work axis_dwidth_converter_v1_1_24 -f /ihp/departments/D-SYA/work/miglioranza/Symbol_mapper/Symbol_mapper.cache/compile_simlib/xcelium/axis_dwidth_converter_v1_1_24/.cxl.verilog.axis_dwidth_converter_v1_1_24.axis_dwidth_converter_v1_1_24.lin64.cmf
