<profile>
    <ReportVersion>
        <Version>2022.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>canny</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>6.13</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.871</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>17453</Best-caseLatency>
            <Average-caseLatency>17453</Average-caseLatency>
            <Worst-caseLatency>17453</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.175 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.175 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.175 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>17444</DataflowPipelineThroughput>
            <Interval-min>17444</Interval-min>
            <Interval-max>17444</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>202</BRAM_18K>
            <DSP>47</DSP>
            <FF>5940</FF>
            <LUT>3665</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>src_address0</name>
            <Object>src</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_ce0</name>
            <Object>src</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_d0</name>
            <Object>src</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_q0</name>
            <Object>src</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_we0</name>
            <Object>src</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_address1</name>
            <Object>src</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_ce1</name>
            <Object>src</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_d1</name>
            <Object>src</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_q1</name>
            <Object>src</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_we1</name>
            <Object>src</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_address0</name>
            <Object>dst</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_ce0</name>
            <Object>dst</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_d0</name>
            <Object>dst</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_q0</name>
            <Object>dst</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_we0</name>
            <Object>dst</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_address1</name>
            <Object>dst</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_ce1</name>
            <Object>dst</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_d1</name>
            <Object>dst</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_q1</name>
            <Object>dst</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_we1</name>
            <Object>dst</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>upperThresh</name>
            <Object>upperThresh</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>lowerThresh</name>
            <Object>lowerThresh</Object>
            <Type>scalar</Type>
            <Scope/>
            <IOProtocol>ap_none</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>canny</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>canny</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>canny</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>canny</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>canny</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>canny</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>canny</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>MergeFilter_U0</InstName>
                    <ModuleName>MergeFilter</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>126</ID>
                    <BindInstances>LineBuff_U xy_2_fu_302_p2 adr_x_V_fu_333_p2 adr_x_V_1_fu_345_p2 adr_x_V_2_fu_351_p2 adr_y_V_fu_471_p2 adr_y_V_1_fu_476_p2 adr_y_V_2_fu_481_p2 ret_V_fu_511_p2 mul_8ns_8s_16_3_1_U13 mac_muladd_8ns_8s_16s_17_4_1_U29 mac_muladd_8ns_10s_18s_19_4_1_U30 mac_muladd_8ns_10s_17s_19_4_1_U37 mac_muladd_8ns_7ns_16ns_17_4_1_U39 mul_8ns_10s_18_3_1_U14 mac_muladd_8ns_7ns_15ns_16_4_1_U31 mac_muladd_8ns_8s_16s_17_4_1_U25 mac_muladd_8ns_10s_18ns_19_4_1_U38 mac_muladd_8ns_8s_16s_17_4_1_U32 mul_8ns_10s_18_3_1_U16 mul_mul_8ns_11s_19_4_1_U23 mac_muladd_8ns_9ns_18ns_18_4_1_U24 mac_muladd_8ns_10s_19s_19_4_1_U33 mul_8ns_10ns_17_3_1_U10 mul_8ns_8s_16_3_1_U11 mul_8ns_10s_18_3_1_U9 mac_muladd_8ns_11s_19s_20_4_1_U34 mac_muladd_8ns_10ns_18s_19_4_1_U35 mac_muladd_8ns_9ns_17ns_18_4_1_U26 mac_muladd_8ns_10s_18s_19_4_1_U22 mac_muladd_8ns_7ns_17ns_18_4_1_U27 mul_8ns_10s_18_3_1_U8 mul_8ns_10ns_17_3_1_U12 mac_muladd_8ns_10ns_19ns_20_4_1_U28 mul_8ns_10ns_17_3_1_U7 mac_muladd_8ns_9ns_17s_18_4_1_U40 mac_muladd_8ns_7ns_15ns_16_4_1_U36 mac_muladd_8ns_8s_16s_17_4_1_U19 mac_muladd_8ns_7ns_17ns_17_4_1_U20 mul_8ns_8s_16_3_1_U5 mac_muladd_8ns_9ns_18ns_19_4_1_U21 mul_8ns_10ns_17_3_1_U6 mac_muladd_8ns_7ns_16ns_16_4_1_U17 mac_muladd_8ns_9ns_17ns_18_4_1_U18 mul_8ns_8ns_15_3_1_U15 mac_muladd_8ns_7ns_16ns_16_4_1_U17 mac_muladd_8ns_8s_16s_17_4_1_U19 mac_muladd_8ns_10s_18s_19_4_1_U22 add_ln109_3_fu_932_p2 pixel_tmp_1_8_fu_974_p2 mac_muladd_8ns_11s_19s_20_4_1_U34 mac_muladd_8ns_9ns_18ns_18_4_1_U24 mac_muladd_8ns_10ns_18s_19_4_1_U35 pixel_tmp_1_9_fu_1022_p2 add_ln109_9_fu_1064_p2 mac_muladd_8ns_9ns_17ns_18_4_1_U26 mac_muladd_8ns_10s_18ns_19_4_1_U38 add_ln109_12_fu_1089_p2 mac_muladd_8ns_8s_16s_17_4_1_U29 mac_muladd_8ns_9ns_17s_18_4_1_U40 mac_muladd_8ns_7ns_15ns_16_4_1_U31 mac_muladd_8ns_7ns_16ns_17_4_1_U39 add_ln109_17_fu_1100_p2 pixel_tmp_1_fu_1137_p2 mac_muladd_8ns_9ns_17ns_18_4_1_U18 mac_muladd_8ns_9ns_18ns_19_4_1_U21 mac_muladd_8ns_7ns_17ns_17_4_1_U20 pixel_tmp_2_6_fu_941_p2 mac_muladd_8ns_10ns_19ns_20_4_1_U28 mac_muladd_8ns_7ns_17ns_18_4_1_U27 pixel_tmp_2_7_fu_1008_p2 mac_muladd_8ns_10s_19s_19_4_1_U33 add_ln110_8_fu_1039_p2 mac_muladd_8ns_10s_18s_19_4_1_U30 add_ln110_10_fu_1045_p2 add_ln110_11_fu_1073_p2 mac_muladd_8ns_8s_16s_17_4_1_U25 mac_muladd_8ns_10s_17s_19_4_1_U37 mac_muladd_8ns_8s_16s_17_4_1_U32 mac_muladd_8ns_7ns_15ns_16_4_1_U36 add_ln110_16_fu_1053_p2 add_ln110_17_fu_1081_p2 pixel_tmp_2_fu_1109_p2 y_7_fu_443_p2 x_7_fu_449_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>ConvertXY_U0</InstName>
                    <ModuleName>ConvertXY</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>135</ID>
                    <BindInstances>add_ln141_fu_118_p2 mul_mul_13s_13s_26_4_1_U68 mac_muladd_13s_13s_26s_26_4_1_U70 mac_muladd_13s_13s_26s_26_4_1_U70 mul_mul_20s_13s_32_4_1_U69 mul_mul_26s_6ns_32_4_1_U71 mul_mul_26s_9ns_32_4_1_U72</BindInstances>
                </Instance>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>146</ID>
                </Instance>
                <Instance>
                    <InstName>NonMaximumSuppression_U0</InstName>
                    <ModuleName>NonMaximumSuppression</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>156</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1_fu_74</InstName>
                            <ModuleName>NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>74</ID>
                            <BindInstances>sub_ln226_fu_488_p2 sub_ln238_fu_524_p2 add_ln264_fu_343_p2 y_fu_355_p2 x_fu_361_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>LineBuff_mag_U LineBuff_tan_y_U LineBuff_tan_x_225_U LineBuff_tan_x_675_U mul_32s_32s_32_5_1_U96 mul_32s_32s_32_5_1_U97</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>lowerThresh_c_U upperThresh_c_U x_sobel_V_U y_sobel_V_U y_sobel_7_V_U magnitude_V_U tangent_y_V_U tangent_x_225_V_U tangent_x_675_V_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>6.13</ClockUncertainty>
                    <EstimatedClockPeriod>1.935</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>38</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>MergeFilter</Name>
            <Loops>
                <VITIS_LOOP_68_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>6.13</ClockUncertainty>
                    <EstimatedClockPeriod>3.721</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17443</Best-caseLatency>
                    <Average-caseLatency>17443</Average-caseLatency>
                    <Worst-caseLatency>17443</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.174 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.174 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.174 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17443</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_1>
                        <Name>VITIS_LOOP_68_1</Name>
                        <Slack>3.87</Slack>
                        <TripCount>17424</TripCount>
                        <Latency>17441</Latency>
                        <AbsoluteTimeLatency>0.174 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>19</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_68_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>36</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>16</UTIL_DSP>
                    <FF>2571</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>1451</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuff_U" SOURCE="canny/canny.cpp:40" URAM="0" VARIABLE="LineBuff"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="xy_2_fu_302_p2" SOURCE="canny/canny.cpp:68" URAM="0" VARIABLE="xy_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="sub" PRAGMA="" RTLNAME="adr_x_V_fu_333_p2" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214" URAM="0" VARIABLE="adr_x_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="sub" PRAGMA="" RTLNAME="adr_x_V_1_fu_345_p2" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214" URAM="0" VARIABLE="adr_x_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="adr_x_V_2_fu_351_p2" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214" URAM="0" VARIABLE="adr_x_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="sub" PRAGMA="" RTLNAME="adr_y_V_fu_471_p2" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214" URAM="0" VARIABLE="adr_y_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="sub" PRAGMA="" RTLNAME="adr_y_V_1_fu_476_p2" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214" URAM="0" VARIABLE="adr_y_V_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="adr_y_V_2_fu_481_p2" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:214" URAM="0" VARIABLE="adr_y_V_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="ret_V_fu_511_p2" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1495" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="2" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_3_1_U13" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U29" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_10s_18s_19_4_1_U30" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_10s_17s_19_4_1_U37" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_16ns_17_4_1_U39" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="2" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10s_18_3_1_U14" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_15ns_16_4_1_U31" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U25" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_10s_18ns_19_4_1_U38" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U32" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="2" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10s_18_3_1_U16" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_8ns_11s_19_4_1_U23" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_9ns_18ns_18_4_1_U24" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_10s_19s_19_4_1_U33" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="2" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_3_1_U10" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="2" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_3_1_U11" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="2" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10s_18_3_1_U9" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_11s_19s_20_4_1_U34" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_10ns_18s_19_4_1_U35" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_9ns_17ns_18_4_1_U26" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_10s_18s_19_4_1_U22" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_17ns_18_4_1_U27" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="2" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10s_18_3_1_U8" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="2" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_3_1_U12" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_10ns_19ns_20_4_1_U28" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="2" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_3_1_U7" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_9ns_17s_18_4_1_U40" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_15ns_16_4_1_U36" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U19" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_17ns_17_4_1_U20" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="2" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8s_16_3_1_U5" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_9ns_18ns_19_4_1_U21" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="2" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_3_1_U6" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_16ns_16_4_1_U17" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_9ns_17ns_18_4_1_U18" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp" LATENCY="2" LOOP="VITIS_LOOP_68_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_8ns_15_3_1_U15" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_16ns_16_4_1_U17" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="pixel_tmp_1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U19" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="pixel_tmp_1_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_10s_18s_19_4_1_U22" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="add_ln109_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_3_fu_932_p2" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="add_ln109_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="pixel_tmp_1_8_fu_974_p2" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="pixel_tmp_1_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_11s_19s_20_4_1_U34" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="add_ln109_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_9ns_18ns_18_4_1_U24" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="add_ln109_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_10ns_18s_19_4_1_U35" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="add_ln109_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="pixel_tmp_1_9_fu_1022_p2" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="pixel_tmp_1_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_9_fu_1064_p2" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="add_ln109_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_9ns_17ns_18_4_1_U26" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="add_ln109_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_10s_18ns_19_4_1_U38" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="add_ln109_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_12_fu_1089_p2" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="add_ln109_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U29" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="add_ln109_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_9ns_17s_18_4_1_U40" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="add_ln109_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_15ns_16_4_1_U31" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="add_ln109_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_16ns_17_4_1_U39" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="add_ln109_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln109_17_fu_1100_p2" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="add_ln109_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="pixel_tmp_1_fu_1137_p2" SOURCE="canny/canny.cpp:109" URAM="0" VARIABLE="pixel_tmp_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_9ns_17ns_18_4_1_U18" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="pixel_tmp_2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_9ns_18ns_19_4_1_U21" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="add_ln110_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_17ns_17_4_1_U20" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="add_ln110_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="pixel_tmp_2_6_fu_941_p2" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="pixel_tmp_2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_10ns_19ns_20_4_1_U28" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="add_ln110_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_17ns_18_4_1_U27" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="add_ln110_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="pixel_tmp_2_7_fu_1008_p2" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="pixel_tmp_2_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_10s_19s_19_4_1_U33" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="add_ln110_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_8_fu_1039_p2" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="add_ln110_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_10s_18s_19_4_1_U30" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="add_ln110_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_10_fu_1045_p2" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="add_ln110_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_11_fu_1073_p2" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="add_ln110_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U25" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="add_ln110_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_10s_17s_19_4_1_U37" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="add_ln110_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8s_16s_17_4_1_U32" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="add_ln110_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_7ns_15ns_16_4_1_U36" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="add_ln110_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_16_fu_1053_p2" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="add_ln110_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln110_17_fu_1081_p2" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="add_ln110_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="pixel_tmp_2_fu_1109_p2" SOURCE="canny/canny.cpp:110" URAM="0" VARIABLE="pixel_tmp_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="y_7_fu_443_p2" SOURCE="canny/canny.cpp:123" URAM="0" VARIABLE="y_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_1" OPTYPE="add" PRAGMA="" RTLNAME="x_7_fu_449_p2" SOURCE="canny/canny.cpp:127" URAM="0" VARIABLE="x_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>ConvertXY</Name>
            <Loops>
                <VITIS_LOOP_141_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>6.13</ClockUncertainty>
                    <EstimatedClockPeriod>2.319</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16395</Best-caseLatency>
                    <Average-caseLatency>16395</Average-caseLatency>
                    <Worst-caseLatency>16395</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16395</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_141_1>
                        <Name>VITIS_LOOP_141_1</Name>
                        <Slack>3.87</Slack>
                        <TripCount>16384</TripCount>
                        <Latency>16393</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_141_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>5</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>437</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>241</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_141_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln141_fu_118_p2" SOURCE="canny/canny.cpp:141" URAM="0" VARIABLE="add_ln141"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_141_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_13s_13s_26_4_1_U68" SOURCE="D:/Xilinx_2022.1/Vitis_HLS/2022.2/common/technology/autopilot\ap_int_base.h:1494" URAM="0" VARIABLE="ret_V"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_141_1" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_13s_13s_26s_26_4_1_U70" SOURCE="canny/canny.cpp:146" URAM="0" VARIABLE="mul_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_141_1" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_13s_13s_26s_26_4_1_U70" SOURCE="canny/canny.cpp:146" URAM="0" VARIABLE="add_ln146"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_141_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_20s_13s_32_4_1_U69" SOURCE="canny/canny.cpp:147" URAM="0" VARIABLE="mul_ln147"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_141_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_26s_6ns_32_4_1_U71" SOURCE="canny/canny.cpp:148" URAM="0" VARIABLE="mul_ln148"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp48" LATENCY="3" LOOP="VITIS_LOOP_141_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_mul_26s_9ns_32_4_1_U72" SOURCE="canny/canny.cpp:149" URAM="0" VARIABLE="mul_ln149"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>NonMaximumSuppression_Pipeline_VITIS_LOOP_193_1</Name>
            <Loops>
                <VITIS_LOOP_193_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>6.13</ClockUncertainty>
                    <EstimatedClockPeriod>3.451</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16391</Best-caseLatency>
                    <Average-caseLatency>16391</Average-caseLatency>
                    <Worst-caseLatency>16391</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16391</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_193_1>
                        <Name>VITIS_LOOP_193_1</Name>
                        <Slack>3.87</Slack>
                        <TripCount>16384</TripCount>
                        <Latency>16389</Latency>
                        <AbsoluteTimeLatency>0.164 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_193_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1357</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1088</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_193_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln226_fu_488_p2" SOURCE="canny/canny.cpp:226" URAM="0" VARIABLE="sub_ln226"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_193_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln238_fu_524_p2" SOURCE="canny/canny.cpp:238" URAM="0" VARIABLE="sub_ln238"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_193_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln264_fu_343_p2" SOURCE="canny/canny.cpp:264" URAM="0" VARIABLE="add_ln264"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_193_1" OPTYPE="add" PRAGMA="" RTLNAME="y_fu_355_p2" SOURCE="canny/canny.cpp:266" URAM="0" VARIABLE="y"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_193_1" OPTYPE="add" PRAGMA="" RTLNAME="x_fu_361_p2" SOURCE="canny/canny.cpp:270" URAM="0" VARIABLE="x"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>NonMaximumSuppression</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>6.13</ClockUncertainty>
                    <EstimatedClockPeriod>3.871</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>16397</Best-caseLatency>
                    <Average-caseLatency>16397</Average-caseLatency>
                    <Worst-caseLatency>16397</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.164 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.164 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.164 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>16397</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>12</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>4</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>1588</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1195</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuff_mag_U" SOURCE="canny/canny.cpp:161" URAM="0" VARIABLE="LineBuff_mag"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuff_tan_y_U" SOURCE="canny/canny.cpp:163" URAM="0" VARIABLE="LineBuff_tan_y"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuff_tan_x_225_U" SOURCE="canny/canny.cpp:165" URAM="0" VARIABLE="LineBuff_tan_x_225"/>
                <BindNode BINDTYPE="storage" BRAM="3" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="LineBuff_tan_x_675_U" SOURCE="canny/canny.cpp:167" URAM="0" VARIABLE="LineBuff_tan_x_675"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U96" SOURCE="canny/canny.cpp:170" URAM="0" VARIABLE="mul_ln170"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="4" LOOP="" OPTYPE="mul" PRAGMA="" RTLNAME="mul_32s_32s_32_5_1_U97" SOURCE="canny/canny.cpp:171" URAM="0" VARIABLE="mul_ln171"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>canny</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>6.13</ClockUncertainty>
                    <EstimatedClockPeriod>3.871</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>17453</Best-caseLatency>
                    <Average-caseLatency>17453</Average-caseLatency>
                    <Worst-caseLatency>17453</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.175 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.175 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.175 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>17444</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>17444</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>202</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>72</UTIL_BRAM>
                    <DSP>47</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>21</UTIL_DSP>
                    <FF>5940</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>5</UTIL_FF>
                    <LUT>3665</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>6</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="lowerThresh_c_U" SOURCE="canny/canny.cpp:16" URAM="0" VARIABLE="lowerThresh_c"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="upperThresh_c_U" SOURCE="canny/canny.cpp:16" URAM="0" VARIABLE="upperThresh_c"/>
                <BindNode BINDTYPE="storage" BRAM="13" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="x_sobel_V_U" SOURCE="canny/canny.cpp:18" URAM="0" VARIABLE="x_sobel_V"/>
                <BindNode BINDTYPE="storage" BRAM="13" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_sobel_V_U" SOURCE="canny/canny.cpp:18" URAM="0" VARIABLE="y_sobel_V"/>
                <BindNode BINDTYPE="storage" BRAM="40" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="y_sobel_7_V_U" SOURCE="canny/canny.cpp:19" URAM="0" VARIABLE="y_sobel_7_V"/>
                <BindNode BINDTYPE="storage" BRAM="26" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="magnitude_V_U" SOURCE="canny/canny.cpp:20" URAM="0" VARIABLE="magnitude_V"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tangent_y_V_U" SOURCE="canny/canny.cpp:21" URAM="0" VARIABLE="tangent_y_V"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tangent_x_225_V_U" SOURCE="canny/canny.cpp:22" URAM="0" VARIABLE="tangent_x_225_V"/>
                <BindNode BINDTYPE="storage" BRAM="32" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="tangent_x_675_V_U" SOURCE="canny/canny.cpp:23" URAM="0" VARIABLE="tangent_x_675_V"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>x_sobel_V_U</Name>
            <ParentInst/>
            <StaticDepth>16384</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>y_sobel_V_U</Name>
            <ParentInst/>
            <StaticDepth>16384</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>y_sobel_7_V_U</Name>
            <ParentInst/>
            <StaticDepth>21846</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>magnitude_V_U</Name>
            <ParentInst/>
            <StaticDepth>16384</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tangent_y_V_U</Name>
            <ParentInst/>
            <StaticDepth>16384</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tangent_x_225_V_U</Name>
            <ParentInst/>
            <StaticDepth>16384</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>tangent_x_675_V_U</Name>
            <ParentInst/>
            <StaticDepth>16384</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="src" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="src_address0" name="src_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="src_ce0" name="src_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="src_d0" name="src_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="src_q0" name="src_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="src_we0" name="src_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="src_address1" name="src_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="src_ce1" name="src_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="src_d1" name="src_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="src_q1" name="src_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="src_we1" name="src_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dst" index="1" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="dst_address0" name="dst_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="dst_ce0" name="dst_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="dst_d0" name="dst_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="dst_q0" name="dst_q0" usage="data" direction="in"/>
                <hwRef type="port" interface="dst_we0" name="dst_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="dst_address1" name="dst_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="dst_ce1" name="dst_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="dst_d1" name="dst_d1" usage="data" direction="out"/>
                <hwRef type="port" interface="dst_q1" name="dst_q1" usage="data" direction="in"/>
                <hwRef type="port" interface="dst_we1" name="dst_we1" usage="control" direction="out"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="upperThresh" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="upperThresh" name="upperThresh" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="lowerThresh" index="3" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="lowerThresh" name="lowerThresh" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="src_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="src_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>src_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="src"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="src_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="src_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>src_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="src"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="src_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="src_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>src_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="src"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="src_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="src_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>src_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="src"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="src_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="src_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>src_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="src"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="src_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="src_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>src_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="src"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dst_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="dst_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>dst_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="dst"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dst_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="dst_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>dst_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="dst"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dst_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="dst_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>dst_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="dst"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dst_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="dst_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>dst_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="dst"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dst_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="32">
            <portMaps>
                <portMap portMapName="dst_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>dst_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="dst"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dst_q1" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="dst_q1">DATA</portMap>
            </portMaps>
            <ports>
                <port>dst_q1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="dst"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="upperThresh" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="upperThresh">DATA</portMap>
            </portMaps>
            <ports>
                <port>upperThresh</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="upperThresh"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="lowerThresh" type="data" busTypeName="data" protocol="ap_none" mode="slave" dataWidth="32">
            <portMaps>
                <portMap portMapName="lowerThresh">DATA</portMap>
            </portMaps>
            <ports>
                <port>lowerThresh</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_none" register_option="0" argName="lowerThresh"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="dst_address0">14, , </column>
                    <column name="dst_address1">14, , </column>
                    <column name="dst_d0">32, , </column>
                    <column name="dst_d1">32, , </column>
                    <column name="dst_q0">32, , </column>
                    <column name="dst_q1">32, , </column>
                    <column name="src_address0">14, , </column>
                    <column name="src_address1">14, , </column>
                    <column name="src_d0">32, , </column>
                    <column name="src_d1">32, , </column>
                    <column name="src_q0">32, , </column>
                    <column name="src_q1">32, , </column>
                </table>
            </item>
            <item name="Other Ports">
                <table isCollapsed="0">
                    <keys size="3">Interface, Mode, Bitwidth</keys>
                    <column name="lowerThresh">ap_none, 32, , </column>
                    <column name="upperThresh">ap_none, 32, , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst">reset, ap_rst, </column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="src">in, int*</column>
                    <column name="dst">out, int*</column>
                    <column name="upperThresh">in, int</column>
                    <column name="lowerThresh">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="src">src_address0, port, offset, </column>
                    <column name="src">src_ce0, port, , </column>
                    <column name="src">src_d0, port, , </column>
                    <column name="src">src_q0, port, , </column>
                    <column name="src">src_we0, port, , </column>
                    <column name="src">src_address1, port, offset, </column>
                    <column name="src">src_ce1, port, , </column>
                    <column name="src">src_d1, port, , </column>
                    <column name="src">src_q1, port, , </column>
                    <column name="src">src_we1, port, , </column>
                    <column name="dst">dst_address0, port, offset, </column>
                    <column name="dst">dst_ce0, port, , </column>
                    <column name="dst">dst_d0, port, , </column>
                    <column name="dst">dst_q0, port, , </column>
                    <column name="dst">dst_we0, port, , </column>
                    <column name="dst">dst_address1, port, offset, </column>
                    <column name="dst">dst_ce1, port, , </column>
                    <column name="dst">dst_d1, port, , </column>
                    <column name="dst">dst_q1, port, , </column>
                    <column name="dst">dst_we1, port, , </column>
                    <column name="upperThresh">upperThresh, port, , </column>
                    <column name="lowerThresh">lowerThresh, port, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="dataflow" location="canny/canny.cpp:16" status="valid" parentFunction="canny" variable="" isDirective="0" options=""/>
        <Pragma type="stream" location="canny/canny.cpp:24" status="valid" parentFunction="canny" variable="" isDirective="0" options="variable= x_sobel type= fifo"/>
        <Pragma type="stream" location="canny/canny.cpp:25" status="valid" parentFunction="canny" variable="" isDirective="0" options="variable= y_sobel type= fifo"/>
        <Pragma type="stream" location="canny/canny.cpp:26" status="valid" parentFunction="canny" variable="" isDirective="0" options="variable= y_sobel_7 type= fifo"/>
        <Pragma type="stream" location="canny/canny.cpp:27" status="valid" parentFunction="canny" variable="" isDirective="0" options="variable= magnitude type= fifo"/>
        <Pragma type="stream" location="canny/canny.cpp:28" status="valid" parentFunction="canny" variable="" isDirective="0" options="variable= tangent_y type= fifo"/>
        <Pragma type="stream" location="canny/canny.cpp:29" status="valid" parentFunction="canny" variable="" isDirective="0" options="variable= tangent_x_225 type= fifo"/>
        <Pragma type="stream" location="canny/canny.cpp:30" status="valid" parentFunction="canny" variable="" isDirective="0" options="variable= tangent_x_675 type= fifo"/>
        <Pragma type="array_reshape" location="canny/canny.cpp:42" status="valid" parentFunction="mergefilter" variable="LineBuff" isDirective="0" options="variable=LineBuff complete dim=1"/>
        <Pragma type="array_partition" location="canny/canny.cpp:43" status="valid" parentFunction="mergefilter" variable="WindowBuff" isDirective="0" options="variable=WindowBuff complete dim=0"/>
        <Pragma type="dependence" location="canny/canny.cpp:44" status="valid" parentFunction="mergefilter" variable="LineBuff" isDirective="0" options="variable=LineBuff inter false"/>
        <Pragma type="dependence" location="canny/canny.cpp:45" status="valid" parentFunction="mergefilter" variable="LineBuff" isDirective="0" options="variable=LineBuff intra false"/>
        <Pragma type="array_partition" location="canny/canny.cpp:63" status="valid" parentFunction="mergefilter" variable="X_MERGE_KERNEL" isDirective="0" options="variable=X_MERGE_KERNEL complete dim=0"/>
        <Pragma type="array_partition" location="canny/canny.cpp:64" status="valid" parentFunction="mergefilter" variable="Y_MERGE_KERNEL" isDirective="0" options="variable=Y_MERGE_KERNEL complete dim=0"/>
        <Pragma type="pipeline" location="canny/canny.cpp:69" status="valid" parentFunction="mergefilter" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="canny/canny.cpp:142" status="valid" parentFunction="convertxy" variable="" isDirective="0" options=""/>
        <Pragma type="array_reshape" location="canny/canny.cpp:174" status="valid" parentFunction="nonmaximumsuppression" variable="LineBuff_mag" isDirective="0" options="variable=LineBuff_mag complete dim=1"/>
        <Pragma type="array_partition" location="canny/canny.cpp:175" status="valid" parentFunction="nonmaximumsuppression" variable="WindowBuff_mag" isDirective="0" options="variable=WindowBuff_mag complete dim=0"/>
        <Pragma type="array_reshape" location="canny/canny.cpp:176" status="valid" parentFunction="nonmaximumsuppression" variable="LineBuff_tan_y" isDirective="0" options="variable=LineBuff_tan_y complete dim=1"/>
        <Pragma type="array_partition" location="canny/canny.cpp:177" status="valid" parentFunction="nonmaximumsuppression" variable="WindowBuff_tan_y" isDirective="0" options="variable=WindowBuff_tan_y complete dim=0"/>
        <Pragma type="array_reshape" location="canny/canny.cpp:178" status="valid" parentFunction="nonmaximumsuppression" variable="LineBuff_tan_x_225" isDirective="0" options="variable=LineBuff_tan_x_225 complete dim=1"/>
        <Pragma type="array_partition" location="canny/canny.cpp:179" status="valid" parentFunction="nonmaximumsuppression" variable="WindowBuff_tan_x_225" isDirective="0" options="variable=WindowBuff_tan_x_225 complete dim=0"/>
        <Pragma type="array_reshape" location="canny/canny.cpp:180" status="valid" parentFunction="nonmaximumsuppression" variable="LineBuff_tan_x_675" isDirective="0" options="variable=LineBuff_tan_x_675 complete dim=1"/>
        <Pragma type="array_partition" location="canny/canny.cpp:181" status="valid" parentFunction="nonmaximumsuppression" variable="WindowBuff_tan_x_675" isDirective="0" options="variable=WindowBuff_tan_x_675 complete dim=0"/>
        <Pragma type="dependence" location="canny/canny.cpp:182" status="valid" parentFunction="nonmaximumsuppression" variable="LineBuff_mag" isDirective="0" options="variable=LineBuff_mag inter false"/>
        <Pragma type="dependence" location="canny/canny.cpp:183" status="valid" parentFunction="nonmaximumsuppression" variable="LineBuff_mag" isDirective="0" options="variable=LineBuff_mag intra false"/>
        <Pragma type="dependence" location="canny/canny.cpp:184" status="valid" parentFunction="nonmaximumsuppression" variable="LineBuff_tan_y" isDirective="0" options="variable=LineBuff_tan_y inter false"/>
        <Pragma type="dependence" location="canny/canny.cpp:185" status="valid" parentFunction="nonmaximumsuppression" variable="LineBuff_tan_y" isDirective="0" options="variable=LineBuff_tan_y intra false"/>
        <Pragma type="dependence" location="canny/canny.cpp:186" status="valid" parentFunction="nonmaximumsuppression" variable="LineBuff_tan_x_225" isDirective="0" options="variable=LineBuff_tan_x_225 inter false"/>
        <Pragma type="dependence" location="canny/canny.cpp:187" status="valid" parentFunction="nonmaximumsuppression" variable="LineBuff_tan_x_225" isDirective="0" options="variable=LineBuff_tan_x_225 intra false"/>
        <Pragma type="dependence" location="canny/canny.cpp:188" status="valid" parentFunction="nonmaximumsuppression" variable="LineBuff_tan_x_675" isDirective="0" options="variable=LineBuff_tan_x_675 inter false"/>
        <Pragma type="dependence" location="canny/canny.cpp:189" status="valid" parentFunction="nonmaximumsuppression" variable="LineBuff_tan_x_675" isDirective="0" options="variable=LineBuff_tan_x_675 intra false"/>
        <Pragma type="pipeline" location="canny/canny.cpp:194" status="valid" parentFunction="nonmaximumsuppression" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

