{"Source Block": ["oh/elink/hdl/etx_io.v@106:120@HdlStmProcess", "       tx_io_wait <= 1'b1;\n     else if (tx_state[2:0]==`IDLE)\n       tx_io_wait <= 1'b0;\n  \n   //Create frame signal for output\n   always @ (posedge tx_lclk)\n     begin\n\ttx_state_reg[2:0]     <= tx_state[2:0];\n\ttx_frame              <= |(tx_state_reg[2:0]);\n     end\n\n   //#############################\n   //# 2 CYCLE PACKET PIPELINE\n   //#############################  \n   always @ (posedge tx_lclk)\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[111, "   always @ (posedge tx_lclk)\n"]], "Add": [[111, "   always @ (posedge tx_lclk_io)\n"]]}}