# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do ELEC374Project_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
<<<<<<< HEAD
# vlog -vlog01compat -work work +incdir+C:/Users/Admin/Documents/ELEC374part2 {C:/Users/Admin/Documents/ELEC374part2/div_32bit.v}
=======
# vlog -vlog01compat -work work +incdir+C:/code/374pt2/ELEC374part2/ELEC374part2 {C:/code/374pt2/ELEC374part2/ELEC374part2/z_register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module z_register
# 
# Top level modules:
# 	z_register
# vlog -vlog01compat -work work +incdir+C:/code/374pt2/ELEC374part2/ELEC374part2 {C:/code/374pt2/ELEC374part2/ELEC374part2/Register.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# vlog -vlog01compat -work work +incdir+C:/code/374pt2/ELEC374part2/ELEC374part2 {C:/code/374pt2/ELEC374part2/ELEC374part2/PC.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module PC
# 
# Top level modules:
# 	PC
# vlog -vlog01compat -work work +incdir+C:/code/374pt2/ELEC374part2/ELEC374part2 {C:/code/374pt2/ELEC374part2/ELEC374part2/mul_32bit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mul_32bit
# 
# Top level modules:
# 	mul_32bit
# vlog -vlog01compat -work work +incdir+C:/code/374pt2/ELEC374part2/ELEC374part2 {C:/code/374pt2/ELEC374part2/ELEC374part2/multiplexer32to1.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module multiplexer32to1
# 
# Top level modules:
# 	multiplexer32to1
# vlog -vlog01compat -work work +incdir+C:/code/374pt2/ELEC374part2/ELEC374part2 {C:/code/374pt2/ELEC374part2/ELEC374part2/multiplexer.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module mux2_1
# -- Compiling module mux8_1
# -- Compiling module mux16_1
# -- Compiling module mux32_1
# 
# Top level modules:
# 	mux16_1
# 	mux32_1
# vlog -vlog01compat -work work +incdir+C:/code/374pt2/ELEC374part2/ELEC374part2 {C:/code/374pt2/ELEC374part2/ELEC374part2/MDR.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MDR
# 
# Top level modules:
# 	MDR
# vlog -vlog01compat -work work +incdir+C:/code/374pt2/ELEC374part2/ELEC374part2 {C:/code/374pt2/ELEC374part2/ELEC374part2/encoder.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module encoder_32to5
# 
# Top level modules:
# 	encoder_32to5
# vlog -vlog01compat -work work +incdir+C:/code/374pt2/ELEC374part2/ELEC374part2 {C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module div_32bit
# 
# Top level modules:
# 	div_32bit
# vlog -vlog01compat -work work +incdir+C:/code/374pt2/ELEC374part2/ELEC374part2 {C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# vlog -vlog01compat -work work +incdir+C:/code/374pt2/ELEC374part2/ELEC374part2 {C:/code/374pt2/ELEC374part2/ELEC374part2/bidirectional_bus.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module bidirectional_bus
# 
# Top level modules:
# 	bidirectional_bus
# vlog -vlog01compat -work work +incdir+C:/code/374pt2/ELEC374part2/ELEC374part2 {C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# vlog -vlog01compat -work work +incdir+C:/code/374pt2/ELEC374part2/ELEC374part2 {C:/code/374pt2/ELEC374part2/ELEC374part2/add_32.v}
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module div_32bit
# 
# Top level modules:
<<<<<<< HEAD
# 	div_32bit
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Admin/Documents/ELEC374part2 {C:/Users/Admin/Documents/ELEC374part2/div_32bit_tb.v}
=======
# 	add_32_bit
# vlog -vlog01compat -work work +incdir+C:/code/374pt2/ELEC374part2/ELEC374part2 {C:/code/374pt2/ELEC374part2/ELEC374part2/sub_32bit.v}
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module div_32bit_tb
# 
# Top level modules:
# 	div_32bit_tb
# 
<<<<<<< HEAD
# vlog -vlog01compat -work work +incdir+C:/code/374pt2/ELEC374part2/ELEC374part2 {C:/code/374pt2/ELEC374part2/ELEC374part2/AND_ALUtb.v}
=======
<<<<<<< HEAD
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  div_32bit_tb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps div_32bit_tb 
# Loading work.div_32bit_tb
# Loading work.div_32bit
=======
# vlog -vlog01compat -work work +incdir+C:/code/374pt2/ELEC374part2/ELEC374part2 {C:/code/374pt2/ELEC374part2/ELEC374part2/DIV_ALUtb.v}
>>>>>>> f34d9d903ab02d260e3d8c543bbfa0b3c3c7b589
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module AND_ALUtb
# 
# Top level modules:
# 	AND_ALUtb
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs="+acc"  AND_ALUtb
# vsim -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneiii_ver -L rtl_work -L work -voptargs=\"+acc\" -t 1ps AND_ALUtb 
# Loading work.AND_ALUtb
# Loading work.datapath
# Loading work.Register
# Loading work.PC
# Loading work.MDR
# Loading work.mux2_1
# Loading work.z_register
# Loading work.ALU
# Loading work.add_32_bit
# Loading work.CLA16
# Loading work.CLA4
# Loading work.mul_32bit
# Loading work.sub_32bit
# Loading work.div_32bit
# Loading work.bidirectional_bus
# Loading work.encoder_32to5
# Loading work.multiplexer32to1
# ** Warning: (vsim-3015) C:/code/374pt2/ELEC374part2/ELEC374part2/datapath.v(83): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'outputQ'. The port definition is at: C:/code/374pt2/ELEC374part2/ELEC374part2/Register.v(3).
# 
#         Region: /AND_ALUtb/testDP/zlo
# ** Warning: (vsim-3015) C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v(38): [PCDPC] - Port size (32 or 32) does not match connection size (1) for port 'sum'. The port definition is at: C:/code/374pt2/ELEC374part2/ELEC374part2/sub_32bit.v(1).
# 
#         Region: /AND_ALUtb/testDP/alu_instance/subtraction
# ** Warning: (vsim-3015) C:/code/374pt2/ELEC374part2/ELEC374part2/ALU.v(39): [PCDPC] - Port size (32 or 32) does not match connection size (64) for port 'quotient'. The port definition is at: C:/code/374pt2/ELEC374part2/ELEC374part2/div_32bit.v(6).
# 
<<<<<<< HEAD
#         Region: /AND_ALUtb/testDP/alu_instance/division
=======
#         Region: /DIV_ALUtb/testDP/alu_instance/division
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
>>>>>>> f34d9d903ab02d260e3d8c543bbfa0b3c3c7b589
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
<<<<<<< HEAD
# run -all
# Inputs:
# Dividend =        100
# Divisor =         13
# Outputs:
# Quotient =          7
# Test Passed
# ** Note: $finish    : C:/Users/Admin/Documents/ELEC374part2/div_32bit_tb.v(46)
#    Time: 110 ns  Iteration: 0  Instance: /div_32bit_tb
# 1
# Break in Module div_32bit_tb at C:/Users/Admin/Documents/ELEC374part2/div_32bit_tb.v line 46
# Simulation Breakpoint: 1
# Break in Module div_32bit_tb at C:/Users/Admin/Documents/ELEC374part2/div_32bit_tb.v line 46
# MACRO ./ELEC374Project_run_msim_rtl_verilog.do PAUSED at line 17
=======
# run 600 ns
>>>>>>> 6889b348620290086cf5e8c8e14ea4fa5f240fa6
