// Seed: 1048673319
`timescale 1ps / 1ps
module module_0 #(
    parameter id_4 = 32'd90
) (
    input logic id_2,
    output id_3
);
  logic _id_4;
  logic id_5 = id_2;
  type_12(
      id_1[1==id_4], 1
  );
  logic id_6, id_7;
  logic id_8;
  always @(posedge 1) begin
    id_4 <= id_1;
  end
  assign id_3 = (id_3);
  assign id_4 = 1;
endmodule
