# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 860 0.000512 1024 4.58659e-41 1990 45120 2.23616 105.972 65.5875 173.85 173.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 860 0.000512 1024 4.57146e-41 1990 45144 2.24224 126.338 65.5906 194.223 194.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 860 0.000512 1024 4.57118e-41 1990 45120 2.23981 130.768 65.5644 198.623 198.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 860 0.000512 1024 4.56305e-41 1990 45120 2.24032 123.238 65.5782 191.106 191.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 860 0.000512 1024 4.55576e-41 1990 45100 2.23686 125.001 65.5585 192.848 192.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 860 0.000512 1024 4.56865e-41 1990 45024 2.232 126.09 65.4706 193.846 193.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 860 0.000512 1024 4.57174e-41 1990 45120 2.23894 127.664 65.6735 195.627 195.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 860 0.000512 1024 4.558e-41 1990 45056 2.23622 124.925 65.5443 192.754 192.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 860 0.000512 1024 4.55954e-41 1990 44928 2.23437 124.505 65.4481 192.24 192.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 860 0.000512 1024 4.57972e-41 1990 45000 2.23846 132.19 65.6164 200.096 200.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 860 0.000512 1024 4.56893e-41 1990 44800 2.22733 145.377 65.3572 213.012 213.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 860 0.000512 1024 4.57566e-41 1995 45184 2.24051 108.401 65.5881 176.285 176.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 860 0.000512 1024 4.55856e-41 1995 45160 2.23642 109.657 65.6136 177.558 177.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 860 0.000512 1024 4.55856e-41 1995 45168 2.23949 110.202 65.5877 178.08 178.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 860 0.000512 1024 4.57454e-41 1995 45136 2.23718 110.818 65.6096 178.718 178.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 860 0.000512 1024 4.58309e-41 1995 45120 2.23642 113.293 65.5316 181.115 181.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 860 0.000512 1024 4.58127e-41 1995 45144 2.24314 127.109 65.6445 195.05 195.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 860 0.000512 1024 4.56137e-41 1995 45120 2.2391 125.635 65.5561 193.482 193.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 860 0.000512 1024 4.5807e-41 1995 45120 2.24163 131.071 65.6444 199.008 199.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 860 0.000512 1024 4.55954e-41 1995 45100 2.23773 132.771 65.5471 200.61 200.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 860 0.000512 1024 4.5751e-41 1995 45024 2.23437 131.5 65.5302 199.316 199.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 860 0.000512 1024 4.58351e-41 1995 45000 2.23043 131.119 65.4692 198.873 198.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 860 0.000512 1024 4.57902e-41 1995 45056 2.23818 125.52 65.6061 193.418 193.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 860 0.000512 1024 4.56823e-41 1995 44928 2.22896 135.026 65.462 202.766 202.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 860 0.000512 1024 4.57062e-41 1995 45000 2.23706 142.628 65.6209 210.539 210.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 860 0.000512 1024 4.56613e-41 1995 44800 2.22694 132.491 65.4224 200.191 200.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 860 0.000512 1024 4.56165e-41 2000 45184 2.2409 102.881 65.6542 170.828 170.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 860 0.000512 1024 4.56263e-41 2000 45160 2.23658 114.113 65.5603 181.962 182.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 860 0.000512 1024 4.56641e-41 2000 45168 2.24134 109.475 65.5995 177.369 177.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 860 0.000512 1024 4.55926e-41 2000 45136 2.2408 111.227 65.6217 179.142 179.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 860 0.000512 1024 4.56627e-41 2000 45120 2.23981 108.586 65.5395 176.417 176.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 860 0.000512 1024 4.55562e-41 2000 45144 2.24051 133.843 65.6155 201.75 201.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 860 0.000512 1024 4.56333e-41 2000 45072 2.24256 99.1375 65.6023 167.034 167.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 860 0.000512 1024 4.58897e-41 2000 45120 2.23757 123.664 65.5796 191.534 191.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 860 0.000512 1024 4.58757e-41 2000 44960 2.23437 95.817 65.4831 163.589 163.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 860 0.000512 1024 4.58953e-41 2000 45120 2.24256 124.959 65.6536 192.909 192.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 860 0.000512 1024 4.57622e-41 2000 44928 2.23568 90.5233 65.5184 158.329 158.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 860 0.000512 1024 4.58659e-41 2000 45100 2.23558 127.551 65.6368 195.474 195.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 860 0.000512 1024 4.55744e-41 2000 45000 2.23315 93.3736 65.6327 161.293 161.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 860 0.000512 1024 4.57804e-41 2000 45024 2.22842 150.792 65.5559 218.628 218.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 860 0.000512 1024 4.58183e-41 2000 44800 2.22534 105.228 65.3991 172.906 172.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 860 0.000512 1024 4.57426e-41 2000 45000 2.23062 145.145 65.5255 212.952 213.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 860 0.000512 1024 4.58449e-41 2000 44880 2.2337 108.034 65.5369 175.857 175.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 860 0.000512 1024 4.5807e-41 2000 45056 2.2417 143.047 65.6189 210.959 211.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 860 0.000512 1024 4.56823e-41 2000 44800 2.23056 105.308 65.4302 173.023 173.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 860 0.000512 1024 4.57594e-41 2000 44928 2.23251 130.487 65.4657 198.237 198.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 860 0.000512 1024 4.5758e-41 2000 44544 2.2279 94.8313 65.2239 162.334 162.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 860 0.000512 1024 4.55884e-41 2000 45000 2.23642 134.32 65.6339 202.24 202.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 860 0.000512 1024 4.58813e-41 2000 44800 2.23731 104.705 65.5745 172.569 172.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 860 0.000512 1024 4.56893e-41 1992 45184 2.24224 102.957 65.6433 170.897 170.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 860 0.000512 1024 4.57314e-41 1992 45200 2.24406 108.762 65.6607 176.719 176.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 860 0.000512 1024 4.58112e-41 1992 45168 2.23846 107.536 65.6376 175.466 175.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 860 0.000512 1024 4.58967e-41 1992 45120 2.24102 71.749 65.5892 139.631 139.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 860 0.000512 1024 4.55814e-41 1992 45136 2.23811 119.647 65.6053 187.543 187.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 860 0.000512 1024 4.56165e-41 1992 45024 2.2351 80.7514 65.4826 148.522 148.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 860 0.000512 1024 4.56123e-41 1992 45120 2.23846 116.622 65.5416 184.452 184.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 860 0.000512 1024 4.58785e-41 1992 45056 2.2383 76.7188 65.5883 144.599 144.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 860 0.000512 1024 4.57076e-41 1992 45144 2.24458 126.568 65.5832 194.447 194.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 860 0.000512 1024 4.57216e-41 1992 45072 2.23837 96.1689 65.5667 164.027 164.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 860 0.000512 1024 4.5737e-41 1992 45120 2.23642 124.944 65.5608 192.794 192.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 860 0.000512 1024 4.57454e-41 1992 44960 2.23437 90.9144 65.4543 158.654 158.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 860 0.000512 1024 4.56501e-41 1992 45120 2.24256 146.305 65.583 214.182 214.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 860 0.000512 1024 4.56879e-41 1992 44928 2.23437 101.794 65.4639 169.545 169.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 860 0.000512 1024 4.56823e-41 1992 45100 2.2352 144.651 65.5528 212.49 212.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 860 0.000512 1024 4.57958e-41 1992 45000 2.23027 102.595 65.6126 170.491 170.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 860 0.000512 1024 4.56389e-41 1992 45024 2.23171 142.154 65.5289 209.968 210.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 860 0.000512 1024 4.558e-41 1992 44800 2.22925 101.003 65.3225 168.607 168.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 860 0.000512 1024 4.56879e-41 1992 45120 2.23891 136.16 65.6798 204.131 204.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 860 0.000512 1024 4.55912e-41 1992 44880 2.23267 99.7803 65.4527 167.52 167.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 860 0.000512 1024 4.57426e-41 1992 45056 2.2385 132.913 65.6021 200.809 200.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 860 0.000512 1024 4.56235e-41 1992 44800 2.23222 97.3229 65.3778 164.985 165.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 860 0.000512 1024 4.58281e-41 2000 45184 2.24214 114.127 65.6004 182.021 182.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 860 0.000512 1024 4.56291e-41 2000 45160 2.23965 104.763 65.6208 172.678 172.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 860 0.000512 1024 4.5566e-41 2000 45120 2.24051 68.7889 65.6362 136.714 136.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 860 0.000512 1024 4.57958e-41 2000 45168 2.24042 112.477 65.6003 180.368 180.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 860 0.000512 1024 4.58827e-41 2000 45120 2.24256 74.7971 65.6653 142.758 142.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 860 0.000512 1024 4.58519e-41 2000 45136 2.2361 112.601 65.6196 180.507 180.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 860 0.000512 1024 4.57033e-41 2000 45024 2.23325 77.8798 65.4783 145.643 145.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 860 0.000512 1024 4.56081e-41 2000 45120 2.23846 118.315 65.5593 186.166 186.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 860 0.000512 1024 4.56361e-41 2000 45056 2.23949 79.5864 65.6001 147.478 147.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 860 0.000512 1024 4.5751e-41 2000 45144 2.24154 131.072 65.6015 198.969 199.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 860 0.000512 1024 4.5772e-41 2000 45072 2.24182 96.8069 65.6093 164.71 164.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 860 0.000512 1024 4.57566e-41 2000 45120 2.2383 125.893 65.6432 193.825 193.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 860 0.000512 1024 4.56585e-41 2000 44960 2.23232 91.866 65.5283 159.677 159.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 860 0.000512 1024 4.56529e-41 2000 45120 2.24035 145.153 65.6025 213.047 213.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 860 0.000512 1024 4.55646e-41 2000 44928 2.23437 101.938 65.5357 169.757 169.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 860 0.000512 1024 4.57342e-41 2000 45100 2.23834 145.502 65.644 213.435 213.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 860 0.000512 1024 4.57734e-41 2000 45000 2.23824 108.188 65.6425 176.121 176.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 860 0.000512 1024 4.58505e-41 2000 45024 2.22829 137.665 65.4955 205.442 205.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 860 0.000512 1024 4.58561e-41 2000 44800 2.2255 98.7623 65.3493 166.389 166.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 860 0.000512 1024 4.56907e-41 2000 45000 2.23088 134.791 65.5285 202.604 202.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 860 0.000512 1024 4.56137e-41 2000 44880 2.23027 98.9594 65.4751 166.715 166.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 860 0.000512 1024 4.56305e-41 2000 45056 2.24099 132.814 65.61 200.721 200.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 860 0.000512 1024 4.58028e-41 2000 44800 2.2281 98.3143 65.4408 166.038 166.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 860 0.000512 1024 4.58533e-41 2016 45152 2.2385 102.874 65.6542 170.82 170.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 860 0.000512 1024 4.56823e-41 2016 45120 2.23437 67.5164 65.654 135.454 135.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 860 0.000512 1024 4.58869e-41 2016 45160 2.24333 106.234 65.6825 174.209 174.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 860 0.000512 1024 4.58855e-41 2016 45120 2.24051 70.574 65.6782 138.543 138.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 860 0.000512 1024 4.58491e-41 2016 45120 2.23654 116.623 65.5761 184.492 184.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 860 0.000512 1024 4.57202e-41 2016 45024 2.23315 73.4835 65.5202 141.291 141.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 860 0.000512 1024 4.5737e-41 2016 45136 2.23824 111.04 65.5961 178.927 178.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 860 0.000512 1024 4.58547e-41 2016 45024 2.23171 72.1101 65.5795 139.973 140.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 860 0.000512 1024 4.56767e-41 2016 45024 2.23798 61.299 65.6635 129.255 129.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 860 0.000512 1024 4.55604e-41 2016 45120 2.2401 111.493 65.6527 179.439 179.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 860 0.000512 1024 4.58743e-41 2016 45056 2.2416 73.8918 65.5968 141.79 141.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 860 0.000512 1024 4.57076e-41 2016 44928 2.23027 61.5433 65.4931 129.32 129.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 860 0.000512 1024 4.56949e-41 2016 45072 2.23846 147.453 65.5414 215.284 215.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 860 0.000512 1024 4.59037e-41 2016 44928 2.22707 102.911 65.4507 170.639 170.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 860 0.000512 1024 4.5758e-41 2016 44928 2.23027 86.801 65.5459 154.628 154.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 860 0.000512 1024 4.5587e-41 2016 45120 2.24202 141.822 65.6131 209.732 209.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 860 0.000512 1024 4.57328e-41 2016 44960 2.23555 104.878 65.5711 172.737 172.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 860 0.000512 1024 4.58827e-41 2016 44880 2.23066 83.7855 65.5689 151.636 151.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 860 0.000512 1024 4.56935e-41 2016 45024 2.23437 131.234 65.5601 199.081 199.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 860 0.000512 1024 4.57314e-41 2016 44928 2.23482 95.8218 65.52 163.63 163.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 860 0.000512 1024 4.58715e-41 2016 44640 2.22259 85.3104 65.2519 152.84 152.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 860 0.000512 1024 4.58155e-41 2016 45100 2.23494 136.182 65.6711 204.138 204.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 860 0.000512 1024 4.57902e-41 2016 45000 2.23978 99.0321 65.6187 166.941 167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 860 0.000512 1024 4.58042e-41 2016 44700 2.224 85.9034 65.3347 153.512 153.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 860 0.000512 1024 4.57664e-41 2016 45024 2.22822 130.91 65.5453 198.737 198.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 860 0.000512 1024 4.57664e-41 2016 44800 2.22413 96.1454 65.4357 163.86 163.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 860 0.000512 1024 4.58589e-41 2016 44688 2.22154 81.9528 65.4376 149.666 149.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 860 0.000512 1024 4.58869e-41 2016 45000 2.23216 132.127 65.4922 199.904 199.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 860 0.000512 1024 4.56165e-41 2016 44880 2.23158 97.5041 65.5243 165.311 165.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 860 0.000512 1024 4.57356e-41 2016 44640 2.22515 82.7656 65.4006 150.442 150.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 860 0.000512 1024 4.57818e-41 2016 45056 2.23946 128.776 65.6584 196.727 196.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 860 0.000512 1024 4.5779e-41 2016 44800 2.22781 99.2014 65.4807 166.962 167.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 860 0.000512 1024 4.5786e-41 2016 44544 2.22237 82.7628 65.3128 150.35 150.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 860 0.000512 1024 4.57202e-41 2000 45184 2.24419 105.115 65.602 173.012 173.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 860 0.000512 1024 4.56291e-41 2000 45120 2.24067 69.7146 65.6196 137.627 137.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 860 0.000512 1024 4.57832e-41 2000 45160 2.24035 115.396 65.6429 183.329 183.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 860 0.000512 1024 4.58799e-41 2000 45120 2.2407 77.4288 65.5813 145.303 145.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 860 0.000512 1024 4.58421e-41 2000 45000 2.23485 64.3313 65.4757 132.095 132.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 860 0.000512 1024 4.58939e-41 2000 45168 2.24096 109.962 65.6013 177.858 177.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 860 0.000512 1024 4.55926e-41 2000 45120 2.24454 72.0933 65.6615 140.051 140.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 860 0.000512 1024 4.57188e-41 2000 45072 2.24403 60.1525 65.6088 128.059 128.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 860 0.000512 1024 4.57804e-41 2000 45136 2.23446 139.061 65.6314 206.979 207.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 860 0.000512 1024 4.58477e-41 2000 45024 2.22989 94.8971 65.5044 162.685 162.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 860 0.000512 1024 4.56823e-41 2000 45024 2.2384 80.9171 65.5695 148.777 148.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 860 0.000512 1024 4.57033e-41 2000 45120 2.23878 133.321 65.5569 201.169 201.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 860 0.000512 1024 4.573e-41 2000 45056 2.24035 89.8618 65.5564 157.71 157.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 860 0.000512 1024 4.57482e-41 2000 44928 2.23546 72.9329 65.5285 140.748 140.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 860 0.000512 1024 4.58435e-41 2000 45144 2.24317 136.416 65.5909 204.301 204.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 860 0.000512 1024 4.57468e-41 2000 45072 2.2393 99.6925 65.6428 167.627 167.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 860 0.000512 1024 4.58127e-41 2000 44928 2.23232 87.1936 65.5573 155.036 155.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 860 0.000512 1024 4.57104e-41 2000 44928 2.23965 78.2885 65.5987 146.18 146.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 860 0.000512 1024 4.58449e-41 2000 45120 2.23846 132.263 65.6329 200.188 200.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 860 0.000512 1024 4.55562e-41 2000 44960 2.23027 96.9112 65.5175 164.712 164.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 860 0.000512 1024 4.56837e-41 2000 44880 2.23123 85.1939 65.5265 153.005 153.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 860 0.000512 1024 4.56739e-41 2000 44800 2.23626 76.6772 65.5102 144.475 144.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 860 0.000512 1024 4.57986e-41 2000 45120 2.24058 128.047 65.6642 196.004 196.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 860 0.000512 1024 4.57818e-41 2000 44928 2.23446 94.0421 65.5215 161.85 161.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 860 0.000512 1024 4.57272e-41 2000 44928 2.24038 80.1397 65.8091 148.242 148.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 860 0.000512 1024 4.56725e-41 2000 44544 2.22208 73.1744 65.2097 140.661 140.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 860 0.000512 1024 4.58813e-41 2000 45100 2.23683 130.396 65.5825 198.265 198.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 860 0.000512 1024 4.58827e-41 2000 45000 2.23706 101.055 65.6404 168.983 169.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 860 0.000512 1024 4.5793e-41 2000 44700 2.22275 83.243 65.312 150.829 150.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 860 0.000512 1024 4.55969e-41 2000 44800 2.23811 77.7583 65.6423 145.689 145.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 860 0.000512 1024 4.55997e-41 2016 45152 2.23792 113.515 65.6598 181.466 181.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 860 0.000512 1024 4.58014e-41 2016 45120 2.23802 73.3666 65.5973 141.255 141.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 860 0.000512 1024 4.59065e-41 2016 45024 2.23232 60.9864 65.5588 128.833 128.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 860 0.000512 1024 4.5566e-41 2016 45160 2.23846 110.705 65.67 178.663 178.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 860 0.000512 1024 4.57762e-41 2016 45120 2.24051 72.1922 65.6203 140.107 140.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 860 0.000512 1024 4.58e-41 2016 45000 2.22822 60.3438 65.5037 128.128 128.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 860 0.000512 1024 4.56935e-41 2016 45120 2.2383 137.278 65.6396 205.21 205.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 860 0.000512 1024 4.56739e-41 2016 45024 2.23104 92.7703 65.5053 160.559 160.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 860 0.000512 1024 4.57328e-41 2016 44928 2.23232 78.8091 65.4561 146.547 146.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 860 0.000512 1024 4.58911e-41 2016 44928 2.23395 66.8808 65.5094 134.677 134.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 860 0.000512 1024 4.55688e-41 2016 45136 2.2383 133.202 65.6164 201.108 201.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 860 0.000512 1024 4.55758e-41 2016 45024 2.23296 90.1125 65.5444 157.943 158.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 860 0.000512 1024 4.56193e-41 2016 45024 2.23462 75.2742 65.6626 143.226 143.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 860 0.000512 1024 4.57944e-41 2016 44800 2.22211 66.1443 65.4282 133.85 133.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 860 0.000512 1024 4.58575e-41 2016 45120 2.23939 128.68 65.6492 196.623 196.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 860 0.000512 1024 4.55969e-41 2016 45056 2.24256 87.301 65.6455 155.24 155.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 860 0.000512 1024 4.56487e-41 2016 44928 2.23312 72.317 65.5592 140.161 140.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 860 0.000512 1024 4.57538e-41 2016 44800 2.22618 64.6822 65.4132 132.375 132.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 860 0.000512 1024 4.58014e-41 2016 45072 2.23744 130 65.5958 197.884 197.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 860 0.000512 1024 4.56487e-41 2016 44928 2.22822 96.3215 65.4368 164.043 164.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 860 0.000512 1024 4.5566e-41 2016 44928 2.23824 82.614 65.6032 150.506 150.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 860 0.000512 1024 4.58827e-41 2016 44640 2.22288 77.6666 65.2626 145.203 145.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 860 0.000512 1024 4.58127e-41 2016 45120 2.24128 130.577 65.6034 198.474 198.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 860 0.000512 1024 4.58323e-41 2016 44960 2.23232 95.4854 65.5211 163.29 163.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 860 0.000512 1024 4.58547e-41 2016 44880 2.2335 81.6783 65.5734 149.54 149.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 860 0.000512 1024 4.5594e-41 2016 44800 2.2359 75.5844 65.56 143.432 143.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 860 0.000512 1024 4.56025e-41 2000 45184 2.24426 115.193 65.6007 183.092 183.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 860 0.000512 1024 4.56389e-41 2000 45120 2.23846 77.3271 65.6768 145.295 145.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 860 0.000512 1024 4.56935e-41 2000 45120 2.23846 64.0188 65.6574 131.965 132.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 860 0.000512 1024 4.56025e-41 2000 45160 2.23843 109.199 65.5889 177.078 177.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 860 0.000512 1024 4.57104e-41 2000 45120 2.23955 71.729 65.639 139.661 139.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 860 0.000512 1024 4.58042e-41 2000 45000 2.22806 60.1552 65.5322 127.97 128.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 860 0.000512 1024 4.58841e-41 2000 44960 2.23126 52.892 65.5335 120.711 120.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 860 0.000512 1024 4.55702e-41 2000 45168 2.24448 138.131 65.6122 206.04 206.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 860 0.000512 1024 4.57202e-41 2000 45120 2.24058 90.5626 65.6692 158.526 158.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 860 0.000512 1024 4.57019e-41 2000 45072 2.24106 76.234 65.6473 144.178 144.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 860 0.000512 1024 4.5559e-41 2000 44928 2.23171 65.8752 65.4834 133.643 133.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 860 0.000512 1024 4.56655e-41 2000 45136 2.23824 131.322 65.5687 199.179 199.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 860 0.000512 1024 4.58491e-41 2000 45024 2.23437 87.7932 65.4927 155.572 155.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 860 0.000512 1024 4.55548e-41 2000 45024 2.23661 73.2941 65.5748 141.157 141.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 860 0.000512 1024 4.58729e-41 2000 44800 2.22355 64.213 65.396 131.884 131.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 860 0.000512 1024 4.5716e-41 2000 45120 2.2392 125.669 65.5593 193.522 193.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 860 0.000512 1024 4.57398e-41 2000 45056 2.23824 87.0019 65.5559 154.849 154.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 860 0.000512 1024 4.5807e-41 2000 44928 2.23482 73.5539 65.4808 141.322 141.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 860 0.000512 1024 4.57608e-41 2000 44800 2.22822 65.575 65.3968 133.252 133.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 860 0.000512 1024 4.55576e-41 2000 45144 2.23642 133.339 65.664 201.294 201.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 860 0.000512 1024 4.58323e-41 2000 45072 2.24256 99.041 65.655 166.988 167.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 860 0.000512 1024 4.58603e-41 2000 44928 2.23469 84.2549 65.4902 152.033 152.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 860 0.000512 1024 4.57272e-41 2000 44928 2.24256 77.7318 65.604 145.632 145.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 860 0.000512 1024 4.58477e-41 2000 44640 2.22381 74.0005 65.308 141.583 141.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 860 0.000512 1024 4.57104e-41 2000 45120 2.23699 128.998 65.5791 196.867 196.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 860 0.000512 1024 4.58421e-41 2000 44960 2.23277 97.5467 65.5356 165.368 165.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 860 0.000512 1024 4.58967e-41 2000 44880 2.23437 81.9991 65.4717 149.757 149.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 860 0.000512 1024 4.58575e-41 2000 44800 2.23437 76.0946 65.4661 143.846 143.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 860 0.000512 1024 4.58869e-41 2000 44800 2.23661 76.4505 65.6431 144.382 144.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 860 0.000512 1024 4.55912e-41 2040 45120 2.24621 111.1 65.6666 179.064 179.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 860 0.000512 1024 4.5566e-41 2040 45056 2.23642 72.9401 65.6213 140.852 140.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 860 0.000512 1024 4.56221e-41 2040 45024 2.23322 60.033 65.5517 127.872 127.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 860 0.000512 1024 4.55604e-41 2040 44928 2.23226 53.226 65.4839 120.993 121.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 860 0.000512 1024 4.56949e-41 2040 45080 2.23642 137.871 65.6154 205.777 205.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 860 0.000512 1024 4.58659e-41 2040 45040 2.23642 91.945 65.5694 159.801 159.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 860 0.000512 1024 4.57174e-41 2040 45000 2.23642 77.5309 65.5682 145.386 145.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 860 0.000512 1024 4.58897e-41 2040 44960 2.2367 66.8139 65.6234 134.726 134.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 860 0.000512 1024 4.56459e-41 2040 45072 2.23491 133.764 65.5677 201.619 201.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 860 0.000512 1024 4.55954e-41 2040 45024 2.23466 89.043 65.62 156.951 157.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 860 0.000512 1024 4.56571e-41 2040 44928 2.23341 73.7935 65.5529 141.632 141.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 860 0.000512 1024 4.55898e-41 2040 44928 2.23933 65.2984 65.6235 133.215 133.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 860 0.000512 1024 4.56291e-41 2040 44880 2.23875 58.2017 65.5591 126.052 126.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 860 0.000512 1024 4.56977e-41 2040 45080 2.23853 124.783 65.5725 192.646 192.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 860 0.000512 1024 4.58869e-41 2040 45024 2.24058 85.9543 65.5932 153.838 153.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 860 0.000512 1024 4.55758e-41 2040 44856 2.23197 72.3075 65.4432 140.034 140.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 860 0.000512 1024 4.56963e-41 2040 44800 2.23104 63.5783 65.4458 131.31 131.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 860 0.000512 1024 4.5758e-41 2040 44800 2.23642 57.3914 65.5803 125.258 125.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 860 0.000512 1024 4.56515e-41 2040 45056 2.23846 121.528 65.5688 189.388 189.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 860 0.000512 1024 4.57132e-41 2040 44928 2.23469 85.0444 65.5357 152.866 152.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 860 0.000512 1024 4.56277e-41 2040 44928 2.23981 72.0302 65.6252 139.946 140.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 860 0.000512 1024 4.58575e-41 2040 44800 2.232 63.9858 65.542 131.814 131.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 860 0.000512 1024 4.58841e-41 2040 44800 2.23811 58.8914 65.5617 126.744 126.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 860 0.000512 1024 4.55828e-41 2048 45088 2.23856 108.763 65.5979 176.651 176.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 860 0.000512 1024 4.58575e-41 2048 45056 2.24099 71.38 65.6036 139.278 139.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 860 0.000512 1024 4.58379e-41 2048 45024 2.24429 59.8192 65.5892 127.704 127.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 860 0.000512 1024 4.56221e-41 2048 44928 2.23603 52.4349 65.5693 120.291 120.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 860 0.000512 1024 4.56445e-41 2048 45080 2.24112 136.481 65.591 204.364 204.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 860 0.000512 1024 4.58603e-41 2048 45040 2.24006 89.8195 65.5931 157.705 157.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 860 0.000512 1024 4.58379e-41 2048 45000 2.23923 73.608 65.6443 141.544 141.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 860 0.000512 1024 4.57384e-41 2048 44960 2.24256 65.428 65.5802 133.303 133.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 860 0.000512 1024 4.5786e-41 2048 44800 2.22784 57.8826 65.474 125.636 125.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 860 0.000512 1024 4.57958e-41 2048 45072 2.24256 129.862 65.5902 197.749 197.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 860 0.000512 1024 4.55969e-41 2048 45024 2.24256 86.4879 65.5754 154.357 154.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 860 0.000512 1024 4.57132e-41 2048 44928 2.23437 71.7317 65.5899 139.606 139.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 860 0.000512 1024 4.58981e-41 2048 44928 2.23782 63.7575 65.6569 131.705 131.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 860 0.000512 1024 4.58042e-41 2048 44880 2.23971 55.6339 65.5795 123.505 123.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 860 0.000512 1024 4.56459e-41 2048 45080 2.2408 122.604 65.6644 190.562 190.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 860 0.000512 1024 4.57706e-41 2048 45024 2.24256 82.6202 65.6086 150.522 150.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 860 0.000512 1024 4.58323e-41 2048 44856 2.23094 69.2756 65.4654 137.025 137.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 860 0.000512 1024 4.57426e-41 2048 44800 2.22864 61.1021 65.5076 128.89 128.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 860 0.000512 1024 4.56501e-41 2048 44800 2.23181 54.6766 65.5799 122.54 122.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 860 0.000512 1024 4.57594e-41 2048 45056 2.24051 120.75 65.6521 188.693 188.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 860 0.000512 1024 4.55969e-41 2048 44928 2.23798 83.0136 65.5094 150.815 150.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 860 0.000512 1024 4.56459e-41 2048 44928 2.24237 69.4001 65.5728 137.268 137.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 860 0.000512 1024 4.58239e-41 2048 44800 2.23635 62.2222 65.5116 130.024 130.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 860 0.000512 1024 4.57622e-41 2048 44800 2.24035 57.0757 65.59 124.957 125.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 860 0.000512 1024 4.56767e-41 2048 44544 2.22822 54.2817 65.3306 121.889 121.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 860 0.000512 1024 4.58995e-41 2048 45120 2.24522 107.907 65.6648 175.87 175.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 860 0.000512 1024 4.5573e-41 2048 45088 2.23738 120.054 65.5881 187.932 187.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 860 0.000512 1024 4.57286e-41 2048 45056 2.23907 80.8205 65.6466 148.758 148.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 860 0.000512 1024 4.56487e-41 2048 45024 2.24182 66.9389 65.6433 134.875 134.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 860 0.000512 1024 4.58477e-41 2048 44928 2.23642 59.4719 65.5116 127.273 127.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 860 0.000512 1024 4.56823e-41 2048 44960 2.24272 54.3861 65.5845 122.265 122.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 860 0.000512 1024 4.58155e-41 2048 44928 2.24256 51.1809 65.5821 119.059 119.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 860 0.000512 1024 4.55884e-41 2048 44800 2.23027 47.7283 65.4682 115.482 115.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 860 0.000512 1024 4.57398e-41 2048 44800 2.2337 45.2973 65.5578 113.142 113.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 860 0.000512 1024 4.5765e-41 2040 44800 2.22864 44.6004 65.4493 112.333 112.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 860 0.000512 1024 4.56235e-41 2048 44800 2.2289 44.1212 65.4605 111.864 111.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 860 0.000512 1024 4.57664e-41 2000 44800 2.23181 44.2436 65.4159 111.942 112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 860 0.000512 1024 4.56319e-41 2016 44800 2.23043 44.1631 65.459 111.903 111.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 860 0.000512 1024 4.58042e-41 2016 45056 2.2417 50.3348 65.5956 118.224 118.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 860 0.000512 1024 4.57398e-41 2016 44640 2.23027 71.6198 65.5006 139.401 139.459
