

================================================================
== Synthesis Summary Report of 'blockmatmul'
================================================================
+ General Information: 
    * Date:           Wed Apr 12 06:50:02 2023
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        LabB
    * Solution:       solution2 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-----------+-----------+-----+
    |                       Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |          |           |           |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF    |    LUT    | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-----------+-----------+-----+
    |+ blockmatmul                                        |     -|  0.10|     2578|  2.578e+04|         -|     2579|     -|        no|  2 (~0%)|  48 (21%)|  5487 (5%)|  3703 (6%)|    -|
    | + blockmatmul_Pipeline_1                            |     -|  3.32|      258|  2.580e+03|         -|      258|     -|        no|        -|         -|   11 (~0%)|   52 (~0%)|    -|
    |  o Loop 1                                           |     -|  7.30|      256|  2.560e+03|         1|        1|   256|       yes|        -|         -|          -|          -|    -|
    | + blockmatmul_Pipeline_loadA                        |     -|  0.57|      520|  5.200e+03|         -|      520|     -|        no|        -|         -|  511 (~0%)|  382 (~0%)|    -|
    |  o loadA                                            |    II|  7.30|      518|  5.180e+03|         9|        8|    64|       yes|        -|         -|          -|          -|    -|
    | + blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2  |     -|  1.35|      259|  2.590e+03|         -|      259|     -|        no|        -|         -|   73 (~0%)|  229 (~0%)|    -|
    |  o writeoutput_VITIS_LOOP_34_2                      |     -|  7.30|      257|  2.570e+03|         3|        1|   256|       yes|        -|         -|          -|          -|    -|
    | o partialsum                                        |     -|  7.30|     1536|  1.536e+04|        24|        -|    64|        no|        -|         -|          -|          -|    -|
    |  + blockmatmul_Pipeline_ps_i                        |     -|  0.10|       21|    210.000|         -|       21|     -|        no|        -|  48 (21%)|  3331 (3%)|  1517 (2%)|    -|
    |   o ps_i                                            |     -|  7.30|       19|    190.000|         5|        1|    16|       yes|        -|         -|          -|          -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_FIFO
+-----------+------------+
| Interface | Data Width |
+-----------+------------+
| Arows     | 512        |
| Bcols     | 512        |
+-----------+------------+

* AP_MEMORY
+--------------------+----------+
| Interface          | Bitwidth |
+--------------------+----------+
| ABpartial_address0 | 8        |
| ABpartial_d0       | 32       |
+--------------------+----------+

* REGISTER
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| it        | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------+-----------+----------------------+
| Argument  | Direction | Datatype             |
+-----------+-----------+----------------------+
| Arows     | in        | stream<blockvec, 0>& |
| Bcols     | in        | stream<blockvec, 0>& |
| ABpartial | out       | &                    |
| it        | in        | int                  |
+-----------+-----------+----------------------+

* SW-to-HW Mapping
+-----------+--------------------+-----------+----------+
| Argument  | HW Interface       | HW Type   | HW Usage |
+-----------+--------------------+-----------+----------+
| Arows     | Arows              | interface |          |
| Bcols     | Bcols              | interface |          |
| ABpartial | ABpartial_address0 | port      | offset   |
| ABpartial | ABpartial_ce0      | port      |          |
| ABpartial | ABpartial_we0      | port      |          |
| ABpartial | ABpartial_d0       | port      |          |
| it        | it                 | port      |          |
+-----------+--------------------+-----------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-----------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + blockmatmul                                       | 48  |        |             |     |        |         |
|   add_ln23_fu_335_p2                                | -   |        | add_ln23    | add | fabric | 0       |
|  + blockmatmul_Pipeline_1                           | 0   |        |             |     |        |         |
|    empty_16_fu_332_p2                               | -   |        | empty_16    | add | fabric | 0       |
|  + blockmatmul_Pipeline_loadA                       | 0   |        |             |     |        |         |
|    add_ln14_fu_539_p2                               | -   |        | add_ln14    | add | fabric | 0       |
|    add_ln18_fu_486_p2                               | -   |        | add_ln18    | add | fabric | 0       |
|    add_ln18_1_fu_528_p2                             | -   |        | add_ln18_1  | add | fabric | 0       |
|    add_ln18_2_fu_556_p2                             | -   |        | add_ln18_2  | add | fabric | 0       |
|  + blockmatmul_Pipeline_writeoutput_VITIS_LOOP_34_2 | 0   |        |             |     |        |         |
|    add_ln33_1_fu_337_p2                             | -   |        | add_ln33_1  | add | fabric | 0       |
|    add_ln33_fu_349_p2                               | -   |        | add_ln33    | add | fabric | 0       |
|    add_ln35_fu_448_p2                               | -   |        | add_ln35    | add | fabric | 0       |
|    add_ln34_fu_417_p2                               | -   |        | add_ln34    | add | fabric | 0       |
|  + blockmatmul_Pipeline_ps_i                        | 48  |        |             |     |        |         |
|    add_ln26_fu_507_p2                               | -   |        | add_ln26    | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U19                           | 3   |        | mul_ln28    | mul | auto   | 1       |
|    AB_d0                                            | -   |        | add_ln28    | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U20                           | 3   |        | mul_ln28_1  | mul | auto   | 1       |
|    AB_1_d0                                          | -   |        | add_ln28_1  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U21                           | 3   |        | mul_ln28_2  | mul | auto   | 1       |
|    AB_2_d0                                          | -   |        | add_ln28_2  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U22                           | 3   |        | mul_ln28_3  | mul | auto   | 1       |
|    AB_3_d0                                          | -   |        | add_ln28_3  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U23                           | 3   |        | mul_ln28_4  | mul | auto   | 1       |
|    AB_4_d0                                          | -   |        | add_ln28_4  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U24                           | 3   |        | mul_ln28_5  | mul | auto   | 1       |
|    AB_5_d0                                          | -   |        | add_ln28_5  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U25                           | 3   |        | mul_ln28_6  | mul | auto   | 1       |
|    AB_6_d0                                          | -   |        | add_ln28_6  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U26                           | 3   |        | mul_ln28_7  | mul | auto   | 1       |
|    AB_7_d0                                          | -   |        | add_ln28_7  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U27                           | 3   |        | mul_ln28_8  | mul | auto   | 1       |
|    AB_8_d0                                          | -   |        | add_ln28_8  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U28                           | 3   |        | mul_ln28_9  | mul | auto   | 1       |
|    AB_9_d0                                          | -   |        | add_ln28_9  | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U29                           | 3   |        | mul_ln28_10 | mul | auto   | 1       |
|    AB_10_d0                                         | -   |        | add_ln28_10 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U30                           | 3   |        | mul_ln28_11 | mul | auto   | 1       |
|    AB_11_d0                                         | -   |        | add_ln28_11 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U31                           | 3   |        | mul_ln28_12 | mul | auto   | 1       |
|    AB_12_d0                                         | -   |        | add_ln28_12 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U32                           | 3   |        | mul_ln28_13 | mul | auto   | 1       |
|    AB_13_d0                                         | -   |        | add_ln28_13 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U33                           | 3   |        | mul_ln28_14 | mul | auto   | 1       |
|    AB_14_d0                                         | -   |        | add_ln28_14 | add | fabric | 0       |
|    mul_32s_32s_32_2_1_U34                           | 3   |        | mul_ln28_15 | mul | auto   | 1       |
|    AB_15_d0                                         | -   |        | add_ln28_15 | add | fabric | 0       |
+-----------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------+------+------+--------+----------+---------+------+---------+
| Name          | BRAM | URAM | Pragma | Variable | Storage | Impl | Latency |
+---------------+------+------+--------+----------+---------+------+---------+
| + blockmatmul | 2    | 0    |        |          |         |      |         |
|   AB_U        | -    | -    |        | AB       | ram_s2p | auto | 1       |
|   AB_1_U      | -    | -    |        | AB_1     | ram_s2p | auto | 1       |
|   AB_2_U      | -    | -    |        | AB_2     | ram_s2p | auto | 1       |
|   AB_3_U      | -    | -    |        | AB_3     | ram_s2p | auto | 1       |
|   AB_4_U      | -    | -    |        | AB_4     | ram_s2p | auto | 1       |
|   AB_5_U      | -    | -    |        | AB_5     | ram_s2p | auto | 1       |
|   AB_6_U      | -    | -    |        | AB_6     | ram_s2p | auto | 1       |
|   AB_7_U      | -    | -    |        | AB_7     | ram_s2p | auto | 1       |
|   AB_8_U      | -    | -    |        | AB_8     | ram_s2p | auto | 1       |
|   AB_9_U      | -    | -    |        | AB_9     | ram_s2p | auto | 1       |
|   AB_10_U     | -    | -    |        | AB_10    | ram_s2p | auto | 1       |
|   AB_11_U     | -    | -    |        | AB_11    | ram_s2p | auto | 1       |
|   AB_12_U     | -    | -    |        | AB_12    | ram_s2p | auto | 1       |
|   AB_13_U     | -    | -    |        | AB_13    | ram_s2p | auto | 1       |
|   AB_14_U     | -    | -    |        | AB_14    | ram_s2p | auto | 1       |
|   AB_15_U     | -    | -    |        | AB_15    | ram_s2p | auto | 1       |
|   A_U         | 2    | -    |        | A        | ram_t2p | auto | 1       |
+---------------+------+------+--------+----------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+------------------------------------------------+
| Type     | Options | Location                                       |
+----------+---------+------------------------------------------------+
| pipeline | II=1    | LabB/solution2/directives.tcl:7 in blockmatmul |
+----------+---------+------------------------------------------------+

* Inferred Pragmas
+------------------------------------------+-----------------+----------------------------------+----------------------------+
| Source Pragma                            | Inferred Pragma | Options                          | Location                   |
+------------------------------------------+-----------------+----------------------------------+----------------------------+
| pipeline LabB/solution2/directives.tcl:7 | array_partition | dim=2 type=complete  variable=AB | variable AB in blockmatmul |
+------------------------------------------+-----------------+----------------------------------+----------------------------+


