Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> 
Reading design: pong_top_st.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "pong_top_st.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "pong_top_st"
Output Format                      : NGC
Target Device                      : xc3s1200e-5-fg320

---- Source Options
Top Module Name                    : pong_top_st
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/dumbo/XilinxProjects/PhongVhdlBook/pong_static/list_ch12_01_vga_sync.vhd" in Library work.
Architecture arch of Entity vga_sync is up to date.
Compiling vhdl file "/home/dumbo/XilinxProjects/PhongVhdlBook/pong_static/list_ch12_03_pong_gra_st.vhd" in Library work.
Entity <pong_graph_st> compiled.
Entity <pong_graph_st> (Architecture <sq_ball_arch>) compiled.
Compiling vhdl file "/home/dumbo/XilinxProjects/PhongVhdlBook/pong_static/list_ch12_04_pong_top_st.vhd" in Library work.
Entity <pong_top_st> compiled.
Entity <pong_top_st> (Architecture <arch>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <pong_top_st> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <vga_sync> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <pong_graph_st> in library <work> (architecture <sq_ball_arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <pong_top_st> in library <work> (Architecture <arch>).
Entity <pong_top_st> analyzed. Unit <pong_top_st> generated.

Analyzing Entity <vga_sync> in library <work> (Architecture <arch>).
Entity <vga_sync> analyzed. Unit <vga_sync> generated.

Analyzing Entity <pong_graph_st> in library <work> (Architecture <sq_ball_arch>).
Entity <pong_graph_st> analyzed. Unit <pong_graph_st> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_sync>.
    Related source file is "/home/dumbo/XilinxProjects/PhongVhdlBook/pong_static/list_ch12_01_vga_sync.vhd".
    Found 10-bit up counter for signal <h_count_reg>.
    Found 10-bit comparator greatequal for signal <h_sync_next$cmp_ge0000> created at line 90.
    Found 10-bit comparator lessequal for signal <h_sync_next$cmp_le0000> created at line 90.
    Found 1-bit register for signal <h_sync_reg>.
    Found 1-bit register for signal <mod2_reg>.
    Found 10-bit up counter for signal <v_count_reg>.
    Found 10-bit comparator greatequal for signal <v_sync_next$cmp_ge0000> created at line 94.
    Found 10-bit comparator lessequal for signal <v_sync_next$cmp_le0000> created at line 94.
    Found 1-bit register for signal <v_sync_reg>.
    Found 10-bit comparator less for signal <video_on$cmp_lt0000> created at line 99.
    Found 10-bit comparator less for signal <video_on$cmp_lt0001> created at line 99.
    Summary:
	inferred   2 Counter(s).
	inferred   3 D-type flip-flop(s).
	inferred   6 Comparator(s).
Unit <vga_sync> synthesized.


Synthesizing Unit <pong_graph_st>.
    Related source file is "/home/dumbo/XilinxProjects/PhongVhdlBook/pong_static/list_ch12_03_pong_gra_st.vhd".
    Found 10-bit comparator greatequal for signal <bar_on$cmp_le0000> created at line 67.
    Found 10-bit comparator lessequal for signal <bar_on$cmp_le0001> created at line 67.
    Found 10-bit comparator greatequal for signal <bar_on$cmp_le0002> created at line 67.
    Found 10-bit comparator lessequal for signal <bar_on$cmp_le0003> created at line 67.
    Found 10-bit comparator greatequal for signal <sq_ball_on$cmp_le0000> created at line 77.
    Found 10-bit comparator lessequal for signal <sq_ball_on$cmp_le0001> created at line 77.
    Found 10-bit comparator greatequal for signal <sq_ball_on$cmp_le0002> created at line 77.
    Found 10-bit comparator lessequal for signal <sq_ball_on$cmp_le0003> created at line 77.
    Found 10-bit comparator greatequal for signal <wall_on$cmp_le0000> created at line 58.
    Found 10-bit comparator lessequal for signal <wall_on$cmp_le0001> created at line 58.
    Summary:
	inferred  10 Comparator(s).
Unit <pong_graph_st> synthesized.


Synthesizing Unit <pong_top_st>.
    Related source file is "/home/dumbo/XilinxProjects/PhongVhdlBook/pong_static/list_ch12_04_pong_top_st.vhd".
WARNING:Xst:646 - Signal <pixel_tick> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 8-bit register for signal <rgb_reg>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pong_top_st> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 4
 1-bit register                                        : 3
 8-bit register                                        : 1
# Comparators                                          : 16
 10-bit comparator greatequal                          : 7
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 7

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 11
 Flip-Flops                                            : 11
# Comparators                                          : 16
 10-bit comparator greatequal                          : 7
 10-bit comparator less                                : 2
 10-bit comparator lessequal                           : 7

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <pong_top_st> ...

Optimizing unit <vga_sync> ...

Optimizing unit <pong_graph_st> ...

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <rgb_reg_0> in Unit <pong_top_st> is equivalent to the following 2 FFs/Latches, which will be removed : <rgb_reg_1> <rgb_reg_2> 
INFO:Xst:2261 - The FF/Latch <rgb_reg_3> in Unit <pong_top_st> is equivalent to the following 2 FFs/Latches, which will be removed : <rgb_reg_4> <rgb_reg_5> 
INFO:Xst:2261 - The FF/Latch <rgb_reg_6> in Unit <pong_top_st> is equivalent to the following FF/Latch, which will be removed : <rgb_reg_7> 
Found area constraint ratio of 100 (+ 5) on block pong_top_st, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : pong_top_st.ngr
Top Level Output File Name         : pong_top_st
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 115
#      GND                         : 1
#      INV                         : 3
#      LUT1                        : 18
#      LUT2                        : 21
#      LUT2_L                      : 1
#      LUT3                        : 7
#      LUT3_L                      : 1
#      LUT4                        : 18
#      LUT4_D                      : 2
#      LUT4_L                      : 4
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 26
#      FD                          : 2
#      FDC                         : 3
#      FDCE                        : 20
#      FDR                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 1
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-5 

 Number of Slices:                       39  out of   8672     0%  
 Number of Slice Flip Flops:             26  out of  17344     0%  
 Number of 4 input LUTs:                 75  out of  17344     0%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    250     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 26    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
btn<3>                             | IBUF                   | 23    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.137ns (Maximum Frequency: 194.678MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 4.134ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.137ns (frequency: 194.678MHz)
  Total number of paths / destination ports: 557 / 47
-------------------------------------------------------------------------
Delay:               5.137ns (Levels of Logic = 4)
  Source:            vga_sync_unit/v_count_reg_6 (FF)
  Destination:       rgb_reg_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: vga_sync_unit/v_count_reg_6 to rgb_reg_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.514   0.754  vga_sync_unit/v_count_reg_6 (vga_sync_unit/v_count_reg_6)
     LUT4:I0->O            1   0.612   0.360  vga_sync_unit/video_on_and000021 (vga_sync_unit/video_on_and000021)
     LUT4:I3->O            2   0.612   0.410  vga_sync_unit/video_on_and000034 (video_on)
     LUT3:I2->O            2   0.612   0.383  pong_grf_st_unit/graph_rgb<4>115 (pong_grf_st_unit/graph_rgb<1>1)
     LUT4:I3->O            1   0.612   0.000  pong_grf_st_unit/graph_rgb<4>117 (rgb_next<3>)
     FD:D                      0.268          rgb_reg_3
    ----------------------------------------
    Total                      5.137ns (3.230ns logic, 1.907ns route)
                                       (62.9% logic, 37.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.134ns (Levels of Logic = 1)
  Source:            rgb_reg_0 (FF)
  Destination:       vgared<3> (PAD)
  Source Clock:      clk rising

  Data Path: rgb_reg_0 to vgared<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.451  rgb_reg_0 (rgb_reg_0)
     OBUF:I->O                 3.169          vgared_1_OBUF (vgared<1>)
    ----------------------------------------
    Total                      4.134ns (3.683ns logic, 0.451ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.98 secs
 
--> 


Total memory usage is 515044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

