{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.1 Build 176 10/26/2005 SJ Full Version " "Info: Version 5.1 Build 176 10/26/2005 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 08:31:14 2019 " "Info: Processing started: Wed Dec 18 08:31:14 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off RAM -c RAM " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off RAM -c RAM" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|ram_256\|MDR_OUT\[7\]~reg0 10.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register \"\|ram_256\|MDR_OUT\[7\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|ram_256\|MDR_OUT\[6\]~reg0 10.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register \"\|ram_256\|MDR_OUT\[6\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|ram_256\|MDR_OUT\[5\]~reg0 10.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register \"\|ram_256\|MDR_OUT\[5\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0}
{ "Warning" "WSDB_CLOCK_SENSITIVE_CHANGE" "\|ram_256\|MDR_OUT\[0\]~reg0 10.0 ns " "Warning: Found clock-sensitive change during active clock edge at time 10.0 ns on register \"\|ram_256\|MDR_OUT\[0\]~reg0\"" {  } {  } 0 0 "Found clock-sensitive change during active clock edge at time %2!s! on register \"%1!s!\"" 0 0}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "      1.31 % " "Info: Simulation coverage is       1.31 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "267 " "Info: Number of transitions in simulation is 267" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 4 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 08:31:14 2019 " "Info: Processing ended: Wed Dec 18 08:31:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
