# project_reti_logiche_public
VHDL image equalizer


Public version of project_reti_logiche

Simple image equalizer written in VHDL using Xilinx Vivado suite.
All details into .ppt file

Schematic:



![schematic](https://github.com/MrPratula/project_reti_logiche_public/blob/main/schematic.png)
