{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616785701487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616785701499 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 26 15:08:18 2021 " "Processing started: Fri Mar 26 15:08:18 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616785701499 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616785701499 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off portaXor -c portaXor " "Command: quartus_map --read_settings_files=on --write_settings_files=off portaXor -c portaXor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616785701508 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616785715460 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616785715482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portaxor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portaxor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 portaXor-behavior " "Found design unit 1: portaXor-behavior" {  } { { "portaXor.vhd" "" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/portaXor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616785889214 ""} { "Info" "ISGN_ENTITY_NAME" "1 portaXor " "Found entity 1: portaXor" {  } { { "portaXor.vhd" "" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/portaXor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616785889214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616785889214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "por.vhd 2 1 " "Found 2 design units, including 1 entities, in source file por.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 POr-behavior " "Found design unit 1: POr-behavior" {  } { { "POr.vhd" "" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/POr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616785889291 ""} { "Info" "ISGN_ENTITY_NAME" "1 POr " "Found entity 1: POr" {  } { { "POr.vhd" "" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/POr.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616785889291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616785889291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 p_and-behavior " "Found design unit 1: p_and-behavior" {  } { { "PAnd.vhd" "" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/PAnd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616785889389 ""} { "Info" "ISGN_ENTITY_NAME" "1 p_and " "Found entity 1: p_and" {  } { { "PAnd.vhd" "" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/PAnd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616785889389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616785889389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pnot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PNot-main " "Found design unit 1: PNot-main" {  } { { "PNot.vhd" "" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/PNot.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616785889451 ""} { "Info" "ISGN_ENTITY_NAME" "1 PNot " "Found entity 1: PNot" {  } { { "PNot.vhd" "" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/PNot.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616785889451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616785889451 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "portaXor " "Elaborating entity \"portaXor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616785891527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PNot PNot:n_A " "Elaborating entity \"PNot\" for hierarchy \"PNot:n_A\"" {  } { { "portaXor.vhd" "n_A" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/portaXor.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616785892862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "POr POr:p_o " "Elaborating entity \"POr\" for hierarchy \"POr:p_o\"" {  } { { "portaXor.vhd" "p_o" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/portaXor.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616785893602 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "p_an pAnd " "Node instance \"p_an\" instantiates undefined entity \"pAnd\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "portaXor.vhd" "p_an" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/portaXor.vhd" 44 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1616785893924 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "p_bn pAnd " "Node instance \"p_bn\" instantiates undefined entity \"pAnd\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "portaXor.vhd" "p_bn" { Text "C:/Github/AocUfrr20202ERE/Code/LISTA07-CODES/questao1/portaXor.vhd" 45 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1616785893925 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616785898415 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 26 15:11:38 2021 " "Processing ended: Fri Mar 26 15:11:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616785898415 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:03:20 " "Elapsed time: 00:03:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616785898415 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616785898415 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616785898415 ""}
