
Nucleo_config.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036bc  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08003778  08003778  00013778  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003854  08003854  00020070  2**0
                  CONTENTS
  4 .ARM          00000008  08003854  08003854  00013854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800385c  0800385c  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800385c  0800385c  0001385c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003860  08003860  00013860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08003864  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c8  20000070  080038d4  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000138  080038d4  00020138  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b375  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c30  00000000  00000000  0002b40d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000008a8  00000000  00000000  0002d040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000007f0  00000000  00000000  0002d8e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017086  00000000  00000000  0002e0d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b26c  00000000  00000000  0004515e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000943c0  00000000  00000000  000503ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e478a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002148  00000000  00000000  000e47dc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	20000070 	.word	0x20000070
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08003760 	.word	0x08003760

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000074 	.word	0x20000074
 8000100:	08003760 	.word	0x08003760

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	; 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			; (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	; 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	; 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	; (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	; (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			; (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			; (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	469b      	mov	fp, r3
 800047a:	d433      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047c:	465a      	mov	r2, fp
 800047e:	4653      	mov	r3, sl
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83a      	bhi.n	8000506 <__udivmoddi4+0xc2>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e078      	b.n	8000588 <__udivmoddi4+0x144>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e075      	b.n	800058e <__udivmoddi4+0x14a>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e028      	b.n	800050e <__udivmoddi4+0xca>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	2320      	movs	r3, #32
 80004e8:	1a9b      	subs	r3, r3, r2
 80004ea:	4652      	mov	r2, sl
 80004ec:	40da      	lsrs	r2, r3
 80004ee:	4641      	mov	r1, r8
 80004f0:	0013      	movs	r3, r2
 80004f2:	464a      	mov	r2, r9
 80004f4:	408a      	lsls	r2, r1
 80004f6:	0017      	movs	r7, r2
 80004f8:	4642      	mov	r2, r8
 80004fa:	431f      	orrs	r7, r3
 80004fc:	4653      	mov	r3, sl
 80004fe:	4093      	lsls	r3, r2
 8000500:	001e      	movs	r6, r3
 8000502:	42af      	cmp	r7, r5
 8000504:	d9c4      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000506:	2200      	movs	r2, #0
 8000508:	2300      	movs	r3, #0
 800050a:	9200      	str	r2, [sp, #0]
 800050c:	9301      	str	r3, [sp, #4]
 800050e:	4643      	mov	r3, r8
 8000510:	2b00      	cmp	r3, #0
 8000512:	d0d9      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000514:	07fb      	lsls	r3, r7, #31
 8000516:	0872      	lsrs	r2, r6, #1
 8000518:	431a      	orrs	r2, r3
 800051a:	4646      	mov	r6, r8
 800051c:	087b      	lsrs	r3, r7, #1
 800051e:	e00e      	b.n	800053e <__udivmoddi4+0xfa>
 8000520:	42ab      	cmp	r3, r5
 8000522:	d101      	bne.n	8000528 <__udivmoddi4+0xe4>
 8000524:	42a2      	cmp	r2, r4
 8000526:	d80c      	bhi.n	8000542 <__udivmoddi4+0xfe>
 8000528:	1aa4      	subs	r4, r4, r2
 800052a:	419d      	sbcs	r5, r3
 800052c:	2001      	movs	r0, #1
 800052e:	1924      	adds	r4, r4, r4
 8000530:	416d      	adcs	r5, r5
 8000532:	2100      	movs	r1, #0
 8000534:	3e01      	subs	r6, #1
 8000536:	1824      	adds	r4, r4, r0
 8000538:	414d      	adcs	r5, r1
 800053a:	2e00      	cmp	r6, #0
 800053c:	d006      	beq.n	800054c <__udivmoddi4+0x108>
 800053e:	42ab      	cmp	r3, r5
 8000540:	d9ee      	bls.n	8000520 <__udivmoddi4+0xdc>
 8000542:	3e01      	subs	r6, #1
 8000544:	1924      	adds	r4, r4, r4
 8000546:	416d      	adcs	r5, r5
 8000548:	2e00      	cmp	r6, #0
 800054a:	d1f8      	bne.n	800053e <__udivmoddi4+0xfa>
 800054c:	9800      	ldr	r0, [sp, #0]
 800054e:	9901      	ldr	r1, [sp, #4]
 8000550:	465b      	mov	r3, fp
 8000552:	1900      	adds	r0, r0, r4
 8000554:	4169      	adcs	r1, r5
 8000556:	2b00      	cmp	r3, #0
 8000558:	db24      	blt.n	80005a4 <__udivmoddi4+0x160>
 800055a:	002b      	movs	r3, r5
 800055c:	465a      	mov	r2, fp
 800055e:	4644      	mov	r4, r8
 8000560:	40d3      	lsrs	r3, r2
 8000562:	002a      	movs	r2, r5
 8000564:	40e2      	lsrs	r2, r4
 8000566:	001c      	movs	r4, r3
 8000568:	465b      	mov	r3, fp
 800056a:	0015      	movs	r5, r2
 800056c:	2b00      	cmp	r3, #0
 800056e:	db2a      	blt.n	80005c6 <__udivmoddi4+0x182>
 8000570:	0026      	movs	r6, r4
 8000572:	409e      	lsls	r6, r3
 8000574:	0033      	movs	r3, r6
 8000576:	0026      	movs	r6, r4
 8000578:	4647      	mov	r7, r8
 800057a:	40be      	lsls	r6, r7
 800057c:	0032      	movs	r2, r6
 800057e:	1a80      	subs	r0, r0, r2
 8000580:	4199      	sbcs	r1, r3
 8000582:	9000      	str	r0, [sp, #0]
 8000584:	9101      	str	r1, [sp, #4]
 8000586:	e79f      	b.n	80004c8 <__udivmoddi4+0x84>
 8000588:	42a3      	cmp	r3, r4
 800058a:	d8bc      	bhi.n	8000506 <__udivmoddi4+0xc2>
 800058c:	e783      	b.n	8000496 <__udivmoddi4+0x52>
 800058e:	4642      	mov	r2, r8
 8000590:	2320      	movs	r3, #32
 8000592:	2100      	movs	r1, #0
 8000594:	1a9b      	subs	r3, r3, r2
 8000596:	2200      	movs	r2, #0
 8000598:	9100      	str	r1, [sp, #0]
 800059a:	9201      	str	r2, [sp, #4]
 800059c:	2201      	movs	r2, #1
 800059e:	40da      	lsrs	r2, r3
 80005a0:	9201      	str	r2, [sp, #4]
 80005a2:	e786      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a4:	4642      	mov	r2, r8
 80005a6:	2320      	movs	r3, #32
 80005a8:	1a9b      	subs	r3, r3, r2
 80005aa:	002a      	movs	r2, r5
 80005ac:	4646      	mov	r6, r8
 80005ae:	409a      	lsls	r2, r3
 80005b0:	0023      	movs	r3, r4
 80005b2:	40f3      	lsrs	r3, r6
 80005b4:	4644      	mov	r4, r8
 80005b6:	4313      	orrs	r3, r2
 80005b8:	002a      	movs	r2, r5
 80005ba:	40e2      	lsrs	r2, r4
 80005bc:	001c      	movs	r4, r3
 80005be:	465b      	mov	r3, fp
 80005c0:	0015      	movs	r5, r2
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	dad4      	bge.n	8000570 <__udivmoddi4+0x12c>
 80005c6:	4642      	mov	r2, r8
 80005c8:	002f      	movs	r7, r5
 80005ca:	2320      	movs	r3, #32
 80005cc:	0026      	movs	r6, r4
 80005ce:	4097      	lsls	r7, r2
 80005d0:	1a9b      	subs	r3, r3, r2
 80005d2:	40de      	lsrs	r6, r3
 80005d4:	003b      	movs	r3, r7
 80005d6:	4333      	orrs	r3, r6
 80005d8:	e7cd      	b.n	8000576 <__udivmoddi4+0x132>
 80005da:	46c0      	nop			; (mov r8, r8)

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	0008      	movs	r0, r1
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			; (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	; (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			; (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <mdbus_send_packet>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void mdbus_send_packet(uint8_t *data)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, data, 12, 100);
 8000638:	6879      	ldr	r1, [r7, #4]
 800063a:	4807      	ldr	r0, [pc, #28]	; (8000658 <mdbus_send_packet+0x28>)
 800063c:	2364      	movs	r3, #100	; 0x64
 800063e:	220c      	movs	r2, #12
 8000640:	f001 fcb6 	bl	8001fb0 <HAL_UART_Transmit>
	HAL_Delay(1000);
 8000644:	23fa      	movs	r3, #250	; 0xfa
 8000646:	009b      	lsls	r3, r3, #2
 8000648:	0018      	movs	r0, r3
 800064a:	f000 fb23 	bl	8000c94 <HAL_Delay>
}
 800064e:	46c0      	nop			; (mov r8, r8)
 8000650:	46bd      	mov	sp, r7
 8000652:	b002      	add	sp, #8
 8000654:	bd80      	pop	{r7, pc}
 8000656:	46c0      	nop			; (mov r8, r8)
 8000658:	2000008c 	.word	0x2000008c

0800065c <mdbus_read_packet>:

void mdbus_read_packet(uint8_t *data)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	b082      	sub	sp, #8
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive (&huart2, data, 12, 5000);
 8000664:	4b07      	ldr	r3, [pc, #28]	; (8000684 <mdbus_read_packet+0x28>)
 8000666:	6879      	ldr	r1, [r7, #4]
 8000668:	4807      	ldr	r0, [pc, #28]	; (8000688 <mdbus_read_packet+0x2c>)
 800066a:	220c      	movs	r2, #12
 800066c:	f001 fd4c 	bl	8002108 <HAL_UART_Receive>
	HAL_Delay(1000);
 8000670:	23fa      	movs	r3, #250	; 0xfa
 8000672:	009b      	lsls	r3, r3, #2
 8000674:	0018      	movs	r0, r3
 8000676:	f000 fb0d 	bl	8000c94 <HAL_Delay>
}
 800067a:	46c0      	nop			; (mov r8, r8)
 800067c:	46bd      	mov	sp, r7
 800067e:	b002      	add	sp, #8
 8000680:	bd80      	pop	{r7, pc}
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	00001388 	.word	0x00001388
 8000688:	2000008c 	.word	0x2000008c

0800068c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000690:	f000 fa7a 	bl	8000b88 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000694:	f000 f807 	bl	80006a6 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000698:	f000 f89c 	bl	80007d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800069c:	f000 f84c 	bl	8000738 <MX_USART2_UART_Init>
//	  HAL_UART_Transmit(&huart2, UART1_rxBuffer, 12, 100);

//	  mdbus_read_packet(UART1_rxBuffer);
//	  mdbus_send_packet(UART1_rxBuffer);

	  mdbus_master_run();
 80006a0:	f000 f9ca 	bl	8000a38 <mdbus_master_run>
 80006a4:	e7fc      	b.n	80006a0 <main+0x14>

080006a6 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006a6:	b590      	push	{r4, r7, lr}
 80006a8:	b093      	sub	sp, #76	; 0x4c
 80006aa:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ac:	2410      	movs	r4, #16
 80006ae:	193b      	adds	r3, r7, r4
 80006b0:	0018      	movs	r0, r3
 80006b2:	2338      	movs	r3, #56	; 0x38
 80006b4:	001a      	movs	r2, r3
 80006b6:	2100      	movs	r1, #0
 80006b8:	f002 fbe0 	bl	8002e7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006bc:	003b      	movs	r3, r7
 80006be:	0018      	movs	r0, r3
 80006c0:	2310      	movs	r3, #16
 80006c2:	001a      	movs	r2, r3
 80006c4:	2100      	movs	r1, #0
 80006c6:	f002 fbd9 	bl	8002e7c <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006ca:	2380      	movs	r3, #128	; 0x80
 80006cc:	009b      	lsls	r3, r3, #2
 80006ce:	0018      	movs	r0, r3
 80006d0:	f000 fd50 	bl	8001174 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006d4:	193b      	adds	r3, r7, r4
 80006d6:	2202      	movs	r2, #2
 80006d8:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006da:	193b      	adds	r3, r7, r4
 80006dc:	2280      	movs	r2, #128	; 0x80
 80006de:	0052      	lsls	r2, r2, #1
 80006e0:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006e2:	193b      	adds	r3, r7, r4
 80006e4:	2200      	movs	r2, #0
 80006e6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006e8:	193b      	adds	r3, r7, r4
 80006ea:	2240      	movs	r2, #64	; 0x40
 80006ec:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80006ee:	193b      	adds	r3, r7, r4
 80006f0:	2200      	movs	r2, #0
 80006f2:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f4:	193b      	adds	r3, r7, r4
 80006f6:	0018      	movs	r0, r3
 80006f8:	f000 fd88 	bl	800120c <HAL_RCC_OscConfig>
 80006fc:	1e03      	subs	r3, r0, #0
 80006fe:	d001      	beq.n	8000704 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 8000700:	f000 f8b8 	bl	8000874 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000704:	003b      	movs	r3, r7
 8000706:	2207      	movs	r2, #7
 8000708:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800070a:	003b      	movs	r3, r7
 800070c:	2200      	movs	r2, #0
 800070e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000710:	003b      	movs	r3, r7
 8000712:	2200      	movs	r2, #0
 8000714:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000716:	003b      	movs	r3, r7
 8000718:	2200      	movs	r2, #0
 800071a:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800071c:	003b      	movs	r3, r7
 800071e:	2100      	movs	r1, #0
 8000720:	0018      	movs	r0, r3
 8000722:	f001 f88d 	bl	8001840 <HAL_RCC_ClockConfig>
 8000726:	1e03      	subs	r3, r0, #0
 8000728:	d001      	beq.n	800072e <SystemClock_Config+0x88>
  {
    Error_Handler();
 800072a:	f000 f8a3 	bl	8000874 <Error_Handler>
  }
}
 800072e:	46c0      	nop			; (mov r8, r8)
 8000730:	46bd      	mov	sp, r7
 8000732:	b013      	add	sp, #76	; 0x4c
 8000734:	bd90      	pop	{r4, r7, pc}
	...

08000738 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800073c:	4b23      	ldr	r3, [pc, #140]	; (80007cc <MX_USART2_UART_Init+0x94>)
 800073e:	4a24      	ldr	r2, [pc, #144]	; (80007d0 <MX_USART2_UART_Init+0x98>)
 8000740:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000742:	4b22      	ldr	r3, [pc, #136]	; (80007cc <MX_USART2_UART_Init+0x94>)
 8000744:	22e1      	movs	r2, #225	; 0xe1
 8000746:	0252      	lsls	r2, r2, #9
 8000748:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800074a:	4b20      	ldr	r3, [pc, #128]	; (80007cc <MX_USART2_UART_Init+0x94>)
 800074c:	2200      	movs	r2, #0
 800074e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000750:	4b1e      	ldr	r3, [pc, #120]	; (80007cc <MX_USART2_UART_Init+0x94>)
 8000752:	2200      	movs	r2, #0
 8000754:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000756:	4b1d      	ldr	r3, [pc, #116]	; (80007cc <MX_USART2_UART_Init+0x94>)
 8000758:	2200      	movs	r2, #0
 800075a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800075c:	4b1b      	ldr	r3, [pc, #108]	; (80007cc <MX_USART2_UART_Init+0x94>)
 800075e:	220c      	movs	r2, #12
 8000760:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000762:	4b1a      	ldr	r3, [pc, #104]	; (80007cc <MX_USART2_UART_Init+0x94>)
 8000764:	2200      	movs	r2, #0
 8000766:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000768:	4b18      	ldr	r3, [pc, #96]	; (80007cc <MX_USART2_UART_Init+0x94>)
 800076a:	2200      	movs	r2, #0
 800076c:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800076e:	4b17      	ldr	r3, [pc, #92]	; (80007cc <MX_USART2_UART_Init+0x94>)
 8000770:	2200      	movs	r2, #0
 8000772:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000774:	4b15      	ldr	r3, [pc, #84]	; (80007cc <MX_USART2_UART_Init+0x94>)
 8000776:	2200      	movs	r2, #0
 8000778:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800077a:	4b14      	ldr	r3, [pc, #80]	; (80007cc <MX_USART2_UART_Init+0x94>)
 800077c:	2200      	movs	r2, #0
 800077e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000780:	4b12      	ldr	r3, [pc, #72]	; (80007cc <MX_USART2_UART_Init+0x94>)
 8000782:	0018      	movs	r0, r3
 8000784:	f001 fbbe 	bl	8001f04 <HAL_UART_Init>
 8000788:	1e03      	subs	r3, r0, #0
 800078a:	d001      	beq.n	8000790 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 800078c:	f000 f872 	bl	8000874 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000790:	4b0e      	ldr	r3, [pc, #56]	; (80007cc <MX_USART2_UART_Init+0x94>)
 8000792:	2100      	movs	r1, #0
 8000794:	0018      	movs	r0, r3
 8000796:	f002 fa67 	bl	8002c68 <HAL_UARTEx_SetTxFifoThreshold>
 800079a:	1e03      	subs	r3, r0, #0
 800079c:	d001      	beq.n	80007a2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 800079e:	f000 f869 	bl	8000874 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80007a2:	4b0a      	ldr	r3, [pc, #40]	; (80007cc <MX_USART2_UART_Init+0x94>)
 80007a4:	2100      	movs	r1, #0
 80007a6:	0018      	movs	r0, r3
 80007a8:	f002 fa9e 	bl	8002ce8 <HAL_UARTEx_SetRxFifoThreshold>
 80007ac:	1e03      	subs	r3, r0, #0
 80007ae:	d001      	beq.n	80007b4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80007b0:	f000 f860 	bl	8000874 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80007b4:	4b05      	ldr	r3, [pc, #20]	; (80007cc <MX_USART2_UART_Init+0x94>)
 80007b6:	0018      	movs	r0, r3
 80007b8:	f002 fa1c 	bl	8002bf4 <HAL_UARTEx_DisableFifoMode>
 80007bc:	1e03      	subs	r3, r0, #0
 80007be:	d001      	beq.n	80007c4 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80007c0:	f000 f858 	bl	8000874 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007c4:	46c0      	nop			; (mov r8, r8)
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	46c0      	nop			; (mov r8, r8)
 80007cc:	2000008c 	.word	0x2000008c
 80007d0:	40004400 	.word	0x40004400

080007d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d4:	b590      	push	{r4, r7, lr}
 80007d6:	b089      	sub	sp, #36	; 0x24
 80007d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007da:	240c      	movs	r4, #12
 80007dc:	193b      	adds	r3, r7, r4
 80007de:	0018      	movs	r0, r3
 80007e0:	2314      	movs	r3, #20
 80007e2:	001a      	movs	r2, r3
 80007e4:	2100      	movs	r1, #0
 80007e6:	f002 fb49 	bl	8002e7c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007ea:	4b21      	ldr	r3, [pc, #132]	; (8000870 <MX_GPIO_Init+0x9c>)
 80007ec:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80007ee:	4b20      	ldr	r3, [pc, #128]	; (8000870 <MX_GPIO_Init+0x9c>)
 80007f0:	2104      	movs	r1, #4
 80007f2:	430a      	orrs	r2, r1
 80007f4:	635a      	str	r2, [r3, #52]	; 0x34
 80007f6:	4b1e      	ldr	r3, [pc, #120]	; (8000870 <MX_GPIO_Init+0x9c>)
 80007f8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80007fa:	2204      	movs	r2, #4
 80007fc:	4013      	ands	r3, r2
 80007fe:	60bb      	str	r3, [r7, #8]
 8000800:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000802:	4b1b      	ldr	r3, [pc, #108]	; (8000870 <MX_GPIO_Init+0x9c>)
 8000804:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8000806:	4b1a      	ldr	r3, [pc, #104]	; (8000870 <MX_GPIO_Init+0x9c>)
 8000808:	2120      	movs	r1, #32
 800080a:	430a      	orrs	r2, r1
 800080c:	635a      	str	r2, [r3, #52]	; 0x34
 800080e:	4b18      	ldr	r3, [pc, #96]	; (8000870 <MX_GPIO_Init+0x9c>)
 8000810:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000812:	2220      	movs	r2, #32
 8000814:	4013      	ands	r3, r2
 8000816:	607b      	str	r3, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800081a:	4b15      	ldr	r3, [pc, #84]	; (8000870 <MX_GPIO_Init+0x9c>)
 800081c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800081e:	4b14      	ldr	r3, [pc, #80]	; (8000870 <MX_GPIO_Init+0x9c>)
 8000820:	2101      	movs	r1, #1
 8000822:	430a      	orrs	r2, r1
 8000824:	635a      	str	r2, [r3, #52]	; 0x34
 8000826:	4b12      	ldr	r3, [pc, #72]	; (8000870 <MX_GPIO_Init+0x9c>)
 8000828:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800082a:	2201      	movs	r2, #1
 800082c:	4013      	ands	r3, r2
 800082e:	603b      	str	r3, [r7, #0]
 8000830:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000832:	23a0      	movs	r3, #160	; 0xa0
 8000834:	05db      	lsls	r3, r3, #23
 8000836:	2200      	movs	r2, #0
 8000838:	2120      	movs	r1, #32
 800083a:	0018      	movs	r0, r3
 800083c:	f000 fc7c 	bl	8001138 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000840:	0021      	movs	r1, r4
 8000842:	187b      	adds	r3, r7, r1
 8000844:	2220      	movs	r2, #32
 8000846:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000848:	187b      	adds	r3, r7, r1
 800084a:	2201      	movs	r2, #1
 800084c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800084e:	187b      	adds	r3, r7, r1
 8000850:	2200      	movs	r2, #0
 8000852:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000854:	187b      	adds	r3, r7, r1
 8000856:	2202      	movs	r2, #2
 8000858:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800085a:	187a      	adds	r2, r7, r1
 800085c:	23a0      	movs	r3, #160	; 0xa0
 800085e:	05db      	lsls	r3, r3, #23
 8000860:	0011      	movs	r1, r2
 8000862:	0018      	movs	r0, r3
 8000864:	f000 fb04 	bl	8000e70 <HAL_GPIO_Init>

}
 8000868:	46c0      	nop			; (mov r8, r8)
 800086a:	46bd      	mov	sp, r7
 800086c:	b009      	add	sp, #36	; 0x24
 800086e:	bd90      	pop	{r4, r7, pc}
 8000870:	40021000 	.word	0x40021000

08000874 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000878:	b672      	cpsid	i
}
 800087a:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800087c:	e7fe      	b.n	800087c <Error_Handler+0x8>
	...

08000880 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b082      	sub	sp, #8
 8000884:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000886:	4b11      	ldr	r3, [pc, #68]	; (80008cc <HAL_MspInit+0x4c>)
 8000888:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800088a:	4b10      	ldr	r3, [pc, #64]	; (80008cc <HAL_MspInit+0x4c>)
 800088c:	2101      	movs	r1, #1
 800088e:	430a      	orrs	r2, r1
 8000890:	641a      	str	r2, [r3, #64]	; 0x40
 8000892:	4b0e      	ldr	r3, [pc, #56]	; (80008cc <HAL_MspInit+0x4c>)
 8000894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000896:	2201      	movs	r2, #1
 8000898:	4013      	ands	r3, r2
 800089a:	607b      	str	r3, [r7, #4]
 800089c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800089e:	4b0b      	ldr	r3, [pc, #44]	; (80008cc <HAL_MspInit+0x4c>)
 80008a0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80008a2:	4b0a      	ldr	r3, [pc, #40]	; (80008cc <HAL_MspInit+0x4c>)
 80008a4:	2180      	movs	r1, #128	; 0x80
 80008a6:	0549      	lsls	r1, r1, #21
 80008a8:	430a      	orrs	r2, r1
 80008aa:	63da      	str	r2, [r3, #60]	; 0x3c
 80008ac:	4b07      	ldr	r3, [pc, #28]	; (80008cc <HAL_MspInit+0x4c>)
 80008ae:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80008b0:	2380      	movs	r3, #128	; 0x80
 80008b2:	055b      	lsls	r3, r3, #21
 80008b4:	4013      	ands	r3, r2
 80008b6:	603b      	str	r3, [r7, #0]
 80008b8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80008ba:	23c0      	movs	r3, #192	; 0xc0
 80008bc:	00db      	lsls	r3, r3, #3
 80008be:	0018      	movs	r0, r3
 80008c0:	f000 fa0c 	bl	8000cdc <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008c4:	46c0      	nop			; (mov r8, r8)
 80008c6:	46bd      	mov	sp, r7
 80008c8:	b002      	add	sp, #8
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	40021000 	.word	0x40021000

080008d0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008d0:	b590      	push	{r4, r7, lr}
 80008d2:	b097      	sub	sp, #92	; 0x5c
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008d8:	2344      	movs	r3, #68	; 0x44
 80008da:	18fb      	adds	r3, r7, r3
 80008dc:	0018      	movs	r0, r3
 80008de:	2314      	movs	r3, #20
 80008e0:	001a      	movs	r2, r3
 80008e2:	2100      	movs	r1, #0
 80008e4:	f002 faca 	bl	8002e7c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80008e8:	2410      	movs	r4, #16
 80008ea:	193b      	adds	r3, r7, r4
 80008ec:	0018      	movs	r0, r3
 80008ee:	2334      	movs	r3, #52	; 0x34
 80008f0:	001a      	movs	r2, r3
 80008f2:	2100      	movs	r1, #0
 80008f4:	f002 fac2 	bl	8002e7c <memset>
  if(huart->Instance==USART2)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a22      	ldr	r2, [pc, #136]	; (8000988 <HAL_UART_MspInit+0xb8>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d13e      	bne.n	8000980 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000902:	193b      	adds	r3, r7, r4
 8000904:	2202      	movs	r2, #2
 8000906:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000908:	193b      	adds	r3, r7, r4
 800090a:	2200      	movs	r2, #0
 800090c:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800090e:	193b      	adds	r3, r7, r4
 8000910:	0018      	movs	r0, r3
 8000912:	f001 f93f 	bl	8001b94 <HAL_RCCEx_PeriphCLKConfig>
 8000916:	1e03      	subs	r3, r0, #0
 8000918:	d001      	beq.n	800091e <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800091a:	f7ff ffab 	bl	8000874 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800091e:	4b1b      	ldr	r3, [pc, #108]	; (800098c <HAL_UART_MspInit+0xbc>)
 8000920:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000922:	4b1a      	ldr	r3, [pc, #104]	; (800098c <HAL_UART_MspInit+0xbc>)
 8000924:	2180      	movs	r1, #128	; 0x80
 8000926:	0289      	lsls	r1, r1, #10
 8000928:	430a      	orrs	r2, r1
 800092a:	63da      	str	r2, [r3, #60]	; 0x3c
 800092c:	4b17      	ldr	r3, [pc, #92]	; (800098c <HAL_UART_MspInit+0xbc>)
 800092e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8000930:	2380      	movs	r3, #128	; 0x80
 8000932:	029b      	lsls	r3, r3, #10
 8000934:	4013      	ands	r3, r2
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800093a:	4b14      	ldr	r3, [pc, #80]	; (800098c <HAL_UART_MspInit+0xbc>)
 800093c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800093e:	4b13      	ldr	r3, [pc, #76]	; (800098c <HAL_UART_MspInit+0xbc>)
 8000940:	2101      	movs	r1, #1
 8000942:	430a      	orrs	r2, r1
 8000944:	635a      	str	r2, [r3, #52]	; 0x34
 8000946:	4b11      	ldr	r3, [pc, #68]	; (800098c <HAL_UART_MspInit+0xbc>)
 8000948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800094a:	2201      	movs	r2, #1
 800094c:	4013      	ands	r3, r2
 800094e:	60bb      	str	r3, [r7, #8]
 8000950:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000952:	2144      	movs	r1, #68	; 0x44
 8000954:	187b      	adds	r3, r7, r1
 8000956:	220c      	movs	r2, #12
 8000958:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800095a:	187b      	adds	r3, r7, r1
 800095c:	2202      	movs	r2, #2
 800095e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000960:	187b      	adds	r3, r7, r1
 8000962:	2201      	movs	r2, #1
 8000964:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000966:	187b      	adds	r3, r7, r1
 8000968:	2200      	movs	r2, #0
 800096a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 800096c:	187b      	adds	r3, r7, r1
 800096e:	2201      	movs	r2, #1
 8000970:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000972:	187a      	adds	r2, r7, r1
 8000974:	23a0      	movs	r3, #160	; 0xa0
 8000976:	05db      	lsls	r3, r3, #23
 8000978:	0011      	movs	r1, r2
 800097a:	0018      	movs	r0, r3
 800097c:	f000 fa78 	bl	8000e70 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000980:	46c0      	nop			; (mov r8, r8)
 8000982:	46bd      	mov	sp, r7
 8000984:	b017      	add	sp, #92	; 0x5c
 8000986:	bd90      	pop	{r4, r7, pc}
 8000988:	40004400 	.word	0x40004400
 800098c:	40021000 	.word	0x40021000

08000990 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000994:	e7fe      	b.n	8000994 <NMI_Handler+0x4>

08000996 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000996:	b580      	push	{r7, lr}
 8000998:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800099a:	e7fe      	b.n	800099a <HardFault_Handler+0x4>

0800099c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80009a0:	46c0      	nop			; (mov r8, r8)
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}

080009a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009a6:	b580      	push	{r7, lr}
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009aa:	46c0      	nop			; (mov r8, r8)
 80009ac:	46bd      	mov	sp, r7
 80009ae:	bd80      	pop	{r7, pc}

080009b0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009b0:	b580      	push	{r7, lr}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009b4:	f000 f952 	bl	8000c5c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009b8:	46c0      	nop			; (mov r8, r8)
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}
	...

080009c0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b086      	sub	sp, #24
 80009c4:	af00      	add	r7, sp, #0
 80009c6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009c8:	4a14      	ldr	r2, [pc, #80]	; (8000a1c <_sbrk+0x5c>)
 80009ca:	4b15      	ldr	r3, [pc, #84]	; (8000a20 <_sbrk+0x60>)
 80009cc:	1ad3      	subs	r3, r2, r3
 80009ce:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80009d4:	4b13      	ldr	r3, [pc, #76]	; (8000a24 <_sbrk+0x64>)
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d102      	bne.n	80009e2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80009dc:	4b11      	ldr	r3, [pc, #68]	; (8000a24 <_sbrk+0x64>)
 80009de:	4a12      	ldr	r2, [pc, #72]	; (8000a28 <_sbrk+0x68>)
 80009e0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80009e2:	4b10      	ldr	r3, [pc, #64]	; (8000a24 <_sbrk+0x64>)
 80009e4:	681a      	ldr	r2, [r3, #0]
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	18d3      	adds	r3, r2, r3
 80009ea:	693a      	ldr	r2, [r7, #16]
 80009ec:	429a      	cmp	r2, r3
 80009ee:	d207      	bcs.n	8000a00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80009f0:	f002 fa1a 	bl	8002e28 <__errno>
 80009f4:	0003      	movs	r3, r0
 80009f6:	220c      	movs	r2, #12
 80009f8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80009fa:	2301      	movs	r3, #1
 80009fc:	425b      	negs	r3, r3
 80009fe:	e009      	b.n	8000a14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a00:	4b08      	ldr	r3, [pc, #32]	; (8000a24 <_sbrk+0x64>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a06:	4b07      	ldr	r3, [pc, #28]	; (8000a24 <_sbrk+0x64>)
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	18d2      	adds	r2, r2, r3
 8000a0e:	4b05      	ldr	r3, [pc, #20]	; (8000a24 <_sbrk+0x64>)
 8000a10:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000a12:	68fb      	ldr	r3, [r7, #12]
}
 8000a14:	0018      	movs	r0, r3
 8000a16:	46bd      	mov	sp, r7
 8000a18:	b006      	add	sp, #24
 8000a1a:	bd80      	pop	{r7, pc}
 8000a1c:	20009000 	.word	0x20009000
 8000a20:	00000400 	.word	0x00000400
 8000a24:	2000011c 	.word	0x2000011c
 8000a28:	20000138 	.word	0x20000138

08000a2c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a30:	46c0      	nop			; (mov r8, r8)
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
	...

08000a38 <mdbus_master_run>:
uint32_t timeout;
mdbus_Packet* currentPacket;
mdbus_State mdbus_state = IDLE;

void mdbus_master_run()
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	af00      	add	r7, sp, #0
	switch(mdbus_state)
 8000a3c:	4b10      	ldr	r3, [pc, #64]	; (8000a80 <mdbus_master_run+0x48>)
 8000a3e:	781b      	ldrb	r3, [r3, #0]
 8000a40:	2b05      	cmp	r3, #5
 8000a42:	d816      	bhi.n	8000a72 <mdbus_master_run+0x3a>
 8000a44:	009a      	lsls	r2, r3, #2
 8000a46:	4b0f      	ldr	r3, [pc, #60]	; (8000a84 <mdbus_master_run+0x4c>)
 8000a48:	18d3      	adds	r3, r2, r3
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	469f      	mov	pc, r3
	{
	case IDLE:
		idle();
 8000a4e:	f000 f81b 	bl	8000a88 <idle>
		break;
 8000a52:	e011      	b.n	8000a78 <mdbus_master_run+0x40>
	case EMISSION_START:
		emision_start();
 8000a54:	f000 f83c 	bl	8000ad0 <emision_start>
		break;
 8000a58:	e00e      	b.n	8000a78 <mdbus_master_run+0x40>
	case EMISSION:
		emision();
 8000a5a:	f000 f851 	bl	8000b00 <emision>
		break;
 8000a5e:	e00b      	b.n	8000a78 <mdbus_master_run+0x40>
	case EMISSION_END:
		emision_end();
 8000a60:	f000 f853 	bl	8000b0a <emision_end>
		break;
 8000a64:	e008      	b.n	8000a78 <mdbus_master_run+0x40>
	case RECEPTION:
		reception();
 8000a66:	f000 f855 	bl	8000b14 <reception>
		break;
 8000a6a:	e005      	b.n	8000a78 <mdbus_master_run+0x40>
	case WAIT_END_OF_FRAME:
		wait_end_of_frame();
 8000a6c:	f000 f857 	bl	8000b1e <wait_end_of_frame>
		break;
 8000a70:	e002      	b.n	8000a78 <mdbus_master_run+0x40>
	default:
		bad_mdbus_state();
 8000a72:	f000 f859 	bl	8000b28 <bad_mdbus_state>
		break;
 8000a76:	46c0      	nop			; (mov r8, r8)
	}
}
 8000a78:	46c0      	nop			; (mov r8, r8)
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
 8000a7e:	46c0      	nop			; (mov r8, r8)
 8000a80:	20000120 	.word	0x20000120
 8000a84:	080037e0 	.word	0x080037e0

08000a88 <idle>:
{
	mdbus_state = IDLE;
}

void idle()
{
 8000a88:	b580      	push	{r7, lr}
 8000a8a:	b08e      	sub	sp, #56	; 0x38
 8000a8c:	af00      	add	r7, sp, #0
	  uint8_t Test[50] = "";
 8000a8e:	1d3b      	adds	r3, r7, #4
 8000a90:	2200      	movs	r2, #0
 8000a92:	601a      	str	r2, [r3, #0]
 8000a94:	3304      	adds	r3, #4
 8000a96:	222e      	movs	r2, #46	; 0x2e
 8000a98:	2100      	movs	r1, #0
 8000a9a:	0018      	movs	r0, r3
 8000a9c:	f002 f9ee 	bl	8002e7c <memset>
	  sprintf(Test, ": %u \n", 5000);
 8000aa0:	4a08      	ldr	r2, [pc, #32]	; (8000ac4 <idle+0x3c>)
 8000aa2:	4909      	ldr	r1, [pc, #36]	; (8000ac8 <idle+0x40>)
 8000aa4:	1d3b      	adds	r3, r7, #4
 8000aa6:	0018      	movs	r0, r3
 8000aa8:	f002 f9f0 	bl	8002e8c <siprintf>
	  mdbus_send_packet(Test);
 8000aac:	1d3b      	adds	r3, r7, #4
 8000aae:	0018      	movs	r0, r3
 8000ab0:	f7ff fdbe 	bl	8000630 <mdbus_send_packet>
	  mdbus_state = EMISSION_START;
 8000ab4:	4b05      	ldr	r3, [pc, #20]	; (8000acc <idle+0x44>)
 8000ab6:	2201      	movs	r2, #1
 8000ab8:	701a      	strb	r2, [r3, #0]
}
 8000aba:	46c0      	nop			; (mov r8, r8)
 8000abc:	46bd      	mov	sp, r7
 8000abe:	b00e      	add	sp, #56	; 0x38
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	46c0      	nop			; (mov r8, r8)
 8000ac4:	00001388 	.word	0x00001388
 8000ac8:	08003778 	.word	0x08003778
 8000acc:	20000120 	.word	0x20000120

08000ad0 <emision_start>:

void emision_start()
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b090      	sub	sp, #64	; 0x40
 8000ad4:	af00      	add	r7, sp, #0
//	uint8_t Test[50] = "";
//	sprintf(Test, ": %u \n", 123131);
//	mdbus_send_packet(Test);

	uint8_t data[PACKETSIZE] = {0};
 8000ad6:	003b      	movs	r3, r7
 8000ad8:	2200      	movs	r2, #0
 8000ada:	601a      	str	r2, [r3, #0]
 8000adc:	3304      	adds	r3, #4
 8000ade:	223c      	movs	r2, #60	; 0x3c
 8000ae0:	2100      	movs	r1, #0
 8000ae2:	0018      	movs	r0, r3
 8000ae4:	f002 f9ca 	bl	8002e7c <memset>
	mdbus_read_packet(data);
 8000ae8:	003b      	movs	r3, r7
 8000aea:	0018      	movs	r0, r3
 8000aec:	f7ff fdb6 	bl	800065c <mdbus_read_packet>
	mdbus_send_packet(data);
 8000af0:	003b      	movs	r3, r7
 8000af2:	0018      	movs	r0, r3
 8000af4:	f7ff fd9c 	bl	8000630 <mdbus_send_packet>
}
 8000af8:	46c0      	nop			; (mov r8, r8)
 8000afa:	46bd      	mov	sp, r7
 8000afc:	b010      	add	sp, #64	; 0x40
 8000afe:	bd80      	pop	{r7, pc}

08000b00 <emision>:

void emision()
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
}
 8000b04:	46c0      	nop			; (mov r8, r8)
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bd80      	pop	{r7, pc}

08000b0a <emision_end>:

void emision_end()
{
 8000b0a:	b580      	push	{r7, lr}
 8000b0c:	af00      	add	r7, sp, #0
}
 8000b0e:	46c0      	nop			; (mov r8, r8)
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}

08000b14 <reception>:

void reception()
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	af00      	add	r7, sp, #0
}
 8000b18:	46c0      	nop			; (mov r8, r8)
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bd80      	pop	{r7, pc}

08000b1e <wait_end_of_frame>:

void wait_end_of_frame()
{
 8000b1e:	b580      	push	{r7, lr}
 8000b20:	af00      	add	r7, sp, #0
}
 8000b22:	46c0      	nop			; (mov r8, r8)
 8000b24:	46bd      	mov	sp, r7
 8000b26:	bd80      	pop	{r7, pc}

08000b28 <bad_mdbus_state>:

void bad_mdbus_state()
{
 8000b28:	b580      	push	{r7, lr}
 8000b2a:	af00      	add	r7, sp, #0
}
 8000b2c:	46c0      	nop			; (mov r8, r8)
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
	...

08000b34 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b34:	480d      	ldr	r0, [pc, #52]	; (8000b6c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b36:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000b38:	f7ff ff78 	bl	8000a2c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b3c:	480c      	ldr	r0, [pc, #48]	; (8000b70 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b3e:	490d      	ldr	r1, [pc, #52]	; (8000b74 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b40:	4a0d      	ldr	r2, [pc, #52]	; (8000b78 <LoopForever+0xe>)
  movs r3, #0
 8000b42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b44:	e002      	b.n	8000b4c <LoopCopyDataInit>

08000b46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b4a:	3304      	adds	r3, #4

08000b4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b50:	d3f9      	bcc.n	8000b46 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b52:	4a0a      	ldr	r2, [pc, #40]	; (8000b7c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b54:	4c0a      	ldr	r4, [pc, #40]	; (8000b80 <LoopForever+0x16>)
  movs r3, #0
 8000b56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b58:	e001      	b.n	8000b5e <LoopFillZerobss>

08000b5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b5c:	3204      	adds	r2, #4

08000b5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b60:	d3fb      	bcc.n	8000b5a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000b62:	f002 f967 	bl	8002e34 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000b66:	f7ff fd91 	bl	800068c <main>

08000b6a <LoopForever>:

LoopForever:
  b LoopForever
 8000b6a:	e7fe      	b.n	8000b6a <LoopForever>
  ldr   r0, =_estack
 8000b6c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000b70:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b74:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8000b78:	08003864 	.word	0x08003864
  ldr r2, =_sbss
 8000b7c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8000b80:	20000138 	.word	0x20000138

08000b84 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b84:	e7fe      	b.n	8000b84 <ADC1_COMP_IRQHandler>
	...

08000b88 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	b082      	sub	sp, #8
 8000b8c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000b8e:	1dfb      	adds	r3, r7, #7
 8000b90:	2200      	movs	r2, #0
 8000b92:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000b94:	4b0b      	ldr	r3, [pc, #44]	; (8000bc4 <HAL_Init+0x3c>)
 8000b96:	681a      	ldr	r2, [r3, #0]
 8000b98:	4b0a      	ldr	r3, [pc, #40]	; (8000bc4 <HAL_Init+0x3c>)
 8000b9a:	2180      	movs	r1, #128	; 0x80
 8000b9c:	0049      	lsls	r1, r1, #1
 8000b9e:	430a      	orrs	r2, r1
 8000ba0:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000ba2:	2000      	movs	r0, #0
 8000ba4:	f000 f810 	bl	8000bc8 <HAL_InitTick>
 8000ba8:	1e03      	subs	r3, r0, #0
 8000baa:	d003      	beq.n	8000bb4 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000bac:	1dfb      	adds	r3, r7, #7
 8000bae:	2201      	movs	r2, #1
 8000bb0:	701a      	strb	r2, [r3, #0]
 8000bb2:	e001      	b.n	8000bb8 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000bb4:	f7ff fe64 	bl	8000880 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000bb8:	1dfb      	adds	r3, r7, #7
 8000bba:	781b      	ldrb	r3, [r3, #0]
}
 8000bbc:	0018      	movs	r0, r3
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	b002      	add	sp, #8
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	40022000 	.word	0x40022000

08000bc8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bc8:	b590      	push	{r4, r7, lr}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000bd0:	230f      	movs	r3, #15
 8000bd2:	18fb      	adds	r3, r7, r3
 8000bd4:	2200      	movs	r2, #0
 8000bd6:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000bd8:	4b1d      	ldr	r3, [pc, #116]	; (8000c50 <HAL_InitTick+0x88>)
 8000bda:	781b      	ldrb	r3, [r3, #0]
 8000bdc:	2b00      	cmp	r3, #0
 8000bde:	d02b      	beq.n	8000c38 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000be0:	4b1c      	ldr	r3, [pc, #112]	; (8000c54 <HAL_InitTick+0x8c>)
 8000be2:	681c      	ldr	r4, [r3, #0]
 8000be4:	4b1a      	ldr	r3, [pc, #104]	; (8000c50 <HAL_InitTick+0x88>)
 8000be6:	781b      	ldrb	r3, [r3, #0]
 8000be8:	0019      	movs	r1, r3
 8000bea:	23fa      	movs	r3, #250	; 0xfa
 8000bec:	0098      	lsls	r0, r3, #2
 8000bee:	f7ff fa93 	bl	8000118 <__udivsi3>
 8000bf2:	0003      	movs	r3, r0
 8000bf4:	0019      	movs	r1, r3
 8000bf6:	0020      	movs	r0, r4
 8000bf8:	f7ff fa8e 	bl	8000118 <__udivsi3>
 8000bfc:	0003      	movs	r3, r0
 8000bfe:	0018      	movs	r0, r3
 8000c00:	f000 f929 	bl	8000e56 <HAL_SYSTICK_Config>
 8000c04:	1e03      	subs	r3, r0, #0
 8000c06:	d112      	bne.n	8000c2e <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	2b03      	cmp	r3, #3
 8000c0c:	d80a      	bhi.n	8000c24 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c0e:	6879      	ldr	r1, [r7, #4]
 8000c10:	2301      	movs	r3, #1
 8000c12:	425b      	negs	r3, r3
 8000c14:	2200      	movs	r2, #0
 8000c16:	0018      	movs	r0, r3
 8000c18:	f000 f908 	bl	8000e2c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000c1c:	4b0e      	ldr	r3, [pc, #56]	; (8000c58 <HAL_InitTick+0x90>)
 8000c1e:	687a      	ldr	r2, [r7, #4]
 8000c20:	601a      	str	r2, [r3, #0]
 8000c22:	e00d      	b.n	8000c40 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000c24:	230f      	movs	r3, #15
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	2201      	movs	r2, #1
 8000c2a:	701a      	strb	r2, [r3, #0]
 8000c2c:	e008      	b.n	8000c40 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000c2e:	230f      	movs	r3, #15
 8000c30:	18fb      	adds	r3, r7, r3
 8000c32:	2201      	movs	r2, #1
 8000c34:	701a      	strb	r2, [r3, #0]
 8000c36:	e003      	b.n	8000c40 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000c38:	230f      	movs	r3, #15
 8000c3a:	18fb      	adds	r3, r7, r3
 8000c3c:	2201      	movs	r2, #1
 8000c3e:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000c40:	230f      	movs	r3, #15
 8000c42:	18fb      	adds	r3, r7, r3
 8000c44:	781b      	ldrb	r3, [r3, #0]
}
 8000c46:	0018      	movs	r0, r3
 8000c48:	46bd      	mov	sp, r7
 8000c4a:	b005      	add	sp, #20
 8000c4c:	bd90      	pop	{r4, r7, pc}
 8000c4e:	46c0      	nop			; (mov r8, r8)
 8000c50:	20000008 	.word	0x20000008
 8000c54:	20000000 	.word	0x20000000
 8000c58:	20000004 	.word	0x20000004

08000c5c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000c60:	4b05      	ldr	r3, [pc, #20]	; (8000c78 <HAL_IncTick+0x1c>)
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	001a      	movs	r2, r3
 8000c66:	4b05      	ldr	r3, [pc, #20]	; (8000c7c <HAL_IncTick+0x20>)
 8000c68:	681b      	ldr	r3, [r3, #0]
 8000c6a:	18d2      	adds	r2, r2, r3
 8000c6c:	4b03      	ldr	r3, [pc, #12]	; (8000c7c <HAL_IncTick+0x20>)
 8000c6e:	601a      	str	r2, [r3, #0]
}
 8000c70:	46c0      	nop			; (mov r8, r8)
 8000c72:	46bd      	mov	sp, r7
 8000c74:	bd80      	pop	{r7, pc}
 8000c76:	46c0      	nop			; (mov r8, r8)
 8000c78:	20000008 	.word	0x20000008
 8000c7c:	20000124 	.word	0x20000124

08000c80 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	af00      	add	r7, sp, #0
  return uwTick;
 8000c84:	4b02      	ldr	r3, [pc, #8]	; (8000c90 <HAL_GetTick+0x10>)
 8000c86:	681b      	ldr	r3, [r3, #0]
}
 8000c88:	0018      	movs	r0, r3
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}
 8000c8e:	46c0      	nop			; (mov r8, r8)
 8000c90:	20000124 	.word	0x20000124

08000c94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c9c:	f7ff fff0 	bl	8000c80 <HAL_GetTick>
 8000ca0:	0003      	movs	r3, r0
 8000ca2:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	3301      	adds	r3, #1
 8000cac:	d005      	beq.n	8000cba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cae:	4b0a      	ldr	r3, [pc, #40]	; (8000cd8 <HAL_Delay+0x44>)
 8000cb0:	781b      	ldrb	r3, [r3, #0]
 8000cb2:	001a      	movs	r2, r3
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	189b      	adds	r3, r3, r2
 8000cb8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000cba:	46c0      	nop			; (mov r8, r8)
 8000cbc:	f7ff ffe0 	bl	8000c80 <HAL_GetTick>
 8000cc0:	0002      	movs	r2, r0
 8000cc2:	68bb      	ldr	r3, [r7, #8]
 8000cc4:	1ad3      	subs	r3, r2, r3
 8000cc6:	68fa      	ldr	r2, [r7, #12]
 8000cc8:	429a      	cmp	r2, r3
 8000cca:	d8f7      	bhi.n	8000cbc <HAL_Delay+0x28>
  {
  }
}
 8000ccc:	46c0      	nop			; (mov r8, r8)
 8000cce:	46c0      	nop			; (mov r8, r8)
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	b004      	add	sp, #16
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	46c0      	nop			; (mov r8, r8)
 8000cd8:	20000008 	.word	0x20000008

08000cdc <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000ce4:	4b06      	ldr	r3, [pc, #24]	; (8000d00 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	4a06      	ldr	r2, [pc, #24]	; (8000d04 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000cea:	4013      	ands	r3, r2
 8000cec:	0019      	movs	r1, r3
 8000cee:	4b04      	ldr	r3, [pc, #16]	; (8000d00 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000cf0:	687a      	ldr	r2, [r7, #4]
 8000cf2:	430a      	orrs	r2, r1
 8000cf4:	601a      	str	r2, [r3, #0]
}
 8000cf6:	46c0      	nop			; (mov r8, r8)
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	b002      	add	sp, #8
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	46c0      	nop			; (mov r8, r8)
 8000d00:	40010000 	.word	0x40010000
 8000d04:	fffff9ff 	.word	0xfffff9ff

08000d08 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d08:	b590      	push	{r4, r7, lr}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	0002      	movs	r2, r0
 8000d10:	6039      	str	r1, [r7, #0]
 8000d12:	1dfb      	adds	r3, r7, #7
 8000d14:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d16:	1dfb      	adds	r3, r7, #7
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	2b7f      	cmp	r3, #127	; 0x7f
 8000d1c:	d828      	bhi.n	8000d70 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d1e:	4a2f      	ldr	r2, [pc, #188]	; (8000ddc <__NVIC_SetPriority+0xd4>)
 8000d20:	1dfb      	adds	r3, r7, #7
 8000d22:	781b      	ldrb	r3, [r3, #0]
 8000d24:	b25b      	sxtb	r3, r3
 8000d26:	089b      	lsrs	r3, r3, #2
 8000d28:	33c0      	adds	r3, #192	; 0xc0
 8000d2a:	009b      	lsls	r3, r3, #2
 8000d2c:	589b      	ldr	r3, [r3, r2]
 8000d2e:	1dfa      	adds	r2, r7, #7
 8000d30:	7812      	ldrb	r2, [r2, #0]
 8000d32:	0011      	movs	r1, r2
 8000d34:	2203      	movs	r2, #3
 8000d36:	400a      	ands	r2, r1
 8000d38:	00d2      	lsls	r2, r2, #3
 8000d3a:	21ff      	movs	r1, #255	; 0xff
 8000d3c:	4091      	lsls	r1, r2
 8000d3e:	000a      	movs	r2, r1
 8000d40:	43d2      	mvns	r2, r2
 8000d42:	401a      	ands	r2, r3
 8000d44:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	019b      	lsls	r3, r3, #6
 8000d4a:	22ff      	movs	r2, #255	; 0xff
 8000d4c:	401a      	ands	r2, r3
 8000d4e:	1dfb      	adds	r3, r7, #7
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	0018      	movs	r0, r3
 8000d54:	2303      	movs	r3, #3
 8000d56:	4003      	ands	r3, r0
 8000d58:	00db      	lsls	r3, r3, #3
 8000d5a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d5c:	481f      	ldr	r0, [pc, #124]	; (8000ddc <__NVIC_SetPriority+0xd4>)
 8000d5e:	1dfb      	adds	r3, r7, #7
 8000d60:	781b      	ldrb	r3, [r3, #0]
 8000d62:	b25b      	sxtb	r3, r3
 8000d64:	089b      	lsrs	r3, r3, #2
 8000d66:	430a      	orrs	r2, r1
 8000d68:	33c0      	adds	r3, #192	; 0xc0
 8000d6a:	009b      	lsls	r3, r3, #2
 8000d6c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000d6e:	e031      	b.n	8000dd4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d70:	4a1b      	ldr	r2, [pc, #108]	; (8000de0 <__NVIC_SetPriority+0xd8>)
 8000d72:	1dfb      	adds	r3, r7, #7
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	0019      	movs	r1, r3
 8000d78:	230f      	movs	r3, #15
 8000d7a:	400b      	ands	r3, r1
 8000d7c:	3b08      	subs	r3, #8
 8000d7e:	089b      	lsrs	r3, r3, #2
 8000d80:	3306      	adds	r3, #6
 8000d82:	009b      	lsls	r3, r3, #2
 8000d84:	18d3      	adds	r3, r2, r3
 8000d86:	3304      	adds	r3, #4
 8000d88:	681b      	ldr	r3, [r3, #0]
 8000d8a:	1dfa      	adds	r2, r7, #7
 8000d8c:	7812      	ldrb	r2, [r2, #0]
 8000d8e:	0011      	movs	r1, r2
 8000d90:	2203      	movs	r2, #3
 8000d92:	400a      	ands	r2, r1
 8000d94:	00d2      	lsls	r2, r2, #3
 8000d96:	21ff      	movs	r1, #255	; 0xff
 8000d98:	4091      	lsls	r1, r2
 8000d9a:	000a      	movs	r2, r1
 8000d9c:	43d2      	mvns	r2, r2
 8000d9e:	401a      	ands	r2, r3
 8000da0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	019b      	lsls	r3, r3, #6
 8000da6:	22ff      	movs	r2, #255	; 0xff
 8000da8:	401a      	ands	r2, r3
 8000daa:	1dfb      	adds	r3, r7, #7
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	0018      	movs	r0, r3
 8000db0:	2303      	movs	r3, #3
 8000db2:	4003      	ands	r3, r0
 8000db4:	00db      	lsls	r3, r3, #3
 8000db6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000db8:	4809      	ldr	r0, [pc, #36]	; (8000de0 <__NVIC_SetPriority+0xd8>)
 8000dba:	1dfb      	adds	r3, r7, #7
 8000dbc:	781b      	ldrb	r3, [r3, #0]
 8000dbe:	001c      	movs	r4, r3
 8000dc0:	230f      	movs	r3, #15
 8000dc2:	4023      	ands	r3, r4
 8000dc4:	3b08      	subs	r3, #8
 8000dc6:	089b      	lsrs	r3, r3, #2
 8000dc8:	430a      	orrs	r2, r1
 8000dca:	3306      	adds	r3, #6
 8000dcc:	009b      	lsls	r3, r3, #2
 8000dce:	18c3      	adds	r3, r0, r3
 8000dd0:	3304      	adds	r3, #4
 8000dd2:	601a      	str	r2, [r3, #0]
}
 8000dd4:	46c0      	nop			; (mov r8, r8)
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	b003      	add	sp, #12
 8000dda:	bd90      	pop	{r4, r7, pc}
 8000ddc:	e000e100 	.word	0xe000e100
 8000de0:	e000ed00 	.word	0xe000ed00

08000de4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	1e5a      	subs	r2, r3, #1
 8000df0:	2380      	movs	r3, #128	; 0x80
 8000df2:	045b      	lsls	r3, r3, #17
 8000df4:	429a      	cmp	r2, r3
 8000df6:	d301      	bcc.n	8000dfc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000df8:	2301      	movs	r3, #1
 8000dfa:	e010      	b.n	8000e1e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dfc:	4b0a      	ldr	r3, [pc, #40]	; (8000e28 <SysTick_Config+0x44>)
 8000dfe:	687a      	ldr	r2, [r7, #4]
 8000e00:	3a01      	subs	r2, #1
 8000e02:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e04:	2301      	movs	r3, #1
 8000e06:	425b      	negs	r3, r3
 8000e08:	2103      	movs	r1, #3
 8000e0a:	0018      	movs	r0, r3
 8000e0c:	f7ff ff7c 	bl	8000d08 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e10:	4b05      	ldr	r3, [pc, #20]	; (8000e28 <SysTick_Config+0x44>)
 8000e12:	2200      	movs	r2, #0
 8000e14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e16:	4b04      	ldr	r3, [pc, #16]	; (8000e28 <SysTick_Config+0x44>)
 8000e18:	2207      	movs	r2, #7
 8000e1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e1c:	2300      	movs	r3, #0
}
 8000e1e:	0018      	movs	r0, r3
 8000e20:	46bd      	mov	sp, r7
 8000e22:	b002      	add	sp, #8
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	46c0      	nop			; (mov r8, r8)
 8000e28:	e000e010 	.word	0xe000e010

08000e2c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b084      	sub	sp, #16
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	60b9      	str	r1, [r7, #8]
 8000e34:	607a      	str	r2, [r7, #4]
 8000e36:	210f      	movs	r1, #15
 8000e38:	187b      	adds	r3, r7, r1
 8000e3a:	1c02      	adds	r2, r0, #0
 8000e3c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8000e3e:	68ba      	ldr	r2, [r7, #8]
 8000e40:	187b      	adds	r3, r7, r1
 8000e42:	781b      	ldrb	r3, [r3, #0]
 8000e44:	b25b      	sxtb	r3, r3
 8000e46:	0011      	movs	r1, r2
 8000e48:	0018      	movs	r0, r3
 8000e4a:	f7ff ff5d 	bl	8000d08 <__NVIC_SetPriority>
}
 8000e4e:	46c0      	nop			; (mov r8, r8)
 8000e50:	46bd      	mov	sp, r7
 8000e52:	b004      	add	sp, #16
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b082      	sub	sp, #8
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	0018      	movs	r0, r3
 8000e62:	f7ff ffbf 	bl	8000de4 <SysTick_Config>
 8000e66:	0003      	movs	r3, r0
}
 8000e68:	0018      	movs	r0, r3
 8000e6a:	46bd      	mov	sp, r7
 8000e6c:	b002      	add	sp, #8
 8000e6e:	bd80      	pop	{r7, pc}

08000e70 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e70:	b580      	push	{r7, lr}
 8000e72:	b086      	sub	sp, #24
 8000e74:	af00      	add	r7, sp, #0
 8000e76:	6078      	str	r0, [r7, #4]
 8000e78:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e7e:	e147      	b.n	8001110 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000e80:	683b      	ldr	r3, [r7, #0]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	2101      	movs	r1, #1
 8000e86:	697a      	ldr	r2, [r7, #20]
 8000e88:	4091      	lsls	r1, r2
 8000e8a:	000a      	movs	r2, r1
 8000e8c:	4013      	ands	r3, r2
 8000e8e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d100      	bne.n	8000e98 <HAL_GPIO_Init+0x28>
 8000e96:	e138      	b.n	800110a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000e98:	683b      	ldr	r3, [r7, #0]
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	2203      	movs	r2, #3
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	2b01      	cmp	r3, #1
 8000ea2:	d005      	beq.n	8000eb0 <HAL_GPIO_Init+0x40>
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	2203      	movs	r2, #3
 8000eaa:	4013      	ands	r3, r2
 8000eac:	2b02      	cmp	r3, #2
 8000eae:	d130      	bne.n	8000f12 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	689b      	ldr	r3, [r3, #8]
 8000eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	005b      	lsls	r3, r3, #1
 8000eba:	2203      	movs	r2, #3
 8000ebc:	409a      	lsls	r2, r3
 8000ebe:	0013      	movs	r3, r2
 8000ec0:	43da      	mvns	r2, r3
 8000ec2:	693b      	ldr	r3, [r7, #16]
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	68da      	ldr	r2, [r3, #12]
 8000ecc:	697b      	ldr	r3, [r7, #20]
 8000ece:	005b      	lsls	r3, r3, #1
 8000ed0:	409a      	lsls	r2, r3
 8000ed2:	0013      	movs	r3, r2
 8000ed4:	693a      	ldr	r2, [r7, #16]
 8000ed6:	4313      	orrs	r3, r2
 8000ed8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	693a      	ldr	r2, [r7, #16]
 8000ede:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	685b      	ldr	r3, [r3, #4]
 8000ee4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	697b      	ldr	r3, [r7, #20]
 8000eea:	409a      	lsls	r2, r3
 8000eec:	0013      	movs	r3, r2
 8000eee:	43da      	mvns	r2, r3
 8000ef0:	693b      	ldr	r3, [r7, #16]
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	091b      	lsrs	r3, r3, #4
 8000efc:	2201      	movs	r2, #1
 8000efe:	401a      	ands	r2, r3
 8000f00:	697b      	ldr	r3, [r7, #20]
 8000f02:	409a      	lsls	r2, r3
 8000f04:	0013      	movs	r3, r2
 8000f06:	693a      	ldr	r2, [r7, #16]
 8000f08:	4313      	orrs	r3, r2
 8000f0a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000f0c:	687b      	ldr	r3, [r7, #4]
 8000f0e:	693a      	ldr	r2, [r7, #16]
 8000f10:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f12:	683b      	ldr	r3, [r7, #0]
 8000f14:	685b      	ldr	r3, [r3, #4]
 8000f16:	2203      	movs	r2, #3
 8000f18:	4013      	ands	r3, r2
 8000f1a:	2b03      	cmp	r3, #3
 8000f1c:	d017      	beq.n	8000f4e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	68db      	ldr	r3, [r3, #12]
 8000f22:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	005b      	lsls	r3, r3, #1
 8000f28:	2203      	movs	r2, #3
 8000f2a:	409a      	lsls	r2, r3
 8000f2c:	0013      	movs	r3, r2
 8000f2e:	43da      	mvns	r2, r3
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	4013      	ands	r3, r2
 8000f34:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	689a      	ldr	r2, [r3, #8]
 8000f3a:	697b      	ldr	r3, [r7, #20]
 8000f3c:	005b      	lsls	r3, r3, #1
 8000f3e:	409a      	lsls	r2, r3
 8000f40:	0013      	movs	r3, r2
 8000f42:	693a      	ldr	r2, [r7, #16]
 8000f44:	4313      	orrs	r3, r2
 8000f46:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	693a      	ldr	r2, [r7, #16]
 8000f4c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	2203      	movs	r2, #3
 8000f54:	4013      	ands	r3, r2
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	d123      	bne.n	8000fa2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000f5a:	697b      	ldr	r3, [r7, #20]
 8000f5c:	08da      	lsrs	r2, r3, #3
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	3208      	adds	r2, #8
 8000f62:	0092      	lsls	r2, r2, #2
 8000f64:	58d3      	ldr	r3, [r2, r3]
 8000f66:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000f68:	697b      	ldr	r3, [r7, #20]
 8000f6a:	2207      	movs	r2, #7
 8000f6c:	4013      	ands	r3, r2
 8000f6e:	009b      	lsls	r3, r3, #2
 8000f70:	220f      	movs	r2, #15
 8000f72:	409a      	lsls	r2, r3
 8000f74:	0013      	movs	r3, r2
 8000f76:	43da      	mvns	r2, r3
 8000f78:	693b      	ldr	r3, [r7, #16]
 8000f7a:	4013      	ands	r3, r2
 8000f7c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	691a      	ldr	r2, [r3, #16]
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	2107      	movs	r1, #7
 8000f86:	400b      	ands	r3, r1
 8000f88:	009b      	lsls	r3, r3, #2
 8000f8a:	409a      	lsls	r2, r3
 8000f8c:	0013      	movs	r3, r2
 8000f8e:	693a      	ldr	r2, [r7, #16]
 8000f90:	4313      	orrs	r3, r2
 8000f92:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000f94:	697b      	ldr	r3, [r7, #20]
 8000f96:	08da      	lsrs	r2, r3, #3
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	3208      	adds	r2, #8
 8000f9c:	0092      	lsls	r2, r2, #2
 8000f9e:	6939      	ldr	r1, [r7, #16]
 8000fa0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8000fa8:	697b      	ldr	r3, [r7, #20]
 8000faa:	005b      	lsls	r3, r3, #1
 8000fac:	2203      	movs	r2, #3
 8000fae:	409a      	lsls	r2, r3
 8000fb0:	0013      	movs	r3, r2
 8000fb2:	43da      	mvns	r2, r3
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	685b      	ldr	r3, [r3, #4]
 8000fbe:	2203      	movs	r2, #3
 8000fc0:	401a      	ands	r2, r3
 8000fc2:	697b      	ldr	r3, [r7, #20]
 8000fc4:	005b      	lsls	r3, r3, #1
 8000fc6:	409a      	lsls	r2, r3
 8000fc8:	0013      	movs	r3, r2
 8000fca:	693a      	ldr	r2, [r7, #16]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	693a      	ldr	r2, [r7, #16]
 8000fd4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000fd6:	683b      	ldr	r3, [r7, #0]
 8000fd8:	685a      	ldr	r2, [r3, #4]
 8000fda:	23c0      	movs	r3, #192	; 0xc0
 8000fdc:	029b      	lsls	r3, r3, #10
 8000fde:	4013      	ands	r3, r2
 8000fe0:	d100      	bne.n	8000fe4 <HAL_GPIO_Init+0x174>
 8000fe2:	e092      	b.n	800110a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8000fe4:	4a50      	ldr	r2, [pc, #320]	; (8001128 <HAL_GPIO_Init+0x2b8>)
 8000fe6:	697b      	ldr	r3, [r7, #20]
 8000fe8:	089b      	lsrs	r3, r3, #2
 8000fea:	3318      	adds	r3, #24
 8000fec:	009b      	lsls	r3, r3, #2
 8000fee:	589b      	ldr	r3, [r3, r2]
 8000ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	2203      	movs	r2, #3
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	00db      	lsls	r3, r3, #3
 8000ffa:	220f      	movs	r2, #15
 8000ffc:	409a      	lsls	r2, r3
 8000ffe:	0013      	movs	r3, r2
 8001000:	43da      	mvns	r2, r3
 8001002:	693b      	ldr	r3, [r7, #16]
 8001004:	4013      	ands	r3, r2
 8001006:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8001008:	687a      	ldr	r2, [r7, #4]
 800100a:	23a0      	movs	r3, #160	; 0xa0
 800100c:	05db      	lsls	r3, r3, #23
 800100e:	429a      	cmp	r2, r3
 8001010:	d013      	beq.n	800103a <HAL_GPIO_Init+0x1ca>
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	4a45      	ldr	r2, [pc, #276]	; (800112c <HAL_GPIO_Init+0x2bc>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d00d      	beq.n	8001036 <HAL_GPIO_Init+0x1c6>
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	4a44      	ldr	r2, [pc, #272]	; (8001130 <HAL_GPIO_Init+0x2c0>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d007      	beq.n	8001032 <HAL_GPIO_Init+0x1c2>
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	4a43      	ldr	r2, [pc, #268]	; (8001134 <HAL_GPIO_Init+0x2c4>)
 8001026:	4293      	cmp	r3, r2
 8001028:	d101      	bne.n	800102e <HAL_GPIO_Init+0x1be>
 800102a:	2303      	movs	r3, #3
 800102c:	e006      	b.n	800103c <HAL_GPIO_Init+0x1cc>
 800102e:	2305      	movs	r3, #5
 8001030:	e004      	b.n	800103c <HAL_GPIO_Init+0x1cc>
 8001032:	2302      	movs	r3, #2
 8001034:	e002      	b.n	800103c <HAL_GPIO_Init+0x1cc>
 8001036:	2301      	movs	r3, #1
 8001038:	e000      	b.n	800103c <HAL_GPIO_Init+0x1cc>
 800103a:	2300      	movs	r3, #0
 800103c:	697a      	ldr	r2, [r7, #20]
 800103e:	2103      	movs	r1, #3
 8001040:	400a      	ands	r2, r1
 8001042:	00d2      	lsls	r2, r2, #3
 8001044:	4093      	lsls	r3, r2
 8001046:	693a      	ldr	r2, [r7, #16]
 8001048:	4313      	orrs	r3, r2
 800104a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800104c:	4936      	ldr	r1, [pc, #216]	; (8001128 <HAL_GPIO_Init+0x2b8>)
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	089b      	lsrs	r3, r3, #2
 8001052:	3318      	adds	r3, #24
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	693a      	ldr	r2, [r7, #16]
 8001058:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800105a:	4b33      	ldr	r3, [pc, #204]	; (8001128 <HAL_GPIO_Init+0x2b8>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001060:	68fb      	ldr	r3, [r7, #12]
 8001062:	43da      	mvns	r2, r3
 8001064:	693b      	ldr	r3, [r7, #16]
 8001066:	4013      	ands	r3, r2
 8001068:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	685a      	ldr	r2, [r3, #4]
 800106e:	2380      	movs	r3, #128	; 0x80
 8001070:	035b      	lsls	r3, r3, #13
 8001072:	4013      	ands	r3, r2
 8001074:	d003      	beq.n	800107e <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8001076:	693a      	ldr	r2, [r7, #16]
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	4313      	orrs	r3, r2
 800107c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800107e:	4b2a      	ldr	r3, [pc, #168]	; (8001128 <HAL_GPIO_Init+0x2b8>)
 8001080:	693a      	ldr	r2, [r7, #16]
 8001082:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8001084:	4b28      	ldr	r3, [pc, #160]	; (8001128 <HAL_GPIO_Init+0x2b8>)
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	43da      	mvns	r2, r3
 800108e:	693b      	ldr	r3, [r7, #16]
 8001090:	4013      	ands	r3, r2
 8001092:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	685a      	ldr	r2, [r3, #4]
 8001098:	2380      	movs	r3, #128	; 0x80
 800109a:	039b      	lsls	r3, r3, #14
 800109c:	4013      	ands	r3, r2
 800109e:	d003      	beq.n	80010a8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80010a0:	693a      	ldr	r2, [r7, #16]
 80010a2:	68fb      	ldr	r3, [r7, #12]
 80010a4:	4313      	orrs	r3, r2
 80010a6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80010a8:	4b1f      	ldr	r3, [pc, #124]	; (8001128 <HAL_GPIO_Init+0x2b8>)
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80010ae:	4a1e      	ldr	r2, [pc, #120]	; (8001128 <HAL_GPIO_Init+0x2b8>)
 80010b0:	2384      	movs	r3, #132	; 0x84
 80010b2:	58d3      	ldr	r3, [r2, r3]
 80010b4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010b6:	68fb      	ldr	r3, [r7, #12]
 80010b8:	43da      	mvns	r2, r3
 80010ba:	693b      	ldr	r3, [r7, #16]
 80010bc:	4013      	ands	r3, r2
 80010be:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80010c0:	683b      	ldr	r3, [r7, #0]
 80010c2:	685a      	ldr	r2, [r3, #4]
 80010c4:	2380      	movs	r3, #128	; 0x80
 80010c6:	029b      	lsls	r3, r3, #10
 80010c8:	4013      	ands	r3, r2
 80010ca:	d003      	beq.n	80010d4 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80010cc:	693a      	ldr	r2, [r7, #16]
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	4313      	orrs	r3, r2
 80010d2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80010d4:	4914      	ldr	r1, [pc, #80]	; (8001128 <HAL_GPIO_Init+0x2b8>)
 80010d6:	2284      	movs	r2, #132	; 0x84
 80010d8:	693b      	ldr	r3, [r7, #16]
 80010da:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80010dc:	4a12      	ldr	r2, [pc, #72]	; (8001128 <HAL_GPIO_Init+0x2b8>)
 80010de:	2380      	movs	r3, #128	; 0x80
 80010e0:	58d3      	ldr	r3, [r2, r3]
 80010e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80010e4:	68fb      	ldr	r3, [r7, #12]
 80010e6:	43da      	mvns	r2, r3
 80010e8:	693b      	ldr	r3, [r7, #16]
 80010ea:	4013      	ands	r3, r2
 80010ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80010ee:	683b      	ldr	r3, [r7, #0]
 80010f0:	685a      	ldr	r2, [r3, #4]
 80010f2:	2380      	movs	r3, #128	; 0x80
 80010f4:	025b      	lsls	r3, r3, #9
 80010f6:	4013      	ands	r3, r2
 80010f8:	d003      	beq.n	8001102 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80010fa:	693a      	ldr	r2, [r7, #16]
 80010fc:	68fb      	ldr	r3, [r7, #12]
 80010fe:	4313      	orrs	r3, r2
 8001100:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001102:	4909      	ldr	r1, [pc, #36]	; (8001128 <HAL_GPIO_Init+0x2b8>)
 8001104:	2280      	movs	r2, #128	; 0x80
 8001106:	693b      	ldr	r3, [r7, #16]
 8001108:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800110a:	697b      	ldr	r3, [r7, #20]
 800110c:	3301      	adds	r3, #1
 800110e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001110:	683b      	ldr	r3, [r7, #0]
 8001112:	681a      	ldr	r2, [r3, #0]
 8001114:	697b      	ldr	r3, [r7, #20]
 8001116:	40da      	lsrs	r2, r3
 8001118:	1e13      	subs	r3, r2, #0
 800111a:	d000      	beq.n	800111e <HAL_GPIO_Init+0x2ae>
 800111c:	e6b0      	b.n	8000e80 <HAL_GPIO_Init+0x10>
  }
}
 800111e:	46c0      	nop			; (mov r8, r8)
 8001120:	46c0      	nop			; (mov r8, r8)
 8001122:	46bd      	mov	sp, r7
 8001124:	b006      	add	sp, #24
 8001126:	bd80      	pop	{r7, pc}
 8001128:	40021800 	.word	0x40021800
 800112c:	50000400 	.word	0x50000400
 8001130:	50000800 	.word	0x50000800
 8001134:	50000c00 	.word	0x50000c00

08001138 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b082      	sub	sp, #8
 800113c:	af00      	add	r7, sp, #0
 800113e:	6078      	str	r0, [r7, #4]
 8001140:	0008      	movs	r0, r1
 8001142:	0011      	movs	r1, r2
 8001144:	1cbb      	adds	r3, r7, #2
 8001146:	1c02      	adds	r2, r0, #0
 8001148:	801a      	strh	r2, [r3, #0]
 800114a:	1c7b      	adds	r3, r7, #1
 800114c:	1c0a      	adds	r2, r1, #0
 800114e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001150:	1c7b      	adds	r3, r7, #1
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d004      	beq.n	8001162 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001158:	1cbb      	adds	r3, r7, #2
 800115a:	881a      	ldrh	r2, [r3, #0]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001160:	e003      	b.n	800116a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001162:	1cbb      	adds	r3, r7, #2
 8001164:	881a      	ldrh	r2, [r3, #0]
 8001166:	687b      	ldr	r3, [r7, #4]
 8001168:	629a      	str	r2, [r3, #40]	; 0x28
}
 800116a:	46c0      	nop			; (mov r8, r8)
 800116c:	46bd      	mov	sp, r7
 800116e:	b002      	add	sp, #8
 8001170:	bd80      	pop	{r7, pc}
	...

08001174 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b084      	sub	sp, #16
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 800117c:	4b19      	ldr	r3, [pc, #100]	; (80011e4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	4a19      	ldr	r2, [pc, #100]	; (80011e8 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8001182:	4013      	ands	r3, r2
 8001184:	0019      	movs	r1, r3
 8001186:	4b17      	ldr	r3, [pc, #92]	; (80011e4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8001188:	687a      	ldr	r2, [r7, #4]
 800118a:	430a      	orrs	r2, r1
 800118c:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800118e:	687a      	ldr	r2, [r7, #4]
 8001190:	2380      	movs	r3, #128	; 0x80
 8001192:	009b      	lsls	r3, r3, #2
 8001194:	429a      	cmp	r2, r3
 8001196:	d11f      	bne.n	80011d8 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8001198:	4b14      	ldr	r3, [pc, #80]	; (80011ec <HAL_PWREx_ControlVoltageScaling+0x78>)
 800119a:	681a      	ldr	r2, [r3, #0]
 800119c:	0013      	movs	r3, r2
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	189b      	adds	r3, r3, r2
 80011a2:	005b      	lsls	r3, r3, #1
 80011a4:	4912      	ldr	r1, [pc, #72]	; (80011f0 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80011a6:	0018      	movs	r0, r3
 80011a8:	f7fe ffb6 	bl	8000118 <__udivsi3>
 80011ac:	0003      	movs	r3, r0
 80011ae:	3301      	adds	r3, #1
 80011b0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80011b2:	e008      	b.n	80011c6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80011b4:	68fb      	ldr	r3, [r7, #12]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d003      	beq.n	80011c2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	3b01      	subs	r3, #1
 80011be:	60fb      	str	r3, [r7, #12]
 80011c0:	e001      	b.n	80011c6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80011c2:	2303      	movs	r3, #3
 80011c4:	e009      	b.n	80011da <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80011c6:	4b07      	ldr	r3, [pc, #28]	; (80011e4 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80011c8:	695a      	ldr	r2, [r3, #20]
 80011ca:	2380      	movs	r3, #128	; 0x80
 80011cc:	00db      	lsls	r3, r3, #3
 80011ce:	401a      	ands	r2, r3
 80011d0:	2380      	movs	r3, #128	; 0x80
 80011d2:	00db      	lsls	r3, r3, #3
 80011d4:	429a      	cmp	r2, r3
 80011d6:	d0ed      	beq.n	80011b4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80011d8:	2300      	movs	r3, #0
}
 80011da:	0018      	movs	r0, r3
 80011dc:	46bd      	mov	sp, r7
 80011de:	b004      	add	sp, #16
 80011e0:	bd80      	pop	{r7, pc}
 80011e2:	46c0      	nop			; (mov r8, r8)
 80011e4:	40007000 	.word	0x40007000
 80011e8:	fffff9ff 	.word	0xfffff9ff
 80011ec:	20000000 	.word	0x20000000
 80011f0:	000f4240 	.word	0x000f4240

080011f4 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80011f8:	4b03      	ldr	r3, [pc, #12]	; (8001208 <LL_RCC_GetAPB1Prescaler+0x14>)
 80011fa:	689a      	ldr	r2, [r3, #8]
 80011fc:	23e0      	movs	r3, #224	; 0xe0
 80011fe:	01db      	lsls	r3, r3, #7
 8001200:	4013      	ands	r3, r2
}
 8001202:	0018      	movs	r0, r3
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	40021000 	.word	0x40021000

0800120c <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800120c:	b580      	push	{r7, lr}
 800120e:	b088      	sub	sp, #32
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	2b00      	cmp	r3, #0
 8001218:	d101      	bne.n	800121e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800121a:	2301      	movs	r3, #1
 800121c:	e2fe      	b.n	800181c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	2201      	movs	r2, #1
 8001224:	4013      	ands	r3, r2
 8001226:	d100      	bne.n	800122a <HAL_RCC_OscConfig+0x1e>
 8001228:	e07c      	b.n	8001324 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800122a:	4bc3      	ldr	r3, [pc, #780]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 800122c:	689b      	ldr	r3, [r3, #8]
 800122e:	2238      	movs	r2, #56	; 0x38
 8001230:	4013      	ands	r3, r2
 8001232:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001234:	4bc0      	ldr	r3, [pc, #768]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	2203      	movs	r2, #3
 800123a:	4013      	ands	r3, r2
 800123c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 800123e:	69bb      	ldr	r3, [r7, #24]
 8001240:	2b10      	cmp	r3, #16
 8001242:	d102      	bne.n	800124a <HAL_RCC_OscConfig+0x3e>
 8001244:	697b      	ldr	r3, [r7, #20]
 8001246:	2b03      	cmp	r3, #3
 8001248:	d002      	beq.n	8001250 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800124a:	69bb      	ldr	r3, [r7, #24]
 800124c:	2b08      	cmp	r3, #8
 800124e:	d10b      	bne.n	8001268 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001250:	4bb9      	ldr	r3, [pc, #740]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 8001252:	681a      	ldr	r2, [r3, #0]
 8001254:	2380      	movs	r3, #128	; 0x80
 8001256:	029b      	lsls	r3, r3, #10
 8001258:	4013      	ands	r3, r2
 800125a:	d062      	beq.n	8001322 <HAL_RCC_OscConfig+0x116>
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	2b00      	cmp	r3, #0
 8001262:	d15e      	bne.n	8001322 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8001264:	2301      	movs	r3, #1
 8001266:	e2d9      	b.n	800181c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	685a      	ldr	r2, [r3, #4]
 800126c:	2380      	movs	r3, #128	; 0x80
 800126e:	025b      	lsls	r3, r3, #9
 8001270:	429a      	cmp	r2, r3
 8001272:	d107      	bne.n	8001284 <HAL_RCC_OscConfig+0x78>
 8001274:	4bb0      	ldr	r3, [pc, #704]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 8001276:	681a      	ldr	r2, [r3, #0]
 8001278:	4baf      	ldr	r3, [pc, #700]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 800127a:	2180      	movs	r1, #128	; 0x80
 800127c:	0249      	lsls	r1, r1, #9
 800127e:	430a      	orrs	r2, r1
 8001280:	601a      	str	r2, [r3, #0]
 8001282:	e020      	b.n	80012c6 <HAL_RCC_OscConfig+0xba>
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	685a      	ldr	r2, [r3, #4]
 8001288:	23a0      	movs	r3, #160	; 0xa0
 800128a:	02db      	lsls	r3, r3, #11
 800128c:	429a      	cmp	r2, r3
 800128e:	d10e      	bne.n	80012ae <HAL_RCC_OscConfig+0xa2>
 8001290:	4ba9      	ldr	r3, [pc, #676]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 8001292:	681a      	ldr	r2, [r3, #0]
 8001294:	4ba8      	ldr	r3, [pc, #672]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 8001296:	2180      	movs	r1, #128	; 0x80
 8001298:	02c9      	lsls	r1, r1, #11
 800129a:	430a      	orrs	r2, r1
 800129c:	601a      	str	r2, [r3, #0]
 800129e:	4ba6      	ldr	r3, [pc, #664]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 80012a0:	681a      	ldr	r2, [r3, #0]
 80012a2:	4ba5      	ldr	r3, [pc, #660]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 80012a4:	2180      	movs	r1, #128	; 0x80
 80012a6:	0249      	lsls	r1, r1, #9
 80012a8:	430a      	orrs	r2, r1
 80012aa:	601a      	str	r2, [r3, #0]
 80012ac:	e00b      	b.n	80012c6 <HAL_RCC_OscConfig+0xba>
 80012ae:	4ba2      	ldr	r3, [pc, #648]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 80012b0:	681a      	ldr	r2, [r3, #0]
 80012b2:	4ba1      	ldr	r3, [pc, #644]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 80012b4:	49a1      	ldr	r1, [pc, #644]	; (800153c <HAL_RCC_OscConfig+0x330>)
 80012b6:	400a      	ands	r2, r1
 80012b8:	601a      	str	r2, [r3, #0]
 80012ba:	4b9f      	ldr	r3, [pc, #636]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 80012bc:	681a      	ldr	r2, [r3, #0]
 80012be:	4b9e      	ldr	r3, [pc, #632]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 80012c0:	499f      	ldr	r1, [pc, #636]	; (8001540 <HAL_RCC_OscConfig+0x334>)
 80012c2:	400a      	ands	r2, r1
 80012c4:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	685b      	ldr	r3, [r3, #4]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d014      	beq.n	80012f8 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012ce:	f7ff fcd7 	bl	8000c80 <HAL_GetTick>
 80012d2:	0003      	movs	r3, r0
 80012d4:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012d6:	e008      	b.n	80012ea <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80012d8:	f7ff fcd2 	bl	8000c80 <HAL_GetTick>
 80012dc:	0002      	movs	r2, r0
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	1ad3      	subs	r3, r2, r3
 80012e2:	2b64      	cmp	r3, #100	; 0x64
 80012e4:	d901      	bls.n	80012ea <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80012e6:	2303      	movs	r3, #3
 80012e8:	e298      	b.n	800181c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80012ea:	4b93      	ldr	r3, [pc, #588]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 80012ec:	681a      	ldr	r2, [r3, #0]
 80012ee:	2380      	movs	r3, #128	; 0x80
 80012f0:	029b      	lsls	r3, r3, #10
 80012f2:	4013      	ands	r3, r2
 80012f4:	d0f0      	beq.n	80012d8 <HAL_RCC_OscConfig+0xcc>
 80012f6:	e015      	b.n	8001324 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012f8:	f7ff fcc2 	bl	8000c80 <HAL_GetTick>
 80012fc:	0003      	movs	r3, r0
 80012fe:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001300:	e008      	b.n	8001314 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001302:	f7ff fcbd 	bl	8000c80 <HAL_GetTick>
 8001306:	0002      	movs	r2, r0
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	2b64      	cmp	r3, #100	; 0x64
 800130e:	d901      	bls.n	8001314 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001310:	2303      	movs	r3, #3
 8001312:	e283      	b.n	800181c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001314:	4b88      	ldr	r3, [pc, #544]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 8001316:	681a      	ldr	r2, [r3, #0]
 8001318:	2380      	movs	r3, #128	; 0x80
 800131a:	029b      	lsls	r3, r3, #10
 800131c:	4013      	ands	r3, r2
 800131e:	d1f0      	bne.n	8001302 <HAL_RCC_OscConfig+0xf6>
 8001320:	e000      	b.n	8001324 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001322:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	2202      	movs	r2, #2
 800132a:	4013      	ands	r3, r2
 800132c:	d100      	bne.n	8001330 <HAL_RCC_OscConfig+0x124>
 800132e:	e099      	b.n	8001464 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001330:	4b81      	ldr	r3, [pc, #516]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 8001332:	689b      	ldr	r3, [r3, #8]
 8001334:	2238      	movs	r2, #56	; 0x38
 8001336:	4013      	ands	r3, r2
 8001338:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800133a:	4b7f      	ldr	r3, [pc, #508]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 800133c:	68db      	ldr	r3, [r3, #12]
 800133e:	2203      	movs	r2, #3
 8001340:	4013      	ands	r3, r2
 8001342:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8001344:	69bb      	ldr	r3, [r7, #24]
 8001346:	2b10      	cmp	r3, #16
 8001348:	d102      	bne.n	8001350 <HAL_RCC_OscConfig+0x144>
 800134a:	697b      	ldr	r3, [r7, #20]
 800134c:	2b02      	cmp	r3, #2
 800134e:	d002      	beq.n	8001356 <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8001350:	69bb      	ldr	r3, [r7, #24]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d135      	bne.n	80013c2 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001356:	4b78      	ldr	r3, [pc, #480]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 8001358:	681a      	ldr	r2, [r3, #0]
 800135a:	2380      	movs	r3, #128	; 0x80
 800135c:	00db      	lsls	r3, r3, #3
 800135e:	4013      	ands	r3, r2
 8001360:	d005      	beq.n	800136e <HAL_RCC_OscConfig+0x162>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	68db      	ldr	r3, [r3, #12]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d101      	bne.n	800136e <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800136a:	2301      	movs	r3, #1
 800136c:	e256      	b.n	800181c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800136e:	4b72      	ldr	r3, [pc, #456]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 8001370:	685b      	ldr	r3, [r3, #4]
 8001372:	4a74      	ldr	r2, [pc, #464]	; (8001544 <HAL_RCC_OscConfig+0x338>)
 8001374:	4013      	ands	r3, r2
 8001376:	0019      	movs	r1, r3
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	695b      	ldr	r3, [r3, #20]
 800137c:	021a      	lsls	r2, r3, #8
 800137e:	4b6e      	ldr	r3, [pc, #440]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 8001380:	430a      	orrs	r2, r1
 8001382:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001384:	69bb      	ldr	r3, [r7, #24]
 8001386:	2b00      	cmp	r3, #0
 8001388:	d112      	bne.n	80013b0 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800138a:	4b6b      	ldr	r3, [pc, #428]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4a6e      	ldr	r2, [pc, #440]	; (8001548 <HAL_RCC_OscConfig+0x33c>)
 8001390:	4013      	ands	r3, r2
 8001392:	0019      	movs	r1, r3
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	691a      	ldr	r2, [r3, #16]
 8001398:	4b67      	ldr	r3, [pc, #412]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 800139a:	430a      	orrs	r2, r1
 800139c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 800139e:	4b66      	ldr	r3, [pc, #408]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	0adb      	lsrs	r3, r3, #11
 80013a4:	2207      	movs	r2, #7
 80013a6:	4013      	ands	r3, r2
 80013a8:	4a68      	ldr	r2, [pc, #416]	; (800154c <HAL_RCC_OscConfig+0x340>)
 80013aa:	40da      	lsrs	r2, r3
 80013ac:	4b68      	ldr	r3, [pc, #416]	; (8001550 <HAL_RCC_OscConfig+0x344>)
 80013ae:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80013b0:	4b68      	ldr	r3, [pc, #416]	; (8001554 <HAL_RCC_OscConfig+0x348>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	0018      	movs	r0, r3
 80013b6:	f7ff fc07 	bl	8000bc8 <HAL_InitTick>
 80013ba:	1e03      	subs	r3, r0, #0
 80013bc:	d051      	beq.n	8001462 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 80013be:	2301      	movs	r3, #1
 80013c0:	e22c      	b.n	800181c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d030      	beq.n	800142c <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 80013ca:	4b5b      	ldr	r3, [pc, #364]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	4a5e      	ldr	r2, [pc, #376]	; (8001548 <HAL_RCC_OscConfig+0x33c>)
 80013d0:	4013      	ands	r3, r2
 80013d2:	0019      	movs	r1, r3
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	691a      	ldr	r2, [r3, #16]
 80013d8:	4b57      	ldr	r3, [pc, #348]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 80013da:	430a      	orrs	r2, r1
 80013dc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80013de:	4b56      	ldr	r3, [pc, #344]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 80013e0:	681a      	ldr	r2, [r3, #0]
 80013e2:	4b55      	ldr	r3, [pc, #340]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 80013e4:	2180      	movs	r1, #128	; 0x80
 80013e6:	0049      	lsls	r1, r1, #1
 80013e8:	430a      	orrs	r2, r1
 80013ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ec:	f7ff fc48 	bl	8000c80 <HAL_GetTick>
 80013f0:	0003      	movs	r3, r0
 80013f2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80013f4:	e008      	b.n	8001408 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013f6:	f7ff fc43 	bl	8000c80 <HAL_GetTick>
 80013fa:	0002      	movs	r2, r0
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	1ad3      	subs	r3, r2, r3
 8001400:	2b02      	cmp	r3, #2
 8001402:	d901      	bls.n	8001408 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8001404:	2303      	movs	r3, #3
 8001406:	e209      	b.n	800181c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001408:	4b4b      	ldr	r3, [pc, #300]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 800140a:	681a      	ldr	r2, [r3, #0]
 800140c:	2380      	movs	r3, #128	; 0x80
 800140e:	00db      	lsls	r3, r3, #3
 8001410:	4013      	ands	r3, r2
 8001412:	d0f0      	beq.n	80013f6 <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001414:	4b48      	ldr	r3, [pc, #288]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	4a4a      	ldr	r2, [pc, #296]	; (8001544 <HAL_RCC_OscConfig+0x338>)
 800141a:	4013      	ands	r3, r2
 800141c:	0019      	movs	r1, r3
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	695b      	ldr	r3, [r3, #20]
 8001422:	021a      	lsls	r2, r3, #8
 8001424:	4b44      	ldr	r3, [pc, #272]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 8001426:	430a      	orrs	r2, r1
 8001428:	605a      	str	r2, [r3, #4]
 800142a:	e01b      	b.n	8001464 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 800142c:	4b42      	ldr	r3, [pc, #264]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	4b41      	ldr	r3, [pc, #260]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 8001432:	4949      	ldr	r1, [pc, #292]	; (8001558 <HAL_RCC_OscConfig+0x34c>)
 8001434:	400a      	ands	r2, r1
 8001436:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001438:	f7ff fc22 	bl	8000c80 <HAL_GetTick>
 800143c:	0003      	movs	r3, r0
 800143e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001440:	e008      	b.n	8001454 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001442:	f7ff fc1d 	bl	8000c80 <HAL_GetTick>
 8001446:	0002      	movs	r2, r0
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	2b02      	cmp	r3, #2
 800144e:	d901      	bls.n	8001454 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8001450:	2303      	movs	r3, #3
 8001452:	e1e3      	b.n	800181c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001454:	4b38      	ldr	r3, [pc, #224]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 8001456:	681a      	ldr	r2, [r3, #0]
 8001458:	2380      	movs	r3, #128	; 0x80
 800145a:	00db      	lsls	r3, r3, #3
 800145c:	4013      	ands	r3, r2
 800145e:	d1f0      	bne.n	8001442 <HAL_RCC_OscConfig+0x236>
 8001460:	e000      	b.n	8001464 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001462:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	2208      	movs	r2, #8
 800146a:	4013      	ands	r3, r2
 800146c:	d047      	beq.n	80014fe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800146e:	4b32      	ldr	r3, [pc, #200]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	2238      	movs	r2, #56	; 0x38
 8001474:	4013      	ands	r3, r2
 8001476:	2b18      	cmp	r3, #24
 8001478:	d10a      	bne.n	8001490 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800147a:	4b2f      	ldr	r3, [pc, #188]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 800147c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800147e:	2202      	movs	r2, #2
 8001480:	4013      	ands	r3, r2
 8001482:	d03c      	beq.n	80014fe <HAL_RCC_OscConfig+0x2f2>
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	699b      	ldr	r3, [r3, #24]
 8001488:	2b00      	cmp	r3, #0
 800148a:	d138      	bne.n	80014fe <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 800148c:	2301      	movs	r3, #1
 800148e:	e1c5      	b.n	800181c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	699b      	ldr	r3, [r3, #24]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d019      	beq.n	80014cc <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8001498:	4b27      	ldr	r3, [pc, #156]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 800149a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800149c:	4b26      	ldr	r3, [pc, #152]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 800149e:	2101      	movs	r1, #1
 80014a0:	430a      	orrs	r2, r1
 80014a2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014a4:	f7ff fbec 	bl	8000c80 <HAL_GetTick>
 80014a8:	0003      	movs	r3, r0
 80014aa:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80014ac:	e008      	b.n	80014c0 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014ae:	f7ff fbe7 	bl	8000c80 <HAL_GetTick>
 80014b2:	0002      	movs	r2, r0
 80014b4:	693b      	ldr	r3, [r7, #16]
 80014b6:	1ad3      	subs	r3, r2, r3
 80014b8:	2b02      	cmp	r3, #2
 80014ba:	d901      	bls.n	80014c0 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 80014bc:	2303      	movs	r3, #3
 80014be:	e1ad      	b.n	800181c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80014c0:	4b1d      	ldr	r3, [pc, #116]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 80014c2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014c4:	2202      	movs	r2, #2
 80014c6:	4013      	ands	r3, r2
 80014c8:	d0f1      	beq.n	80014ae <HAL_RCC_OscConfig+0x2a2>
 80014ca:	e018      	b.n	80014fe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80014cc:	4b1a      	ldr	r3, [pc, #104]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 80014ce:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80014d0:	4b19      	ldr	r3, [pc, #100]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 80014d2:	2101      	movs	r1, #1
 80014d4:	438a      	bics	r2, r1
 80014d6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80014d8:	f7ff fbd2 	bl	8000c80 <HAL_GetTick>
 80014dc:	0003      	movs	r3, r0
 80014de:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014e0:	e008      	b.n	80014f4 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014e2:	f7ff fbcd 	bl	8000c80 <HAL_GetTick>
 80014e6:	0002      	movs	r2, r0
 80014e8:	693b      	ldr	r3, [r7, #16]
 80014ea:	1ad3      	subs	r3, r2, r3
 80014ec:	2b02      	cmp	r3, #2
 80014ee:	d901      	bls.n	80014f4 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80014f0:	2303      	movs	r3, #3
 80014f2:	e193      	b.n	800181c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80014f4:	4b10      	ldr	r3, [pc, #64]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 80014f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80014f8:	2202      	movs	r2, #2
 80014fa:	4013      	ands	r3, r2
 80014fc:	d1f1      	bne.n	80014e2 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	2204      	movs	r2, #4
 8001504:	4013      	ands	r3, r2
 8001506:	d100      	bne.n	800150a <HAL_RCC_OscConfig+0x2fe>
 8001508:	e0c6      	b.n	8001698 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 800150a:	231f      	movs	r3, #31
 800150c:	18fb      	adds	r3, r7, r3
 800150e:	2200      	movs	r2, #0
 8001510:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001512:	4b09      	ldr	r3, [pc, #36]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 8001514:	689b      	ldr	r3, [r3, #8]
 8001516:	2238      	movs	r2, #56	; 0x38
 8001518:	4013      	ands	r3, r2
 800151a:	2b20      	cmp	r3, #32
 800151c:	d11e      	bne.n	800155c <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 800151e:	4b06      	ldr	r3, [pc, #24]	; (8001538 <HAL_RCC_OscConfig+0x32c>)
 8001520:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001522:	2202      	movs	r2, #2
 8001524:	4013      	ands	r3, r2
 8001526:	d100      	bne.n	800152a <HAL_RCC_OscConfig+0x31e>
 8001528:	e0b6      	b.n	8001698 <HAL_RCC_OscConfig+0x48c>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d000      	beq.n	8001534 <HAL_RCC_OscConfig+0x328>
 8001532:	e0b1      	b.n	8001698 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8001534:	2301      	movs	r3, #1
 8001536:	e171      	b.n	800181c <HAL_RCC_OscConfig+0x610>
 8001538:	40021000 	.word	0x40021000
 800153c:	fffeffff 	.word	0xfffeffff
 8001540:	fffbffff 	.word	0xfffbffff
 8001544:	ffff80ff 	.word	0xffff80ff
 8001548:	ffffc7ff 	.word	0xffffc7ff
 800154c:	00f42400 	.word	0x00f42400
 8001550:	20000000 	.word	0x20000000
 8001554:	20000004 	.word	0x20000004
 8001558:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800155c:	4bb1      	ldr	r3, [pc, #708]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 800155e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001560:	2380      	movs	r3, #128	; 0x80
 8001562:	055b      	lsls	r3, r3, #21
 8001564:	4013      	ands	r3, r2
 8001566:	d101      	bne.n	800156c <HAL_RCC_OscConfig+0x360>
 8001568:	2301      	movs	r3, #1
 800156a:	e000      	b.n	800156e <HAL_RCC_OscConfig+0x362>
 800156c:	2300      	movs	r3, #0
 800156e:	2b00      	cmp	r3, #0
 8001570:	d011      	beq.n	8001596 <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8001572:	4bac      	ldr	r3, [pc, #688]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 8001574:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001576:	4bab      	ldr	r3, [pc, #684]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 8001578:	2180      	movs	r1, #128	; 0x80
 800157a:	0549      	lsls	r1, r1, #21
 800157c:	430a      	orrs	r2, r1
 800157e:	63da      	str	r2, [r3, #60]	; 0x3c
 8001580:	4ba8      	ldr	r3, [pc, #672]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 8001582:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001584:	2380      	movs	r3, #128	; 0x80
 8001586:	055b      	lsls	r3, r3, #21
 8001588:	4013      	ands	r3, r2
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 800158e:	231f      	movs	r3, #31
 8001590:	18fb      	adds	r3, r7, r3
 8001592:	2201      	movs	r2, #1
 8001594:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001596:	4ba4      	ldr	r3, [pc, #656]	; (8001828 <HAL_RCC_OscConfig+0x61c>)
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	2380      	movs	r3, #128	; 0x80
 800159c:	005b      	lsls	r3, r3, #1
 800159e:	4013      	ands	r3, r2
 80015a0:	d11a      	bne.n	80015d8 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80015a2:	4ba1      	ldr	r3, [pc, #644]	; (8001828 <HAL_RCC_OscConfig+0x61c>)
 80015a4:	681a      	ldr	r2, [r3, #0]
 80015a6:	4ba0      	ldr	r3, [pc, #640]	; (8001828 <HAL_RCC_OscConfig+0x61c>)
 80015a8:	2180      	movs	r1, #128	; 0x80
 80015aa:	0049      	lsls	r1, r1, #1
 80015ac:	430a      	orrs	r2, r1
 80015ae:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 80015b0:	f7ff fb66 	bl	8000c80 <HAL_GetTick>
 80015b4:	0003      	movs	r3, r0
 80015b6:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015b8:	e008      	b.n	80015cc <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80015ba:	f7ff fb61 	bl	8000c80 <HAL_GetTick>
 80015be:	0002      	movs	r2, r0
 80015c0:	693b      	ldr	r3, [r7, #16]
 80015c2:	1ad3      	subs	r3, r2, r3
 80015c4:	2b02      	cmp	r3, #2
 80015c6:	d901      	bls.n	80015cc <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 80015c8:	2303      	movs	r3, #3
 80015ca:	e127      	b.n	800181c <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80015cc:	4b96      	ldr	r3, [pc, #600]	; (8001828 <HAL_RCC_OscConfig+0x61c>)
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	2380      	movs	r3, #128	; 0x80
 80015d2:	005b      	lsls	r3, r3, #1
 80015d4:	4013      	ands	r3, r2
 80015d6:	d0f0      	beq.n	80015ba <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d106      	bne.n	80015ee <HAL_RCC_OscConfig+0x3e2>
 80015e0:	4b90      	ldr	r3, [pc, #576]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 80015e2:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80015e4:	4b8f      	ldr	r3, [pc, #572]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 80015e6:	2101      	movs	r1, #1
 80015e8:	430a      	orrs	r2, r1
 80015ea:	65da      	str	r2, [r3, #92]	; 0x5c
 80015ec:	e01c      	b.n	8001628 <HAL_RCC_OscConfig+0x41c>
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	2b05      	cmp	r3, #5
 80015f4:	d10c      	bne.n	8001610 <HAL_RCC_OscConfig+0x404>
 80015f6:	4b8b      	ldr	r3, [pc, #556]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 80015f8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80015fa:	4b8a      	ldr	r3, [pc, #552]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 80015fc:	2104      	movs	r1, #4
 80015fe:	430a      	orrs	r2, r1
 8001600:	65da      	str	r2, [r3, #92]	; 0x5c
 8001602:	4b88      	ldr	r3, [pc, #544]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 8001604:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001606:	4b87      	ldr	r3, [pc, #540]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 8001608:	2101      	movs	r1, #1
 800160a:	430a      	orrs	r2, r1
 800160c:	65da      	str	r2, [r3, #92]	; 0x5c
 800160e:	e00b      	b.n	8001628 <HAL_RCC_OscConfig+0x41c>
 8001610:	4b84      	ldr	r3, [pc, #528]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 8001612:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001614:	4b83      	ldr	r3, [pc, #524]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 8001616:	2101      	movs	r1, #1
 8001618:	438a      	bics	r2, r1
 800161a:	65da      	str	r2, [r3, #92]	; 0x5c
 800161c:	4b81      	ldr	r3, [pc, #516]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 800161e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001620:	4b80      	ldr	r3, [pc, #512]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 8001622:	2104      	movs	r1, #4
 8001624:	438a      	bics	r2, r1
 8001626:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	689b      	ldr	r3, [r3, #8]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d014      	beq.n	800165a <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001630:	f7ff fb26 	bl	8000c80 <HAL_GetTick>
 8001634:	0003      	movs	r3, r0
 8001636:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001638:	e009      	b.n	800164e <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800163a:	f7ff fb21 	bl	8000c80 <HAL_GetTick>
 800163e:	0002      	movs	r2, r0
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	1ad3      	subs	r3, r2, r3
 8001644:	4a79      	ldr	r2, [pc, #484]	; (800182c <HAL_RCC_OscConfig+0x620>)
 8001646:	4293      	cmp	r3, r2
 8001648:	d901      	bls.n	800164e <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e0e6      	b.n	800181c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800164e:	4b75      	ldr	r3, [pc, #468]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 8001650:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001652:	2202      	movs	r2, #2
 8001654:	4013      	ands	r3, r2
 8001656:	d0f0      	beq.n	800163a <HAL_RCC_OscConfig+0x42e>
 8001658:	e013      	b.n	8001682 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800165a:	f7ff fb11 	bl	8000c80 <HAL_GetTick>
 800165e:	0003      	movs	r3, r0
 8001660:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001662:	e009      	b.n	8001678 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001664:	f7ff fb0c 	bl	8000c80 <HAL_GetTick>
 8001668:	0002      	movs	r2, r0
 800166a:	693b      	ldr	r3, [r7, #16]
 800166c:	1ad3      	subs	r3, r2, r3
 800166e:	4a6f      	ldr	r2, [pc, #444]	; (800182c <HAL_RCC_OscConfig+0x620>)
 8001670:	4293      	cmp	r3, r2
 8001672:	d901      	bls.n	8001678 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8001674:	2303      	movs	r3, #3
 8001676:	e0d1      	b.n	800181c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001678:	4b6a      	ldr	r3, [pc, #424]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 800167a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800167c:	2202      	movs	r2, #2
 800167e:	4013      	ands	r3, r2
 8001680:	d1f0      	bne.n	8001664 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8001682:	231f      	movs	r3, #31
 8001684:	18fb      	adds	r3, r7, r3
 8001686:	781b      	ldrb	r3, [r3, #0]
 8001688:	2b01      	cmp	r3, #1
 800168a:	d105      	bne.n	8001698 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800168c:	4b65      	ldr	r3, [pc, #404]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 800168e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001690:	4b64      	ldr	r3, [pc, #400]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 8001692:	4967      	ldr	r1, [pc, #412]	; (8001830 <HAL_RCC_OscConfig+0x624>)
 8001694:	400a      	ands	r2, r1
 8001696:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	69db      	ldr	r3, [r3, #28]
 800169c:	2b00      	cmp	r3, #0
 800169e:	d100      	bne.n	80016a2 <HAL_RCC_OscConfig+0x496>
 80016a0:	e0bb      	b.n	800181a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016a2:	4b60      	ldr	r3, [pc, #384]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 80016a4:	689b      	ldr	r3, [r3, #8]
 80016a6:	2238      	movs	r2, #56	; 0x38
 80016a8:	4013      	ands	r3, r2
 80016aa:	2b10      	cmp	r3, #16
 80016ac:	d100      	bne.n	80016b0 <HAL_RCC_OscConfig+0x4a4>
 80016ae:	e07b      	b.n	80017a8 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	69db      	ldr	r3, [r3, #28]
 80016b4:	2b02      	cmp	r3, #2
 80016b6:	d156      	bne.n	8001766 <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016b8:	4b5a      	ldr	r3, [pc, #360]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 80016ba:	681a      	ldr	r2, [r3, #0]
 80016bc:	4b59      	ldr	r3, [pc, #356]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 80016be:	495d      	ldr	r1, [pc, #372]	; (8001834 <HAL_RCC_OscConfig+0x628>)
 80016c0:	400a      	ands	r2, r1
 80016c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80016c4:	f7ff fadc 	bl	8000c80 <HAL_GetTick>
 80016c8:	0003      	movs	r3, r0
 80016ca:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016cc:	e008      	b.n	80016e0 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016ce:	f7ff fad7 	bl	8000c80 <HAL_GetTick>
 80016d2:	0002      	movs	r2, r0
 80016d4:	693b      	ldr	r3, [r7, #16]
 80016d6:	1ad3      	subs	r3, r2, r3
 80016d8:	2b02      	cmp	r3, #2
 80016da:	d901      	bls.n	80016e0 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80016dc:	2303      	movs	r3, #3
 80016de:	e09d      	b.n	800181c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80016e0:	4b50      	ldr	r3, [pc, #320]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	2380      	movs	r3, #128	; 0x80
 80016e6:	049b      	lsls	r3, r3, #18
 80016e8:	4013      	ands	r3, r2
 80016ea:	d1f0      	bne.n	80016ce <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80016ec:	4b4d      	ldr	r3, [pc, #308]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 80016ee:	68db      	ldr	r3, [r3, #12]
 80016f0:	4a51      	ldr	r2, [pc, #324]	; (8001838 <HAL_RCC_OscConfig+0x62c>)
 80016f2:	4013      	ands	r3, r2
 80016f4:	0019      	movs	r1, r3
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	6a1a      	ldr	r2, [r3, #32]
 80016fa:	687b      	ldr	r3, [r7, #4]
 80016fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fe:	431a      	orrs	r2, r3
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001704:	021b      	lsls	r3, r3, #8
 8001706:	431a      	orrs	r2, r3
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800170c:	431a      	orrs	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	431a      	orrs	r2, r3
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001718:	431a      	orrs	r2, r3
 800171a:	4b42      	ldr	r3, [pc, #264]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 800171c:	430a      	orrs	r2, r1
 800171e:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001720:	4b40      	ldr	r3, [pc, #256]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 8001722:	681a      	ldr	r2, [r3, #0]
 8001724:	4b3f      	ldr	r3, [pc, #252]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 8001726:	2180      	movs	r1, #128	; 0x80
 8001728:	0449      	lsls	r1, r1, #17
 800172a:	430a      	orrs	r2, r1
 800172c:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 800172e:	4b3d      	ldr	r3, [pc, #244]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 8001730:	68da      	ldr	r2, [r3, #12]
 8001732:	4b3c      	ldr	r3, [pc, #240]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 8001734:	2180      	movs	r1, #128	; 0x80
 8001736:	0549      	lsls	r1, r1, #21
 8001738:	430a      	orrs	r2, r1
 800173a:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800173c:	f7ff faa0 	bl	8000c80 <HAL_GetTick>
 8001740:	0003      	movs	r3, r0
 8001742:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001744:	e008      	b.n	8001758 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001746:	f7ff fa9b 	bl	8000c80 <HAL_GetTick>
 800174a:	0002      	movs	r2, r0
 800174c:	693b      	ldr	r3, [r7, #16]
 800174e:	1ad3      	subs	r3, r2, r3
 8001750:	2b02      	cmp	r3, #2
 8001752:	d901      	bls.n	8001758 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8001754:	2303      	movs	r3, #3
 8001756:	e061      	b.n	800181c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001758:	4b32      	ldr	r3, [pc, #200]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	2380      	movs	r3, #128	; 0x80
 800175e:	049b      	lsls	r3, r3, #18
 8001760:	4013      	ands	r3, r2
 8001762:	d0f0      	beq.n	8001746 <HAL_RCC_OscConfig+0x53a>
 8001764:	e059      	b.n	800181a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001766:	4b2f      	ldr	r3, [pc, #188]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	4b2e      	ldr	r3, [pc, #184]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 800176c:	4931      	ldr	r1, [pc, #196]	; (8001834 <HAL_RCC_OscConfig+0x628>)
 800176e:	400a      	ands	r2, r1
 8001770:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001772:	f7ff fa85 	bl	8000c80 <HAL_GetTick>
 8001776:	0003      	movs	r3, r0
 8001778:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800177a:	e008      	b.n	800178e <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800177c:	f7ff fa80 	bl	8000c80 <HAL_GetTick>
 8001780:	0002      	movs	r2, r0
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	2b02      	cmp	r3, #2
 8001788:	d901      	bls.n	800178e <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e046      	b.n	800181c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800178e:	4b25      	ldr	r3, [pc, #148]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 8001790:	681a      	ldr	r2, [r3, #0]
 8001792:	2380      	movs	r3, #128	; 0x80
 8001794:	049b      	lsls	r3, r3, #18
 8001796:	4013      	ands	r3, r2
 8001798:	d1f0      	bne.n	800177c <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 800179a:	4b22      	ldr	r3, [pc, #136]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 800179c:	68da      	ldr	r2, [r3, #12]
 800179e:	4b21      	ldr	r3, [pc, #132]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 80017a0:	4926      	ldr	r1, [pc, #152]	; (800183c <HAL_RCC_OscConfig+0x630>)
 80017a2:	400a      	ands	r2, r1
 80017a4:	60da      	str	r2, [r3, #12]
 80017a6:	e038      	b.n	800181a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	69db      	ldr	r3, [r3, #28]
 80017ac:	2b01      	cmp	r3, #1
 80017ae:	d101      	bne.n	80017b4 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80017b0:	2301      	movs	r3, #1
 80017b2:	e033      	b.n	800181c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80017b4:	4b1b      	ldr	r3, [pc, #108]	; (8001824 <HAL_RCC_OscConfig+0x618>)
 80017b6:	68db      	ldr	r3, [r3, #12]
 80017b8:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017ba:	697b      	ldr	r3, [r7, #20]
 80017bc:	2203      	movs	r2, #3
 80017be:	401a      	ands	r2, r3
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	6a1b      	ldr	r3, [r3, #32]
 80017c4:	429a      	cmp	r2, r3
 80017c6:	d126      	bne.n	8001816 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017c8:	697b      	ldr	r3, [r7, #20]
 80017ca:	2270      	movs	r2, #112	; 0x70
 80017cc:	401a      	ands	r2, r3
 80017ce:	687b      	ldr	r3, [r7, #4]
 80017d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80017d2:	429a      	cmp	r2, r3
 80017d4:	d11f      	bne.n	8001816 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017d6:	697a      	ldr	r2, [r7, #20]
 80017d8:	23fe      	movs	r3, #254	; 0xfe
 80017da:	01db      	lsls	r3, r3, #7
 80017dc:	401a      	ands	r2, r3
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017e2:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80017e4:	429a      	cmp	r2, r3
 80017e6:	d116      	bne.n	8001816 <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80017e8:	697a      	ldr	r2, [r7, #20]
 80017ea:	23f8      	movs	r3, #248	; 0xf8
 80017ec:	039b      	lsls	r3, r3, #14
 80017ee:	401a      	ands	r2, r3
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80017f4:	429a      	cmp	r2, r3
 80017f6:	d10e      	bne.n	8001816 <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 80017f8:	697a      	ldr	r2, [r7, #20]
 80017fa:	23e0      	movs	r3, #224	; 0xe0
 80017fc:	051b      	lsls	r3, r3, #20
 80017fe:	401a      	ands	r2, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001804:	429a      	cmp	r2, r3
 8001806:	d106      	bne.n	8001816 <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	0f5b      	lsrs	r3, r3, #29
 800180c:	075a      	lsls	r2, r3, #29
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8001812:	429a      	cmp	r2, r3
 8001814:	d001      	beq.n	800181a <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e000      	b.n	800181c <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 800181a:	2300      	movs	r3, #0
}
 800181c:	0018      	movs	r0, r3
 800181e:	46bd      	mov	sp, r7
 8001820:	b008      	add	sp, #32
 8001822:	bd80      	pop	{r7, pc}
 8001824:	40021000 	.word	0x40021000
 8001828:	40007000 	.word	0x40007000
 800182c:	00001388 	.word	0x00001388
 8001830:	efffffff 	.word	0xefffffff
 8001834:	feffffff 	.word	0xfeffffff
 8001838:	11c1808c 	.word	0x11c1808c
 800183c:	eefefffc 	.word	0xeefefffc

08001840 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	6078      	str	r0, [r7, #4]
 8001848:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	2b00      	cmp	r3, #0
 800184e:	d101      	bne.n	8001854 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001850:	2301      	movs	r3, #1
 8001852:	e0e9      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001854:	4b76      	ldr	r3, [pc, #472]	; (8001a30 <HAL_RCC_ClockConfig+0x1f0>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	2207      	movs	r2, #7
 800185a:	4013      	ands	r3, r2
 800185c:	683a      	ldr	r2, [r7, #0]
 800185e:	429a      	cmp	r2, r3
 8001860:	d91e      	bls.n	80018a0 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001862:	4b73      	ldr	r3, [pc, #460]	; (8001a30 <HAL_RCC_ClockConfig+0x1f0>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	2207      	movs	r2, #7
 8001868:	4393      	bics	r3, r2
 800186a:	0019      	movs	r1, r3
 800186c:	4b70      	ldr	r3, [pc, #448]	; (8001a30 <HAL_RCC_ClockConfig+0x1f0>)
 800186e:	683a      	ldr	r2, [r7, #0]
 8001870:	430a      	orrs	r2, r1
 8001872:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001874:	f7ff fa04 	bl	8000c80 <HAL_GetTick>
 8001878:	0003      	movs	r3, r0
 800187a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800187c:	e009      	b.n	8001892 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800187e:	f7ff f9ff 	bl	8000c80 <HAL_GetTick>
 8001882:	0002      	movs	r2, r0
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	4a6a      	ldr	r2, [pc, #424]	; (8001a34 <HAL_RCC_ClockConfig+0x1f4>)
 800188a:	4293      	cmp	r3, r2
 800188c:	d901      	bls.n	8001892 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800188e:	2303      	movs	r3, #3
 8001890:	e0ca      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8001892:	4b67      	ldr	r3, [pc, #412]	; (8001a30 <HAL_RCC_ClockConfig+0x1f0>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2207      	movs	r2, #7
 8001898:	4013      	ands	r3, r2
 800189a:	683a      	ldr	r2, [r7, #0]
 800189c:	429a      	cmp	r2, r3
 800189e:	d1ee      	bne.n	800187e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	2202      	movs	r2, #2
 80018a6:	4013      	ands	r3, r2
 80018a8:	d015      	beq.n	80018d6 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	681b      	ldr	r3, [r3, #0]
 80018ae:	2204      	movs	r2, #4
 80018b0:	4013      	ands	r3, r2
 80018b2:	d006      	beq.n	80018c2 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80018b4:	4b60      	ldr	r3, [pc, #384]	; (8001a38 <HAL_RCC_ClockConfig+0x1f8>)
 80018b6:	689a      	ldr	r2, [r3, #8]
 80018b8:	4b5f      	ldr	r3, [pc, #380]	; (8001a38 <HAL_RCC_ClockConfig+0x1f8>)
 80018ba:	21e0      	movs	r1, #224	; 0xe0
 80018bc:	01c9      	lsls	r1, r1, #7
 80018be:	430a      	orrs	r2, r1
 80018c0:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018c2:	4b5d      	ldr	r3, [pc, #372]	; (8001a38 <HAL_RCC_ClockConfig+0x1f8>)
 80018c4:	689b      	ldr	r3, [r3, #8]
 80018c6:	4a5d      	ldr	r2, [pc, #372]	; (8001a3c <HAL_RCC_ClockConfig+0x1fc>)
 80018c8:	4013      	ands	r3, r2
 80018ca:	0019      	movs	r1, r3
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	689a      	ldr	r2, [r3, #8]
 80018d0:	4b59      	ldr	r3, [pc, #356]	; (8001a38 <HAL_RCC_ClockConfig+0x1f8>)
 80018d2:	430a      	orrs	r2, r1
 80018d4:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2201      	movs	r2, #1
 80018dc:	4013      	ands	r3, r2
 80018de:	d057      	beq.n	8001990 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	685b      	ldr	r3, [r3, #4]
 80018e4:	2b01      	cmp	r3, #1
 80018e6:	d107      	bne.n	80018f8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80018e8:	4b53      	ldr	r3, [pc, #332]	; (8001a38 <HAL_RCC_ClockConfig+0x1f8>)
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	2380      	movs	r3, #128	; 0x80
 80018ee:	029b      	lsls	r3, r3, #10
 80018f0:	4013      	ands	r3, r2
 80018f2:	d12b      	bne.n	800194c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e097      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	685b      	ldr	r3, [r3, #4]
 80018fc:	2b02      	cmp	r3, #2
 80018fe:	d107      	bne.n	8001910 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001900:	4b4d      	ldr	r3, [pc, #308]	; (8001a38 <HAL_RCC_ClockConfig+0x1f8>)
 8001902:	681a      	ldr	r2, [r3, #0]
 8001904:	2380      	movs	r3, #128	; 0x80
 8001906:	049b      	lsls	r3, r3, #18
 8001908:	4013      	ands	r3, r2
 800190a:	d11f      	bne.n	800194c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800190c:	2301      	movs	r3, #1
 800190e:	e08b      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	685b      	ldr	r3, [r3, #4]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d107      	bne.n	8001928 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001918:	4b47      	ldr	r3, [pc, #284]	; (8001a38 <HAL_RCC_ClockConfig+0x1f8>)
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	2380      	movs	r3, #128	; 0x80
 800191e:	00db      	lsls	r3, r3, #3
 8001920:	4013      	ands	r3, r2
 8001922:	d113      	bne.n	800194c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001924:	2301      	movs	r3, #1
 8001926:	e07f      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	685b      	ldr	r3, [r3, #4]
 800192c:	2b03      	cmp	r3, #3
 800192e:	d106      	bne.n	800193e <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001930:	4b41      	ldr	r3, [pc, #260]	; (8001a38 <HAL_RCC_ClockConfig+0x1f8>)
 8001932:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001934:	2202      	movs	r2, #2
 8001936:	4013      	ands	r3, r2
 8001938:	d108      	bne.n	800194c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800193a:	2301      	movs	r3, #1
 800193c:	e074      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800193e:	4b3e      	ldr	r3, [pc, #248]	; (8001a38 <HAL_RCC_ClockConfig+0x1f8>)
 8001940:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001942:	2202      	movs	r2, #2
 8001944:	4013      	ands	r3, r2
 8001946:	d101      	bne.n	800194c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8001948:	2301      	movs	r3, #1
 800194a:	e06d      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800194c:	4b3a      	ldr	r3, [pc, #232]	; (8001a38 <HAL_RCC_ClockConfig+0x1f8>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	2207      	movs	r2, #7
 8001952:	4393      	bics	r3, r2
 8001954:	0019      	movs	r1, r3
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	685a      	ldr	r2, [r3, #4]
 800195a:	4b37      	ldr	r3, [pc, #220]	; (8001a38 <HAL_RCC_ClockConfig+0x1f8>)
 800195c:	430a      	orrs	r2, r1
 800195e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001960:	f7ff f98e 	bl	8000c80 <HAL_GetTick>
 8001964:	0003      	movs	r3, r0
 8001966:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001968:	e009      	b.n	800197e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800196a:	f7ff f989 	bl	8000c80 <HAL_GetTick>
 800196e:	0002      	movs	r2, r0
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	1ad3      	subs	r3, r2, r3
 8001974:	4a2f      	ldr	r2, [pc, #188]	; (8001a34 <HAL_RCC_ClockConfig+0x1f4>)
 8001976:	4293      	cmp	r3, r2
 8001978:	d901      	bls.n	800197e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800197a:	2303      	movs	r3, #3
 800197c:	e054      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800197e:	4b2e      	ldr	r3, [pc, #184]	; (8001a38 <HAL_RCC_ClockConfig+0x1f8>)
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	2238      	movs	r2, #56	; 0x38
 8001984:	401a      	ands	r2, r3
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	00db      	lsls	r3, r3, #3
 800198c:	429a      	cmp	r2, r3
 800198e:	d1ec      	bne.n	800196a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001990:	4b27      	ldr	r3, [pc, #156]	; (8001a30 <HAL_RCC_ClockConfig+0x1f0>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	2207      	movs	r2, #7
 8001996:	4013      	ands	r3, r2
 8001998:	683a      	ldr	r2, [r7, #0]
 800199a:	429a      	cmp	r2, r3
 800199c:	d21e      	bcs.n	80019dc <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800199e:	4b24      	ldr	r3, [pc, #144]	; (8001a30 <HAL_RCC_ClockConfig+0x1f0>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	2207      	movs	r2, #7
 80019a4:	4393      	bics	r3, r2
 80019a6:	0019      	movs	r1, r3
 80019a8:	4b21      	ldr	r3, [pc, #132]	; (8001a30 <HAL_RCC_ClockConfig+0x1f0>)
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	430a      	orrs	r2, r1
 80019ae:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80019b0:	f7ff f966 	bl	8000c80 <HAL_GetTick>
 80019b4:	0003      	movs	r3, r0
 80019b6:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019b8:	e009      	b.n	80019ce <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019ba:	f7ff f961 	bl	8000c80 <HAL_GetTick>
 80019be:	0002      	movs	r2, r0
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	1ad3      	subs	r3, r2, r3
 80019c4:	4a1b      	ldr	r2, [pc, #108]	; (8001a34 <HAL_RCC_ClockConfig+0x1f4>)
 80019c6:	4293      	cmp	r3, r2
 80019c8:	d901      	bls.n	80019ce <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80019ca:	2303      	movs	r3, #3
 80019cc:	e02c      	b.n	8001a28 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80019ce:	4b18      	ldr	r3, [pc, #96]	; (8001a30 <HAL_RCC_ClockConfig+0x1f0>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	2207      	movs	r2, #7
 80019d4:	4013      	ands	r3, r2
 80019d6:	683a      	ldr	r2, [r7, #0]
 80019d8:	429a      	cmp	r2, r3
 80019da:	d1ee      	bne.n	80019ba <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	2204      	movs	r2, #4
 80019e2:	4013      	ands	r3, r2
 80019e4:	d009      	beq.n	80019fa <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80019e6:	4b14      	ldr	r3, [pc, #80]	; (8001a38 <HAL_RCC_ClockConfig+0x1f8>)
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	4a15      	ldr	r2, [pc, #84]	; (8001a40 <HAL_RCC_ClockConfig+0x200>)
 80019ec:	4013      	ands	r3, r2
 80019ee:	0019      	movs	r1, r3
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	68da      	ldr	r2, [r3, #12]
 80019f4:	4b10      	ldr	r3, [pc, #64]	; (8001a38 <HAL_RCC_ClockConfig+0x1f8>)
 80019f6:	430a      	orrs	r2, r1
 80019f8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80019fa:	f000 f829 	bl	8001a50 <HAL_RCC_GetSysClockFreq>
 80019fe:	0001      	movs	r1, r0
 8001a00:	4b0d      	ldr	r3, [pc, #52]	; (8001a38 <HAL_RCC_ClockConfig+0x1f8>)
 8001a02:	689b      	ldr	r3, [r3, #8]
 8001a04:	0a1b      	lsrs	r3, r3, #8
 8001a06:	220f      	movs	r2, #15
 8001a08:	401a      	ands	r2, r3
 8001a0a:	4b0e      	ldr	r3, [pc, #56]	; (8001a44 <HAL_RCC_ClockConfig+0x204>)
 8001a0c:	0092      	lsls	r2, r2, #2
 8001a0e:	58d3      	ldr	r3, [r2, r3]
 8001a10:	221f      	movs	r2, #31
 8001a12:	4013      	ands	r3, r2
 8001a14:	000a      	movs	r2, r1
 8001a16:	40da      	lsrs	r2, r3
 8001a18:	4b0b      	ldr	r3, [pc, #44]	; (8001a48 <HAL_RCC_ClockConfig+0x208>)
 8001a1a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001a1c:	4b0b      	ldr	r3, [pc, #44]	; (8001a4c <HAL_RCC_ClockConfig+0x20c>)
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	0018      	movs	r0, r3
 8001a22:	f7ff f8d1 	bl	8000bc8 <HAL_InitTick>
 8001a26:	0003      	movs	r3, r0
}
 8001a28:	0018      	movs	r0, r3
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	b004      	add	sp, #16
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	40022000 	.word	0x40022000
 8001a34:	00001388 	.word	0x00001388
 8001a38:	40021000 	.word	0x40021000
 8001a3c:	fffff0ff 	.word	0xfffff0ff
 8001a40:	ffff8fff 	.word	0xffff8fff
 8001a44:	08003780 	.word	0x08003780
 8001a48:	20000000 	.word	0x20000000
 8001a4c:	20000004 	.word	0x20000004

08001a50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001a56:	4b3c      	ldr	r3, [pc, #240]	; (8001b48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	2238      	movs	r2, #56	; 0x38
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	d10f      	bne.n	8001a80 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8001a60:	4b39      	ldr	r3, [pc, #228]	; (8001b48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	0adb      	lsrs	r3, r3, #11
 8001a66:	2207      	movs	r2, #7
 8001a68:	4013      	ands	r3, r2
 8001a6a:	2201      	movs	r2, #1
 8001a6c:	409a      	lsls	r2, r3
 8001a6e:	0013      	movs	r3, r2
 8001a70:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8001a72:	6839      	ldr	r1, [r7, #0]
 8001a74:	4835      	ldr	r0, [pc, #212]	; (8001b4c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001a76:	f7fe fb4f 	bl	8000118 <__udivsi3>
 8001a7a:	0003      	movs	r3, r0
 8001a7c:	613b      	str	r3, [r7, #16]
 8001a7e:	e05d      	b.n	8001b3c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a80:	4b31      	ldr	r3, [pc, #196]	; (8001b48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a82:	689b      	ldr	r3, [r3, #8]
 8001a84:	2238      	movs	r2, #56	; 0x38
 8001a86:	4013      	ands	r3, r2
 8001a88:	2b08      	cmp	r3, #8
 8001a8a:	d102      	bne.n	8001a92 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001a8c:	4b30      	ldr	r3, [pc, #192]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x100>)
 8001a8e:	613b      	str	r3, [r7, #16]
 8001a90:	e054      	b.n	8001b3c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a92:	4b2d      	ldr	r3, [pc, #180]	; (8001b48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001a94:	689b      	ldr	r3, [r3, #8]
 8001a96:	2238      	movs	r2, #56	; 0x38
 8001a98:	4013      	ands	r3, r2
 8001a9a:	2b10      	cmp	r3, #16
 8001a9c:	d138      	bne.n	8001b10 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8001a9e:	4b2a      	ldr	r3, [pc, #168]	; (8001b48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001aa0:	68db      	ldr	r3, [r3, #12]
 8001aa2:	2203      	movs	r2, #3
 8001aa4:	4013      	ands	r3, r2
 8001aa6:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001aa8:	4b27      	ldr	r3, [pc, #156]	; (8001b48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001aaa:	68db      	ldr	r3, [r3, #12]
 8001aac:	091b      	lsrs	r3, r3, #4
 8001aae:	2207      	movs	r2, #7
 8001ab0:	4013      	ands	r3, r2
 8001ab2:	3301      	adds	r3, #1
 8001ab4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	2b03      	cmp	r3, #3
 8001aba:	d10d      	bne.n	8001ad8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001abc:	68b9      	ldr	r1, [r7, #8]
 8001abe:	4824      	ldr	r0, [pc, #144]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x100>)
 8001ac0:	f7fe fb2a 	bl	8000118 <__udivsi3>
 8001ac4:	0003      	movs	r3, r0
 8001ac6:	0019      	movs	r1, r3
 8001ac8:	4b1f      	ldr	r3, [pc, #124]	; (8001b48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001aca:	68db      	ldr	r3, [r3, #12]
 8001acc:	0a1b      	lsrs	r3, r3, #8
 8001ace:	227f      	movs	r2, #127	; 0x7f
 8001ad0:	4013      	ands	r3, r2
 8001ad2:	434b      	muls	r3, r1
 8001ad4:	617b      	str	r3, [r7, #20]
        break;
 8001ad6:	e00d      	b.n	8001af4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8001ad8:	68b9      	ldr	r1, [r7, #8]
 8001ada:	481c      	ldr	r0, [pc, #112]	; (8001b4c <HAL_RCC_GetSysClockFreq+0xfc>)
 8001adc:	f7fe fb1c 	bl	8000118 <__udivsi3>
 8001ae0:	0003      	movs	r3, r0
 8001ae2:	0019      	movs	r1, r3
 8001ae4:	4b18      	ldr	r3, [pc, #96]	; (8001b48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	0a1b      	lsrs	r3, r3, #8
 8001aea:	227f      	movs	r2, #127	; 0x7f
 8001aec:	4013      	ands	r3, r2
 8001aee:	434b      	muls	r3, r1
 8001af0:	617b      	str	r3, [r7, #20]
        break;
 8001af2:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8001af4:	4b14      	ldr	r3, [pc, #80]	; (8001b48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	0f5b      	lsrs	r3, r3, #29
 8001afa:	2207      	movs	r2, #7
 8001afc:	4013      	ands	r3, r2
 8001afe:	3301      	adds	r3, #1
 8001b00:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8001b02:	6879      	ldr	r1, [r7, #4]
 8001b04:	6978      	ldr	r0, [r7, #20]
 8001b06:	f7fe fb07 	bl	8000118 <__udivsi3>
 8001b0a:	0003      	movs	r3, r0
 8001b0c:	613b      	str	r3, [r7, #16]
 8001b0e:	e015      	b.n	8001b3c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8001b10:	4b0d      	ldr	r3, [pc, #52]	; (8001b48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b12:	689b      	ldr	r3, [r3, #8]
 8001b14:	2238      	movs	r2, #56	; 0x38
 8001b16:	4013      	ands	r3, r2
 8001b18:	2b20      	cmp	r3, #32
 8001b1a:	d103      	bne.n	8001b24 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8001b1c:	2380      	movs	r3, #128	; 0x80
 8001b1e:	021b      	lsls	r3, r3, #8
 8001b20:	613b      	str	r3, [r7, #16]
 8001b22:	e00b      	b.n	8001b3c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8001b24:	4b08      	ldr	r3, [pc, #32]	; (8001b48 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	2238      	movs	r2, #56	; 0x38
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	2b18      	cmp	r3, #24
 8001b2e:	d103      	bne.n	8001b38 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8001b30:	23fa      	movs	r3, #250	; 0xfa
 8001b32:	01db      	lsls	r3, r3, #7
 8001b34:	613b      	str	r3, [r7, #16]
 8001b36:	e001      	b.n	8001b3c <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8001b38:	2300      	movs	r3, #0
 8001b3a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001b3c:	693b      	ldr	r3, [r7, #16]
}
 8001b3e:	0018      	movs	r0, r3
 8001b40:	46bd      	mov	sp, r7
 8001b42:	b006      	add	sp, #24
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	46c0      	nop			; (mov r8, r8)
 8001b48:	40021000 	.word	0x40021000
 8001b4c:	00f42400 	.word	0x00f42400
 8001b50:	007a1200 	.word	0x007a1200

08001b54 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b58:	4b02      	ldr	r3, [pc, #8]	; (8001b64 <HAL_RCC_GetHCLKFreq+0x10>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
}
 8001b5c:	0018      	movs	r0, r3
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	46c0      	nop			; (mov r8, r8)
 8001b64:	20000000 	.word	0x20000000

08001b68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b68:	b5b0      	push	{r4, r5, r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8001b6c:	f7ff fff2 	bl	8001b54 <HAL_RCC_GetHCLKFreq>
 8001b70:	0004      	movs	r4, r0
 8001b72:	f7ff fb3f 	bl	80011f4 <LL_RCC_GetAPB1Prescaler>
 8001b76:	0003      	movs	r3, r0
 8001b78:	0b1a      	lsrs	r2, r3, #12
 8001b7a:	4b05      	ldr	r3, [pc, #20]	; (8001b90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001b7c:	0092      	lsls	r2, r2, #2
 8001b7e:	58d3      	ldr	r3, [r2, r3]
 8001b80:	221f      	movs	r2, #31
 8001b82:	4013      	ands	r3, r2
 8001b84:	40dc      	lsrs	r4, r3
 8001b86:	0023      	movs	r3, r4
}
 8001b88:	0018      	movs	r0, r3
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bdb0      	pop	{r4, r5, r7, pc}
 8001b8e:	46c0      	nop			; (mov r8, r8)
 8001b90:	080037c0 	.word	0x080037c0

08001b94 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b086      	sub	sp, #24
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8001b9c:	2313      	movs	r3, #19
 8001b9e:	18fb      	adds	r3, r7, r3
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8001ba4:	2312      	movs	r3, #18
 8001ba6:	18fb      	adds	r3, r7, r3
 8001ba8:	2200      	movs	r2, #0
 8001baa:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	681a      	ldr	r2, [r3, #0]
 8001bb0:	2380      	movs	r3, #128	; 0x80
 8001bb2:	029b      	lsls	r3, r3, #10
 8001bb4:	4013      	ands	r3, r2
 8001bb6:	d100      	bne.n	8001bba <HAL_RCCEx_PeriphCLKConfig+0x26>
 8001bb8:	e0a3      	b.n	8001d02 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001bba:	2011      	movs	r0, #17
 8001bbc:	183b      	adds	r3, r7, r0
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001bc2:	4bc3      	ldr	r3, [pc, #780]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bc4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001bc6:	2380      	movs	r3, #128	; 0x80
 8001bc8:	055b      	lsls	r3, r3, #21
 8001bca:	4013      	ands	r3, r2
 8001bcc:	d110      	bne.n	8001bf0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bce:	4bc0      	ldr	r3, [pc, #768]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bd0:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001bd2:	4bbf      	ldr	r3, [pc, #764]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bd4:	2180      	movs	r1, #128	; 0x80
 8001bd6:	0549      	lsls	r1, r1, #21
 8001bd8:	430a      	orrs	r2, r1
 8001bda:	63da      	str	r2, [r3, #60]	; 0x3c
 8001bdc:	4bbc      	ldr	r3, [pc, #752]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001bde:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001be0:	2380      	movs	r3, #128	; 0x80
 8001be2:	055b      	lsls	r3, r3, #21
 8001be4:	4013      	ands	r3, r2
 8001be6:	60bb      	str	r3, [r7, #8]
 8001be8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bea:	183b      	adds	r3, r7, r0
 8001bec:	2201      	movs	r2, #1
 8001bee:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001bf0:	4bb8      	ldr	r3, [pc, #736]	; (8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001bf2:	681a      	ldr	r2, [r3, #0]
 8001bf4:	4bb7      	ldr	r3, [pc, #732]	; (8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001bf6:	2180      	movs	r1, #128	; 0x80
 8001bf8:	0049      	lsls	r1, r1, #1
 8001bfa:	430a      	orrs	r2, r1
 8001bfc:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8001bfe:	f7ff f83f 	bl	8000c80 <HAL_GetTick>
 8001c02:	0003      	movs	r3, r0
 8001c04:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c06:	e00b      	b.n	8001c20 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c08:	f7ff f83a 	bl	8000c80 <HAL_GetTick>
 8001c0c:	0002      	movs	r2, r0
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	1ad3      	subs	r3, r2, r3
 8001c12:	2b02      	cmp	r3, #2
 8001c14:	d904      	bls.n	8001c20 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 8001c16:	2313      	movs	r3, #19
 8001c18:	18fb      	adds	r3, r7, r3
 8001c1a:	2203      	movs	r2, #3
 8001c1c:	701a      	strb	r2, [r3, #0]
        break;
 8001c1e:	e005      	b.n	8001c2c <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8001c20:	4bac      	ldr	r3, [pc, #688]	; (8001ed4 <HAL_RCCEx_PeriphCLKConfig+0x340>)
 8001c22:	681a      	ldr	r2, [r3, #0]
 8001c24:	2380      	movs	r3, #128	; 0x80
 8001c26:	005b      	lsls	r3, r3, #1
 8001c28:	4013      	ands	r3, r2
 8001c2a:	d0ed      	beq.n	8001c08 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8001c2c:	2313      	movs	r3, #19
 8001c2e:	18fb      	adds	r3, r7, r3
 8001c30:	781b      	ldrb	r3, [r3, #0]
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d154      	bne.n	8001ce0 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001c36:	4ba6      	ldr	r3, [pc, #664]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c38:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c3a:	23c0      	movs	r3, #192	; 0xc0
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	4013      	ands	r3, r2
 8001c40:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d019      	beq.n	8001c7c <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c4c:	697a      	ldr	r2, [r7, #20]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d014      	beq.n	8001c7c <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8001c52:	4b9f      	ldr	r3, [pc, #636]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001c56:	4aa0      	ldr	r2, [pc, #640]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001c58:	4013      	ands	r3, r2
 8001c5a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8001c5c:	4b9c      	ldr	r3, [pc, #624]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c5e:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c60:	4b9b      	ldr	r3, [pc, #620]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c62:	2180      	movs	r1, #128	; 0x80
 8001c64:	0249      	lsls	r1, r1, #9
 8001c66:	430a      	orrs	r2, r1
 8001c68:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001c6a:	4b99      	ldr	r3, [pc, #612]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c6c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8001c6e:	4b98      	ldr	r3, [pc, #608]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c70:	499a      	ldr	r1, [pc, #616]	; (8001edc <HAL_RCCEx_PeriphCLKConfig+0x348>)
 8001c72:	400a      	ands	r2, r1
 8001c74:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8001c76:	4b96      	ldr	r3, [pc, #600]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001c78:	697a      	ldr	r2, [r7, #20]
 8001c7a:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8001c7c:	697b      	ldr	r3, [r7, #20]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	4013      	ands	r3, r2
 8001c82:	d016      	beq.n	8001cb2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c84:	f7fe fffc 	bl	8000c80 <HAL_GetTick>
 8001c88:	0003      	movs	r3, r0
 8001c8a:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001c8c:	e00c      	b.n	8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c8e:	f7fe fff7 	bl	8000c80 <HAL_GetTick>
 8001c92:	0002      	movs	r2, r0
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	1ad3      	subs	r3, r2, r3
 8001c98:	4a91      	ldr	r2, [pc, #580]	; (8001ee0 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8001c9a:	4293      	cmp	r3, r2
 8001c9c:	d904      	bls.n	8001ca8 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8001c9e:	2313      	movs	r3, #19
 8001ca0:	18fb      	adds	r3, r7, r3
 8001ca2:	2203      	movs	r2, #3
 8001ca4:	701a      	strb	r2, [r3, #0]
            break;
 8001ca6:	e004      	b.n	8001cb2 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001ca8:	4b89      	ldr	r3, [pc, #548]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001caa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cac:	2202      	movs	r2, #2
 8001cae:	4013      	ands	r3, r2
 8001cb0:	d0ed      	beq.n	8001c8e <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8001cb2:	2313      	movs	r3, #19
 8001cb4:	18fb      	adds	r3, r7, r3
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d10a      	bne.n	8001cd2 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001cbc:	4b84      	ldr	r3, [pc, #528]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cc0:	4a85      	ldr	r2, [pc, #532]	; (8001ed8 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8001cc2:	4013      	ands	r3, r2
 8001cc4:	0019      	movs	r1, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cca:	4b81      	ldr	r3, [pc, #516]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ccc:	430a      	orrs	r2, r1
 8001cce:	65da      	str	r2, [r3, #92]	; 0x5c
 8001cd0:	e00c      	b.n	8001cec <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8001cd2:	2312      	movs	r3, #18
 8001cd4:	18fb      	adds	r3, r7, r3
 8001cd6:	2213      	movs	r2, #19
 8001cd8:	18ba      	adds	r2, r7, r2
 8001cda:	7812      	ldrb	r2, [r2, #0]
 8001cdc:	701a      	strb	r2, [r3, #0]
 8001cde:	e005      	b.n	8001cec <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8001ce0:	2312      	movs	r3, #18
 8001ce2:	18fb      	adds	r3, r7, r3
 8001ce4:	2213      	movs	r2, #19
 8001ce6:	18ba      	adds	r2, r7, r2
 8001ce8:	7812      	ldrb	r2, [r2, #0]
 8001cea:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001cec:	2311      	movs	r3, #17
 8001cee:	18fb      	adds	r3, r7, r3
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d105      	bne.n	8001d02 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cf6:	4b76      	ldr	r3, [pc, #472]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cf8:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001cfa:	4b75      	ldr	r3, [pc, #468]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001cfc:	4979      	ldr	r1, [pc, #484]	; (8001ee4 <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8001cfe:	400a      	ands	r2, r1
 8001d00:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	2201      	movs	r2, #1
 8001d08:	4013      	ands	r3, r2
 8001d0a:	d009      	beq.n	8001d20 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001d0c:	4b70      	ldr	r3, [pc, #448]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d10:	2203      	movs	r2, #3
 8001d12:	4393      	bics	r3, r2
 8001d14:	0019      	movs	r1, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685a      	ldr	r2, [r3, #4]
 8001d1a:	4b6d      	ldr	r3, [pc, #436]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	2202      	movs	r2, #2
 8001d26:	4013      	ands	r3, r2
 8001d28:	d009      	beq.n	8001d3e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001d2a:	4b69      	ldr	r3, [pc, #420]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d2e:	220c      	movs	r2, #12
 8001d30:	4393      	bics	r3, r2
 8001d32:	0019      	movs	r1, r3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	689a      	ldr	r2, [r3, #8]
 8001d38:	4b65      	ldr	r3, [pc, #404]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d3a:	430a      	orrs	r2, r1
 8001d3c:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	2210      	movs	r2, #16
 8001d44:	4013      	ands	r3, r2
 8001d46:	d009      	beq.n	8001d5c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001d48:	4b61      	ldr	r3, [pc, #388]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d4c:	4a66      	ldr	r2, [pc, #408]	; (8001ee8 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8001d4e:	4013      	ands	r3, r2
 8001d50:	0019      	movs	r1, r3
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	68da      	ldr	r2, [r3, #12]
 8001d56:	4b5e      	ldr	r3, [pc, #376]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d58:	430a      	orrs	r2, r1
 8001d5a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681a      	ldr	r2, [r3, #0]
 8001d60:	2380      	movs	r3, #128	; 0x80
 8001d62:	009b      	lsls	r3, r3, #2
 8001d64:	4013      	ands	r3, r2
 8001d66:	d009      	beq.n	8001d7c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001d68:	4b59      	ldr	r3, [pc, #356]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d6c:	4a5f      	ldr	r2, [pc, #380]	; (8001eec <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8001d6e:	4013      	ands	r3, r2
 8001d70:	0019      	movs	r1, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	699a      	ldr	r2, [r3, #24]
 8001d76:	4b56      	ldr	r3, [pc, #344]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681a      	ldr	r2, [r3, #0]
 8001d80:	2380      	movs	r3, #128	; 0x80
 8001d82:	00db      	lsls	r3, r3, #3
 8001d84:	4013      	ands	r3, r2
 8001d86:	d009      	beq.n	8001d9c <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001d88:	4b51      	ldr	r3, [pc, #324]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d8a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d8c:	4a58      	ldr	r2, [pc, #352]	; (8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8001d8e:	4013      	ands	r3, r2
 8001d90:	0019      	movs	r1, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	69da      	ldr	r2, [r3, #28]
 8001d96:	4b4e      	ldr	r3, [pc, #312]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001d98:	430a      	orrs	r2, r1
 8001d9a:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2220      	movs	r2, #32
 8001da2:	4013      	ands	r3, r2
 8001da4:	d009      	beq.n	8001dba <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001da6:	4b4a      	ldr	r3, [pc, #296]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001da8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001daa:	4a52      	ldr	r2, [pc, #328]	; (8001ef4 <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8001dac:	4013      	ands	r3, r2
 8001dae:	0019      	movs	r1, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	691a      	ldr	r2, [r3, #16]
 8001db4:	4b46      	ldr	r3, [pc, #280]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001db6:	430a      	orrs	r2, r1
 8001db8:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681a      	ldr	r2, [r3, #0]
 8001dbe:	2380      	movs	r3, #128	; 0x80
 8001dc0:	01db      	lsls	r3, r3, #7
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	d015      	beq.n	8001df2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001dc6:	4b42      	ldr	r3, [pc, #264]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	0899      	lsrs	r1, r3, #2
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6a1a      	ldr	r2, [r3, #32]
 8001dd2:	4b3f      	ldr	r3, [pc, #252]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dd4:	430a      	orrs	r2, r1
 8001dd6:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6a1a      	ldr	r2, [r3, #32]
 8001ddc:	2380      	movs	r3, #128	; 0x80
 8001dde:	05db      	lsls	r3, r3, #23
 8001de0:	429a      	cmp	r2, r3
 8001de2:	d106      	bne.n	8001df2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001de4:	4b3a      	ldr	r3, [pc, #232]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001de6:	68da      	ldr	r2, [r3, #12]
 8001de8:	4b39      	ldr	r3, [pc, #228]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001dea:	2180      	movs	r1, #128	; 0x80
 8001dec:	0249      	lsls	r1, r1, #9
 8001dee:	430a      	orrs	r2, r1
 8001df0:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681a      	ldr	r2, [r3, #0]
 8001df6:	2380      	movs	r3, #128	; 0x80
 8001df8:	031b      	lsls	r3, r3, #12
 8001dfa:	4013      	ands	r3, r2
 8001dfc:	d009      	beq.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001dfe:	4b34      	ldr	r3, [pc, #208]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e00:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e02:	2240      	movs	r2, #64	; 0x40
 8001e04:	4393      	bics	r3, r2
 8001e06:	0019      	movs	r1, r3
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001e0c:	4b30      	ldr	r3, [pc, #192]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e0e:	430a      	orrs	r2, r1
 8001e10:	655a      	str	r2, [r3, #84]	; 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681a      	ldr	r2, [r3, #0]
 8001e16:	2380      	movs	r3, #128	; 0x80
 8001e18:	039b      	lsls	r3, r3, #14
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	d016      	beq.n	8001e4c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8001e1e:	4b2c      	ldr	r3, [pc, #176]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e22:	4a35      	ldr	r2, [pc, #212]	; (8001ef8 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 8001e24:	4013      	ands	r3, r2
 8001e26:	0019      	movs	r1, r3
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e2c:	4b28      	ldr	r3, [pc, #160]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e2e:	430a      	orrs	r2, r1
 8001e30:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001e36:	2380      	movs	r3, #128	; 0x80
 8001e38:	03db      	lsls	r3, r3, #15
 8001e3a:	429a      	cmp	r2, r3
 8001e3c:	d106      	bne.n	8001e4c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001e3e:	4b24      	ldr	r3, [pc, #144]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e40:	68da      	ldr	r2, [r3, #12]
 8001e42:	4b23      	ldr	r3, [pc, #140]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e44:	2180      	movs	r1, #128	; 0x80
 8001e46:	0449      	lsls	r1, r1, #17
 8001e48:	430a      	orrs	r2, r1
 8001e4a:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681a      	ldr	r2, [r3, #0]
 8001e50:	2380      	movs	r3, #128	; 0x80
 8001e52:	03db      	lsls	r3, r3, #15
 8001e54:	4013      	ands	r3, r2
 8001e56:	d016      	beq.n	8001e86 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8001e58:	4b1d      	ldr	r3, [pc, #116]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e5a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e5c:	4a27      	ldr	r2, [pc, #156]	; (8001efc <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8001e5e:	4013      	ands	r3, r2
 8001e60:	0019      	movs	r1, r3
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e66:	4b1a      	ldr	r3, [pc, #104]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e68:	430a      	orrs	r2, r1
 8001e6a:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001e70:	2380      	movs	r3, #128	; 0x80
 8001e72:	045b      	lsls	r3, r3, #17
 8001e74:	429a      	cmp	r2, r3
 8001e76:	d106      	bne.n	8001e86 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8001e78:	4b15      	ldr	r3, [pc, #84]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e7a:	68da      	ldr	r2, [r3, #12]
 8001e7c:	4b14      	ldr	r3, [pc, #80]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e7e:	2180      	movs	r1, #128	; 0x80
 8001e80:	0449      	lsls	r1, r1, #17
 8001e82:	430a      	orrs	r2, r1
 8001e84:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	2380      	movs	r3, #128	; 0x80
 8001e8c:	011b      	lsls	r3, r3, #4
 8001e8e:	4013      	ands	r3, r2
 8001e90:	d016      	beq.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8001e92:	4b0f      	ldr	r3, [pc, #60]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001e94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e96:	4a1a      	ldr	r2, [pc, #104]	; (8001f00 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8001e98:	4013      	ands	r3, r2
 8001e9a:	0019      	movs	r1, r3
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	695a      	ldr	r2, [r3, #20]
 8001ea0:	4b0b      	ldr	r3, [pc, #44]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001ea2:	430a      	orrs	r2, r1
 8001ea4:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	695a      	ldr	r2, [r3, #20]
 8001eaa:	2380      	movs	r3, #128	; 0x80
 8001eac:	01db      	lsls	r3, r3, #7
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d106      	bne.n	8001ec0 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8001eb2:	4b07      	ldr	r3, [pc, #28]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001eb4:	68da      	ldr	r2, [r3, #12]
 8001eb6:	4b06      	ldr	r3, [pc, #24]	; (8001ed0 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8001eb8:	2180      	movs	r1, #128	; 0x80
 8001eba:	0249      	lsls	r1, r1, #9
 8001ebc:	430a      	orrs	r2, r1
 8001ebe:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8001ec0:	2312      	movs	r3, #18
 8001ec2:	18fb      	adds	r3, r7, r3
 8001ec4:	781b      	ldrb	r3, [r3, #0]
}
 8001ec6:	0018      	movs	r0, r3
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	b006      	add	sp, #24
 8001ecc:	bd80      	pop	{r7, pc}
 8001ece:	46c0      	nop			; (mov r8, r8)
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	40007000 	.word	0x40007000
 8001ed8:	fffffcff 	.word	0xfffffcff
 8001edc:	fffeffff 	.word	0xfffeffff
 8001ee0:	00001388 	.word	0x00001388
 8001ee4:	efffffff 	.word	0xefffffff
 8001ee8:	fffff3ff 	.word	0xfffff3ff
 8001eec:	fff3ffff 	.word	0xfff3ffff
 8001ef0:	ffcfffff 	.word	0xffcfffff
 8001ef4:	ffffcfff 	.word	0xffffcfff
 8001ef8:	ffbfffff 	.word	0xffbfffff
 8001efc:	feffffff 	.word	0xfeffffff
 8001f00:	ffff3fff 	.word	0xffff3fff

08001f04 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b082      	sub	sp, #8
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d101      	bne.n	8001f16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001f12:	2301      	movs	r3, #1
 8001f14:	e046      	b.n	8001fa4 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2284      	movs	r2, #132	; 0x84
 8001f1a:	589b      	ldr	r3, [r3, r2]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d107      	bne.n	8001f30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2280      	movs	r2, #128	; 0x80
 8001f24:	2100      	movs	r1, #0
 8001f26:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	0018      	movs	r0, r3
 8001f2c:	f7fe fcd0 	bl	80008d0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2284      	movs	r2, #132	; 0x84
 8001f34:	2124      	movs	r1, #36	; 0x24
 8001f36:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	681a      	ldr	r2, [r3, #0]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	2101      	movs	r1, #1
 8001f44:	438a      	bics	r2, r1
 8001f46:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	0018      	movs	r0, r3
 8001f4c:	f000 f9ce 	bl	80022ec <UART_SetConfig>
 8001f50:	0003      	movs	r3, r0
 8001f52:	2b01      	cmp	r3, #1
 8001f54:	d101      	bne.n	8001f5a <HAL_UART_Init+0x56>
  {
    return HAL_ERROR;
 8001f56:	2301      	movs	r3, #1
 8001f58:	e024      	b.n	8001fa4 <HAL_UART_Init+0xa0>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d003      	beq.n	8001f6a <HAL_UART_Init+0x66>
  {
    UART_AdvFeatureConfig(huart);
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	0018      	movs	r0, r3
 8001f66:	f000 fc7f 	bl	8002868 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	685a      	ldr	r2, [r3, #4]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	490d      	ldr	r1, [pc, #52]	; (8001fac <HAL_UART_Init+0xa8>)
 8001f76:	400a      	ands	r2, r1
 8001f78:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	689a      	ldr	r2, [r3, #8]
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	212a      	movs	r1, #42	; 0x2a
 8001f86:	438a      	bics	r2, r1
 8001f88:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	681a      	ldr	r2, [r3, #0]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	2101      	movs	r1, #1
 8001f96:	430a      	orrs	r2, r1
 8001f98:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	0018      	movs	r0, r3
 8001f9e:	f000 fd17 	bl	80029d0 <UART_CheckIdleState>
 8001fa2:	0003      	movs	r3, r0
}
 8001fa4:	0018      	movs	r0, r3
 8001fa6:	46bd      	mov	sp, r7
 8001fa8:	b002      	add	sp, #8
 8001faa:	bd80      	pop	{r7, pc}
 8001fac:	ffffb7ff 	.word	0xffffb7ff

08001fb0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001fb0:	b580      	push	{r7, lr}
 8001fb2:	b08a      	sub	sp, #40	; 0x28
 8001fb4:	af02      	add	r7, sp, #8
 8001fb6:	60f8      	str	r0, [r7, #12]
 8001fb8:	60b9      	str	r1, [r7, #8]
 8001fba:	603b      	str	r3, [r7, #0]
 8001fbc:	1dbb      	adds	r3, r7, #6
 8001fbe:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001fc0:	68fb      	ldr	r3, [r7, #12]
 8001fc2:	2284      	movs	r2, #132	; 0x84
 8001fc4:	589b      	ldr	r3, [r3, r2]
 8001fc6:	2b20      	cmp	r3, #32
 8001fc8:	d000      	beq.n	8001fcc <HAL_UART_Transmit+0x1c>
 8001fca:	e097      	b.n	80020fc <HAL_UART_Transmit+0x14c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d003      	beq.n	8001fda <HAL_UART_Transmit+0x2a>
 8001fd2:	1dbb      	adds	r3, r7, #6
 8001fd4:	881b      	ldrh	r3, [r3, #0]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d101      	bne.n	8001fde <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8001fda:	2301      	movs	r3, #1
 8001fdc:	e08f      	b.n	80020fe <HAL_UART_Transmit+0x14e>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	689a      	ldr	r2, [r3, #8]
 8001fe2:	2380      	movs	r3, #128	; 0x80
 8001fe4:	015b      	lsls	r3, r3, #5
 8001fe6:	429a      	cmp	r2, r3
 8001fe8:	d109      	bne.n	8001ffe <HAL_UART_Transmit+0x4e>
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	691b      	ldr	r3, [r3, #16]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d105      	bne.n	8001ffe <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	4013      	ands	r3, r2
 8001ff8:	d001      	beq.n	8001ffe <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e07f      	b.n	80020fe <HAL_UART_Transmit+0x14e>
      }
    }

    __HAL_LOCK(huart);
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	2280      	movs	r2, #128	; 0x80
 8002002:	5c9b      	ldrb	r3, [r3, r2]
 8002004:	2b01      	cmp	r3, #1
 8002006:	d101      	bne.n	800200c <HAL_UART_Transmit+0x5c>
 8002008:	2302      	movs	r3, #2
 800200a:	e078      	b.n	80020fe <HAL_UART_Transmit+0x14e>
 800200c:	68fb      	ldr	r3, [r7, #12]
 800200e:	2280      	movs	r2, #128	; 0x80
 8002010:	2101      	movs	r1, #1
 8002012:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	228c      	movs	r2, #140	; 0x8c
 8002018:	2100      	movs	r1, #0
 800201a:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	2284      	movs	r2, #132	; 0x84
 8002020:	2121      	movs	r1, #33	; 0x21
 8002022:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002024:	f7fe fe2c 	bl	8000c80 <HAL_GetTick>
 8002028:	0003      	movs	r3, r0
 800202a:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	1dba      	adds	r2, r7, #6
 8002030:	2154      	movs	r1, #84	; 0x54
 8002032:	8812      	ldrh	r2, [r2, #0]
 8002034:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8002036:	68fb      	ldr	r3, [r7, #12]
 8002038:	1dba      	adds	r2, r7, #6
 800203a:	2156      	movs	r1, #86	; 0x56
 800203c:	8812      	ldrh	r2, [r2, #0]
 800203e:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	689a      	ldr	r2, [r3, #8]
 8002044:	2380      	movs	r3, #128	; 0x80
 8002046:	015b      	lsls	r3, r3, #5
 8002048:	429a      	cmp	r2, r3
 800204a:	d108      	bne.n	800205e <HAL_UART_Transmit+0xae>
 800204c:	68fb      	ldr	r3, [r7, #12]
 800204e:	691b      	ldr	r3, [r3, #16]
 8002050:	2b00      	cmp	r3, #0
 8002052:	d104      	bne.n	800205e <HAL_UART_Transmit+0xae>
    {
      pdata8bits  = NULL;
 8002054:	2300      	movs	r3, #0
 8002056:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	61bb      	str	r3, [r7, #24]
 800205c:	e003      	b.n	8002066 <HAL_UART_Transmit+0xb6>
    }
    else
    {
      pdata8bits  = pData;
 800205e:	68bb      	ldr	r3, [r7, #8]
 8002060:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002062:	2300      	movs	r3, #0
 8002064:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002066:	68fb      	ldr	r3, [r7, #12]
 8002068:	2280      	movs	r2, #128	; 0x80
 800206a:	2100      	movs	r1, #0
 800206c:	5499      	strb	r1, [r3, r2]

    while (huart->TxXferCount > 0U)
 800206e:	e02c      	b.n	80020ca <HAL_UART_Transmit+0x11a>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002070:	697a      	ldr	r2, [r7, #20]
 8002072:	68f8      	ldr	r0, [r7, #12]
 8002074:	683b      	ldr	r3, [r7, #0]
 8002076:	9300      	str	r3, [sp, #0]
 8002078:	0013      	movs	r3, r2
 800207a:	2200      	movs	r2, #0
 800207c:	2180      	movs	r1, #128	; 0x80
 800207e:	f000 fcf1 	bl	8002a64 <UART_WaitOnFlagUntilTimeout>
 8002082:	1e03      	subs	r3, r0, #0
 8002084:	d001      	beq.n	800208a <HAL_UART_Transmit+0xda>
      {
        return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e039      	b.n	80020fe <HAL_UART_Transmit+0x14e>
      }
      if (pdata8bits == NULL)
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	2b00      	cmp	r3, #0
 800208e:	d10b      	bne.n	80020a8 <HAL_UART_Transmit+0xf8>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002090:	69bb      	ldr	r3, [r7, #24]
 8002092:	881b      	ldrh	r3, [r3, #0]
 8002094:	001a      	movs	r2, r3
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	05d2      	lsls	r2, r2, #23
 800209c:	0dd2      	lsrs	r2, r2, #23
 800209e:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80020a0:	69bb      	ldr	r3, [r7, #24]
 80020a2:	3302      	adds	r3, #2
 80020a4:	61bb      	str	r3, [r7, #24]
 80020a6:	e007      	b.n	80020b8 <HAL_UART_Transmit+0x108>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80020a8:	69fb      	ldr	r3, [r7, #28]
 80020aa:	781a      	ldrb	r2, [r3, #0]
 80020ac:	68fb      	ldr	r3, [r7, #12]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80020b2:	69fb      	ldr	r3, [r7, #28]
 80020b4:	3301      	adds	r3, #1
 80020b6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	2256      	movs	r2, #86	; 0x56
 80020bc:	5a9b      	ldrh	r3, [r3, r2]
 80020be:	b29b      	uxth	r3, r3
 80020c0:	3b01      	subs	r3, #1
 80020c2:	b299      	uxth	r1, r3
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2256      	movs	r2, #86	; 0x56
 80020c8:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	2256      	movs	r2, #86	; 0x56
 80020ce:	5a9b      	ldrh	r3, [r3, r2]
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d1cc      	bne.n	8002070 <HAL_UART_Transmit+0xc0>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80020d6:	697a      	ldr	r2, [r7, #20]
 80020d8:	68f8      	ldr	r0, [r7, #12]
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	9300      	str	r3, [sp, #0]
 80020de:	0013      	movs	r3, r2
 80020e0:	2200      	movs	r2, #0
 80020e2:	2140      	movs	r1, #64	; 0x40
 80020e4:	f000 fcbe 	bl	8002a64 <UART_WaitOnFlagUntilTimeout>
 80020e8:	1e03      	subs	r3, r0, #0
 80020ea:	d001      	beq.n	80020f0 <HAL_UART_Transmit+0x140>
    {
      return HAL_TIMEOUT;
 80020ec:	2303      	movs	r3, #3
 80020ee:	e006      	b.n	80020fe <HAL_UART_Transmit+0x14e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	2284      	movs	r2, #132	; 0x84
 80020f4:	2120      	movs	r1, #32
 80020f6:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80020f8:	2300      	movs	r3, #0
 80020fa:	e000      	b.n	80020fe <HAL_UART_Transmit+0x14e>
  }
  else
  {
    return HAL_BUSY;
 80020fc:	2302      	movs	r3, #2
  }
}
 80020fe:	0018      	movs	r0, r3
 8002100:	46bd      	mov	sp, r7
 8002102:	b008      	add	sp, #32
 8002104:	bd80      	pop	{r7, pc}
	...

08002108 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	b08a      	sub	sp, #40	; 0x28
 800210c:	af02      	add	r7, sp, #8
 800210e:	60f8      	str	r0, [r7, #12]
 8002110:	60b9      	str	r1, [r7, #8]
 8002112:	603b      	str	r3, [r7, #0]
 8002114:	1dbb      	adds	r3, r7, #6
 8002116:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	2288      	movs	r2, #136	; 0x88
 800211c:	589b      	ldr	r3, [r3, r2]
 800211e:	2b20      	cmp	r3, #32
 8002120:	d000      	beq.n	8002124 <HAL_UART_Receive+0x1c>
 8002122:	e0db      	b.n	80022dc <HAL_UART_Receive+0x1d4>
  {
    if ((pData == NULL) || (Size == 0U))
 8002124:	68bb      	ldr	r3, [r7, #8]
 8002126:	2b00      	cmp	r3, #0
 8002128:	d003      	beq.n	8002132 <HAL_UART_Receive+0x2a>
 800212a:	1dbb      	adds	r3, r7, #6
 800212c:	881b      	ldrh	r3, [r3, #0]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d101      	bne.n	8002136 <HAL_UART_Receive+0x2e>
    {
      return  HAL_ERROR;
 8002132:	2301      	movs	r3, #1
 8002134:	e0d3      	b.n	80022de <HAL_UART_Receive+0x1d6>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	689a      	ldr	r2, [r3, #8]
 800213a:	2380      	movs	r3, #128	; 0x80
 800213c:	015b      	lsls	r3, r3, #5
 800213e:	429a      	cmp	r2, r3
 8002140:	d109      	bne.n	8002156 <HAL_UART_Receive+0x4e>
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	691b      	ldr	r3, [r3, #16]
 8002146:	2b00      	cmp	r3, #0
 8002148:	d105      	bne.n	8002156 <HAL_UART_Receive+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	2201      	movs	r2, #1
 800214e:	4013      	ands	r3, r2
 8002150:	d001      	beq.n	8002156 <HAL_UART_Receive+0x4e>
      {
        return  HAL_ERROR;
 8002152:	2301      	movs	r3, #1
 8002154:	e0c3      	b.n	80022de <HAL_UART_Receive+0x1d6>
      }
    }

    __HAL_LOCK(huart);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	2280      	movs	r2, #128	; 0x80
 800215a:	5c9b      	ldrb	r3, [r3, r2]
 800215c:	2b01      	cmp	r3, #1
 800215e:	d101      	bne.n	8002164 <HAL_UART_Receive+0x5c>
 8002160:	2302      	movs	r3, #2
 8002162:	e0bc      	b.n	80022de <HAL_UART_Receive+0x1d6>
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	2280      	movs	r2, #128	; 0x80
 8002168:	2101      	movs	r1, #1
 800216a:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	228c      	movs	r2, #140	; 0x8c
 8002170:	2100      	movs	r1, #0
 8002172:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	2288      	movs	r2, #136	; 0x88
 8002178:	2122      	movs	r1, #34	; 0x22
 800217a:	5099      	str	r1, [r3, r2]
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2200      	movs	r2, #0
 8002180:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002182:	f7fe fd7d 	bl	8000c80 <HAL_GetTick>
 8002186:	0003      	movs	r3, r0
 8002188:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	1dba      	adds	r2, r7, #6
 800218e:	215c      	movs	r1, #92	; 0x5c
 8002190:	8812      	ldrh	r2, [r2, #0]
 8002192:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	1dba      	adds	r2, r7, #6
 8002198:	215e      	movs	r1, #94	; 0x5e
 800219a:	8812      	ldrh	r2, [r2, #0]
 800219c:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	689a      	ldr	r2, [r3, #8]
 80021a2:	2380      	movs	r3, #128	; 0x80
 80021a4:	015b      	lsls	r3, r3, #5
 80021a6:	429a      	cmp	r2, r3
 80021a8:	d10d      	bne.n	80021c6 <HAL_UART_Receive+0xbe>
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	691b      	ldr	r3, [r3, #16]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d104      	bne.n	80021bc <HAL_UART_Receive+0xb4>
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	2260      	movs	r2, #96	; 0x60
 80021b6:	494c      	ldr	r1, [pc, #304]	; (80022e8 <HAL_UART_Receive+0x1e0>)
 80021b8:	5299      	strh	r1, [r3, r2]
 80021ba:	e02e      	b.n	800221a <HAL_UART_Receive+0x112>
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2260      	movs	r2, #96	; 0x60
 80021c0:	21ff      	movs	r1, #255	; 0xff
 80021c2:	5299      	strh	r1, [r3, r2]
 80021c4:	e029      	b.n	800221a <HAL_UART_Receive+0x112>
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d10d      	bne.n	80021ea <HAL_UART_Receive+0xe2>
 80021ce:	68fb      	ldr	r3, [r7, #12]
 80021d0:	691b      	ldr	r3, [r3, #16]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d104      	bne.n	80021e0 <HAL_UART_Receive+0xd8>
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	2260      	movs	r2, #96	; 0x60
 80021da:	21ff      	movs	r1, #255	; 0xff
 80021dc:	5299      	strh	r1, [r3, r2]
 80021de:	e01c      	b.n	800221a <HAL_UART_Receive+0x112>
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2260      	movs	r2, #96	; 0x60
 80021e4:	217f      	movs	r1, #127	; 0x7f
 80021e6:	5299      	strh	r1, [r3, r2]
 80021e8:	e017      	b.n	800221a <HAL_UART_Receive+0x112>
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	689a      	ldr	r2, [r3, #8]
 80021ee:	2380      	movs	r3, #128	; 0x80
 80021f0:	055b      	lsls	r3, r3, #21
 80021f2:	429a      	cmp	r2, r3
 80021f4:	d10d      	bne.n	8002212 <HAL_UART_Receive+0x10a>
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	691b      	ldr	r3, [r3, #16]
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d104      	bne.n	8002208 <HAL_UART_Receive+0x100>
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	2260      	movs	r2, #96	; 0x60
 8002202:	217f      	movs	r1, #127	; 0x7f
 8002204:	5299      	strh	r1, [r3, r2]
 8002206:	e008      	b.n	800221a <HAL_UART_Receive+0x112>
 8002208:	68fb      	ldr	r3, [r7, #12]
 800220a:	2260      	movs	r2, #96	; 0x60
 800220c:	213f      	movs	r1, #63	; 0x3f
 800220e:	5299      	strh	r1, [r3, r2]
 8002210:	e003      	b.n	800221a <HAL_UART_Receive+0x112>
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	2260      	movs	r2, #96	; 0x60
 8002216:	2100      	movs	r1, #0
 8002218:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 800221a:	2312      	movs	r3, #18
 800221c:	18fb      	adds	r3, r7, r3
 800221e:	68fa      	ldr	r2, [r7, #12]
 8002220:	2160      	movs	r1, #96	; 0x60
 8002222:	5a52      	ldrh	r2, [r2, r1]
 8002224:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	689a      	ldr	r2, [r3, #8]
 800222a:	2380      	movs	r3, #128	; 0x80
 800222c:	015b      	lsls	r3, r3, #5
 800222e:	429a      	cmp	r2, r3
 8002230:	d108      	bne.n	8002244 <HAL_UART_Receive+0x13c>
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	691b      	ldr	r3, [r3, #16]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d104      	bne.n	8002244 <HAL_UART_Receive+0x13c>
    {
      pdata8bits  = NULL;
 800223a:	2300      	movs	r3, #0
 800223c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	61bb      	str	r3, [r7, #24]
 8002242:	e003      	b.n	800224c <HAL_UART_Receive+0x144>
    }
    else
    {
      pdata8bits  = pData;
 8002244:	68bb      	ldr	r3, [r7, #8]
 8002246:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002248:	2300      	movs	r3, #0
 800224a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2280      	movs	r2, #128	; 0x80
 8002250:	2100      	movs	r1, #0
 8002252:	5499      	strb	r1, [r3, r2]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002254:	e036      	b.n	80022c4 <HAL_UART_Receive+0x1bc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002256:	697a      	ldr	r2, [r7, #20]
 8002258:	68f8      	ldr	r0, [r7, #12]
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	9300      	str	r3, [sp, #0]
 800225e:	0013      	movs	r3, r2
 8002260:	2200      	movs	r2, #0
 8002262:	2120      	movs	r1, #32
 8002264:	f000 fbfe 	bl	8002a64 <UART_WaitOnFlagUntilTimeout>
 8002268:	1e03      	subs	r3, r0, #0
 800226a:	d001      	beq.n	8002270 <HAL_UART_Receive+0x168>
      {
        return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	e036      	b.n	80022de <HAL_UART_Receive+0x1d6>
      }
      if (pdata8bits == NULL)
 8002270:	69fb      	ldr	r3, [r7, #28]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d10e      	bne.n	8002294 <HAL_UART_Receive+0x18c>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800227c:	b29b      	uxth	r3, r3
 800227e:	2212      	movs	r2, #18
 8002280:	18ba      	adds	r2, r7, r2
 8002282:	8812      	ldrh	r2, [r2, #0]
 8002284:	4013      	ands	r3, r2
 8002286:	b29a      	uxth	r2, r3
 8002288:	69bb      	ldr	r3, [r7, #24]
 800228a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800228c:	69bb      	ldr	r3, [r7, #24]
 800228e:	3302      	adds	r3, #2
 8002290:	61bb      	str	r3, [r7, #24]
 8002292:	e00e      	b.n	80022b2 <HAL_UART_Receive+0x1aa>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800229a:	b2db      	uxtb	r3, r3
 800229c:	2212      	movs	r2, #18
 800229e:	18ba      	adds	r2, r7, r2
 80022a0:	8812      	ldrh	r2, [r2, #0]
 80022a2:	b2d2      	uxtb	r2, r2
 80022a4:	4013      	ands	r3, r2
 80022a6:	b2da      	uxtb	r2, r3
 80022a8:	69fb      	ldr	r3, [r7, #28]
 80022aa:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	3301      	adds	r3, #1
 80022b0:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	225e      	movs	r2, #94	; 0x5e
 80022b6:	5a9b      	ldrh	r3, [r3, r2]
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	3b01      	subs	r3, #1
 80022bc:	b299      	uxth	r1, r3
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	225e      	movs	r2, #94	; 0x5e
 80022c2:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	225e      	movs	r2, #94	; 0x5e
 80022c8:	5a9b      	ldrh	r3, [r3, r2]
 80022ca:	b29b      	uxth	r3, r3
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d1c2      	bne.n	8002256 <HAL_UART_Receive+0x14e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2288      	movs	r2, #136	; 0x88
 80022d4:	2120      	movs	r1, #32
 80022d6:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80022d8:	2300      	movs	r3, #0
 80022da:	e000      	b.n	80022de <HAL_UART_Receive+0x1d6>
  }
  else
  {
    return HAL_BUSY;
 80022dc:	2302      	movs	r3, #2
  }
}
 80022de:	0018      	movs	r0, r3
 80022e0:	46bd      	mov	sp, r7
 80022e2:	b008      	add	sp, #32
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	46c0      	nop			; (mov r8, r8)
 80022e8:	000001ff 	.word	0x000001ff

080022ec <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80022ec:	b5b0      	push	{r4, r5, r7, lr}
 80022ee:	b090      	sub	sp, #64	; 0x40
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6278      	str	r0, [r7, #36]	; 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80022f4:	231a      	movs	r3, #26
 80022f6:	2220      	movs	r2, #32
 80022f8:	189b      	adds	r3, r3, r2
 80022fa:	19db      	adds	r3, r3, r7
 80022fc:	2200      	movs	r2, #0
 80022fe:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002300:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002302:	689a      	ldr	r2, [r3, #8]
 8002304:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002306:	691b      	ldr	r3, [r3, #16]
 8002308:	431a      	orrs	r2, r3
 800230a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800230c:	695b      	ldr	r3, [r3, #20]
 800230e:	431a      	orrs	r2, r3
 8002310:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002312:	69db      	ldr	r3, [r3, #28]
 8002314:	4313      	orrs	r3, r2
 8002316:	63fb      	str	r3, [r7, #60]	; 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002318:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4aaf      	ldr	r2, [pc, #700]	; (80025dc <UART_SetConfig+0x2f0>)
 8002320:	4013      	ands	r3, r2
 8002322:	0019      	movs	r1, r3
 8002324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002326:	681a      	ldr	r2, [r3, #0]
 8002328:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800232a:	430b      	orrs	r3, r1
 800232c:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800232e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	685b      	ldr	r3, [r3, #4]
 8002334:	4aaa      	ldr	r2, [pc, #680]	; (80025e0 <UART_SetConfig+0x2f4>)
 8002336:	4013      	ands	r3, r2
 8002338:	0018      	movs	r0, r3
 800233a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233c:	68d9      	ldr	r1, [r3, #12]
 800233e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002340:	681a      	ldr	r2, [r3, #0]
 8002342:	0003      	movs	r3, r0
 8002344:	430b      	orrs	r3, r1
 8002346:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800234a:	699b      	ldr	r3, [r3, #24]
 800234c:	63fb      	str	r3, [r7, #60]	; 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800234e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	4aa4      	ldr	r2, [pc, #656]	; (80025e4 <UART_SetConfig+0x2f8>)
 8002354:	4293      	cmp	r3, r2
 8002356:	d004      	beq.n	8002362 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002358:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800235a:	6a1b      	ldr	r3, [r3, #32]
 800235c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800235e:	4313      	orrs	r3, r2
 8002360:	63fb      	str	r3, [r7, #60]	; 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002362:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	689b      	ldr	r3, [r3, #8]
 8002368:	4a9f      	ldr	r2, [pc, #636]	; (80025e8 <UART_SetConfig+0x2fc>)
 800236a:	4013      	ands	r3, r2
 800236c:	0019      	movs	r1, r3
 800236e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002374:	430b      	orrs	r3, r1
 8002376:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8002378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800237e:	220f      	movs	r2, #15
 8002380:	4393      	bics	r3, r2
 8002382:	0018      	movs	r0, r3
 8002384:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002386:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8002388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800238a:	681a      	ldr	r2, [r3, #0]
 800238c:	0003      	movs	r3, r0
 800238e:	430b      	orrs	r3, r1
 8002390:	62d3      	str	r3, [r2, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002392:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	4a95      	ldr	r2, [pc, #596]	; (80025ec <UART_SetConfig+0x300>)
 8002398:	4293      	cmp	r3, r2
 800239a:	d131      	bne.n	8002400 <UART_SetConfig+0x114>
 800239c:	4b94      	ldr	r3, [pc, #592]	; (80025f0 <UART_SetConfig+0x304>)
 800239e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023a0:	2203      	movs	r2, #3
 80023a2:	4013      	ands	r3, r2
 80023a4:	2b03      	cmp	r3, #3
 80023a6:	d01d      	beq.n	80023e4 <UART_SetConfig+0xf8>
 80023a8:	d823      	bhi.n	80023f2 <UART_SetConfig+0x106>
 80023aa:	2b02      	cmp	r3, #2
 80023ac:	d00c      	beq.n	80023c8 <UART_SetConfig+0xdc>
 80023ae:	d820      	bhi.n	80023f2 <UART_SetConfig+0x106>
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d002      	beq.n	80023ba <UART_SetConfig+0xce>
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	d00e      	beq.n	80023d6 <UART_SetConfig+0xea>
 80023b8:	e01b      	b.n	80023f2 <UART_SetConfig+0x106>
 80023ba:	231b      	movs	r3, #27
 80023bc:	2220      	movs	r2, #32
 80023be:	189b      	adds	r3, r3, r2
 80023c0:	19db      	adds	r3, r3, r7
 80023c2:	2200      	movs	r2, #0
 80023c4:	701a      	strb	r2, [r3, #0]
 80023c6:	e0b4      	b.n	8002532 <UART_SetConfig+0x246>
 80023c8:	231b      	movs	r3, #27
 80023ca:	2220      	movs	r2, #32
 80023cc:	189b      	adds	r3, r3, r2
 80023ce:	19db      	adds	r3, r3, r7
 80023d0:	2202      	movs	r2, #2
 80023d2:	701a      	strb	r2, [r3, #0]
 80023d4:	e0ad      	b.n	8002532 <UART_SetConfig+0x246>
 80023d6:	231b      	movs	r3, #27
 80023d8:	2220      	movs	r2, #32
 80023da:	189b      	adds	r3, r3, r2
 80023dc:	19db      	adds	r3, r3, r7
 80023de:	2204      	movs	r2, #4
 80023e0:	701a      	strb	r2, [r3, #0]
 80023e2:	e0a6      	b.n	8002532 <UART_SetConfig+0x246>
 80023e4:	231b      	movs	r3, #27
 80023e6:	2220      	movs	r2, #32
 80023e8:	189b      	adds	r3, r3, r2
 80023ea:	19db      	adds	r3, r3, r7
 80023ec:	2208      	movs	r2, #8
 80023ee:	701a      	strb	r2, [r3, #0]
 80023f0:	e09f      	b.n	8002532 <UART_SetConfig+0x246>
 80023f2:	231b      	movs	r3, #27
 80023f4:	2220      	movs	r2, #32
 80023f6:	189b      	adds	r3, r3, r2
 80023f8:	19db      	adds	r3, r3, r7
 80023fa:	2210      	movs	r2, #16
 80023fc:	701a      	strb	r2, [r3, #0]
 80023fe:	e098      	b.n	8002532 <UART_SetConfig+0x246>
 8002400:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a7b      	ldr	r2, [pc, #492]	; (80025f4 <UART_SetConfig+0x308>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d131      	bne.n	800246e <UART_SetConfig+0x182>
 800240a:	4b79      	ldr	r3, [pc, #484]	; (80025f0 <UART_SetConfig+0x304>)
 800240c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800240e:	220c      	movs	r2, #12
 8002410:	4013      	ands	r3, r2
 8002412:	2b0c      	cmp	r3, #12
 8002414:	d01d      	beq.n	8002452 <UART_SetConfig+0x166>
 8002416:	d823      	bhi.n	8002460 <UART_SetConfig+0x174>
 8002418:	2b08      	cmp	r3, #8
 800241a:	d00c      	beq.n	8002436 <UART_SetConfig+0x14a>
 800241c:	d820      	bhi.n	8002460 <UART_SetConfig+0x174>
 800241e:	2b00      	cmp	r3, #0
 8002420:	d002      	beq.n	8002428 <UART_SetConfig+0x13c>
 8002422:	2b04      	cmp	r3, #4
 8002424:	d00e      	beq.n	8002444 <UART_SetConfig+0x158>
 8002426:	e01b      	b.n	8002460 <UART_SetConfig+0x174>
 8002428:	231b      	movs	r3, #27
 800242a:	2220      	movs	r2, #32
 800242c:	189b      	adds	r3, r3, r2
 800242e:	19db      	adds	r3, r3, r7
 8002430:	2200      	movs	r2, #0
 8002432:	701a      	strb	r2, [r3, #0]
 8002434:	e07d      	b.n	8002532 <UART_SetConfig+0x246>
 8002436:	231b      	movs	r3, #27
 8002438:	2220      	movs	r2, #32
 800243a:	189b      	adds	r3, r3, r2
 800243c:	19db      	adds	r3, r3, r7
 800243e:	2202      	movs	r2, #2
 8002440:	701a      	strb	r2, [r3, #0]
 8002442:	e076      	b.n	8002532 <UART_SetConfig+0x246>
 8002444:	231b      	movs	r3, #27
 8002446:	2220      	movs	r2, #32
 8002448:	189b      	adds	r3, r3, r2
 800244a:	19db      	adds	r3, r3, r7
 800244c:	2204      	movs	r2, #4
 800244e:	701a      	strb	r2, [r3, #0]
 8002450:	e06f      	b.n	8002532 <UART_SetConfig+0x246>
 8002452:	231b      	movs	r3, #27
 8002454:	2220      	movs	r2, #32
 8002456:	189b      	adds	r3, r3, r2
 8002458:	19db      	adds	r3, r3, r7
 800245a:	2208      	movs	r2, #8
 800245c:	701a      	strb	r2, [r3, #0]
 800245e:	e068      	b.n	8002532 <UART_SetConfig+0x246>
 8002460:	231b      	movs	r3, #27
 8002462:	2220      	movs	r2, #32
 8002464:	189b      	adds	r3, r3, r2
 8002466:	19db      	adds	r3, r3, r7
 8002468:	2210      	movs	r2, #16
 800246a:	701a      	strb	r2, [r3, #0]
 800246c:	e061      	b.n	8002532 <UART_SetConfig+0x246>
 800246e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a61      	ldr	r2, [pc, #388]	; (80025f8 <UART_SetConfig+0x30c>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d106      	bne.n	8002486 <UART_SetConfig+0x19a>
 8002478:	231b      	movs	r3, #27
 800247a:	2220      	movs	r2, #32
 800247c:	189b      	adds	r3, r3, r2
 800247e:	19db      	adds	r3, r3, r7
 8002480:	2200      	movs	r2, #0
 8002482:	701a      	strb	r2, [r3, #0]
 8002484:	e055      	b.n	8002532 <UART_SetConfig+0x246>
 8002486:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a5c      	ldr	r2, [pc, #368]	; (80025fc <UART_SetConfig+0x310>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d106      	bne.n	800249e <UART_SetConfig+0x1b2>
 8002490:	231b      	movs	r3, #27
 8002492:	2220      	movs	r2, #32
 8002494:	189b      	adds	r3, r3, r2
 8002496:	19db      	adds	r3, r3, r7
 8002498:	2200      	movs	r2, #0
 800249a:	701a      	strb	r2, [r3, #0]
 800249c:	e049      	b.n	8002532 <UART_SetConfig+0x246>
 800249e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	4a50      	ldr	r2, [pc, #320]	; (80025e4 <UART_SetConfig+0x2f8>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d13e      	bne.n	8002526 <UART_SetConfig+0x23a>
 80024a8:	4b51      	ldr	r3, [pc, #324]	; (80025f0 <UART_SetConfig+0x304>)
 80024aa:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80024ac:	23c0      	movs	r3, #192	; 0xc0
 80024ae:	011b      	lsls	r3, r3, #4
 80024b0:	4013      	ands	r3, r2
 80024b2:	22c0      	movs	r2, #192	; 0xc0
 80024b4:	0112      	lsls	r2, r2, #4
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d027      	beq.n	800250a <UART_SetConfig+0x21e>
 80024ba:	22c0      	movs	r2, #192	; 0xc0
 80024bc:	0112      	lsls	r2, r2, #4
 80024be:	4293      	cmp	r3, r2
 80024c0:	d82a      	bhi.n	8002518 <UART_SetConfig+0x22c>
 80024c2:	2280      	movs	r2, #128	; 0x80
 80024c4:	0112      	lsls	r2, r2, #4
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d011      	beq.n	80024ee <UART_SetConfig+0x202>
 80024ca:	2280      	movs	r2, #128	; 0x80
 80024cc:	0112      	lsls	r2, r2, #4
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d822      	bhi.n	8002518 <UART_SetConfig+0x22c>
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d004      	beq.n	80024e0 <UART_SetConfig+0x1f4>
 80024d6:	2280      	movs	r2, #128	; 0x80
 80024d8:	00d2      	lsls	r2, r2, #3
 80024da:	4293      	cmp	r3, r2
 80024dc:	d00e      	beq.n	80024fc <UART_SetConfig+0x210>
 80024de:	e01b      	b.n	8002518 <UART_SetConfig+0x22c>
 80024e0:	231b      	movs	r3, #27
 80024e2:	2220      	movs	r2, #32
 80024e4:	189b      	adds	r3, r3, r2
 80024e6:	19db      	adds	r3, r3, r7
 80024e8:	2200      	movs	r2, #0
 80024ea:	701a      	strb	r2, [r3, #0]
 80024ec:	e021      	b.n	8002532 <UART_SetConfig+0x246>
 80024ee:	231b      	movs	r3, #27
 80024f0:	2220      	movs	r2, #32
 80024f2:	189b      	adds	r3, r3, r2
 80024f4:	19db      	adds	r3, r3, r7
 80024f6:	2202      	movs	r2, #2
 80024f8:	701a      	strb	r2, [r3, #0]
 80024fa:	e01a      	b.n	8002532 <UART_SetConfig+0x246>
 80024fc:	231b      	movs	r3, #27
 80024fe:	2220      	movs	r2, #32
 8002500:	189b      	adds	r3, r3, r2
 8002502:	19db      	adds	r3, r3, r7
 8002504:	2204      	movs	r2, #4
 8002506:	701a      	strb	r2, [r3, #0]
 8002508:	e013      	b.n	8002532 <UART_SetConfig+0x246>
 800250a:	231b      	movs	r3, #27
 800250c:	2220      	movs	r2, #32
 800250e:	189b      	adds	r3, r3, r2
 8002510:	19db      	adds	r3, r3, r7
 8002512:	2208      	movs	r2, #8
 8002514:	701a      	strb	r2, [r3, #0]
 8002516:	e00c      	b.n	8002532 <UART_SetConfig+0x246>
 8002518:	231b      	movs	r3, #27
 800251a:	2220      	movs	r2, #32
 800251c:	189b      	adds	r3, r3, r2
 800251e:	19db      	adds	r3, r3, r7
 8002520:	2210      	movs	r2, #16
 8002522:	701a      	strb	r2, [r3, #0]
 8002524:	e005      	b.n	8002532 <UART_SetConfig+0x246>
 8002526:	231b      	movs	r3, #27
 8002528:	2220      	movs	r2, #32
 800252a:	189b      	adds	r3, r3, r2
 800252c:	19db      	adds	r3, r3, r7
 800252e:	2210      	movs	r2, #16
 8002530:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	4a2b      	ldr	r2, [pc, #172]	; (80025e4 <UART_SetConfig+0x2f8>)
 8002538:	4293      	cmp	r3, r2
 800253a:	d000      	beq.n	800253e <UART_SetConfig+0x252>
 800253c:	e0a9      	b.n	8002692 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800253e:	231b      	movs	r3, #27
 8002540:	2220      	movs	r2, #32
 8002542:	189b      	adds	r3, r3, r2
 8002544:	19db      	adds	r3, r3, r7
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	2b08      	cmp	r3, #8
 800254a:	d015      	beq.n	8002578 <UART_SetConfig+0x28c>
 800254c:	dc18      	bgt.n	8002580 <UART_SetConfig+0x294>
 800254e:	2b04      	cmp	r3, #4
 8002550:	d00d      	beq.n	800256e <UART_SetConfig+0x282>
 8002552:	dc15      	bgt.n	8002580 <UART_SetConfig+0x294>
 8002554:	2b00      	cmp	r3, #0
 8002556:	d002      	beq.n	800255e <UART_SetConfig+0x272>
 8002558:	2b02      	cmp	r3, #2
 800255a:	d005      	beq.n	8002568 <UART_SetConfig+0x27c>
 800255c:	e010      	b.n	8002580 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800255e:	f7ff fb03 	bl	8001b68 <HAL_RCC_GetPCLK1Freq>
 8002562:	0003      	movs	r3, r0
 8002564:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002566:	e014      	b.n	8002592 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002568:	4b25      	ldr	r3, [pc, #148]	; (8002600 <UART_SetConfig+0x314>)
 800256a:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800256c:	e011      	b.n	8002592 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800256e:	f7ff fa6f 	bl	8001a50 <HAL_RCC_GetSysClockFreq>
 8002572:	0003      	movs	r3, r0
 8002574:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8002576:	e00c      	b.n	8002592 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002578:	2380      	movs	r3, #128	; 0x80
 800257a:	021b      	lsls	r3, r3, #8
 800257c:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 800257e:	e008      	b.n	8002592 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8002580:	2300      	movs	r3, #0
 8002582:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 8002584:	231a      	movs	r3, #26
 8002586:	2220      	movs	r2, #32
 8002588:	189b      	adds	r3, r3, r2
 800258a:	19db      	adds	r3, r3, r7
 800258c:	2201      	movs	r2, #1
 800258e:	701a      	strb	r2, [r3, #0]
        break;
 8002590:	46c0      	nop			; (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002592:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002594:	2b00      	cmp	r3, #0
 8002596:	d100      	bne.n	800259a <UART_SetConfig+0x2ae>
 8002598:	e14b      	b.n	8002832 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800259a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800259c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800259e:	4b19      	ldr	r3, [pc, #100]	; (8002604 <UART_SetConfig+0x318>)
 80025a0:	0052      	lsls	r2, r2, #1
 80025a2:	5ad3      	ldrh	r3, [r2, r3]
 80025a4:	0019      	movs	r1, r3
 80025a6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80025a8:	f7fd fdb6 	bl	8000118 <__udivsi3>
 80025ac:	0003      	movs	r3, r0
 80025ae:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80025b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b2:	685a      	ldr	r2, [r3, #4]
 80025b4:	0013      	movs	r3, r2
 80025b6:	005b      	lsls	r3, r3, #1
 80025b8:	189b      	adds	r3, r3, r2
 80025ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80025bc:	429a      	cmp	r2, r3
 80025be:	d305      	bcc.n	80025cc <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80025c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025c2:	685b      	ldr	r3, [r3, #4]
 80025c4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80025c6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80025c8:	429a      	cmp	r2, r3
 80025ca:	d91d      	bls.n	8002608 <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 80025cc:	231a      	movs	r3, #26
 80025ce:	2220      	movs	r2, #32
 80025d0:	189b      	adds	r3, r3, r2
 80025d2:	19db      	adds	r3, r3, r7
 80025d4:	2201      	movs	r2, #1
 80025d6:	701a      	strb	r2, [r3, #0]
 80025d8:	e12b      	b.n	8002832 <UART_SetConfig+0x546>
 80025da:	46c0      	nop			; (mov r8, r8)
 80025dc:	cfff69f3 	.word	0xcfff69f3
 80025e0:	ffffcfff 	.word	0xffffcfff
 80025e4:	40008000 	.word	0x40008000
 80025e8:	11fff4ff 	.word	0x11fff4ff
 80025ec:	40013800 	.word	0x40013800
 80025f0:	40021000 	.word	0x40021000
 80025f4:	40004400 	.word	0x40004400
 80025f8:	40004800 	.word	0x40004800
 80025fc:	40004c00 	.word	0x40004c00
 8002600:	00f42400 	.word	0x00f42400
 8002604:	080037f8 	.word	0x080037f8
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8002608:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800260a:	61bb      	str	r3, [r7, #24]
 800260c:	2300      	movs	r3, #0
 800260e:	61fb      	str	r3, [r7, #28]
 8002610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002612:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002614:	4b92      	ldr	r3, [pc, #584]	; (8002860 <UART_SetConfig+0x574>)
 8002616:	0052      	lsls	r2, r2, #1
 8002618:	5ad3      	ldrh	r3, [r2, r3]
 800261a:	613b      	str	r3, [r7, #16]
 800261c:	2300      	movs	r3, #0
 800261e:	617b      	str	r3, [r7, #20]
 8002620:	693a      	ldr	r2, [r7, #16]
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	69b8      	ldr	r0, [r7, #24]
 8002626:	69f9      	ldr	r1, [r7, #28]
 8002628:	f7fd feec 	bl	8000404 <__aeabi_uldivmod>
 800262c:	0002      	movs	r2, r0
 800262e:	000b      	movs	r3, r1
 8002630:	0e11      	lsrs	r1, r2, #24
 8002632:	021d      	lsls	r5, r3, #8
 8002634:	430d      	orrs	r5, r1
 8002636:	0214      	lsls	r4, r2, #8
 8002638:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800263a:	685b      	ldr	r3, [r3, #4]
 800263c:	085b      	lsrs	r3, r3, #1
 800263e:	60bb      	str	r3, [r7, #8]
 8002640:	2300      	movs	r3, #0
 8002642:	60fb      	str	r3, [r7, #12]
 8002644:	68b8      	ldr	r0, [r7, #8]
 8002646:	68f9      	ldr	r1, [r7, #12]
 8002648:	1900      	adds	r0, r0, r4
 800264a:	4169      	adcs	r1, r5
 800264c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800264e:	685b      	ldr	r3, [r3, #4]
 8002650:	603b      	str	r3, [r7, #0]
 8002652:	2300      	movs	r3, #0
 8002654:	607b      	str	r3, [r7, #4]
 8002656:	683a      	ldr	r2, [r7, #0]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	f7fd fed3 	bl	8000404 <__aeabi_uldivmod>
 800265e:	0002      	movs	r2, r0
 8002660:	000b      	movs	r3, r1
 8002662:	0013      	movs	r3, r2
 8002664:	633b      	str	r3, [r7, #48]	; 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002666:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002668:	23c0      	movs	r3, #192	; 0xc0
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	429a      	cmp	r2, r3
 800266e:	d309      	bcc.n	8002684 <UART_SetConfig+0x398>
 8002670:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002672:	2380      	movs	r3, #128	; 0x80
 8002674:	035b      	lsls	r3, r3, #13
 8002676:	429a      	cmp	r2, r3
 8002678:	d204      	bcs.n	8002684 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 800267a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002680:	60da      	str	r2, [r3, #12]
 8002682:	e0d6      	b.n	8002832 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8002684:	231a      	movs	r3, #26
 8002686:	2220      	movs	r2, #32
 8002688:	189b      	adds	r3, r3, r2
 800268a:	19db      	adds	r3, r3, r7
 800268c:	2201      	movs	r2, #1
 800268e:	701a      	strb	r2, [r3, #0]
 8002690:	e0cf      	b.n	8002832 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002692:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002694:	69da      	ldr	r2, [r3, #28]
 8002696:	2380      	movs	r3, #128	; 0x80
 8002698:	021b      	lsls	r3, r3, #8
 800269a:	429a      	cmp	r2, r3
 800269c:	d000      	beq.n	80026a0 <UART_SetConfig+0x3b4>
 800269e:	e070      	b.n	8002782 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 80026a0:	231b      	movs	r3, #27
 80026a2:	2220      	movs	r2, #32
 80026a4:	189b      	adds	r3, r3, r2
 80026a6:	19db      	adds	r3, r3, r7
 80026a8:	781b      	ldrb	r3, [r3, #0]
 80026aa:	2b08      	cmp	r3, #8
 80026ac:	d015      	beq.n	80026da <UART_SetConfig+0x3ee>
 80026ae:	dc18      	bgt.n	80026e2 <UART_SetConfig+0x3f6>
 80026b0:	2b04      	cmp	r3, #4
 80026b2:	d00d      	beq.n	80026d0 <UART_SetConfig+0x3e4>
 80026b4:	dc15      	bgt.n	80026e2 <UART_SetConfig+0x3f6>
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d002      	beq.n	80026c0 <UART_SetConfig+0x3d4>
 80026ba:	2b02      	cmp	r3, #2
 80026bc:	d005      	beq.n	80026ca <UART_SetConfig+0x3de>
 80026be:	e010      	b.n	80026e2 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80026c0:	f7ff fa52 	bl	8001b68 <HAL_RCC_GetPCLK1Freq>
 80026c4:	0003      	movs	r3, r0
 80026c6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80026c8:	e014      	b.n	80026f4 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80026ca:	4b66      	ldr	r3, [pc, #408]	; (8002864 <UART_SetConfig+0x578>)
 80026cc:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80026ce:	e011      	b.n	80026f4 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80026d0:	f7ff f9be 	bl	8001a50 <HAL_RCC_GetSysClockFreq>
 80026d4:	0003      	movs	r3, r0
 80026d6:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80026d8:	e00c      	b.n	80026f4 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80026da:	2380      	movs	r3, #128	; 0x80
 80026dc:	021b      	lsls	r3, r3, #8
 80026de:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80026e0:	e008      	b.n	80026f4 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80026e2:	2300      	movs	r3, #0
 80026e4:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80026e6:	231a      	movs	r3, #26
 80026e8:	2220      	movs	r2, #32
 80026ea:	189b      	adds	r3, r3, r2
 80026ec:	19db      	adds	r3, r3, r7
 80026ee:	2201      	movs	r2, #1
 80026f0:	701a      	strb	r2, [r3, #0]
        break;
 80026f2:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80026f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d100      	bne.n	80026fc <UART_SetConfig+0x410>
 80026fa:	e09a      	b.n	8002832 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80026fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026fe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002700:	4b57      	ldr	r3, [pc, #348]	; (8002860 <UART_SetConfig+0x574>)
 8002702:	0052      	lsls	r2, r2, #1
 8002704:	5ad3      	ldrh	r3, [r2, r3]
 8002706:	0019      	movs	r1, r3
 8002708:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800270a:	f7fd fd05 	bl	8000118 <__udivsi3>
 800270e:	0003      	movs	r3, r0
 8002710:	005a      	lsls	r2, r3, #1
 8002712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	085b      	lsrs	r3, r3, #1
 8002718:	18d2      	adds	r2, r2, r3
 800271a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800271c:	685b      	ldr	r3, [r3, #4]
 800271e:	0019      	movs	r1, r3
 8002720:	0010      	movs	r0, r2
 8002722:	f7fd fcf9 	bl	8000118 <__udivsi3>
 8002726:	0003      	movs	r3, r0
 8002728:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800272a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800272c:	2b0f      	cmp	r3, #15
 800272e:	d921      	bls.n	8002774 <UART_SetConfig+0x488>
 8002730:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002732:	2380      	movs	r3, #128	; 0x80
 8002734:	025b      	lsls	r3, r3, #9
 8002736:	429a      	cmp	r2, r3
 8002738:	d21c      	bcs.n	8002774 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800273a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800273c:	b29a      	uxth	r2, r3
 800273e:	200e      	movs	r0, #14
 8002740:	2420      	movs	r4, #32
 8002742:	1903      	adds	r3, r0, r4
 8002744:	19db      	adds	r3, r3, r7
 8002746:	210f      	movs	r1, #15
 8002748:	438a      	bics	r2, r1
 800274a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800274c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800274e:	085b      	lsrs	r3, r3, #1
 8002750:	b29b      	uxth	r3, r3
 8002752:	2207      	movs	r2, #7
 8002754:	4013      	ands	r3, r2
 8002756:	b299      	uxth	r1, r3
 8002758:	1903      	adds	r3, r0, r4
 800275a:	19db      	adds	r3, r3, r7
 800275c:	1902      	adds	r2, r0, r4
 800275e:	19d2      	adds	r2, r2, r7
 8002760:	8812      	ldrh	r2, [r2, #0]
 8002762:	430a      	orrs	r2, r1
 8002764:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002766:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	1902      	adds	r2, r0, r4
 800276c:	19d2      	adds	r2, r2, r7
 800276e:	8812      	ldrh	r2, [r2, #0]
 8002770:	60da      	str	r2, [r3, #12]
 8002772:	e05e      	b.n	8002832 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002774:	231a      	movs	r3, #26
 8002776:	2220      	movs	r2, #32
 8002778:	189b      	adds	r3, r3, r2
 800277a:	19db      	adds	r3, r3, r7
 800277c:	2201      	movs	r2, #1
 800277e:	701a      	strb	r2, [r3, #0]
 8002780:	e057      	b.n	8002832 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002782:	231b      	movs	r3, #27
 8002784:	2220      	movs	r2, #32
 8002786:	189b      	adds	r3, r3, r2
 8002788:	19db      	adds	r3, r3, r7
 800278a:	781b      	ldrb	r3, [r3, #0]
 800278c:	2b08      	cmp	r3, #8
 800278e:	d015      	beq.n	80027bc <UART_SetConfig+0x4d0>
 8002790:	dc18      	bgt.n	80027c4 <UART_SetConfig+0x4d8>
 8002792:	2b04      	cmp	r3, #4
 8002794:	d00d      	beq.n	80027b2 <UART_SetConfig+0x4c6>
 8002796:	dc15      	bgt.n	80027c4 <UART_SetConfig+0x4d8>
 8002798:	2b00      	cmp	r3, #0
 800279a:	d002      	beq.n	80027a2 <UART_SetConfig+0x4b6>
 800279c:	2b02      	cmp	r3, #2
 800279e:	d005      	beq.n	80027ac <UART_SetConfig+0x4c0>
 80027a0:	e010      	b.n	80027c4 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80027a2:	f7ff f9e1 	bl	8001b68 <HAL_RCC_GetPCLK1Freq>
 80027a6:	0003      	movs	r3, r0
 80027a8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80027aa:	e014      	b.n	80027d6 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80027ac:	4b2d      	ldr	r3, [pc, #180]	; (8002864 <UART_SetConfig+0x578>)
 80027ae:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80027b0:	e011      	b.n	80027d6 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80027b2:	f7ff f94d 	bl	8001a50 <HAL_RCC_GetSysClockFreq>
 80027b6:	0003      	movs	r3, r0
 80027b8:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80027ba:	e00c      	b.n	80027d6 <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80027bc:	2380      	movs	r3, #128	; 0x80
 80027be:	021b      	lsls	r3, r3, #8
 80027c0:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 80027c2:	e008      	b.n	80027d6 <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 80027c4:	2300      	movs	r3, #0
 80027c6:	637b      	str	r3, [r7, #52]	; 0x34
        ret = HAL_ERROR;
 80027c8:	231a      	movs	r3, #26
 80027ca:	2220      	movs	r2, #32
 80027cc:	189b      	adds	r3, r3, r2
 80027ce:	19db      	adds	r3, r3, r7
 80027d0:	2201      	movs	r2, #1
 80027d2:	701a      	strb	r2, [r3, #0]
        break;
 80027d4:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80027d6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d02a      	beq.n	8002832 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80027dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80027e0:	4b1f      	ldr	r3, [pc, #124]	; (8002860 <UART_SetConfig+0x574>)
 80027e2:	0052      	lsls	r2, r2, #1
 80027e4:	5ad3      	ldrh	r3, [r2, r3]
 80027e6:	0019      	movs	r1, r3
 80027e8:	6b78      	ldr	r0, [r7, #52]	; 0x34
 80027ea:	f7fd fc95 	bl	8000118 <__udivsi3>
 80027ee:	0003      	movs	r3, r0
 80027f0:	001a      	movs	r2, r3
 80027f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027f4:	685b      	ldr	r3, [r3, #4]
 80027f6:	085b      	lsrs	r3, r3, #1
 80027f8:	18d2      	adds	r2, r2, r3
 80027fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	0019      	movs	r1, r3
 8002800:	0010      	movs	r0, r2
 8002802:	f7fd fc89 	bl	8000118 <__udivsi3>
 8002806:	0003      	movs	r3, r0
 8002808:	633b      	str	r3, [r7, #48]	; 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800280a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800280c:	2b0f      	cmp	r3, #15
 800280e:	d90a      	bls.n	8002826 <UART_SetConfig+0x53a>
 8002810:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002812:	2380      	movs	r3, #128	; 0x80
 8002814:	025b      	lsls	r3, r3, #9
 8002816:	429a      	cmp	r2, r3
 8002818:	d205      	bcs.n	8002826 <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800281a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800281c:	b29a      	uxth	r2, r3
 800281e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	60da      	str	r2, [r3, #12]
 8002824:	e005      	b.n	8002832 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8002826:	231a      	movs	r3, #26
 8002828:	2220      	movs	r2, #32
 800282a:	189b      	adds	r3, r3, r2
 800282c:	19db      	adds	r3, r3, r7
 800282e:	2201      	movs	r2, #1
 8002830:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8002832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002834:	226a      	movs	r2, #106	; 0x6a
 8002836:	2101      	movs	r1, #1
 8002838:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800283a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283c:	2268      	movs	r2, #104	; 0x68
 800283e:	2101      	movs	r1, #1
 8002840:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002844:	2200      	movs	r2, #0
 8002846:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8002848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800284a:	2200      	movs	r2, #0
 800284c:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 800284e:	231a      	movs	r3, #26
 8002850:	2220      	movs	r2, #32
 8002852:	189b      	adds	r3, r3, r2
 8002854:	19db      	adds	r3, r3, r7
 8002856:	781b      	ldrb	r3, [r3, #0]
}
 8002858:	0018      	movs	r0, r3
 800285a:	46bd      	mov	sp, r7
 800285c:	b010      	add	sp, #64	; 0x40
 800285e:	bdb0      	pop	{r4, r5, r7, pc}
 8002860:	080037f8 	.word	0x080037f8
 8002864:	00f42400 	.word	0x00f42400

08002868 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	b082      	sub	sp, #8
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002874:	2201      	movs	r2, #1
 8002876:	4013      	ands	r3, r2
 8002878:	d00b      	beq.n	8002892 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	685b      	ldr	r3, [r3, #4]
 8002880:	4a4a      	ldr	r2, [pc, #296]	; (80029ac <UART_AdvFeatureConfig+0x144>)
 8002882:	4013      	ands	r3, r2
 8002884:	0019      	movs	r1, r3
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	430a      	orrs	r2, r1
 8002890:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002896:	2202      	movs	r2, #2
 8002898:	4013      	ands	r3, r2
 800289a:	d00b      	beq.n	80028b4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	685b      	ldr	r3, [r3, #4]
 80028a2:	4a43      	ldr	r2, [pc, #268]	; (80029b0 <UART_AdvFeatureConfig+0x148>)
 80028a4:	4013      	ands	r3, r2
 80028a6:	0019      	movs	r1, r3
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	430a      	orrs	r2, r1
 80028b2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028b8:	2204      	movs	r2, #4
 80028ba:	4013      	ands	r3, r2
 80028bc:	d00b      	beq.n	80028d6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	685b      	ldr	r3, [r3, #4]
 80028c4:	4a3b      	ldr	r2, [pc, #236]	; (80029b4 <UART_AdvFeatureConfig+0x14c>)
 80028c6:	4013      	ands	r3, r2
 80028c8:	0019      	movs	r1, r3
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	430a      	orrs	r2, r1
 80028d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028da:	2208      	movs	r2, #8
 80028dc:	4013      	ands	r3, r2
 80028de:	d00b      	beq.n	80028f8 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	685b      	ldr	r3, [r3, #4]
 80028e6:	4a34      	ldr	r2, [pc, #208]	; (80029b8 <UART_AdvFeatureConfig+0x150>)
 80028e8:	4013      	ands	r3, r2
 80028ea:	0019      	movs	r1, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	430a      	orrs	r2, r1
 80028f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028fc:	2210      	movs	r2, #16
 80028fe:	4013      	ands	r3, r2
 8002900:	d00b      	beq.n	800291a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	4a2c      	ldr	r2, [pc, #176]	; (80029bc <UART_AdvFeatureConfig+0x154>)
 800290a:	4013      	ands	r3, r2
 800290c:	0019      	movs	r1, r3
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800291e:	2220      	movs	r2, #32
 8002920:	4013      	ands	r3, r2
 8002922:	d00b      	beq.n	800293c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	689b      	ldr	r3, [r3, #8]
 800292a:	4a25      	ldr	r2, [pc, #148]	; (80029c0 <UART_AdvFeatureConfig+0x158>)
 800292c:	4013      	ands	r3, r2
 800292e:	0019      	movs	r1, r3
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	430a      	orrs	r2, r1
 800293a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002940:	2240      	movs	r2, #64	; 0x40
 8002942:	4013      	ands	r3, r2
 8002944:	d01d      	beq.n	8002982 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	4a1d      	ldr	r2, [pc, #116]	; (80029c4 <UART_AdvFeatureConfig+0x15c>)
 800294e:	4013      	ands	r3, r2
 8002950:	0019      	movs	r1, r3
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	430a      	orrs	r2, r1
 800295c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002962:	2380      	movs	r3, #128	; 0x80
 8002964:	035b      	lsls	r3, r3, #13
 8002966:	429a      	cmp	r2, r3
 8002968:	d10b      	bne.n	8002982 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	685b      	ldr	r3, [r3, #4]
 8002970:	4a15      	ldr	r2, [pc, #84]	; (80029c8 <UART_AdvFeatureConfig+0x160>)
 8002972:	4013      	ands	r3, r2
 8002974:	0019      	movs	r1, r3
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	430a      	orrs	r2, r1
 8002980:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002986:	2280      	movs	r2, #128	; 0x80
 8002988:	4013      	ands	r3, r2
 800298a:	d00b      	beq.n	80029a4 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	685b      	ldr	r3, [r3, #4]
 8002992:	4a0e      	ldr	r2, [pc, #56]	; (80029cc <UART_AdvFeatureConfig+0x164>)
 8002994:	4013      	ands	r3, r2
 8002996:	0019      	movs	r1, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	430a      	orrs	r2, r1
 80029a2:	605a      	str	r2, [r3, #4]
  }
}
 80029a4:	46c0      	nop			; (mov r8, r8)
 80029a6:	46bd      	mov	sp, r7
 80029a8:	b002      	add	sp, #8
 80029aa:	bd80      	pop	{r7, pc}
 80029ac:	fffdffff 	.word	0xfffdffff
 80029b0:	fffeffff 	.word	0xfffeffff
 80029b4:	fffbffff 	.word	0xfffbffff
 80029b8:	ffff7fff 	.word	0xffff7fff
 80029bc:	ffffefff 	.word	0xffffefff
 80029c0:	ffffdfff 	.word	0xffffdfff
 80029c4:	ffefffff 	.word	0xffefffff
 80029c8:	ff9fffff 	.word	0xff9fffff
 80029cc:	fff7ffff 	.word	0xfff7ffff

080029d0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b086      	sub	sp, #24
 80029d4:	af02      	add	r7, sp, #8
 80029d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	228c      	movs	r2, #140	; 0x8c
 80029dc:	2100      	movs	r1, #0
 80029de:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80029e0:	f7fe f94e 	bl	8000c80 <HAL_GetTick>
 80029e4:	0003      	movs	r3, r0
 80029e6:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2208      	movs	r2, #8
 80029f0:	4013      	ands	r3, r2
 80029f2:	2b08      	cmp	r3, #8
 80029f4:	d10c      	bne.n	8002a10 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2280      	movs	r2, #128	; 0x80
 80029fa:	0391      	lsls	r1, r2, #14
 80029fc:	6878      	ldr	r0, [r7, #4]
 80029fe:	4a18      	ldr	r2, [pc, #96]	; (8002a60 <UART_CheckIdleState+0x90>)
 8002a00:	9200      	str	r2, [sp, #0]
 8002a02:	2200      	movs	r2, #0
 8002a04:	f000 f82e 	bl	8002a64 <UART_WaitOnFlagUntilTimeout>
 8002a08:	1e03      	subs	r3, r0, #0
 8002a0a:	d001      	beq.n	8002a10 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a0c:	2303      	movs	r3, #3
 8002a0e:	e023      	b.n	8002a58 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	2204      	movs	r2, #4
 8002a18:	4013      	ands	r3, r2
 8002a1a:	2b04      	cmp	r3, #4
 8002a1c:	d10c      	bne.n	8002a38 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2280      	movs	r2, #128	; 0x80
 8002a22:	03d1      	lsls	r1, r2, #15
 8002a24:	6878      	ldr	r0, [r7, #4]
 8002a26:	4a0e      	ldr	r2, [pc, #56]	; (8002a60 <UART_CheckIdleState+0x90>)
 8002a28:	9200      	str	r2, [sp, #0]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	f000 f81a 	bl	8002a64 <UART_WaitOnFlagUntilTimeout>
 8002a30:	1e03      	subs	r3, r0, #0
 8002a32:	d001      	beq.n	8002a38 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8002a34:	2303      	movs	r3, #3
 8002a36:	e00f      	b.n	8002a58 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	2284      	movs	r2, #132	; 0x84
 8002a3c:	2120      	movs	r1, #32
 8002a3e:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2288      	movs	r2, #136	; 0x88
 8002a44:	2120      	movs	r1, #32
 8002a46:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2280      	movs	r2, #128	; 0x80
 8002a52:	2100      	movs	r1, #0
 8002a54:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a56:	2300      	movs	r3, #0
}
 8002a58:	0018      	movs	r0, r3
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	b004      	add	sp, #16
 8002a5e:	bd80      	pop	{r7, pc}
 8002a60:	01ffffff 	.word	0x01ffffff

08002a64 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	b094      	sub	sp, #80	; 0x50
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	60f8      	str	r0, [r7, #12]
 8002a6c:	60b9      	str	r1, [r7, #8]
 8002a6e:	603b      	str	r3, [r7, #0]
 8002a70:	1dfb      	adds	r3, r7, #7
 8002a72:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002a74:	e0a7      	b.n	8002bc6 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002a78:	3301      	adds	r3, #1
 8002a7a:	d100      	bne.n	8002a7e <UART_WaitOnFlagUntilTimeout+0x1a>
 8002a7c:	e0a3      	b.n	8002bc6 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a7e:	f7fe f8ff 	bl	8000c80 <HAL_GetTick>
 8002a82:	0002      	movs	r2, r0
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	1ad3      	subs	r3, r2, r3
 8002a88:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d302      	bcc.n	8002a94 <UART_WaitOnFlagUntilTimeout+0x30>
 8002a8e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	d13f      	bne.n	8002b14 <UART_WaitOnFlagUntilTimeout+0xb0>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a94:	f3ef 8310 	mrs	r3, PRIMASK
 8002a98:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8002a9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002a9c:	647b      	str	r3, [r7, #68]	; 0x44
 8002a9e:	2301      	movs	r3, #1
 8002aa0:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002aa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002aa4:	f383 8810 	msr	PRIMASK, r3
}
 8002aa8:	46c0      	nop			; (mov r8, r8)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	681a      	ldr	r2, [r3, #0]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	494e      	ldr	r1, [pc, #312]	; (8002bf0 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002ab6:	400a      	ands	r2, r1
 8002ab8:	601a      	str	r2, [r3, #0]
 8002aba:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002abc:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002abe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002ac0:	f383 8810 	msr	PRIMASK, r3
}
 8002ac4:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ac6:	f3ef 8310 	mrs	r3, PRIMASK
 8002aca:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 8002acc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ace:	643b      	str	r3, [r7, #64]	; 0x40
 8002ad0:	2301      	movs	r3, #1
 8002ad2:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ad4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ad6:	f383 8810 	msr	PRIMASK, r3
}
 8002ada:	46c0      	nop			; (mov r8, r8)
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	689a      	ldr	r2, [r3, #8]
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	2101      	movs	r1, #1
 8002ae8:	438a      	bics	r2, r1
 8002aea:	609a      	str	r2, [r3, #8]
 8002aec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002aee:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002af0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002af2:	f383 8810 	msr	PRIMASK, r3
}
 8002af6:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2284      	movs	r2, #132	; 0x84
 8002afc:	2120      	movs	r1, #32
 8002afe:	5099      	str	r1, [r3, r2]
        huart->RxState = HAL_UART_STATE_READY;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2288      	movs	r2, #136	; 0x88
 8002b04:	2120      	movs	r1, #32
 8002b06:	5099      	str	r1, [r3, r2]

        __HAL_UNLOCK(huart);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	2280      	movs	r2, #128	; 0x80
 8002b0c:	2100      	movs	r1, #0
 8002b0e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8002b10:	2303      	movs	r3, #3
 8002b12:	e069      	b.n	8002be8 <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	2204      	movs	r2, #4
 8002b1c:	4013      	ands	r3, r2
 8002b1e:	d052      	beq.n	8002bc6 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	69da      	ldr	r2, [r3, #28]
 8002b26:	2380      	movs	r3, #128	; 0x80
 8002b28:	011b      	lsls	r3, r3, #4
 8002b2a:	401a      	ands	r2, r3
 8002b2c:	2380      	movs	r3, #128	; 0x80
 8002b2e:	011b      	lsls	r3, r3, #4
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d148      	bne.n	8002bc6 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2280      	movs	r2, #128	; 0x80
 8002b3a:	0112      	lsls	r2, r2, #4
 8002b3c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b3e:	f3ef 8310 	mrs	r3, PRIMASK
 8002b42:	613b      	str	r3, [r7, #16]
  return(result);
 8002b44:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8002b46:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002b48:	2301      	movs	r3, #1
 8002b4a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	f383 8810 	msr	PRIMASK, r3
}
 8002b52:	46c0      	nop			; (mov r8, r8)
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	681a      	ldr	r2, [r3, #0]
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4924      	ldr	r1, [pc, #144]	; (8002bf0 <UART_WaitOnFlagUntilTimeout+0x18c>)
 8002b60:	400a      	ands	r2, r1
 8002b62:	601a      	str	r2, [r3, #0]
 8002b64:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002b66:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b68:	69bb      	ldr	r3, [r7, #24]
 8002b6a:	f383 8810 	msr	PRIMASK, r3
}
 8002b6e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b70:	f3ef 8310 	mrs	r3, PRIMASK
 8002b74:	61fb      	str	r3, [r7, #28]
  return(result);
 8002b76:	69fb      	ldr	r3, [r7, #28]
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002b78:	64bb      	str	r3, [r7, #72]	; 0x48
 8002b7a:	2301      	movs	r3, #1
 8002b7c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b7e:	6a3b      	ldr	r3, [r7, #32]
 8002b80:	f383 8810 	msr	PRIMASK, r3
}
 8002b84:	46c0      	nop			; (mov r8, r8)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	689a      	ldr	r2, [r3, #8]
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	2101      	movs	r1, #1
 8002b92:	438a      	bics	r2, r1
 8002b94:	609a      	str	r2, [r3, #8]
 8002b96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002b98:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b9c:	f383 8810 	msr	PRIMASK, r3
}
 8002ba0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 8002ba2:	68fb      	ldr	r3, [r7, #12]
 8002ba4:	2284      	movs	r2, #132	; 0x84
 8002ba6:	2120      	movs	r1, #32
 8002ba8:	5099      	str	r1, [r3, r2]
          huart->RxState = HAL_UART_STATE_READY;
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	2288      	movs	r2, #136	; 0x88
 8002bae:	2120      	movs	r1, #32
 8002bb0:	5099      	str	r1, [r3, r2]
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	228c      	movs	r2, #140	; 0x8c
 8002bb6:	2120      	movs	r1, #32
 8002bb8:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	2280      	movs	r2, #128	; 0x80
 8002bbe:	2100      	movs	r1, #0
 8002bc0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e010      	b.n	8002be8 <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	69db      	ldr	r3, [r3, #28]
 8002bcc:	68ba      	ldr	r2, [r7, #8]
 8002bce:	4013      	ands	r3, r2
 8002bd0:	68ba      	ldr	r2, [r7, #8]
 8002bd2:	1ad3      	subs	r3, r2, r3
 8002bd4:	425a      	negs	r2, r3
 8002bd6:	4153      	adcs	r3, r2
 8002bd8:	b2db      	uxtb	r3, r3
 8002bda:	001a      	movs	r2, r3
 8002bdc:	1dfb      	adds	r3, r7, #7
 8002bde:	781b      	ldrb	r3, [r3, #0]
 8002be0:	429a      	cmp	r2, r3
 8002be2:	d100      	bne.n	8002be6 <UART_WaitOnFlagUntilTimeout+0x182>
 8002be4:	e747      	b.n	8002a76 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002be6:	2300      	movs	r3, #0
}
 8002be8:	0018      	movs	r0, r3
 8002bea:	46bd      	mov	sp, r7
 8002bec:	b014      	add	sp, #80	; 0x50
 8002bee:	bd80      	pop	{r7, pc}
 8002bf0:	fffffe5f 	.word	0xfffffe5f

08002bf4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8002bf4:	b580      	push	{r7, lr}
 8002bf6:	b084      	sub	sp, #16
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	2280      	movs	r2, #128	; 0x80
 8002c00:	5c9b      	ldrb	r3, [r3, r2]
 8002c02:	2b01      	cmp	r3, #1
 8002c04:	d101      	bne.n	8002c0a <HAL_UARTEx_DisableFifoMode+0x16>
 8002c06:	2302      	movs	r3, #2
 8002c08:	e027      	b.n	8002c5a <HAL_UARTEx_DisableFifoMode+0x66>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2280      	movs	r2, #128	; 0x80
 8002c0e:	2101      	movs	r1, #1
 8002c10:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	2284      	movs	r2, #132	; 0x84
 8002c16:	2124      	movs	r1, #36	; 0x24
 8002c18:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	681a      	ldr	r2, [r3, #0]
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	2101      	movs	r1, #1
 8002c2e:	438a      	bics	r2, r1
 8002c30:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	4a0b      	ldr	r2, [pc, #44]	; (8002c64 <HAL_UARTEx_DisableFifoMode+0x70>)
 8002c36:	4013      	ands	r3, r2
 8002c38:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	2200      	movs	r2, #0
 8002c3e:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	68fa      	ldr	r2, [r7, #12]
 8002c46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2284      	movs	r2, #132	; 0x84
 8002c4c:	2120      	movs	r1, #32
 8002c4e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2280      	movs	r2, #128	; 0x80
 8002c54:	2100      	movs	r1, #0
 8002c56:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002c58:	2300      	movs	r3, #0
}
 8002c5a:	0018      	movs	r0, r3
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	b004      	add	sp, #16
 8002c60:	bd80      	pop	{r7, pc}
 8002c62:	46c0      	nop			; (mov r8, r8)
 8002c64:	dfffffff 	.word	0xdfffffff

08002c68 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	6078      	str	r0, [r7, #4]
 8002c70:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	2280      	movs	r2, #128	; 0x80
 8002c76:	5c9b      	ldrb	r3, [r3, r2]
 8002c78:	2b01      	cmp	r3, #1
 8002c7a:	d101      	bne.n	8002c80 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8002c7c:	2302      	movs	r3, #2
 8002c7e:	e02e      	b.n	8002cde <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2280      	movs	r2, #128	; 0x80
 8002c84:	2101      	movs	r1, #1
 8002c86:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	2284      	movs	r2, #132	; 0x84
 8002c8c:	2124      	movs	r1, #36	; 0x24
 8002c8e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	681a      	ldr	r2, [r3, #0]
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	2101      	movs	r1, #1
 8002ca4:	438a      	bics	r2, r1
 8002ca6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	00db      	lsls	r3, r3, #3
 8002cb0:	08d9      	lsrs	r1, r3, #3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	683a      	ldr	r2, [r7, #0]
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	0018      	movs	r0, r3
 8002cc0:	f000 f854 	bl	8002d6c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	68fa      	ldr	r2, [r7, #12]
 8002cca:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2284      	movs	r2, #132	; 0x84
 8002cd0:	2120      	movs	r1, #32
 8002cd2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2280      	movs	r2, #128	; 0x80
 8002cd8:	2100      	movs	r1, #0
 8002cda:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002cdc:	2300      	movs	r3, #0
}
 8002cde:	0018      	movs	r0, r3
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	b004      	add	sp, #16
 8002ce4:	bd80      	pop	{r7, pc}
	...

08002ce8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b084      	sub	sp, #16
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
 8002cf0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2280      	movs	r2, #128	; 0x80
 8002cf6:	5c9b      	ldrb	r3, [r3, r2]
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d101      	bne.n	8002d00 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8002cfc:	2302      	movs	r3, #2
 8002cfe:	e02f      	b.n	8002d60 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	2280      	movs	r2, #128	; 0x80
 8002d04:	2101      	movs	r1, #1
 8002d06:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2284      	movs	r2, #132	; 0x84
 8002d0c:	2124      	movs	r1, #36	; 0x24
 8002d0e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	681a      	ldr	r2, [r3, #0]
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	2101      	movs	r1, #1
 8002d24:	438a      	bics	r2, r1
 8002d26:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	4a0e      	ldr	r2, [pc, #56]	; (8002d68 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8002d30:	4013      	ands	r3, r2
 8002d32:	0019      	movs	r1, r3
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	683a      	ldr	r2, [r7, #0]
 8002d3a:	430a      	orrs	r2, r1
 8002d3c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	0018      	movs	r0, r3
 8002d42:	f000 f813 	bl	8002d6c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	68fa      	ldr	r2, [r7, #12]
 8002d4c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	2284      	movs	r2, #132	; 0x84
 8002d52:	2120      	movs	r1, #32
 8002d54:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	2280      	movs	r2, #128	; 0x80
 8002d5a:	2100      	movs	r1, #0
 8002d5c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002d5e:	2300      	movs	r3, #0
}
 8002d60:	0018      	movs	r0, r3
 8002d62:	46bd      	mov	sp, r7
 8002d64:	b004      	add	sp, #16
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	f1ffffff 	.word	0xf1ffffff

08002d6c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8002d6c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d6e:	b085      	sub	sp, #20
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d108      	bne.n	8002d8e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	226a      	movs	r2, #106	; 0x6a
 8002d80:	2101      	movs	r1, #1
 8002d82:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2268      	movs	r2, #104	; 0x68
 8002d88:	2101      	movs	r1, #1
 8002d8a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8002d8c:	e043      	b.n	8002e16 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8002d8e:	260f      	movs	r6, #15
 8002d90:	19bb      	adds	r3, r7, r6
 8002d92:	2208      	movs	r2, #8
 8002d94:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8002d96:	200e      	movs	r0, #14
 8002d98:	183b      	adds	r3, r7, r0
 8002d9a:	2208      	movs	r2, #8
 8002d9c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	689b      	ldr	r3, [r3, #8]
 8002da4:	0e5b      	lsrs	r3, r3, #25
 8002da6:	b2da      	uxtb	r2, r3
 8002da8:	240d      	movs	r4, #13
 8002daa:	193b      	adds	r3, r7, r4
 8002dac:	2107      	movs	r1, #7
 8002dae:	400a      	ands	r2, r1
 8002db0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	0f5b      	lsrs	r3, r3, #29
 8002dba:	b2da      	uxtb	r2, r3
 8002dbc:	250c      	movs	r5, #12
 8002dbe:	197b      	adds	r3, r7, r5
 8002dc0:	2107      	movs	r1, #7
 8002dc2:	400a      	ands	r2, r1
 8002dc4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002dc6:	183b      	adds	r3, r7, r0
 8002dc8:	781b      	ldrb	r3, [r3, #0]
 8002dca:	197a      	adds	r2, r7, r5
 8002dcc:	7812      	ldrb	r2, [r2, #0]
 8002dce:	4914      	ldr	r1, [pc, #80]	; (8002e20 <UARTEx_SetNbDataToProcess+0xb4>)
 8002dd0:	5c8a      	ldrb	r2, [r1, r2]
 8002dd2:	435a      	muls	r2, r3
 8002dd4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8002dd6:	197b      	adds	r3, r7, r5
 8002dd8:	781b      	ldrb	r3, [r3, #0]
 8002dda:	4a12      	ldr	r2, [pc, #72]	; (8002e24 <UARTEx_SetNbDataToProcess+0xb8>)
 8002ddc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8002dde:	0019      	movs	r1, r3
 8002de0:	f7fd fa24 	bl	800022c <__divsi3>
 8002de4:	0003      	movs	r3, r0
 8002de6:	b299      	uxth	r1, r3
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	226a      	movs	r2, #106	; 0x6a
 8002dec:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002dee:	19bb      	adds	r3, r7, r6
 8002df0:	781b      	ldrb	r3, [r3, #0]
 8002df2:	193a      	adds	r2, r7, r4
 8002df4:	7812      	ldrb	r2, [r2, #0]
 8002df6:	490a      	ldr	r1, [pc, #40]	; (8002e20 <UARTEx_SetNbDataToProcess+0xb4>)
 8002df8:	5c8a      	ldrb	r2, [r1, r2]
 8002dfa:	435a      	muls	r2, r3
 8002dfc:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8002dfe:	193b      	adds	r3, r7, r4
 8002e00:	781b      	ldrb	r3, [r3, #0]
 8002e02:	4a08      	ldr	r2, [pc, #32]	; (8002e24 <UARTEx_SetNbDataToProcess+0xb8>)
 8002e04:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8002e06:	0019      	movs	r1, r3
 8002e08:	f7fd fa10 	bl	800022c <__divsi3>
 8002e0c:	0003      	movs	r3, r0
 8002e0e:	b299      	uxth	r1, r3
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2268      	movs	r2, #104	; 0x68
 8002e14:	5299      	strh	r1, [r3, r2]
}
 8002e16:	46c0      	nop			; (mov r8, r8)
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	b005      	add	sp, #20
 8002e1c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e1e:	46c0      	nop			; (mov r8, r8)
 8002e20:	08003810 	.word	0x08003810
 8002e24:	08003818 	.word	0x08003818

08002e28 <__errno>:
 8002e28:	4b01      	ldr	r3, [pc, #4]	; (8002e30 <__errno+0x8>)
 8002e2a:	6818      	ldr	r0, [r3, #0]
 8002e2c:	4770      	bx	lr
 8002e2e:	46c0      	nop			; (mov r8, r8)
 8002e30:	2000000c 	.word	0x2000000c

08002e34 <__libc_init_array>:
 8002e34:	b570      	push	{r4, r5, r6, lr}
 8002e36:	2600      	movs	r6, #0
 8002e38:	4d0c      	ldr	r5, [pc, #48]	; (8002e6c <__libc_init_array+0x38>)
 8002e3a:	4c0d      	ldr	r4, [pc, #52]	; (8002e70 <__libc_init_array+0x3c>)
 8002e3c:	1b64      	subs	r4, r4, r5
 8002e3e:	10a4      	asrs	r4, r4, #2
 8002e40:	42a6      	cmp	r6, r4
 8002e42:	d109      	bne.n	8002e58 <__libc_init_array+0x24>
 8002e44:	2600      	movs	r6, #0
 8002e46:	f000 fc8b 	bl	8003760 <_init>
 8002e4a:	4d0a      	ldr	r5, [pc, #40]	; (8002e74 <__libc_init_array+0x40>)
 8002e4c:	4c0a      	ldr	r4, [pc, #40]	; (8002e78 <__libc_init_array+0x44>)
 8002e4e:	1b64      	subs	r4, r4, r5
 8002e50:	10a4      	asrs	r4, r4, #2
 8002e52:	42a6      	cmp	r6, r4
 8002e54:	d105      	bne.n	8002e62 <__libc_init_array+0x2e>
 8002e56:	bd70      	pop	{r4, r5, r6, pc}
 8002e58:	00b3      	lsls	r3, r6, #2
 8002e5a:	58eb      	ldr	r3, [r5, r3]
 8002e5c:	4798      	blx	r3
 8002e5e:	3601      	adds	r6, #1
 8002e60:	e7ee      	b.n	8002e40 <__libc_init_array+0xc>
 8002e62:	00b3      	lsls	r3, r6, #2
 8002e64:	58eb      	ldr	r3, [r5, r3]
 8002e66:	4798      	blx	r3
 8002e68:	3601      	adds	r6, #1
 8002e6a:	e7f2      	b.n	8002e52 <__libc_init_array+0x1e>
 8002e6c:	0800385c 	.word	0x0800385c
 8002e70:	0800385c 	.word	0x0800385c
 8002e74:	0800385c 	.word	0x0800385c
 8002e78:	08003860 	.word	0x08003860

08002e7c <memset>:
 8002e7c:	0003      	movs	r3, r0
 8002e7e:	1882      	adds	r2, r0, r2
 8002e80:	4293      	cmp	r3, r2
 8002e82:	d100      	bne.n	8002e86 <memset+0xa>
 8002e84:	4770      	bx	lr
 8002e86:	7019      	strb	r1, [r3, #0]
 8002e88:	3301      	adds	r3, #1
 8002e8a:	e7f9      	b.n	8002e80 <memset+0x4>

08002e8c <siprintf>:
 8002e8c:	b40e      	push	{r1, r2, r3}
 8002e8e:	b500      	push	{lr}
 8002e90:	490b      	ldr	r1, [pc, #44]	; (8002ec0 <siprintf+0x34>)
 8002e92:	b09c      	sub	sp, #112	; 0x70
 8002e94:	ab1d      	add	r3, sp, #116	; 0x74
 8002e96:	9002      	str	r0, [sp, #8]
 8002e98:	9006      	str	r0, [sp, #24]
 8002e9a:	9107      	str	r1, [sp, #28]
 8002e9c:	9104      	str	r1, [sp, #16]
 8002e9e:	4809      	ldr	r0, [pc, #36]	; (8002ec4 <siprintf+0x38>)
 8002ea0:	4909      	ldr	r1, [pc, #36]	; (8002ec8 <siprintf+0x3c>)
 8002ea2:	cb04      	ldmia	r3!, {r2}
 8002ea4:	9105      	str	r1, [sp, #20]
 8002ea6:	6800      	ldr	r0, [r0, #0]
 8002ea8:	a902      	add	r1, sp, #8
 8002eaa:	9301      	str	r3, [sp, #4]
 8002eac:	f000 f870 	bl	8002f90 <_svfiprintf_r>
 8002eb0:	2300      	movs	r3, #0
 8002eb2:	9a02      	ldr	r2, [sp, #8]
 8002eb4:	7013      	strb	r3, [r2, #0]
 8002eb6:	b01c      	add	sp, #112	; 0x70
 8002eb8:	bc08      	pop	{r3}
 8002eba:	b003      	add	sp, #12
 8002ebc:	4718      	bx	r3
 8002ebe:	46c0      	nop			; (mov r8, r8)
 8002ec0:	7fffffff 	.word	0x7fffffff
 8002ec4:	2000000c 	.word	0x2000000c
 8002ec8:	ffff0208 	.word	0xffff0208

08002ecc <__ssputs_r>:
 8002ecc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ece:	688e      	ldr	r6, [r1, #8]
 8002ed0:	b085      	sub	sp, #20
 8002ed2:	0007      	movs	r7, r0
 8002ed4:	000c      	movs	r4, r1
 8002ed6:	9203      	str	r2, [sp, #12]
 8002ed8:	9301      	str	r3, [sp, #4]
 8002eda:	429e      	cmp	r6, r3
 8002edc:	d83c      	bhi.n	8002f58 <__ssputs_r+0x8c>
 8002ede:	2390      	movs	r3, #144	; 0x90
 8002ee0:	898a      	ldrh	r2, [r1, #12]
 8002ee2:	00db      	lsls	r3, r3, #3
 8002ee4:	421a      	tst	r2, r3
 8002ee6:	d034      	beq.n	8002f52 <__ssputs_r+0x86>
 8002ee8:	6909      	ldr	r1, [r1, #16]
 8002eea:	6823      	ldr	r3, [r4, #0]
 8002eec:	6960      	ldr	r0, [r4, #20]
 8002eee:	1a5b      	subs	r3, r3, r1
 8002ef0:	9302      	str	r3, [sp, #8]
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	4343      	muls	r3, r0
 8002ef6:	0fdd      	lsrs	r5, r3, #31
 8002ef8:	18ed      	adds	r5, r5, r3
 8002efa:	9b01      	ldr	r3, [sp, #4]
 8002efc:	9802      	ldr	r0, [sp, #8]
 8002efe:	3301      	adds	r3, #1
 8002f00:	181b      	adds	r3, r3, r0
 8002f02:	106d      	asrs	r5, r5, #1
 8002f04:	42ab      	cmp	r3, r5
 8002f06:	d900      	bls.n	8002f0a <__ssputs_r+0x3e>
 8002f08:	001d      	movs	r5, r3
 8002f0a:	0553      	lsls	r3, r2, #21
 8002f0c:	d532      	bpl.n	8002f74 <__ssputs_r+0xa8>
 8002f0e:	0029      	movs	r1, r5
 8002f10:	0038      	movs	r0, r7
 8002f12:	f000 fb53 	bl	80035bc <_malloc_r>
 8002f16:	1e06      	subs	r6, r0, #0
 8002f18:	d109      	bne.n	8002f2e <__ssputs_r+0x62>
 8002f1a:	230c      	movs	r3, #12
 8002f1c:	603b      	str	r3, [r7, #0]
 8002f1e:	2340      	movs	r3, #64	; 0x40
 8002f20:	2001      	movs	r0, #1
 8002f22:	89a2      	ldrh	r2, [r4, #12]
 8002f24:	4240      	negs	r0, r0
 8002f26:	4313      	orrs	r3, r2
 8002f28:	81a3      	strh	r3, [r4, #12]
 8002f2a:	b005      	add	sp, #20
 8002f2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f2e:	9a02      	ldr	r2, [sp, #8]
 8002f30:	6921      	ldr	r1, [r4, #16]
 8002f32:	f000 faba 	bl	80034aa <memcpy>
 8002f36:	89a3      	ldrh	r3, [r4, #12]
 8002f38:	4a14      	ldr	r2, [pc, #80]	; (8002f8c <__ssputs_r+0xc0>)
 8002f3a:	401a      	ands	r2, r3
 8002f3c:	2380      	movs	r3, #128	; 0x80
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	81a3      	strh	r3, [r4, #12]
 8002f42:	9b02      	ldr	r3, [sp, #8]
 8002f44:	6126      	str	r6, [r4, #16]
 8002f46:	18f6      	adds	r6, r6, r3
 8002f48:	6026      	str	r6, [r4, #0]
 8002f4a:	6165      	str	r5, [r4, #20]
 8002f4c:	9e01      	ldr	r6, [sp, #4]
 8002f4e:	1aed      	subs	r5, r5, r3
 8002f50:	60a5      	str	r5, [r4, #8]
 8002f52:	9b01      	ldr	r3, [sp, #4]
 8002f54:	429e      	cmp	r6, r3
 8002f56:	d900      	bls.n	8002f5a <__ssputs_r+0x8e>
 8002f58:	9e01      	ldr	r6, [sp, #4]
 8002f5a:	0032      	movs	r2, r6
 8002f5c:	9903      	ldr	r1, [sp, #12]
 8002f5e:	6820      	ldr	r0, [r4, #0]
 8002f60:	f000 faac 	bl	80034bc <memmove>
 8002f64:	68a3      	ldr	r3, [r4, #8]
 8002f66:	2000      	movs	r0, #0
 8002f68:	1b9b      	subs	r3, r3, r6
 8002f6a:	60a3      	str	r3, [r4, #8]
 8002f6c:	6823      	ldr	r3, [r4, #0]
 8002f6e:	199e      	adds	r6, r3, r6
 8002f70:	6026      	str	r6, [r4, #0]
 8002f72:	e7da      	b.n	8002f2a <__ssputs_r+0x5e>
 8002f74:	002a      	movs	r2, r5
 8002f76:	0038      	movs	r0, r7
 8002f78:	f000 fb96 	bl	80036a8 <_realloc_r>
 8002f7c:	1e06      	subs	r6, r0, #0
 8002f7e:	d1e0      	bne.n	8002f42 <__ssputs_r+0x76>
 8002f80:	0038      	movs	r0, r7
 8002f82:	6921      	ldr	r1, [r4, #16]
 8002f84:	f000 faae 	bl	80034e4 <_free_r>
 8002f88:	e7c7      	b.n	8002f1a <__ssputs_r+0x4e>
 8002f8a:	46c0      	nop			; (mov r8, r8)
 8002f8c:	fffffb7f 	.word	0xfffffb7f

08002f90 <_svfiprintf_r>:
 8002f90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f92:	b0a1      	sub	sp, #132	; 0x84
 8002f94:	9003      	str	r0, [sp, #12]
 8002f96:	001d      	movs	r5, r3
 8002f98:	898b      	ldrh	r3, [r1, #12]
 8002f9a:	000f      	movs	r7, r1
 8002f9c:	0016      	movs	r6, r2
 8002f9e:	061b      	lsls	r3, r3, #24
 8002fa0:	d511      	bpl.n	8002fc6 <_svfiprintf_r+0x36>
 8002fa2:	690b      	ldr	r3, [r1, #16]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d10e      	bne.n	8002fc6 <_svfiprintf_r+0x36>
 8002fa8:	2140      	movs	r1, #64	; 0x40
 8002faa:	f000 fb07 	bl	80035bc <_malloc_r>
 8002fae:	6038      	str	r0, [r7, #0]
 8002fb0:	6138      	str	r0, [r7, #16]
 8002fb2:	2800      	cmp	r0, #0
 8002fb4:	d105      	bne.n	8002fc2 <_svfiprintf_r+0x32>
 8002fb6:	230c      	movs	r3, #12
 8002fb8:	9a03      	ldr	r2, [sp, #12]
 8002fba:	3801      	subs	r0, #1
 8002fbc:	6013      	str	r3, [r2, #0]
 8002fbe:	b021      	add	sp, #132	; 0x84
 8002fc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002fc2:	2340      	movs	r3, #64	; 0x40
 8002fc4:	617b      	str	r3, [r7, #20]
 8002fc6:	2300      	movs	r3, #0
 8002fc8:	ac08      	add	r4, sp, #32
 8002fca:	6163      	str	r3, [r4, #20]
 8002fcc:	3320      	adds	r3, #32
 8002fce:	7663      	strb	r3, [r4, #25]
 8002fd0:	3310      	adds	r3, #16
 8002fd2:	76a3      	strb	r3, [r4, #26]
 8002fd4:	9507      	str	r5, [sp, #28]
 8002fd6:	0035      	movs	r5, r6
 8002fd8:	782b      	ldrb	r3, [r5, #0]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d001      	beq.n	8002fe2 <_svfiprintf_r+0x52>
 8002fde:	2b25      	cmp	r3, #37	; 0x25
 8002fe0:	d147      	bne.n	8003072 <_svfiprintf_r+0xe2>
 8002fe2:	1bab      	subs	r3, r5, r6
 8002fe4:	9305      	str	r3, [sp, #20]
 8002fe6:	42b5      	cmp	r5, r6
 8002fe8:	d00c      	beq.n	8003004 <_svfiprintf_r+0x74>
 8002fea:	0032      	movs	r2, r6
 8002fec:	0039      	movs	r1, r7
 8002fee:	9803      	ldr	r0, [sp, #12]
 8002ff0:	f7ff ff6c 	bl	8002ecc <__ssputs_r>
 8002ff4:	1c43      	adds	r3, r0, #1
 8002ff6:	d100      	bne.n	8002ffa <_svfiprintf_r+0x6a>
 8002ff8:	e0ae      	b.n	8003158 <_svfiprintf_r+0x1c8>
 8002ffa:	6962      	ldr	r2, [r4, #20]
 8002ffc:	9b05      	ldr	r3, [sp, #20]
 8002ffe:	4694      	mov	ip, r2
 8003000:	4463      	add	r3, ip
 8003002:	6163      	str	r3, [r4, #20]
 8003004:	782b      	ldrb	r3, [r5, #0]
 8003006:	2b00      	cmp	r3, #0
 8003008:	d100      	bne.n	800300c <_svfiprintf_r+0x7c>
 800300a:	e0a5      	b.n	8003158 <_svfiprintf_r+0x1c8>
 800300c:	2201      	movs	r2, #1
 800300e:	2300      	movs	r3, #0
 8003010:	4252      	negs	r2, r2
 8003012:	6062      	str	r2, [r4, #4]
 8003014:	a904      	add	r1, sp, #16
 8003016:	3254      	adds	r2, #84	; 0x54
 8003018:	1852      	adds	r2, r2, r1
 800301a:	1c6e      	adds	r6, r5, #1
 800301c:	6023      	str	r3, [r4, #0]
 800301e:	60e3      	str	r3, [r4, #12]
 8003020:	60a3      	str	r3, [r4, #8]
 8003022:	7013      	strb	r3, [r2, #0]
 8003024:	65a3      	str	r3, [r4, #88]	; 0x58
 8003026:	2205      	movs	r2, #5
 8003028:	7831      	ldrb	r1, [r6, #0]
 800302a:	4854      	ldr	r0, [pc, #336]	; (800317c <_svfiprintf_r+0x1ec>)
 800302c:	f000 fa32 	bl	8003494 <memchr>
 8003030:	1c75      	adds	r5, r6, #1
 8003032:	2800      	cmp	r0, #0
 8003034:	d11f      	bne.n	8003076 <_svfiprintf_r+0xe6>
 8003036:	6822      	ldr	r2, [r4, #0]
 8003038:	06d3      	lsls	r3, r2, #27
 800303a:	d504      	bpl.n	8003046 <_svfiprintf_r+0xb6>
 800303c:	2353      	movs	r3, #83	; 0x53
 800303e:	a904      	add	r1, sp, #16
 8003040:	185b      	adds	r3, r3, r1
 8003042:	2120      	movs	r1, #32
 8003044:	7019      	strb	r1, [r3, #0]
 8003046:	0713      	lsls	r3, r2, #28
 8003048:	d504      	bpl.n	8003054 <_svfiprintf_r+0xc4>
 800304a:	2353      	movs	r3, #83	; 0x53
 800304c:	a904      	add	r1, sp, #16
 800304e:	185b      	adds	r3, r3, r1
 8003050:	212b      	movs	r1, #43	; 0x2b
 8003052:	7019      	strb	r1, [r3, #0]
 8003054:	7833      	ldrb	r3, [r6, #0]
 8003056:	2b2a      	cmp	r3, #42	; 0x2a
 8003058:	d016      	beq.n	8003088 <_svfiprintf_r+0xf8>
 800305a:	0035      	movs	r5, r6
 800305c:	2100      	movs	r1, #0
 800305e:	200a      	movs	r0, #10
 8003060:	68e3      	ldr	r3, [r4, #12]
 8003062:	782a      	ldrb	r2, [r5, #0]
 8003064:	1c6e      	adds	r6, r5, #1
 8003066:	3a30      	subs	r2, #48	; 0x30
 8003068:	2a09      	cmp	r2, #9
 800306a:	d94e      	bls.n	800310a <_svfiprintf_r+0x17a>
 800306c:	2900      	cmp	r1, #0
 800306e:	d111      	bne.n	8003094 <_svfiprintf_r+0x104>
 8003070:	e017      	b.n	80030a2 <_svfiprintf_r+0x112>
 8003072:	3501      	adds	r5, #1
 8003074:	e7b0      	b.n	8002fd8 <_svfiprintf_r+0x48>
 8003076:	4b41      	ldr	r3, [pc, #260]	; (800317c <_svfiprintf_r+0x1ec>)
 8003078:	6822      	ldr	r2, [r4, #0]
 800307a:	1ac0      	subs	r0, r0, r3
 800307c:	2301      	movs	r3, #1
 800307e:	4083      	lsls	r3, r0
 8003080:	4313      	orrs	r3, r2
 8003082:	002e      	movs	r6, r5
 8003084:	6023      	str	r3, [r4, #0]
 8003086:	e7ce      	b.n	8003026 <_svfiprintf_r+0x96>
 8003088:	9b07      	ldr	r3, [sp, #28]
 800308a:	1d19      	adds	r1, r3, #4
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	9107      	str	r1, [sp, #28]
 8003090:	2b00      	cmp	r3, #0
 8003092:	db01      	blt.n	8003098 <_svfiprintf_r+0x108>
 8003094:	930b      	str	r3, [sp, #44]	; 0x2c
 8003096:	e004      	b.n	80030a2 <_svfiprintf_r+0x112>
 8003098:	425b      	negs	r3, r3
 800309a:	60e3      	str	r3, [r4, #12]
 800309c:	2302      	movs	r3, #2
 800309e:	4313      	orrs	r3, r2
 80030a0:	6023      	str	r3, [r4, #0]
 80030a2:	782b      	ldrb	r3, [r5, #0]
 80030a4:	2b2e      	cmp	r3, #46	; 0x2e
 80030a6:	d10a      	bne.n	80030be <_svfiprintf_r+0x12e>
 80030a8:	786b      	ldrb	r3, [r5, #1]
 80030aa:	2b2a      	cmp	r3, #42	; 0x2a
 80030ac:	d135      	bne.n	800311a <_svfiprintf_r+0x18a>
 80030ae:	9b07      	ldr	r3, [sp, #28]
 80030b0:	3502      	adds	r5, #2
 80030b2:	1d1a      	adds	r2, r3, #4
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	9207      	str	r2, [sp, #28]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	db2b      	blt.n	8003114 <_svfiprintf_r+0x184>
 80030bc:	9309      	str	r3, [sp, #36]	; 0x24
 80030be:	4e30      	ldr	r6, [pc, #192]	; (8003180 <_svfiprintf_r+0x1f0>)
 80030c0:	2203      	movs	r2, #3
 80030c2:	0030      	movs	r0, r6
 80030c4:	7829      	ldrb	r1, [r5, #0]
 80030c6:	f000 f9e5 	bl	8003494 <memchr>
 80030ca:	2800      	cmp	r0, #0
 80030cc:	d006      	beq.n	80030dc <_svfiprintf_r+0x14c>
 80030ce:	2340      	movs	r3, #64	; 0x40
 80030d0:	1b80      	subs	r0, r0, r6
 80030d2:	4083      	lsls	r3, r0
 80030d4:	6822      	ldr	r2, [r4, #0]
 80030d6:	3501      	adds	r5, #1
 80030d8:	4313      	orrs	r3, r2
 80030da:	6023      	str	r3, [r4, #0]
 80030dc:	7829      	ldrb	r1, [r5, #0]
 80030de:	2206      	movs	r2, #6
 80030e0:	4828      	ldr	r0, [pc, #160]	; (8003184 <_svfiprintf_r+0x1f4>)
 80030e2:	1c6e      	adds	r6, r5, #1
 80030e4:	7621      	strb	r1, [r4, #24]
 80030e6:	f000 f9d5 	bl	8003494 <memchr>
 80030ea:	2800      	cmp	r0, #0
 80030ec:	d03c      	beq.n	8003168 <_svfiprintf_r+0x1d8>
 80030ee:	4b26      	ldr	r3, [pc, #152]	; (8003188 <_svfiprintf_r+0x1f8>)
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d125      	bne.n	8003140 <_svfiprintf_r+0x1b0>
 80030f4:	2207      	movs	r2, #7
 80030f6:	9b07      	ldr	r3, [sp, #28]
 80030f8:	3307      	adds	r3, #7
 80030fa:	4393      	bics	r3, r2
 80030fc:	3308      	adds	r3, #8
 80030fe:	9307      	str	r3, [sp, #28]
 8003100:	6963      	ldr	r3, [r4, #20]
 8003102:	9a04      	ldr	r2, [sp, #16]
 8003104:	189b      	adds	r3, r3, r2
 8003106:	6163      	str	r3, [r4, #20]
 8003108:	e765      	b.n	8002fd6 <_svfiprintf_r+0x46>
 800310a:	4343      	muls	r3, r0
 800310c:	0035      	movs	r5, r6
 800310e:	2101      	movs	r1, #1
 8003110:	189b      	adds	r3, r3, r2
 8003112:	e7a6      	b.n	8003062 <_svfiprintf_r+0xd2>
 8003114:	2301      	movs	r3, #1
 8003116:	425b      	negs	r3, r3
 8003118:	e7d0      	b.n	80030bc <_svfiprintf_r+0x12c>
 800311a:	2300      	movs	r3, #0
 800311c:	200a      	movs	r0, #10
 800311e:	001a      	movs	r2, r3
 8003120:	3501      	adds	r5, #1
 8003122:	6063      	str	r3, [r4, #4]
 8003124:	7829      	ldrb	r1, [r5, #0]
 8003126:	1c6e      	adds	r6, r5, #1
 8003128:	3930      	subs	r1, #48	; 0x30
 800312a:	2909      	cmp	r1, #9
 800312c:	d903      	bls.n	8003136 <_svfiprintf_r+0x1a6>
 800312e:	2b00      	cmp	r3, #0
 8003130:	d0c5      	beq.n	80030be <_svfiprintf_r+0x12e>
 8003132:	9209      	str	r2, [sp, #36]	; 0x24
 8003134:	e7c3      	b.n	80030be <_svfiprintf_r+0x12e>
 8003136:	4342      	muls	r2, r0
 8003138:	0035      	movs	r5, r6
 800313a:	2301      	movs	r3, #1
 800313c:	1852      	adds	r2, r2, r1
 800313e:	e7f1      	b.n	8003124 <_svfiprintf_r+0x194>
 8003140:	ab07      	add	r3, sp, #28
 8003142:	9300      	str	r3, [sp, #0]
 8003144:	003a      	movs	r2, r7
 8003146:	0021      	movs	r1, r4
 8003148:	4b10      	ldr	r3, [pc, #64]	; (800318c <_svfiprintf_r+0x1fc>)
 800314a:	9803      	ldr	r0, [sp, #12]
 800314c:	e000      	b.n	8003150 <_svfiprintf_r+0x1c0>
 800314e:	bf00      	nop
 8003150:	9004      	str	r0, [sp, #16]
 8003152:	9b04      	ldr	r3, [sp, #16]
 8003154:	3301      	adds	r3, #1
 8003156:	d1d3      	bne.n	8003100 <_svfiprintf_r+0x170>
 8003158:	89bb      	ldrh	r3, [r7, #12]
 800315a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800315c:	065b      	lsls	r3, r3, #25
 800315e:	d400      	bmi.n	8003162 <_svfiprintf_r+0x1d2>
 8003160:	e72d      	b.n	8002fbe <_svfiprintf_r+0x2e>
 8003162:	2001      	movs	r0, #1
 8003164:	4240      	negs	r0, r0
 8003166:	e72a      	b.n	8002fbe <_svfiprintf_r+0x2e>
 8003168:	ab07      	add	r3, sp, #28
 800316a:	9300      	str	r3, [sp, #0]
 800316c:	003a      	movs	r2, r7
 800316e:	0021      	movs	r1, r4
 8003170:	4b06      	ldr	r3, [pc, #24]	; (800318c <_svfiprintf_r+0x1fc>)
 8003172:	9803      	ldr	r0, [sp, #12]
 8003174:	f000 f87c 	bl	8003270 <_printf_i>
 8003178:	e7ea      	b.n	8003150 <_svfiprintf_r+0x1c0>
 800317a:	46c0      	nop			; (mov r8, r8)
 800317c:	08003820 	.word	0x08003820
 8003180:	08003826 	.word	0x08003826
 8003184:	0800382a 	.word	0x0800382a
 8003188:	00000000 	.word	0x00000000
 800318c:	08002ecd 	.word	0x08002ecd

08003190 <_printf_common>:
 8003190:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003192:	0015      	movs	r5, r2
 8003194:	9301      	str	r3, [sp, #4]
 8003196:	688a      	ldr	r2, [r1, #8]
 8003198:	690b      	ldr	r3, [r1, #16]
 800319a:	000c      	movs	r4, r1
 800319c:	9000      	str	r0, [sp, #0]
 800319e:	4293      	cmp	r3, r2
 80031a0:	da00      	bge.n	80031a4 <_printf_common+0x14>
 80031a2:	0013      	movs	r3, r2
 80031a4:	0022      	movs	r2, r4
 80031a6:	602b      	str	r3, [r5, #0]
 80031a8:	3243      	adds	r2, #67	; 0x43
 80031aa:	7812      	ldrb	r2, [r2, #0]
 80031ac:	2a00      	cmp	r2, #0
 80031ae:	d001      	beq.n	80031b4 <_printf_common+0x24>
 80031b0:	3301      	adds	r3, #1
 80031b2:	602b      	str	r3, [r5, #0]
 80031b4:	6823      	ldr	r3, [r4, #0]
 80031b6:	069b      	lsls	r3, r3, #26
 80031b8:	d502      	bpl.n	80031c0 <_printf_common+0x30>
 80031ba:	682b      	ldr	r3, [r5, #0]
 80031bc:	3302      	adds	r3, #2
 80031be:	602b      	str	r3, [r5, #0]
 80031c0:	6822      	ldr	r2, [r4, #0]
 80031c2:	2306      	movs	r3, #6
 80031c4:	0017      	movs	r7, r2
 80031c6:	401f      	ands	r7, r3
 80031c8:	421a      	tst	r2, r3
 80031ca:	d027      	beq.n	800321c <_printf_common+0x8c>
 80031cc:	0023      	movs	r3, r4
 80031ce:	3343      	adds	r3, #67	; 0x43
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	1e5a      	subs	r2, r3, #1
 80031d4:	4193      	sbcs	r3, r2
 80031d6:	6822      	ldr	r2, [r4, #0]
 80031d8:	0692      	lsls	r2, r2, #26
 80031da:	d430      	bmi.n	800323e <_printf_common+0xae>
 80031dc:	0022      	movs	r2, r4
 80031de:	9901      	ldr	r1, [sp, #4]
 80031e0:	9800      	ldr	r0, [sp, #0]
 80031e2:	9e08      	ldr	r6, [sp, #32]
 80031e4:	3243      	adds	r2, #67	; 0x43
 80031e6:	47b0      	blx	r6
 80031e8:	1c43      	adds	r3, r0, #1
 80031ea:	d025      	beq.n	8003238 <_printf_common+0xa8>
 80031ec:	2306      	movs	r3, #6
 80031ee:	6820      	ldr	r0, [r4, #0]
 80031f0:	682a      	ldr	r2, [r5, #0]
 80031f2:	68e1      	ldr	r1, [r4, #12]
 80031f4:	2500      	movs	r5, #0
 80031f6:	4003      	ands	r3, r0
 80031f8:	2b04      	cmp	r3, #4
 80031fa:	d103      	bne.n	8003204 <_printf_common+0x74>
 80031fc:	1a8d      	subs	r5, r1, r2
 80031fe:	43eb      	mvns	r3, r5
 8003200:	17db      	asrs	r3, r3, #31
 8003202:	401d      	ands	r5, r3
 8003204:	68a3      	ldr	r3, [r4, #8]
 8003206:	6922      	ldr	r2, [r4, #16]
 8003208:	4293      	cmp	r3, r2
 800320a:	dd01      	ble.n	8003210 <_printf_common+0x80>
 800320c:	1a9b      	subs	r3, r3, r2
 800320e:	18ed      	adds	r5, r5, r3
 8003210:	2700      	movs	r7, #0
 8003212:	42bd      	cmp	r5, r7
 8003214:	d120      	bne.n	8003258 <_printf_common+0xc8>
 8003216:	2000      	movs	r0, #0
 8003218:	e010      	b.n	800323c <_printf_common+0xac>
 800321a:	3701      	adds	r7, #1
 800321c:	68e3      	ldr	r3, [r4, #12]
 800321e:	682a      	ldr	r2, [r5, #0]
 8003220:	1a9b      	subs	r3, r3, r2
 8003222:	42bb      	cmp	r3, r7
 8003224:	ddd2      	ble.n	80031cc <_printf_common+0x3c>
 8003226:	0022      	movs	r2, r4
 8003228:	2301      	movs	r3, #1
 800322a:	9901      	ldr	r1, [sp, #4]
 800322c:	9800      	ldr	r0, [sp, #0]
 800322e:	9e08      	ldr	r6, [sp, #32]
 8003230:	3219      	adds	r2, #25
 8003232:	47b0      	blx	r6
 8003234:	1c43      	adds	r3, r0, #1
 8003236:	d1f0      	bne.n	800321a <_printf_common+0x8a>
 8003238:	2001      	movs	r0, #1
 800323a:	4240      	negs	r0, r0
 800323c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800323e:	2030      	movs	r0, #48	; 0x30
 8003240:	18e1      	adds	r1, r4, r3
 8003242:	3143      	adds	r1, #67	; 0x43
 8003244:	7008      	strb	r0, [r1, #0]
 8003246:	0021      	movs	r1, r4
 8003248:	1c5a      	adds	r2, r3, #1
 800324a:	3145      	adds	r1, #69	; 0x45
 800324c:	7809      	ldrb	r1, [r1, #0]
 800324e:	18a2      	adds	r2, r4, r2
 8003250:	3243      	adds	r2, #67	; 0x43
 8003252:	3302      	adds	r3, #2
 8003254:	7011      	strb	r1, [r2, #0]
 8003256:	e7c1      	b.n	80031dc <_printf_common+0x4c>
 8003258:	0022      	movs	r2, r4
 800325a:	2301      	movs	r3, #1
 800325c:	9901      	ldr	r1, [sp, #4]
 800325e:	9800      	ldr	r0, [sp, #0]
 8003260:	9e08      	ldr	r6, [sp, #32]
 8003262:	321a      	adds	r2, #26
 8003264:	47b0      	blx	r6
 8003266:	1c43      	adds	r3, r0, #1
 8003268:	d0e6      	beq.n	8003238 <_printf_common+0xa8>
 800326a:	3701      	adds	r7, #1
 800326c:	e7d1      	b.n	8003212 <_printf_common+0x82>
	...

08003270 <_printf_i>:
 8003270:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003272:	b08b      	sub	sp, #44	; 0x2c
 8003274:	9206      	str	r2, [sp, #24]
 8003276:	000a      	movs	r2, r1
 8003278:	3243      	adds	r2, #67	; 0x43
 800327a:	9307      	str	r3, [sp, #28]
 800327c:	9005      	str	r0, [sp, #20]
 800327e:	9204      	str	r2, [sp, #16]
 8003280:	7e0a      	ldrb	r2, [r1, #24]
 8003282:	000c      	movs	r4, r1
 8003284:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003286:	2a78      	cmp	r2, #120	; 0x78
 8003288:	d807      	bhi.n	800329a <_printf_i+0x2a>
 800328a:	2a62      	cmp	r2, #98	; 0x62
 800328c:	d809      	bhi.n	80032a2 <_printf_i+0x32>
 800328e:	2a00      	cmp	r2, #0
 8003290:	d100      	bne.n	8003294 <_printf_i+0x24>
 8003292:	e0c1      	b.n	8003418 <_printf_i+0x1a8>
 8003294:	2a58      	cmp	r2, #88	; 0x58
 8003296:	d100      	bne.n	800329a <_printf_i+0x2a>
 8003298:	e08c      	b.n	80033b4 <_printf_i+0x144>
 800329a:	0026      	movs	r6, r4
 800329c:	3642      	adds	r6, #66	; 0x42
 800329e:	7032      	strb	r2, [r6, #0]
 80032a0:	e022      	b.n	80032e8 <_printf_i+0x78>
 80032a2:	0010      	movs	r0, r2
 80032a4:	3863      	subs	r0, #99	; 0x63
 80032a6:	2815      	cmp	r0, #21
 80032a8:	d8f7      	bhi.n	800329a <_printf_i+0x2a>
 80032aa:	f7fc ff2b 	bl	8000104 <__gnu_thumb1_case_shi>
 80032ae:	0016      	.short	0x0016
 80032b0:	fff6001f 	.word	0xfff6001f
 80032b4:	fff6fff6 	.word	0xfff6fff6
 80032b8:	001ffff6 	.word	0x001ffff6
 80032bc:	fff6fff6 	.word	0xfff6fff6
 80032c0:	fff6fff6 	.word	0xfff6fff6
 80032c4:	003600a8 	.word	0x003600a8
 80032c8:	fff6009a 	.word	0xfff6009a
 80032cc:	00b9fff6 	.word	0x00b9fff6
 80032d0:	0036fff6 	.word	0x0036fff6
 80032d4:	fff6fff6 	.word	0xfff6fff6
 80032d8:	009e      	.short	0x009e
 80032da:	0026      	movs	r6, r4
 80032dc:	681a      	ldr	r2, [r3, #0]
 80032de:	3642      	adds	r6, #66	; 0x42
 80032e0:	1d11      	adds	r1, r2, #4
 80032e2:	6019      	str	r1, [r3, #0]
 80032e4:	6813      	ldr	r3, [r2, #0]
 80032e6:	7033      	strb	r3, [r6, #0]
 80032e8:	2301      	movs	r3, #1
 80032ea:	e0a7      	b.n	800343c <_printf_i+0x1cc>
 80032ec:	6808      	ldr	r0, [r1, #0]
 80032ee:	6819      	ldr	r1, [r3, #0]
 80032f0:	1d0a      	adds	r2, r1, #4
 80032f2:	0605      	lsls	r5, r0, #24
 80032f4:	d50b      	bpl.n	800330e <_printf_i+0x9e>
 80032f6:	680d      	ldr	r5, [r1, #0]
 80032f8:	601a      	str	r2, [r3, #0]
 80032fa:	2d00      	cmp	r5, #0
 80032fc:	da03      	bge.n	8003306 <_printf_i+0x96>
 80032fe:	232d      	movs	r3, #45	; 0x2d
 8003300:	9a04      	ldr	r2, [sp, #16]
 8003302:	426d      	negs	r5, r5
 8003304:	7013      	strb	r3, [r2, #0]
 8003306:	4b61      	ldr	r3, [pc, #388]	; (800348c <_printf_i+0x21c>)
 8003308:	270a      	movs	r7, #10
 800330a:	9303      	str	r3, [sp, #12]
 800330c:	e01b      	b.n	8003346 <_printf_i+0xd6>
 800330e:	680d      	ldr	r5, [r1, #0]
 8003310:	601a      	str	r2, [r3, #0]
 8003312:	0641      	lsls	r1, r0, #25
 8003314:	d5f1      	bpl.n	80032fa <_printf_i+0x8a>
 8003316:	b22d      	sxth	r5, r5
 8003318:	e7ef      	b.n	80032fa <_printf_i+0x8a>
 800331a:	680d      	ldr	r5, [r1, #0]
 800331c:	6819      	ldr	r1, [r3, #0]
 800331e:	1d08      	adds	r0, r1, #4
 8003320:	6018      	str	r0, [r3, #0]
 8003322:	062e      	lsls	r6, r5, #24
 8003324:	d501      	bpl.n	800332a <_printf_i+0xba>
 8003326:	680d      	ldr	r5, [r1, #0]
 8003328:	e003      	b.n	8003332 <_printf_i+0xc2>
 800332a:	066d      	lsls	r5, r5, #25
 800332c:	d5fb      	bpl.n	8003326 <_printf_i+0xb6>
 800332e:	680d      	ldr	r5, [r1, #0]
 8003330:	b2ad      	uxth	r5, r5
 8003332:	4b56      	ldr	r3, [pc, #344]	; (800348c <_printf_i+0x21c>)
 8003334:	2708      	movs	r7, #8
 8003336:	9303      	str	r3, [sp, #12]
 8003338:	2a6f      	cmp	r2, #111	; 0x6f
 800333a:	d000      	beq.n	800333e <_printf_i+0xce>
 800333c:	3702      	adds	r7, #2
 800333e:	0023      	movs	r3, r4
 8003340:	2200      	movs	r2, #0
 8003342:	3343      	adds	r3, #67	; 0x43
 8003344:	701a      	strb	r2, [r3, #0]
 8003346:	6863      	ldr	r3, [r4, #4]
 8003348:	60a3      	str	r3, [r4, #8]
 800334a:	2b00      	cmp	r3, #0
 800334c:	db03      	blt.n	8003356 <_printf_i+0xe6>
 800334e:	2204      	movs	r2, #4
 8003350:	6821      	ldr	r1, [r4, #0]
 8003352:	4391      	bics	r1, r2
 8003354:	6021      	str	r1, [r4, #0]
 8003356:	2d00      	cmp	r5, #0
 8003358:	d102      	bne.n	8003360 <_printf_i+0xf0>
 800335a:	9e04      	ldr	r6, [sp, #16]
 800335c:	2b00      	cmp	r3, #0
 800335e:	d00c      	beq.n	800337a <_printf_i+0x10a>
 8003360:	9e04      	ldr	r6, [sp, #16]
 8003362:	0028      	movs	r0, r5
 8003364:	0039      	movs	r1, r7
 8003366:	f7fc ff5d 	bl	8000224 <__aeabi_uidivmod>
 800336a:	9b03      	ldr	r3, [sp, #12]
 800336c:	3e01      	subs	r6, #1
 800336e:	5c5b      	ldrb	r3, [r3, r1]
 8003370:	7033      	strb	r3, [r6, #0]
 8003372:	002b      	movs	r3, r5
 8003374:	0005      	movs	r5, r0
 8003376:	429f      	cmp	r7, r3
 8003378:	d9f3      	bls.n	8003362 <_printf_i+0xf2>
 800337a:	2f08      	cmp	r7, #8
 800337c:	d109      	bne.n	8003392 <_printf_i+0x122>
 800337e:	6823      	ldr	r3, [r4, #0]
 8003380:	07db      	lsls	r3, r3, #31
 8003382:	d506      	bpl.n	8003392 <_printf_i+0x122>
 8003384:	6863      	ldr	r3, [r4, #4]
 8003386:	6922      	ldr	r2, [r4, #16]
 8003388:	4293      	cmp	r3, r2
 800338a:	dc02      	bgt.n	8003392 <_printf_i+0x122>
 800338c:	2330      	movs	r3, #48	; 0x30
 800338e:	3e01      	subs	r6, #1
 8003390:	7033      	strb	r3, [r6, #0]
 8003392:	9b04      	ldr	r3, [sp, #16]
 8003394:	1b9b      	subs	r3, r3, r6
 8003396:	6123      	str	r3, [r4, #16]
 8003398:	9b07      	ldr	r3, [sp, #28]
 800339a:	0021      	movs	r1, r4
 800339c:	9300      	str	r3, [sp, #0]
 800339e:	9805      	ldr	r0, [sp, #20]
 80033a0:	9b06      	ldr	r3, [sp, #24]
 80033a2:	aa09      	add	r2, sp, #36	; 0x24
 80033a4:	f7ff fef4 	bl	8003190 <_printf_common>
 80033a8:	1c43      	adds	r3, r0, #1
 80033aa:	d14c      	bne.n	8003446 <_printf_i+0x1d6>
 80033ac:	2001      	movs	r0, #1
 80033ae:	4240      	negs	r0, r0
 80033b0:	b00b      	add	sp, #44	; 0x2c
 80033b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80033b4:	3145      	adds	r1, #69	; 0x45
 80033b6:	700a      	strb	r2, [r1, #0]
 80033b8:	4a34      	ldr	r2, [pc, #208]	; (800348c <_printf_i+0x21c>)
 80033ba:	9203      	str	r2, [sp, #12]
 80033bc:	681a      	ldr	r2, [r3, #0]
 80033be:	6821      	ldr	r1, [r4, #0]
 80033c0:	ca20      	ldmia	r2!, {r5}
 80033c2:	601a      	str	r2, [r3, #0]
 80033c4:	0608      	lsls	r0, r1, #24
 80033c6:	d516      	bpl.n	80033f6 <_printf_i+0x186>
 80033c8:	07cb      	lsls	r3, r1, #31
 80033ca:	d502      	bpl.n	80033d2 <_printf_i+0x162>
 80033cc:	2320      	movs	r3, #32
 80033ce:	4319      	orrs	r1, r3
 80033d0:	6021      	str	r1, [r4, #0]
 80033d2:	2710      	movs	r7, #16
 80033d4:	2d00      	cmp	r5, #0
 80033d6:	d1b2      	bne.n	800333e <_printf_i+0xce>
 80033d8:	2320      	movs	r3, #32
 80033da:	6822      	ldr	r2, [r4, #0]
 80033dc:	439a      	bics	r2, r3
 80033de:	6022      	str	r2, [r4, #0]
 80033e0:	e7ad      	b.n	800333e <_printf_i+0xce>
 80033e2:	2220      	movs	r2, #32
 80033e4:	6809      	ldr	r1, [r1, #0]
 80033e6:	430a      	orrs	r2, r1
 80033e8:	6022      	str	r2, [r4, #0]
 80033ea:	0022      	movs	r2, r4
 80033ec:	2178      	movs	r1, #120	; 0x78
 80033ee:	3245      	adds	r2, #69	; 0x45
 80033f0:	7011      	strb	r1, [r2, #0]
 80033f2:	4a27      	ldr	r2, [pc, #156]	; (8003490 <_printf_i+0x220>)
 80033f4:	e7e1      	b.n	80033ba <_printf_i+0x14a>
 80033f6:	0648      	lsls	r0, r1, #25
 80033f8:	d5e6      	bpl.n	80033c8 <_printf_i+0x158>
 80033fa:	b2ad      	uxth	r5, r5
 80033fc:	e7e4      	b.n	80033c8 <_printf_i+0x158>
 80033fe:	681a      	ldr	r2, [r3, #0]
 8003400:	680d      	ldr	r5, [r1, #0]
 8003402:	1d10      	adds	r0, r2, #4
 8003404:	6949      	ldr	r1, [r1, #20]
 8003406:	6018      	str	r0, [r3, #0]
 8003408:	6813      	ldr	r3, [r2, #0]
 800340a:	062e      	lsls	r6, r5, #24
 800340c:	d501      	bpl.n	8003412 <_printf_i+0x1a2>
 800340e:	6019      	str	r1, [r3, #0]
 8003410:	e002      	b.n	8003418 <_printf_i+0x1a8>
 8003412:	066d      	lsls	r5, r5, #25
 8003414:	d5fb      	bpl.n	800340e <_printf_i+0x19e>
 8003416:	8019      	strh	r1, [r3, #0]
 8003418:	2300      	movs	r3, #0
 800341a:	9e04      	ldr	r6, [sp, #16]
 800341c:	6123      	str	r3, [r4, #16]
 800341e:	e7bb      	b.n	8003398 <_printf_i+0x128>
 8003420:	681a      	ldr	r2, [r3, #0]
 8003422:	1d11      	adds	r1, r2, #4
 8003424:	6019      	str	r1, [r3, #0]
 8003426:	6816      	ldr	r6, [r2, #0]
 8003428:	2100      	movs	r1, #0
 800342a:	0030      	movs	r0, r6
 800342c:	6862      	ldr	r2, [r4, #4]
 800342e:	f000 f831 	bl	8003494 <memchr>
 8003432:	2800      	cmp	r0, #0
 8003434:	d001      	beq.n	800343a <_printf_i+0x1ca>
 8003436:	1b80      	subs	r0, r0, r6
 8003438:	6060      	str	r0, [r4, #4]
 800343a:	6863      	ldr	r3, [r4, #4]
 800343c:	6123      	str	r3, [r4, #16]
 800343e:	2300      	movs	r3, #0
 8003440:	9a04      	ldr	r2, [sp, #16]
 8003442:	7013      	strb	r3, [r2, #0]
 8003444:	e7a8      	b.n	8003398 <_printf_i+0x128>
 8003446:	6923      	ldr	r3, [r4, #16]
 8003448:	0032      	movs	r2, r6
 800344a:	9906      	ldr	r1, [sp, #24]
 800344c:	9805      	ldr	r0, [sp, #20]
 800344e:	9d07      	ldr	r5, [sp, #28]
 8003450:	47a8      	blx	r5
 8003452:	1c43      	adds	r3, r0, #1
 8003454:	d0aa      	beq.n	80033ac <_printf_i+0x13c>
 8003456:	6823      	ldr	r3, [r4, #0]
 8003458:	079b      	lsls	r3, r3, #30
 800345a:	d415      	bmi.n	8003488 <_printf_i+0x218>
 800345c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800345e:	68e0      	ldr	r0, [r4, #12]
 8003460:	4298      	cmp	r0, r3
 8003462:	daa5      	bge.n	80033b0 <_printf_i+0x140>
 8003464:	0018      	movs	r0, r3
 8003466:	e7a3      	b.n	80033b0 <_printf_i+0x140>
 8003468:	0022      	movs	r2, r4
 800346a:	2301      	movs	r3, #1
 800346c:	9906      	ldr	r1, [sp, #24]
 800346e:	9805      	ldr	r0, [sp, #20]
 8003470:	9e07      	ldr	r6, [sp, #28]
 8003472:	3219      	adds	r2, #25
 8003474:	47b0      	blx	r6
 8003476:	1c43      	adds	r3, r0, #1
 8003478:	d098      	beq.n	80033ac <_printf_i+0x13c>
 800347a:	3501      	adds	r5, #1
 800347c:	68e3      	ldr	r3, [r4, #12]
 800347e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8003480:	1a9b      	subs	r3, r3, r2
 8003482:	42ab      	cmp	r3, r5
 8003484:	dcf0      	bgt.n	8003468 <_printf_i+0x1f8>
 8003486:	e7e9      	b.n	800345c <_printf_i+0x1ec>
 8003488:	2500      	movs	r5, #0
 800348a:	e7f7      	b.n	800347c <_printf_i+0x20c>
 800348c:	08003831 	.word	0x08003831
 8003490:	08003842 	.word	0x08003842

08003494 <memchr>:
 8003494:	b2c9      	uxtb	r1, r1
 8003496:	1882      	adds	r2, r0, r2
 8003498:	4290      	cmp	r0, r2
 800349a:	d101      	bne.n	80034a0 <memchr+0xc>
 800349c:	2000      	movs	r0, #0
 800349e:	4770      	bx	lr
 80034a0:	7803      	ldrb	r3, [r0, #0]
 80034a2:	428b      	cmp	r3, r1
 80034a4:	d0fb      	beq.n	800349e <memchr+0xa>
 80034a6:	3001      	adds	r0, #1
 80034a8:	e7f6      	b.n	8003498 <memchr+0x4>

080034aa <memcpy>:
 80034aa:	2300      	movs	r3, #0
 80034ac:	b510      	push	{r4, lr}
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d100      	bne.n	80034b4 <memcpy+0xa>
 80034b2:	bd10      	pop	{r4, pc}
 80034b4:	5ccc      	ldrb	r4, [r1, r3]
 80034b6:	54c4      	strb	r4, [r0, r3]
 80034b8:	3301      	adds	r3, #1
 80034ba:	e7f8      	b.n	80034ae <memcpy+0x4>

080034bc <memmove>:
 80034bc:	b510      	push	{r4, lr}
 80034be:	4288      	cmp	r0, r1
 80034c0:	d902      	bls.n	80034c8 <memmove+0xc>
 80034c2:	188b      	adds	r3, r1, r2
 80034c4:	4298      	cmp	r0, r3
 80034c6:	d303      	bcc.n	80034d0 <memmove+0x14>
 80034c8:	2300      	movs	r3, #0
 80034ca:	e007      	b.n	80034dc <memmove+0x20>
 80034cc:	5c8b      	ldrb	r3, [r1, r2]
 80034ce:	5483      	strb	r3, [r0, r2]
 80034d0:	3a01      	subs	r2, #1
 80034d2:	d2fb      	bcs.n	80034cc <memmove+0x10>
 80034d4:	bd10      	pop	{r4, pc}
 80034d6:	5ccc      	ldrb	r4, [r1, r3]
 80034d8:	54c4      	strb	r4, [r0, r3]
 80034da:	3301      	adds	r3, #1
 80034dc:	429a      	cmp	r2, r3
 80034de:	d1fa      	bne.n	80034d6 <memmove+0x1a>
 80034e0:	e7f8      	b.n	80034d4 <memmove+0x18>
	...

080034e4 <_free_r>:
 80034e4:	b570      	push	{r4, r5, r6, lr}
 80034e6:	0005      	movs	r5, r0
 80034e8:	2900      	cmp	r1, #0
 80034ea:	d010      	beq.n	800350e <_free_r+0x2a>
 80034ec:	1f0c      	subs	r4, r1, #4
 80034ee:	6823      	ldr	r3, [r4, #0]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	da00      	bge.n	80034f6 <_free_r+0x12>
 80034f4:	18e4      	adds	r4, r4, r3
 80034f6:	0028      	movs	r0, r5
 80034f8:	f000 f918 	bl	800372c <__malloc_lock>
 80034fc:	4a1d      	ldr	r2, [pc, #116]	; (8003574 <_free_r+0x90>)
 80034fe:	6813      	ldr	r3, [r2, #0]
 8003500:	2b00      	cmp	r3, #0
 8003502:	d105      	bne.n	8003510 <_free_r+0x2c>
 8003504:	6063      	str	r3, [r4, #4]
 8003506:	6014      	str	r4, [r2, #0]
 8003508:	0028      	movs	r0, r5
 800350a:	f000 f917 	bl	800373c <__malloc_unlock>
 800350e:	bd70      	pop	{r4, r5, r6, pc}
 8003510:	42a3      	cmp	r3, r4
 8003512:	d908      	bls.n	8003526 <_free_r+0x42>
 8003514:	6821      	ldr	r1, [r4, #0]
 8003516:	1860      	adds	r0, r4, r1
 8003518:	4283      	cmp	r3, r0
 800351a:	d1f3      	bne.n	8003504 <_free_r+0x20>
 800351c:	6818      	ldr	r0, [r3, #0]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	1841      	adds	r1, r0, r1
 8003522:	6021      	str	r1, [r4, #0]
 8003524:	e7ee      	b.n	8003504 <_free_r+0x20>
 8003526:	001a      	movs	r2, r3
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	2b00      	cmp	r3, #0
 800352c:	d001      	beq.n	8003532 <_free_r+0x4e>
 800352e:	42a3      	cmp	r3, r4
 8003530:	d9f9      	bls.n	8003526 <_free_r+0x42>
 8003532:	6811      	ldr	r1, [r2, #0]
 8003534:	1850      	adds	r0, r2, r1
 8003536:	42a0      	cmp	r0, r4
 8003538:	d10b      	bne.n	8003552 <_free_r+0x6e>
 800353a:	6820      	ldr	r0, [r4, #0]
 800353c:	1809      	adds	r1, r1, r0
 800353e:	1850      	adds	r0, r2, r1
 8003540:	6011      	str	r1, [r2, #0]
 8003542:	4283      	cmp	r3, r0
 8003544:	d1e0      	bne.n	8003508 <_free_r+0x24>
 8003546:	6818      	ldr	r0, [r3, #0]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	1841      	adds	r1, r0, r1
 800354c:	6011      	str	r1, [r2, #0]
 800354e:	6053      	str	r3, [r2, #4]
 8003550:	e7da      	b.n	8003508 <_free_r+0x24>
 8003552:	42a0      	cmp	r0, r4
 8003554:	d902      	bls.n	800355c <_free_r+0x78>
 8003556:	230c      	movs	r3, #12
 8003558:	602b      	str	r3, [r5, #0]
 800355a:	e7d5      	b.n	8003508 <_free_r+0x24>
 800355c:	6821      	ldr	r1, [r4, #0]
 800355e:	1860      	adds	r0, r4, r1
 8003560:	4283      	cmp	r3, r0
 8003562:	d103      	bne.n	800356c <_free_r+0x88>
 8003564:	6818      	ldr	r0, [r3, #0]
 8003566:	685b      	ldr	r3, [r3, #4]
 8003568:	1841      	adds	r1, r0, r1
 800356a:	6021      	str	r1, [r4, #0]
 800356c:	6063      	str	r3, [r4, #4]
 800356e:	6054      	str	r4, [r2, #4]
 8003570:	e7ca      	b.n	8003508 <_free_r+0x24>
 8003572:	46c0      	nop			; (mov r8, r8)
 8003574:	20000128 	.word	0x20000128

08003578 <sbrk_aligned>:
 8003578:	b570      	push	{r4, r5, r6, lr}
 800357a:	4e0f      	ldr	r6, [pc, #60]	; (80035b8 <sbrk_aligned+0x40>)
 800357c:	000d      	movs	r5, r1
 800357e:	6831      	ldr	r1, [r6, #0]
 8003580:	0004      	movs	r4, r0
 8003582:	2900      	cmp	r1, #0
 8003584:	d102      	bne.n	800358c <sbrk_aligned+0x14>
 8003586:	f000 f8bf 	bl	8003708 <_sbrk_r>
 800358a:	6030      	str	r0, [r6, #0]
 800358c:	0029      	movs	r1, r5
 800358e:	0020      	movs	r0, r4
 8003590:	f000 f8ba 	bl	8003708 <_sbrk_r>
 8003594:	1c43      	adds	r3, r0, #1
 8003596:	d00a      	beq.n	80035ae <sbrk_aligned+0x36>
 8003598:	2303      	movs	r3, #3
 800359a:	1cc5      	adds	r5, r0, #3
 800359c:	439d      	bics	r5, r3
 800359e:	42a8      	cmp	r0, r5
 80035a0:	d007      	beq.n	80035b2 <sbrk_aligned+0x3a>
 80035a2:	1a29      	subs	r1, r5, r0
 80035a4:	0020      	movs	r0, r4
 80035a6:	f000 f8af 	bl	8003708 <_sbrk_r>
 80035aa:	1c43      	adds	r3, r0, #1
 80035ac:	d101      	bne.n	80035b2 <sbrk_aligned+0x3a>
 80035ae:	2501      	movs	r5, #1
 80035b0:	426d      	negs	r5, r5
 80035b2:	0028      	movs	r0, r5
 80035b4:	bd70      	pop	{r4, r5, r6, pc}
 80035b6:	46c0      	nop			; (mov r8, r8)
 80035b8:	2000012c 	.word	0x2000012c

080035bc <_malloc_r>:
 80035bc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80035be:	2203      	movs	r2, #3
 80035c0:	1ccb      	adds	r3, r1, #3
 80035c2:	4393      	bics	r3, r2
 80035c4:	3308      	adds	r3, #8
 80035c6:	0006      	movs	r6, r0
 80035c8:	001f      	movs	r7, r3
 80035ca:	2b0c      	cmp	r3, #12
 80035cc:	d232      	bcs.n	8003634 <_malloc_r+0x78>
 80035ce:	270c      	movs	r7, #12
 80035d0:	42b9      	cmp	r1, r7
 80035d2:	d831      	bhi.n	8003638 <_malloc_r+0x7c>
 80035d4:	0030      	movs	r0, r6
 80035d6:	f000 f8a9 	bl	800372c <__malloc_lock>
 80035da:	4d32      	ldr	r5, [pc, #200]	; (80036a4 <_malloc_r+0xe8>)
 80035dc:	682b      	ldr	r3, [r5, #0]
 80035de:	001c      	movs	r4, r3
 80035e0:	2c00      	cmp	r4, #0
 80035e2:	d12e      	bne.n	8003642 <_malloc_r+0x86>
 80035e4:	0039      	movs	r1, r7
 80035e6:	0030      	movs	r0, r6
 80035e8:	f7ff ffc6 	bl	8003578 <sbrk_aligned>
 80035ec:	0004      	movs	r4, r0
 80035ee:	1c43      	adds	r3, r0, #1
 80035f0:	d11e      	bne.n	8003630 <_malloc_r+0x74>
 80035f2:	682c      	ldr	r4, [r5, #0]
 80035f4:	0025      	movs	r5, r4
 80035f6:	2d00      	cmp	r5, #0
 80035f8:	d14a      	bne.n	8003690 <_malloc_r+0xd4>
 80035fa:	6823      	ldr	r3, [r4, #0]
 80035fc:	0029      	movs	r1, r5
 80035fe:	18e3      	adds	r3, r4, r3
 8003600:	0030      	movs	r0, r6
 8003602:	9301      	str	r3, [sp, #4]
 8003604:	f000 f880 	bl	8003708 <_sbrk_r>
 8003608:	9b01      	ldr	r3, [sp, #4]
 800360a:	4283      	cmp	r3, r0
 800360c:	d143      	bne.n	8003696 <_malloc_r+0xda>
 800360e:	6823      	ldr	r3, [r4, #0]
 8003610:	3703      	adds	r7, #3
 8003612:	1aff      	subs	r7, r7, r3
 8003614:	2303      	movs	r3, #3
 8003616:	439f      	bics	r7, r3
 8003618:	3708      	adds	r7, #8
 800361a:	2f0c      	cmp	r7, #12
 800361c:	d200      	bcs.n	8003620 <_malloc_r+0x64>
 800361e:	270c      	movs	r7, #12
 8003620:	0039      	movs	r1, r7
 8003622:	0030      	movs	r0, r6
 8003624:	f7ff ffa8 	bl	8003578 <sbrk_aligned>
 8003628:	1c43      	adds	r3, r0, #1
 800362a:	d034      	beq.n	8003696 <_malloc_r+0xda>
 800362c:	6823      	ldr	r3, [r4, #0]
 800362e:	19df      	adds	r7, r3, r7
 8003630:	6027      	str	r7, [r4, #0]
 8003632:	e013      	b.n	800365c <_malloc_r+0xa0>
 8003634:	2b00      	cmp	r3, #0
 8003636:	dacb      	bge.n	80035d0 <_malloc_r+0x14>
 8003638:	230c      	movs	r3, #12
 800363a:	2500      	movs	r5, #0
 800363c:	6033      	str	r3, [r6, #0]
 800363e:	0028      	movs	r0, r5
 8003640:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003642:	6822      	ldr	r2, [r4, #0]
 8003644:	1bd1      	subs	r1, r2, r7
 8003646:	d420      	bmi.n	800368a <_malloc_r+0xce>
 8003648:	290b      	cmp	r1, #11
 800364a:	d917      	bls.n	800367c <_malloc_r+0xc0>
 800364c:	19e2      	adds	r2, r4, r7
 800364e:	6027      	str	r7, [r4, #0]
 8003650:	42a3      	cmp	r3, r4
 8003652:	d111      	bne.n	8003678 <_malloc_r+0xbc>
 8003654:	602a      	str	r2, [r5, #0]
 8003656:	6863      	ldr	r3, [r4, #4]
 8003658:	6011      	str	r1, [r2, #0]
 800365a:	6053      	str	r3, [r2, #4]
 800365c:	0030      	movs	r0, r6
 800365e:	0025      	movs	r5, r4
 8003660:	f000 f86c 	bl	800373c <__malloc_unlock>
 8003664:	2207      	movs	r2, #7
 8003666:	350b      	adds	r5, #11
 8003668:	1d23      	adds	r3, r4, #4
 800366a:	4395      	bics	r5, r2
 800366c:	1aea      	subs	r2, r5, r3
 800366e:	429d      	cmp	r5, r3
 8003670:	d0e5      	beq.n	800363e <_malloc_r+0x82>
 8003672:	1b5b      	subs	r3, r3, r5
 8003674:	50a3      	str	r3, [r4, r2]
 8003676:	e7e2      	b.n	800363e <_malloc_r+0x82>
 8003678:	605a      	str	r2, [r3, #4]
 800367a:	e7ec      	b.n	8003656 <_malloc_r+0x9a>
 800367c:	6862      	ldr	r2, [r4, #4]
 800367e:	42a3      	cmp	r3, r4
 8003680:	d101      	bne.n	8003686 <_malloc_r+0xca>
 8003682:	602a      	str	r2, [r5, #0]
 8003684:	e7ea      	b.n	800365c <_malloc_r+0xa0>
 8003686:	605a      	str	r2, [r3, #4]
 8003688:	e7e8      	b.n	800365c <_malloc_r+0xa0>
 800368a:	0023      	movs	r3, r4
 800368c:	6864      	ldr	r4, [r4, #4]
 800368e:	e7a7      	b.n	80035e0 <_malloc_r+0x24>
 8003690:	002c      	movs	r4, r5
 8003692:	686d      	ldr	r5, [r5, #4]
 8003694:	e7af      	b.n	80035f6 <_malloc_r+0x3a>
 8003696:	230c      	movs	r3, #12
 8003698:	0030      	movs	r0, r6
 800369a:	6033      	str	r3, [r6, #0]
 800369c:	f000 f84e 	bl	800373c <__malloc_unlock>
 80036a0:	e7cd      	b.n	800363e <_malloc_r+0x82>
 80036a2:	46c0      	nop			; (mov r8, r8)
 80036a4:	20000128 	.word	0x20000128

080036a8 <_realloc_r>:
 80036a8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80036aa:	0007      	movs	r7, r0
 80036ac:	000e      	movs	r6, r1
 80036ae:	0014      	movs	r4, r2
 80036b0:	2900      	cmp	r1, #0
 80036b2:	d105      	bne.n	80036c0 <_realloc_r+0x18>
 80036b4:	0011      	movs	r1, r2
 80036b6:	f7ff ff81 	bl	80035bc <_malloc_r>
 80036ba:	0005      	movs	r5, r0
 80036bc:	0028      	movs	r0, r5
 80036be:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80036c0:	2a00      	cmp	r2, #0
 80036c2:	d103      	bne.n	80036cc <_realloc_r+0x24>
 80036c4:	f7ff ff0e 	bl	80034e4 <_free_r>
 80036c8:	0025      	movs	r5, r4
 80036ca:	e7f7      	b.n	80036bc <_realloc_r+0x14>
 80036cc:	f000 f83e 	bl	800374c <_malloc_usable_size_r>
 80036d0:	9001      	str	r0, [sp, #4]
 80036d2:	4284      	cmp	r4, r0
 80036d4:	d803      	bhi.n	80036de <_realloc_r+0x36>
 80036d6:	0035      	movs	r5, r6
 80036d8:	0843      	lsrs	r3, r0, #1
 80036da:	42a3      	cmp	r3, r4
 80036dc:	d3ee      	bcc.n	80036bc <_realloc_r+0x14>
 80036de:	0021      	movs	r1, r4
 80036e0:	0038      	movs	r0, r7
 80036e2:	f7ff ff6b 	bl	80035bc <_malloc_r>
 80036e6:	1e05      	subs	r5, r0, #0
 80036e8:	d0e8      	beq.n	80036bc <_realloc_r+0x14>
 80036ea:	9b01      	ldr	r3, [sp, #4]
 80036ec:	0022      	movs	r2, r4
 80036ee:	429c      	cmp	r4, r3
 80036f0:	d900      	bls.n	80036f4 <_realloc_r+0x4c>
 80036f2:	001a      	movs	r2, r3
 80036f4:	0031      	movs	r1, r6
 80036f6:	0028      	movs	r0, r5
 80036f8:	f7ff fed7 	bl	80034aa <memcpy>
 80036fc:	0031      	movs	r1, r6
 80036fe:	0038      	movs	r0, r7
 8003700:	f7ff fef0 	bl	80034e4 <_free_r>
 8003704:	e7da      	b.n	80036bc <_realloc_r+0x14>
	...

08003708 <_sbrk_r>:
 8003708:	2300      	movs	r3, #0
 800370a:	b570      	push	{r4, r5, r6, lr}
 800370c:	4d06      	ldr	r5, [pc, #24]	; (8003728 <_sbrk_r+0x20>)
 800370e:	0004      	movs	r4, r0
 8003710:	0008      	movs	r0, r1
 8003712:	602b      	str	r3, [r5, #0]
 8003714:	f7fd f954 	bl	80009c0 <_sbrk>
 8003718:	1c43      	adds	r3, r0, #1
 800371a:	d103      	bne.n	8003724 <_sbrk_r+0x1c>
 800371c:	682b      	ldr	r3, [r5, #0]
 800371e:	2b00      	cmp	r3, #0
 8003720:	d000      	beq.n	8003724 <_sbrk_r+0x1c>
 8003722:	6023      	str	r3, [r4, #0]
 8003724:	bd70      	pop	{r4, r5, r6, pc}
 8003726:	46c0      	nop			; (mov r8, r8)
 8003728:	20000130 	.word	0x20000130

0800372c <__malloc_lock>:
 800372c:	b510      	push	{r4, lr}
 800372e:	4802      	ldr	r0, [pc, #8]	; (8003738 <__malloc_lock+0xc>)
 8003730:	f000 f814 	bl	800375c <__retarget_lock_acquire_recursive>
 8003734:	bd10      	pop	{r4, pc}
 8003736:	46c0      	nop			; (mov r8, r8)
 8003738:	20000134 	.word	0x20000134

0800373c <__malloc_unlock>:
 800373c:	b510      	push	{r4, lr}
 800373e:	4802      	ldr	r0, [pc, #8]	; (8003748 <__malloc_unlock+0xc>)
 8003740:	f000 f80d 	bl	800375e <__retarget_lock_release_recursive>
 8003744:	bd10      	pop	{r4, pc}
 8003746:	46c0      	nop			; (mov r8, r8)
 8003748:	20000134 	.word	0x20000134

0800374c <_malloc_usable_size_r>:
 800374c:	1f0b      	subs	r3, r1, #4
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	1f18      	subs	r0, r3, #4
 8003752:	2b00      	cmp	r3, #0
 8003754:	da01      	bge.n	800375a <_malloc_usable_size_r+0xe>
 8003756:	580b      	ldr	r3, [r1, r0]
 8003758:	18c0      	adds	r0, r0, r3
 800375a:	4770      	bx	lr

0800375c <__retarget_lock_acquire_recursive>:
 800375c:	4770      	bx	lr

0800375e <__retarget_lock_release_recursive>:
 800375e:	4770      	bx	lr

08003760 <_init>:
 8003760:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003762:	46c0      	nop			; (mov r8, r8)
 8003764:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003766:	bc08      	pop	{r3}
 8003768:	469e      	mov	lr, r3
 800376a:	4770      	bx	lr

0800376c <_fini>:
 800376c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800376e:	46c0      	nop			; (mov r8, r8)
 8003770:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003772:	bc08      	pop	{r3}
 8003774:	469e      	mov	lr, r3
 8003776:	4770      	bx	lr
