<!DOCTYPE html><html class="client-nojs" lang="en" dir="ltr"><head><meta charset="UTF-8"/>
<script>var __ezHttpConsent={setByCat:function(src,tagType,attributes,category,force){var setScript=function(){if(force||window.ezTcfConsent[category]){var scriptElement=document.createElement(tagType);scriptElement.src=src;attributes.forEach(function(attr){for(var key in attr){if(attr.hasOwnProperty(key)){scriptElement.setAttribute(key,attr[key]);}}});var firstScript=document.getElementsByTagName(tagType)[0];firstScript.parentNode.insertBefore(scriptElement,firstScript);}};if(force||(window.ezTcfConsent&&window.ezTcfConsent.loaded)){setScript();}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){setScript();}else{console.error("cannot get ez consent data");force=true;setScript();}});}else{force=true;setScript();console.error("getEzConsentData is not a function");}},};</script>
<script>var ezTcfConsent=window.ezTcfConsent?window.ezTcfConsent:{loaded:false,store_info:false,develop_and_improve_services:false,measure_ad_performance:false,measure_content_performance:false,select_basic_ads:false,create_ad_profile:false,select_personalized_ads:false,create_content_profile:false,select_personalized_content:false,understand_audiences:false,use_limited_data_to_select_content:false,};function getEzConsentData(){return new Promise(function(resolve){document.addEventListener("ezConsentEvent",function(event){var ezTcfConsent=event.detail.ezTcfConsent;resolve(ezTcfConsent);});});}</script>
<script>function _setEzCookies(ezConsentData){var cookies=[{name:"ezosuibasgeneris-1",value:"0fe8fea2-67a1-4d47-6867-480fbaa85359; Path=/; Domain=wikichip.org; Expires=Wed, 10 Sep 2025 23:41:58 UTC; Secure; SameSite=None",tcfCategory:"understand_audiences",isEzoic:"true",},{name:"ezoab_86609",value:"mod235-c; Path=/; Domain=wikichip.org; Expires=Wed, 11 Sep 2024 01:41:58 UTC",tcfCategory:"store_info",isEzoic:"true",}];for(var i=0;i<cookies.length;i++){var cookie=cookies[i];if(ezConsentData&&ezConsentData.loaded&&ezConsentData[cookie.tcfCategory]){document.cookie=cookie.name+"="+cookie.value;}}}
if(window.ezTcfConsent&&window.ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else if(typeof getEzConsentData==="function"){getEzConsentData().then(function(ezTcfConsent){if(ezTcfConsent&&ezTcfConsent.loaded){_setEzCookies(window.ezTcfConsent);}else{console.error("cannot get ez consent data");_setEzCookies(window.ezTcfConsent);}});}else{console.error("getEzConsentData is not a function");_setEzCookies(window.ezTcfConsent);}</script>
<script data-ezscrex='false' data-cfasync='false' data-pagespeed-no-defer>var __ez=__ez||{};__ez.stms=Date.now();__ez.evt={};__ez.script={};__ez.ck=__ez.ck||{};__ez.template={};__ez.template.isOrig=true;window.__ezScriptHost="//www.ezojs.com";__ez.queue=function(){var e=0,i=0,t=[],n=!1,o=[],r=[],s=!0,a=function(e,i,n,o,r,s,a){var l=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,d=this;this.name=e,this.funcName=i,this.parameters=null===n?null:w(n)?n:[n],this.isBlock=o,this.blockedBy=r,this.deleteWhenComplete=s,this.isError=!1,this.isComplete=!1,this.isInitialized=!1,this.proceedIfError=a,this.fWindow=l,this.isTimeDelay=!1,this.process=function(){u("... func = "+e),d.isInitialized=!0,d.isComplete=!0,u("... func.apply: "+e);var i=d.funcName.split("."),n=null,o=this.fWindow||window;i.length>3||(n=3===i.length?o[i[0]][i[1]][i[2]]:2===i.length?o[i[0]][i[1]]:o[d.funcName]),null!=n&&n.apply(null,this.parameters),!0===d.deleteWhenComplete&&delete t[e],!0===d.isBlock&&(u("----- F'D: "+d.name),m())}},l=function(e,i,t,n,o,r,s){var a=arguments.length>7&&void 0!==arguments[7]?arguments[7]:window,l=this;this.name=e,this.path=i,this.async=o,this.defer=r,this.isBlock=t,this.blockedBy=n,this.isInitialized=!1,this.isError=!1,this.isComplete=!1,this.proceedIfError=s,this.fWindow=a,this.isTimeDelay=!1,this.isPath=function(e){return"/"===e[0]&&"/"!==e[1]},this.getSrc=function(e){return void 0!==window.__ezScriptHost&&this.isPath(e)&&"banger.js"!==this.name?window.__ezScriptHost+e:e},this.process=function(){l.isInitialized=!0,u("... file = "+e);var i=this.fWindow?this.fWindow.document:document,t=i.createElement("script");t.src=this.getSrc(this.path),!0===o?t.async=!0:!0===r&&(t.defer=!0),t.onerror=function(){var e={url:window.location.href,name:l.name,path:l.path,user_agent:window.navigator.userAgent};"undefined"!=typeof _ezaq&&(e.pageview_id=_ezaq.page_view_id);var i=encodeURIComponent(JSON.stringify(e)),t=new XMLHttpRequest;t.open("GET","//g.ezoic.net/ezqlog?d="+i,!0),t.send(),u("----- ERR'D: "+l.name),l.isError=!0,!0===l.isBlock&&m()},t.onreadystatechange=t.onload=function(){var e=t.readyState;u("----- F'D: "+l.name),e&&!/loaded|complete/.test(e)||(l.isComplete=!0,!0===l.isBlock&&m())},i.getElementsByTagName("head")[0].appendChild(t)}},d=function(e,i){this.name=e,this.path="",this.async=!1,this.defer=!1,this.isBlock=!1,this.blockedBy=[],this.isInitialized=!0,this.isError=!1,this.isComplete=i,this.proceedIfError=!1,this.isTimeDelay=!1,this.process=function(){}};function c(e,i,n,s,a,d,c,f,u){var m=new l(e,i,n,s,a,d,c,u);!0===f?o[e]=m:r[e]=m,t[e]=m,h(m)}function h(e){!0!==f(e)&&0!=s&&e.process()}function f(e){if(!0===e.isTimeDelay&&!1===n)return u(e.name+" blocked = TIME DELAY!"),!0;if(w(e.blockedBy))for(var i=0;i<e.blockedBy.length;i++){var o=e.blockedBy[i];if(!1===t.hasOwnProperty(o))return u(e.name+" blocked = "+o),!0;if(!0===e.proceedIfError&&!0===t[o].isError)return!1;if(!1===t[o].isComplete)return u(e.name+" blocked = "+o),!0}return!1}function u(e){var i=window.location.href,t=new RegExp("[?&]ezq=([^&#]*)","i").exec(i);"1"===(t?t[1]:null)&&console.debug(e)}function m(){++e>200||(u("let's go"),p(o),p(r))}function p(e){for(var i in e)if(!1!==e.hasOwnProperty(i)){var t=e[i];!0===t.isComplete||f(t)||!0===t.isInitialized||!0===t.isError?!0===t.isError?u(t.name+": error"):!0===t.isComplete?u(t.name+": complete already"):!0===t.isInitialized&&u(t.name+": initialized already"):t.process()}}function w(e){return"[object Array]"==Object.prototype.toString.call(e)}return window.addEventListener("load",(function(){setTimeout((function(){n=!0,u("TDELAY -----"),m()}),5e3)}),!1),{addFile:c,addFileOnce:function(e,i,n,o,r,s,a,l,d){t[e]||c(e,i,n,o,r,s,a,l,d)},addDelayFile:function(e,i){var n=new l(e,i,!1,[],!1,!1,!0);n.isTimeDelay=!0,u(e+" ...  FILE! TDELAY"),r[e]=n,t[e]=n,h(n)},addFunc:function(e,n,s,l,d,c,f,u,m,p){!0===c&&(e=e+"_"+i++);var w=new a(e,n,s,l,d,f,u,p);!0===m?o[e]=w:r[e]=w,t[e]=w,h(w)},addDelayFunc:function(e,i,n){var o=new a(e,i,n,!1,[],!0,!0);o.isTimeDelay=!0,u(e+" ...  FUNCTION! TDELAY"),r[e]=o,t[e]=o,h(o)},items:t,processAll:m,setallowLoad:function(e){s=e},markLoaded:function(e){if(e&&0!==e.length){if(e in t){var i=t[e];!0===i.isComplete?u(i.name+" "+e+": error loaded duplicate"):(i.isComplete=!0,i.isInitialized=!0)}else t[e]=new d(e,!0);u("markLoaded dummyfile: "+t[e].name)}},logWhatsBlocked:function(){for(var e in t)!1!==t.hasOwnProperty(e)&&f(t[e])}}}();__ez.evt.add=function(e,t,n){e.addEventListener?e.addEventListener(t,n,!1):e.attachEvent?e.attachEvent("on"+t,n):e["on"+t]=n()},__ez.evt.remove=function(e,t,n){e.removeEventListener?e.removeEventListener(t,n,!1):e.detachEvent?e.detachEvent("on"+t,n):delete e["on"+t]};__ez.script.add=function(e){var t=document.createElement("script");t.src=e,t.async=!0,t.type="text/javascript",document.getElementsByTagName("head")[0].appendChild(t)};__ez.dot={};__ez.queue.addFile('/detroitchicago/boise.js', '/detroitchicago/boise.js?gcb=195-3&cb=5', true, [], true, false, true, false);__ez.queue.addFile('/parsonsmaize/abilene.js', '/parsonsmaize/abilene.js?gcb=195-3&cb=35', true, [], true, false, true, false);</script>
<script data-ezscrex="false" type="text/javascript" data-cfasync="false">window._ezaq = Object.assign({"ad_cache_level":1,"adpicker_placement_cnt":0,"ai_placeholder_cache_level":1,"ai_placeholder_placement_cnt":-1,"domain_id":86609,"ezcache_level":0,"ezcache_skip_code":14,"has_bad_image":0,"has_bad_words":0,"is_sitespeed":0,"lt_cache_level":0,"response_size":97427,"response_size_orig":92009,"response_time_orig":226,"template_id":5,"url":"https://en.wikichip.org/wiki/cavium/thunderx/cn8890","word_count":0,"worst_bad_word_level":0}, typeof window._ezaq !== "undefined" ? window._ezaq : {});__ez.queue.markLoaded('ezaqBaseReady');</script>
<script type='text/javascript' data-ezscrex='false' data-cfasync='false'>
window.ezAnalyticsStatic = true;

function analyticsAddScript(script) {
	var ezDynamic = document.createElement('script');
	ezDynamic.type = 'text/javascript';
	ezDynamic.innerHTML = script;
	document.head.appendChild(ezDynamic);
}
function getCookiesWithPrefix() {
    var allCookies = document.cookie.split(';');
    var cookiesWithPrefix = {};

    for (var i = 0; i < allCookies.length; i++) {
        var cookie = allCookies[i].trim();

        for (var j = 0; j < arguments.length; j++) {
            var prefix = arguments[j];
            if (cookie.indexOf(prefix) === 0) {
                var cookieParts = cookie.split('=');
                var cookieName = cookieParts[0];
                var cookieValue = cookieParts.slice(1).join('=');
                cookiesWithPrefix[cookieName] = decodeURIComponent(cookieValue);
                break; // Once matched, no need to check other prefixes
            }
        }
    }

    return cookiesWithPrefix;
}
function productAnalytics() {
	var d = {};
	d.u = _ezaq.url;
	d.p = _ezaq.page_view_id;
	d.v = _ezaq.visit_uuid;
	d.ab = _ezaq.ab_test_id;
	d.e = JSON.stringify(_ezaq);
	d.ref = document.referrer;
	d.c = getCookiesWithPrefix('active_template', 'ez', 'lp_');
	if(typeof ez_utmParams !== 'undefined') {
		d.utm = ez_utmParams;
	}

	var dataText = JSON.stringify(d);
	var xhr = new XMLHttpRequest();
	xhr.open('POST','/ezais/analytics?cb=1', true);
	xhr.onload = function () {
		if (xhr.status!=200) {
            return;
		}

        if(document.readyState !== 'loading') {
            analyticsAddScript(xhr.response);
            return;
        }

        var eventFunc = function() {
            if(document.readyState === 'loading') {
                return;
            }
            document.removeEventListener('readystatechange', eventFunc, false);
            analyticsAddScript(xhr.response);
        };

        document.addEventListener('readystatechange', eventFunc, false);
	};
	xhr.setRequestHeader('Content-Type','text/plain');
	xhr.send(dataText);
}
__ez.queue.addFunc("productAnalytics", "productAnalytics", null, true, ['ezaqBaseReady'], false, false, false, true);
</script><base href="https://en.wikichip.org/wiki/cavium/thunderx/cn8890"/>

<title>ThunderX CN8890  - Cavium - WikiChip</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"cavium/thunderx/cn8890","wgTitle":"cavium/thunderx/cn8890","wgCurRevisionId":84629,"wgRevisionId":84629,"wgArticleId":32046,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["all microprocessor models","microprocessor models by cavium","microprocessor models by cavium based on thunderx1","microprocessor models by globalfoundries"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"cavium/thunderx/cn8890","wgRelevantArticleId":32046,"wgRequestId":"e7d89c29850d90108c06c0fb","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":true,"publish":true},"wgPageFormsAutocompleteValues":[],"wgPageFormsAutocompleteOnAllChars":false,"wgPageFormsFieldProperties":[],"wgPageFormsCargoFields":[],"wgPageFormsDependentFields":[],"wgPageFormsGridValues":[],"wgPageFormsGridParams":[],"wgPageFormsShowOnSelect":[],"wgPageFormsScriptPath":"/w/extensions/PageForms","edgValues":null,"wgPageFormsEDSettings":null,"wgHeaderTabsTabIndexes":[],"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}"});mw.loader.state({"site.styles":"ready","noscript":"ready","user.styles":"ready","user.cssprefs":"ready","user":"ready","user.options":"loading","user.tokens":"loading","ext.smw.style":"ready","ext.smw.tooltip.styles":"ready","mediawiki.skinning.interface":"ready","mediawiki.skinning.content.externallinks":"ready","skins.WikiChip2":"ready","mediawiki.legacy.shared":"ready","mediawiki.legacy.commonPrint":"ready","mediawiki.sectionAnchor":"ready"});mw.loader.implement("user.options@0j3lz3q",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens@1glvl31",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["ext.smw.style","mediawiki.page.startup"]);});</script>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=ext.smw.style%7Cext.smw.tooltip.styles&amp;only=styles&amp;skin=WikiChip2"/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=mediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.sectionAnchor%7Cmediawiki.skinning.content.externallinks%7Cmediawiki.skinning.interface%7Cskins.WikiChip2&amp;only=styles&amp;skin=WikiChip2"/>
<script async="" src="/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=WikiChip2"></script>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="/w/load.php?debug=false&amp;lang=en&amp;modules=site.styles&amp;only=styles&amp;skin=WikiChip2"/>
<meta name="generator" content="MediaWiki 1.28.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1.0"/>
<link rel="ExportRDF" type="application/rdf+xml" title="cavium/thunderx/cn8890" href="/w/index.php?title=Special:ExportRDF/cavium/thunderx/cn8890&amp;xmlmime=rdf"/>
<link rel="alternate" type="application/x-wiki" title="Edit" href="/w/index.php?title=cavium/thunderx/cn8890&amp;action=edit"/>
<link rel="edit" title="Edit" href="/w/index.php?title=cavium/thunderx/cn8890&amp;action=edit"/>
<link rel="shortcut icon" href="/w/resources/assets/wikichip.png"/>
<link rel="search" type="application/opensearchdescription+xml" href="/w/opensearch_desc.php" title="WikiChip (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="https://en.wikichip.org/w/api.php?action=rsd"/>
<meta name="twitter:site" content="@WikiChip"/>
<meta name="twitter:image" content="https://en.wikichip.org/w/resources/assets/og_wikichip_logo.png"/>
<meta property="og:image" content="https://en.wikichip.org/w/resources/assets/og_wikichip_logo.png"/>
<meta property="og:title" content="ThunderX CN8890  - Cavium - WikiChip"/>
<meta name="twitter:card" content="summary"/>
<meta property="og:type" content="article"/>
<meta property="twitter:description" content="[Edit/Modify Cache Info]"/>
<link href="https://fonts.googleapis.com/css?family=Roboto+Condensed" rel="stylesheet"/>
<link href="https://fonts.googleapis.com/css?family=Josefin+Sans:400,700&amp;display=swap" rel="stylesheet"/>
<script type='text/javascript'>
var ezoTemplate = 'orig_site';
var ezouid = '1';
var ezoFormfactor = '1';
</script><script data-ezscrex="false" type='text/javascript'>
var soc_app_id = '0';
var did = 86609;
var ezdomain = 'wikichip.org';
var ezoicSearchable = 1;
</script></head>
<body class="mediawiki ltr sitedir-ltr mw-hide-empty-elt ns-0 ns-subject page-cavium_thunderx_cn8890 rootpage-cavium skin-WikiChip2 action-view">
<div id="mw-wrapper">
<div class="mw-body" role="main">
<!-- wikichip-header START -->
<div id="wikichip-header">
            <div id="wikichip-header-logo">
                <a href="/wiki/WikiChip"><img src="//en.wikichip.org/w/resources/assets/wikichip_logo4.svg" width="200px"/></a><br/>
                <span id="tagline">Semiconductor &amp; Computer Engineering</span>
            </div>
	    <div id="wikichip-aheader">
		<!-- Ezoic - wikichip/global/header - top_of_page -->
		<div id="ezoic-pub-ad-placeholder-138">
                <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                <ins class="adsbygoogle" style="display:block;" data-ad-client="ca-pub-1951113009523412" data-ad-slot="1822985275" data-ad-format="auto"></ins>
                <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
		</div>
		<!-- End Ezoic - wikichip/global/header - top_of_page -->
            </div>
</div>
<!-- wikichip-header END -->
<!-- wikichip-main-menu START -->
<ul id="wikichip-main-menu">
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-home" aria-hidden="true"></i><span class="mob-collapse"> WikiChip <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">WikiChip</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/WikiChip">WikiChip</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/WikiChip">Home</a></li>
                                    <li><a href="/wiki/Special:Random?nocache=1" title="Load a random page [alt-shift-x]" accesskey="x">Random Article</a></li>
                                    <li><a href="/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent Changes</a></li>
                                    <li><a href="/wiki/WikiChip:chip_feed">Chip Feed</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://fuse.wikichip.org/">The Fuse Coverage</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://fuse.wikichip.org/">Recent News</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/isscc/">ISSCC</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/iedm/">IEDM</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/vlsi/">VLSI</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/hot-chips/">Hot Chips</a></li>
                                    <li><a href="https://fuse.wikichip.org/news/category/conferences/supercomputing/">SuperComputing</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Social Media</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://twitter.com/WikiChip" rel="nofollow">Twitter</a></li>
                                    <li><a href="https://flipboard.com/@WikiChip" rel="nofollow">Flipboard</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Companies</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel">Intel</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd">AMD</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/arm_holdings">ARM</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/qualcomm">Qualcomm</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Microarchitectures</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake (Client)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake (Server)</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5><a href="https://en.wikichip.org/wiki/technology_node">Technology Nodes</a></h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/14_nm_lithography_process">14 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/10_nm_lithography_process">10 nm</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/7_nm_lithography_process">7 nm</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>
	<li class="btn">
        <a class="btnllnk">
            <i class="fa fa-architecture" aria-hidden="true"></i><span class="mob-collapse"> Architectures <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>
        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular x86</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Client
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(client)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/kaby_lake">Kaby Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/coffee_lake">Coffee Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(client)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/skylake_(server)">Skylake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cascade_lake">Cascade Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/cooper_lake">Cooper Lake</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/ice_lake_(server)">Ice Lake</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/sunny_cove">Sunny Cove</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/willow_cove">Willow Cove</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Small Cores
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont">Goldmont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/goldmont_plus">Goldmont Plus</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/tremont">Tremont</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/intel/microarchitectures/gracemont">Gracemont</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen">Zen</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_+">Zen+</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_2">Zen 2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/microarchitectures/zen_3">Zen 3</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <span class="wikichip-main-menu-header">Popular ARM</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>ARM</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li>
                                        Server
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/neoverse n1">Neoverse N1</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/zeus">Zeus</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Big
                                        <ul><!--
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a72">Cortex-A72</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a73">Cortex-A73</a></li>-->
					    <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a75">Cortex-A75</a></li>

                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a76">Cortex-A76</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a77">Cortex-A77</a></li>
                                        </ul>
                                    </li>
                                    <li>
                                        Little
                                        <ul>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a53">Cortex-A53</a></li>
                                            <li><a href="https://en.wikichip.org/wiki/arm_holdings/microarchitectures/cortex-a55">Cortex-A55</a></li>
                                        </ul>
                                    </li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/microarchitectures/vulcan">Vulcan</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m1">Exynos M1</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m2">Exynos M2</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m3">Exynos M3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/samsung/microarchitectures/m4">Exynos M4</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
    </li>
	<li class="btn">
        <a class="btnllnk"><i class="fa fa-microchip" aria-hidden="true"></i><span class="mob-collapse"> Chips <i class="fa fa-angle-down" aria-hidden="true"></i></span></a>

        <div class="collapse">
            <div>
                <span class="wikichip-main-menu-header">Popular Families</span>
                <hr/>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Intel</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i3">Core i3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i5">Core i5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i7">Core i7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/core_i9">Core i9</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_d">Xeon D</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_e">Xeon E</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_w">Xeon W</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_bronze">Xeon Bronze</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_silver">Xeon Silver</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_gold">Xeon Gold</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/intel/xeon_platinum">Xeon Platinum</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>AMD</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_3">Ryzen 3</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_5">Ryzen 5</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_7">Ryzen 7</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/ryzen_threadripper">Ryzen Threadripper</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc">EPYC</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/amd/epyc_embedded">EPYC Embedded</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
            <div>
                <div style="display: flex;">
                    <ul class="items">
                        <li>
                                <h5>Ampere</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/ampere_computing/emag">eMAG</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Apple</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/apple/ax">Ax</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Cavium</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx">ThunderX</a></li>
                                    <li><a href="https://en.wikichip.org/wiki/cavium/thunderx2">ThunderX2</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>HiSilicon</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/hisilicon/kirin">Kirin</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>MediaTek</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/mediatek/helio">Helio</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>NXP</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">i.MX</a></li>
                                    <li><a href="">QorIQ Layerscape</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Qualcomm</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="">Snapdragon 400</a></li>
                                    <li><a href="">Snapdragon 600</a></li>
                                    <li><a href="">Snapdragon 700</a></li>
                                    <li><a href="">Snapdragon 800</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Renesas</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/renesas/r-car">R-Car</a></li>
                                </ul>
                        </li>
                        <li>
                                <h5>Samsung</h5>
                                <ul style="list-style:none; display: flex; flex-direction: column;">
                                    <li><a href="https://en.wikichip.org/wiki/samsung/exynos">Exynos</a></li>
                                </ul>
                        </li>
                    </ul>
                </div>
            </div>
        </div>
	</li>

	<li class="input-search">
                <form class="mw-portlet" role="search" action="/w/index.php" id="p-search">
                        <input type="hidden" value="Special:Search" name="title"/>
                        <input type="search" name="search" class="form-control" placeholder="chip, part #, µarch, family, etc" title="Search WikiChip [alt-shift-f]" accesskey="f" id="searchInput" autocomplete="off"/>
                        <button type="submit" name="go" title="Go to the page by that name or part # if it exists"><i class="fa fa-search" aria-hidden="true"></i></button>
</form>
	</li>
</ul>
<!-- wikichip-main-menu END -->
<!-- wikichip-body-container START -->
<div class="wikichip-body-container">
<!-- mw-body-content enclosure START -->
<div id="wikichip-body-content">
<!-- mw-body-content START -->
<div class="mw-body-content">
                                <div id="siteSub">From WikiChip</div>					
<div id="article-title">
<nav id="primary_nav_wrap">
<ul>
<li><a><span class="mob-collapse"><i class="fa fa-file-o" aria-hidden="true"></i></span></a><ul><li class="selected"><a href="/wiki/cavium/thunderx/cn8890">Page</a></li></ul></li><li class=""><a href="/wiki/Talk:cavium/thunderx/cn8890"><i class="fa fa-comments" aria-hidden="true"></i></a></li>

  <li class=""><a href="/w/index.php?title=cavium/thunderx/cn8890&amp;action=edit" title="Edit this page [alt-shift-e]" accesskey="e"><i class="fa fa-edit" aria-hidden="true"></i></a></li><li class=""><a href="/w/index.php?title=cavium/thunderx/cn8890&amp;action=history"><i class="fa fa-history" aria-hidden="true"></i></a></li>

            <li><a><i class="fa fa-user-circle-o" aria-hidden="true"></i></a><ul><li class="pt-anontalk pt-anontalk"><a href="/wiki/Special:MyTalk" title="Discussion about edits from this IP address [alt-shift-n]" accesskey="n"><i class="fa fa-users" aria-hidden="true"></i> Talk</a></li><li class="pt-anoncontribs pt-anoncontribs"><a href="/wiki/Special:MyContributions" title="A list of edits made from this IP address [alt-shift-y]" accesskey="y"><i class="fa fa-list" aria-hidden="true"></i> Contributions</a></li><li class="pt-login pt-login"><a href="/w/index.php?title=Special:UserLogin&amp;returnto=cavium%2Fthunderx%2Fcn8890"><i class="fa fa-sign-in" aria-hidden="true"></i> Log in</a></li>		</ul>
	</li>



<li><a><i class="fa fa-cogs" aria-hidden="true"></i></a>
<ul>
<li id="t-whatlinkshere"><a href="/wiki/Special:WhatLinksHere/cavium/thunderx/cn8890"><i class="fa fa-map" aria-hidden="true"></i> What links here</a></li><li id="t-recentchangeslinked"><a href="/wiki/Special:RecentChangesLinked/cavium/thunderx/cn8890"><i class="fa fa-list" aria-hidden="true"></i> Related changes</a></li><li id="t-print"><a href="/w/index.php?title=cavium/thunderx/cn8890&amp;printable=yes"><i class="fa fa-file-text-o" aria-hidden="true"></i> Printable version</a></li><li id="t-permalink"><a href="/w/index.php?title=cavium/thunderx/cn8890&amp;oldid=84629"><i class="fa fa-link" aria-hidden="true"></i> Permanent link</a></li><li id="t-info"><a href="/w/index.php?title=cavium/thunderx/cn8890&amp;action=info"><i class="fa fa-info-circle" aria-hidden="true"></i> Page information</a></li><li id="t-smwbrowselink"><a href="/wiki/Special:Browse/:cavium-2Fthunderx-2Fcn8890"><i class="fa fa-tasks" aria-hidden="true"></i> Browse properties</a></li><li id="t-specialpages"><a href="/wiki/Special:SpecialPages"><i class="fa fa-certificate" aria-hidden="true"></i> Special Pages</a></li></ul>
</li>
<li><a><i class="fa fa-wheelchair" aria-hidden="true"></i></a>
  <ul>
    <li><a id="wikichip-dec-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a minus.svg" alt="Decrease Font Size" width="14"/> Decrease Size</a></li>
    <li><a id="wikichip-inc-font"><img src="//en.wikichip.org/w/resources/assets/wikichip/a plus.svg" alt="Increase Font Size" width="14"/> Increase Size</a></li>
    <li><a id="wikichip-std-font"><i class="fa fa-font" aria-hidden="true"></i> Normal Size</a></li>
  </ul>
</li>

</ul></nav>

    ThunderX CN8890  - Cavium    <span id="article-indicator"><div class="mw-indicators">
</div>
</span>
</div>


                <div id="article-breadcrumbs">
                    <span class="pull-left"><span class="subpages">&lt; <a href="/wiki/cavium" title="cavium">cavium</a>‎ | <a href="/wiki/cavium/thunderx" title="cavium/thunderx">thunderx</a></span></span>
                </div>	
														<p></p><div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><table class="infobox"><tbody><tr><td colspan="2"><small style="float: left; font-weight: bold;"><a href="/wiki/Special:FormEdit/chip/cavium/thunderx/cn8890" title="Special:FormEdit/chip/cavium/thunderx/cn8890"><i class="fa fa-edit"></i>Edit Values</a></small></td></tr><tr><td class="header-main" colspan="2">ThunderX CN8890</td></tr><tr><td class="header" colspan="2">General Info</td></tr><tr><td class="label">Designer</td><td style="width: 99%;"><a href="/wiki/Cavium" class="mw-redirect" title="Cavium">Cavium</a></td></tr><tr><td class="label">Manufacturer</td><td><a href="/w/index.php?title=GlobalFoundries&amp;action=edit&amp;redlink=1" class="new" title="GlobalFoundries (page does not exist)">GlobalFoundries</a></td></tr><tr><td class="label">Model Number</td><td style="width: 99%;">CN8890</td></tr><tr><td class="label">Part Number</td><td>CN8890-1900BG2601-AAP-Y-G</td></tr><tr><td class="label">Market</td><td>Server</td></tr><tr><td class="label">Introduction</td><td>June 3, 2014 (announced)<br/>March 31, 2016 (launched)</td></tr><tr><td class="label">Release Price</td><td>$785</td></tr><tr><td class="header" colspan="2">General Specs</td></tr><tr><td class="label">Family</td><td><a href="/wiki/cavium/thunderx" title="cavium/thunderx">ThunderX</a></td></tr><tr><td class="label">Frequency</td><td>1,900 MHz</td></tr><tr><td class="label">Bus type</td><td>CCPI</td></tr><tr><td class="header" colspan="2">Microarchitecture</td></tr><tr><td class="label">ISA</td><td>ARMv8.1 (ARM)</td></tr><tr><td class="label">Microarchitecture</td><td><a href="/wiki/cavium/microarchitectures/thunderx1" title="cavium/microarchitectures/thunderx1">ThunderX1</a></td></tr><tr><td class="label">Process</td><td><a href="/wiki/28_nm_process" class="mw-redirect" title="28 nm process">28 nm</a></td></tr><tr><td class="label">Technology</td><td>CMOS</td></tr><tr><td class="label">Word Size</td><td>64 bit</td></tr><tr><td class="label">Cores</td><td>48</td></tr><tr><td class="label">Threads</td><td>48</td></tr><tr><td class="label">Max Memory</td><td>1 TiB</td></tr><tr><td class="header" colspan="2">Multiprocessing</td></tr><tr><td class="label">Max SMP</td><td>2-Way (Multiprocessor)</td></tr></tbody></table>
<div id="toc" class="toc"><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Cache"><span class="tocnumber">1</span> <span class="toctext">Cache</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Memory_controller"><span class="tocnumber">2</span> <span class="toctext">Memory controller</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Expansions"><span class="tocnumber">3</span> <span class="toctext">Expansions</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Features"><span class="tocnumber">4</span> <span class="toctext">Features</span></a></li>
<li class="toclevel-1 tocsection-5"><a href="#Raw_info"><span class="tocnumber">5</span> <span class="toctext">Raw info</span></a>
<ul>
<li class="toclevel-2 tocsection-6"><a href="#lscpu"><span class="tocnumber">5.1</span> <span class="toctext">lscpu</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#lstopo"><span class="tocnumber">5.2</span> <span class="toctext">lstopo</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#cpuinfo"><span class="tocnumber">5.3</span> <span class="toctext">cpuinfo</span></a></li>
</ul>
</li>
</ul>
</div>

<h2><span class="mw-headline" id="Cache">Cache</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/thunderx/cn8890&amp;action=edit&amp;section=1" title="Edit section: Cache">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<dl><dd><i>Main article: <a href="/wiki/cavium/microarchitectures/thunderx1#Memory_Hierarchy" title="cavium/microarchitectures/thunderx1">ThunderX1§ Cache</a></i></dd></dl>
<div style="background:#f9f9f9; margin: 10px 2px 10px 2px; padding: 5px; border: 1px solid #a7d7f9; display: inline-block; width: 700px;">
<p><span style="margin: -12px -2px; float: right;"><a href="/wiki/Special:FormEdit/cache_size/cavium/thunderx/cn8890" title="Special:FormEdit/cache size/cavium/thunderx/cn8890">[Edit/Modify Cache Info]</a></span>
</p>
<table>
<tbody><tr>
<td rowspan="2" style="vertical-align:top;"><img alt="hierarchy icon.svg" src="/w/images/thumb/e/e4/hierarchy_icon.svg/75px-hierarchy_icon.svg.png" width="75" height="75" srcset="/w/images/thumb/e/e4/hierarchy_icon.svg/113px-hierarchy_icon.svg.png 1.5x, /w/images/thumb/e/e4/hierarchy_icon.svg/150px-hierarchy_icon.svg.png 2x"/></td>
<td colspan="2">
<div style="text-decoration: underline; font-size: 1.3em;">Cache Organization <span class="smw-highlighter" data-type="5" data-state="persistent" data-title="Information" title="Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.Note: All units are in kibibytes and mebibytes."><span class="smwtticon info"></span><div class="smwttcontent"><b><a href="/w/index.php?title=Cache&amp;action=edit&amp;redlink=1" class="new" title="Cache (page does not exist)">Cache</a></b> is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a <a href="/w/index.php?title=CPU&amp;action=edit&amp;redlink=1" class="new" title="CPU (page does not exist)">CPU</a> by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.<br/><br/>The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.<br/><br/>Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.<br/><br/>Note: All units are in <a href="/wiki/kibibytes" class="mw-redirect" title="kibibytes">kibibytes</a> and <a href="/wiki/mebibytes" class="mw-redirect" title="mebibytes">mebibytes</a>.</div></span></div>
</td>
</tr>
<tr style="vertical-align:top;"><td>
<table class="tl1" style="margin-left: 10px;"><tbody><tr><th style="min-width: 35px;">L1$</th><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="5,406,720&amp;#160;B 5.156&amp;#160;MiB "><span class="smwtext">5280KiB</span><div class="smwttcontent">5,406,720 B <br/>5.156 MiB <br/></div></span></td><td><table><tbody><tr><th style="text-align: center; min-width: 50px;">L1I$</th><td style="min-width: 50px;"><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="3,833,856&amp;#160;B 3.656&amp;#160;MiB "><span class="smwtext">3744KiB</span><div class="smwttcontent">3,833,856 B <br/>3.656 MiB <br/></div></span></td><td style="min-width: 75px;">48x78KiB</td><td style="min-width: 175px;">39-way set associative</td><td>write-back</td></tr><tr><th style="text-align: center; min-width: 50px;">L1D$</th><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="1,572,864&amp;#160;B 1.5&amp;#160;MiB "><span class="smwtext">1536KiB</span><div class="smwttcontent">1,572,864 B <br/>1.5 MiB <br/></div></span></td><td style="min-width: 75px;">48x32KiB</td><td style="min-width: 175px;">32-way set associative</td><td>write-back</td></tr></tbody></table></td></tr><tr><td colspan="4"><hr/></td></tr><tr><th style="min-width: 35px;">L2$</th><td><span class="smw-highlighter" data-type="3" data-state="inline" data-title="Unit conversion" title="16,384&amp;#160;KiB 16,777,216&amp;#160;B 0.0156&amp;#160;GiB "><span class="smwtext">16 MiB</span><div class="smwttcontent">16,384 KiB <br/>16,777,216 B <br/>0.0156 GiB <br/></div></span></td><td><table><tbody><tr><th style="text-align: center; min-width: 50px;"> </th><td style="min-width: 50px;"> </td><td style="min-width: 75px;"> </td><td style="min-width: 175px;">16-way set associative</td><td>write-back</td></tr></tbody></table></td></tr></tbody></table>
</td>
</tr>
</tbody></table>
</div>
<h2><span class="mw-headline" id="Memory_controller">Memory controller</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/thunderx/cn8890&amp;action=edit&amp;section=2" title="Edit section: Memory controller">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div style="background:#f9f9f9; margin: 10px 2px 10px 2px; padding: 5px; border: 1px solid #a7d7f9; display: inline-block; width: 700px;">
<p><span style="margin: -12px -2px; float: right;"><a href="/wiki/Special:FormEdit/memory_controller/cavium/thunderx/cn8890" title="Special:FormEdit/memory controller/cavium/thunderx/cn8890">[Edit/Modify Memory Info]</a></span>
</p>
<table>
<tbody><tr>
<td rowspan="2" style="vertical-align:top;"><img alt="ram icons.svg" src="/w/images/thumb/a/af/ram_icons.svg/75px-ram_icons.svg.png" width="75" height="69" srcset="/w/images/thumb/a/af/ram_icons.svg/113px-ram_icons.svg.png 1.5x, /w/images/thumb/a/af/ram_icons.svg/150px-ram_icons.svg.png 2x"/></td>
<td colspan="2">
<div style="text-decoration: underline; font-size: 1.3em;">Integrated Memory Controller</div>
</td>
</tr>
<tr style="vertical-align:top;"><td>
<table class="tl1" style="margin-left: 10px;"><tbody><tr><th style="width: 200px;">Max Type</th><td style="min-width: 100px;">DDR4-2400, DDR3-2133</td></tr><tr><th>Supports ECC</th><td>Yes</td></tr><tr><th style="width: 200px;">Max Mem</th><td>0.5 TiB</td></tr><tr><th>Controllers</th><td>4</td></tr><tr><th>Channels</th><td>8</td></tr>
</tbody></table>
</td>
</tr>
</tbody></table>
</div>
<h2><span class="mw-headline" id="Expansions">Expansions</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/thunderx/cn8890&amp;action=edit&amp;section=3" title="Edit section: Expansions">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="spec-box">
<p><span style="margin: -12px -2px; float: right;"><a href="/wiki/Special:FormEdit/expansions/cavium/thunderx/cn8890" title="Special:FormEdit/expansions/cavium/thunderx/cn8890">[Edit/Modify Expansions Info]</a></span>
</p>
<table>
<tbody><tr>
<td style="vertical-align:top;"><img alt="ide icon.svg" src="/w/images/thumb/8/84/ide_icon.svg/50px-ide_icon.svg.png" width="50" height="44" srcset="/w/images/thumb/8/84/ide_icon.svg/75px-ide_icon.svg.png 1.5x, /w/images/thumb/8/84/ide_icon.svg/100px-ide_icon.svg.png 2x"/></td>
<td><div style="text-decoration: underline; font-size: 1.3em;">Expansion Options</div></td>
</tr>
<tr style="vertical-align:top;">
<td colspan="2">
<div style="min-width: 100px; padding: 10px; display: inline-block;"><table><tbody><tr><td rowspan="3"><b>PCIe</b></td><td><b>Revision:</b> 3.0</td></tr><tr><td><b>Max Lanes:</b> 24</td></tr><tr><td><b>Configuration:</b> x16, x8, x4</td></tr></tbody></table></div>
<div style="min-width: 100px; padding: 10px; display: inline-block;"><table><tbody><tr><td rowspan="2"><b>SATA</b></td><td><b>Revision:</b> 3</td></tr><tr><td><b>Max Ports:</b> 16</td></tr></tbody></table></div>
<div style="min-width: 100px; padding: 10px; display: inline-block;"><table><tbody><tr><td rowspan="2"><b>USB</b></td><td><b>Revision:</b> 3</td></tr><tr><td><b>Max Ports:</b> 2</td></tr></tbody></table></div>
</td>
</tr>
</tbody></table>
</div>
<p><br/>
</p>
<h2><span class="mw-headline" id="Features">Features</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/thunderx/cn8890&amp;action=edit&amp;section=4" title="Edit section: Features">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div style="background:#f9f9f9; margin: 10px 2px 10px 2px; padding: 5px; border: 1px solid #a7d7f9; display: inline-block;">
<p><span style="margin: -12px -2px; float: right;"><a href="/wiki/Special:FormEdit/arm_features/cavium/thunderx/cn8890" title="Special:FormEdit/arm features/cavium/thunderx/cn8890">[Edit/Modify Supported Features]</a></span>
</p>
<table>
<tbody><tr>
<td rowspan="2" style="vertical-align:top;"><img alt="Cog-icon-grey.svg" src="/w/images/thumb/a/ac/Cog-icon-grey.svg/75px-Cog-icon-grey.svg.png" width="75" height="95" srcset="/w/images/thumb/a/ac/Cog-icon-grey.svg/113px-Cog-icon-grey.svg.png 1.5x, /w/images/thumb/a/ac/Cog-icon-grey.svg/150px-Cog-icon-grey.svg.png 2x"/></td>
<td colspan="2">
<div style="text-decoration: underline; font-size: 1.3em;">Supported <a href="/wiki/ARM" class="mw-redirect" title="ARM"><span style="color: black;">ARM</span></a> <a href="/w/index.php?title=arm/extensions&amp;action=edit&amp;redlink=1" class="new" title="arm/extensions (page does not exist)"><span style="color: black;">Extensions</span></a> &amp; Processor Features</div>
</td>
</tr>
<tr style="vertical-align:top;"><td>
<table class="tl1" style="font-size: 0.9em; float: left; margin-right: 10px;"><tbody><tr><th style="width: 120px;">NEON</th><td>Advanced SIMD extension</td></tr><tr><th style="width: 120px;">TrustZone</th><td>TrustZone Security Extensions</td></tr><tr><th style="width: 120px;">PMUv3</th><td>ARMv8 PMUv3 Performance Monitors Extension</td></tr><tr><th style="width: 120px;">CRC32</th><td>CRC-32 checksum Extension</td></tr><tr><th style="width: 120px;">Crypto</th><td>Cryptographic Extension</td></tr><tr><th style="width: 120px;">FP</th><td>Floating-point Extension</td></tr><tr><th style="width: 120px;">SIMD</th><td>Advanced SIMD extension</td></tr></tbody></table>
</td>
</tr>
</tbody></table>
</div>
<p>ThunderX_CP: public and private cloud servers.
</p>
<h2><span class="mw-headline" id="Raw_info">Raw info</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/thunderx/cn8890&amp;action=edit&amp;section=5" title="Edit section: Raw info">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="lscpu">lscpu</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/thunderx/cn8890&amp;action=edit&amp;section=6" title="Edit section: lscpu">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre># lscpu
Architecture:          aarch64
Byte Order:            Little Endian
CPU(s):                96
On-line CPU(s) list:   0-95
Thread(s) per core:    1
Core(s) per socket:    48
Socket(s):             2
NUMA node(s):          2
L1d cache:             32K
L1i cache:             78K
L2 cache:              16384K
NUMA node0 CPU(s):     0-47
NUMA node1 CPU(s):     48-95
</pre>
<h3><span class="mw-headline" id="lstopo">lstopo</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/thunderx/cn8890&amp;action=edit&amp;section=7" title="Edit section: lstopo">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre style="height: 300px; overflow-y: scroll;"># lstopo-no-graphics 
Machine (252GB total)
  NUMANode L#0 (P#0 126GB)
    Package L#0 + L2 L#0 (16MB)
      L1d L#0 (32KB) + L1i L#0 (78KB) + Core L#0 + PU L#0 (P#0)
      L1d L#1 (32KB) + L1i L#1 (78KB) + Core L#1 + PU L#1 (P#1)
      L1d L#2 (32KB) + L1i L#2 (78KB) + Core L#2 + PU L#2 (P#2)
      L1d L#3 (32KB) + L1i L#3 (78KB) + Core L#3 + PU L#3 (P#3)
      L1d L#4 (32KB) + L1i L#4 (78KB) + Core L#4 + PU L#4 (P#4)
      L1d L#5 (32KB) + L1i L#5 (78KB) + Core L#5 + PU L#5 (P#5)
      L1d L#6 (32KB) + L1i L#6 (78KB) + Core L#6 + PU L#6 (P#6)
      L1d L#7 (32KB) + L1i L#7 (78KB) + Core L#7 + PU L#7 (P#7)
      L1d L#8 (32KB) + L1i L#8 (78KB) + Core L#8 + PU L#8 (P#8)
      L1d L#9 (32KB) + L1i L#9 (78KB) + Core L#9 + PU L#9 (P#9)
      L1d L#10 (32KB) + L1i L#10 (78KB) + Core L#10 + PU L#10 (P#10)
      L1d L#11 (32KB) + L1i L#11 (78KB) + Core L#11 + PU L#11 (P#11)
      L1d L#12 (32KB) + L1i L#12 (78KB) + Core L#12 + PU L#12 (P#12)
      L1d L#13 (32KB) + L1i L#13 (78KB) + Core L#13 + PU L#13 (P#13)
      L1d L#14 (32KB) + L1i L#14 (78KB) + Core L#14 + PU L#14 (P#14)
      L1d L#15 (32KB) + L1i L#15 (78KB) + Core L#15 + PU L#15 (P#15)
      L1d L#16 (32KB) + L1i L#16 (78KB) + Core L#16 + PU L#16 (P#16)
      L1d L#17 (32KB) + L1i L#17 (78KB) + Core L#17 + PU L#17 (P#17)
      L1d L#18 (32KB) + L1i L#18 (78KB) + Core L#18 + PU L#18 (P#18)
      L1d L#19 (32KB) + L1i L#19 (78KB) + Core L#19 + PU L#19 (P#19)
      L1d L#20 (32KB) + L1i L#20 (78KB) + Core L#20 + PU L#20 (P#20)
      L1d L#21 (32KB) + L1i L#21 (78KB) + Core L#21 + PU L#21 (P#21)
      L1d L#22 (32KB) + L1i L#22 (78KB) + Core L#22 + PU L#22 (P#22)
      L1d L#23 (32KB) + L1i L#23 (78KB) + Core L#23 + PU L#23 (P#23)
      L1d L#24 (32KB) + L1i L#24 (78KB) + Core L#24 + PU L#24 (P#24)
      L1d L#25 (32KB) + L1i L#25 (78KB) + Core L#25 + PU L#25 (P#25)
      L1d L#26 (32KB) + L1i L#26 (78KB) + Core L#26 + PU L#26 (P#26)
      L1d L#27 (32KB) + L1i L#27 (78KB) + Core L#27 + PU L#27 (P#27)
      L1d L#28 (32KB) + L1i L#28 (78KB) + Core L#28 + PU L#28 (P#28)
      L1d L#29 (32KB) + L1i L#29 (78KB) + Core L#29 + PU L#29 (P#29)
      L1d L#30 (32KB) + L1i L#30 (78KB) + Core L#30 + PU L#30 (P#30)
      L1d L#31 (32KB) + L1i L#31 (78KB) + Core L#31 + PU L#31 (P#31)
      L1d L#32 (32KB) + L1i L#32 (78KB) + Core L#32 + PU L#32 (P#32)
      L1d L#33 (32KB) + L1i L#33 (78KB) + Core L#33 + PU L#33 (P#33)
      L1d L#34 (32KB) + L1i L#34 (78KB) + Core L#34 + PU L#34 (P#34)
      L1d L#35 (32KB) + L1i L#35 (78KB) + Core L#35 + PU L#35 (P#35)
      L1d L#36 (32KB) + L1i L#36 (78KB) + Core L#36 + PU L#36 (P#36)
      L1d L#37 (32KB) + L1i L#37 (78KB) + Core L#37 + PU L#37 (P#37)
      L1d L#38 (32KB) + L1i L#38 (78KB) + Core L#38 + PU L#38 (P#38)
      L1d L#39 (32KB) + L1i L#39 (78KB) + Core L#39 + PU L#39 (P#39)
      L1d L#40 (32KB) + L1i L#40 (78KB) + Core L#40 + PU L#40 (P#40)
      L1d L#41 (32KB) + L1i L#41 (78KB) + Core L#41 + PU L#41 (P#41)
      L1d L#42 (32KB) + L1i L#42 (78KB) + Core L#42 + PU L#42 (P#42)
      L1d L#43 (32KB) + L1i L#43 (78KB) + Core L#43 + PU L#43 (P#43)
      L1d L#44 (32KB) + L1i L#44 (78KB) + Core L#44 + PU L#44 (P#44)
      L1d L#45 (32KB) + L1i L#45 (78KB) + Core L#45 + PU L#45 (P#45)
      L1d L#46 (32KB) + L1i L#46 (78KB) + Core L#46 + PU L#46 (P#46)
      L1d L#47 (32KB) + L1i L#47 (78KB) + Core L#47 + PU L#47 (P#47)
    HostBridge L#0
      PCIBridge
        2 x { PCI 177d:a026 }
      PCI 177d:a018
      PCIBridge
        PCI 177d:a01d
      PCIBridge
        PCI 177d:a01a
      PCIBridge
        PCI 177d:a019
    HostBridge L#5
      PCI 177d:a01c
        Block(Disk) L#0 &#34;sda&#34;
      2 x { PCI 177d:a01c }
      PCI 177d:a01c
        Block(Disk) L#1 &#34;sdb&#34;
    HostBridge L#6
      PCIBridge
        PCI 177d:a01e
        PCI 177d:a034
          Net L#2 &#34;enP2p1s0f1&#34;
        PCI 177d:a034
          Net L#3 &#34;enP2p1s0f2&#34;
        PCI 177d:a034
          Net L#4 &#34;enP2p1s0f3&#34;
        PCI 177d:a034
          Net L#5 &#34;enP2p1s0f4&#34;
        PCI 177d:a034
          Net L#6 &#34;enP2p1s0f5&#34;
        55 x { PCI 177d:a034 }
      PCI 177d:a01f
    HostBridge L#8
      8 x { PCI 177d:a01c }
    HostBridge L#9
      PCIBridge
        PCIBridge
          PCI 1a03:2000
            GPU L#7 &#34;card0&#34;
            GPU L#8 &#34;controlD64&#34;
  NUMANode L#1 (P#1 126GB)
    Package L#1 + L2 L#1 (16MB)
      L1d L#48 (32KB) + L1i L#48 (78KB) + Core L#48 + PU L#48 (P#48)
      L1d L#49 (32KB) + L1i L#49 (78KB) + Core L#49 + PU L#49 (P#49)
      L1d L#50 (32KB) + L1i L#50 (78KB) + Core L#50 + PU L#50 (P#50)
      L1d L#51 (32KB) + L1i L#51 (78KB) + Core L#51 + PU L#51 (P#51)
      L1d L#52 (32KB) + L1i L#52 (78KB) + Core L#52 + PU L#52 (P#52)
      L1d L#53 (32KB) + L1i L#53 (78KB) + Core L#53 + PU L#53 (P#53)
      L1d L#54 (32KB) + L1i L#54 (78KB) + Core L#54 + PU L#54 (P#54)
      L1d L#55 (32KB) + L1i L#55 (78KB) + Core L#55 + PU L#55 (P#55)
      L1d L#56 (32KB) + L1i L#56 (78KB) + Core L#56 + PU L#56 (P#56)
      L1d L#57 (32KB) + L1i L#57 (78KB) + Core L#57 + PU L#57 (P#57)
      L1d L#58 (32KB) + L1i L#58 (78KB) + Core L#58 + PU L#58 (P#58)
      L1d L#59 (32KB) + L1i L#59 (78KB) + Core L#59 + PU L#59 (P#59)
      L1d L#60 (32KB) + L1i L#60 (78KB) + Core L#60 + PU L#60 (P#60)
      L1d L#61 (32KB) + L1i L#61 (78KB) + Core L#61 + PU L#61 (P#61)
      L1d L#62 (32KB) + L1i L#62 (78KB) + Core L#62 + PU L#62 (P#62)
      L1d L#63 (32KB) + L1i L#63 (78KB) + Core L#63 + PU L#63 (P#63)
      L1d L#64 (32KB) + L1i L#64 (78KB) + Core L#64 + PU L#64 (P#64)
      L1d L#65 (32KB) + L1i L#65 (78KB) + Core L#65 + PU L#65 (P#65)
      L1d L#66 (32KB) + L1i L#66 (78KB) + Core L#66 + PU L#66 (P#66)
      L1d L#67 (32KB) + L1i L#67 (78KB) + Core L#67 + PU L#67 (P#67)
      L1d L#68 (32KB) + L1i L#68 (78KB) + Core L#68 + PU L#68 (P#68)
      L1d L#69 (32KB) + L1i L#69 (78KB) + Core L#69 + PU L#69 (P#69)
      L1d L#70 (32KB) + L1i L#70 (78KB) + Core L#70 + PU L#70 (P#70)
      L1d L#71 (32KB) + L1i L#71 (78KB) + Core L#71 + PU L#71 (P#71)
      L1d L#72 (32KB) + L1i L#72 (78KB) + Core L#72 + PU L#72 (P#72)
      L1d L#73 (32KB) + L1i L#73 (78KB) + Core L#73 + PU L#73 (P#73)
      L1d L#74 (32KB) + L1i L#74 (78KB) + Core L#74 + PU L#74 (P#74)
      L1d L#75 (32KB) + L1i L#75 (78KB) + Core L#75 + PU L#75 (P#75)
      L1d L#76 (32KB) + L1i L#76 (78KB) + Core L#76 + PU L#76 (P#76)
      L1d L#77 (32KB) + L1i L#77 (78KB) + Core L#77 + PU L#77 (P#77)
      L1d L#78 (32KB) + L1i L#78 (78KB) + Core L#78 + PU L#78 (P#78)
      L1d L#79 (32KB) + L1i L#79 (78KB) + Core L#79 + PU L#79 (P#79)
      L1d L#80 (32KB) + L1i L#80 (78KB) + Core L#80 + PU L#80 (P#80)
      L1d L#81 (32KB) + L1i L#81 (78KB) + Core L#81 + PU L#81 (P#81)
      L1d L#82 (32KB) + L1i L#82 (78KB) + Core L#82 + PU L#82 (P#82)
      L1d L#83 (32KB) + L1i L#83 (78KB) + Core L#83 + PU L#83 (P#83)
      L1d L#84 (32KB) + L1i L#84 (78KB) + Core L#84 + PU L#84 (P#84)
      L1d L#85 (32KB) + L1i L#85 (78KB) + Core L#85 + PU L#85 (P#85)
      L1d L#86 (32KB) + L1i L#86 (78KB) + Core L#86 + PU L#86 (P#86)
      L1d L#87 (32KB) + L1i L#87 (78KB) + Core L#87 + PU L#87 (P#87)
      L1d L#88 (32KB) + L1i L#88 (78KB) + Core L#88 + PU L#88 (P#88)
      L1d L#89 (32KB) + L1i L#89 (78KB) + Core L#89 + PU L#89 (P#89)
      L1d L#90 (32KB) + L1i L#90 (78KB) + Core L#90 + PU L#90 (P#90)
      L1d L#91 (32KB) + L1i L#91 (78KB) + Core L#91 + PU L#91 (P#91)
      L1d L#92 (32KB) + L1i L#92 (78KB) + Core L#92 + PU L#92 (P#92)
      L1d L#93 (32KB) + L1i L#93 (78KB) + Core L#93 + PU L#93 (P#93)
      L1d L#94 (32KB) + L1i L#94 (78KB) + Core L#94 + PU L#94 (P#94)
      L1d L#95 (32KB) + L1i L#95 (78KB) + Core L#95 + PU L#95 (P#95)
    HostBridge L#12
      PCIBridge
        2 x { PCI 177d:a026 }
      PCI 177d:a018
      PCIBridge
        PCI 177d:a01d
      PCIBridge
        PCI 177d:a01a
      PCIBridge
        PCI 177d:a019
    HostBridge L#17
      4 x { PCI 177d:a01c }
    HostBridge L#18
      PCIBridge
        PCI 177d:a01e
        PCI 177d:a034
          Net L#9 &#34;enP6p1s0f1&#34;
        PCI 177d:a034
          Net L#10 &#34;enP6p1s0f2&#34;
        22 x { PCI 177d:a034 }
      PCI 177d:a01f
    HostBridge L#20
      8 x { PCI 177d:a01c }
</pre>
<h3><span class="mw-headline" id="cpuinfo">cpuinfo</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="/w/index.php?title=cavium/thunderx/cn8890&amp;action=edit&amp;section=8" title="Edit section: cpuinfo">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<pre style="height: 100px; overflow-y: scroll;"># cat /proc/cpuinfo
processor	: 0
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 1
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 2
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 3
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 4
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 5
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 6
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 7
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 8
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 9
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 10
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 11
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 12
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 13
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 14
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 15
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 16
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 17
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 18
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 19
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 20
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 21
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 22
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 23
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 24
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 25
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 26
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 27
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 28
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 29
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 30
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 31
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 32
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 33
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 34
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 35
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 36
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 37
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 38
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 39
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 40
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 41
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 42
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 43
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 44
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 45
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 46
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 47
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 48
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 49
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 50
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 51
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 52
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 53
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 54
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 55
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 56
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 57
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 58
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 59
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 60
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 61
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 62
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 63
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 64
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 65
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 66
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 67
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 68
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 69
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 70
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 71
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 72
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 73
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 74
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 75
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 76
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 77
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 78
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 79
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 80
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 81
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 82
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 83
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 84
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 85
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 86
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 87
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 88
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 89
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 90
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 91
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 92
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 93
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 94
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1

processor	: 95
BogoMIPS	: 200.00
Features	: fp asimd evtstrm aes pmull sha1 sha2 crc32
CPU implementer	: 0x43
CPU architecture: 8
CPU variant	: 0x1
CPU part	: 0x0a1
CPU revision	: 1
</pre>
<p>See <a href="/wiki/arm/armv8#ARMv8_Extensions_and_Processor_Features" title="arm/armv8">ARMv8 features</a> for a description of flags.
</p>
<!-- Saved in parser cache with key wikichip:pcache:idhash:32046-0!*!0!!en!5!* and timestamp 20240910230135 and revision id 84629
 -->
</div><div class="visualClear"></div><div class="printfooter">Retrieved from &#34;<a dir="ltr" href="https://en.wikichip.org/w/index.php?title=cavium/thunderx/cn8890&amp;oldid=84629">https://en.wikichip.org/w/index.php?title=cavium/thunderx/cn8890&amp;oldid=84629</a>&#34;</div><div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="/wiki/Special:Categories" title="Special:Categories">Categories</a>: <ul><li><a href="/wiki/Category:all_microprocessor_models" title="Category:all microprocessor models">all microprocessor models</a></li><li><a href="/wiki/Category:microprocessor_models_by_cavium" title="Category:microprocessor models by cavium">microprocessor models by cavium</a></li><li><a href="/w/index.php?title=Category:microprocessor_models_by_cavium_based_on_thunderx1&amp;action=edit&amp;redlink=1" class="new" title="Category:microprocessor models by cavium based on thunderx1 (page does not exist)">microprocessor models by cavium based on thunderx1</a></li><li><a href="/wiki/Category:microprocessor_models_by_globalfoundries" title="Category:microprocessor models by globalfoundries">microprocessor models by globalfoundries</a></li></ul></div></div><div id="mw-data-after-content">
	<div class="smwfact"><div class="smwfactboxhead">Facts about &#34;<span class="swmfactboxheadbrowse"><a href="/wiki/Special:Browse/:cavium-2Fthunderx-2Fcn8890" title="Special:Browse/:cavium-2Fthunderx-2Fcn8890">ThunderX CN8890  - Cavium</a></span>&#34;</div><div class="smwrdflink"><span class="rdflink"><a href="/wiki/Special:ExportRDF/cavium/thunderx/cn8890" title="Special:ExportRDF/cavium/thunderx/cn8890">RDF feed</a></span></div><table class="smwfacttable" cellspacing="0" cellpadding="2"><tbody><tr class="row-odd"><td class="smwspecname"><span class="smw-highlighter" data-type="1" data-state="inline" data-title="Property" title="&#34;Has subobject&#34; is a predefined property representing a container construct and is provided by Semantic MediaWiki."><span class="smwbuiltin"><a href="/wiki/Property:Has_subobject" title="Property:Has subobject">Has subobject</a></span><div class="smwttcontent">&#34;Has subobject&#34; is a predefined property representing a <a rel="nofollow" class="external text" href="https://www.semantic-mediawiki.org/wiki/Help:Container">container</a> construct and is provided by <a rel="nofollow" class="external text" href="https://www.semantic-mediawiki.org/wiki/Help:Special_properties">Semantic MediaWiki</a>.</div></span></td><td class="smwspecs"><span class="smw-subobject-entity"><a href="/wiki/cavium/thunderx/cn8890#pcie" title="cavium/thunderx/cn8890">ThunderX CN8890  - Cavium#pcie</a></span><span class="smwbrowse"><a href="/wiki/Special:Browse/:cavium-2Fthunderx-2Fcn8890-23pcie" title="Special:Browse/:cavium-2Fthunderx-2Fcn8890-23pcie"> +</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:base_frequency" title="Property:base frequency">base frequency</a></td><td class="smwprops">1,900 MHz (1.9 GHz, 1,900,000 kHz)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:base-20frequency/1900-20MHz" title="Special:SearchByProperty/:base-20frequency/1900-20MHz">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:bus_type" title="Property:bus type">bus type</a></td><td class="smwprops">CCPI  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:bus-20type/CCPI" title="Special:SearchByProperty/:bus-20type/CCPI">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:core_count" title="Property:core count">core count</a></td><td class="smwprops">48  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:core-20count/48" title="Special:SearchByProperty/:core-20count/48">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:designer" title="Property:designer">designer</a></td><td class="smwprops">Cavium  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:designer/Cavium" title="Special:SearchByProperty/:designer/Cavium">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:family" title="Property:family">family</a></td><td class="smwprops">ThunderX  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:family/ThunderX" title="Special:SearchByProperty/:family/ThunderX">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:first_announced" title="Property:first announced">first announced</a></td><td class="smwprops">June 3, 2014  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20announced/3-20June-202014" title="Special:SearchByProperty/:first-20announced/3-20June-202014">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:first_launched" title="Property:first launched">first launched</a></td><td class="smwprops">March 31, 2016  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:first-20launched/31-20March-202016" title="Special:SearchByProperty/:first-20launched/31-20March-202016">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:full_page_name" title="Property:full page name">full page name</a></td><td class="smwprops">cavium/thunderx/cn8890  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:full-20page-20name/cavium-2Fthunderx-2Fcn8890" title="Special:SearchByProperty/:full-20page-20name/cavium-2Fthunderx-2Fcn8890">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:has_ecc_memory_support" title="Property:has ecc memory support">has ecc memory support</a></td><td class="smwprops">true  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:has-20ecc-20memory-20support/true" title="Special:SearchByProperty/:has-20ecc-20memory-20support/true">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:instance_of" title="Property:instance of">instance of</a></td><td class="smwprops">microprocessor  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:instance-20of/microprocessor" title="Special:SearchByProperty/:instance-20of/microprocessor">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:isa" title="Property:isa">isa</a></td><td class="smwprops">ARMv8.1  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:isa/ARMv8.1" title="Special:SearchByProperty/:isa/ARMv8.1">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:isa_family" title="Property:isa family">isa family</a></td><td class="smwprops">ARM  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:isa-20family/ARM" title="Special:SearchByProperty/:isa-20family/ARM">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:l1$_size" title="Property:l1$ size">l1$ size</a></td><td class="smwprops">5,280 KiB (5,406,720 B, 5.156 MiB)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:l1-24-20size/5280-20KiB" title="Special:SearchByProperty/:l1-24-20size/5280-20KiB">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:l1d$_description" title="Property:l1d$ description">l1d$ description</a></td><td class="smwprops">32-way set associative  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:l1d-24-20description/32-2Dway-20set-20associative" title="Special:SearchByProperty/:l1d-24-20description/32-2Dway-20set-20associative">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:l1d$_size" title="Property:l1d$ size">l1d$ size</a></td><td class="smwprops">1,536 KiB (1,572,864 B, 1.5 MiB)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:l1d-24-20size/1536-20KiB" title="Special:SearchByProperty/:l1d-24-20size/1536-20KiB">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:l1i$_description" title="Property:l1i$ description">l1i$ description</a></td><td class="smwprops">39-way set associative  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:l1i-24-20description/39-2Dway-20set-20associative" title="Special:SearchByProperty/:l1i-24-20description/39-2Dway-20set-20associative">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:l1i$_size" title="Property:l1i$ size">l1i$ size</a></td><td class="smwprops">3,744 KiB (3,833,856 B, 3.656 MiB)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:l1i-24-20size/3744-20KiB" title="Special:SearchByProperty/:l1i-24-20size/3744-20KiB">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:l2$_description" title="Property:l2$ description">l2$ description</a></td><td class="smwprops">16-way set associative  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:l2-24-20description/16-2Dway-20set-20associative" title="Special:SearchByProperty/:l2-24-20description/16-2Dway-20set-20associative">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:l2$_size" title="Property:l2$ size">l2$ size</a></td><td class="smwprops">16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:l2-24-20size/16-20MiB" title="Special:SearchByProperty/:l2-24-20size/16-20MiB">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:ldate" title="Property:ldate">ldate</a></td><td class="smwprops">March 31, 2016  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:ldate/31-20March-202016" title="Special:SearchByProperty/:ldate/31-20March-202016">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:manufacturer" title="Property:manufacturer">manufacturer</a></td><td class="smwprops">GlobalFoundries  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:manufacturer/GlobalFoundries" title="Special:SearchByProperty/:manufacturer/GlobalFoundries">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:market_segment" title="Property:market segment">market segment</a></td><td class="smwprops">Server  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:market-20segment/Server" title="Special:SearchByProperty/:market-20segment/Server">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:max_cpu_count" title="Property:max cpu count">max cpu count</a></td><td class="smwprops">2  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:max-20cpu-20count/2" title="Special:SearchByProperty/:max-20cpu-20count/2">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:max_memory" title="Property:max memory">max memory</a></td><td class="smwprops">1,048,576 MiB (1,073,741,824 KiB, 1,099,511,627,776 B, 1,024 GiB, 1 TiB)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:max-20memory/1048576-20MiB" title="Special:SearchByProperty/:max-20memory/1048576-20MiB">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:max_memory_channels" title="Property:max memory channels">max memory channels</a></td><td class="smwprops">8  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:max-20memory-20channels/8" title="Special:SearchByProperty/:max-20memory-20channels/8">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:max_sata_ports" title="Property:max sata ports">max sata ports</a></td><td class="smwprops">16  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:max-20sata-20ports/16" title="Special:SearchByProperty/:max-20sata-20ports/16">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:max_usb_ports" title="Property:max usb ports">max usb ports</a></td><td class="smwprops">2  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:max-20usb-20ports/2" title="Special:SearchByProperty/:max-20usb-20ports/2">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:microarchitecture" title="Property:microarchitecture">microarchitecture</a></td><td class="smwprops">ThunderX1  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:microarchitecture/ThunderX1" title="Special:SearchByProperty/:microarchitecture/ThunderX1">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:model_number" title="Property:model number">model number</a></td><td class="smwprops">CN8890  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:model-20number/CN8890" title="Special:SearchByProperty/:model-20number/CN8890">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:name" title="Property:name">name</a></td><td class="smwprops">ThunderX CN8890  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:name/ThunderX-20CN8890" title="Special:SearchByProperty/:name/ThunderX-20CN8890">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:part_number" title="Property:part number">part number</a></td><td class="smwprops">CN8890-1900BG2601-AAP-Y-G  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:part-20number/CN8890-2D1900BG2601-2DAAP-2DY-2DG" title="Special:SearchByProperty/:part-20number/CN8890-2D1900BG2601-2DAAP-2DY-2DG">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:process" title="Property:process">process</a></td><td class="smwprops">28 nm (0.028 μm, 2.8e-5 mm)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:process/28-20nm" title="Special:SearchByProperty/:process/28-20nm">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:release_price" title="Property:release price">release price</a></td><td class="smwprops">$ 785.00 (€ 706.50, £ 635.85, ¥ 81,114.05)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:release-20price/-24-20785" title="Special:SearchByProperty/:release-20price/-24-20785">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/w/index.php?title=Property:smp_max_ways&amp;action=edit&amp;redlink=1" class="new" title="Property:smp max ways (page does not exist)">smp max ways</a></td><td class="smwprops"><a href="/w/index.php?title=2&amp;action=edit&amp;redlink=1" class="new" title="2 (page does not exist)">2</a>  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:smp-20max-20ways/2" title="Special:SearchByProperty/:smp-20max-20ways/2">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:supported_memory_type" title="Property:supported memory type">supported memory type</a></td><td class="smwprops">DDR4-2400  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:supported-20memory-20type/DDR4-2D2400" title="Special:SearchByProperty/:supported-20memory-20type/DDR4-2D2400">+</a></span> and DDR3-2133  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:supported-20memory-20type/DDR3-2D2133" title="Special:SearchByProperty/:supported-20memory-20type/DDR3-2D2133">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:technology" title="Property:technology">technology</a></td><td class="smwprops">CMOS  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:technology/CMOS" title="Special:SearchByProperty/:technology/CMOS">+</a></span></td></tr><tr class="row-even"><td class="smwpropname"><a href="/wiki/Property:thread_count" title="Property:thread count">thread count</a></td><td class="smwprops">48  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:thread-20count/48" title="Special:SearchByProperty/:thread-20count/48">+</a></span></td></tr><tr class="row-odd"><td class="smwpropname"><a href="/wiki/Property:word_size" title="Property:word size">word size</a></td><td class="smwprops">64 bit (8 octets, 16 nibbles)  <span class="smwsearch"><a href="/wiki/Special:SearchByProperty/:word-20size/64-20bit" title="Special:SearchByProperty/:word-20size/64-20bit">+</a></span></td></tr></tbody></table></div>

</div>
				</div>
				
</div> <!-- mw-body-content END -->
</div> <!-- mw-body-content enclosure END -->
</div> <!-- wikichip-body-container END -->
<!-- wikichip-bottom START -->
<div id="wikichip-bottom">
    <!-- wikichip-footer-cont START -->
    <div id="wikichip-footer-cont">
    <!-- wikichip-afooter START -->
        <div id="wikichip-afooter">
                    	
			<!-- Ezoic - wikichip/global/footer - bottom_of_page -->
			<div id="ezoic-pub-ad-placeholder-127">
                	        <script async="" src="//pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script>
                	        <ins class="adsbygoogle" style="display:block" data-ad-client="ca-pub-1951113009523412" data-ad-slot="3591436790" data-ad-format="auto"></ins>
                	        <script>(adsbygoogle = window.adsbygoogle || []).push({});</script>
			</div>
			<!-- End Ezoic - wikichip/global/footer - bottom_of_page -->

			                            </div>
    <!-- wikichip-afooter END -->
    <!-- wikichip-footer START -->
        <div id="wikichip-footer">

                                <div id="footer-last-mod">
                         This page was last modified on 4 December 2018, at 14:32.                        </div>
                                <div id="footer-places"><ul>
                        <li><a href="/wiki/WikiChip:Privacy_policy" title="WikiChip:Privacy policy">Privacy policy</a></li><li><a href="/wiki/WikiChip:About" title="WikiChip:About">About WikiChip</a></li><li><a href="/wiki/WikiChip:General_disclaimer" title="WikiChip:General disclaimer">Disclaimers</a></li>                        </ul></div>
                        
        </div>
    <!-- wikichip-footer END -->
    </div>
    <!-- wikichip-footer-cont END -->
</div>
<!-- wikichip-bottom START -->
 
    
    
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.load(["ext.smw.tooltips","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.headertabs","ext.headertabs.large","skins.WikiChip2.js"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":163});});</script></div>
<!-- A:IL01 START -->
<script type="text/javascript"> var infolinks_pid = 3234819; var infolinks_wsid = 0;</script>
<script type="text/javascript" src="//resources.infolinks.com/js/infolinks%5Fmain.js"></script>
<!-- A:IL01 END -->




<span id="ezoic-pub-ad-placeholder-0"></span><script data-cfasync="false">function _emitEzConsentEvent(){var customEvent=new CustomEvent("ezConsentEvent",{detail:{ezTcfConsent:window.ezTcfConsent},bubbles:true,cancelable:true,});document.dispatchEvent(customEvent);}
(function(window,document){function _setAllEzConsentTrue(){window.ezTcfConsent.loaded=true;window.ezTcfConsent.store_info=true;window.ezTcfConsent.develop_and_improve_services=true;window.ezTcfConsent.measure_ad_performance=true;window.ezTcfConsent.measure_content_performance=true;window.ezTcfConsent.select_basic_ads=true;window.ezTcfConsent.create_ad_profile=true;window.ezTcfConsent.select_personalized_ads=true;window.ezTcfConsent.create_content_profile=true;window.ezTcfConsent.select_personalized_content=true;window.ezTcfConsent.understand_audiences=true;window.ezTcfConsent.use_limited_data_to_select_content=true;window.ezTcfConsent.select_personalized_content=true;}
function _clearEzConsentCookie(){document.cookie="ezCMPCookieConsent=tcf2;Domain=.wikichip.org;Path=/;expires=Thu, 01 Jan 1970 00:00:00 GMT";}
_clearEzConsentCookie();if(typeof window.__tcfapi!=="undefined"){window.ezgconsent=false;var amazonHasRun=false;function _ezAllowed(tcdata,purpose){return(tcdata.purpose.consents[purpose]||tcdata.purpose.legitimateInterests[purpose]);}
function _reloadAds(){if(typeof window.ezorefgsl==="function"&&typeof window.ezslots==="object"){if(typeof __ezapsFetchBids=="function"&&amazonHasRun===false){ezapsFetchBids(__ezaps);if(typeof __ezapsVideo!="undefined"){ezapsFetchBids(__ezapsVideo,"video");}
amazonHasRun=true;}
var slots=[];for(var i=0;i<window.ezslots.length;i++){if(window[window.ezslots[i]]&&typeof window[window.ezslots[i]]==="object"){slots.push(window[window.ezslots[i]]);}else{setTimeout(_reloadAds,100);return false;}}
for(var i=0;i<slots.length;i++){window.ezorefgsl(slots[i]);}}else if(!window.ezadtimeoutset){window.ezadtimeoutset=true;setTimeout(_reloadAds,100);}}
function _handleConsentDecision(tcdata){window.ezTcfConsent.loaded=true;if(!tcdata.vendor.consents["347"]&&!tcdata.vendor.legitimateInterests["347"]){window._emitEzConsentEvent();return;}
window.ezTcfConsent.store_info=_ezAllowed(tcdata,"1");window.ezTcfConsent.develop_and_improve_services=_ezAllowed(tcdata,"10");window.ezTcfConsent.measure_content_performance=_ezAllowed(tcdata,"8");window.ezTcfConsent.select_basic_ads=_ezAllowed(tcdata,"2");window.ezTcfConsent.create_ad_profile=_ezAllowed(tcdata,"3");window.ezTcfConsent.select_personalized_ads=_ezAllowed(tcdata,"4");window.ezTcfConsent.create_content_profile=_ezAllowed(tcdata,"5");window.ezTcfConsent.measure_ad_performance=_ezAllowed(tcdata,"7");window.ezTcfConsent.use_limited_data_to_select_content=_ezAllowed(tcdata,"11");window.ezTcfConsent.select_personalized_content=_ezAllowed(tcdata,"6");window.ezTcfConsent.understand_audiences=_ezAllowed(tcdata,"9");window._emitEzConsentEvent();}
function _handleGoogleConsentV2(tcdata){if(!tcdata||!tcdata.purpose||!tcdata.purpose.consents){return;}
var googConsentV2={};if(tcdata.purpose.consents[1]){googConsentV2.ad_storage='granted';googConsentV2.analytics_storage='granted';}
if(tcdata.purpose.consents[3]&&tcdata.purpose.consents[4]){googConsentV2.ad_personalization='granted';}
if(tcdata.purpose.consents[1]&&tcdata.purpose.consents[7]){googConsentV2.ad_user_data='granted';}
if(googConsentV2.analytics_storage=='denied'){gtag('set','url_passthrough',true);}
gtag('consent','update',googConsentV2);}
__tcfapi("addEventListener",2,function(tcdata,success){if(!success||!tcdata){window._emitEzConsentEvent();return;}
if(!tcdata.gdprApplies){_setAllEzConsentTrue();window._emitEzConsentEvent();return;}
if(tcdata.eventStatus==="useractioncomplete"||tcdata.eventStatus==="tcloaded"){if(typeof gtag!='undefined'){_handleGoogleConsentV2(tcdata);}
_handleConsentDecision(tcdata);if(tcdata.purpose.consents["1"]===true&&tcdata.vendor.consents["755"]!==false){window.ezgconsent=true;(adsbygoogle=window.adsbygoogle||[]).pauseAdRequests=0;_reloadAds();}else{_reloadAds();}
if(window.__ezconsent){__ezconsent.setEzoicConsentSettings(ezConsentCategories);}
__tcfapi("removeEventListener",2,function(success){return null;},tcdata.listenerId);if(!(tcdata.purpose.consents["1"]===true&&_ezAllowed(tcdata,"2")&&_ezAllowed(tcdata,"3")&&_ezAllowed(tcdata,"4"))){if(typeof __ez=="object"&&typeof __ez.bit=="object"&&typeof window["_ezaq"]=="object"&&typeof window["_ezaq"]["page_view_id"]=="string"){__ez.bit.AddAndFire(window["_ezaq"]["page_view_id"],[new __ezDotData("non_personalized_ads",true),]);}}}});}else{_setAllEzConsentTrue();window._emitEzConsentEvent();}})(window,document);</script></body></html>