Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 75db5d290d8f49908835c7781d6ab865 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_adder_behav xil_defaultlib.test_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P2/P2.srcs/sources_1/new/adder.v" Line 14. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P2/P2.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P2/P2.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P2/P2.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P2/P2.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P2/P2.srcs/sources_1/new/adder.v" Line 14. Module adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P2/P2.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P2/P2.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P2/P2.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "E:/Program Files_code/WORKSPACE_verilog_Vivado 2015.2/P2/P2.srcs/sources_1/new/fulladder.v" Line 1. Module fulladder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.test_adder
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot test_adder_behav
