

================================================================
== Vitis HLS Report for 'conv2d_1'
================================================================
* Date:           Sat Dec  7 11:05:57 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   252801|   252801|  2.528 ms|  2.528 ms|  252801|  252801|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                               |                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                    Instance                   |               Module               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161   |conv2d_1_Pipeline_VITIS_LOOP_38_4   |      155|      155|  1.550 us|  1.550 us|  155|  155|       no|
        |grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176  |conv2d_1_Pipeline_VITIS_LOOP_38_44  |      155|      155|  1.550 us|  1.550 us|  155|  155|       no|
        +-----------------------------------------------+------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3  |   252800|   252800|       316|          -|          -|   800|        no|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.40>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 11 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten35 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%filters_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %filters"   --->   Operation 13 'read' 'filters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sum_23_4_loc = alloca i64 1"   --->   Operation 14 'alloca' 'sum_23_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sum_11_loc = alloca i64 1"   --->   Operation 15 'alloca' 'sum_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sum_16_4_loc = alloca i64 1"   --->   Operation 16 'alloca' 'sum_16_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 17 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_9, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_23, void @empty_25, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.40ns)   --->   "%store_ln32 = store i10 0, i10 %indvar_flatten35" [lenet_support.cpp:32]   --->   Operation 19 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 20 [1/1] (0.40ns)   --->   "%store_ln32 = store i5 0, i5 %f" [lenet_support.cpp:32]   --->   Operation 20 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 21 [1/1] (0.40ns)   --->   "%store_ln32 = store i7 0, i7 %indvar_flatten" [lenet_support.cpp:32]   --->   Operation 21 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 22 [1/1] (0.40ns)   --->   "%store_ln32 = store i4 0, i4 %i" [lenet_support.cpp:32]   --->   Operation 22 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 23 [1/1] (0.40ns)   --->   "%store_ln32 = store i4 0, i4 %j" [lenet_support.cpp:32]   --->   Operation 23 'store' 'store_ln32' <Predicate = true> <Delay = 0.40>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln32 = br void %VITIS_LOOP_38_4.0" [lenet_support.cpp:32]   --->   Operation 24 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.86>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i_8 = load i4 %i"   --->   Operation 25 'load' 'i_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%f_1 = load i5 %f" [lenet_support.cpp:32]   --->   Operation 26 'load' 'f_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%indvar_flatten35_load = load i10 %indvar_flatten35" [lenet_support.cpp:32]   --->   Operation 27 'load' 'indvar_flatten35_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%f_cast5 = zext i5 %f_1" [lenet_support.cpp:32]   --->   Operation 28 'zext' 'f_cast5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.61ns)   --->   "%empty = mul i11 %f_cast5, i11 100" [lenet_support.cpp:32]   --->   Operation 29 'mul' 'empty' <Predicate = true> <Delay = 1.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_8, i3 0"   --->   Operation 30 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i7 %p_shl"   --->   Operation 31 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i_8, i1 0"   --->   Operation 32 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i5 %p_shl1"   --->   Operation 33 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i11 %p_shl1_cast, i11 %empty" [lenet_support.cpp:32]   --->   Operation 34 'add' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%empty_70 = add i11 %tmp, i11 %p_shl_cast" [lenet_support.cpp:32]   --->   Operation 35 'add' 'empty_70' <Predicate = true> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.73ns)   --->   "%icmp_ln32 = icmp_eq  i10 %indvar_flatten35_load, i10 800" [lenet_support.cpp:32]   --->   Operation 36 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.73ns)   --->   "%add_ln32 = add i10 %indvar_flatten35_load, i10 1" [lenet_support.cpp:32]   --->   Operation 37 'add' 'add_ln32' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln32 = br i1 %icmp_ln32, void %for.inc45, void %for.end47" [lenet_support.cpp:32]   --->   Operation 38 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [lenet_support.cpp:34]   --->   Operation 39 'load' 'j_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [lenet_support.cpp:33]   --->   Operation 40 'load' 'indvar_flatten_load' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.70ns)   --->   "%icmp_ln33 = icmp_eq  i7 %indvar_flatten_load, i7 50" [lenet_support.cpp:33]   --->   Operation 41 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.18ns)   --->   "%i_mid29 = select i1 %icmp_ln33, i4 0, i4 %i_8" [lenet_support.cpp:33]   --->   Operation 42 'select' 'i_mid29' <Predicate = (!icmp_ln32)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln33)   --->   "%j_mid210 = select i1 %icmp_ln33, i4 0, i4 %j_load" [lenet_support.cpp:33]   --->   Operation 43 'select' 'j_mid210' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.71ns)   --->   "%add_ln32_1 = add i5 %f_1, i5 1" [lenet_support.cpp:32]   --->   Operation 44 'add' 'add_ln32_1' <Predicate = (!icmp_ln32)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%f_cast5_mid1 = zext i5 %add_ln32_1" [lenet_support.cpp:32]   --->   Operation 45 'zext' 'f_cast5_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.19ns)   --->   "%p_cast9_mid2_v_v = select i1 %icmp_ln33, i5 %add_ln32_1, i5 %f_1" [lenet_support.cpp:33]   --->   Operation 46 'select' 'p_cast9_mid2_v_v' <Predicate = (!icmp_ln32)> <Delay = 0.19> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%p_cast9_mid2_v = zext i5 %p_cast9_mid2_v_v" [lenet_support.cpp:33]   --->   Operation 47 'zext' 'p_cast9_mid2_v' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.08ns)   --->   "%p_cast9_mid2 = mul i9 %p_cast9_mid2_v, i9 25" [lenet_support.cpp:33]   --->   Operation 48 'mul' 'p_cast9_mid2' <Predicate = (!icmp_ln32)> <Delay = 1.08> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.61ns)   --->   "%p_mid113 = mul i11 %f_cast5_mid1, i11 100" [lenet_support.cpp:32]   --->   Operation 49 'mul' 'p_mid113' <Predicate = (!icmp_ln32)> <Delay = 1.61> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.61> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.35ns)   --->   "%p_mid214 = select i1 %icmp_ln33, i11 %p_mid113, i11 %empty" [lenet_support.cpp:33]   --->   Operation 50 'select' 'p_mid214' <Predicate = (!icmp_ln32)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.71ns)   --->   "%p_mid216 = add i9 %p_cast9_mid2, i9 5" [lenet_support.cpp:33]   --->   Operation 51 'add' 'p_mid216' <Predicate = (!icmp_ln32)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_1)   --->   "%p_mid232 = select i1 %icmp_ln33, i11 %p_mid113, i11 %empty_70" [lenet_support.cpp:33]   --->   Operation 52 'select' 'p_mid232' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.72ns)   --->   "%icmp_ln34 = icmp_ult  i4 %j_load, i4 10" [lenet_support.cpp:34]   --->   Operation 53 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.25ns)   --->   "%icmp_ln34_mid234 = or i1 %icmp_ln33, i1 %icmp_ln34" [lenet_support.cpp:33]   --->   Operation 54 'or' 'icmp_ln34_mid234' <Predicate = (!icmp_ln32)> <Delay = 0.25> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.72ns)   --->   "%add_ln33 = add i4 %i_mid29, i4 1" [lenet_support.cpp:33]   --->   Operation 55 'add' 'add_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.18ns) (out node of the LUT)   --->   "%select_ln33 = select i1 %icmp_ln34_mid234, i4 %j_mid210, i4 0" [lenet_support.cpp:33]   --->   Operation 56 'select' 'select_ln33' <Predicate = (!icmp_ln32)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl_mid1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln33, i3 0" [lenet_support.cpp:33]   --->   Operation 57 'bitconcatenate' 'p_shl_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl_cast_mid1 = zext i7 %p_shl_mid1" [lenet_support.cpp:33]   --->   Operation 58 'zext' 'p_shl_cast_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_shl1_mid1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln33, i1 0" [lenet_support.cpp:33]   --->   Operation 59 'bitconcatenate' 'p_shl1_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%p_shl1_cast_mid1 = zext i5 %p_shl1_mid1" [lenet_support.cpp:33]   --->   Operation 60 'zext' 'p_shl1_cast_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_mid1 = add i11 %p_shl1_cast_mid1, i11 %p_mid214" [lenet_support.cpp:33]   --->   Operation 61 'add' 'tmp_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 62 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%p_mid1 = add i11 %tmp_mid1, i11 %p_shl_cast_mid1" [lenet_support.cpp:33]   --->   Operation 62 'add' 'p_mid1' <Predicate = (!icmp_ln32)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.41> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln33_1 = select i1 %icmp_ln34_mid234, i11 %p_mid232, i11 %p_mid1" [lenet_support.cpp:33]   --->   Operation 63 'select' 'select_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.18ns)   --->   "%select_ln33_2 = select i1 %icmp_ln34_mid234, i4 %i_mid29, i4 %add_ln33" [lenet_support.cpp:33]   --->   Operation 64 'select' 'select_ln33_2' <Predicate = (!icmp_ln32)> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [2/2] (0.00ns)   --->   "%targetBlock = call i1 @conv2d.1_Pipeline_VITIS_LOOP_38_4, i4 %select_ln33_2, i32 %gmem, i4 %select_ln33, i32 %input_r, i9 %p_cast9_mid2, i64 %filters_read, i9 %p_mid216, i32 %sum_loc, i32 %sum_16_4_loc" [lenet_support.cpp:33]   --->   Operation 65 'call' 'targetBlock' <Predicate = (!icmp_ln32)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.72ns)   --->   "%add_ln34 = add i4 %select_ln33, i4 2" [lenet_support.cpp:34]   --->   Operation 66 'add' 'add_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.70ns)   --->   "%add_ln33_1 = add i7 %indvar_flatten_load, i7 1" [lenet_support.cpp:33]   --->   Operation 67 'add' 'add_ln33_1' <Predicate = (!icmp_ln32)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.32ns)   --->   "%select_ln33_3 = select i1 %icmp_ln33, i7 1, i7 %add_ln33_1" [lenet_support.cpp:33]   --->   Operation 68 'select' 'select_ln33_3' <Predicate = (!icmp_ln32)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.40ns)   --->   "%store_ln34 = store i10 %add_ln32, i10 %indvar_flatten35" [lenet_support.cpp:34]   --->   Operation 69 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>
ST_2 : Operation 70 [1/1] (0.40ns)   --->   "%store_ln34 = store i5 %p_cast9_mid2_v_v, i5 %f" [lenet_support.cpp:34]   --->   Operation 70 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>
ST_2 : Operation 71 [1/1] (0.40ns)   --->   "%store_ln34 = store i7 %select_ln33_3, i7 %indvar_flatten" [lenet_support.cpp:34]   --->   Operation 71 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>
ST_2 : Operation 72 [1/1] (0.40ns)   --->   "%store_ln34 = store i4 %select_ln33_2, i4 %i" [lenet_support.cpp:34]   --->   Operation 72 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>
ST_2 : Operation 73 [1/1] (0.40ns)   --->   "%store_ln34 = store i4 %add_ln34, i4 %j" [lenet_support.cpp:34]   --->   Operation 73 'store' 'store_ln34' <Predicate = (!icmp_ln32)> <Delay = 0.40>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln51 = ret" [lenet_support.cpp:51]   --->   Operation 74 'ret' 'ret_ln51' <Predicate = (icmp_ln32)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (0.00ns)   --->   "%targetBlock = call i1 @conv2d.1_Pipeline_VITIS_LOOP_38_4, i4 %select_ln33_2, i32 %gmem, i4 %select_ln33, i32 %input_r, i9 %p_cast9_mid2, i64 %filters_read, i9 %p_mid216, i32 %sum_loc, i32 %sum_16_4_loc" [lenet_support.cpp:33]   --->   Operation 75 'call' 'targetBlock' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 2.98>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%sum_loc_load = load i32 %sum_loc"   --->   Operation 76 'load' 'sum_loc_load' <Predicate = (targetBlock)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%sum_16_4_loc_load = load i32 %sum_16_4_loc"   --->   Operation 77 'load' 'sum_16_4_loc_load' <Predicate = (!targetBlock)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.41ns)   --->   "%select_ln38 = select i1 %targetBlock, i32 %sum_loc_load, i32 %sum_16_4_loc_load" [lenet_support.cpp:38]   --->   Operation 78 'select' 'select_ln38' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : [1/1] (0.71ns)   --->   Input mux for Operation 79 '%tmp_11 = fcmp_ogt  i32 %select_ln38, i32 0'
ST_4 : Operation 79 [2/2] (1.85ns)   --->   "%tmp_11 = fcmp_ogt  i32 %select_ln38, i32 0" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 79 'fcmp' 'tmp_11' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln34 = or i4 %select_ln33, i4 1" [lenet_support.cpp:34]   --->   Operation 80 'or' 'or_ln34' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [2/2] (0.00ns)   --->   "%targetBlock1 = call i1 @conv2d.1_Pipeline_VITIS_LOOP_38_44, i4 %select_ln33_2, i32 %gmem, i4 %or_ln34, i32 %input_r, i9 %p_cast9_mid2, i64 %filters_read, i9 %p_mid216, i32 %sum_11_loc, i32 %sum_23_4_loc" [lenet_support.cpp:33]   --->   Operation 81 'call' 'targetBlock1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.08>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln34 = zext i4 %select_ln33" [lenet_support.cpp:34]   --->   Operation 82 'zext' 'zext_ln34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "%bitcast_ln7 = bitcast i32 %select_ln38" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 83 'bitcast' 'bitcast_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7, i32 23, i32 30" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 84 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln7 = trunc i32 %bitcast_ln7" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 85 'trunc' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 86 [1/1] (0.70ns)   --->   "%icmp_ln7 = icmp_ne  i8 %tmp_s, i8 255" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 86 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.88ns)   --->   "%icmp_ln7_6 = icmp_eq  i23 %trunc_ln7, i23 0" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 87 'icmp' 'icmp_ln7_6' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln7)   --->   "%or_ln7 = or i1 %icmp_ln7_6, i1 %icmp_ln7" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 88 'or' 'or_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/2] (2.57ns)   --->   "%tmp_11 = fcmp_ogt  i32 %select_ln38, i32 0" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 89 'fcmp' 'tmp_11' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln7)   --->   "%and_ln7 = and i1 %or_ln7, i1 %tmp_11" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 90 'and' 'and_ln7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln7 = select i1 %and_ln7, i32 %select_ln38, i32 0" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 91 'select' 'select_ln7' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.75ns)   --->   "%add_ln47 = add i11 %zext_ln34, i11 %select_ln33_1" [lenet_support.cpp:47]   --->   Operation 92 'add' 'add_ln47' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i11 %add_ln47" [lenet_support.cpp:47]   --->   Operation 93 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln47" [lenet_support.cpp:47]   --->   Operation 94 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 95 [1/1] (1.09ns)   --->   "%store_ln47 = store i32 %select_ln7, i11 %output_addr" [lenet_support.cpp:47]   --->   Operation 95 'store' 'store_ln47' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i4 %or_ln34" [lenet_support.cpp:38]   --->   Operation 96 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/2] (0.00ns)   --->   "%targetBlock1 = call i1 @conv2d.1_Pipeline_VITIS_LOOP_38_44, i4 %select_ln33_2, i32 %gmem, i4 %or_ln34, i32 %input_r, i9 %p_cast9_mid2, i64 %filters_read, i9 %p_mid216, i32 %sum_11_loc, i32 %sum_23_4_loc" [lenet_support.cpp:33]   --->   Operation 97 'call' 'targetBlock1' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 98 [1/1] (0.75ns)   --->   "%add_ln47_1 = add i11 %zext_ln38, i11 %select_ln33_1" [lenet_support.cpp:47]   --->   Operation 98 'add' 'add_ln47_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.98>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%sum_11_loc_load = load i32 %sum_11_loc"   --->   Operation 99 'load' 'sum_11_loc_load' <Predicate = (targetBlock1)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%sum_23_4_loc_load = load i32 %sum_23_4_loc"   --->   Operation 100 'load' 'sum_23_4_loc_load' <Predicate = (!targetBlock1)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.41ns)   --->   "%select_ln38_1 = select i1 %targetBlock1, i32 %sum_11_loc_load, i32 %sum_23_4_loc_load" [lenet_support.cpp:38]   --->   Operation 101 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : [1/1] (0.71ns)   --->   Input mux for Operation 102 '%tmp_13 = fcmp_ogt  i32 %select_ln38_1, i32 0'
ST_6 : Operation 102 [2/2] (1.85ns)   --->   "%tmp_13 = fcmp_ogt  i32 %select_ln38_1, i32 0" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 102 'fcmp' 'tmp_13' <Predicate = true> <Delay = 1.85> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.08>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"   --->   Operation 103 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 104 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"   --->   Operation 105 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [lenet_support.cpp:34]   --->   Operation 106 'specloopname' 'specloopname_ln34' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%bitcast_ln7_3 = bitcast i32 %select_ln38_1" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 107 'bitcast' 'bitcast_ln7_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln7_3, i32 23, i32 30" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 108 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%trunc_ln7_3 = trunc i32 %bitcast_ln7_3" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 109 'trunc' 'trunc_ln7_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 110 [1/1] (0.70ns)   --->   "%icmp_ln7_7 = icmp_ne  i8 %tmp_12, i8 255" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 110 'icmp' 'icmp_ln7_7' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 111 [1/1] (0.88ns)   --->   "%icmp_ln7_8 = icmp_eq  i23 %trunc_ln7_3, i23 0" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 111 'icmp' 'icmp_ln7_8' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_3)   --->   "%or_ln7_3 = or i1 %icmp_ln7_8, i1 %icmp_ln7_7" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 112 'or' 'or_ln7_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 113 [1/2] (2.57ns)   --->   "%tmp_13 = fcmp_ogt  i32 %select_ln38_1, i32 0" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 113 'fcmp' 'tmp_13' <Predicate = true> <Delay = 2.57> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.57> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln7_3)   --->   "%and_ln7_3 = and i1 %or_ln7_3, i1 %tmp_13" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 114 'and' 'and_ln7_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln7_3 = select i1 %and_ln7_3, i32 %select_ln38_1, i32 0" [lenet_support.cpp:7->lenet_support.cpp:47]   --->   Operation 115 'select' 'select_ln7_3' <Predicate = true> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln47_1 = zext i11 %add_ln47_1" [lenet_support.cpp:47]   --->   Operation 116 'zext' 'zext_ln47_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns)   --->   "%output_addr_1 = getelementptr i32 %output_r, i64 0, i64 %zext_ln47_1" [lenet_support.cpp:47]   --->   Operation 117 'getelementptr' 'output_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 118 [1/1] (1.09ns)   --->   "%store_ln47 = store i32 %select_ln7_3, i11 %output_addr_1" [lenet_support.cpp:47]   --->   Operation 118 'store' 'store_ln47' <Predicate = true> <Delay = 1.09> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.09> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1600> <RAM>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln34 = br void %VITIS_LOOP_38_4.0" [lenet_support.cpp:34]   --->   Operation 119 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11333333333333333]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ filters]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01111111]
i                     (alloca           ) [ 01111111]
indvar_flatten        (alloca           ) [ 01111111]
f                     (alloca           ) [ 01111111]
indvar_flatten35      (alloca           ) [ 01111111]
filters_read          (read             ) [ 00111111]
sum_23_4_loc          (alloca           ) [ 00111111]
sum_11_loc            (alloca           ) [ 00111111]
sum_16_4_loc          (alloca           ) [ 00111111]
sum_loc               (alloca           ) [ 00111111]
specinterface_ln0     (specinterface    ) [ 00000000]
store_ln32            (store            ) [ 00000000]
store_ln32            (store            ) [ 00000000]
store_ln32            (store            ) [ 00000000]
store_ln32            (store            ) [ 00000000]
store_ln32            (store            ) [ 00000000]
br_ln32               (br               ) [ 00000000]
i_8                   (load             ) [ 00000000]
f_1                   (load             ) [ 00000000]
indvar_flatten35_load (load             ) [ 00000000]
f_cast5               (zext             ) [ 00000000]
empty                 (mul              ) [ 00000000]
p_shl                 (bitconcatenate   ) [ 00000000]
p_shl_cast            (zext             ) [ 00000000]
p_shl1                (bitconcatenate   ) [ 00000000]
p_shl1_cast           (zext             ) [ 00000000]
tmp                   (add              ) [ 00000000]
empty_70              (add              ) [ 00000000]
icmp_ln32             (icmp             ) [ 00111111]
add_ln32              (add              ) [ 00000000]
br_ln32               (br               ) [ 00000000]
j_load                (load             ) [ 00000000]
indvar_flatten_load   (load             ) [ 00000000]
icmp_ln33             (icmp             ) [ 00000000]
i_mid29               (select           ) [ 00000000]
j_mid210              (select           ) [ 00000000]
add_ln32_1            (add              ) [ 00000000]
f_cast5_mid1          (zext             ) [ 00000000]
p_cast9_mid2_v_v      (select           ) [ 00000000]
p_cast9_mid2_v        (zext             ) [ 00000000]
p_cast9_mid2          (mul              ) [ 00011100]
p_mid113              (mul              ) [ 00000000]
p_mid214              (select           ) [ 00000000]
p_mid216              (add              ) [ 00011100]
p_mid232              (select           ) [ 00000000]
icmp_ln34             (icmp             ) [ 00000000]
icmp_ln34_mid234      (or               ) [ 00000000]
add_ln33              (add              ) [ 00000000]
select_ln33           (select           ) [ 00011100]
p_shl_mid1            (bitconcatenate   ) [ 00000000]
p_shl_cast_mid1       (zext             ) [ 00000000]
p_shl1_mid1           (bitconcatenate   ) [ 00000000]
p_shl1_cast_mid1      (zext             ) [ 00000000]
tmp_mid1              (add              ) [ 00000000]
p_mid1                (add              ) [ 00000000]
select_ln33_1         (select           ) [ 00011100]
select_ln33_2         (select           ) [ 00011100]
add_ln34              (add              ) [ 00000000]
add_ln33_1            (add              ) [ 00000000]
select_ln33_3         (select           ) [ 00000000]
store_ln34            (store            ) [ 00000000]
store_ln34            (store            ) [ 00000000]
store_ln34            (store            ) [ 00000000]
store_ln34            (store            ) [ 00000000]
store_ln34            (store            ) [ 00000000]
ret_ln51              (ret              ) [ 00000000]
targetBlock           (call             ) [ 00001000]
sum_loc_load          (load             ) [ 00000000]
sum_16_4_loc_load     (load             ) [ 00000000]
select_ln38           (select           ) [ 00000100]
or_ln34               (or               ) [ 00000100]
zext_ln34             (zext             ) [ 00000000]
bitcast_ln7           (bitcast          ) [ 00000000]
tmp_s                 (partselect       ) [ 00000000]
trunc_ln7             (trunc            ) [ 00000000]
icmp_ln7              (icmp             ) [ 00000000]
icmp_ln7_6            (icmp             ) [ 00000000]
or_ln7                (or               ) [ 00000000]
tmp_11                (fcmp             ) [ 00000000]
and_ln7               (and              ) [ 00000000]
select_ln7            (select           ) [ 00000000]
add_ln47              (add              ) [ 00000000]
zext_ln47             (zext             ) [ 00000000]
output_addr           (getelementptr    ) [ 00000000]
store_ln47            (store            ) [ 00000000]
zext_ln38             (zext             ) [ 00000000]
targetBlock1          (call             ) [ 00000010]
add_ln47_1            (add              ) [ 00000011]
sum_11_loc_load       (load             ) [ 00000000]
sum_23_4_loc_load     (load             ) [ 00000000]
select_ln38_1         (select           ) [ 00000001]
specloopname_ln0      (specloopname     ) [ 00000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000]
specloopname_ln0      (specloopname     ) [ 00000000]
specloopname_ln34     (specloopname     ) [ 00000000]
bitcast_ln7_3         (bitcast          ) [ 00000000]
tmp_12                (partselect       ) [ 00000000]
trunc_ln7_3           (trunc            ) [ 00000000]
icmp_ln7_7            (icmp             ) [ 00000000]
icmp_ln7_8            (icmp             ) [ 00000000]
or_ln7_3              (or               ) [ 00000000]
tmp_13                (fcmp             ) [ 00000000]
and_ln7_3             (and              ) [ 00000000]
select_ln7_3          (select           ) [ 00000000]
zext_ln47_1           (zext             ) [ 00000000]
output_addr_1         (getelementptr    ) [ 00000000]
store_ln47            (store            ) [ 00000000]
br_ln34               (br               ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 1 3 3 3 3 3 3 3 3 3 3 3 3 3 3 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filters">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filters"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d.1_Pipeline_VITIS_LOOP_38_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2d.1_Pipeline_VITIS_LOOP_38_44"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_32_1_VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_33_2_VITIS_LOOP_34_3_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="j_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="i_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="indvar_flatten_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="f_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten35_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten35/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="sum_23_4_loc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_23_4_loc/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="sum_11_loc_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_11_loc/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="sum_16_4_loc_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_16_4_loc/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="sum_loc_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="filters_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filters_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="output_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="11" slack="0"/>
<pin id="144" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="11" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="0"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln47/5 store_ln47/7 "/>
</bind>
</comp>

<comp id="153" class="1004" name="output_addr_1_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="11" slack="0"/>
<pin id="157" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr_1/7 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="0" index="3" bw="4" slack="0"/>
<pin id="166" dir="0" index="4" bw="32" slack="0"/>
<pin id="167" dir="0" index="5" bw="9" slack="0"/>
<pin id="168" dir="0" index="6" bw="64" slack="1"/>
<pin id="169" dir="0" index="7" bw="9" slack="0"/>
<pin id="170" dir="0" index="8" bw="32" slack="1"/>
<pin id="171" dir="0" index="9" bw="32" slack="1"/>
<pin id="172" dir="1" index="10" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="4" slack="2"/>
<pin id="179" dir="0" index="2" bw="32" slack="0"/>
<pin id="180" dir="0" index="3" bw="4" slack="0"/>
<pin id="181" dir="0" index="4" bw="32" slack="0"/>
<pin id="182" dir="0" index="5" bw="9" slack="2"/>
<pin id="183" dir="0" index="6" bw="64" slack="3"/>
<pin id="184" dir="0" index="7" bw="9" slack="2"/>
<pin id="185" dir="0" index="8" bw="32" slack="3"/>
<pin id="186" dir="0" index="9" bw="32" slack="3"/>
<pin id="187" dir="1" index="10" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="targetBlock1/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_11/4 tmp_13/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln32_store_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="10" slack="0"/>
<pin id="199" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln32_store_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="5" slack="0"/>
<pin id="204" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="store_ln32_store_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="0"/>
<pin id="209" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln32_store_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="4" slack="0"/>
<pin id="214" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln32_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln32/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_8_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="4" slack="1"/>
<pin id="223" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_8/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="f_1_load_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="5" slack="1"/>
<pin id="226" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_1/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="indvar_flatten35_load_load_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="10" slack="1"/>
<pin id="229" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten35_load/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="f_cast5_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="5" slack="0"/>
<pin id="232" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="f_cast5/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="empty_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="8" slack="0"/>
<pin id="237" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_shl_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="7" slack="0"/>
<pin id="242" dir="0" index="1" bw="4" slack="0"/>
<pin id="243" dir="0" index="2" bw="1" slack="0"/>
<pin id="244" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="p_shl_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="7" slack="0"/>
<pin id="250" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_shl1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="5" slack="0"/>
<pin id="254" dir="0" index="1" bw="4" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_shl1_cast_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="tmp_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="5" slack="0"/>
<pin id="266" dir="0" index="1" bw="11" slack="0"/>
<pin id="267" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="empty_70_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="0" index="1" bw="7" slack="0"/>
<pin id="273" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_70/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln32_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="0" index="1" bw="9" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln32/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="add_ln32_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="j_load_load_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="1"/>
<pin id="290" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="indvar_flatten_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="1"/>
<pin id="293" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln33_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="7" slack="0"/>
<pin id="296" dir="0" index="1" bw="7" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="i_mid29_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="4" slack="0"/>
<pin id="304" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i_mid29/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="j_mid210_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="4" slack="0"/>
<pin id="312" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="j_mid210/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln32_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="f_cast5_mid1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="0"/>
<pin id="324" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="f_cast5_mid1/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="p_cast9_mid2_v_v_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="0" index="2" bw="5" slack="0"/>
<pin id="330" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast9_mid2_v_v/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_cast9_mid2_v_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast9_mid2_v/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_cast9_mid2_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="0" index="1" bw="6" slack="0"/>
<pin id="341" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_cast9_mid2/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_mid113_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="5" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="0"/>
<pin id="348" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_mid113/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="p_mid214_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="11" slack="0"/>
<pin id="354" dir="0" index="2" bw="11" slack="0"/>
<pin id="355" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mid214/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="p_mid216_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="9" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid216/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_mid232_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="11" slack="0"/>
<pin id="369" dir="0" index="2" bw="11" slack="0"/>
<pin id="370" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_mid232/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln34_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln34_mid234_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="icmp_ln34_mid234/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln33_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="4" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln33_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="4" slack="0"/>
<pin id="395" dir="0" index="2" bw="1" slack="0"/>
<pin id="396" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_shl_mid1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="0" index="1" bw="4" slack="0"/>
<pin id="404" dir="0" index="2" bw="1" slack="0"/>
<pin id="405" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_mid1/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="p_shl_cast_mid1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="0"/>
<pin id="411" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast_mid1/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_shl1_mid1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="5" slack="0"/>
<pin id="415" dir="0" index="1" bw="4" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1_mid1/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_shl1_cast_mid1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="5" slack="0"/>
<pin id="423" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast_mid1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_mid1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="5" slack="0"/>
<pin id="427" dir="0" index="1" bw="11" slack="0"/>
<pin id="428" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_mid1/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="p_mid1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="11" slack="0"/>
<pin id="433" dir="0" index="1" bw="7" slack="0"/>
<pin id="434" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="437" class="1004" name="select_ln33_1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="11" slack="0"/>
<pin id="440" dir="0" index="2" bw="11" slack="0"/>
<pin id="441" dir="1" index="3" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_1/2 "/>
</bind>
</comp>

<comp id="445" class="1004" name="select_ln33_2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="4" slack="0"/>
<pin id="448" dir="0" index="2" bw="4" slack="0"/>
<pin id="449" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_2/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln34_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="4" slack="0"/>
<pin id="456" dir="0" index="1" bw="3" slack="0"/>
<pin id="457" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="add_ln33_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="7" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33_1/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="select_ln33_3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="7" slack="0"/>
<pin id="470" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33_3/2 "/>
</bind>
</comp>

<comp id="474" class="1004" name="store_ln34_store_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="10" slack="0"/>
<pin id="476" dir="0" index="1" bw="10" slack="1"/>
<pin id="477" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln34_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="5" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="1"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="store_ln34_store_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="7" slack="0"/>
<pin id="486" dir="0" index="1" bw="7" slack="1"/>
<pin id="487" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln34_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="0" index="1" bw="4" slack="1"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="store_ln34_store_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="4" slack="0"/>
<pin id="496" dir="0" index="1" bw="4" slack="1"/>
<pin id="497" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="sum_loc_load_load_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="3"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/4 "/>
</bind>
</comp>

<comp id="502" class="1004" name="sum_16_4_loc_load_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="3"/>
<pin id="504" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_16_4_loc_load/4 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln38_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="0" index="1" bw="32" slack="0"/>
<pin id="508" dir="0" index="2" bw="32" slack="0"/>
<pin id="509" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="or_ln34_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="2"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln34_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="4" slack="3"/>
<pin id="521" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln34/5 "/>
</bind>
</comp>

<comp id="522" class="1004" name="bitcast_ln7_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln7/5 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_s_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="8" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="0" index="2" bw="6" slack="0"/>
<pin id="529" dir="0" index="3" bw="6" slack="0"/>
<pin id="530" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="535" class="1004" name="trunc_ln7_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="32" slack="0"/>
<pin id="537" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7/5 "/>
</bind>
</comp>

<comp id="539" class="1004" name="icmp_ln7_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/5 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln7_6_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="23" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_6/5 "/>
</bind>
</comp>

<comp id="551" class="1004" name="or_ln7_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7/5 "/>
</bind>
</comp>

<comp id="557" class="1004" name="and_ln7_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="0"/>
<pin id="559" dir="0" index="1" bw="1" slack="0"/>
<pin id="560" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7/5 "/>
</bind>
</comp>

<comp id="563" class="1004" name="select_ln7_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="1" slack="0"/>
<pin id="565" dir="0" index="1" bw="32" slack="1"/>
<pin id="566" dir="0" index="2" bw="32" slack="0"/>
<pin id="567" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/5 "/>
</bind>
</comp>

<comp id="571" class="1004" name="add_ln47_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="4" slack="0"/>
<pin id="573" dir="0" index="1" bw="11" slack="3"/>
<pin id="574" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/5 "/>
</bind>
</comp>

<comp id="576" class="1004" name="zext_ln47_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="11" slack="0"/>
<pin id="578" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47/5 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln38_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="4" slack="1"/>
<pin id="583" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln38/5 "/>
</bind>
</comp>

<comp id="584" class="1004" name="add_ln47_1_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="4" slack="0"/>
<pin id="586" dir="0" index="1" bw="11" slack="3"/>
<pin id="587" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47_1/5 "/>
</bind>
</comp>

<comp id="589" class="1004" name="sum_11_loc_load_load_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="32" slack="5"/>
<pin id="591" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_11_loc_load/6 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sum_23_4_loc_load_load_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="5"/>
<pin id="594" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_23_4_loc_load/6 "/>
</bind>
</comp>

<comp id="595" class="1004" name="select_ln38_1_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="0" index="2" bw="32" slack="0"/>
<pin id="599" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_1/6 "/>
</bind>
</comp>

<comp id="603" class="1004" name="bitcast_ln7_3_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln7_3/7 "/>
</bind>
</comp>

<comp id="606" class="1004" name="tmp_12_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="0" index="2" bw="6" slack="0"/>
<pin id="610" dir="0" index="3" bw="6" slack="0"/>
<pin id="611" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/7 "/>
</bind>
</comp>

<comp id="616" class="1004" name="trunc_ln7_3_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln7_3/7 "/>
</bind>
</comp>

<comp id="620" class="1004" name="icmp_ln7_7_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="0"/>
<pin id="622" dir="0" index="1" bw="1" slack="0"/>
<pin id="623" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_7/7 "/>
</bind>
</comp>

<comp id="626" class="1004" name="icmp_ln7_8_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="23" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7_8/7 "/>
</bind>
</comp>

<comp id="632" class="1004" name="or_ln7_3_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7_3/7 "/>
</bind>
</comp>

<comp id="638" class="1004" name="and_ln7_3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln7_3/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="select_ln7_3_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="1"/>
<pin id="647" dir="0" index="2" bw="32" slack="0"/>
<pin id="648" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_3/7 "/>
</bind>
</comp>

<comp id="652" class="1004" name="zext_ln47_1_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="11" slack="2"/>
<pin id="654" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln47_1/7 "/>
</bind>
</comp>

<comp id="656" class="1005" name="j_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="4" slack="0"/>
<pin id="658" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="663" class="1005" name="i_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="0"/>
<pin id="665" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="670" class="1005" name="indvar_flatten_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="7" slack="0"/>
<pin id="672" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="677" class="1005" name="f_reg_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="5" slack="0"/>
<pin id="679" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="684" class="1005" name="indvar_flatten35_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="0"/>
<pin id="686" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten35 "/>
</bind>
</comp>

<comp id="691" class="1005" name="filters_read_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="1"/>
<pin id="693" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="filters_read "/>
</bind>
</comp>

<comp id="697" class="1005" name="sum_23_4_loc_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="3"/>
<pin id="699" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sum_23_4_loc "/>
</bind>
</comp>

<comp id="703" class="1005" name="sum_11_loc_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="32" slack="3"/>
<pin id="705" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="sum_11_loc "/>
</bind>
</comp>

<comp id="709" class="1005" name="sum_16_4_loc_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_16_4_loc "/>
</bind>
</comp>

<comp id="715" class="1005" name="sum_loc_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="724" class="1005" name="p_cast9_mid2_reg_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="9" slack="1"/>
<pin id="726" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_cast9_mid2 "/>
</bind>
</comp>

<comp id="730" class="1005" name="p_mid216_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="9" slack="1"/>
<pin id="732" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="p_mid216 "/>
</bind>
</comp>

<comp id="736" class="1005" name="select_ln33_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="4" slack="1"/>
<pin id="738" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln33 "/>
</bind>
</comp>

<comp id="743" class="1005" name="select_ln33_1_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="11" slack="3"/>
<pin id="745" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="select_ln33_1 "/>
</bind>
</comp>

<comp id="749" class="1005" name="select_ln33_2_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="4" slack="1"/>
<pin id="751" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln33_2 "/>
</bind>
</comp>

<comp id="755" class="1005" name="targetBlock_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="targetBlock "/>
</bind>
</comp>

<comp id="760" class="1005" name="select_ln38_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38 "/>
</bind>
</comp>

<comp id="767" class="1005" name="or_ln34_reg_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="4" slack="1"/>
<pin id="769" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="or_ln34 "/>
</bind>
</comp>

<comp id="773" class="1005" name="targetBlock1_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="1"/>
<pin id="775" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="targetBlock1 "/>
</bind>
</comp>

<comp id="778" class="1005" name="add_ln47_1_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="11" slack="2"/>
<pin id="780" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="add_ln47_1 "/>
</bind>
</comp>

<comp id="783" class="1005" name="select_ln38_1_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="1"/>
<pin id="785" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln38_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="8" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="12" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="12" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="10" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="6" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="84" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="2" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="84" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="153" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="173"><net_src comp="64" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="161" pin=4"/></net>

<net id="188"><net_src comp="72" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="190"><net_src comp="0" pin="0"/><net_sink comp="176" pin=4"/></net>

<net id="195"><net_src comp="70" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="34" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="36" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="36" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="38" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="245"><net_src comp="40" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="221" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="247"><net_src comp="42" pin="0"/><net_sink comp="240" pin=2"/></net>

<net id="251"><net_src comp="240" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="221" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="263"><net_src comp="252" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="234" pin="2"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="248" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="227" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="48" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="227" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="298"><net_src comp="291" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="52" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="305"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="36" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="221" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="294" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="36" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="288" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="224" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="54" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="316" pin="2"/><net_sink comp="322" pin=0"/></net>

<net id="331"><net_src comp="294" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="316" pin="2"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="224" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="337"><net_src comp="326" pin="3"/><net_sink comp="334" pin=0"/></net>

<net id="342"><net_src comp="334" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="56" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="344"><net_src comp="338" pin="2"/><net_sink comp="161" pin=5"/></net>

<net id="349"><net_src comp="322" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="38" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="294" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="357"><net_src comp="345" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="358"><net_src comp="234" pin="2"/><net_sink comp="351" pin=2"/></net>

<net id="363"><net_src comp="338" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="58" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="365"><net_src comp="359" pin="2"/><net_sink comp="161" pin=7"/></net>

<net id="371"><net_src comp="294" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="345" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="373"><net_src comp="270" pin="2"/><net_sink comp="366" pin=2"/></net>

<net id="378"><net_src comp="288" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="60" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="294" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="374" pin="2"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="300" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="62" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="397"><net_src comp="380" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="398"><net_src comp="308" pin="3"/><net_sink comp="392" pin=1"/></net>

<net id="399"><net_src comp="36" pin="0"/><net_sink comp="392" pin=2"/></net>

<net id="400"><net_src comp="392" pin="3"/><net_sink comp="161" pin=3"/></net>

<net id="406"><net_src comp="40" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="407"><net_src comp="386" pin="2"/><net_sink comp="401" pin=1"/></net>

<net id="408"><net_src comp="42" pin="0"/><net_sink comp="401" pin=2"/></net>

<net id="412"><net_src comp="401" pin="3"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="44" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="386" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="46" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="424"><net_src comp="413" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="351" pin="3"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="409" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="442"><net_src comp="380" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="366" pin="3"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="431" pin="2"/><net_sink comp="437" pin=2"/></net>

<net id="450"><net_src comp="380" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="300" pin="3"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="386" pin="2"/><net_sink comp="445" pin=2"/></net>

<net id="453"><net_src comp="445" pin="3"/><net_sink comp="161" pin=1"/></net>

<net id="458"><net_src comp="392" pin="3"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="66" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="291" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="68" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="294" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="68" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="460" pin="2"/><net_sink comp="466" pin=2"/></net>

<net id="478"><net_src comp="282" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="483"><net_src comp="326" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="466" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="445" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="454" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="510"><net_src comp="499" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="511"><net_src comp="502" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="512"><net_src comp="505" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="517"><net_src comp="62" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="518"><net_src comp="513" pin="2"/><net_sink comp="176" pin=3"/></net>

<net id="531"><net_src comp="74" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="532"><net_src comp="522" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="533"><net_src comp="76" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="534"><net_src comp="78" pin="0"/><net_sink comp="525" pin=3"/></net>

<net id="538"><net_src comp="522" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="543"><net_src comp="525" pin="4"/><net_sink comp="539" pin=0"/></net>

<net id="544"><net_src comp="80" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="549"><net_src comp="535" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="82" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="555"><net_src comp="545" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="556"><net_src comp="539" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="561"><net_src comp="551" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="191" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="568"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="569"><net_src comp="70" pin="0"/><net_sink comp="563" pin=2"/></net>

<net id="570"><net_src comp="563" pin="3"/><net_sink comp="147" pin=1"/></net>

<net id="575"><net_src comp="519" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="571" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="588"><net_src comp="581" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="600"><net_src comp="589" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="601"><net_src comp="592" pin="1"/><net_sink comp="595" pin=2"/></net>

<net id="602"><net_src comp="595" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="612"><net_src comp="74" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="603" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="76" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="615"><net_src comp="78" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="619"><net_src comp="603" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="606" pin="4"/><net_sink comp="620" pin=0"/></net>

<net id="625"><net_src comp="80" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="630"><net_src comp="616" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="82" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="626" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="620" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="632" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="191" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="70" pin="0"/><net_sink comp="644" pin=2"/></net>

<net id="651"><net_src comp="644" pin="3"/><net_sink comp="147" pin=1"/></net>

<net id="655"><net_src comp="652" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="659"><net_src comp="98" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="661"><net_src comp="656" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="662"><net_src comp="656" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="666"><net_src comp="102" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="668"><net_src comp="663" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="669"><net_src comp="663" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="673"><net_src comp="106" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="206" pin=1"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="676"><net_src comp="670" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="680"><net_src comp="110" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="681"><net_src comp="677" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="682"><net_src comp="677" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="683"><net_src comp="677" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="687"><net_src comp="114" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="689"><net_src comp="684" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="690"><net_src comp="684" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="694"><net_src comp="134" pin="2"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="161" pin=6"/></net>

<net id="696"><net_src comp="691" pin="1"/><net_sink comp="176" pin=6"/></net>

<net id="700"><net_src comp="118" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="176" pin=9"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="706"><net_src comp="122" pin="1"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="176" pin=8"/></net>

<net id="708"><net_src comp="703" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="712"><net_src comp="126" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="161" pin=9"/></net>

<net id="714"><net_src comp="709" pin="1"/><net_sink comp="502" pin=0"/></net>

<net id="718"><net_src comp="130" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="161" pin=8"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="727"><net_src comp="338" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="161" pin=5"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="176" pin=5"/></net>

<net id="733"><net_src comp="359" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="161" pin=7"/></net>

<net id="735"><net_src comp="730" pin="1"/><net_sink comp="176" pin=7"/></net>

<net id="739"><net_src comp="392" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="161" pin=3"/></net>

<net id="741"><net_src comp="736" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="742"><net_src comp="736" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="746"><net_src comp="437" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="748"><net_src comp="743" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="752"><net_src comp="445" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="754"><net_src comp="749" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="758"><net_src comp="161" pin="10"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="763"><net_src comp="505" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="766"><net_src comp="760" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="770"><net_src comp="513" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="771"><net_src comp="767" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="772"><net_src comp="767" pin="1"/><net_sink comp="176" pin=3"/></net>

<net id="776"><net_src comp="176" pin="10"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="781"><net_src comp="584" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="786"><net_src comp="595" pin="3"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="789"><net_src comp="783" pin="1"/><net_sink comp="644" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 7 }
 - Input state : 
	Port: conv2d.1 : input_r | {2 3 4 5 }
	Port: conv2d.1 : gmem | {2 3 4 5 }
	Port: conv2d.1 : filters | {1 }
  - Chain level:
	State 1
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
		store_ln32 : 1
	State 2
		f_cast5 : 1
		empty : 2
		p_shl : 1
		p_shl_cast : 2
		p_shl1 : 1
		p_shl1_cast : 2
		tmp : 3
		empty_70 : 4
		icmp_ln32 : 1
		add_ln32 : 1
		br_ln32 : 2
		icmp_ln33 : 1
		i_mid29 : 2
		j_mid210 : 2
		add_ln32_1 : 1
		f_cast5_mid1 : 2
		p_cast9_mid2_v_v : 2
		p_cast9_mid2_v : 3
		p_cast9_mid2 : 4
		p_mid113 : 3
		p_mid214 : 4
		p_mid216 : 5
		p_mid232 : 5
		icmp_ln34 : 1
		icmp_ln34_mid234 : 2
		add_ln33 : 3
		select_ln33 : 2
		p_shl_mid1 : 4
		p_shl_cast_mid1 : 5
		p_shl1_mid1 : 4
		p_shl1_cast_mid1 : 5
		tmp_mid1 : 6
		p_mid1 : 7
		select_ln33_1 : 8
		select_ln33_2 : 4
		targetBlock : 6
		add_ln34 : 3
		add_ln33_1 : 1
		select_ln33_3 : 2
		store_ln34 : 2
		store_ln34 : 3
		store_ln34 : 3
		store_ln34 : 5
		store_ln34 : 4
	State 3
	State 4
		select_ln38 : 1
		tmp_11 : 2
	State 5
		tmp_s : 1
		trunc_ln7 : 1
		icmp_ln7 : 2
		icmp_ln7_6 : 2
		or_ln7 : 3
		and_ln7 : 3
		select_ln7 : 3
		add_ln47 : 1
		zext_ln47 : 2
		output_addr : 3
		store_ln47 : 4
		add_ln47_1 : 1
	State 6
		select_ln38_1 : 1
		tmp_13 : 2
	State 7
		tmp_12 : 1
		trunc_ln7_3 : 1
		icmp_ln7_7 : 2
		icmp_ln7_8 : 2
		or_ln7_3 : 3
		and_ln7_3 : 3
		select_ln7_3 : 3
		output_addr_1 : 1
		store_ln47 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------|---------|---------|---------|---------|
| Operation|                Functional Unit                |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   call   |  grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161 |    5    |  4.7834 |   1706  |   1130  |
|          | grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176 |    5    |  4.7834 |   1706  |   1162  |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                   tmp_fu_264                  |    0    |    0    |    0    |    17   |
|          |                empty_70_fu_270                |    0    |    0    |    0    |    17   |
|          |                add_ln32_fu_282                |    0    |    0    |    0    |    17   |
|          |               add_ln32_1_fu_316               |    0    |    0    |    0    |    12   |
|          |                p_mid216_fu_359                |    0    |    0    |    0    |    16   |
|    add   |                add_ln33_fu_386                |    0    |    0    |    0    |    12   |
|          |                tmp_mid1_fu_425                |    0    |    0    |    0    |    17   |
|          |                 p_mid1_fu_431                 |    0    |    0    |    0    |    17   |
|          |                add_ln34_fu_454                |    0    |    0    |    0    |    12   |
|          |               add_ln33_1_fu_460               |    0    |    0    |    0    |    14   |
|          |                add_ln47_fu_571                |    0    |    0    |    0    |    18   |
|          |               add_ln47_1_fu_584               |    0    |    0    |    0    |    18   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                 i_mid29_fu_300                |    0    |    0    |    0    |    4    |
|          |                j_mid210_fu_308                |    0    |    0    |    0    |    4    |
|          |            p_cast9_mid2_v_v_fu_326            |    0    |    0    |    0    |    5    |
|          |                p_mid214_fu_351                |    0    |    0    |    0    |    10   |
|          |                p_mid232_fu_366                |    0    |    0    |    0    |    10   |
|          |               select_ln33_fu_392              |    0    |    0    |    0    |    4    |
|  select  |              select_ln33_1_fu_437             |    0    |    0    |    0    |    10   |
|          |              select_ln33_2_fu_445             |    0    |    0    |    0    |    4    |
|          |              select_ln33_3_fu_466             |    0    |    0    |    0    |    7    |
|          |               select_ln38_fu_505              |    0    |    0    |    0    |    32   |
|          |               select_ln7_fu_563               |    0    |    0    |    0    |    32   |
|          |              select_ln38_1_fu_595             |    0    |    0    |    0    |    32   |
|          |              select_ln7_3_fu_644              |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                icmp_ln32_fu_276               |    0    |    0    |    0    |    17   |
|          |                icmp_ln33_fu_294               |    0    |    0    |    0    |    14   |
|          |                icmp_ln34_fu_374               |    0    |    0    |    0    |    12   |
|   icmp   |                icmp_ln7_fu_539                |    0    |    0    |    0    |    15   |
|          |               icmp_ln7_6_fu_545               |    0    |    0    |    0    |    30   |
|          |               icmp_ln7_7_fu_620               |    0    |    0    |    0    |    15   |
|          |               icmp_ln7_8_fu_626               |    0    |    0    |    0    |    30   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                  empty_fu_234                 |    0    |    0    |    0    |    40   |
|    mul   |              p_cast9_mid2_fu_338              |    0    |    0    |    0    |    23   |
|          |                p_mid113_fu_345                |    0    |    0    |    0    |    40   |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |            icmp_ln34_mid234_fu_380            |    0    |    0    |    0    |    2    |
|    or    |                 or_ln34_fu_513                |    0    |    0    |    0    |    0    |
|          |                 or_ln7_fu_551                 |    0    |    0    |    0    |    2    |
|          |                or_ln7_3_fu_632                |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|    and   |                 and_ln7_fu_557                |    0    |    0    |    0    |    2    |
|          |                and_ln7_3_fu_638               |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   read   |            filters_read_read_fu_134           |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   fcmp   |                   grp_fu_191                  |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                 f_cast5_fu_230                |    0    |    0    |    0    |    0    |
|          |               p_shl_cast_fu_248               |    0    |    0    |    0    |    0    |
|          |               p_shl1_cast_fu_260              |    0    |    0    |    0    |    0    |
|          |              f_cast5_mid1_fu_322              |    0    |    0    |    0    |    0    |
|          |             p_cast9_mid2_v_fu_334             |    0    |    0    |    0    |    0    |
|   zext   |             p_shl_cast_mid1_fu_409            |    0    |    0    |    0    |    0    |
|          |            p_shl1_cast_mid1_fu_421            |    0    |    0    |    0    |    0    |
|          |                zext_ln34_fu_519               |    0    |    0    |    0    |    0    |
|          |                zext_ln47_fu_576               |    0    |    0    |    0    |    0    |
|          |                zext_ln38_fu_581               |    0    |    0    |    0    |    0    |
|          |               zext_ln47_1_fu_652              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|          |                  p_shl_fu_240                 |    0    |    0    |    0    |    0    |
|bitconcatenate|                 p_shl1_fu_252                 |    0    |    0    |    0    |    0    |
|          |               p_shl_mid1_fu_401               |    0    |    0    |    0    |    0    |
|          |               p_shl1_mid1_fu_413              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|partselect|                  tmp_s_fu_525                 |    0    |    0    |    0    |    0    |
|          |                 tmp_12_fu_606                 |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   trunc  |                trunc_ln7_fu_535               |    0    |    0    |    0    |    0    |
|          |               trunc_ln7_3_fu_616              |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------|---------|---------|---------|---------|
|   Total  |                                               |    10   |  9.5668 |   3412  |   2911  |
|----------|-----------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|   add_ln47_1_reg_778   |   11   |
|        f_reg_677       |    5   |
|  filters_read_reg_691  |   64   |
|        i_reg_663       |    4   |
|indvar_flatten35_reg_684|   10   |
| indvar_flatten_reg_670 |    7   |
|        j_reg_656       |    4   |
|     or_ln34_reg_767    |    4   |
|  p_cast9_mid2_reg_724  |    9   |
|    p_mid216_reg_730    |    9   |
|  select_ln33_1_reg_743 |   11   |
|  select_ln33_2_reg_749 |    4   |
|   select_ln33_reg_736  |    4   |
|  select_ln38_1_reg_783 |   32   |
|   select_ln38_reg_760  |   32   |
|   sum_11_loc_reg_703   |   32   |
|  sum_16_4_loc_reg_709  |   32   |
|  sum_23_4_loc_reg_697  |   32   |
|     sum_loc_reg_715    |   32   |
|  targetBlock1_reg_773  |    1   |
|   targetBlock_reg_755  |    1   |
+------------------------+--------+
|          Total         |   340  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                      Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_147               |  p0  |   2  |  11  |   22   ||    9    |
|               grp_access_fu_147               |  p1  |   2  |  32  |   64   ||    9    |
|  grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161 |  p1  |   2  |   4  |    8   ||    9    |
|  grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161 |  p3  |   2  |   4  |    8   ||    9    |
|  grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161 |  p5  |   2  |   9  |   18   ||    9    |
|  grp_conv2d_1_Pipeline_VITIS_LOOP_38_4_fu_161 |  p7  |   2  |   9  |   18   ||    9    |
| grp_conv2d_1_Pipeline_VITIS_LOOP_38_44_fu_176 |  p3  |   2  |   4  |    8   ||    9    |
|                   grp_fu_191                  |  p0  |   4  |  32  |   128  ||    20   |
|-----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                     |      |      |      |   274  || 3.30457 ||    83   |
|-----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   10   |    9   |  3412  |  2911  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   83   |
|  Register |    -   |    -   |   340  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |   12   |  3752  |  2994  |
+-----------+--------+--------+--------+--------+
