Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Feb 23 17:01:39 2022
| Host         : space-orca running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file GPP_Circuit_timing_summary_routed.rpt -pb GPP_Circuit_timing_summary_routed.pb -rpx GPP_Circuit_timing_summary_routed.rpx -warn_on_violation
| Design       : GPP_Circuit
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
TIMING-18  Warning           Missing input or output delay  32          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (9)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: sseg_mux_mpp/cycle_count_reg[17]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.082        0.000                      0                  108        0.254        0.000                      0                  108        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.082        0.000                      0                  108        0.254        0.000                      0                  108        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.082ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.082ns  (required time - arrival time)
  Source:                 MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/MPP_Reg/Register_1/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.749ns  (logic 3.425ns (39.146%)  route 5.324ns (60.854%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.618     5.139    MPP_Circuit/Control_ALU_MPP/reg_4b/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/Q
                         net (fo=28, routed)          0.954     6.512    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg_n_0_[3]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.324     6.836 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[15]_inst_i_2/O
                         net (fo=19, routed)          0.623     7.459    MPP_Circuit/MPP_Reg/Register_0/q_reg[0]_4
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.332     7.791 r  MPP_Circuit/MPP_Reg/Register_0/LED_OBUF[9]_inst_i_2/O
                         net (fo=21, routed)          1.069     8.861    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]_3
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.154     9.015 r  MPP_Circuit/Control_ALU_MPP/reg_4b/product__0_carry_i_2/O
                         net (fo=1, routed)           0.524     9.538    MPP_Circuit/Data_ALU_MPP/Multiplier/LED_OBUF[0]_inst_i_2[1]
    SLICE_X5Y27          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    10.139 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.139    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.361 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0/O[0]
                         net (fo=2, routed)           0.515    10.876    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0_n_7
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.299    11.175 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_4/O
                         net (fo=1, routed)           0.000    11.175    MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_4_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.818 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry/O[3]
                         net (fo=1, routed)           0.572    12.390    MPP_Circuit/Data_ALU_MPP/Subtractor/product[4]
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.307    12.697 r  MPP_Circuit/Data_ALU_MPP/Subtractor/LED_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.340    13.037    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[6]_1
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.161 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.728    13.889    MPP_Circuit/MPP_Reg/Register_1/q_reg[6]_1
    SLICE_X1Y29          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_1/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.508    14.849    MPP_Circuit/MPP_Reg/Register_1/clk_IBUF_BUFG
    SLICE_X1Y29          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_1/q_reg[6]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y29          FDRE (Setup_fdre_C_D)       -0.103    14.971    MPP_Circuit/MPP_Reg/Register_1/q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.971    
                         arrival time                         -13.889    
  -------------------------------------------------------------------
                         slack                                  1.082    

Slack (MET) :             1.133ns  (required time - arrival time)
  Source:                 MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/MPP_Reg/Register_1/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.691ns  (logic 3.166ns (36.430%)  route 5.525ns (63.569%))
  Logic Levels:           10  (CARRY4=3 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.618     5.139    MPP_Circuit/Control_ALU_MPP/reg_4b/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/Q
                         net (fo=28, routed)          0.954     6.512    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg_n_0_[3]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.324     6.836 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[15]_inst_i_2/O
                         net (fo=19, routed)          0.623     7.459    MPP_Circuit/MPP_Reg/Register_0/q_reg[0]_4
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.332     7.791 r  MPP_Circuit/MPP_Reg/Register_0/LED_OBUF[9]_inst_i_2/O
                         net (fo=21, routed)          1.069     8.861    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]_3
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.154     9.015 r  MPP_Circuit/Control_ALU_MPP/reg_4b/product__0_carry_i_2/O
                         net (fo=1, routed)           0.524     9.538    MPP_Circuit/Data_ALU_MPP/Multiplier/LED_OBUF[0]_inst_i_2[1]
    SLICE_X5Y27          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    10.139 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.139    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.378 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0/O[2]
                         net (fo=3, routed)           0.436    10.815    MPP_Circuit/MPP_Reg/Register_0/product__35_carry__0[0]
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.302    11.117 r  MPP_Circuit/MPP_Reg/Register_0/product__35_carry__0_i_2/O
                         net (fo=1, routed)           0.438    11.555    MPP_Circuit/MPP_Reg/Register_0/product__35_carry__0_i_2_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.124    11.679 r  MPP_Circuit/MPP_Reg/Register_0/product__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.679    MPP_Circuit/Data_ALU_MPP/Multiplier/LED_OBUF[7]_inst_i_6[0]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.931 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry__0/O[0]
                         net (fo=1, routed)           0.578    12.508    MPP_Circuit/Data_ALU_MPP/Adder/q_reg[7]_3[0]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.295    12.803 r  MPP_Circuit/Data_ALU_MPP/Adder/LED_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.290    13.093    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[7]_3
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124    13.217 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.613    13.830    MPP_Circuit/MPP_Reg/Register_1/q_reg[7]_1
    SLICE_X1Y27          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_1/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.505    14.846    MPP_Circuit/MPP_Reg/Register_1/clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_1/q_reg[7]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.108    14.963    MPP_Circuit/MPP_Reg/Register_1/q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.963    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  1.133    

Slack (MET) :             1.225ns  (required time - arrival time)
  Source:                 MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/MPP_Reg/Register_1/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.602ns  (logic 3.033ns (35.260%)  route 5.569ns (64.740%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.618     5.139    MPP_Circuit/Control_ALU_MPP/reg_4b/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/Q
                         net (fo=28, routed)          0.954     6.512    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg_n_0_[3]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.324     6.836 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[15]_inst_i_2/O
                         net (fo=19, routed)          0.623     7.459    MPP_Circuit/MPP_Reg/Register_0/q_reg[0]_4
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.332     7.791 r  MPP_Circuit/MPP_Reg/Register_0/LED_OBUF[9]_inst_i_2/O
                         net (fo=21, routed)          1.069     8.861    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]_3
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.154     9.015 r  MPP_Circuit/Control_ALU_MPP/reg_4b/product__0_carry_i_2/O
                         net (fo=1, routed)           0.524     9.538    MPP_Circuit/Data_ALU_MPP/Multiplier/LED_OBUF[0]_inst_i_2[1]
    SLICE_X5Y27          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641    10.179 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/O[3]
                         net (fo=2, routed)           0.698    10.877    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry_n_4
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.306    11.183 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_5/O
                         net (fo=1, routed)           0.000    11.183    MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_5_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.610 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry/O[1]
                         net (fo=1, routed)           0.414    12.024    MPP_Circuit/Control_ALU_MPP/reg_4b/O[1]
    SLICE_X0Y29          LUT6 (Prop_lut6_I1_O)        0.306    12.330 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.488    12.818    MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I0_O)        0.124    12.942 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           0.799    13.741    MPP_Circuit/MPP_Reg/Register_1/q_reg[4]_1
    SLICE_X1Y27          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_1/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.505    14.846    MPP_Circuit/MPP_Reg/Register_1/clk_IBUF_BUFG
    SLICE_X1Y27          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_1/q_reg[4]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y27          FDRE (Setup_fdre_C_D)       -0.105    14.966    MPP_Circuit/MPP_Reg/Register_1/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -13.741    
  -------------------------------------------------------------------
                         slack                                  1.225    

Slack (MET) :             1.252ns  (required time - arrival time)
  Source:                 MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/MPP_Reg/Register_0/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.656ns  (logic 3.425ns (39.569%)  route 5.231ns (60.431%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.618     5.139    MPP_Circuit/Control_ALU_MPP/reg_4b/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/Q
                         net (fo=28, routed)          0.954     6.512    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg_n_0_[3]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.324     6.836 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[15]_inst_i_2/O
                         net (fo=19, routed)          0.623     7.459    MPP_Circuit/MPP_Reg/Register_0/q_reg[0]_4
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.332     7.791 r  MPP_Circuit/MPP_Reg/Register_0/LED_OBUF[9]_inst_i_2/O
                         net (fo=21, routed)          1.069     8.861    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]_3
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.154     9.015 r  MPP_Circuit/Control_ALU_MPP/reg_4b/product__0_carry_i_2/O
                         net (fo=1, routed)           0.524     9.538    MPP_Circuit/Data_ALU_MPP/Multiplier/LED_OBUF[0]_inst_i_2[1]
    SLICE_X5Y27          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    10.139 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.139    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.361 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0/O[0]
                         net (fo=2, routed)           0.515    10.876    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0_n_7
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.299    11.175 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_4/O
                         net (fo=1, routed)           0.000    11.175    MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_4_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.818 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry/O[3]
                         net (fo=1, routed)           0.572    12.390    MPP_Circuit/Data_ALU_MPP/Subtractor/product[4]
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.307    12.697 r  MPP_Circuit/Data_ALU_MPP/Subtractor/LED_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.340    13.037    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[6]_1
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.161 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.634    13.795    MPP_Circuit/MPP_Reg/Register_0/q_reg[6]_3
    SLICE_X2Y29          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_0/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.508    14.849    MPP_Circuit/MPP_Reg/Register_0/clk_IBUF_BUFG
    SLICE_X2Y29          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_0/q_reg[6]/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X2Y29          FDRE (Setup_fdre_C_D)       -0.027    15.047    MPP_Circuit/MPP_Reg/Register_0/q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -13.795    
  -------------------------------------------------------------------
                         slack                                  1.252    

Slack (MET) :             1.283ns  (required time - arrival time)
  Source:                 MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/MPP_Reg/Register_0/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.603ns  (logic 3.166ns (36.799%)  route 5.437ns (63.201%))
  Logic Levels:           10  (CARRY4=3 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.618     5.139    MPP_Circuit/Control_ALU_MPP/reg_4b/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/Q
                         net (fo=28, routed)          0.954     6.512    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg_n_0_[3]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.324     6.836 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[15]_inst_i_2/O
                         net (fo=19, routed)          0.623     7.459    MPP_Circuit/MPP_Reg/Register_0/q_reg[0]_4
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.332     7.791 r  MPP_Circuit/MPP_Reg/Register_0/LED_OBUF[9]_inst_i_2/O
                         net (fo=21, routed)          1.069     8.861    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]_3
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.154     9.015 r  MPP_Circuit/Control_ALU_MPP/reg_4b/product__0_carry_i_2/O
                         net (fo=1, routed)           0.524     9.538    MPP_Circuit/Data_ALU_MPP/Multiplier/LED_OBUF[0]_inst_i_2[1]
    SLICE_X5Y27          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    10.139 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.139    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.378 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0/O[2]
                         net (fo=3, routed)           0.436    10.815    MPP_Circuit/MPP_Reg/Register_0/product__35_carry__0[0]
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.302    11.117 r  MPP_Circuit/MPP_Reg/Register_0/product__35_carry__0_i_2/O
                         net (fo=1, routed)           0.438    11.555    MPP_Circuit/MPP_Reg/Register_0/product__35_carry__0_i_2_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.124    11.679 r  MPP_Circuit/MPP_Reg/Register_0/product__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.679    MPP_Circuit/Data_ALU_MPP/Multiplier/LED_OBUF[7]_inst_i_6[0]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.931 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry__0/O[0]
                         net (fo=1, routed)           0.578    12.508    MPP_Circuit/Data_ALU_MPP/Adder/q_reg[7]_3[0]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.295    12.803 r  MPP_Circuit/Data_ALU_MPP/Adder/LED_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.290    13.093    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[7]_3
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124    13.217 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.525    13.743    MPP_Circuit/MPP_Reg/Register_0/q_reg[7]_3
    SLICE_X2Y27          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_0/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.505    14.846    MPP_Circuit/MPP_Reg/Register_0/clk_IBUF_BUFG
    SLICE_X2Y27          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_0/q_reg[7]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDRE (Setup_fdre_C_D)       -0.045    15.026    MPP_Circuit/MPP_Reg/Register_0/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -13.743    
  -------------------------------------------------------------------
                         slack                                  1.283    

Slack (MET) :             1.293ns  (required time - arrival time)
  Source:                 MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/MPP_Reg/Register_2/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.538ns  (logic 3.033ns (35.525%)  route 5.505ns (64.474%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.618     5.139    MPP_Circuit/Control_ALU_MPP/reg_4b/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/Q
                         net (fo=28, routed)          0.954     6.512    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg_n_0_[3]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.324     6.836 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[15]_inst_i_2/O
                         net (fo=19, routed)          0.623     7.459    MPP_Circuit/MPP_Reg/Register_0/q_reg[0]_4
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.332     7.791 r  MPP_Circuit/MPP_Reg/Register_0/LED_OBUF[9]_inst_i_2/O
                         net (fo=21, routed)          1.069     8.861    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]_3
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.154     9.015 r  MPP_Circuit/Control_ALU_MPP/reg_4b/product__0_carry_i_2/O
                         net (fo=1, routed)           0.524     9.538    MPP_Circuit/Data_ALU_MPP/Multiplier/LED_OBUF[0]_inst_i_2[1]
    SLICE_X5Y27          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641    10.179 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/O[3]
                         net (fo=2, routed)           0.698    10.877    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry_n_4
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.306    11.183 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_5/O
                         net (fo=1, routed)           0.000    11.183    MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_5_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.610 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry/O[1]
                         net (fo=1, routed)           0.414    12.024    MPP_Circuit/Control_ALU_MPP/reg_4b/O[1]
    SLICE_X0Y29          LUT6 (Prop_lut6_I1_O)        0.306    12.330 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.488    12.818    MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I0_O)        0.124    12.942 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           0.735    13.677    MPP_Circuit/MPP_Reg/Register_2/q_reg[4]_1
    SLICE_X1Y28          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_2/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507    14.848    MPP_Circuit/MPP_Reg/Register_2/clk_IBUF_BUFG
    SLICE_X1Y28          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_2/q_reg[4]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y28          FDRE (Setup_fdre_C_D)       -0.103    14.970    MPP_Circuit/MPP_Reg/Register_2/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -13.677    
  -------------------------------------------------------------------
                         slack                                  1.293    

Slack (MET) :             1.381ns  (required time - arrival time)
  Source:                 MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/MPP_Reg/Register_2/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.528ns  (logic 3.166ns (37.124%)  route 5.362ns (62.876%))
  Logic Levels:           10  (CARRY4=3 LUT4=3 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.618     5.139    MPP_Circuit/Control_ALU_MPP/reg_4b/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/Q
                         net (fo=28, routed)          0.954     6.512    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg_n_0_[3]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.324     6.836 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[15]_inst_i_2/O
                         net (fo=19, routed)          0.623     7.459    MPP_Circuit/MPP_Reg/Register_0/q_reg[0]_4
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.332     7.791 r  MPP_Circuit/MPP_Reg/Register_0/LED_OBUF[9]_inst_i_2/O
                         net (fo=21, routed)          1.069     8.861    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]_3
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.154     9.015 r  MPP_Circuit/Control_ALU_MPP/reg_4b/product__0_carry_i_2/O
                         net (fo=1, routed)           0.524     9.538    MPP_Circuit/Data_ALU_MPP/Multiplier/LED_OBUF[0]_inst_i_2[1]
    SLICE_X5Y27          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    10.139 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.139    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.378 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0/O[2]
                         net (fo=3, routed)           0.436    10.815    MPP_Circuit/MPP_Reg/Register_0/product__35_carry__0[0]
    SLICE_X4Y29          LUT4 (Prop_lut4_I3_O)        0.302    11.117 r  MPP_Circuit/MPP_Reg/Register_0/product__35_carry__0_i_2/O
                         net (fo=1, routed)           0.438    11.555    MPP_Circuit/MPP_Reg/Register_0/product__35_carry__0_i_2_n_0
    SLICE_X2Y29          LUT5 (Prop_lut5_I4_O)        0.124    11.679 r  MPP_Circuit/MPP_Reg/Register_0/product__35_carry__0_i_1/O
                         net (fo=1, routed)           0.000    11.679    MPP_Circuit/Data_ALU_MPP/Multiplier/LED_OBUF[7]_inst_i_6[0]
    SLICE_X2Y29          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.931 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry__0/O[0]
                         net (fo=1, routed)           0.578    12.508    MPP_Circuit/Data_ALU_MPP/Adder/q_reg[7]_3[0]
    SLICE_X3Y29          LUT6 (Prop_lut6_I5_O)        0.295    12.803 r  MPP_Circuit/Data_ALU_MPP/Adder/LED_OBUF[7]_inst_i_6/O
                         net (fo=1, routed)           0.290    13.093    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[7]_3
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.124    13.217 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[7]_inst_i_1/O
                         net (fo=4, routed)           0.450    13.667    MPP_Circuit/MPP_Reg/Register_2/q_reg[7]_1
    SLICE_X2Y28          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_2/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507    14.848    MPP_Circuit/MPP_Reg/Register_2/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_2/q_reg[7]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X2Y28          FDRE (Setup_fdre_C_D)       -0.024    15.049    MPP_Circuit/MPP_Reg/Register_2/q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.049    
                         arrival time                         -13.667    
  -------------------------------------------------------------------
                         slack                                  1.381    

Slack (MET) :             1.466ns  (required time - arrival time)
  Source:                 MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/MPP_Reg/Register_2/q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.401ns  (logic 3.354ns (39.923%)  route 5.047ns (60.077%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.618     5.139    MPP_Circuit/Control_ALU_MPP/reg_4b/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/Q
                         net (fo=28, routed)          0.954     6.512    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg_n_0_[3]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.324     6.836 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[15]_inst_i_2/O
                         net (fo=19, routed)          0.623     7.459    MPP_Circuit/MPP_Reg/Register_0/q_reg[0]_4
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.332     7.791 r  MPP_Circuit/MPP_Reg/Register_0/LED_OBUF[9]_inst_i_2/O
                         net (fo=21, routed)          1.069     8.861    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]_3
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.154     9.015 r  MPP_Circuit/Control_ALU_MPP/reg_4b/product__0_carry_i_2/O
                         net (fo=1, routed)           0.524     9.538    MPP_Circuit/Data_ALU_MPP/Multiplier/LED_OBUF[0]_inst_i_2[1]
    SLICE_X5Y27          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    10.139 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.139    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.361 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0/O[0]
                         net (fo=2, routed)           0.515    10.876    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0_n_7
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.299    11.175 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_4/O
                         net (fo=1, routed)           0.000    11.175    MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_4_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    11.753 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry/O[2]
                         net (fo=1, routed)           0.407    12.160    MPP_Circuit/Data_ALU_MPP/Subtractor/product[3]
    SLICE_X3Y28          LUT5 (Prop_lut5_I4_O)        0.301    12.461 r  MPP_Circuit/Data_ALU_MPP/Subtractor/LED_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.404    12.865    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[5]_1
    SLICE_X3Y29          LUT5 (Prop_lut5_I0_O)        0.124    12.989 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.552    13.540    MPP_Circuit/MPP_Reg/Register_2/q_reg[5]_1
    SLICE_X3Y28          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_2/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507    14.848    MPP_Circuit/MPP_Reg/Register_2/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_2/q_reg[5]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)       -0.067    15.006    MPP_Circuit/MPP_Reg/Register_2/q_reg[5]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -13.540    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/MPP_Reg/Register_2/q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.380ns  (logic 3.425ns (40.873%)  route 4.955ns (59.127%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT5=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.618     5.139    MPP_Circuit/Control_ALU_MPP/reg_4b/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/Q
                         net (fo=28, routed)          0.954     6.512    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg_n_0_[3]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.324     6.836 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[15]_inst_i_2/O
                         net (fo=19, routed)          0.623     7.459    MPP_Circuit/MPP_Reg/Register_0/q_reg[0]_4
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.332     7.791 r  MPP_Circuit/MPP_Reg/Register_0/LED_OBUF[9]_inst_i_2/O
                         net (fo=21, routed)          1.069     8.861    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]_3
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.154     9.015 r  MPP_Circuit/Control_ALU_MPP/reg_4b/product__0_carry_i_2/O
                         net (fo=1, routed)           0.524     9.538    MPP_Circuit/Data_ALU_MPP/Multiplier/LED_OBUF[0]_inst_i_2[1]
    SLICE_X5Y27          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.601    10.139 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.139    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry_n_0
    SLICE_X5Y28          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.361 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0/O[0]
                         net (fo=2, routed)           0.515    10.876    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry__0_n_7
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.299    11.175 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_4/O
                         net (fo=1, routed)           0.000    11.175    MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_4_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.818 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry/O[3]
                         net (fo=1, routed)           0.572    12.390    MPP_Circuit/Data_ALU_MPP/Subtractor/product[4]
    SLICE_X2Y30          LUT5 (Prop_lut5_I4_O)        0.307    12.697 r  MPP_Circuit/Data_ALU_MPP/Subtractor/LED_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.340    13.037    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[6]_1
    SLICE_X3Y30          LUT5 (Prop_lut5_I0_O)        0.124    13.161 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.358    13.519    MPP_Circuit/MPP_Reg/Register_2/q_reg[6]_1
    SLICE_X3Y28          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_2/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507    14.848    MPP_Circuit/MPP_Reg/Register_2/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_2/q_reg[6]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y28          FDRE (Setup_fdre_C_D)       -0.081    14.992    MPP_Circuit/MPP_Reg/Register_2/q_reg[6]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -13.519    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/MPP_Reg/Register_0/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.376ns  (logic 3.033ns (36.213%)  route 5.343ns (63.787%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.618     5.139    MPP_Circuit/Control_ALU_MPP/reg_4b/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.419     5.558 r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/Q
                         net (fo=28, routed)          0.954     6.512    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg_n_0_[3]
    SLICE_X3Y27          LUT4 (Prop_lut4_I0_O)        0.324     6.836 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[15]_inst_i_2/O
                         net (fo=19, routed)          0.623     7.459    MPP_Circuit/MPP_Reg/Register_0/q_reg[0]_4
    SLICE_X2Y27          LUT5 (Prop_lut5_I4_O)        0.332     7.791 r  MPP_Circuit/MPP_Reg/Register_0/LED_OBUF[9]_inst_i_2/O
                         net (fo=21, routed)          1.069     8.861    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]_3
    SLICE_X4Y27          LUT4 (Prop_lut4_I1_O)        0.154     9.015 r  MPP_Circuit/Control_ALU_MPP/reg_4b/product__0_carry_i_2/O
                         net (fo=1, routed)           0.524     9.538    MPP_Circuit/Data_ALU_MPP/Multiplier/LED_OBUF[0]_inst_i_2[1]
    SLICE_X5Y27          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.641    10.179 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry/O[3]
                         net (fo=2, routed)           0.698    10.877    MPP_Circuit/Data_ALU_MPP/Multiplier/product__0_carry_n_4
    SLICE_X2Y28          LUT2 (Prop_lut2_I0_O)        0.306    11.183 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_5/O
                         net (fo=1, routed)           0.000    11.183    MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry_i_5_n_0
    SLICE_X2Y28          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427    11.610 r  MPP_Circuit/Data_ALU_MPP/Multiplier/product__35_carry/O[1]
                         net (fo=1, routed)           0.414    12.024    MPP_Circuit/Control_ALU_MPP/reg_4b/O[1]
    SLICE_X0Y29          LUT6 (Prop_lut6_I1_O)        0.306    12.330 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           0.488    12.818    MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[4]_inst_i_2_n_0
    SLICE_X0Y29          LUT5 (Prop_lut5_I0_O)        0.124    12.942 r  MPP_Circuit/Control_ALU_MPP/reg_4b/LED_OBUF[4]_inst_i_1/O
                         net (fo=4, routed)           0.573    13.515    MPP_Circuit/MPP_Reg/Register_0/q_reg[4]_6
    SLICE_X0Y28          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_0/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.507    14.848    MPP_Circuit/MPP_Reg/Register_0/clk_IBUF_BUFG
    SLICE_X0Y28          FDRE                                         r  MPP_Circuit/MPP_Reg/Register_0/q_reg[4]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X0Y28          FDRE (Setup_fdre_C_D)       -0.067    15.006    MPP_Circuit/MPP_Reg/Register_0/q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.006    
                         arrival time                         -13.515    
  -------------------------------------------------------------------
                         slack                                  1.491    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sseg_mux_mpp/cycle_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_mux_mpp/cycle_count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.580     1.463    sseg_mux_mpp/clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.164     1.627 r  sseg_mux_mpp/cycle_count_reg[14]/Q
                         net (fo=1, routed)           0.114     1.742    sseg_mux_mpp/cycle_count_reg_n_0_[14]
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.852 r  sseg_mux_mpp/cycle_count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.852    sseg_mux_mpp/cycle_count_reg[12]_i_1_n_5
    SLICE_X6Y24          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.848     1.975    sseg_mux_mpp/clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[14]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X6Y24          FDRE (Hold_fdre_C_D)         0.134     1.597    sseg_mux_mpp/cycle_count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sseg_mux_mpp/cycle_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_mux_mpp/cycle_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.583     1.466    sseg_mux_mpp/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164     1.630 r  sseg_mux_mpp/cycle_count_reg[6]/Q
                         net (fo=1, routed)           0.114     1.745    sseg_mux_mpp/cycle_count_reg_n_0_[6]
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.855 r  sseg_mux_mpp/cycle_count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    sseg_mux_mpp/cycle_count_reg[4]_i_1_n_5
    SLICE_X6Y22          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.851     1.978    sseg_mux_mpp/clk_IBUF_BUFG
    SLICE_X6Y22          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X6Y22          FDRE (Hold_fdre_C_D)         0.134     1.600    sseg_mux_mpp/cycle_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 sseg_mux_mpp/cycle_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sseg_mux_mpp/cycle_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.581     1.464    sseg_mux_mpp/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDRE (Prop_fdre_C_Q)         0.164     1.628 r  sseg_mux_mpp/cycle_count_reg[10]/Q
                         net (fo=1, routed)           0.114     1.743    sseg_mux_mpp/cycle_count_reg_n_0_[10]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.853 r  sseg_mux_mpp/cycle_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    sseg_mux_mpp/cycle_count_reg[8]_i_1_n_5
    SLICE_X6Y23          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.849     1.976    sseg_mux_mpp/clk_IBUF_BUFG
    SLICE_X6Y23          FDRE                                         r  sseg_mux_mpp/cycle_count_reg[10]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X6Y23          FDRE (Hold_fdre_C_D)         0.134     1.598    sseg_mux_mpp/cycle_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.896%)  route 0.202ns (52.104%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.583     1.466    MPP_Circuit/Control_ALU_MPP/reg_4b/clk_IBUF_BUFG
    SLICE_X4Y27          FDRE                                         r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[0]/Q
                         net (fo=29, routed)          0.202     1.809    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg_n_0_[0]
    SLICE_X6Y27          LUT2 (Prop_lut2_I0_O)        0.045     1.854 r  MPP_Circuit/Control_ALU_MPP/reg_4b/q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.854    MPP_Circuit/Control_ALU_MPP/reg_4b/mux16/out[1]
    SLICE_X6Y27          FDRE                                         r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.851     1.978    MPP_Circuit/Control_ALU_MPP/reg_4b/clk_IBUF_BUFG
    SLICE_X6Y27          FDRE                                         r  MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X6Y27          FDRE (Hold_fdre_C_D)         0.120     1.599    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.583     1.466    PushButton_Debouncer_MPP_Circuit/clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.726    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[11]
    SLICE_X7Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.834    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[8]_i_1_n_4
    SLICE_X7Y27          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.851     1.978    PushButton_Debouncer_MPP_Circuit/clk_IBUF_BUFG
    SLICE_X7Y27          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X7Y27          FDRE (Hold_fdre_C_D)         0.105     1.571    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.580     1.463    PushButton_Debouncer_MPP_Circuit/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141     1.604 r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[3]/Q
                         net (fo=2, routed)           0.120     1.724    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[3]
    SLICE_X7Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.832 r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.832    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[0]_i_2_n_4
    SLICE_X7Y25          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.848     1.975    PushButton_Debouncer_MPP_Circuit/clk_IBUF_BUFG
    SLICE_X7Y25          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[3]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X7Y25          FDRE (Hold_fdre_C_D)         0.105     1.568    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.581     1.464    PushButton_Debouncer_MPP_Circuit/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.725    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[7]
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.833    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[4]_i_1_n_4
    SLICE_X7Y26          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.849     1.976    PushButton_Debouncer_MPP_Circuit/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[7]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.105     1.569    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.583     1.466    PushButton_Debouncer_MPP_Circuit/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[15]/Q
                         net (fo=2, routed)           0.120     1.727    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[15]
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.835 r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.835    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[12]_i_1_n_4
    SLICE_X7Y28          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.852     1.979    PushButton_Debouncer_MPP_Circuit/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[15]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.105     1.571    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.581     1.464    PushButton_Debouncer_MPP_Circuit/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141     1.605 r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[4]/Q
                         net (fo=2, routed)           0.116     1.721    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[4]
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.836 r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.836    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[4]_i_1_n_7
    SLICE_X7Y26          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.849     1.976    PushButton_Debouncer_MPP_Circuit/clk_IBUF_BUFG
    SLICE_X7Y26          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[4]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.105     1.569    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.583     1.466    PushButton_Debouncer_MPP_Circuit/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y28          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[12]/Q
                         net (fo=2, routed)           0.117     1.724    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[12]
    SLICE_X7Y28          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.839 r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.839    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[12]_i_1_n_7
    SLICE_X7Y28          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.852     1.979    PushButton_Debouncer_MPP_Circuit/clk_IBUF_BUFG
    SLICE_X7Y28          FDRE                                         r  PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[12]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X7Y28          FDRE (Hold_fdre_C_D)         0.105     1.571    PushButton_Debouncer_MPP_Circuit/PB_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    MPP_Circuit/MPP_Reg/Register_0/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y27    MPP_Circuit/MPP_Reg/Register_0/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    MPP_Circuit/MPP_Reg/Register_0/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    MPP_Circuit/MPP_Reg/Register_0/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y28    MPP_Circuit/MPP_Reg/Register_0/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    MPP_Circuit/MPP_Reg/Register_0/q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    MPP_Circuit/MPP_Reg/Register_0/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y27    MPP_Circuit/Control_ALU_MPP/reg_4b/q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    MPP_Circuit/MPP_Reg/Register_0/q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    MPP_Circuit/MPP_Reg/Register_0/q_reg[0]/C



