// Seed: 1324759075
module module_0;
  assign id_1 = 1;
  assign module_1.type_1 = 0;
  wire id_2;
  assign module_2.type_3 = 0;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    input supply1 id_2,
    input wire id_3,
    input tri1 id_4
);
  initial #1 id_1 = id_3;
  wire id_6;
  wire id_7;
  reg  id_8;
  always id_8 <= 1'b0;
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input supply1 id_0,
    input wire id_1,
    inout wire id_2,
    input tri1 id_3
    , id_11,
    output tri1 id_4,
    input wor id_5,
    output wor id_6,
    output uwire id_7,
    output tri1 id_8,
    input wire id_9
);
  wire id_12, id_13, id_14, id_15;
  id_16 :
  assert property (@* id_14) id_2 += id_11;
  module_0 modCall_1 ();
endmodule
