Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jun  8 09:18:03 2023
| Host         : DaanAsus running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_with_processor_wrapper_timing_summary_routed.rpt -pb design_with_processor_wrapper_timing_summary_routed.pb -rpx design_with_processor_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_with_processor_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    4           
TIMING-18  Warning   Missing input or output delay   2           
TIMING-20  Warning   Non-clocked latch               18          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (80)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (0)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (16)

1. checking no_clock (80)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: design_with_processor_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (16)
-----------------------------
 There are 16 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.489        0.000                      0                 2886        0.042        0.000                      0                 2886        4.020        0.000                       0                  1552  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.489        0.000                      0                 2846        0.042        0.000                      0                 2846        4.020        0.000                       0                  1552  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.129        0.000                      0                   40        0.463        0.000                      0                   40  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.489ns  (required time - arrival time)
  Source:                 design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.122ns  (logic 2.406ns (39.303%)  route 3.716ns (60.697%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.825     4.430    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X34Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.729 f  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.622     5.351    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.475 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     5.951    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.116     6.067 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     7.042    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y93         LUT4 (Prop_lut4_I3_O)        0.328     7.370 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.370    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.920 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.920    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.159 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.818     8.977    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.331     9.308 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000     9.308    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X30Y95         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.525    12.704    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y95         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.118    12.797    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  3.489    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.107ns  (logic 2.484ns (40.673%)  route 3.623ns (59.327%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.825     4.430    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X34Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.729 f  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.622     5.351    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.475 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     5.951    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.116     6.067 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     7.042    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y93         LUT4 (Prop_lut4_I3_O)        0.328     7.370 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.370    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.920 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.920    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.233 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.725     8.958    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.335     9.293 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000     9.293    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X30Y93         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.525    12.704    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.118    12.797    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.514ns  (required time - arrival time)
  Source:                 design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.097ns  (logic 2.613ns (42.859%)  route 3.484ns (57.141%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.825     4.430    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X34Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.729 f  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.622     5.351    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.475 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     5.951    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.116     6.067 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     7.042    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y93         LUT4 (Prop_lut4_I3_O)        0.328     7.370 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.370    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.920 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.920    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.034 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.034    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.368 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.586     8.954    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.329     9.283 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.283    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X30Y95         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.525    12.704    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y95         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.118    12.797    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  3.514    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.953ns  (logic 2.491ns (41.848%)  route 3.462ns (58.152%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.825     4.430    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X34Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.729 f  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.622     5.351    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.475 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     5.951    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.116     6.067 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     7.042    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y93         LUT4 (Prop_lut4_I3_O)        0.328     7.370 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.370    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.920 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.920    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.034 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.034    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.273 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.564     8.837    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.302     9.139 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000     9.139    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X30Y95         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.525    12.704    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y95         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.077    12.756    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.756    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                  3.617    

Slack (MET) :             3.626ns  (required time - arrival time)
  Source:                 design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 2.497ns (41.724%)  route 3.488ns (58.276%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.825     4.430    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X34Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.729 f  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.622     5.351    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.475 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     5.951    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.116     6.067 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     7.042    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y93         LUT4 (Prop_lut4_I3_O)        0.328     7.370 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.370    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.920 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.920    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.034 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.034    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.256 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.590     8.846    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.325     9.171 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000     9.171    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X30Y95         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.525    12.704    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y95         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.118    12.797    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.797    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                  3.626    

Slack (MET) :             3.683ns  (required time - arrival time)
  Source:                 design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.890ns  (logic 2.569ns (43.613%)  route 3.321ns (56.387%))
  Logic Levels:           8  (CARRY4=3 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.825     4.430    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X34Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.729 f  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.622     5.351    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.475 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     5.951    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.116     6.067 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     7.042    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y93         LUT4 (Prop_lut4_I3_O)        0.328     7.370 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.370    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.920 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.920    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.034 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.034    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X29Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.347 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.424     8.770    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.306     9.076 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.076    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X30Y95         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.525    12.704    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y95         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.081    12.760    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -9.076    
  -------------------------------------------------------------------
                         slack                                  3.683    

Slack (MET) :             3.758ns  (required time - arrival time)
  Source:                 design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 2.357ns (40.544%)  route 3.456ns (59.456%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.825     4.430    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X34Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.729 f  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.622     5.351    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.475 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     5.951    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.116     6.067 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     7.042    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y93         LUT4 (Prop_lut4_I3_O)        0.328     7.370 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.370    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.920 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.920    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.142 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.559     8.700    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X30Y95         LUT3 (Prop_lut3_I0_O)        0.299     8.999 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000     8.999    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X30Y95         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.525    12.704    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y95         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y95         FDRE (Setup_fdre_C_D)        0.079    12.758    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  3.758    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.805ns  (logic 2.473ns (42.601%)  route 3.332ns (57.399%))
  Logic Levels:           7  (CARRY4=2 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.825     4.430    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X34Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.729 f  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.622     5.351    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.475 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     5.951    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.116     6.067 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     7.042    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y93         LUT4 (Prop_lut4_I3_O)        0.328     7.370 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.370    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.920 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.920    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X29Y94         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.254 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.434     8.688    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.303     8.991 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000     8.991    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X30Y93         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.525    12.704    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.079    12.758    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -8.991    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.921ns  (required time - arrival time)
  Source:                 design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.652ns  (logic 2.168ns (38.355%)  route 3.484ns (61.645%))
  Logic Levels:           6  (CARRY4=1 LUT3=3 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.186ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.892     3.186    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X29Y100        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y100        FDRE (Prop_fdre_C_Q)         0.419     3.605 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[39]/Q
                         net (fo=7, routed)           0.825     4.430    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/axlen_cnt_reg[3][11]
    SLICE_X34Y101        LUT3 (Prop_lut3_I1_O)        0.299     4.729 f  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.622     5.351    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0
    SLICE_X32Y99         LUT6 (Prop_lut6_I3_O)        0.124     5.475 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          0.476     5.951    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X32Y98         LUT3 (Prop_lut3_I2_O)        0.116     6.067 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          0.975     7.042    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X29Y93         LUT4 (Prop_lut4_I3_O)        0.328     7.370 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.370    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X29Y93         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     7.950 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.587     8.536    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X30Y93         LUT3 (Prop_lut3_I0_O)        0.302     8.838 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000     8.838    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X30Y93         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.525    12.704    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X30Y93         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X30Y93         FDRE (Setup_fdre_C_D)        0.081    12.760    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                  3.921    

Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 1.145ns (20.349%)  route 4.482ns (79.651%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 12.652 - 10.000 ) 
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.754     3.048    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X22Y49         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.478     3.526 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[2]/Q
                         net (fo=8, routed)           2.581     6.107    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/Q[2]
    SLICE_X31Y87         LUT5 (Prop_lut5_I0_O)        0.295     6.402 f  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/axaddr_offset_r[2]_i_3__0/O
                         net (fo=1, routed)           0.403     6.805    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r_reg[2]_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.929 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[2]_i_1__0/O
                         net (fo=7, routed)           0.819     7.748    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset[2]
    SLICE_X33Y84         LUT6 (Prop_lut6_I4_O)        0.124     7.872 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r[3]_i_1__0/O
                         net (fo=2, routed)           0.679     8.551    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_second_len_r_reg[3][3]
    SLICE_X33Y84         LUT4 (Prop_lut4_I0_O)        0.124     8.675 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_cnt_r[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.675    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]_0[3]
    SLICE_X33Y84         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.473    12.652    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X33Y84         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]/C
                         clock pessimism              0.115    12.767    
                         clock uncertainty           -0.154    12.613    
    SLICE_X33Y84         FDRE (Setup_fdre_C_D)        0.031    12.644    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_cnt_r_reg[3]
  -------------------------------------------------------------------
                         required time                         12.644    
                         arrival time                          -8.675    
  -------------------------------------------------------------------
                         slack                                  3.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.316%)  route 0.121ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.656     0.992    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[57]/Q
                         net (fo=1, routed)           0.121     1.241    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[26]
    SLICE_X27Y99         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.844     1.210    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.025     1.200    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_with_processor_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.659%)  route 0.161ns (53.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.639     0.975    design_with_processor_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X43Y100        FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_with_processor_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[1]/Q
                         net (fo=1, routed)           0.161     1.277    design_with_processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[30]
    SLICE_X39Y99         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.825     1.191    design_with_processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X39Y99         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X39Y99         FDRE (Hold_fdre_C_D)         0.076     1.232    design_with_processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.638%)  route 0.181ns (49.362%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.639     0.975    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X40Y101        FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[2].reg2_reg[2]/Q
                         net (fo=2, routed)           0.181     1.297    design_with_processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reg2[2]
    SLICE_X38Y99         LUT5 (Prop_lut5_I3_O)        0.045     1.342 r  design_with_processor_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.342    design_with_processor_i/axi_gpio_1/U0/ip2bus_data[2]
    SLICE_X38Y99         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.825     1.191    design_with_processor_i/axi_gpio_1/U0/s_axi_aclk
    SLICE_X38Y99         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[2]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    design_with_processor_i/axi_gpio_1/U0/ip2bus_data_i_D1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.184ns (33.668%)  route 0.363ns (66.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.576     0.912    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y93         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.363     1.415    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X26Y100        LUT3 (Prop_lut3_I1_O)        0.043     1.458 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1/O
                         net (fo=1, routed)           0.000     1.458    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1_n_0
    SLICE_X26Y100        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.930     1.296    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.392    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.184ns (33.668%)  route 0.363ns (66.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.576     0.912    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y93         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.363     1.415    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X26Y100        LUT3 (Prop_lut3_I1_O)        0.043     1.458 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.458    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1_n_0
    SLICE_X26Y100        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.930     1.296    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.131     1.392    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.834%)  route 0.114ns (47.166%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.656     0.992    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.114     1.234    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[20]
    SLICE_X27Y99         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.844     1.210    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)        -0.007     1.168    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_with_processor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.556     0.892    design_with_processor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y89         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_with_processor_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.056     1.088    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X34Y89         SRLC32E                                      r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.823     1.189    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y89         SRLC32E                                      r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.284     0.905    
    SLICE_X34Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.022    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.227ns (66.322%)  route 0.115ns (33.678%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.639     0.975    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y100        FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.128     1.103 r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]/Q
                         net (fo=1, routed)           0.115     1.218    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/gpio_io_o[27]
    SLICE_X41Y98         LUT5 (Prop_lut5_I0_O)        0.099     1.317 r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg1[4]_i_1/O
                         net (fo=1, routed)           0.000     1.317    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg1[4]_i_1_n_0
    SLICE_X41Y98         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.825     1.191    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y98         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg1_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X41Y98         FDRE (Hold_fdre_C_D)         0.091     1.247    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[4].reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.317    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.939%)  route 0.195ns (58.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.656     0.992    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.195     1.328    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[25]
    SLICE_X27Y99         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.844     1.210    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y99         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.076     1.251    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.251    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.910%)  route 0.363ns (66.090%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.576     0.912    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X28Y93         FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                         net (fo=32, routed)          0.363     1.415    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    SLICE_X26Y100        LUT3 (Prop_lut3_I1_O)        0.045     1.460 r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.460    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1_n_0
    SLICE_X26Y100        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.930     1.296    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.121     1.382    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.078    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDPE/C       n/a            1.000         10.000      9.000      SLICE_X37Y84    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X37Y84    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X37Y84    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X37Y84    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y83    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y83    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y83    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y84    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X35Y84    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[4]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_with_processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.129ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.463ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.963ns (31.199%)  route 2.124ns (68.801%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.646     2.940    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDCE (Prop_fdce_C_Q)         0.456     3.396 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q
                         net (fo=4, routed)           0.678     4.074    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[3]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.154     4.228 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.945     5.173    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.353     5.526 f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.500     6.027    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X36Y82         FDPE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.471    12.650    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X36Y82         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X36Y82         FDPE (Recov_fdpe_C_PRE)     -0.569    12.156    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.156    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.963ns (31.199%)  route 2.124ns (68.801%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.646     2.940    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDCE (Prop_fdce_C_Q)         0.456     3.396 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q
                         net (fo=4, routed)           0.678     4.074    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[3]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.154     4.228 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.945     5.173    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.353     5.526 f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.500     6.027    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X36Y82         FDPE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.471    12.650    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X36Y82         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X36Y82         FDPE (Recov_fdpe_C_PRE)     -0.569    12.156    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.156    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.129ns  (required time - arrival time)
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.963ns (31.199%)  route 2.124ns (68.801%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.646     2.940    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDCE (Prop_fdce_C_Q)         0.456     3.396 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q
                         net (fo=4, routed)           0.678     4.074    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[3]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.154     4.228 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.945     5.173    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.353     5.526 f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.500     6.027    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X36Y82         FDPE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.471    12.650    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X36Y82         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X36Y82         FDPE (Recov_fdpe_C_PRE)     -0.569    12.156    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.156    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  6.129    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.963ns (31.199%)  route 2.124ns (68.801%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.646     2.940    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDCE (Prop_fdce_C_Q)         0.456     3.396 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q
                         net (fo=4, routed)           0.678     4.074    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[3]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.154     4.228 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.945     5.173    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.353     5.526 f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.500     6.027    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X37Y82         FDPE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.471    12.650    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X37Y82         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X37Y82         FDPE (Recov_fdpe_C_PRE)     -0.567    12.158    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.963ns (31.199%)  route 2.124ns (68.801%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.646     2.940    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDCE (Prop_fdce_C_Q)         0.456     3.396 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q
                         net (fo=4, routed)           0.678     4.074    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[3]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.154     4.228 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.945     5.173    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.353     5.526 f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.500     6.027    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X37Y82         FDPE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.471    12.650    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X37Y82         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X37Y82         FDPE (Recov_fdpe_C_PRE)     -0.567    12.158    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[6]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.131ns  (required time - arrival time)
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.963ns (31.199%)  route 2.124ns (68.801%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.646     2.940    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDCE (Prop_fdce_C_Q)         0.456     3.396 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q
                         net (fo=4, routed)           0.678     4.074    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[3]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.154     4.228 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.945     5.173    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.353     5.526 f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.500     6.027    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X37Y82         FDPE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.471    12.650    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X37Y82         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X37Y82         FDPE (Recov_fdpe_C_PRE)     -0.567    12.158    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[7]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  6.131    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.963ns (31.199%)  route 2.124ns (68.801%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.646     2.940    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDCE (Prop_fdce_C_Q)         0.456     3.396 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q
                         net (fo=4, routed)           0.678     4.074    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[3]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.154     4.228 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.945     5.173    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.353     5.526 f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.500     6.027    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X36Y82         FDPE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.471    12.650    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X36Y82         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X36Y82         FDPE (Recov_fdpe_C_PRE)     -0.527    12.198    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        3.087ns  (logic 0.963ns (31.199%)  route 2.124ns (68.801%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.940ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.646     2.940    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDCE (Prop_fdce_C_Q)         0.456     3.396 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q
                         net (fo=4, routed)           0.678     4.074    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[3]
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.154     4.228 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.945     5.173    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.353     5.526 f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.500     6.027    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X36Y82         FDPE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.471    12.650    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X36Y82         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X36Y82         FDPE (Recov_fdpe_C_PRE)     -0.527    12.198    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 1.069ns (36.002%)  route 1.900ns (63.998%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.645     2.939    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X37Y84         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDCE (Prop_fdce_C_Q)         0.419     3.358 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/Q
                         net (fo=2, routed)           0.669     4.027    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[2]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.324     4.351 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.436     4.787    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.326     5.113 f  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.795     5.908    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X35Y82         FDPE                                         f  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.472    12.651    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X35Y82         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X35Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    12.367    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                  6.459    

Slack (MET) :             6.459ns  (required time - arrival time)
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 1.069ns (36.002%)  route 1.900ns (63.998%))
  Logic Levels:           2  (LUT2=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns = ( 12.651 - 10.000 ) 
    Source Clock Delay      (SCD):    2.939ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.645     2.939    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X37Y84         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDCE (Prop_fdce_C_Q)         0.419     3.358 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/Q
                         net (fo=2, routed)           0.669     4.027    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[2]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.324     4.351 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/upcounterld_INST_0/O
                         net (fo=1, routed)           0.436     4.787    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/ld
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.326     5.113 f  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2/O
                         net (fo=8, routed)           0.795     5.908    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter[7]_i_2_n_0
    SLICE_X35Y82         FDPE                                         f  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.472    12.651    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X35Y82         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]/C
                         clock pessimism              0.229    12.880    
                         clock uncertainty           -0.154    12.726    
    SLICE_X35Y82         FDPE (Recov_fdpe_C_PRE)     -0.359    12.367    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.367    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                  6.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.667%)  route 0.266ns (65.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y88         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=11, routed)          0.266     1.296    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X36Y83         FDCE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.817     1.183    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X36Y83         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X36Y83         FDCE (Remov_fdce_C_CLR)     -0.067     0.834    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.667%)  route 0.266ns (65.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y88         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=11, routed)          0.266     1.296    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X36Y83         FDCE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.817     1.183    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X36Y83         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[4]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X36Y83         FDCE (Remov_fdce_C_CLR)     -0.067     0.834    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[5]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.667%)  route 0.266ns (65.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y88         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=11, routed)          0.266     1.296    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X36Y83         FDCE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.817     1.183    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X36Y83         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[5]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X36Y83         FDCE (Remov_fdce_C_CLR)     -0.067     0.834    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[6]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.667%)  route 0.266ns (65.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y88         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=11, routed)          0.266     1.296    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X36Y83         FDCE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.817     1.183    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X36Y83         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[6]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X36Y83         FDCE (Remov_fdce_C_CLR)     -0.067     0.834    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.834    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.667%)  route 0.266ns (65.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y88         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=11, routed)          0.266     1.296    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X37Y83         FDCE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.817     1.183    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X37Y83         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X37Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.809    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.667%)  route 0.266ns (65.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y88         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=11, routed)          0.266     1.296    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X37Y83         FDCE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.817     1.183    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X37Y83         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X37Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.809    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.667%)  route 0.266ns (65.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y88         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=11, routed)          0.266     1.296    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X37Y83         FDCE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.817     1.183    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X37Y83         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X37Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.809    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[7]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.667%)  route 0.266ns (65.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X39Y88         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 f  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                         net (fo=11, routed)          0.266     1.296    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/rst
    SLICE_X37Y83         FDCE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.817     1.183    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X37Y83         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[7]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X37Y83         FDCE (Remov_fdce_C_CLR)     -0.092     0.809    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Reg_0/U0/regout_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.809    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 design_with_processor_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.679%)  route 0.290ns (67.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.552     0.888    design_with_processor_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X39Y85         FDRE                                         r  design_with_processor_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_with_processor_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.290     1.319    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/rst
    SLICE_X40Y85         FDCE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.819     1.185    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X40Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.490    

Slack (MET) :             0.490ns  (arrival time - required time)
  Source:                 design_with_processor_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.141ns (32.679%)  route 0.290ns (67.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.552     0.888    design_with_processor_i/rst_ps7_0_50M/U0/slowest_sync_clk
    SLICE_X39Y85         FDRE                                         r  design_with_processor_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 f  design_with_processor_i/rst_ps7_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=38, routed)          0.290     1.319    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/rst
    SLICE_X40Y85         FDCE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.819     1.185    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]/C
                         clock pessimism             -0.264     0.921    
    SLICE_X40Y85         FDCE (Remov_fdce_C_CLR)     -0.092     0.829    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.490    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_with_processor_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.270ns  (logic 0.124ns (5.463%)  route 2.146ns (94.537%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.645     1.645    design_with_processor_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y85         LUT1 (Prop_lut1_I0_O)        0.124     1.769 r  design_with_processor_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.501     2.270    design_with_processor_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y84         FDRE                                         r  design_with_processor_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.472     2.651    design_with_processor_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  design_with_processor_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_with_processor_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.875ns  (logic 0.045ns (5.144%)  route 0.830ns (94.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.654     0.654    design_with_processor_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X44Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.699 r  design_with_processor_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.176     0.875    design_with_processor_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X44Y84         FDRE                                         r  design_with_processor_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.818     1.184    design_with_processor_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X44Y84         FDRE                                         r  design_with_processor_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.227ns  (logic 1.009ns (31.269%)  route 2.218ns (68.731%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/G
    SLICE_X45Y87         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/Q
                         net (fo=1, routed)           0.622     1.383    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[4]
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.997     2.505    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X45Y88         LUT5 (Prop_lut5_I3_O)        0.124     2.629 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1/O
                         net (fo=1, routed)           0.598     3.227    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1_n_0
    SLICE_X45Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.130ns  (logic 1.009ns (32.240%)  route 2.121ns (67.760%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
    SLICE_X40Y87         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q
                         net (fo=1, routed)           0.661     1.422    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[3]
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.546 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.842     2.388    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I3_O)        0.124     2.512 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1/O
                         net (fo=1, routed)           0.618     3.130    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1_n_0
    SLICE_X40Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.114ns  (logic 1.009ns (32.400%)  route 2.105ns (67.600%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G
    SLICE_X40Y88         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/Q
                         net (fo=2, routed)           0.456     1.217    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[7]
    SLICE_X39Y88         LUT4 (Prop_lut4_I2_O)        0.124     1.341 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           1.019     2.360    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X39Y87         LUT5 (Prop_lut5_I2_O)        0.124     2.484 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1/O
                         net (fo=1, routed)           0.630     3.114    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1_n_0
    SLICE_X40Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.083ns  (logic 1.009ns (32.726%)  route 2.074ns (67.274%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
    SLICE_X40Y87         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q
                         net (fo=1, routed)           0.661     1.422    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[3]
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.546 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.859     2.405    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I3_O)        0.124     2.529 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1/O
                         net (fo=1, routed)           0.554     3.083    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1_n_0
    SLICE_X40Y88         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.028ns  (logic 1.009ns (33.322%)  route 2.019ns (66.678%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G
    SLICE_X40Y88         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/Q
                         net (fo=1, routed)           0.510     1.271    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[0]
    SLICE_X40Y88         LUT6 (Prop_lut6_I0_O)        0.124     1.395 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          1.032     2.427    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I4_O)        0.124     2.551 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1/O
                         net (fo=1, routed)           0.478     3.028    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1_n_0
    SLICE_X40Y88         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.979ns  (logic 1.009ns (33.875%)  route 1.970ns (66.125%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/G
    SLICE_X45Y87         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/Q
                         net (fo=1, routed)           0.622     1.383    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[4]
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.703     2.211    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I3_O)        0.124     2.335 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1/O
                         net (fo=1, routed)           0.644     2.979    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1_n_0
    SLICE_X44Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.965ns  (logic 1.009ns (34.027%)  route 1.956ns (65.973%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/G
    SLICE_X45Y87         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/Q
                         net (fo=1, routed)           0.622     1.383    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[4]
    SLICE_X45Y87         LUT6 (Prop_lut6_I5_O)        0.124     1.507 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.652     2.159    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.124     2.283 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1/O
                         net (fo=1, routed)           0.682     2.965    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1_n_0
    SLICE_X44Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.957ns  (logic 1.009ns (34.121%)  route 1.948ns (65.879%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G
    SLICE_X40Y88         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/Q
                         net (fo=2, routed)           0.456     1.217    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[7]
    SLICE_X39Y88         LUT4 (Prop_lut4_I2_O)        0.124     1.341 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           1.020     2.361    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X39Y87         LUT5 (Prop_lut5_I2_O)        0.124     2.485 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1/O
                         net (fo=1, routed)           0.472     2.957    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1_n_0
    SLICE_X40Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.944ns  (logic 1.009ns (34.274%)  route 1.935ns (65.726%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/G
    SLICE_X44Y87         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/Q
                         net (fo=1, routed)           0.502     1.263    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[0]
    SLICE_X44Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.387 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.882     2.269    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.124     2.393 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1/O
                         net (fo=1, routed)           0.551     2.944    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1_n_0
    SLICE_X44Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.888ns  (logic 1.009ns (34.941%)  route 1.879ns (65.059%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
    SLICE_X40Y87         LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q
                         net (fo=1, routed)           0.661     1.422    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[3]
    SLICE_X40Y87         LUT6 (Prop_lut6_I0_O)        0.124     1.546 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.839     2.384    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I3_O)        0.124     2.508 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1/O
                         net (fo=1, routed)           0.379     2.888    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1_n_0
    SLICE_X40Y88         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.547ns  (logic 0.310ns (56.687%)  route 0.237ns (43.313%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
    SLICE_X45Y87         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q
                         net (fo=1, routed)           0.111     0.331    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[3]
    SLICE_X45Y87         LUT6 (Prop_lut6_I0_O)        0.045     0.376 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.125     0.502    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I3_O)        0.045     0.547 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.547    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1_n_0
    SLICE_X45Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.570ns  (logic 0.265ns (46.524%)  route 0.305ns (53.476%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
    SLICE_X40Y88         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q
                         net (fo=2, routed)           0.184     0.404    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[6]
    SLICE_X39Y88         LUT6 (Prop_lut6_I3_O)        0.045     0.449 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1/O
                         net (fo=2, routed)           0.120     0.570    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1_n_0
    SLICE_X39Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.577ns  (logic 0.265ns (45.934%)  route 0.312ns (54.066%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/G
    SLICE_X44Y87         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/Q
                         net (fo=2, routed)           0.133     0.353    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[7]
    SLICE_X44Y87         LUT6 (Prop_lut6_I1_O)        0.045     0.398 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1/O
                         net (fo=2, routed)           0.179     0.577    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_1_n_0
    SLICE_X43Y85         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.310ns (46.135%)  route 0.362ns (53.865%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/G
    SLICE_X45Y87         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/Q
                         net (fo=1, routed)           0.098     0.318    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[2]
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.045     0.363 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.264     0.627    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.045     0.672 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.672    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1_n_0
    SLICE_X45Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.310ns (46.135%)  route 0.362ns (53.865%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/G
    SLICE_X45Y87         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/Q
                         net (fo=1, routed)           0.098     0.318    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[2]
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.045     0.363 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.264     0.627    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X45Y87         LUT5 (Prop_lut5_I4_O)        0.045     0.672 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     0.672    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1_n_0
    SLICE_X45Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.712ns  (logic 0.310ns (43.527%)  route 0.402ns (56.473%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y88         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/G
    SLICE_X40Y88         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/Q
                         net (fo=2, routed)           0.158     0.378    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[6]
    SLICE_X39Y88         LUT4 (Prop_lut4_I0_O)        0.045     0.423 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3/O
                         net (fo=9, routed)           0.075     0.498    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_3_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I2_O)        0.045     0.543 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1/O
                         net (fo=1, routed)           0.170     0.712    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1_n_0
    SLICE_X40Y88         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.715ns  (logic 0.310ns (43.335%)  route 0.405ns (56.665%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/G
    SLICE_X45Y87         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/Q
                         net (fo=1, routed)           0.111     0.331    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[3]
    SLICE_X45Y87         LUT6 (Prop_lut6_I0_O)        0.045     0.376 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.181     0.557    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I3_O)        0.045     0.602 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1/O
                         net (fo=1, routed)           0.113     0.715    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1_n_0
    SLICE_X44Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.736ns  (logic 0.310ns (42.136%)  route 0.426ns (57.864%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/G
    SLICE_X45Y87         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/Q
                         net (fo=1, routed)           0.098     0.318    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[2]
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.045     0.363 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.093     0.456    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X44Y87         LUT5 (Prop_lut5_I4_O)        0.045     0.501 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1/O
                         net (fo=1, routed)           0.235     0.736    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1_n_0
    SLICE_X44Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.754ns  (logic 0.310ns (41.089%)  route 0.444ns (58.911%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/G
    SLICE_X45Y87         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/Q
                         net (fo=1, routed)           0.098     0.318    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[2]
    SLICE_X44Y87         LUT6 (Prop_lut6_I3_O)        0.045     0.363 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.148     0.510    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X45Y88         LUT5 (Prop_lut5_I4_O)        0.045     0.555 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1/O
                         net (fo=1, routed)           0.199     0.754    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1_n_0
    SLICE_X45Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.765ns  (logic 0.310ns (40.532%)  route 0.455ns (59.468%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/G
    SLICE_X40Y87         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/Q
                         net (fo=1, routed)           0.121     0.341    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata[5]
    SLICE_X40Y87         LUT6 (Prop_lut6_I3_O)        0.045     0.386 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.174     0.560    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X39Y87         LUT5 (Prop_lut5_I3_O)        0.045     0.605 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1/O
                         net (fo=1, routed)           0.160     0.765    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1_n_0
    SLICE_X40Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_out0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.407ns  (logic 4.663ns (44.803%)  route 5.745ns (55.197%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.645     2.939    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/clk
    SLICE_X35Y84         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y84         FDCE (Prop_fdce_C_Q)         0.456     3.395 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Reg_0/U0/regout_reg[3]/Q
                         net (fo=2, routed)           0.967     4.362    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Comparator_0/U0/Dutycycle[3]
    SLICE_X35Y83         LUT4 (Prop_lut4_I2_O)        0.124     4.486 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Comparator_0/U0/PWM_INST_0_i_7/O
                         net (fo=1, routed)           0.000     4.486    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Comparator_0/U0/PWM_INST_0_i_7_n_0
    SLICE_X35Y83         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.036 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Comparator_0/U0/PWM_INST_0/CO[3]
                         net (fo=1, routed)           4.777     9.814    PWM_out0_OBUF
    R16                  OBUF (Prop_obuf_I_O)         3.533    13.346 r  PWM_out0_OBUF_inst/O
                         net (fo=0)                   0.000    13.346    PWM_out0
    R16                                                               r  PWM_out0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PWM_out1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.905ns  (logic 4.776ns (48.217%)  route 5.129ns (51.783%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.643     2.937    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/clk
    SLICE_X36Y82         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y82         FDPE (Prop_fdpe_C_Q)         0.518     3.455 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Upcounter_0/U0/tempcounter_reg[0]/Q
                         net (fo=11, routed)          1.002     4.457    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Comparator_0/U0/Counter[0]
    SLICE_X37Y83         LUT4 (Prop_lut4_I1_O)        0.124     4.581 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Comparator_0/U0/PWM_INST_0_i_8/O
                         net (fo=1, routed)           0.000     4.581    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Comparator_0/U0/PWM_INST_0_i_8_n_0
    SLICE_X37Y83         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.113 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Comparator_0/U0/PWM_INST_0/CO[3]
                         net (fo=1, routed)           4.127     9.240    PWM_out1_OBUF
    U17                  OBUF (Prop_obuf_I_O)         3.602    12.842 r  PWM_out1_OBUF_inst/O
                         net (fo=0)                   0.000    12.842    PWM_out1
    U17                                                               r  PWM_out1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.642ns  (logic 0.839ns (23.038%)  route 2.803ns (76.962%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    design_with_processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.419     3.361 r  design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           1.293     4.654    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[2]
    SLICE_X40Y88         LUT6 (Prop_lut6_I2_O)        0.296     4.950 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          1.032     5.982    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X39Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.106 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1/O
                         net (fo=1, routed)           0.478     6.584    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]_i_1_n_0
    SLICE_X40Y88         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.569ns  (logic 0.839ns (23.510%)  route 2.730ns (76.490%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    design_with_processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.419     3.361 r  design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           1.293     4.654    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[2]
    SLICE_X40Y88         LUT6 (Prop_lut6_I2_O)        0.296     4.950 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.806     5.756    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X39Y87         LUT5 (Prop_lut5_I4_O)        0.124     5.880 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1/O
                         net (fo=1, routed)           0.630     6.511    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1_n_0
    SLICE_X40Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.491ns  (logic 0.842ns (24.119%)  route 2.649ns (75.881%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    design_with_processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.419     3.361 r  design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=3, routed)           1.189     4.550    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[3]
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.299     4.849 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.842     5.691    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X40Y87         LUT5 (Prop_lut5_I3_O)        0.124     5.815 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1/O
                         net (fo=1, routed)           0.618     6.433    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1_n_0
    SLICE_X40Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.457ns  (logic 0.704ns (20.363%)  route 2.753ns (79.637%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y88         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=3, routed)           1.158     4.556    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[4]
    SLICE_X45Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.680 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.997     5.677    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X45Y88         LUT5 (Prop_lut5_I3_O)        0.124     5.801 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1/O
                         net (fo=1, routed)           0.598     6.399    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1_n_0
    SLICE_X45Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.445ns  (logic 0.842ns (24.444%)  route 2.603ns (75.556%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    design_with_processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.419     3.361 r  design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=3, routed)           1.189     4.550    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[3]
    SLICE_X40Y87         LUT6 (Prop_lut6_I1_O)        0.299     4.849 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3/O
                         net (fo=10, routed)          0.859     5.708    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_3_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I3_O)        0.124     5.832 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1/O
                         net (fo=1, routed)           0.554     6.387    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]_i_1_n_0
    SLICE_X40Y88         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.414ns  (logic 0.839ns (24.578%)  route 2.575ns (75.422%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y88         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.419     3.361 r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=3, routed)           1.141     4.502    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X44Y87         LUT6 (Prop_lut6_I4_O)        0.296     4.798 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.882     5.680    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X43Y87         LUT5 (Prop_lut5_I4_O)        0.124     5.804 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1/O
                         net (fo=1, routed)           0.551     6.356    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1_n_0
    SLICE_X44Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.413ns  (logic 0.839ns (24.585%)  route 2.574ns (75.415%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.648     2.942    design_with_processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.419     3.361 r  design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           1.293     4.654    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[2]
    SLICE_X40Y88         LUT6 (Prop_lut6_I2_O)        0.296     4.950 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4/O
                         net (fo=10, routed)          0.808     5.758    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_4_n_0
    SLICE_X39Y87         LUT5 (Prop_lut5_I4_O)        0.124     5.882 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1/O
                         net (fo=1, routed)           0.472     6.355    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1_n_0
    SLICE_X40Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.377ns  (logic 0.704ns (20.847%)  route 2.673ns (79.153%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.645     2.939    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X37Y84         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDCE (Prop_fdce_C_Q)         0.456     3.395 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/Q
                         net (fo=4, routed)           0.667     4.062    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[3]
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.124     4.186 f  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/ready_INST_0/O
                         net (fo=10, routed)          1.627     5.813    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_2_n_0
    SLICE_X40Y88         LUT5 (Prop_lut5_I0_O)        0.124     5.937 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1/O
                         net (fo=1, routed)           0.379     6.316    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1_n_0
    SLICE_X40Y88         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.360%)  route 0.127ns (40.640%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y88         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[26]/Q
                         net (fo=3, routed)           0.127     1.158    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[5]
    SLICE_X45Y87         LUT5 (Prop_lut5_I1_O)        0.045     1.203 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.203    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]_i_1_n_0
    SLICE_X45Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.781%)  route 0.188ns (50.219%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    design_with_processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[25]/Q
                         net (fo=4, routed)           0.072     1.102    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[6]
    SLICE_X40Y88         LUT5 (Prop_lut5_I1_O)        0.045     1.147 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1/O
                         net (fo=1, routed)           0.116     1.263    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]_i_1_n_0
    SLICE_X40Y88         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.535ns  (logic 0.186ns (34.743%)  route 0.349ns (65.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    design_with_processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=3, routed)           0.233     1.264    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[4]
    SLICE_X40Y87         LUT5 (Prop_lut5_I1_O)        0.045     1.309 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1/O
                         net (fo=1, routed)           0.116     1.425    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1_n_0
    SLICE_X40Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.186ns (34.357%)  route 0.355ns (65.643%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y88         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[28]/Q
                         net (fo=3, routed)           0.355     1.386    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[3]
    SLICE_X45Y87         LUT5 (Prop_lut5_I1_O)        0.045     1.431 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.431    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]_i_1_n_0
    SLICE_X45Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.542ns  (logic 0.186ns (34.298%)  route 0.356ns (65.702%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y88         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[27]/Q
                         net (fo=3, routed)           0.356     1.387    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[4]
    SLICE_X45Y87         LUT5 (Prop_lut5_I1_O)        0.045     1.432 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.432    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]_i_1_n_0
    SLICE_X45Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.226ns (38.426%)  route 0.362ns (61.574%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y88         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=3, routed)           0.249     1.267    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X43Y87         LUT5 (Prop_lut5_I1_O)        0.098     1.365 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1/O
                         net (fo=1, routed)           0.113     1.478    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1_n_0
    SLICE_X44Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.227ns (38.026%)  route 0.370ns (61.974%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    design_with_processor_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X45Y88         FDRE                                         r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_with_processor_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[29]/Q
                         net (fo=3, routed)           0.171     1.189    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/Datain[2]
    SLICE_X45Y88         LUT5 (Prop_lut5_I1_O)        0.099     1.288 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1/O
                         net (fo=1, routed)           0.199     1.487    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]_i_1_n_0
    SLICE_X45Y87         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.611ns  (logic 0.184ns (30.135%)  route 0.427ns (69.865%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.552     0.888    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X40Y85         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.029 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/Q
                         net (fo=3, routed)           0.173     1.201    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[0]
    SLICE_X40Y85         LUT2 (Prop_lut2_I0_O)        0.043     1.244 f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/ready_INST_0/O
                         net (fo=10, routed)          0.254     1.498    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_2_n_0
    SLICE_X43Y85         LDCE                                         f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.643ns  (logic 0.226ns (35.153%)  route 0.417ns (64.847%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.554     0.890    design_with_processor_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y88         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_with_processor_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[30]/Q
                         net (fo=3, routed)           0.301     1.318    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/Datain[1]
    SLICE_X40Y88         LUT5 (Prop_lut5_I1_O)        0.098     1.416 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1/O
                         net (fo=1, routed)           0.116     1.533    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]_i_1_n_0
    SLICE_X40Y88         LDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/lastsenddata_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.668ns  (logic 0.186ns (27.838%)  route 0.482ns (72.162%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.552     0.888    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X37Y84         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y84         FDPE (Prop_fdpe_C_Q)         0.141     1.029 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/Q
                         net (fo=3, routed)           0.224     1.253    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg_n_0_[0]
    SLICE_X37Y84         LUT2 (Prop_lut2_I0_O)        0.045     1.298 f  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/ready_INST_0/O
                         net (fo=10, routed)          0.258     1.556    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg_i_2_n_0
    SLICE_X39Y87         LDCE                                         f  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.933ns  (logic 0.683ns (35.340%)  route 1.250ns (64.660%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X39Y87         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.871     1.430    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.124     1.554 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1/O
                         net (fo=1, routed)           0.378     1.933    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1_n_0
    SLICE_X37Y84         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.473     2.652    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X37Y84         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.879ns  (logic 0.683ns (36.357%)  route 1.196ns (63.643%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X43Y85         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.811     1.370    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X40Y85         LUT3 (Prop_lut3_I1_O)        0.124     1.494 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1/O
                         net (fo=1, routed)           0.385     1.879    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1_n_0
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.474     2.653    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.849ns  (logic 0.679ns (36.730%)  route 1.170ns (63.270%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X39Y87         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.551     1.110    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.120     1.230 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1/O
                         net (fo=1, routed)           0.618     1.849    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1_n_0
    SLICE_X37Y84         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.473     2.652    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X37Y84         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.694ns  (logic 0.683ns (40.313%)  route 1.011ns (59.687%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X43Y85         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           1.011     1.570    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X40Y85         LUT3 (Prop_lut3_I1_O)        0.124     1.694 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1/O
                         net (fo=1, routed)           0.000     1.694    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1_n_0
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.474     2.653    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.552ns  (logic 0.683ns (44.000%)  route 0.869ns (56.000%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X39Y87         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.869     1.428    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.124     1.552 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.552    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1_n_0
    SLICE_X37Y84         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.473     2.652    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X37Y84         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.279ns  (logic 0.683ns (53.395%)  route 0.596ns (46.605%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X43Y85         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.596     1.155    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.279 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.279    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1_n_0
    SLICE_X40Y85         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        1.474     2.653    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X40Y85         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.412ns  (logic 0.203ns (49.254%)  route 0.209ns (50.746%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X43Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.209     0.367    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X40Y85         LUT2 (Prop_lut2_I1_O)        0.045     0.412 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.412    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1_n_0
    SLICE_X40Y85         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.819     1.185    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X40Y85         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.516ns  (logic 0.203ns (39.321%)  route 0.313ns (60.679%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X39Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.313     0.471    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X37Y84         LUT2 (Prop_lut2_I1_O)        0.045     0.516 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1/O
                         net (fo=1, routed)           0.000     0.516    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[0]_i_1_n_0
    SLICE_X37Y84         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.818     1.184    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X37Y84         FDPE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[0]/C

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.552ns  (logic 0.203ns (36.759%)  route 0.349ns (63.241%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X43Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.349     0.507    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X40Y85         LUT3 (Prop_lut3_I1_O)        0.045     0.552 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1/O
                         net (fo=1, routed)           0.000     0.552    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1_n_0
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.819     1.185    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.611ns  (logic 0.203ns (33.245%)  route 0.408ns (66.755%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X43Y85         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.286     0.444    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X40Y85         LUT3 (Prop_lut3_I1_O)        0.045     0.489 r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1/O
                         net (fo=1, routed)           0.122     0.611    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1_n_0
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.819     1.185    design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X40Y85         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_1/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.632ns  (logic 0.203ns (32.138%)  route 0.429ns (67.862%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X39Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.313     0.471    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.045     0.516 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1/O
                         net (fo=1, routed)           0.115     0.632    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[3]_i_1_n_0
    SLICE_X37Y84         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.818     1.184    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X37Y84         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[3]/C

Slack:                    inf
  Source:                 design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
                            (positive level-sensitive latch)
  Destination:            design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.209ns (32.934%)  route 0.426ns (67.066%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y87         LDCE                         0.000     0.000 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/G
    SLICE_X39Y87         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/DataChecker_0/U0/senddata_reg/Q
                         net (fo=3, routed)           0.196     0.354    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/dataavaibility
    SLICE_X37Y84         LUT3 (Prop_lut3_I1_O)        0.051     0.405 r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1/O
                         net (fo=1, routed)           0.229     0.635    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate[1]_i_1_n_0
    SLICE_X37Y84         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_with_processor_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_with_processor_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_with_processor_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1552, routed)        0.818     1.184    design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/clk
    SLICE_X37Y84         FDCE                                         r  design_with_processor_i/PWM_Over_wrapper_0/U0/PWM_Over_i/Controller_0/U0/FSM_onehot_presentstate_reg[1]/C





