Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Sep 29 01:31:28 2017
| Host         : RM100B2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Exp1_Main_control_sets_placed.rpt
| Design       : Exp1_Main
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |            8 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               4 |            1 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------+----------------------+-----------------------------+------------------+----------------+
|       Clock Signal       |     Enable Signal    |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+--------------------------+----------------------+-----------------------------+------------------+----------------+
|  SSEG_DISPLAY/my_clk/CLK |                      |                             |                1 |              2 |
|  clk_IBUF_BUFG           | FSM1/t_cnt_reg[3][0] | FSM1/AR[0]                  |                1 |              4 |
|  clk_IBUF_BUFG           |                      |                             |                4 |              5 |
|  FSM1/E[0]               |                      |                             |                3 |              8 |
|  clk_IBUF_BUFG           | FSM1/FSM_WE          |                             |                2 |              8 |
|  clk_IBUF_BUFG           |                      | SSEG_DISPLAY/my_clk/tmp_clk |                8 |             31 |
+--------------------------+----------------------+-----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     1 |
| 4      |                     1 |
| 5      |                     1 |
| 8      |                     2 |
| 16+    |                     1 |
+--------+-----------------------+


