Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date              : Sun Aug 16 19:59:28 2020
| Host              : rsaradhy-acer running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu2cg-sfvc784
| Speed File        : -1  PRODUCTION 1.26 08-13-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.643        0.000                      0                10258        0.008        0.000                      0                10258        1.166        0.000                       0                  3537  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
CLK_REF_N  {0.000 0.750}        1.500           666.667         
clk_pl_0   {0.000 2.667}        5.333           187.512         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.643        0.000                      0                10258        0.008        0.000                      0                10258        1.166        0.000                       0                  3537  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.643ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_ALU_INST/RSTCTRL
                            (falling edge-triggered cell DSP_ALU clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 fall@2.667ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.393ns  (logic 0.098ns (7.035%)  route 1.295ns (92.965%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 4.604 - 2.667 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.016ns (routing 0.814ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.736ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.016     2.223    TCLK
    SLICE_X3Y56          FDSE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.321 r  internal_reset_reg/Q
                         net (fo=65, routed)          1.295     3.616    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/RSTCTRL
    DSP48E2_X0Y2         DSP_ALU                                      r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_ALU_INST/RSTCTRL
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     2.807    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     2.834 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.770     4.604    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y2         DSP_ALU                                      r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_ALU_INST/CLK  (IS_INVERTED)
                         clock pessimism              0.174     4.778    
                         clock uncertainty           -0.312     4.466    
    DSP48E2_X0Y2         DSP_ALU (Setup_DSP_ALU_DSP48E2_CLK_RSTCTRL)
                                                     -0.207     4.259    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_ALU_INST
  -------------------------------------------------------------------
                         required time                          4.259    
                         arrival time                          -3.616    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.711ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/RSTP
                            (falling edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 fall@2.667ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.326ns  (logic 0.098ns (7.391%)  route 1.228ns (92.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 4.604 - 2.667 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.016ns (routing 0.814ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.736ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.016     2.223    TCLK
    SLICE_X3Y56          FDSE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.321 r  internal_reset_reg/Q
                         net (fo=65, routed)          1.228     3.549    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/RSTP
    DSP48E2_X0Y2         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/RSTP
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     2.807    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     2.834 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.770     4.604    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y2         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
                         clock pessimism              0.174     4.778    
                         clock uncertainty           -0.312     4.466    
    DSP48E2_X0Y2         DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_RSTP)
                                                     -0.206     4.260    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          4.260    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                  0.711    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_A_B_DATA_INST/RSTB
                            (falling edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 fall@2.667ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.182ns  (logic 0.098ns (8.291%)  route 1.084ns (91.709%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 4.604 - 2.667 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.016ns (routing 0.814ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.736ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.016     2.223    TCLK
    SLICE_X3Y56          FDSE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.321 r  internal_reset_reg/Q
                         net (fo=65, routed)          1.084     3.405    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/RSTB
    DSP48E2_X0Y2         DSP_A_B_DATA                                 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_A_B_DATA_INST/RSTB
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     2.807    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     2.834 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.770     4.604    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y2         DSP_A_B_DATA                                 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_A_B_DATA_INST/CLK  (IS_INVERTED)
                         clock pessimism              0.174     4.778    
                         clock uncertainty           -0.312     4.466    
    DSP48E2_X0Y2         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_RSTB)
                                                     -0.253     4.213    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.213    
                         arrival time                          -3.405    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK
                            (falling edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[0]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 rise@5.333ns - clk_pl_0 fall@2.667ns)
  Data Path Delay:        1.095ns  (logic 0.404ns (36.895%)  route 0.691ns (63.105%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 7.280 - 5.333 ) 
    Source Clock Delay      (SCD):    2.265ns = ( 4.931 - 2.667 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.058ns (routing 0.814ns, distribution 1.244ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.736ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     2.845    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     2.874 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.058     4.932    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y2         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y2         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[0])
                                                      0.268     5.200 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.218     5.418    COUNTER_TC_MACRO_inst/CNTR_OUT_INT[0]
    SLICE_X4Y6           LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.136     5.554 r  COUNTER_TC_MACRO_inst/FIFO36E2_inst_i_32/O
                         net (fo=2, routed)           0.473     6.027    DDMTD2/FIFOs_Ultrascale_1/data_in[0]
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     5.473    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.500 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.780     7.280    DDMTD2/FIFOs_Ultrascale_1/clk
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/WRCLK
                         clock pessimism              0.177     7.457    
                         clock uncertainty           -0.312     7.145    
    RAMB36_X1Y1          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[0])
                                                     -0.308     6.837    DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst
  -------------------------------------------------------------------
                         required time                          6.837    
                         arrival time                          -6.026    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK
                            (falling edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[5]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 rise@5.333ns - clk_pl_0 fall@2.667ns)
  Data Path Delay:        1.121ns  (logic 0.421ns (37.556%)  route 0.700ns (62.444%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 7.280 - 5.333 ) 
    Source Clock Delay      (SCD):    2.265ns = ( 4.931 - 2.667 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.058ns (routing 0.814ns, distribution 1.244ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.736ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     2.845    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     2.874 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.058     4.932    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y2         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y2         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[5])
                                                      0.271     5.203 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/P[5]
                         net (fo=1, routed)           0.285     5.488    COUNTER_TC_MACRO_inst/CNTR_OUT_INT[5]
    SLICE_X4Y8           LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.150     5.638 r  COUNTER_TC_MACRO_inst/FIFO36E2_inst_i_27/O
                         net (fo=2, routed)           0.415     6.053    DDMTD2/FIFOs_Ultrascale_1/data_in[5]
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     5.473    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.500 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.780     7.280    DDMTD2/FIFOs_Ultrascale_1/clk
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/WRCLK
                         clock pessimism              0.177     7.457    
                         clock uncertainty           -0.312     7.145    
    RAMB36_X1Y1          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[5])
                                                     -0.278     6.867    DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst
  -------------------------------------------------------------------
                         required time                          6.867    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.821ns  (required time - arrival time)
  Source:                 COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK
                            (falling edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[7]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 rise@5.333ns - clk_pl_0 fall@2.667ns)
  Data Path Delay:        1.078ns  (logic 0.386ns (35.807%)  route 0.692ns (64.193%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 7.280 - 5.333 ) 
    Source Clock Delay      (SCD):    2.265ns = ( 4.931 - 2.667 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.058ns (routing 0.814ns, distribution 1.244ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.736ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     2.845    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     2.874 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.058     4.932    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y2         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y2         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[7])
                                                      0.250     5.182 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/P[7]
                         net (fo=1, routed)           0.248     5.430    COUNTER_TC_MACRO_inst/CNTR_OUT_INT[7]
    SLICE_X5Y8           LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.136     5.566 r  COUNTER_TC_MACRO_inst/FIFO36E2_inst_i_25/O
                         net (fo=2, routed)           0.444     6.010    DDMTD2/FIFOs_Ultrascale_1/data_in[7]
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     5.473    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.500 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.780     7.280    DDMTD2/FIFOs_Ultrascale_1/clk
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/WRCLK
                         clock pessimism              0.177     7.457    
                         clock uncertainty           -0.312     7.145    
    RAMB36_X1Y1          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[7])
                                                     -0.314     6.831    DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst
  -------------------------------------------------------------------
                         required time                          6.831    
                         arrival time                          -6.010    
  -------------------------------------------------------------------
                         slack                                  0.821    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK
                            (falling edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[15]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 rise@5.333ns - clk_pl_0 fall@2.667ns)
  Data Path Delay:        1.091ns  (logic 0.361ns (33.089%)  route 0.730ns (66.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 7.280 - 5.333 ) 
    Source Clock Delay      (SCD):    2.265ns = ( 4.931 - 2.667 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.058ns (routing 0.814ns, distribution 1.244ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.736ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     2.845    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     2.874 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.058     4.932    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y2         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y2         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[15])
                                                      0.241     5.173 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/P[15]
                         net (fo=1, routed)           0.227     5.400    COUNTER_TC_MACRO_inst/CNTR_OUT_INT[15]
    SLICE_X4Y7           LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.120     5.520 r  COUNTER_TC_MACRO_inst/FIFO36E2_inst_i_17/O
                         net (fo=2, routed)           0.503     6.023    DDMTD2/FIFOs_Ultrascale_1/data_in[15]
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     5.473    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.500 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.780     7.280    DDMTD2/FIFOs_Ultrascale_1/clk
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/WRCLK
                         clock pessimism              0.177     7.457    
                         clock uncertainty           -0.312     7.145    
    RAMB36_X1Y1          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[15])
                                                     -0.296     6.849    DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst
  -------------------------------------------------------------------
                         required time                          6.849    
                         arrival time                          -6.023    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.834ns  (required time - arrival time)
  Source:                 internal_reset_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_A_B_DATA_INST/RSTA
                            (falling edge-triggered cell DSP_A_B_DATA clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 fall@2.667ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.164ns  (logic 0.098ns (8.419%)  route 1.066ns (91.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.937ns = ( 4.604 - 2.667 ) 
    Source Clock Delay      (SCD):    2.223ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.016ns (routing 0.814ns, distribution 1.202ns)
  Clock Net Delay (Destination): 1.770ns (routing 0.736ns, distribution 1.034ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.016     2.223    TCLK
    SLICE_X3Y56          FDSE                                         r  internal_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDSE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.321 r  internal_reset_reg/Q
                         net (fo=65, routed)          1.066     3.387    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/RSTA
    DSP48E2_X0Y2         DSP_A_B_DATA                                 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_A_B_DATA_INST/RSTA
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     2.807    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     2.834 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.770     4.604    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y2         DSP_A_B_DATA                                 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_A_B_DATA_INST/CLK  (IS_INVERTED)
                         clock pessimism              0.174     4.778    
                         clock uncertainty           -0.312     4.466    
    DSP48E2_X0Y2         DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_RSTA)
                                                     -0.245     4.221    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          4.221    
                         arrival time                          -3.387    
  -------------------------------------------------------------------
                         slack                                  0.834    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK
                            (falling edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[18]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 rise@5.333ns - clk_pl_0 fall@2.667ns)
  Data Path Delay:        1.108ns  (logic 0.420ns (37.906%)  route 0.688ns (62.094%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 7.280 - 5.333 ) 
    Source Clock Delay      (SCD):    2.265ns = ( 4.931 - 2.667 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.058ns (routing 0.814ns, distribution 1.244ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.736ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     2.845    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     2.874 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.058     4.932    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y2         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y2         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[18])
                                                      0.269     5.201 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/P[18]
                         net (fo=1, routed)           0.243     5.444    COUNTER_TC_MACRO_inst/CNTR_OUT_INT[18]
    SLICE_X4Y6           LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     5.595 r  COUNTER_TC_MACRO_inst/FIFO36E2_inst_i_14/O
                         net (fo=2, routed)           0.445     6.040    DDMTD2/FIFOs_Ultrascale_1/data_in[18]
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     5.473    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.500 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.780     7.280    DDMTD2/FIFOs_Ultrascale_1/clk
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/WRCLK
                         clock pessimism              0.177     7.457    
                         clock uncertainty           -0.312     7.145    
    RAMB36_X1Y1          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[18])
                                                     -0.264     6.881    DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst
  -------------------------------------------------------------------
                         required time                          6.881    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK
                            (falling edge-triggered cell DSP_OUTPUT clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[28]
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.667ns  (clk_pl_0 rise@5.333ns - clk_pl_0 fall@2.667ns)
  Data Path Delay:        1.114ns  (logic 0.456ns (40.934%)  route 0.658ns (59.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.947ns = ( 7.280 - 5.333 ) 
    Source Clock Delay      (SCD):    2.265ns = ( 4.931 - 2.667 ) 
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Uncertainty:      0.312ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE + DCD
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
    Duty Cycle Distortion   (DCD):    0.200ns
  Clock Net Delay (Source):      2.058ns (routing 0.814ns, distribution 1.244ns)
  Clock Net Delay (Destination): 1.780ns (routing 0.736ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      2.667     2.667 f  
    PS8_X0Y0             PS8                          0.000     2.667 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     2.845    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     2.874 f  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.058     4.932    COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/CLK
    DSP48E2_X0Y2         DSP_OUTPUT                                   r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/CLK  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X0Y2         DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[28])
                                                      0.261     5.193 r  COUNTER_TC_MACRO_inst/genblk1_0.DSP48E_BL/DSP_OUTPUT_INST/P[28]
                         net (fo=1, routed)           0.190     5.383    COUNTER_TC_MACRO_inst/CNTR_OUT_INT[28]
    SLICE_X4Y8           LUT2 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.195     5.578 r  COUNTER_TC_MACRO_inst/FIFO36E2_inst_i_4/O
                         net (fo=2, routed)           0.468     6.046    DDMTD2/FIFOs_Ultrascale_1/data_in[28]
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/DIN[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     5.473    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     5.500 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.780     7.280    DDMTD2/FIFOs_Ultrascale_1/clk
    RAMB36_X1Y1          FIFO36E2                                     r  DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst/WRCLK
                         clock pessimism              0.177     7.457    
                         clock uncertainty           -0.312     7.145    
    RAMB36_X1Y1          FIFO36E2 (Setup_FIFO36E2_FIFO36_WRCLK_DIN[28])
                                                     -0.254     6.891    DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst
  -------------------------------------------------------------------
                         required time                          6.891    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  0.845    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1141]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.071ns (25.448%)  route 0.208ns (74.552%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.268ns
    Source Clock Delay      (SCD):    1.904ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.737ns (routing 0.736ns, distribution 1.001ns)
  Clock Net Delay (Destination): 2.061ns (routing 0.814ns, distribution 1.247ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.737     1.904    my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/aclk
    SLICE_X3Y32          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1141]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y32          FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.071     1.975 r  my_design/design_1_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i_reg[1141]/Q
                         net (fo=1, routed)           0.208     2.183    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/DIE0
    SLICE_X1Y28          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.061     2.268    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/WCLK
    SLICE_X1Y28          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME/CLK
                         clock pessimism             -0.174     2.094    
    SLICE_X1Y28          RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.081     2.175    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_126_139/RAME
  -------------------------------------------------------------------
                         required time                         -2.175    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAME/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.070ns (37.037%)  route 0.119ns (62.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.274ns
    Source Clock Delay      (SCD):    1.932ns
    Clock Pessimism Removal (CPR):    0.250ns
  Clock Net Delay (Source):      1.765ns (routing 0.736ns, distribution 1.029ns)
  Clock Net Delay (Destination): 2.067ns (routing 0.814ns, distribution 1.253ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.765     1.932    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X2Y24          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.070     2.002 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][5][userdata][2]/Q
                         net (fo=1, routed)           0.119     2.121    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/DIE0
    SLICE_X1Y24          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAME/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.067     2.274    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/WCLK
    SLICE_X1Y24          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAME/CLK
                         clock pessimism             -0.250     2.024    
    SLICE_X1Y24          RAMD32 (Hold_E5LUT_SLICEM_CLK_I)
                                                      0.081     2.105    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_56_69/RAME
  -------------------------------------------------------------------
                         required time                         -2.105    
                         arrival time                           2.121    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 DDMTD1/FIFOs_Ultrascale_1/fifo_inst[4].i_FIFO36E2_inst/WRCLK
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            DDMTD1/FIFOs_Ultrascale_1/fifo_inst[3].i_FIFO36E2_inst/CASNXTRDEN
                            (rising edge-triggered cell FIFO36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.294ns (99.324%)  route 0.002ns (0.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.343ns
    Source Clock Delay      (SCD):    1.933ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Net Delay (Source):      1.766ns (routing 0.736ns, distribution 1.030ns)
  Clock Net Delay (Destination): 2.136ns (routing 0.814ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.766     1.933    DDMTD1/FIFOs_Ultrascale_1/CLK
    RAMB36_X0Y6          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/fifo_inst[4].i_FIFO36E2_inst/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          FIFO36E2 (Prop_FIFO36E2_FIFO36_WRCLK_CASPRVRDEN)
                                                      0.294     2.227 r  DDMTD1/FIFOs_Ultrascale_1/fifo_inst[4].i_FIFO36E2_inst/CASPRVRDEN
                         net (fo=1, routed)           0.002     2.229    DDMTD1/FIFOs_Ultrascale_1/net[3].CASNXTRDEN
    RAMB36_X0Y5          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/fifo_inst[3].i_FIFO36E2_inst/CASNXTRDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.136     2.343    DDMTD1/FIFOs_Ultrascale_1/CLK
    RAMB36_X0Y5          FIFO36E2                                     r  DDMTD1/FIFOs_Ultrascale_1/fifo_inst[3].i_FIFO36E2_inst/RDCLK
                         clock pessimism             -0.180     2.163    
    RAMB36_X0Y5          FIFO36E2 (Hold_FIFO36E2_FIFO36_RDCLK_CASNXTRDEN)
                                                      0.047     2.210    DDMTD1/FIFOs_Ultrascale_1/fifo_inst[3].i_FIFO36E2_inst
  -------------------------------------------------------------------
                         required time                         -2.210    
                         arrival time                           2.229    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.290ns
    Source Clock Delay      (SCD):    1.135ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.024ns (routing 0.411ns, distribution 0.613ns)
  Clock Net Delay (Destination): 1.152ns (routing 0.457ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.024     1.135    my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X8Y136         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     1.174 r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr_reg[1]/Q
                         net (fo=1, routed)           0.033     1.207    my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/araddr[1]
    SLICE_X8Y136         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.152     1.290    my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X8Y136         FDRE                                         r  my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]/C
                         clock pessimism             -0.149     1.141    
    SLICE_X8Y136         FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.188    my_design/design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.axi2ip_rdaddr_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.207    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.071ns (31.004%)  route 0.158ns (68.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.755ns (routing 0.736ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.006ns (routing 0.814ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.755     1.922    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X5Y29          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.071     1.993 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=102, routed)         0.158     2.151    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/ADDRH1
    SLICE_X5Y30          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.006     2.213    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X5Y30          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA/CLK
                         clock pessimism             -0.174     2.039    
    SLICE_X5Y30          RAMD32 (Hold_A5LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.132    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.071ns (31.004%)  route 0.158ns (68.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.755ns (routing 0.736ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.006ns (routing 0.814ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.755     1.922    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X5Y29          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.071     1.993 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=102, routed)         0.158     2.151    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/ADDRH1
    SLICE_X5Y30          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.006     2.213    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X5Y30          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA_D1/CLK
                         clock pessimism             -0.174     2.039    
    SLICE_X5Y30          RAMD32 (Hold_A6LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.132    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.071ns (31.004%)  route 0.158ns (68.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.755ns (routing 0.736ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.006ns (routing 0.814ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.755     1.922    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X5Y29          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.071     1.993 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=102, routed)         0.158     2.151    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/ADDRH1
    SLICE_X5Y30          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.006     2.213    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X5Y30          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB/CLK
                         clock pessimism             -0.174     2.039    
    SLICE_X5Y30          RAMD32 (Hold_B5LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.132    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.071ns (31.004%)  route 0.158ns (68.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.755ns (routing 0.736ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.006ns (routing 0.814ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.755     1.922    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X5Y29          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.071     1.993 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=102, routed)         0.158     2.151    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/ADDRH1
    SLICE_X5Y30          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.006     2.213    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X5Y30          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB_D1/CLK
                         clock pessimism             -0.174     2.039    
    SLICE_X5Y30          RAMD32 (Hold_B6LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.132    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.071ns (31.004%)  route 0.158ns (68.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.755ns (routing 0.736ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.006ns (routing 0.814ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.755     1.922    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X5Y29          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.071     1.993 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=102, routed)         0.158     2.151    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/ADDRH1
    SLICE_X5Y30          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.006     2.213    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X5Y30          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMC/CLK
                         clock pessimism             -0.174     2.039    
    SLICE_X5Y30          RAMD32 (Hold_C5LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.132    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMC
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.229ns  (logic 0.071ns (31.004%)  route 0.158ns (68.996%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.213ns
    Source Clock Delay      (SCD):    1.922ns
    Clock Pessimism Removal (CPR):    0.174ns
  Clock Net Delay (Source):      1.755ns (routing 0.736ns, distribution 1.019ns)
  Clock Net Delay (Destination): 2.006ns (routing 0.814ns, distribution 1.192ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140     0.140    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027     0.167 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        1.755     1.922    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X5Y29          FDRE                                         r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.071     1.993 r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=102, routed)         0.158     2.151    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/ADDRH1
    SLICE_X5Y30          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    my_design/design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  my_design/design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y1 (CLOCK_ROOT)    net (fo=3542, routed)        2.006     2.213    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/WCLK
    SLICE_X5Y30          RAMD32                                       r  my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMC_D1/CLK
                         clock pessimism             -0.174     2.039    
    SLICE_X5Y30          RAMD32 (Hold_C6LUT_SLICEM_CLK_WADR1)
                                                      0.093     2.132    my_design/design_1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_70_83/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.132    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.019    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         5.333       2.333      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     PS8/SAXIGP2RCLK  n/a            3.000         5.333       2.333      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK  n/a            3.000         5.333       2.333      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     FIFO36E2/RDCLK   n/a            1.550         5.333       3.783      RAMB36_X0Y8   DDMTD1/FIFOs_Ultrascale_1/fifo_inst[6].i_FIFO36E2_inst/RDCLK
Min Period        n/a     FIFO36E2/WRCLK   n/a            1.550         5.333       3.783      RAMB36_X0Y8   DDMTD1/FIFOs_Ultrascale_1/fifo_inst[6].i_FIFO36E2_inst/WRCLK
Min Period        n/a     FIFO36E2/RDCLK   n/a            1.550         5.333       3.783      RAMB36_X1Y3   DDMTD2/FIFOs_Ultrascale_1/fifo_inst[2].i_FIFO36E2_inst/RDCLK
Min Period        n/a     FIFO36E2/WRCLK   n/a            1.550         5.333       3.783      RAMB36_X1Y3   DDMTD2/FIFOs_Ultrascale_1/fifo_inst[2].i_FIFO36E2_inst/WRCLK
Min Period        n/a     FIFO36E2/RDCLK   n/a            1.550         5.333       3.783      RAMB36_X1Y9   DDMTD2/FIFOs_Ultrascale_1/fifo_inst[8].i_FIFO36E2_inst/RDCLK
Min Period        n/a     FIFO36E2/WRCLK   n/a            1.550         5.333       3.783      RAMB36_X1Y9   DDMTD2/FIFOs_Ultrascale_1/fifo_inst[8].i_FIFO36E2_inst/WRCLK
Min Period        n/a     FIFO36E2/RDCLK   n/a            1.550         5.333       3.783      RAMB36_X0Y2   DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst/RDCLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK  n/a            1.500         2.666       1.166      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK  n/a            1.500         2.666       1.166      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.667       1.166      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.667       1.167      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK  n/a            1.500         2.667       1.167      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK  n/a            1.500         2.667       1.167      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.573         2.666       2.093      SLICE_X1Y126  my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.573         2.666       2.093      SLICE_X1Y126  my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.573         2.666       2.093      SLICE_X1Y126  my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.573         2.666       2.093      SLICE_X1Y126  my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         2.667       1.167      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         2.667       1.167      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK  n/a            1.500         2.667       1.167      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK  n/a            1.500         2.667       1.167      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK  n/a            1.500         2.667       1.167      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK  n/a            1.500         2.667       1.167      PS8_X0Y0      my_design/design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.573         2.667       2.094      SLICE_X1Y130  my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.573         2.667       2.094      SLICE_X1Y130  my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.573         2.667       2.094      SLICE_X1Y130  my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK      n/a            0.573         2.667       2.094      SLICE_X1Y130  my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK



