--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml passkeyEntry.twx passkeyEntry.ncd -o passkeyEntry.twr
passkeyEntry.pcf -ucf constraints.ucf

Design file:              passkeyEntry.ncd
Physical constraint file: passkeyEntry.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock ROWS<0> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CATHODES<1> |   15.129(F)|d3/t_output_or0000|   0.000|
CATHODES<2> |   15.758(F)|d3/t_output_or0000|   0.000|
CATHODES<3> |   15.562(F)|d3/t_output_or0000|   0.000|
CATHODES<4> |   16.063(F)|d3/t_output_or0000|   0.000|
CATHODES<5> |   16.203(F)|d3/t_output_or0000|   0.000|
CATHODES<6> |   15.826(F)|d3/t_output_or0000|   0.000|
CATHODES<7> |   16.072(F)|d3/t_output_or0000|   0.000|
------------+------------+------------------+--------+

Clock ROWS<1> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CATHODES<1> |   14.747(F)|d3/t_output_or0000|   0.000|
CATHODES<2> |   15.376(F)|d3/t_output_or0000|   0.000|
CATHODES<3> |   15.180(F)|d3/t_output_or0000|   0.000|
CATHODES<4> |   15.681(F)|d3/t_output_or0000|   0.000|
CATHODES<5> |   15.821(F)|d3/t_output_or0000|   0.000|
CATHODES<6> |   15.444(F)|d3/t_output_or0000|   0.000|
CATHODES<7> |   15.690(F)|d3/t_output_or0000|   0.000|
------------+------------+------------------+--------+

Clock ROWS<2> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CATHODES<1> |   14.865(F)|d3/t_output_or0000|   0.000|
CATHODES<2> |   15.494(F)|d3/t_output_or0000|   0.000|
CATHODES<3> |   15.298(F)|d3/t_output_or0000|   0.000|
CATHODES<4> |   15.799(F)|d3/t_output_or0000|   0.000|
CATHODES<5> |   15.939(F)|d3/t_output_or0000|   0.000|
CATHODES<6> |   15.562(F)|d3/t_output_or0000|   0.000|
CATHODES<7> |   15.808(F)|d3/t_output_or0000|   0.000|
------------+------------+------------------+--------+

Clock ROWS<3> to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
CATHODES<1> |   15.299(F)|d3/t_output_or0000|   0.000|
CATHODES<2> |   15.928(F)|d3/t_output_or0000|   0.000|
CATHODES<3> |   15.732(F)|d3/t_output_or0000|   0.000|
CATHODES<4> |   16.233(F)|d3/t_output_or0000|   0.000|
CATHODES<5> |   16.373(F)|d3/t_output_or0000|   0.000|
CATHODES<6> |   15.996(F)|d3/t_output_or0000|   0.000|
CATHODES<7> |   16.242(F)|d3/t_output_or0000|   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    5.313|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ROWS<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ROWS<0>        |         |         |    0.573|    0.573|
ROWS<1>        |         |         |    0.043|    0.043|
ROWS<2>        |         |         |    0.395|    0.395|
ROWS<3>        |         |         |    1.691|    1.691|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ROWS<1>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ROWS<0>        |         |         |    0.878|    0.878|
ROWS<1>        |         |         |    0.348|    0.348|
ROWS<2>        |         |         |    0.700|    0.700|
ROWS<3>        |         |         |    1.996|    1.996|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ROWS<2>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ROWS<0>        |         |         |    0.784|    0.784|
ROWS<1>        |         |         |    0.254|    0.254|
ROWS<2>        |         |         |    0.606|    0.606|
ROWS<3>        |         |         |    1.902|    1.902|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ROWS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ROWS<0>        |         |         |    0.436|    0.436|
ROWS<1>        |         |         |   -0.094|   -0.094|
ROWS<2>        |         |         |    0.258|    0.258|
ROWS<3>        |         |         |    1.554|    1.554|
---------------+---------+---------+---------+---------+


Analysis completed Tue Dec 03 14:31:09 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



