17:35:21 INFO  : Registering command handlers for SDK TCF services
17:35:23 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_project\hw06\hw06.sdk\temp_xsdb_launch_script.tcl
17:35:29 INFO  : XSCT server has started successfully.
17:35:34 INFO  : Processing command line option -hwspec C:/vivado_project/hw06/hw06.sdk/design_1_wrapper.hdf.
17:35:34 INFO  : Successfully done setting XSCT server connection channel  
17:35:34 INFO  : Successfully done setting SDK workspace  
14:48:08 INFO  : Registering command handlers for SDK TCF services
14:48:09 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_project\hw06\hw06.sdk\temp_xsdb_launch_script.tcl
14:48:12 INFO  : XSCT server has started successfully.
14:48:15 INFO  : Processing command line option -hwspec C:/vivado_project/hw06/hw06.sdk/design_1_wrapper.hdf.
14:48:15 INFO  : Successfully done setting XSCT server connection channel  
14:48:15 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
14:48:15 INFO  : Successfully done setting SDK workspace  
14:57:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:57:05 INFO  : 'jtag frequency' command is executed.
14:57:05 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
14:57:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
14:57:08 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
14:57:08 INFO  : Context for 'APU' is selected.
14:57:08 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
14:57:08 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:08 INFO  : Context for 'APU' is selected.
14:57:08 INFO  : 'stop' command is executed.
14:57:08 INFO  : 'ps7_init' command is executed.
14:57:08 INFO  : 'ps7_post_config' command is executed.
14:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:57:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:09 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:57:09 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:57:09 INFO  : 'con' command is executed.
14:57:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

14:57:09 INFO  : Disconnected from the channel tcfchan#1.
15:02:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:02:51 INFO  : 'jtag frequency' command is executed.
15:02:51 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:02:54 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:02:54 INFO  : Context for 'APU' is selected.
15:02:56 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:02:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:56 INFO  : Context for 'APU' is selected.
15:02:57 INFO  : 'stop' command is executed.
15:02:57 INFO  : 'ps7_init' command is executed.
15:02:57 INFO  : 'ps7_post_config' command is executed.
15:02:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:57 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:57 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:57 INFO  : 'con' command is executed.
15:02:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:02:57 INFO  : Disconnected from the channel tcfchan#2.
15:04:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:04:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:04:14 INFO  : 'jtag frequency' command is executed.
15:04:14 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:04:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:04:16 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:04:16 INFO  : Context for 'APU' is selected.
15:04:19 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:04:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:04:19 INFO  : Context for 'APU' is selected.
15:04:19 INFO  : 'stop' command is executed.
15:04:19 INFO  : 'ps7_init' command is executed.
15:04:19 INFO  : 'ps7_post_config' command is executed.
15:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:04:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:20 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:04:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:04:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:04:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:04:20 INFO  : 'con' command is executed.
15:04:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:04:20 INFO  : Disconnected from the channel tcfchan#3.
15:15:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:15:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:15:33 INFO  : 'jtag frequency' command is executed.
15:15:33 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:15:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:15:35 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:15:36 INFO  : Context for 'APU' is selected.
15:15:38 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:15:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:15:38 INFO  : Context for 'APU' is selected.
15:15:38 INFO  : 'stop' command is executed.
15:15:39 INFO  : 'ps7_init' command is executed.
15:15:39 INFO  : 'ps7_post_config' command is executed.
15:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:39 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:15:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:15:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:15:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:15:39 INFO  : 'con' command is executed.
15:15:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:15:39 INFO  : Disconnected from the channel tcfchan#4.
15:16:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:16:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:16:02 INFO  : 'jtag frequency' command is executed.
15:16:02 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:16:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:16:05 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:16:05 INFO  : Context for 'APU' is selected.
15:16:07 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:16:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:16:07 INFO  : Context for 'APU' is selected.
15:16:07 INFO  : 'stop' command is executed.
15:16:07 INFO  : 'ps7_init' command is executed.
15:16:07 INFO  : 'ps7_post_config' command is executed.
15:16:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:16:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:08 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:16:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:16:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:16:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:16:08 INFO  : 'con' command is executed.
15:16:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:16:08 INFO  : Disconnected from the channel tcfchan#5.
15:18:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:18:05 INFO  : 'jtag frequency' command is executed.
15:18:05 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:08 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:18:08 INFO  : Context for 'APU' is selected.
15:18:10 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:18:10 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:10 INFO  : Context for 'APU' is selected.
15:18:10 INFO  : 'stop' command is executed.
15:18:11 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
15:18:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:18:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:18:27 INFO  : 'jtag frequency' command is executed.
15:18:27 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:18:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:18:29 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:18:30 INFO  : Context for 'APU' is selected.
15:18:30 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:18:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:18:30 INFO  : Context for 'APU' is selected.
15:18:30 INFO  : 'stop' command is executed.
15:18:30 INFO  : 'ps7_init' command is executed.
15:18:30 INFO  : 'ps7_post_config' command is executed.
15:18:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:30 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:18:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:31 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:18:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:18:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:18:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:18:31 INFO  : 'con' command is executed.
15:18:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:18:31 INFO  : Disconnected from the channel tcfchan#6.
15:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:19:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:19:11 INFO  : 'jtag frequency' command is executed.
15:19:11 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:19:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:19:14 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:19:14 INFO  : Context for 'APU' is selected.
15:19:16 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:19:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:19:16 INFO  : Context for 'APU' is selected.
15:19:16 INFO  : 'stop' command is executed.
15:19:16 INFO  : 'ps7_init' command is executed.
15:19:16 INFO  : 'ps7_post_config' command is executed.
15:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:19:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:17 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:19:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:19:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:19:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:19:17 INFO  : 'con' command is executed.
15:19:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:19:17 INFO  : Disconnected from the channel tcfchan#7.
15:21:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:02 INFO  : 'jtag frequency' command is executed.
15:21:02 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:21:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:21:05 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:21:05 INFO  : Context for 'APU' is selected.
15:21:07 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:21:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:07 INFO  : Context for 'APU' is selected.
15:21:07 INFO  : 'stop' command is executed.
15:21:08 INFO  : 'ps7_init' command is executed.
15:21:08 INFO  : 'ps7_post_config' command is executed.
15:21:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:21:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:08 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:21:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:21:08 INFO  : 'con' command is executed.
15:21:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:21:08 INFO  : Disconnected from the channel tcfchan#8.
15:23:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:23:33 INFO  : 'jtag frequency' command is executed.
15:23:33 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:23:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:23:35 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:23:36 INFO  : Context for 'APU' is selected.
15:23:38 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:23:38 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:38 INFO  : Context for 'APU' is selected.
15:23:38 INFO  : 'stop' command is executed.
15:23:39 INFO  : 'ps7_init' command is executed.
15:23:39 INFO  : 'ps7_post_config' command is executed.
15:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:39 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:23:39 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:23:39 INFO  : 'con' command is executed.
15:23:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:23:39 INFO  : Disconnected from the channel tcfchan#9.
15:24:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:08 INFO  : 'jtag frequency' command is executed.
15:24:08 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:10 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:24:10 INFO  : Context for 'APU' is selected.
15:24:13 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:24:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:13 INFO  : Context for 'APU' is selected.
15:24:13 INFO  : 'stop' command is executed.
15:24:13 INFO  : 'ps7_init' command is executed.
15:24:13 INFO  : 'ps7_post_config' command is executed.
15:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:13 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:13 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:14 INFO  : 'con' command is executed.
15:24:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:14 INFO  : Disconnected from the channel tcfchan#10.
15:24:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:50 INFO  : 'jtag frequency' command is executed.
15:24:51 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:24:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:24:53 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:24:53 INFO  : Context for 'APU' is selected.
15:24:55 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:24:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:24:55 INFO  : Context for 'APU' is selected.
15:24:55 INFO  : 'stop' command is executed.
15:24:56 INFO  : 'ps7_init' command is executed.
15:24:56 INFO  : 'ps7_post_config' command is executed.
15:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:56 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:24:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:24:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:24:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:24:56 INFO  : 'con' command is executed.
15:24:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:24:56 INFO  : Disconnected from the channel tcfchan#11.
15:26:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:26:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:26:52 INFO  : 'jtag frequency' command is executed.
15:26:52 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:26:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:26:54 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:26:54 INFO  : Context for 'APU' is selected.
15:26:57 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:26:57 INFO  : 'configparams force-mem-access 1' command is executed.
15:26:57 INFO  : Context for 'APU' is selected.
15:26:57 INFO  : 'stop' command is executed.
15:26:58 INFO  : 'ps7_init' command is executed.
15:26:58 INFO  : 'ps7_post_config' command is executed.
15:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:58 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:26:58 INFO  : 'configparams force-mem-access 0' command is executed.
15:26:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:26:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:26:58 INFO  : 'con' command is executed.
15:26:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:26:58 INFO  : Disconnected from the channel tcfchan#12.
15:27:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:27:32 INFO  : 'jtag frequency' command is executed.
15:27:32 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:27:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:27:34 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:27:34 INFO  : Context for 'APU' is selected.
15:27:37 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:27:37 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:37 INFO  : Context for 'APU' is selected.
15:27:37 INFO  : 'stop' command is executed.
15:27:37 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
15:27:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:28:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:28:05 INFO  : 'jtag frequency' command is executed.
15:28:05 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:28:08 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:28:08 INFO  : Context for 'APU' is selected.
15:28:08 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:28:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:08 INFO  : Context for 'APU' is selected.
15:28:08 INFO  : 'stop' command is executed.
15:28:08 INFO  : 'ps7_init' command is executed.
15:28:08 INFO  : 'ps7_post_config' command is executed.
15:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:09 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:09 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:09 INFO  : 'con' command is executed.
15:28:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:28:09 INFO  : Disconnected from the channel tcfchan#13.
15:28:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:28:36 INFO  : 'jtag frequency' command is executed.
15:28:36 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:28:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:28:39 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:28:39 INFO  : Context for 'APU' is selected.
15:28:41 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:28:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:28:41 INFO  : Context for 'APU' is selected.
15:28:41 INFO  : 'stop' command is executed.
15:28:42 INFO  : 'ps7_init' command is executed.
15:28:42 INFO  : 'ps7_post_config' command is executed.
15:28:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:28:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:42 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:28:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:28:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:28:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:28:42 INFO  : 'con' command is executed.
15:28:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:28:42 INFO  : Disconnected from the channel tcfchan#14.
15:31:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:31:35 INFO  : 'jtag frequency' command is executed.
15:31:35 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:31:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:31:37 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:31:37 INFO  : Context for 'APU' is selected.
15:31:40 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:31:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:40 INFO  : Context for 'APU' is selected.
15:31:40 INFO  : 'stop' command is executed.
15:31:40 INFO  : 'ps7_init' command is executed.
15:31:40 INFO  : 'ps7_post_config' command is executed.
15:31:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:41 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:41 INFO  : 'con' command is executed.
15:31:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:31:41 INFO  : Disconnected from the channel tcfchan#15.
15:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:42:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:42:30 INFO  : 'jtag frequency' command is executed.
15:42:30 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:42:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:42:32 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:42:32 INFO  : Context for 'APU' is selected.
15:42:35 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:42:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:42:35 INFO  : Context for 'APU' is selected.
15:42:35 INFO  : 'stop' command is executed.
15:42:35 INFO  : 'ps7_init' command is executed.
15:42:35 INFO  : 'ps7_post_config' command is executed.
15:42:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:42:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:36 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:42:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:42:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:42:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:42:36 INFO  : 'con' command is executed.
15:42:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:42:36 INFO  : Disconnected from the channel tcfchan#16.
15:43:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:43:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:43:11 INFO  : 'jtag frequency' command is executed.
15:43:11 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:43:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:43:14 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:43:14 INFO  : Context for 'APU' is selected.
15:43:16 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:43:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:43:17 INFO  : Context for 'APU' is selected.
15:43:17 INFO  : 'stop' command is executed.
15:43:17 ERROR : Memory read error at 0xF8007080. AHB AP transaction error, DAP status f0000021
15:43:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
----------------End of Script----------------

15:43:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:44:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:44:00 INFO  : 'jtag frequency' command is executed.
15:44:00 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:44:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:44:02 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:44:02 INFO  : Context for 'APU' is selected.
15:44:02 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:44:02 INFO  : 'configparams force-mem-access 1' command is executed.
15:44:02 INFO  : Context for 'APU' is selected.
15:44:02 INFO  : 'stop' command is executed.
15:44:03 INFO  : 'ps7_init' command is executed.
15:44:03 INFO  : 'ps7_post_config' command is executed.
15:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:03 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:44:03 INFO  : 'configparams force-mem-access 0' command is executed.
15:44:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:44:03 INFO  : 'con' command is executed.
15:44:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:44:03 INFO  : Disconnected from the channel tcfchan#17.
15:46:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:46:44 INFO  : 'jtag frequency' command is executed.
15:46:44 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:46:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:46:46 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:46:47 INFO  : Context for 'APU' is selected.
15:46:49 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:46:49 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:49 INFO  : Context for 'APU' is selected.
15:46:49 INFO  : 'stop' command is executed.
15:46:50 INFO  : 'ps7_init' command is executed.
15:46:50 INFO  : 'ps7_post_config' command is executed.
15:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:50 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:46:50 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:46:50 INFO  : 'con' command is executed.
15:46:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:46:50 INFO  : Disconnected from the channel tcfchan#18.
15:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:49:35 INFO  : 'jtag frequency' command is executed.
15:49:35 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:49:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:49:38 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:49:38 INFO  : Context for 'APU' is selected.
15:49:40 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:49:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:40 INFO  : Context for 'APU' is selected.
15:49:40 INFO  : 'stop' command is executed.
15:49:40 INFO  : 'ps7_init' command is executed.
15:49:41 INFO  : 'ps7_post_config' command is executed.
15:49:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:49:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:41 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:41 INFO  : 'con' command is executed.
15:49:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:49:41 INFO  : Disconnected from the channel tcfchan#19.
15:50:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:50:14 INFO  : 'jtag frequency' command is executed.
15:50:14 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:50:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:50:16 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:50:16 INFO  : Context for 'APU' is selected.
15:50:19 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:50:19 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:19 INFO  : Context for 'APU' is selected.
15:50:19 INFO  : 'stop' command is executed.
15:50:19 INFO  : 'ps7_init' command is executed.
15:50:19 INFO  : 'ps7_post_config' command is executed.
15:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:19 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:50:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:20 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:50:20 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:20 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:50:20 INFO  : 'con' command is executed.
15:50:20 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:50:20 INFO  : Disconnected from the channel tcfchan#20.
15:53:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:43 INFO  : 'jtag frequency' command is executed.
15:53:43 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
15:53:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
15:53:45 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
15:53:45 INFO  : Context for 'APU' is selected.
15:53:48 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
15:53:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:48 INFO  : Context for 'APU' is selected.
15:53:48 INFO  : 'stop' command is executed.
15:53:48 INFO  : 'ps7_init' command is executed.
15:53:48 INFO  : 'ps7_post_config' command is executed.
15:53:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:49 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:49 INFO  : 'con' command is executed.
15:53:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

15:53:49 INFO  : Disconnected from the channel tcfchan#21.
20:58:47 INFO  : Registering command handlers for SDK TCF services
20:58:48 INFO  : Launching XSCT server: xsct.bat -interactive C:\vivado_project\hw06\hw06.sdk\temp_xsdb_launch_script.tcl
20:58:51 INFO  : XSCT server has started successfully.
20:58:51 INFO  : Successfully done setting XSCT server connection channel  
20:58:54 INFO  : Successfully done setting SDK workspace  
20:58:54 INFO  : Processing command line option -hwspec C:/vivado_project/hw06/hw06.sdk/design_1_wrapper.hdf.
20:58:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:58:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1575809842432,  Project:1575711190342
20:58:58 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from C:/vivado_project/hw06/hw06.sdk/design_1_wrapper.hdf.
20:58:59 INFO  : Copied contents of C:/vivado_project/hw06/hw06.sdk/design_1_wrapper.hdf into \design_1_wrapper_hw_platform_0\system.hdf.
20:59:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:59:07 INFO  : 
20:59:08 INFO  : Updating hardware inferred compiler options for hw06.
20:59:08 INFO  : Clearing existing target manager status.
21:02:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:02:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:02:56 INFO  : 'jtag frequency' command is executed.
21:02:56 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:02:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:02:59 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:02:59 INFO  : Context for 'APU' is selected.
21:02:59 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:02:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:02:59 INFO  : Context for 'APU' is selected.
21:02:59 INFO  : 'stop' command is executed.
21:03:00 INFO  : 'ps7_init' command is executed.
21:03:00 INFO  : 'ps7_post_config' command is executed.
21:03:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:03:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:00 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:03:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:03:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

21:03:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:03:00 INFO  : 'con' command is executed.
21:03:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:03:00 INFO  : Disconnected from the channel tcfchan#1.
21:04:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:04:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:04:37 INFO  : 'jtag frequency' command is executed.
21:04:37 INFO  : Sourcing of 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:04:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:04:40 INFO  : FPGA configured successfully with bitstream "C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:04:40 INFO  : Context for 'APU' is selected.
21:04:42 INFO  : Hardware design information is loaded from 'C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:04:42 INFO  : 'configparams force-mem-access 1' command is executed.
21:04:42 INFO  : Context for 'APU' is selected.
21:04:42 INFO  : 'stop' command is executed.
21:04:43 INFO  : 'ps7_init' command is executed.
21:04:43 INFO  : 'ps7_post_config' command is executed.
21:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:43 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:43 INFO  : The application 'C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:04:43 INFO  : 'configparams force-mem-access 0' command is executed.
21:04:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/vivado_project/hw06/hw06.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/vivado_project/hw06/hw06.sdk/hw06/Debug/hw06.elf
configparams force-mem-access 0
----------------End of Script----------------

21:04:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:04:43 INFO  : 'con' command is executed.
21:04:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:04:43 INFO  : Disconnected from the channel tcfchan#2.
