# 🌐UVM_ALU

> SystemVerilog를 기반으로한 UVM을 활용해 간단한 ALU design 동작을 Verification하는 프로젝트입니다. 


## 🔎 Overview
- Architecture
<img width="6128" height="3624" alt="image" src="https://github.com/user-attachments/assets/98d33e28-3ff5-436b-ab04-81a6646e9b6f" />



## 📌 DUT Spec Analysis

## 🔁 Verification Plan

## 📚 TB Architecture

## 📋 Testcase & Scenario

## 🏛️ Development Archive
### **Run#0**
- Run success, EPWaveform generation success 
### **Run#1**
- [수정 내용] : assertion, coverage 컴포넌트 추가
- [문제점]
- [개선 방안]

## ✨ Verification Results
