{
    "MlibObjs": {},
    "CompileStatus": "Successful",
    "CurCompileUdps": {},
    "PrevCompiledModules": {
        "half_adder": {
            "ArxBC_d": {
                "out": "ArxBC_d.o",
                "bytes": 7372,
                "mod": "half_adder",
                "mode": 4,
                "archive": "archive.17/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "ripple_carry_4_bit": {
            "S1Wtd_d": {
                "out": "S1Wtd_d.o",
                "bytes": 6969,
                "mod": "ripple_carry_4_bit",
                "mode": 4,
                "archive": "archive.17/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "std": {
            "reYIK_d": {
                "out": "reYIK_d.o",
                "bytes": 41434,
                "mod": "std",
                "mode": 4,
                "archive": "archive.17/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "full_adder2": {
            "pmI1A_d": {
                "out": "pmI1A_d.o",
                "bytes": 11158,
                "mod": "full_adder2",
                "mode": 4,
                "archive": "archive.17/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "full_adder": {
            "BEdzp_d": {
                "out": "BEdzp_d.o",
                "bytes": 9550,
                "mod": "full_adder",
                "mode": 4,
                "archive": "archive.17/_prev_archive_1.a",
                "checksum": 0
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "out": "objs/amcQw_d.o",
                "bytes": 7758,
                "mod": "...MASTER...",
                "mode": 4,
                "checksum": 0
            }
        },
        "dadda_16x16_uncompressed_tb": {
            "EEKNR_d": {
                "out": "EEKNR_d.o",
                "bytes": 267377,
                "mod": "dadda_16x16_uncompressed_tb",
                "mode": 4,
                "archive": "archive.17/_prev_archive_1.a",
                "checksum": 0
            }
        }
    },
    "Misc": {
        "daidir": "simv.daidir",
        "cwd": "/home/polaris/sxie/tsmc65/verilog/Dadda_Multiplier_w_Compressor/dadda_16x16_uncompressed",
        "default_output_dir": "csrc",
        "csrc": "csrc",
        "csrc_abs": "/home/polaris/sxie/tsmc65/verilog/Dadda_Multiplier_w_Compressor/dadda_16x16_uncompressed/csrc",
        "daidir_abs": "/home/polaris/sxie/tsmc65/verilog/Dadda_Multiplier_w_Compressor/dadda_16x16_uncompressed/simv.daidir",
        "archive_dir": "archive.17"
    },
    "NameTable": {
        "std": [
            "std",
            "reYIK",
            "module",
            2
        ],
        "ripple_carry_4_bit": [
            "ripple_carry_4_bit",
            "S1Wtd",
            "module",
            8
        ],
        "half_adder": [
            "half_adder",
            "ArxBC",
            "module",
            4
        ],
        "dadda_16x16_uncompressed_tb": [
            "dadda_16x16_uncompressed_tb",
            "EEKNR",
            "module",
            7
        ],
        "full_adder": [
            "full_adder",
            "BEdzp",
            "module",
            1
        ],
        "full_adder2": [
            "full_adder2",
            "pmI1A",
            "module",
            5
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module",
            3
        ]
    },
    "CompileStrategy": "fullobj",
    "CurCompileModules": [
        "...MASTER...",
        "std",
        "half_adder",
        "dadda_16x16_uncompressed_tb",
        "full_adder",
        "ripple_carry_4_bit",
        "full_adder2"
    ],
    "stat": {
        "peak_mem_kb": 272240,
        "CodeGen(%)": 23.245458135860975,
        "ru_self_cgstart": {
            "ru_nivcsw": 5,
            "ru_stime_sec": 0.075162999999999994,
            "ru_utime_sec": 0.155474,
            "ru_maxrss_kb": 69920,
            "ru_minflt": 24020,
            "ru_majflt": 0,
            "ru_nvcsw": 687
        },
        "outputSizePerQuad": 12.592661924372894,
        "ru_childs_cgstart": {
            "ru_nivcsw": 16,
            "ru_stime_sec": 0.012401000000000001,
            "ru_utime_sec": 0.0078619999999999992,
            "ru_maxrss_kb": 20752,
            "ru_minflt": 4388,
            "ru_majflt": 0,
            "ru_nvcsw": 33
        },
        "ru_childs_end": {
            "ru_nivcsw": 18,
            "ru_stime_sec": 0.014583,
            "ru_utime_sec": 0.0093159999999999996,
            "ru_maxrss_kb": 23848,
            "ru_minflt": 4999,
            "ru_majflt": 0,
            "ru_nvcsw": 44
        },
        "nMops": 21922,
        "totalObjSize": 100905,
        "nQuads": 8013,
        "mop/quad": 2.7358043179832774,
        "ru_self_end": {
            "ru_nivcsw": 17,
            "ru_stime_sec": 0.090138999999999997,
            "ru_utime_sec": 0.20255999999999999,
            "ru_maxrss_kb": 76440,
            "ru_minflt": 27208,
            "ru_majflt": 0,
            "ru_nvcsw": 840
        },
        "mopSpeed": 465573.63122796593,
        "quadSpeed": 170177.97222104238,
        "Frontend(%)": 76.754541864139028
    },
    "SIMBData": {
        "bytes": 100905,
        "out": "amcQwB.o",
        "archive": "archive.17/_36096_archive_1.a"
    },
    "LVLData": [
        "SIM"
    ],
    "PEModules": [],
    "CompileProcesses": [
        "cgproc.36096.json"
    ]
}