{
  "content": "technology \u2013 New Core-Nest Interface \u2013 Brand new branch prediction design that is implemented SRAM \u2013 Significant architecture changes: COBOL compiler and more \u2013 On chip Artificial Intelligence (AI): Deep learning focus for inference \u2013 Forth-generation SMT processing for zIIPs, IFLs, and SAPs \u0002 Cache: \u2013 L2 Private cache (unified) increased to 32 MB \u2013 Virtual L3 cache up to 8x32 = 256 MB per CP chip \u2013 Virtual L4 cached up to 8x32x8 = 2048 MB per drawer 476 IBM z16 (3931) Technical Guide \u0002 Software and hardware: \u2013 z/OS HiperDispatch Optimizations \u2013 PR/SM Algorithm Improvements (including LPAR Resource Placement) \u2013 Quantum safe Encryption \u2013 New System Recovery Boost functions 12.2 IBM z16 Large System Performance Reference ratio The Large System Performance Reference (LSPR) provides capacity ratios among various processor families that are based on various measured workloads. It is a common practice to assign a capacity scaling value to processors as a high-level approximation of their",
  "metadata": {
    "title": "IBM z16 (3931) Technical Guide",
    "author": "IBM",
    "date": "D:20241025140729Z",
    "abstract": null,
    "keywords": [
      "Resource Link Sterling System z System z10 System z9 VTAM WebSphere z Systems z/Architecture z/OS z/VM z/VSE z13 z13s z15 z16 z9 zEnterprise Linux Evolution Windows Microsoft Java Red Hat UNIX VMware AIX CICS Connect:Direct"
    ],
    "file_name": "sg248951.pdf",
    "file_size": 23877593,
    "page_count": 564,
    "processed_date": "2025-03-17T13:37:14.240575",
    "chunk_number": 1074,
    "word_count": 158
  }
}