<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="0" update_result="2" update_time="1609978104"/>
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1610450773"/>
            <Task name="Jedecgen" build_result="0" update_result="3" update_time="0"/>
            <Task name="Jedec4Xo3l" build_result="0" update_result="3" update_time="0"/>
            <Task name="Bitgen4Xo3l" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1610450660">
            <Task name="Map" build_result="2" update_result="0" update_time="1610450660"/>
            <Task name="MapTrace" build_result="2" update_result="0" update_time="1610450662"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1610450755">
            <Task name="PAR" build_result="2" update_result="0" update_time="1610450755"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1610450757"/>
            <Task name="IOTiming" build_result="2" update_result="0" update_time="1610450766"/>
            <Task name="PowerCal" build_result="0" update_result="2" update_time="1609978103"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1610450655">
            <Task name="Lattice_Synthesis" build_result="2" update_result="0" update_time="1610450655"/>
            <Task name="LSE_Compile" build_result="2" update_result="0" update_time="1610450773"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="2" update_result="0" update_time="1610450631"/>
            <Task name="BKM" build_result="0" update_result="2" update_time="0"/>
            <Task name="SSO" build_result="0" update_result="2" update_time="0"/>
            <Task name="PIODRC" build_result="0" update_result="2" update_time="0"/>
            <Task name="DEC" build_result="0" update_result="2" update_time="0"/>
        </Milestone>
        <Report name=".vdbs/WallPanel_FPGA_impl1_map.vdb" last_build_time="1610450660" last_build_size="1353040"/>
        <Report name="WallPanel_FPGA_impl1.bgn" last_build_time="1610450773" last_build_size="4271"/>
        <Report name="WallPanel_FPGA_impl1.bit" last_build_time="1610450773" last_build_size="111705"/>
        <Report name="WallPanel_FPGA_impl1.ior" last_build_time="1610450766" last_build_size="13372"/>
        <Report name="WallPanel_FPGA_impl1.lsedata" last_build_time="1610450640" last_build_size="5097412"/>
        <Report name="WallPanel_FPGA_impl1.ncd" last_build_time="1610450755" last_build_size="6071172"/>
        <Report name="WallPanel_FPGA_impl1.ngd" last_build_time="1610450655" last_build_size="3921746"/>
        <Report name="WallPanel_FPGA_impl1.pwrp" last_build_time="1609538190" last_build_size="3443"/>
        <Report name="WallPanel_FPGA_impl1.tw1" last_build_time="1610450661" last_build_size="39114"/>
        <Report name="WallPanel_FPGA_impl1.twr" last_build_time="1610450757" last_build_size="161388"/>
        <Report name="WallPanel_FPGA_impl1_map.ncd" last_build_time="1610450659" last_build_size="4032536"/>
        <Report name="WallPanel_FPGA_impl1_vho.sdf" last_build_time="1609953777" last_build_size="2926411"/>
        <Report name="WallPanel_FPGA_impl1_vho.vho" last_build_time="1609953777" last_build_size="15834033"/>
    </Strategy>
</BuildStatus>
