// Seed: 2118477956
`define pp_1 0
module module_0 (
    input id_2,
    input id_3,
    output logic id_4
);
  assign id_1 = 1;
  reg id_5;
  initial
    if (id_4) @* id_3 <= 1;
    else id_5 <= id_2;
  logic id_6;
endmodule
