--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top_preroute.twx top_map.ncd -o top_preroute.twr top.pcf
-ucf top.ucf

Design file:              top_map.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   8.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.330ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: clknetwork/dcm_sp_inst/CLK2X
  Logical resource: clknetwork/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y2.CLK2X
  Clock network: clknetwork/clk2x
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clknetwork/dcm_sp_inst/CLKIN
  Logical resource: clknetwork/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clknetwork/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 4.000ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clknetwork/dcm_sp_inst/CLKIN
  Logical resource: clknetwork/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y2.CLKIN
  Clock network: clknetwork/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clknetwork_clk2x = PERIOD TIMEGRP "clknetwork_clk2x" 
TS_clk / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 406 paths analyzed, 94 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.203ns.
--------------------------------------------------------------------------------

Paths for end point led0/sch_26 (SLICE_X10Y47.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led0/sch_1 (FF)
  Destination:          led0/sch_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.968ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led0/sch_1 to led0/sch_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.BQ      Tcko                  0.408   led0/sch<3>
                                                       led0/sch_1
    SLICE_X10Y41.B4      net (fanout=1)     e  0.446   led0/sch<1>
    SLICE_X10Y41.COUT    Topcyb                0.375   led0/sch<3>
                                                       led0/sch<1>_rt
                                                       led0/Mcount_sch_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<3>
    SLICE_X10Y42.COUT    Tbyp                  0.076   led0/sch<7>
                                                       led0/Mcount_sch_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<7>
    SLICE_X10Y43.COUT    Tbyp                  0.076   led0/sch<11>
                                                       led0/Mcount_sch_cy<11>
    SLICE_X10Y44.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<11>
    SLICE_X10Y44.COUT    Tbyp                  0.076   led0/sch<15>
                                                       led0/Mcount_sch_cy<15>
    SLICE_X10Y45.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<15>
    SLICE_X10Y45.COUT    Tbyp                  0.076   led0/sch<19>
                                                       led0/Mcount_sch_cy<19>
    SLICE_X10Y46.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<19>
    SLICE_X10Y46.COUT    Tbyp                  0.076   led0/sch<23>
                                                       led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CLK     Tcinck                0.341   led0/sch<27>
                                                       led0/Mcount_sch_xor<27>
                                                       led0/sch_26
    -------------------------------------------------  ---------------------------
    Total                                      1.968ns (1.504ns logic, 0.464ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led0/sch_2 (FF)
  Destination:          led0/sch_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.956ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led0/sch_2 to led0/sch_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.CQ      Tcko                  0.408   led0/sch<3>
                                                       led0/sch_2
    SLICE_X10Y41.C4      net (fanout=1)     e  0.514   led0/sch<2>
    SLICE_X10Y41.COUT    Topcyc                0.295   led0/sch<3>
                                                       led0/sch<2>_rt
                                                       led0/Mcount_sch_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<3>
    SLICE_X10Y42.COUT    Tbyp                  0.076   led0/sch<7>
                                                       led0/Mcount_sch_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<7>
    SLICE_X10Y43.COUT    Tbyp                  0.076   led0/sch<11>
                                                       led0/Mcount_sch_cy<11>
    SLICE_X10Y44.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<11>
    SLICE_X10Y44.COUT    Tbyp                  0.076   led0/sch<15>
                                                       led0/Mcount_sch_cy<15>
    SLICE_X10Y45.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<15>
    SLICE_X10Y45.COUT    Tbyp                  0.076   led0/sch<19>
                                                       led0/Mcount_sch_cy<19>
    SLICE_X10Y46.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<19>
    SLICE_X10Y46.COUT    Tbyp                  0.076   led0/sch<23>
                                                       led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CLK     Tcinck                0.341   led0/sch<27>
                                                       led0/Mcount_sch_xor<27>
                                                       led0/sch_26
    -------------------------------------------------  ---------------------------
    Total                                      1.956ns (1.424ns logic, 0.532ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led0/sch_0 (FF)
  Destination:          led0/sch_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.949ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led0/sch_0 to led0/sch_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.AQ      Tcko                  0.408   led0/sch<3>
                                                       led0/sch_0
    SLICE_X10Y41.A4      net (fanout=1)     e  0.407   led0/sch<0>
    SLICE_X10Y41.COUT    Topcya                0.395   led0/sch<3>
                                                       led0/Mcount_sch_lut<0>_INV_0
                                                       led0/Mcount_sch_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<3>
    SLICE_X10Y42.COUT    Tbyp                  0.076   led0/sch<7>
                                                       led0/Mcount_sch_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<7>
    SLICE_X10Y43.COUT    Tbyp                  0.076   led0/sch<11>
                                                       led0/Mcount_sch_cy<11>
    SLICE_X10Y44.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<11>
    SLICE_X10Y44.COUT    Tbyp                  0.076   led0/sch<15>
                                                       led0/Mcount_sch_cy<15>
    SLICE_X10Y45.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<15>
    SLICE_X10Y45.COUT    Tbyp                  0.076   led0/sch<19>
                                                       led0/Mcount_sch_cy<19>
    SLICE_X10Y46.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<19>
    SLICE_X10Y46.COUT    Tbyp                  0.076   led0/sch<23>
                                                       led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CLK     Tcinck                0.341   led0/sch<27>
                                                       led0/Mcount_sch_xor<27>
                                                       led0/sch_26
    -------------------------------------------------  ---------------------------
    Total                                      1.949ns (1.524ns logic, 0.425ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------

Paths for end point led0/sch_27 (SLICE_X10Y47.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led0/sch_1 (FF)
  Destination:          led0/sch_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.968ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led0/sch_1 to led0/sch_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.BQ      Tcko                  0.408   led0/sch<3>
                                                       led0/sch_1
    SLICE_X10Y41.B4      net (fanout=1)     e  0.446   led0/sch<1>
    SLICE_X10Y41.COUT    Topcyb                0.375   led0/sch<3>
                                                       led0/sch<1>_rt
                                                       led0/Mcount_sch_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<3>
    SLICE_X10Y42.COUT    Tbyp                  0.076   led0/sch<7>
                                                       led0/Mcount_sch_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<7>
    SLICE_X10Y43.COUT    Tbyp                  0.076   led0/sch<11>
                                                       led0/Mcount_sch_cy<11>
    SLICE_X10Y44.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<11>
    SLICE_X10Y44.COUT    Tbyp                  0.076   led0/sch<15>
                                                       led0/Mcount_sch_cy<15>
    SLICE_X10Y45.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<15>
    SLICE_X10Y45.COUT    Tbyp                  0.076   led0/sch<19>
                                                       led0/Mcount_sch_cy<19>
    SLICE_X10Y46.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<19>
    SLICE_X10Y46.COUT    Tbyp                  0.076   led0/sch<23>
                                                       led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CLK     Tcinck                0.341   led0/sch<27>
                                                       led0/Mcount_sch_xor<27>
                                                       led0/sch_27
    -------------------------------------------------  ---------------------------
    Total                                      1.968ns (1.504ns logic, 0.464ns route)
                                                       (76.4% logic, 23.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led0/sch_2 (FF)
  Destination:          led0/sch_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.956ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led0/sch_2 to led0/sch_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.CQ      Tcko                  0.408   led0/sch<3>
                                                       led0/sch_2
    SLICE_X10Y41.C4      net (fanout=1)     e  0.514   led0/sch<2>
    SLICE_X10Y41.COUT    Topcyc                0.295   led0/sch<3>
                                                       led0/sch<2>_rt
                                                       led0/Mcount_sch_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<3>
    SLICE_X10Y42.COUT    Tbyp                  0.076   led0/sch<7>
                                                       led0/Mcount_sch_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<7>
    SLICE_X10Y43.COUT    Tbyp                  0.076   led0/sch<11>
                                                       led0/Mcount_sch_cy<11>
    SLICE_X10Y44.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<11>
    SLICE_X10Y44.COUT    Tbyp                  0.076   led0/sch<15>
                                                       led0/Mcount_sch_cy<15>
    SLICE_X10Y45.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<15>
    SLICE_X10Y45.COUT    Tbyp                  0.076   led0/sch<19>
                                                       led0/Mcount_sch_cy<19>
    SLICE_X10Y46.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<19>
    SLICE_X10Y46.COUT    Tbyp                  0.076   led0/sch<23>
                                                       led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CLK     Tcinck                0.341   led0/sch<27>
                                                       led0/Mcount_sch_xor<27>
                                                       led0/sch_27
    -------------------------------------------------  ---------------------------
    Total                                      1.956ns (1.424ns logic, 0.532ns route)
                                                       (72.8% logic, 27.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led0/sch_0 (FF)
  Destination:          led0/sch_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.949ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led0/sch_0 to led0/sch_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.AQ      Tcko                  0.408   led0/sch<3>
                                                       led0/sch_0
    SLICE_X10Y41.A4      net (fanout=1)     e  0.407   led0/sch<0>
    SLICE_X10Y41.COUT    Topcya                0.395   led0/sch<3>
                                                       led0/Mcount_sch_lut<0>_INV_0
                                                       led0/Mcount_sch_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<3>
    SLICE_X10Y42.COUT    Tbyp                  0.076   led0/sch<7>
                                                       led0/Mcount_sch_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<7>
    SLICE_X10Y43.COUT    Tbyp                  0.076   led0/sch<11>
                                                       led0/Mcount_sch_cy<11>
    SLICE_X10Y44.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<11>
    SLICE_X10Y44.COUT    Tbyp                  0.076   led0/sch<15>
                                                       led0/Mcount_sch_cy<15>
    SLICE_X10Y45.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<15>
    SLICE_X10Y45.COUT    Tbyp                  0.076   led0/sch<19>
                                                       led0/Mcount_sch_cy<19>
    SLICE_X10Y46.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<19>
    SLICE_X10Y46.COUT    Tbyp                  0.076   led0/sch<23>
                                                       led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CLK     Tcinck                0.341   led0/sch<27>
                                                       led0/Mcount_sch_xor<27>
                                                       led0/sch_27
    -------------------------------------------------  ---------------------------
    Total                                      1.949ns (1.524ns logic, 0.425ns route)
                                                       (78.2% logic, 21.8% route)

--------------------------------------------------------------------------------

Paths for end point led0/sch_25 (SLICE_X10Y47.CIN), 24 paths
--------------------------------------------------------------------------------
Slack (setup path):     7.809ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led0/sch_1 (FF)
  Destination:          led0/sch_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.956ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led0/sch_1 to led0/sch_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.BQ      Tcko                  0.408   led0/sch<3>
                                                       led0/sch_1
    SLICE_X10Y41.B4      net (fanout=1)     e  0.446   led0/sch<1>
    SLICE_X10Y41.COUT    Topcyb                0.375   led0/sch<3>
                                                       led0/sch<1>_rt
                                                       led0/Mcount_sch_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<3>
    SLICE_X10Y42.COUT    Tbyp                  0.076   led0/sch<7>
                                                       led0/Mcount_sch_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<7>
    SLICE_X10Y43.COUT    Tbyp                  0.076   led0/sch<11>
                                                       led0/Mcount_sch_cy<11>
    SLICE_X10Y44.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<11>
    SLICE_X10Y44.COUT    Tbyp                  0.076   led0/sch<15>
                                                       led0/Mcount_sch_cy<15>
    SLICE_X10Y45.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<15>
    SLICE_X10Y45.COUT    Tbyp                  0.076   led0/sch<19>
                                                       led0/Mcount_sch_cy<19>
    SLICE_X10Y46.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<19>
    SLICE_X10Y46.COUT    Tbyp                  0.076   led0/sch<23>
                                                       led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CLK     Tcinck                0.329   led0/sch<27>
                                                       led0/Mcount_sch_xor<27>
                                                       led0/sch_25
    -------------------------------------------------  ---------------------------
    Total                                      1.956ns (1.492ns logic, 0.464ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led0/sch_2 (FF)
  Destination:          led0/sch_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.944ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led0/sch_2 to led0/sch_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.CQ      Tcko                  0.408   led0/sch<3>
                                                       led0/sch_2
    SLICE_X10Y41.C4      net (fanout=1)     e  0.514   led0/sch<2>
    SLICE_X10Y41.COUT    Topcyc                0.295   led0/sch<3>
                                                       led0/sch<2>_rt
                                                       led0/Mcount_sch_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<3>
    SLICE_X10Y42.COUT    Tbyp                  0.076   led0/sch<7>
                                                       led0/Mcount_sch_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<7>
    SLICE_X10Y43.COUT    Tbyp                  0.076   led0/sch<11>
                                                       led0/Mcount_sch_cy<11>
    SLICE_X10Y44.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<11>
    SLICE_X10Y44.COUT    Tbyp                  0.076   led0/sch<15>
                                                       led0/Mcount_sch_cy<15>
    SLICE_X10Y45.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<15>
    SLICE_X10Y45.COUT    Tbyp                  0.076   led0/sch<19>
                                                       led0/Mcount_sch_cy<19>
    SLICE_X10Y46.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<19>
    SLICE_X10Y46.COUT    Tbyp                  0.076   led0/sch<23>
                                                       led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CLK     Tcinck                0.329   led0/sch<27>
                                                       led0/Mcount_sch_xor<27>
                                                       led0/sch_25
    -------------------------------------------------  ---------------------------
    Total                                      1.944ns (1.412ns logic, 0.532ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               led0/sch_0 (FF)
  Destination:          led0/sch_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.937ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.235ns

  Clock Uncertainty:          0.235ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.400ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: led0/sch_0 to led0/sch_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.AQ      Tcko                  0.408   led0/sch<3>
                                                       led0/sch_0
    SLICE_X10Y41.A4      net (fanout=1)     e  0.407   led0/sch<0>
    SLICE_X10Y41.COUT    Topcya                0.395   led0/sch<3>
                                                       led0/Mcount_sch_lut<0>_INV_0
                                                       led0/Mcount_sch_cy<3>
    SLICE_X10Y42.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<3>
    SLICE_X10Y42.COUT    Tbyp                  0.076   led0/sch<7>
                                                       led0/Mcount_sch_cy<7>
    SLICE_X10Y43.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<7>
    SLICE_X10Y43.COUT    Tbyp                  0.076   led0/sch<11>
                                                       led0/Mcount_sch_cy<11>
    SLICE_X10Y44.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<11>
    SLICE_X10Y44.COUT    Tbyp                  0.076   led0/sch<15>
                                                       led0/Mcount_sch_cy<15>
    SLICE_X10Y45.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<15>
    SLICE_X10Y45.COUT    Tbyp                  0.076   led0/sch<19>
                                                       led0/Mcount_sch_cy<19>
    SLICE_X10Y46.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<19>
    SLICE_X10Y46.COUT    Tbyp                  0.076   led0/sch<23>
                                                       led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CIN     net (fanout=1)     e  0.003   led0/Mcount_sch_cy<23>
    SLICE_X10Y47.CLK     Tcinck                0.329   led0/sch<27>
                                                       led0/Mcount_sch_xor<27>
                                                       led0/sch_25
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (1.512ns logic, 0.425ns route)
                                                       (78.1% logic, 21.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clknetwork_clk2x = PERIOD TIMEGRP "clknetwork_clk2x" TS_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point led0/sch_3 (SLICE_X10Y41.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led0/sch_3 (FF)
  Destination:          led0/sch_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.834ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led0/sch_3 to led0/sch_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y41.DQ      Tcko                  0.200   led0/sch<3>
                                                       led0/sch_3
    SLICE_X10Y41.D4      net (fanout=1)     e  0.397   led0/sch<3>
    SLICE_X10Y41.CLK     Tah         (-Th)    -0.237   led0/sch<3>
                                                       led0/sch<3>_rt
                                                       led0/Mcount_sch_cy<3>
                                                       led0/sch_3
    -------------------------------------------------  ---------------------------
    Total                                      0.834ns (0.437ns logic, 0.397ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point led0/sch_7 (SLICE_X10Y42.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led0/sch_7 (FF)
  Destination:          led0/sch_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.834ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led0/sch_7 to led0/sch_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y42.DQ      Tcko                  0.200   led0/sch<7>
                                                       led0/sch_7
    SLICE_X10Y42.D4      net (fanout=1)     e  0.397   led0/sch<7>
    SLICE_X10Y42.CLK     Tah         (-Th)    -0.237   led0/sch<7>
                                                       led0/sch<7>_rt
                                                       led0/Mcount_sch_cy<7>
                                                       led0/sch_7
    -------------------------------------------------  ---------------------------
    Total                                      0.834ns (0.437ns logic, 0.397ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Paths for end point led0/sch_11 (SLICE_X10Y43.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               led0/sch_11 (FF)
  Destination:          led0/sch_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.834ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: led0/sch_11 to led0/sch_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y43.DQ      Tcko                  0.200   led0/sch<11>
                                                       led0/sch_11
    SLICE_X10Y43.D4      net (fanout=1)     e  0.397   led0/sch<11>
    SLICE_X10Y43.CLK     Tah         (-Th)    -0.237   led0/sch<11>
                                                       led0/sch<11>_rt
                                                       led0/Mcount_sch_cy<11>
                                                       led0/sch_11
    -------------------------------------------------  ---------------------------
    Total                                      0.834ns (0.437ns logic, 0.397ns route)
                                                       (52.4% logic, 47.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clknetwork_clk2x = PERIOD TIMEGRP "clknetwork_clk2x" TS_clk / 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clknetwork/clkout1_buf/I0
  Logical resource: clknetwork/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clknetwork/clk2x
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clknetwork/clkf_buf/I0
  Logical resource: clknetwork/clkf_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clknetwork/clk2x
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: rst1/a<0>/CLK
  Logical resource: rst1/Mshreg_a_0/CLK
  Location pin: SLICE_X8Y40.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      8.000ns|      4.406ns|            0|            0|            0|          406|
| TS_clknetwork_clk2x           |     10.000ns|      2.203ns|          N/A|            0|            0|          406|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.203|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 406 paths, 0 nets, and 47 connections

Design statistics:
   Minimum period:   8.000ns{1}   (Maximum frequency: 125.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 17 13:20:22 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 214 MB



