// Seed: 3504651284
module module_0 #(
    parameter id_0 = 32'd34
) (
    input uwire _id_0,
    input supply1 id_1,
    output wand id_2
);
  logic [id_0 : id_0] id_4;
  ;
  assign module_1.id_14 = 0;
endmodule
module module_1 #(
    parameter id_12 = 32'd81
) (
    input wand id_0,
    input tri0 id_1,
    output tri1 id_2,
    input tri id_3,
    input supply1 id_4,
    input wire id_5,
    output logic id_6,
    input wor id_7,
    input wire id_8,
    input tri0 id_9,
    input supply0 id_10
);
  parameter id_12 = 1;
  wire id_13;
  for (
      id_14 = (id_5);
      id_8 - 1;
      id_6#(
          .id_3(id_12),
          .id_5(id_12)
      ) = id_8
  ) begin : LABEL_0
    defparam id_12.id_12 = 1;
  end
  assign id_6 = id_10;
  module_0 modCall_1 (
      id_12,
      id_10,
      id_2
  );
endmodule
