 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 200
Design : shiftAdder
Version: U-2022.12-SP7
Date   : Sat Dec 23 17:15:09 2023
****************************************

Operating Conditions: TYPICAL   Library: saed90nm_typ_ht
Wire Load Model Mode: enclosed

  Startpoint: c[62] (input port)
  Endpoint: carry[63] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[62] (in)                               0.00       0.20 r
  u1[62].fa/cin (fulladder_1)              0.00       0.20 r
  u1[62].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[62].fa/carry (fulladder_1)            0.00       0.36 r
  carry[63] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[61] (input port)
  Endpoint: carry[62] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[61] (in)                               0.00       0.20 r
  u1[61].fa/cin (fulladder_2)              0.00       0.20 r
  u1[61].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[61].fa/carry (fulladder_2)            0.00       0.36 r
  carry[62] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[60] (input port)
  Endpoint: carry[61] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[60] (in)                               0.00       0.20 r
  u1[60].fa/cin (fulladder_3)              0.00       0.20 r
  u1[60].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[60].fa/carry (fulladder_3)            0.00       0.36 r
  carry[61] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[59] (input port)
  Endpoint: carry[60] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[59] (in)                               0.00       0.20 r
  u1[59].fa/cin (fulladder_4)              0.00       0.20 r
  u1[59].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[59].fa/carry (fulladder_4)            0.00       0.36 r
  carry[60] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[58] (input port)
  Endpoint: carry[59] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[58] (in)                               0.00       0.20 r
  u1[58].fa/cin (fulladder_5)              0.00       0.20 r
  u1[58].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[58].fa/carry (fulladder_5)            0.00       0.36 r
  carry[59] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[57] (input port)
  Endpoint: carry[58] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[57] (in)                               0.00       0.20 r
  u1[57].fa/cin (fulladder_6)              0.00       0.20 r
  u1[57].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[57].fa/carry (fulladder_6)            0.00       0.36 r
  carry[58] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[56] (input port)
  Endpoint: carry[57] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[56] (in)                               0.00       0.20 r
  u1[56].fa/cin (fulladder_7)              0.00       0.20 r
  u1[56].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[56].fa/carry (fulladder_7)            0.00       0.36 r
  carry[57] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[55] (input port)
  Endpoint: carry[56] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[55] (in)                               0.00       0.20 r
  u1[55].fa/cin (fulladder_8)              0.00       0.20 r
  u1[55].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[55].fa/carry (fulladder_8)            0.00       0.36 r
  carry[56] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[54] (input port)
  Endpoint: carry[55] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[54] (in)                               0.00       0.20 r
  u1[54].fa/cin (fulladder_9)              0.00       0.20 r
  u1[54].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[54].fa/carry (fulladder_9)            0.00       0.36 r
  carry[55] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[53] (input port)
  Endpoint: carry[54] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[53] (in)                               0.00       0.20 r
  u1[53].fa/cin (fulladder_10)             0.00       0.20 r
  u1[53].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[53].fa/carry (fulladder_10)           0.00       0.36 r
  carry[54] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[52] (input port)
  Endpoint: carry[53] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[52] (in)                               0.00       0.20 r
  u1[52].fa/cin (fulladder_11)             0.00       0.20 r
  u1[52].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[52].fa/carry (fulladder_11)           0.00       0.36 r
  carry[53] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[51] (input port)
  Endpoint: carry[52] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[51] (in)                               0.00       0.20 r
  u1[51].fa/cin (fulladder_12)             0.00       0.20 r
  u1[51].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[51].fa/carry (fulladder_12)           0.00       0.36 r
  carry[52] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[50] (input port)
  Endpoint: carry[51] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[50] (in)                               0.00       0.20 r
  u1[50].fa/cin (fulladder_13)             0.00       0.20 r
  u1[50].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[50].fa/carry (fulladder_13)           0.00       0.36 r
  carry[51] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[49] (input port)
  Endpoint: carry[50] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[49] (in)                               0.00       0.20 r
  u1[49].fa/cin (fulladder_14)             0.00       0.20 r
  u1[49].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[49].fa/carry (fulladder_14)           0.00       0.36 r
  carry[50] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[48] (input port)
  Endpoint: carry[49] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[48] (in)                               0.00       0.20 r
  u1[48].fa/cin (fulladder_15)             0.00       0.20 r
  u1[48].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[48].fa/carry (fulladder_15)           0.00       0.36 r
  carry[49] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[47] (input port)
  Endpoint: carry[48] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[47] (in)                               0.00       0.20 r
  u1[47].fa/cin (fulladder_16)             0.00       0.20 r
  u1[47].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[47].fa/carry (fulladder_16)           0.00       0.36 r
  carry[48] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[46] (input port)
  Endpoint: carry[47] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[46] (in)                               0.00       0.20 r
  u1[46].fa/cin (fulladder_17)             0.00       0.20 r
  u1[46].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[46].fa/carry (fulladder_17)           0.00       0.36 r
  carry[47] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[45] (input port)
  Endpoint: carry[46] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[45] (in)                               0.00       0.20 r
  u1[45].fa/cin (fulladder_18)             0.00       0.20 r
  u1[45].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[45].fa/carry (fulladder_18)           0.00       0.36 r
  carry[46] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[44] (input port)
  Endpoint: carry[45] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[44] (in)                               0.00       0.20 r
  u1[44].fa/cin (fulladder_19)             0.00       0.20 r
  u1[44].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[44].fa/carry (fulladder_19)           0.00       0.36 r
  carry[45] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[43] (input port)
  Endpoint: carry[44] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[43] (in)                               0.00       0.20 r
  u1[43].fa/cin (fulladder_20)             0.00       0.20 r
  u1[43].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[43].fa/carry (fulladder_20)           0.00       0.36 r
  carry[44] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[42] (input port)
  Endpoint: carry[43] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[42] (in)                               0.00       0.20 r
  u1[42].fa/cin (fulladder_21)             0.00       0.20 r
  u1[42].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[42].fa/carry (fulladder_21)           0.00       0.36 r
  carry[43] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[41] (input port)
  Endpoint: carry[42] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[41] (in)                               0.00       0.20 r
  u1[41].fa/cin (fulladder_22)             0.00       0.20 r
  u1[41].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[41].fa/carry (fulladder_22)           0.00       0.36 r
  carry[42] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[40] (input port)
  Endpoint: carry[41] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[40] (in)                               0.00       0.20 r
  u1[40].fa/cin (fulladder_23)             0.00       0.20 r
  u1[40].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[40].fa/carry (fulladder_23)           0.00       0.36 r
  carry[41] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[39] (input port)
  Endpoint: carry[40] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[39] (in)                               0.00       0.20 r
  u1[39].fa/cin (fulladder_24)             0.00       0.20 r
  u1[39].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[39].fa/carry (fulladder_24)           0.00       0.36 r
  carry[40] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[38] (input port)
  Endpoint: carry[39] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[38] (in)                               0.00       0.20 r
  u1[38].fa/cin (fulladder_25)             0.00       0.20 r
  u1[38].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[38].fa/carry (fulladder_25)           0.00       0.36 r
  carry[39] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[37] (input port)
  Endpoint: carry[38] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[37] (in)                               0.00       0.20 r
  u1[37].fa/cin (fulladder_26)             0.00       0.20 r
  u1[37].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[37].fa/carry (fulladder_26)           0.00       0.36 r
  carry[38] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[36] (input port)
  Endpoint: carry[37] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[36] (in)                               0.00       0.20 r
  u1[36].fa/cin (fulladder_27)             0.00       0.20 r
  u1[36].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[36].fa/carry (fulladder_27)           0.00       0.36 r
  carry[37] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[35] (input port)
  Endpoint: carry[36] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[35] (in)                               0.00       0.20 r
  u1[35].fa/cin (fulladder_28)             0.00       0.20 r
  u1[35].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[35].fa/carry (fulladder_28)           0.00       0.36 r
  carry[36] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[34] (input port)
  Endpoint: carry[35] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[34] (in)                               0.00       0.20 r
  u1[34].fa/cin (fulladder_29)             0.00       0.20 r
  u1[34].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[34].fa/carry (fulladder_29)           0.00       0.36 r
  carry[35] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[33] (input port)
  Endpoint: carry[34] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[33] (in)                               0.00       0.20 r
  u1[33].fa/cin (fulladder_30)             0.00       0.20 r
  u1[33].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[33].fa/carry (fulladder_30)           0.00       0.36 r
  carry[34] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[32] (input port)
  Endpoint: carry[33] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[32] (in)                               0.00       0.20 r
  u1[32].fa/cin (fulladder_31)             0.00       0.20 r
  u1[32].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[32].fa/carry (fulladder_31)           0.00       0.36 r
  carry[33] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[31] (input port)
  Endpoint: carry[32] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[31] (in)                               0.00       0.20 r
  u1[31].fa/cin (fulladder_32)             0.00       0.20 r
  u1[31].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[31].fa/carry (fulladder_32)           0.00       0.36 r
  carry[32] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[30] (input port)
  Endpoint: carry[31] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[30] (in)                               0.00       0.20 r
  u1[30].fa/cin (fulladder_33)             0.00       0.20 r
  u1[30].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[30].fa/carry (fulladder_33)           0.00       0.36 r
  carry[31] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[29] (input port)
  Endpoint: carry[30] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[29] (in)                               0.00       0.20 r
  u1[29].fa/cin (fulladder_34)             0.00       0.20 r
  u1[29].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[29].fa/carry (fulladder_34)           0.00       0.36 r
  carry[30] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[28] (input port)
  Endpoint: carry[29] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[28] (in)                               0.00       0.20 r
  u1[28].fa/cin (fulladder_35)             0.00       0.20 r
  u1[28].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[28].fa/carry (fulladder_35)           0.00       0.36 r
  carry[29] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[27] (input port)
  Endpoint: carry[28] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[27] (in)                               0.00       0.20 r
  u1[27].fa/cin (fulladder_36)             0.00       0.20 r
  u1[27].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[27].fa/carry (fulladder_36)           0.00       0.36 r
  carry[28] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[26] (input port)
  Endpoint: carry[27] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[26] (in)                               0.00       0.20 r
  u1[26].fa/cin (fulladder_37)             0.00       0.20 r
  u1[26].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[26].fa/carry (fulladder_37)           0.00       0.36 r
  carry[27] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[25] (input port)
  Endpoint: carry[26] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[25] (in)                               0.00       0.20 r
  u1[25].fa/cin (fulladder_38)             0.00       0.20 r
  u1[25].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[25].fa/carry (fulladder_38)           0.00       0.36 r
  carry[26] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[24] (input port)
  Endpoint: carry[25] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[24] (in)                               0.00       0.20 r
  u1[24].fa/cin (fulladder_39)             0.00       0.20 r
  u1[24].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[24].fa/carry (fulladder_39)           0.00       0.36 r
  carry[25] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[23] (input port)
  Endpoint: carry[24] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[23] (in)                               0.00       0.20 r
  u1[23].fa/cin (fulladder_40)             0.00       0.20 r
  u1[23].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[23].fa/carry (fulladder_40)           0.00       0.36 r
  carry[24] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[22] (input port)
  Endpoint: carry[23] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[22] (in)                               0.00       0.20 r
  u1[22].fa/cin (fulladder_41)             0.00       0.20 r
  u1[22].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[22].fa/carry (fulladder_41)           0.00       0.36 r
  carry[23] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[21] (input port)
  Endpoint: carry[22] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[21] (in)                               0.00       0.20 r
  u1[21].fa/cin (fulladder_42)             0.00       0.20 r
  u1[21].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[21].fa/carry (fulladder_42)           0.00       0.36 r
  carry[22] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[20] (input port)
  Endpoint: carry[21] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[20] (in)                               0.00       0.20 r
  u1[20].fa/cin (fulladder_43)             0.00       0.20 r
  u1[20].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[20].fa/carry (fulladder_43)           0.00       0.36 r
  carry[21] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[19] (input port)
  Endpoint: carry[20] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[19] (in)                               0.00       0.20 r
  u1[19].fa/cin (fulladder_44)             0.00       0.20 r
  u1[19].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[19].fa/carry (fulladder_44)           0.00       0.36 r
  carry[20] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[18] (input port)
  Endpoint: carry[19] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[18] (in)                               0.00       0.20 r
  u1[18].fa/cin (fulladder_45)             0.00       0.20 r
  u1[18].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[18].fa/carry (fulladder_45)           0.00       0.36 r
  carry[19] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[17] (input port)
  Endpoint: carry[18] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[17] (in)                               0.00       0.20 r
  u1[17].fa/cin (fulladder_46)             0.00       0.20 r
  u1[17].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[17].fa/carry (fulladder_46)           0.00       0.36 r
  carry[18] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[16] (input port)
  Endpoint: carry[17] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[16] (in)                               0.00       0.20 r
  u1[16].fa/cin (fulladder_47)             0.00       0.20 r
  u1[16].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[16].fa/carry (fulladder_47)           0.00       0.36 r
  carry[17] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[15] (input port)
  Endpoint: carry[16] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[15] (in)                               0.00       0.20 r
  u1[15].fa/cin (fulladder_48)             0.00       0.20 r
  u1[15].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[15].fa/carry (fulladder_48)           0.00       0.36 r
  carry[16] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[14] (input port)
  Endpoint: carry[15] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[14] (in)                               0.00       0.20 r
  u1[14].fa/cin (fulladder_49)             0.00       0.20 r
  u1[14].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[14].fa/carry (fulladder_49)           0.00       0.36 r
  carry[15] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[13] (input port)
  Endpoint: carry[14] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[13] (in)                               0.00       0.20 r
  u1[13].fa/cin (fulladder_50)             0.00       0.20 r
  u1[13].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[13].fa/carry (fulladder_50)           0.00       0.36 r
  carry[14] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[12] (input port)
  Endpoint: carry[13] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[12] (in)                               0.00       0.20 r
  u1[12].fa/cin (fulladder_51)             0.00       0.20 r
  u1[12].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[12].fa/carry (fulladder_51)           0.00       0.36 r
  carry[13] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[11] (input port)
  Endpoint: carry[12] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[11] (in)                               0.00       0.20 r
  u1[11].fa/cin (fulladder_52)             0.00       0.20 r
  u1[11].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[11].fa/carry (fulladder_52)           0.00       0.36 r
  carry[12] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[10] (input port)
  Endpoint: carry[11] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[10] (in)                               0.00       0.20 r
  u1[10].fa/cin (fulladder_53)             0.00       0.20 r
  u1[10].fa/U2/Q (AO22X1)                  0.16       0.36 r
  u1[10].fa/carry (fulladder_53)           0.00       0.36 r
  carry[11] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[9] (input port)
  Endpoint: carry[10] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[9] (in)                                0.00       0.20 r
  u1[9].fa/cin (fulladder_54)              0.00       0.20 r
  u1[9].fa/U2/Q (AO22X1)                   0.16       0.36 r
  u1[9].fa/carry (fulladder_54)            0.00       0.36 r
  carry[10] (out)                          0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[8] (input port)
  Endpoint: carry[9] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[8] (in)                                0.00       0.20 r
  u1[8].fa/cin (fulladder_55)              0.00       0.20 r
  u1[8].fa/U2/Q (AO22X1)                   0.16       0.36 r
  u1[8].fa/carry (fulladder_55)            0.00       0.36 r
  carry[9] (out)                           0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[7] (input port)
  Endpoint: carry[8] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[7] (in)                                0.00       0.20 r
  u1[7].fa/cin (fulladder_56)              0.00       0.20 r
  u1[7].fa/U2/Q (AO22X1)                   0.16       0.36 r
  u1[7].fa/carry (fulladder_56)            0.00       0.36 r
  carry[8] (out)                           0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[6] (input port)
  Endpoint: carry[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[6] (in)                                0.00       0.20 r
  u1[6].fa/cin (fulladder_57)              0.00       0.20 r
  u1[6].fa/U2/Q (AO22X1)                   0.16       0.36 r
  u1[6].fa/carry (fulladder_57)            0.00       0.36 r
  carry[7] (out)                           0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[5] (input port)
  Endpoint: carry[6] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[5] (in)                                0.00       0.20 r
  u1[5].fa/cin (fulladder_58)              0.00       0.20 r
  u1[5].fa/U2/Q (AO22X1)                   0.16       0.36 r
  u1[5].fa/carry (fulladder_58)            0.00       0.36 r
  carry[6] (out)                           0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[4] (input port)
  Endpoint: carry[5] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[4] (in)                                0.00       0.20 r
  u1[4].fa/cin (fulladder_59)              0.00       0.20 r
  u1[4].fa/U2/Q (AO22X1)                   0.16       0.36 r
  u1[4].fa/carry (fulladder_59)            0.00       0.36 r
  carry[5] (out)                           0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[3] (input port)
  Endpoint: carry[4] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[3] (in)                                0.00       0.20 r
  u1[3].fa/cin (fulladder_60)              0.00       0.20 r
  u1[3].fa/U2/Q (AO22X1)                   0.16       0.36 r
  u1[3].fa/carry (fulladder_60)            0.00       0.36 r
  carry[4] (out)                           0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[2] (input port)
  Endpoint: carry[3] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[2] (in)                                0.00       0.20 r
  u1[2].fa/cin (fulladder_61)              0.00       0.20 r
  u1[2].fa/U2/Q (AO22X1)                   0.16       0.36 r
  u1[2].fa/carry (fulladder_61)            0.00       0.36 r
  carry[3] (out)                           0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[1] (input port)
  Endpoint: carry[2] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[1] (in)                                0.00       0.20 r
  u1[1].fa/cin (fulladder_62)              0.00       0.20 r
  u1[1].fa/U2/Q (AO22X1)                   0.16       0.36 r
  u1[1].fa/carry (fulladder_62)            0.00       0.36 r
  carry[2] (out)                           0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[0] (input port)
  Endpoint: carry[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 r
  c[0] (in)                                0.00       0.20 r
  u1[0].fa/cin (fulladder_63)              0.00       0.20 r
  u1[0].fa/U2/Q (AO22X1)                   0.16       0.36 r
  u1[0].fa/carry (fulladder_63)            0.00       0.36 r
  carry[1] (out)                           0.22       0.58 r
  data arrival time                                   0.58
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[63] (input port)
  Endpoint: sum[63] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[63] (in)                               0.00       0.20 f
  fal/cin (fulladder_0)                    0.00       0.20 f
  fal/U1/Q (XOR2X1)                        0.20       0.40 r
  fal/sum (fulladder_0)                    0.00       0.40 r
  sum[63] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[62] (input port)
  Endpoint: sum[62] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[62] (in)                               0.00       0.20 f
  u1[62].fa/cin (fulladder_1)              0.00       0.20 f
  u1[62].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[62].fa/sum (fulladder_1)              0.00       0.40 r
  sum[62] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[61] (input port)
  Endpoint: sum[61] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[61] (in)                               0.00       0.20 f
  u1[61].fa/cin (fulladder_2)              0.00       0.20 f
  u1[61].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[61].fa/sum (fulladder_2)              0.00       0.40 r
  sum[61] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[60] (input port)
  Endpoint: sum[60] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[60] (in)                               0.00       0.20 f
  u1[60].fa/cin (fulladder_3)              0.00       0.20 f
  u1[60].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[60].fa/sum (fulladder_3)              0.00       0.40 r
  sum[60] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[59] (input port)
  Endpoint: sum[59] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[59] (in)                               0.00       0.20 f
  u1[59].fa/cin (fulladder_4)              0.00       0.20 f
  u1[59].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[59].fa/sum (fulladder_4)              0.00       0.40 r
  sum[59] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[58] (input port)
  Endpoint: sum[58] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[58] (in)                               0.00       0.20 f
  u1[58].fa/cin (fulladder_5)              0.00       0.20 f
  u1[58].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[58].fa/sum (fulladder_5)              0.00       0.40 r
  sum[58] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[57] (input port)
  Endpoint: sum[57] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[57] (in)                               0.00       0.20 f
  u1[57].fa/cin (fulladder_6)              0.00       0.20 f
  u1[57].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[57].fa/sum (fulladder_6)              0.00       0.40 r
  sum[57] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[56] (input port)
  Endpoint: sum[56] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[56] (in)                               0.00       0.20 f
  u1[56].fa/cin (fulladder_7)              0.00       0.20 f
  u1[56].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[56].fa/sum (fulladder_7)              0.00       0.40 r
  sum[56] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[55] (input port)
  Endpoint: sum[55] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[55] (in)                               0.00       0.20 f
  u1[55].fa/cin (fulladder_8)              0.00       0.20 f
  u1[55].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[55].fa/sum (fulladder_8)              0.00       0.40 r
  sum[55] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[54] (input port)
  Endpoint: sum[54] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[54] (in)                               0.00       0.20 f
  u1[54].fa/cin (fulladder_9)              0.00       0.20 f
  u1[54].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[54].fa/sum (fulladder_9)              0.00       0.40 r
  sum[54] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[53] (input port)
  Endpoint: sum[53] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[53] (in)                               0.00       0.20 f
  u1[53].fa/cin (fulladder_10)             0.00       0.20 f
  u1[53].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[53].fa/sum (fulladder_10)             0.00       0.40 r
  sum[53] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[52] (input port)
  Endpoint: sum[52] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[52] (in)                               0.00       0.20 f
  u1[52].fa/cin (fulladder_11)             0.00       0.20 f
  u1[52].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[52].fa/sum (fulladder_11)             0.00       0.40 r
  sum[52] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[51] (input port)
  Endpoint: sum[51] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[51] (in)                               0.00       0.20 f
  u1[51].fa/cin (fulladder_12)             0.00       0.20 f
  u1[51].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[51].fa/sum (fulladder_12)             0.00       0.40 r
  sum[51] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[50] (input port)
  Endpoint: sum[50] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[50] (in)                               0.00       0.20 f
  u1[50].fa/cin (fulladder_13)             0.00       0.20 f
  u1[50].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[50].fa/sum (fulladder_13)             0.00       0.40 r
  sum[50] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[49] (input port)
  Endpoint: sum[49] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[49] (in)                               0.00       0.20 f
  u1[49].fa/cin (fulladder_14)             0.00       0.20 f
  u1[49].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[49].fa/sum (fulladder_14)             0.00       0.40 r
  sum[49] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[48] (input port)
  Endpoint: sum[48] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[48] (in)                               0.00       0.20 f
  u1[48].fa/cin (fulladder_15)             0.00       0.20 f
  u1[48].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[48].fa/sum (fulladder_15)             0.00       0.40 r
  sum[48] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[47] (input port)
  Endpoint: sum[47] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[47] (in)                               0.00       0.20 f
  u1[47].fa/cin (fulladder_16)             0.00       0.20 f
  u1[47].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[47].fa/sum (fulladder_16)             0.00       0.40 r
  sum[47] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[46] (input port)
  Endpoint: sum[46] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[46] (in)                               0.00       0.20 f
  u1[46].fa/cin (fulladder_17)             0.00       0.20 f
  u1[46].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[46].fa/sum (fulladder_17)             0.00       0.40 r
  sum[46] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[45] (input port)
  Endpoint: sum[45] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[45] (in)                               0.00       0.20 f
  u1[45].fa/cin (fulladder_18)             0.00       0.20 f
  u1[45].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[45].fa/sum (fulladder_18)             0.00       0.40 r
  sum[45] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[44] (input port)
  Endpoint: sum[44] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[44] (in)                               0.00       0.20 f
  u1[44].fa/cin (fulladder_19)             0.00       0.20 f
  u1[44].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[44].fa/sum (fulladder_19)             0.00       0.40 r
  sum[44] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[43] (input port)
  Endpoint: sum[43] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[43] (in)                               0.00       0.20 f
  u1[43].fa/cin (fulladder_20)             0.00       0.20 f
  u1[43].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[43].fa/sum (fulladder_20)             0.00       0.40 r
  sum[43] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[42] (input port)
  Endpoint: sum[42] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[42] (in)                               0.00       0.20 f
  u1[42].fa/cin (fulladder_21)             0.00       0.20 f
  u1[42].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[42].fa/sum (fulladder_21)             0.00       0.40 r
  sum[42] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[41] (input port)
  Endpoint: sum[41] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[41] (in)                               0.00       0.20 f
  u1[41].fa/cin (fulladder_22)             0.00       0.20 f
  u1[41].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[41].fa/sum (fulladder_22)             0.00       0.40 r
  sum[41] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[40] (input port)
  Endpoint: sum[40] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[40] (in)                               0.00       0.20 f
  u1[40].fa/cin (fulladder_23)             0.00       0.20 f
  u1[40].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[40].fa/sum (fulladder_23)             0.00       0.40 r
  sum[40] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[39] (input port)
  Endpoint: sum[39] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[39] (in)                               0.00       0.20 f
  u1[39].fa/cin (fulladder_24)             0.00       0.20 f
  u1[39].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[39].fa/sum (fulladder_24)             0.00       0.40 r
  sum[39] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[38] (input port)
  Endpoint: sum[38] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[38] (in)                               0.00       0.20 f
  u1[38].fa/cin (fulladder_25)             0.00       0.20 f
  u1[38].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[38].fa/sum (fulladder_25)             0.00       0.40 r
  sum[38] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[37] (input port)
  Endpoint: sum[37] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[37] (in)                               0.00       0.20 f
  u1[37].fa/cin (fulladder_26)             0.00       0.20 f
  u1[37].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[37].fa/sum (fulladder_26)             0.00       0.40 r
  sum[37] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[36] (input port)
  Endpoint: sum[36] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[36] (in)                               0.00       0.20 f
  u1[36].fa/cin (fulladder_27)             0.00       0.20 f
  u1[36].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[36].fa/sum (fulladder_27)             0.00       0.40 r
  sum[36] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[35] (input port)
  Endpoint: sum[35] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[35] (in)                               0.00       0.20 f
  u1[35].fa/cin (fulladder_28)             0.00       0.20 f
  u1[35].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[35].fa/sum (fulladder_28)             0.00       0.40 r
  sum[35] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[34] (input port)
  Endpoint: sum[34] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[34] (in)                               0.00       0.20 f
  u1[34].fa/cin (fulladder_29)             0.00       0.20 f
  u1[34].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[34].fa/sum (fulladder_29)             0.00       0.40 r
  sum[34] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[33] (input port)
  Endpoint: sum[33] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[33] (in)                               0.00       0.20 f
  u1[33].fa/cin (fulladder_30)             0.00       0.20 f
  u1[33].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[33].fa/sum (fulladder_30)             0.00       0.40 r
  sum[33] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[32] (input port)
  Endpoint: sum[32] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[32] (in)                               0.00       0.20 f
  u1[32].fa/cin (fulladder_31)             0.00       0.20 f
  u1[32].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[32].fa/sum (fulladder_31)             0.00       0.40 r
  sum[32] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[31] (input port)
  Endpoint: sum[31] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[31] (in)                               0.00       0.20 f
  u1[31].fa/cin (fulladder_32)             0.00       0.20 f
  u1[31].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[31].fa/sum (fulladder_32)             0.00       0.40 r
  sum[31] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[30] (input port)
  Endpoint: sum[30] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[30] (in)                               0.00       0.20 f
  u1[30].fa/cin (fulladder_33)             0.00       0.20 f
  u1[30].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[30].fa/sum (fulladder_33)             0.00       0.40 r
  sum[30] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[29] (input port)
  Endpoint: sum[29] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[29] (in)                               0.00       0.20 f
  u1[29].fa/cin (fulladder_34)             0.00       0.20 f
  u1[29].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[29].fa/sum (fulladder_34)             0.00       0.40 r
  sum[29] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[28] (input port)
  Endpoint: sum[28] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[28] (in)                               0.00       0.20 f
  u1[28].fa/cin (fulladder_35)             0.00       0.20 f
  u1[28].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[28].fa/sum (fulladder_35)             0.00       0.40 r
  sum[28] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[27] (input port)
  Endpoint: sum[27] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[27] (in)                               0.00       0.20 f
  u1[27].fa/cin (fulladder_36)             0.00       0.20 f
  u1[27].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[27].fa/sum (fulladder_36)             0.00       0.40 r
  sum[27] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[26] (input port)
  Endpoint: sum[26] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[26] (in)                               0.00       0.20 f
  u1[26].fa/cin (fulladder_37)             0.00       0.20 f
  u1[26].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[26].fa/sum (fulladder_37)             0.00       0.40 r
  sum[26] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[25] (input port)
  Endpoint: sum[25] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[25] (in)                               0.00       0.20 f
  u1[25].fa/cin (fulladder_38)             0.00       0.20 f
  u1[25].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[25].fa/sum (fulladder_38)             0.00       0.40 r
  sum[25] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[24] (input port)
  Endpoint: sum[24] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[24] (in)                               0.00       0.20 f
  u1[24].fa/cin (fulladder_39)             0.00       0.20 f
  u1[24].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[24].fa/sum (fulladder_39)             0.00       0.40 r
  sum[24] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[23] (input port)
  Endpoint: sum[23] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[23] (in)                               0.00       0.20 f
  u1[23].fa/cin (fulladder_40)             0.00       0.20 f
  u1[23].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[23].fa/sum (fulladder_40)             0.00       0.40 r
  sum[23] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[22] (input port)
  Endpoint: sum[22] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[22] (in)                               0.00       0.20 f
  u1[22].fa/cin (fulladder_41)             0.00       0.20 f
  u1[22].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[22].fa/sum (fulladder_41)             0.00       0.40 r
  sum[22] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[21] (input port)
  Endpoint: sum[21] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[21] (in)                               0.00       0.20 f
  u1[21].fa/cin (fulladder_42)             0.00       0.20 f
  u1[21].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[21].fa/sum (fulladder_42)             0.00       0.40 r
  sum[21] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[20] (input port)
  Endpoint: sum[20] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[20] (in)                               0.00       0.20 f
  u1[20].fa/cin (fulladder_43)             0.00       0.20 f
  u1[20].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[20].fa/sum (fulladder_43)             0.00       0.40 r
  sum[20] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[19] (input port)
  Endpoint: sum[19] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[19] (in)                               0.00       0.20 f
  u1[19].fa/cin (fulladder_44)             0.00       0.20 f
  u1[19].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[19].fa/sum (fulladder_44)             0.00       0.40 r
  sum[19] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[18] (input port)
  Endpoint: sum[18] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[18] (in)                               0.00       0.20 f
  u1[18].fa/cin (fulladder_45)             0.00       0.20 f
  u1[18].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[18].fa/sum (fulladder_45)             0.00       0.40 r
  sum[18] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[17] (input port)
  Endpoint: sum[17] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[17] (in)                               0.00       0.20 f
  u1[17].fa/cin (fulladder_46)             0.00       0.20 f
  u1[17].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[17].fa/sum (fulladder_46)             0.00       0.40 r
  sum[17] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[16] (input port)
  Endpoint: sum[16] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[16] (in)                               0.00       0.20 f
  u1[16].fa/cin (fulladder_47)             0.00       0.20 f
  u1[16].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[16].fa/sum (fulladder_47)             0.00       0.40 r
  sum[16] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[15] (input port)
  Endpoint: sum[15] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[15] (in)                               0.00       0.20 f
  u1[15].fa/cin (fulladder_48)             0.00       0.20 f
  u1[15].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[15].fa/sum (fulladder_48)             0.00       0.40 r
  sum[15] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[14] (input port)
  Endpoint: sum[14] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[14] (in)                               0.00       0.20 f
  u1[14].fa/cin (fulladder_49)             0.00       0.20 f
  u1[14].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[14].fa/sum (fulladder_49)             0.00       0.40 r
  sum[14] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[13] (input port)
  Endpoint: sum[13] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[13] (in)                               0.00       0.20 f
  u1[13].fa/cin (fulladder_50)             0.00       0.20 f
  u1[13].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[13].fa/sum (fulladder_50)             0.00       0.40 r
  sum[13] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[12] (input port)
  Endpoint: sum[12] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[12] (in)                               0.00       0.20 f
  u1[12].fa/cin (fulladder_51)             0.00       0.20 f
  u1[12].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[12].fa/sum (fulladder_51)             0.00       0.40 r
  sum[12] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[11] (input port)
  Endpoint: sum[11] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[11] (in)                               0.00       0.20 f
  u1[11].fa/cin (fulladder_52)             0.00       0.20 f
  u1[11].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[11].fa/sum (fulladder_52)             0.00       0.40 r
  sum[11] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[10] (input port)
  Endpoint: sum[10] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[10] (in)                               0.00       0.20 f
  u1[10].fa/cin (fulladder_53)             0.00       0.20 f
  u1[10].fa/U1/Q (XOR2X1)                  0.20       0.40 r
  u1[10].fa/sum (fulladder_53)             0.00       0.40 r
  sum[10] (out)                            0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[9] (input port)
  Endpoint: sum[9] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[9] (in)                                0.00       0.20 f
  u1[9].fa/cin (fulladder_54)              0.00       0.20 f
  u1[9].fa/U1/Q (XOR2X1)                   0.20       0.40 r
  u1[9].fa/sum (fulladder_54)              0.00       0.40 r
  sum[9] (out)                             0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[8] (input port)
  Endpoint: sum[8] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[8] (in)                                0.00       0.20 f
  u1[8].fa/cin (fulladder_55)              0.00       0.20 f
  u1[8].fa/U1/Q (XOR2X1)                   0.20       0.40 r
  u1[8].fa/sum (fulladder_55)              0.00       0.40 r
  sum[8] (out)                             0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[7] (input port)
  Endpoint: sum[7] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[7] (in)                                0.00       0.20 f
  u1[7].fa/cin (fulladder_56)              0.00       0.20 f
  u1[7].fa/U1/Q (XOR2X1)                   0.20       0.40 r
  u1[7].fa/sum (fulladder_56)              0.00       0.40 r
  sum[7] (out)                             0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[6] (input port)
  Endpoint: sum[6] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[6] (in)                                0.00       0.20 f
  u1[6].fa/cin (fulladder_57)              0.00       0.20 f
  u1[6].fa/U1/Q (XOR2X1)                   0.20       0.40 r
  u1[6].fa/sum (fulladder_57)              0.00       0.40 r
  sum[6] (out)                             0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[5] (input port)
  Endpoint: sum[5] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[5] (in)                                0.00       0.20 f
  u1[5].fa/cin (fulladder_58)              0.00       0.20 f
  u1[5].fa/U1/Q (XOR2X1)                   0.20       0.40 r
  u1[5].fa/sum (fulladder_58)              0.00       0.40 r
  sum[5] (out)                             0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[4] (input port)
  Endpoint: sum[4] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[4] (in)                                0.00       0.20 f
  u1[4].fa/cin (fulladder_59)              0.00       0.20 f
  u1[4].fa/U1/Q (XOR2X1)                   0.20       0.40 r
  u1[4].fa/sum (fulladder_59)              0.00       0.40 r
  sum[4] (out)                             0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[3] (input port)
  Endpoint: sum[3] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[3] (in)                                0.00       0.20 f
  u1[3].fa/cin (fulladder_60)              0.00       0.20 f
  u1[3].fa/U1/Q (XOR2X1)                   0.20       0.40 r
  u1[3].fa/sum (fulladder_60)              0.00       0.40 r
  sum[3] (out)                             0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[2] (input port)
  Endpoint: sum[2] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[2] (in)                                0.00       0.20 f
  u1[2].fa/cin (fulladder_61)              0.00       0.20 f
  u1[2].fa/U1/Q (XOR2X1)                   0.20       0.40 r
  u1[2].fa/sum (fulladder_61)              0.00       0.40 r
  sum[2] (out)                             0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[1] (input port)
  Endpoint: sum[1] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[1] (in)                                0.00       0.20 f
  u1[1].fa/cin (fulladder_62)              0.00       0.20 f
  u1[1].fa/U1/Q (XOR2X1)                   0.20       0.40 r
  u1[1].fa/sum (fulladder_62)              0.00       0.40 r
  sum[1] (out)                             0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


  Startpoint: c[0] (input port)
  Endpoint: sum[0] (output port)
  Path Group: (none)
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  shiftAdder         8000                  saed90nm_typ_ht

  Point                                    Incr       Path
  -----------------------------------------------------------
  input external delay                     0.20       0.20 f
  c[0] (in)                                0.00       0.20 f
  u1[0].fa/cin (fulladder_63)              0.00       0.20 f
  u1[0].fa/U1/Q (XOR2X1)                   0.20       0.40 r
  u1[0].fa/sum (fulladder_63)              0.00       0.40 r
  sum[0] (out)                             0.22       0.62 r
  data arrival time                                   0.62
  -----------------------------------------------------------
  (Path is unconstrained)


1
