Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Mon Mar 14 20:10:06 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_23/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.833      -15.228                     25                 3185       -0.093       -0.761                     48                 3185        1.725        0.000                       0                  3186  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock       -0.833      -15.228                     25                 3185       -0.093       -0.761                     48                 3185        1.725        0.000                       0                  3186  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :           25  Failing Endpoints,  Worst Slack       -0.833ns,  Total Violation      -15.228ns
Hold  :           48  Failing Endpoints,  Worst Slack       -0.093ns,  Total Violation       -0.761ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.833ns  (required time - arrival time)
  Source:                 demux/sel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            demux/sel_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        4.618ns  (logic 1.826ns (39.541%)  route 2.792ns (60.459%))
  Logic Levels:           19  (CARRY8=11 LUT2=1 LUT3=2 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.718ns = ( 5.718 - 4.000 ) 
    Source Clock Delay      (SCD):    2.234ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.273ns (routing 0.210ns, distribution 1.063ns)
  Clock Net Delay (Destination): 1.048ns (routing 0.190ns, distribution 0.858ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3185, estimated)     1.273     2.234    demux/CLK
    SLICE_X120Y540       FDRE                                         r  demux/sel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y540       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     2.313 r  demux/sel_reg[5]/Q
                         net (fo=79, estimated)       0.377     2.690    demux/sel[5]
    SLICE_X120Y537       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.843 r  demux/sel_reg[8]_i_6/CO[7]
                         net (fo=1, estimated)        0.026     2.869    demux/sel_reg[8]_i_6_n_0
    SLICE_X120Y538       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     2.921 r  demux/sel_reg[8]_i_20/CO[0]
                         net (fo=39, estimated)       0.294     3.215    p_1_in[9]
    SLICE_X121Y535       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     3.252 r  sel[8]_i_231/O
                         net (fo=1, routed)           0.022     3.274    demux/S[1]
    SLICE_X121Y535       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.433 f  demux/sel_reg[8]_i_196/CO[7]
                         net (fo=1, estimated)        0.026     3.459    demux/sel_reg[8]_i_196_n_0
    SLICE_X121Y536       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[5])
                                                      0.077     3.536 f  demux/sel_reg[8]_i_171/CO[5]
                         net (fo=41, estimated)       0.326     3.862    demux_n_10
    SLICE_X119Y537       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     3.961 r  sel[8]_i_139/O
                         net (fo=2, estimated)        0.177     4.138    sel[8]_i_139_n_0
    SLICE_X119Y537       LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     4.189 r  sel[8]_i_146/O
                         net (fo=1, routed)           0.025     4.214    demux/sel[8]_i_73_0[2]
    SLICE_X119Y537       CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     4.377 r  demux/sel_reg[8]_i_81/CO[7]
                         net (fo=1, estimated)        0.026     4.403    demux/sel_reg[8]_i_81_n_0
    SLICE_X119Y538       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.479 r  demux/sel_reg[8]_i_77/O[1]
                         net (fo=2, estimated)        0.293     4.772    demux_n_89
    SLICE_X118Y538       LUT3 (Prop_E5LUT_SLICEL_I1_O)
                                                      0.101     4.873 r  sel[8]_i_32/O
                         net (fo=2, estimated)        0.163     5.036    sel[8]_i_32_n_0
    SLICE_X118Y538       LUT4 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.049     5.085 r  sel[8]_i_40/O
                         net (fo=1, routed)           0.011     5.096    demux/sel[8]_i_25_0[5]
    SLICE_X118Y538       CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     5.251 r  demux/sel_reg[8]_i_19/CO[7]
                         net (fo=1, estimated)        0.026     5.277    demux/sel_reg[8]_i_19_n_0
    SLICE_X118Y539       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.333 r  demux/sel_reg[8]_i_22/O[0]
                         net (fo=4, estimated)        0.329     5.662    demux_n_104
    SLICE_X117Y540       CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     5.868 r  sel_reg[8]_i_18/O[4]
                         net (fo=1, estimated)        0.224     6.092    sel_reg[8]_i_18_n_11
    SLICE_X118Y541       LUT2 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     6.128 r  sel[8]_i_8/O
                         net (fo=1, routed)           0.010     6.138    demux/sel_reg[5]_0[6]
    SLICE_X118Y541       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.253 r  demux/sel_reg[8]_i_4/CO[7]
                         net (fo=1, estimated)        0.026     6.279    demux/sel_reg[8]_i_4_n_0
    SLICE_X118Y542       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     6.355 r  demux/sel_reg[8]_i_5/O[1]
                         net (fo=10, estimated)       0.265     6.620    demux/sel_reg[8]_i_5_n_14
    SLICE_X120Y539       LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     6.656 r  demux/sel[3]_i_2/O
                         net (fo=4, estimated)        0.097     6.753    demux/sel[3]_i_2_n_0
    SLICE_X120Y539       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     6.803 r  demux/sel[3]_i_1/O
                         net (fo=1, routed)           0.049     6.852    demux/sel20_in[3]
    SLICE_X120Y539       FDRE                                         r  demux/sel_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3185, estimated)     1.048     5.718    demux/CLK
    SLICE_X120Y539       FDRE                                         r  demux/sel_reg[3]/C
                         clock pessimism              0.311     6.029    
                         clock uncertainty           -0.035     5.994    
    SLICE_X120Y539       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     6.019    demux/sel_reg[3]
  -------------------------------------------------------------------
                         required time                          6.019    
                         arrival time                          -6.852    
  -------------------------------------------------------------------
                         slack                                 -0.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.093ns  (arrival time - required time)
  Source:                 demux/genblk1[272].z_reg[272][6]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[272].reg_in/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.059ns (45.385%)  route 0.071ns (54.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.768ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Net Delay (Source):      1.098ns (routing 0.190ns, distribution 0.908ns)
  Clock Net Delay (Destination): 1.279ns (routing 0.210ns, distribution 1.069ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3185, estimated)     1.098     1.768    demux/CLK
    SLICE_X130Y479       FDRE                                         r  demux/genblk1[272].z_reg[272][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y479       FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     1.827 r  demux/genblk1[272].z_reg[272][6]/Q
                         net (fo=1, estimated)        0.071     1.898    genblk1[272].reg_in/D[6]
    SLICE_X130Y480       FDRE                                         r  genblk1[272].reg_in/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=3185, estimated)     1.279     2.240    genblk1[272].reg_in/CLK
    SLICE_X130Y480       FDRE                                         r  genblk1[272].reg_in/reg_out_reg[6]/C
                         clock pessimism             -0.311     1.929    
    SLICE_X130Y480       FDRE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     1.991    genblk1[272].reg_in/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.991    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                 -0.093    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X120Y497  genblk1[0].reg_in/reg_out_reg[7]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X132Y481  demux/genblk1[272].z_reg[272][0]/C



