\doxysection{FSMC\+\_\+\+Bank1\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___bank1___type_def}\index{FSMC\_Bank1\_TypeDef@{FSMC\_Bank1\_TypeDef}}


Flexible Static Memory Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ BTCR} [8]
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Flexible Static Memory Controller. 

\doxysubsection{Field Documentation}
\label{struct_f_s_m_c___bank1___type_def_a80a6708b507f6eecbc10424fdb088b79} 
\index{FSMC\_Bank1\_TypeDef@{FSMC\_Bank1\_TypeDef}!BTCR@{BTCR}}
\index{BTCR@{BTCR}!FSMC\_Bank1\_TypeDef@{FSMC\_Bank1\_TypeDef}}
\doxysubsubsection{BTCR}
{\footnotesize\ttfamily \textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t BTCR[8]}

NOR/\+PSRAM chip-\/select control register(\+BCR) and chip-\/select timing register(\+BTR), Address offset\+: 0x00-\/1C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\textbf{ stm32f4xx.\+h}\end{DoxyCompactItemize}
