# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../../cv32e40p-vivado_synthesis/bhv" --include "../../../../../cv32e40p-vivado_synthesis/example_tb/core/hwlp_test" --include "../../../../../cv32e40p-vivado_synthesis/example_tb/core/mem_stall" --include "../../../../../cv32e40p-vivado_synthesis/example_tb/core/interrupt" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_aligner.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/include/cv32e40p_pkg.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_alu.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_alu_div.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/include/cv32e40p_apu_core_pkg.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_apu_disp.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_compressed_decoder.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_controller.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_core.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_core_memory.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_cs_registers.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/include/cv32e40p_fpu_pkg.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_decoder.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_ex_stage.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_ff_one.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_fifo.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_hwloop_regs.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_id_stage.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_if_stage.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_int_controller.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_load_store_unit.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_memory_wrapper.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_mult.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_obi_interface.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_pmp.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_popcnt.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_prefetch_buffer.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_prefetch_controller.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_register_file_ff.sv" \
"../../../../../cv32e40p-vivado_synthesis/bhv/cv32e40p_sim_clock_gate.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/cv32e40p_sleep_unit.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/fpga_tdp_ram.sv" \
"../../../../../cv32e40p-vivado_synthesis/rtl/uart_tx.sv" \
"../../../../../cv32e40p-vivado_synthesis/example_tb/core/tb_top2.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
