{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737112911788 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737112911788 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 08:21:51 2025 " "Processing started: Fri Jan 17 08:21:51 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737112911788 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737112911788 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fpga_scientific_calculator -c fpga_scientific_calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off fpga_scientific_calculator -c fpga_scientific_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737112911788 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737112912167 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737112912167 ""}
{ "Error" "EVRFX_VHDL_UNEXPECTED_EOF_ERR" ";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" fpga_scientific_calculator.vhd(3) " "VHDL Syntax error at fpga_scientific_calculator.vhd(3): experienced unexpected end-of-file ;  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "main/fpga_scientific_calculator.vhd" "" { Text "C:/Users/nicol/OneDrive/Documentos/Repositorios/fpga_scientific_calculator/main/fpga_scientific_calculator.vhd" 3 0 0 } }  } 0 10522 "VHDL Syntax error at %2!s!: experienced unexpected end-of-file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737112920058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main/fpga_scientific_calculator.vhd 0 0 " "Found 0 design units, including 0 entities, in source file main/fpga_scientific_calculator.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737112920065 ""}
{ "Error" "EVRFX_VHDL_UNEXPECTED_EOF_ERR" ";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" alu.vhd(3) " "VHDL Syntax error at alu.vhd(3): experienced unexpected end-of-file ;  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "alu/alu.vhd" "" { Text "C:/Users/nicol/OneDrive/Documentos/Repositorios/fpga_scientific_calculator/alu/alu.vhd" 3 0 0 } }  } 0 10522 "VHDL Syntax error at %2!s!: experienced unexpected end-of-file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737112920065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file alu/alu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737112920065 ""}
{ "Error" "EVRFX_VHDL_UNEXPECTED_EOF_ERR" ";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" keyboard.vhd(3) " "VHDL Syntax error at keyboard.vhd(3): experienced unexpected end-of-file ;  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "keyboard/keyboard.vhd" "" { Text "C:/Users/nicol/OneDrive/Documentos/Repositorios/fpga_scientific_calculator/keyboard/keyboard.vhd" 3 0 0 } }  } 0 10522 "VHDL Syntax error at %2!s!: experienced unexpected end-of-file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737112920065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard/keyboard.vhd 0 0 " "Found 0 design units, including 0 entities, in source file keyboard/keyboard.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737112920065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display/lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display/lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controller-FSMD " "Found design unit 1: lcd_controller-FSMD" {  } { { "lcd_display/lcd_display.vhd" "" { Text "C:/Users/nicol/OneDrive/Documentos/Repositorios/fpga_scientific_calculator/lcd_display/lcd_display.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737112920065 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "lcd_display/lcd_display.vhd" "" { Text "C:/Users/nicol/OneDrive/Documentos/Repositorios/fpga_scientific_calculator/lcd_display/lcd_display.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737112920065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737112920065 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737112920206 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jan 17 08:22:00 2025 " "Processing ended: Fri Jan 17 08:22:00 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737112920206 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737112920206 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737112920206 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737112920206 ""}
