abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c5315.blif
Line 20: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 21: Skipping line ".default_output_required 0.00 0.00 ".
Line 22: Skipping line ".default_input_drive 0.10 0.10 ".
Line 23: Skipping line ".default_output_load 2.00 ".
Line 24: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc5315                         :[0m i/o =  178/  123  lat =    0  nd =   968  edge =   2328  area =2451.00  delay =47.50  lev = 33
--------------- round 1 ---------------
seed = 2113284910
maxLevel = 4
n1087 is replaced by n1074 with inverter with estimated error 0
error = 0
area = 2443
delay = 47.5
#gates = 968
output circuit appNtk/c5315_1_0_2443_47.5.blif
time = 18426915 us
--------------- round 2 ---------------
seed = 1378260482
maxLevel = 4
n1083 is replaced by n534 with estimated error 0
error = 0
area = 2432
delay = 47.5
#gates = 964
output circuit appNtk/c5315_2_0_2432_47.5.blif
time = 28891604 us
--------------- round 3 ---------------
seed = 1479997764
maxLevel = 4
n728 is replaced by n727 with estimated error 0
error = 0
area = 2429
delay = 47.5
#gates = 963
output circuit appNtk/c5315_3_0_2429_47.5.blif
time = 42503908 us
--------------- round 4 ---------------
seed = 1126394647
maxLevel = 4
n755 is replaced by n485 with estimated error 0
error = 0
area = 2426
delay = 47.5
#gates = 961
output circuit appNtk/c5315_4_0_2426_47.5.blif
time = 57597051 us
--------------- round 5 ---------------
seed = 2101209790
maxLevel = 4
n1266 is replaced by n825 with estimated error 0
error = 0
area = 2424
delay = 47.5
#gates = 960
output circuit appNtk/c5315_5_0_2424_47.5.blif
time = 71373973 us
--------------- round 6 ---------------
seed = 1365275832
maxLevel = 4
n1260 is replaced by n812 with estimated error 0
error = 0
area = 2421
delay = 47.5
#gates = 958
output circuit appNtk/c5315_6_0_2421_47.5.blif
time = 83773417 us
--------------- round 7 ---------------
seed = 1551125525
maxLevel = 4
n1116 is replaced by n395 with estimated error 0
error = 0
area = 2419
delay = 47.5
#gates = 957
output circuit appNtk/c5315_7_0_2419_47.5.blif
time = 96938564 us
--------------- round 8 ---------------
seed = 2490789252
maxLevel = 4
n1183 is replaced by n1182 with inverter with estimated error 0
error = 0
area = 2417
delay = 47.5
#gates = 957
output circuit appNtk/c5315_8_0_2417_47.5.blif
time = 114092477 us
--------------- round 9 ---------------
seed = 1312989840
maxLevel = 4
n1109 is replaced by 351 with estimated error 0
error = 0
area = 2415
delay = 47.5
#gates = 956
output circuit appNtk/c5315_9_0_2415_47.5.blif
time = 131139035 us
--------------- round 10 ---------------
seed = 3462473524
maxLevel = 4
n366 is replaced by 351 with estimated error 0
error = 0
area = 2413
delay = 47.5
#gates = 955
output circuit appNtk/c5315_10_0_2413_47.5.blif
time = 149020996 us
--------------- round 11 ---------------
seed = 2024371145
maxLevel = 4
n448 is replaced by 265 with estimated error 0
error = 0
area = 2411
delay = 47.5
#gates = 954
output circuit appNtk/c5315_11_0_2411_47.5.blif
time = 166626287 us
--------------- round 12 ---------------
seed = 991073735
maxLevel = 4
n413 is replaced by 316 with estimated error 0
error = 0
area = 2409
delay = 47.5
#gates = 953
output circuit appNtk/c5315_12_0_2409_47.5.blif
time = 184007750 us
--------------- round 13 ---------------
seed = 467583225
maxLevel = 4
n1039 is replaced by n368 with estimated error 0
error = 0
area = 2408
delay = 47.5
#gates = 952
output circuit appNtk/c5315_13_0_2408_47.5.blif
time = 199777490 us
--------------- round 14 ---------------
seed = 4286140303
maxLevel = 4
n455 is replaced by 273 with estimated error 0
error = 0
area = 2406
delay = 47.5
#gates = 951
output circuit appNtk/c5315_14_0_2406_47.5.blif
time = 213406540 us
--------------- round 15 ---------------
seed = 692820881
maxLevel = 4
n799 is replaced by n534 with estimated error 0
error = 0
area = 2405
delay = 47.5
#gates = 950
output circuit appNtk/c5315_15_0_2405_47.5.blif
time = 228132811 us
--------------- round 16 ---------------
seed = 3940406953
maxLevel = 4
n1200 is replaced by 218 with estimated error 0
error = 0
area = 2403
delay = 47.5
#gates = 949
output circuit appNtk/c5315_16_0_2403_47.5.blif
time = 242667945 us
--------------- round 17 ---------------
seed = 1514558743
maxLevel = 4
n1149 is replaced by 566 with inverter with estimated error 0
error = 0
area = 2402
delay = 47.5
#gates = 949
output circuit appNtk/c5315_17_0_2402_47.5.blif
time = 256774581 us
--------------- round 18 ---------------
seed = 929932854
maxLevel = 4
n434 is replaced by 226 with estimated error 0
error = 0
area = 2400
delay = 47.5
#gates = 948
output circuit appNtk/c5315_18_0_2400_47.5.blif
time = 271505224 us
--------------- round 19 ---------------
seed = 2561971888
maxLevel = 4
n1054 is replaced by 583 with inverter with estimated error 0
error = 0
area = 2399
delay = 47.4
#gates = 948
output circuit appNtk/c5315_19_0_2399_47.4.blif
time = 284592367 us
--------------- round 20 ---------------
seed = 2157087612
maxLevel = 4
n379 is replaced by 308 with estimated error 0
error = 0
area = 2397
delay = 47.4
#gates = 947
output circuit appNtk/c5315_20_0_2397_47.4.blif
time = 297684576 us
--------------- round 21 ---------------
seed = 784644861
maxLevel = 4
n389 is replaced by 341 with estimated error 0
error = 0
area = 2395
delay = 47.4
#gates = 946
output circuit appNtk/c5315_21_0_2395_47.4.blif
time = 311027535 us
--------------- round 22 ---------------
seed = 2563220685
maxLevel = 4
n396 is replaced by 324 with estimated error 0
error = 0
area = 2393
delay = 47.4
#gates = 945
output circuit appNtk/c5315_22_0_2393_47.4.blif
time = 322994719 us
--------------- round 23 ---------------
seed = 3240513138
maxLevel = 4
n477 is replaced by 218 with estimated error 0
error = 0
area = 2391
delay = 47.4
#gates = 944
output circuit appNtk/c5315_23_0_2391_47.4.blif
time = 335017034 us
--------------- round 24 ---------------
seed = 1457290853
maxLevel = 4
n470 is replaced by 234 with estimated error 0
error = 0
area = 2389
delay = 47.4
#gates = 943
output circuit appNtk/c5315_24_0_2389_47.4.blif
time = 349179658 us
--------------- round 25 ---------------
seed = 1217612102
maxLevel = 4
n441 is replaced by 281 with estimated error 0
error = 0
area = 2387
delay = 47.4
#gates = 942
output circuit appNtk/c5315_25_0_2387_47.4.blif
time = 364188507 us
--------------- round 26 ---------------
seed = 1164640696
maxLevel = 4
n463 is replaced by 210 with estimated error 0
error = 0
area = 2385
delay = 47.4
#gates = 941
output circuit appNtk/c5315_26_0_2385_47.4.blif
time = 376792976 us
--------------- round 27 ---------------
seed = 3749706215
maxLevel = 4
n426 is replaced by 257 with estimated error 0
error = 0
area = 2383
delay = 47.4
#gates = 940
output circuit appNtk/c5315_27_0_2383_47.4.blif
time = 389434251 us
--------------- round 28 ---------------
seed = 1711964303
maxLevel = 4
n422 is replaced by 206 with estimated error 0
error = 0
area = 2381
delay = 47.4
#gates = 939
output circuit appNtk/c5315_28_0_2381_47.4.blif
time = 403077544 us
--------------- round 29 ---------------
seed = 853641897
maxLevel = 4
n784 is replaced by n520 with estimated error 0.00096
error = 0.00096
area = 2371
delay = 47.4
#gates = 935
output circuit appNtk/c5315_29_0.00096_2371_47.4.blif
time = 414300929 us
--------------- round 30 ---------------
seed = 1467679855
maxLevel = 4
n809 is replaced by n554 with estimated error 0.00187
error = 0.00187
area = 2362
delay = 47.4
#gates = 932
output circuit appNtk/c5315_30_0.00187_2362_47.4.blif
time = 424384279 us
--------------- round 31 ---------------
seed = 2213961112
maxLevel = 4
n938 is replaced by zero with estimated error 0.00435
error = 0.00435
area = 2351
delay = 47.4
#gates = 928
output circuit appNtk/c5315_31_0.00435_2351_47.4.blif
time = 435452003 us
--------------- round 32 ---------------
seed = 3609086720
maxLevel = 4
n787 is replaced by n594 with inverter with estimated error 0.00567
error = 0.00567
area = 2346
delay = 47.4
#gates = 927
output circuit appNtk/c5315_32_0.00567_2346_47.4.blif
time = 442987265 us
--------------- round 33 ---------------
seed = 758391597
maxLevel = 4
n794 is replaced by n521 with estimated error 0.00566
error = 0.00566
area = 2343
delay = 47.4
#gates = 926
output circuit appNtk/c5315_33_0.00566_2343_47.4.blif
time = 451138878 us
--------------- round 34 ---------------
seed = 3549308026
maxLevel = 4
n521 is replaced by zero with estimated error 0.00644
error = 0.00644
area = 2336
delay = 47.4
#gates = 923
output circuit appNtk/c5315_34_0.00644_2336_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 459978960 us
--------------- round 35 ---------------
seed = 1042812757
maxLevel = 4
n522 is replaced by zero with estimated error 0.00606
error = 0.00606
area = 2335
delay = 47.4
#gates = 922
output circuit appNtk/c5315_35_0.00606_2335_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 469730965 us
--------------- round 36 ---------------
seed = 1490321115
maxLevel = 4
n558 is replaced by zero with estimated error 0.00671
error = 0.00671
area = 2334
delay = 47.4
#gates = 921
output circuit appNtk/c5315_36_0.00671_2334_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 478659484 us
--------------- round 37 ---------------
seed = 2060937569
maxLevel = 4
n810 is replaced by n555 with estimated error 0.00704
error = 0.00704
area = 2331
delay = 47.4
#gates = 920
output circuit appNtk/c5315_37_0.00704_2331_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 484901204 us
--------------- round 38 ---------------
seed = 4274435292
maxLevel = 4
n555 is replaced by zero with estimated error 0.00857
error = 0.00857
area = 2324
delay = 47.4
#gates = 917
output circuit appNtk/c5315_38_0.00857_2324_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 491126640 us
--------------- round 39 ---------------
seed = 1631260537
maxLevel = 4
n557 is replaced by zero with estimated error 0.00844
error = 0.00844
area = 2323
delay = 47.4
#gates = 916
output circuit appNtk/c5315_39_0.00844_2323_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 499672141 us
--------------- round 40 ---------------
seed = 3675409366
maxLevel = 4
n556 is replaced by zero with estimated error 0.00815
error = 0.00815
area = 2322
delay = 47.4
#gates = 915
output circuit appNtk/c5315_40_0.00815_2322_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 505893162 us
--------------- round 41 ---------------
seed = 1106789159
maxLevel = 4
n1069 is replaced by n648 with estimated error 0.01076
error = 0.01076
area = 2315
delay = 47.4
#gates = 913
output circuit appNtk/c5315_41_0.01076_2315_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 511665432 us
--------------- round 42 ---------------
seed = 73631589
maxLevel = 4
n1079 is replaced by n800 with estimated error 0.01102
error = 0.01102
area = 2313
delay = 47.4
#gates = 912
output circuit appNtk/c5315_42_0.01102_2313_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 517525219 us
--------------- round 43 ---------------
seed = 1337234340
maxLevel = 4
n785 is replaced by n593 with estimated error 0.01118
error = 0.01118
area = 2312
delay = 47.4
#gates = 911
output circuit appNtk/c5315_43_0.01118_2312_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 523440610 us
--------------- round 44 ---------------
seed = 3561287681
maxLevel = 4
n781 is replaced by n593 with estimated error 0.01203
error = 0.01203
area = 2310
delay = 47.4
#gates = 910
output circuit appNtk/c5315_44_0.01203_2310_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 528029714 us
--------------- round 45 ---------------
seed = 1252045056
maxLevel = 4
n776 is replaced by n592 with estimated error 0.01337
error = 0.01337
area = 2306
delay = 47.4
#gates = 909
output circuit appNtk/c5315_45_0.01337_2306_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 532688442 us
--------------- round 46 ---------------
seed = 4221380512
maxLevel = 4
n1178 is replaced by n592 with estimated error 0.01444
error = 0.01444
area = 2304
delay = 47.4
#gates = 908
output circuit appNtk/c5315_46_0.01444_2304_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 537470828 us
--------------- round 47 ---------------
seed = 825141932
maxLevel = 4
n1165 is replaced by one with estimated error 0.01594
error = 0.01594
area = 2302
delay = 47.4
#gates = 907
output circuit appNtk/c5315_47_0.01594_2302_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 542018652 us
--------------- round 48 ---------------
seed = 1897018226
maxLevel = 4
n648 is replaced by n611 with inverter with estimated error 0.01832
error = 0.01832
area = 2299
delay = 47.4
#gates = 907
output circuit appNtk/c5315_48_0.01832_2299_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 546512564 us
--------------- round 49 ---------------
seed = 817824641
maxLevel = 4
n800 is replaced by n611 with estimated error 0.01944
error = 0.01944
area = 2298
delay = 47.4
#gates = 906
output circuit appNtk/c5315_49_0.01944_2298_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 551101681 us
--------------- round 50 ---------------
seed = 319927624
maxLevel = 4
n674 is replaced by n675 with estimated error 0.02572
error = 0.02572
area = 2292
delay = 47.4
#gates = 903
output circuit appNtk/c5315_50_0.02572_2292_47.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 555584267 us
--------------- round 51 ---------------
seed = 2924317483
maxLevel = 4
exceed error bound
