{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1730355071929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1730355071929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 31 14:11:11 2024 " "Processing started: Thu Oct 31 14:11:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1730355071929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1730355071929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP4 -c FPGA_EXP4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP4 -c FPGA_EXP4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1730355071929 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1730355072101 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FPGA_EXP4_fhr.v(28) " "Verilog HDL information at FPGA_EXP4_fhr.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1730355072117 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FPGA_EXP4_fhr.v(114) " "Verilog HDL information at FPGA_EXP4_fhr.v(114): always construct contains both blocking and non-blocking assignments" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 114 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1730355072117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp4_fhr.v 6 6 " "Found 6 design units, including 6 entities, in source file fpga_exp4_fhr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Div50MHz " "Found entity 1: Div50MHz" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730355072117 ""} { "Info" "ISGN_ENTITY_NAME" "2 Counter0to3 " "Found entity 2: Counter0to3" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730355072117 ""} { "Info" "ISGN_ENTITY_NAME" "3 CodeScanner " "Found entity 3: CodeScanner" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730355072117 ""} { "Info" "ISGN_ENTITY_NAME" "4 Reader " "Found entity 4: Reader" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730355072117 ""} { "Info" "ISGN_ENTITY_NAME" "5 Decoder47 " "Found entity 5: Decoder47" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 107 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730355072117 ""} { "Info" "ISGN_ENTITY_NAME" "6 FPGA_EXP4 " "Found entity 6: FPGA_EXP4" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730355072117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730355072117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_exp4_fhr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_exp4_fhr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPGA_EXP4_fhr_tb " "Found entity 1: FPGA_EXP4_fhr_tb" {  } { { "FPGA_EXP4_fhr_tb.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1730355072117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1730355072117 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_EXP4 " "Elaborating entity \"FPGA_EXP4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1730355072133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Div50MHz Div50MHz:U1 " "Elaborating entity \"Div50MHz\" for hierarchy \"Div50MHz:U1\"" {  } { { "FPGA_EXP4_fhr.v" "U1" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730355072133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter0to3 Counter0to3:U2 " "Elaborating entity \"Counter0to3\" for hierarchy \"Counter0to3:U2\"" {  } { { "FPGA_EXP4_fhr.v" "U2" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730355072133 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 FPGA_EXP4_fhr.v(36) " "Verilog HDL assignment warning at FPGA_EXP4_fhr.v(36): truncated value with size 32 to match size of target (2)" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1730355072133 "|FPGA_EXP4|Counter0to3:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CodeScanner CodeScanner:U3 " "Elaborating entity \"CodeScanner\" for hierarchy \"CodeScanner:U3\"" {  } { { "FPGA_EXP4_fhr.v" "U3" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730355072133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reader Reader:U4 " "Elaborating entity \"Reader\" for hierarchy \"Reader:U4\"" {  } { { "FPGA_EXP4_fhr.v" "U4" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730355072133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder47 Decoder47:U5 " "Elaborating entity \"Decoder47\" for hierarchy \"Decoder47:U5\"" {  } { { "FPGA_EXP4_fhr.v" "U5" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1730355072133 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "out7 FPGA_EXP4_fhr.v(134) " "Verilog HDL Always Construct warning at FPGA_EXP4_fhr.v(134): variable \"out7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1730355072133 "|FPGA_EXP4|Decoder47:U5"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out7 FPGA_EXP4_fhr.v(114) " "Verilog HDL Always Construct warning at FPGA_EXP4_fhr.v(114): inferring latch(es) for variable \"out7\", which holds its previous value in one or more paths through the always construct" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 114 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1730355072133 "|FPGA_EXP4|Decoder47:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[0\] FPGA_EXP4_fhr.v(114) " "Inferred latch for \"out7\[0\]\" at FPGA_EXP4_fhr.v(114)" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730355072133 "|FPGA_EXP4|Decoder47:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[1\] FPGA_EXP4_fhr.v(114) " "Inferred latch for \"out7\[1\]\" at FPGA_EXP4_fhr.v(114)" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730355072133 "|FPGA_EXP4|Decoder47:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[2\] FPGA_EXP4_fhr.v(114) " "Inferred latch for \"out7\[2\]\" at FPGA_EXP4_fhr.v(114)" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730355072133 "|FPGA_EXP4|Decoder47:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[3\] FPGA_EXP4_fhr.v(114) " "Inferred latch for \"out7\[3\]\" at FPGA_EXP4_fhr.v(114)" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730355072133 "|FPGA_EXP4|Decoder47:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[4\] FPGA_EXP4_fhr.v(114) " "Inferred latch for \"out7\[4\]\" at FPGA_EXP4_fhr.v(114)" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730355072133 "|FPGA_EXP4|Decoder47:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[5\] FPGA_EXP4_fhr.v(114) " "Inferred latch for \"out7\[5\]\" at FPGA_EXP4_fhr.v(114)" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730355072133 "|FPGA_EXP4|Decoder47:U5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out7\[6\] FPGA_EXP4_fhr.v(114) " "Inferred latch for \"out7\[6\]\" at FPGA_EXP4_fhr.v(114)" {  } { { "FPGA_EXP4_fhr.v" "" { Text "E:/class/FPGA_EXP/FPGA_EXP4/FPGA_EXP4_fhr.v" 114 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1730355072133 "|FPGA_EXP4|Decoder47:U5"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1730355072434 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/class/FPGA_EXP/FPGA_EXP4/output_files/FPGA_EXP4.map.smsg " "Generated suppressed messages file E:/class/FPGA_EXP/FPGA_EXP4/output_files/FPGA_EXP4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1730355072513 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1730355072561 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1730355072561 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1730355072577 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1730355072577 ""} { "Info" "ICUT_CUT_TM_LCELLS" "66 " "Implemented 66 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1730355072577 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1730355072577 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4727 " "Peak virtual memory: 4727 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1730355072608 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 31 14:11:12 2024 " "Processing ended: Thu Oct 31 14:11:12 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1730355072608 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1730355072608 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1730355072608 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1730355072608 ""}
