{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653468637034 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653468637035 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 25 15:50:36 2022 " "Processing started: Wed May 25 15:50:36 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653468637035 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653468637035 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES_128_Core -c AES_128_Core " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES_128_Core -c AES_128_Core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653468637035 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653468637834 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653468637834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xuant/documents/github/aes_128_doan/rtl/aes_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xuant/documents/github/aes_128_doan/rtl/aes_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Sbox " "Found entity 1: AES_Sbox" {  } { { "../../rtl/AES_Sbox.v" "" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_Sbox.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653468662252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653468662252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xuant/documents/github/aes_128_doan/rtl/aes_inv_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xuant/documents/github/aes_128_doan/rtl/aes_inv_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_Inv_Sbox " "Found entity 1: AES_Inv_Sbox" {  } { { "../../rtl/AES_Inv_Sbox.v" "" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_Inv_Sbox.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653468662258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653468662258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xuant/documents/github/aes_128_doan/rtl/aes_128_key_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xuant/documents/github/aes_128_doan/rtl/aes_128_key_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_128_Key_Mem " "Found entity 1: AES_128_Key_Mem" {  } { { "../../rtl/AES_128_Key_Mem.v" "" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_128_Key_Mem.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653468662263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653468662263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xuant/documents/github/aes_128_doan/rtl/aes_128_encipher_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xuant/documents/github/aes_128_doan/rtl/aes_128_encipher_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_128_Encipher_Block " "Found entity 1: AES_128_Encipher_Block" {  } { { "../../rtl/AES_128_Encipher_Block.v" "" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_128_Encipher_Block.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653468662267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653468662267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xuant/documents/github/aes_128_doan/rtl/aes_128_decipher_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xuant/documents/github/aes_128_doan/rtl/aes_128_decipher_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_128_Decipher_Block " "Found entity 1: AES_128_Decipher_Block" {  } { { "../../rtl/AES_128_Decipher_Block.v" "" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_128_Decipher_Block.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653468662271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653468662271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xuant/documents/github/aes_128_doan/rtl/aes_128_core.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xuant/documents/github/aes_128_doan/rtl/aes_128_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_128_Core " "Found entity 1: AES_128_Core" {  } { { "../../rtl/AES_128_Core.v" "" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_128_Core.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653468662274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653468662274 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AES_128_Core " "Elaborating entity \"AES_128_Core\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653468662408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES_128_Encipher_Block AES_128_Encipher_Block:enc_block " "Elaborating entity \"AES_128_Encipher_Block\" for hierarchy \"AES_128_Encipher_Block:enc_block\"" {  } { { "../../rtl/AES_128_Core.v" "enc_block" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_128_Core.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653468662424 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AES_128_Encipher_Block.v(253) " "Verilog HDL Case Statement information at AES_128_Encipher_Block.v(253): all case item expressions in this case statement are onehot" {  } { { "../../rtl/AES_128_Encipher_Block.v" "" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_128_Encipher_Block.v" 253 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1653468662439 "|AES_128_Core|AES_128_Encipher_Block:enc_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES_128_Decipher_Block AES_128_Decipher_Block:dec_block " "Elaborating entity \"AES_128_Decipher_Block\" for hierarchy \"AES_128_Decipher_Block:dec_block\"" {  } { { "../../rtl/AES_128_Core.v" "dec_block" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_128_Core.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653468662444 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "AES_128_Decipher_Block.v(306) " "Verilog HDL Case Statement information at AES_128_Decipher_Block.v(306): all case item expressions in this case statement are onehot" {  } { { "../../rtl/AES_128_Decipher_Block.v" "" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_128_Decipher_Block.v" 306 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1653468662460 "|AES_128_Core|AES_128_Decipher_Block:dec_block"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES_Inv_Sbox AES_128_Decipher_Block:dec_block\|AES_Inv_Sbox:inv_sbox_inst " "Elaborating entity \"AES_Inv_Sbox\" for hierarchy \"AES_128_Decipher_Block:dec_block\|AES_Inv_Sbox:inv_sbox_inst\"" {  } { { "../../rtl/AES_128_Decipher_Block.v" "inv_sbox_inst" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_128_Decipher_Block.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653468662465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES_128_Key_Mem AES_128_Key_Mem:keymem " "Elaborating entity \"AES_128_Key_Mem\" for hierarchy \"AES_128_Key_Mem:keymem\"" {  } { { "../../rtl/AES_128_Core.v" "keymem" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_128_Core.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653468663210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES_Sbox AES_Sbox:sbox_inst " "Elaborating entity \"AES_Sbox\" for hierarchy \"AES_Sbox:sbox_inst\"" {  } { { "../../rtl/AES_128_Core.v" "sbox_inst" { Text "C:/Users/xuant/Documents/GitHub/AES_128_DoAn/rtl/AES_128_Core.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653468664244 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653468679915 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 " "7 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1653468693972 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653468694682 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653468694682 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4350 " "Implemented 4350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "261 " "Implemented 261 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653468695311 ""} { "Info" "ICUT_CUT_TM_OPINS" "130 " "Implemented 130 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653468695311 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3959 " "Implemented 3959 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653468695311 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653468695311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653468695339 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 25 15:51:35 2022 " "Processing ended: Wed May 25 15:51:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653468695339 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653468695339 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:22 " "Total CPU time (on all processors): 00:01:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653468695339 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653468695339 ""}
