

================================================================
== Vivado HLS Report for 'selection_sort'
================================================================
* Date:           Tue Feb 27 17:03:30 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        RTL_selection_sort.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.79|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   73|  361|   74|  362|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1     |   72|  360|  8 ~ 40  |          -|          -|      9|    no    |
        | + Loop 1.1  |    4|   36|         4|          -|          -| 1 ~ 9 |    no    |
        +-------------+-----+-----+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|      46|     78|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|      66|    239|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    119|
|Register         |        -|      -|     117|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     229|    436|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF | LUT |
    +-------------------------+----------------------+---------+-------+----+-----+
    |selection_sort_fcbkb_U1  |selection_sort_fcbkb  |        0|      0|  66|  239|
    +-------------------------+----------------------+---------+-------+----+-----+
    |Total                    |                      |        0|      0|  66|  239|
    +-------------------------+----------------------+---------+-------+----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+----+----+------------+------------+
    |i_fu_127_p2          |     +    |      0|  17|   9|           4|           1|
    |j_2_fu_133_p2        |     +    |      0|  29|  13|           8|           1|
    |tmp_8_fu_232_p2      |    and   |      0|   0|   2|           1|           1|
    |tmp_s_fu_238_p2      |    and   |      0|   0|   2|           1|           1|
    |exitcond1_fu_121_p2  |   icmp   |      0|   0|   2|           4|           4|
    |exitcond_fu_139_p2   |   icmp   |      0|   0|   4|           8|           4|
    |notlhs2_fu_212_p2    |   icmp   |      0|   0|   4|           8|           2|
    |notlhs_fu_200_p2     |   icmp   |      0|   0|   4|           8|           2|
    |notrhs3_fu_218_p2    |   icmp   |      0|   0|  13|          23|           1|
    |notrhs_fu_206_p2     |   icmp   |      0|   0|  13|          23|           1|
    |tmp_6_fu_224_p2      |    or    |      0|   0|   2|           1|           1|
    |tmp_7_fu_228_p2      |    or    |      0|   0|   2|           1|           1|
    |j_fu_243_p3          |  select  |      0|   0|   8|           1|           8|
    +---------------------+----------+-------+----+----+------------+------------+
    |Total                |          |      0|  46|  78|          91|          28|
    +---------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  50|          9|    1|          9|
    |arr_address0           |  21|          4|    4|         16|
    |arr_address1           |  21|          4|    4|         16|
    |index_1_assign_reg_88  |   9|          2|    8|         16|
    |j_0_in_reg_98          |   9|          2|    8|         16|
    |min_idx_reg_76         |   9|          2|    4|          8|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 119|         23|   29|         81|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   8|   0|    8|          0|
    |arr_addr_1_reg_283     |   4|   0|    4|          0|
    |arr_addr_3_reg_288     |   4|   0|    4|          0|
    |arr_load_1_reg_293     |  32|   0|   32|          0|
    |i_reg_259              |   4|   0|    4|          0|
    |index_1_assign_reg_88  |   8|   0|    8|          0|
    |j_0_in_reg_98          |   8|   0|    8|          0|
    |j_2_reg_264            |   8|   0|    8|          0|
    |min_idx_reg_76         |   4|   0|    4|          0|
    |notlhs2_reg_309        |   1|   0|    1|          0|
    |notlhs_reg_299         |   1|   0|    1|          0|
    |notrhs3_reg_314        |   1|   0|    1|          0|
    |notrhs_reg_304         |   1|   0|    1|          0|
    |reg_111                |  32|   0|   32|          0|
    |tmp_9_reg_319          |   1|   0|    1|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 117|   0|  117|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+----------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+--------------+-----+-----+------------+----------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs | selection_sort | return value |
|ap_rst        |  in |    1| ap_ctrl_hs | selection_sort | return value |
|ap_start      |  in |    1| ap_ctrl_hs | selection_sort | return value |
|ap_done       | out |    1| ap_ctrl_hs | selection_sort | return value |
|ap_idle       | out |    1| ap_ctrl_hs | selection_sort | return value |
|ap_ready      | out |    1| ap_ctrl_hs | selection_sort | return value |
|arr_address0  | out |    4|  ap_memory |       arr      |     array    |
|arr_ce0       | out |    1|  ap_memory |       arr      |     array    |
|arr_we0       | out |    1|  ap_memory |       arr      |     array    |
|arr_d0        | out |   32|  ap_memory |       arr      |     array    |
|arr_q0        |  in |   32|  ap_memory |       arr      |     array    |
|arr_address1  | out |    4|  ap_memory |       arr      |     array    |
|arr_ce1       | out |    1|  ap_memory |       arr      |     array    |
|arr_we1       | out |    1|  ap_memory |       arr      |     array    |
|arr_d1        | out |   32|  ap_memory |       arr      |     array    |
|arr_q1        |  in |   32|  ap_memory |       arr      |     array    |
+--------------+-----+-----+------------+----------------+--------------+

