<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>InPlay API: F:/work/src/f0-release/ble50/__tmp/in-dev/inc/hal/hal_spi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(initResizable);
/* @license-end */</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">InPlay API
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('hal__spi_8h_source.html','');});
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hal_spi.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#ifndef HAL_SPI_H</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#define HAL_SPI_H</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;in_mmap.h&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;in_compile.h&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> * Defines</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> ****************************************************************************************</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#define SPI_REG_CTRL0_OFS       0x00000000UL</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define SPI_REG_CTRL1_OFS       0x00000004UL</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define SPI_REG_SSIEN_OFS       0x00000008UL</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define SPI_REG_SE_OFS              0x00000010UL</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define SPI_REG_BAUD_OFS        0x00000014UL</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define SPI_REG_TXFTL_OFS       0x00000018UL</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define SPI_REG_RXFTL_OFS       0x0000001CUL</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define SPI_REG_TXFL_OFS            0x00000020UL</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define SPI_REG_RXFL_OFS        0x00000024UL</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define SPI_REG_SR_OFS          0x00000028UL</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define SPI_REG_IMR_OFS         0x0000002CUL</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define SPI_REG_ISR_OFS         0x00000030UL</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define SPI_REG_RISR_OFS            0x00000034UL</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define SPI_REG_TXOIC_OFS       0x00000038UL</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define SPI_REG_RXOIC_OFS       0x0000003CUL</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define SPI_REG_RXUIC_OFS       0x00000040UL</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define SPI_REG_ICR_OFS         0x00000048UL</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define SPI_REG_ICR_OFS         0x00000048UL</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#define SPI_REG_DMACR_OFS       0x0000004CUL</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define SPI_REG_DMATDL_OFS  0x00000050UL</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define SPI_REG_DMARDL_OFS  0x00000054UL</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define SPI_REG_DR_OFS          0x00000060UL</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define SPI_REG_RX_SAMPLE_DLY   0x000000F0UL</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define SPI_REG_DUAL_QUAD_CTRL_OFS  0x000000F4UL</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SPI_CTL0_DFS_16 0x0000000FUL</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SPI_CTL0_SCPH       0x00000040UL</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SPI_CTL0_SCPOL  0x00000080UL</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SPI_CTL0_TMOD       0x00000300UL</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define SPI_CTL0_DFS            0x001F0000UL</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define SPI_CTL0_FRF            0x00600000UL</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define SPI_CTL1_NDF            0x0000FFFFUL</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define SPI_SE_EN               0x0000000FUL        </span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define SPI_BAUD_SCKDV  0x0000FFFFUL</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define SPI_TXFTL_TFT       0x0000000FUL</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SPI_RXFTL_RFT       0x0000000FUL</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define SPI_TXFL_TXTFL      0x0000000FUL</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define SPI_RXFL_RXTFL  0x0000000FUL</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define SPI_SR_BUSY         0x00000001UL</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define  SPI_SR_TFNF            0x00000002UL</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define  SPI_SR_TFE             0x00000004UL</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define  SPI_SR_RFNE            0x00000008UL</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define  SPI_SR_RFF         0x00000010UL</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define  SPI_SR_TXE         0x00000020UL</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define  SPI_SR_DCOL            0x00000040UL        </span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="preprocessor">#define SPI_IT_TXE              0x00000001UL</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define SPI_IT_TXO              0x00000002UL</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define SPI_IT_RXU              0x00000004UL</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define SPI_IT_RXO              0x00000008UL</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define SPI_IT_RXF              0x00000010UL</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define SPI_IT_MSTIM            0x00000020UL</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define SPI_IT_ALL              (SPI_IT_TXE|SPI_IT_TXO|SPI_IT_RXU|SPI_IT_RXO|SPI_IT_RXF|SPI_IT_MSTIM)</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define SPI_DUAL_QUAD_TRANS_TYPE            0x00000003UL</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define SPI_DUAL_QUAD_ADDR_LEN              0x0000003CUL</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="preprocessor">#define SPI_DUAL_QUAD_INS_LEN               0x00000300UL</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define SPI_DUAL_QUAD_WAIT_CYCLES       0x00007800UL </span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"> * Enumeratios</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment"> ****************************************************************************************</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#gab8662401ed15b6f5702950647dd774e2">  106</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group___h_a_l___s_p_i.html#gab8662401ed15b6f5702950647dd774e2">spi_id</a> {</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#ggab8662401ed15b6f5702950647dd774e2a73ea0e1ba419ed3296773558f1b66ea8">  108</a></span>&#160;    <a class="code" href="group___h_a_l___s_p_i.html#ggab8662401ed15b6f5702950647dd774e2a73ea0e1ba419ed3296773558f1b66ea8">MSPI_ID</a>,</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#ggab8662401ed15b6f5702950647dd774e2a53c5ea397a943fcdd46cecb64617f6b8">  110</a></span>&#160;    <a class="code" href="group___h_a_l___s_p_i.html#ggab8662401ed15b6f5702950647dd774e2a53c5ea397a943fcdd46cecb64617f6b8">SSPI0_ID</a>,</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#ggab8662401ed15b6f5702950647dd774e2a677c15f9f9a4d49760d735ecf901c625">  112</a></span>&#160;    <a class="code" href="group___h_a_l___s_p_i.html#ggab8662401ed15b6f5702950647dd774e2a677c15f9f9a4d49760d735ecf901c625">SSPI1_ID</a>,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;};</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#ga27ed7a75d5d3def730827bf79a96424b">  116</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group___h_a_l___s_p_i.html#ga27ed7a75d5d3def730827bf79a96424b">spi_fmt</a> {</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#gga27ed7a75d5d3def730827bf79a96424ba83823c4e17ea1dd1ed689249030513fa">  118</a></span>&#160;    <a class="code" href="group___h_a_l___s_p_i.html#gga27ed7a75d5d3def730827bf79a96424ba83823c4e17ea1dd1ed689249030513fa">SPI_STD_FMT</a>,</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#gga27ed7a75d5d3def730827bf79a96424babe22e1577d2b0344604cc7fd62e63bc7">  120</a></span>&#160;    <a class="code" href="group___h_a_l___s_p_i.html#gga27ed7a75d5d3def730827bf79a96424babe22e1577d2b0344604cc7fd62e63bc7">SPI_DUAL_FMT</a>,</div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#gga27ed7a75d5d3def730827bf79a96424bae37c1ca66e8f770f9179e70cb84be183">  122</a></span>&#160;    <a class="code" href="group___h_a_l___s_p_i.html#gga27ed7a75d5d3def730827bf79a96424bae37c1ca66e8f770f9179e70cb84be183">SPI_QUAD_FMT</a>,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;};</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#gae6513c5c3389afe1c7aa12dedc75653e">  126</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group___h_a_l___s_p_i.html#gae6513c5c3389afe1c7aa12dedc75653e">spi_tmod</a> {</div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#ggae6513c5c3389afe1c7aa12dedc75653eabddf3ee3854f4bced120e3f5e5e0f9f2">  128</a></span>&#160;    <a class="code" href="group___h_a_l___s_p_i.html#ggae6513c5c3389afe1c7aa12dedc75653eabddf3ee3854f4bced120e3f5e5e0f9f2">SPI_TMOD_TX_AND_RX</a>,     </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#ggae6513c5c3389afe1c7aa12dedc75653ea760e43c5f6bc804cb5940cf113b5c6ee">  130</a></span>&#160;    <a class="code" href="group___h_a_l___s_p_i.html#ggae6513c5c3389afe1c7aa12dedc75653ea760e43c5f6bc804cb5940cf113b5c6ee">SPI_TMOD_TX_ONLY</a>,</div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#ggae6513c5c3389afe1c7aa12dedc75653ea2d9ec2db5989585fc44a7506489615e9">  132</a></span>&#160;    <a class="code" href="group___h_a_l___s_p_i.html#ggae6513c5c3389afe1c7aa12dedc75653ea2d9ec2db5989585fc44a7506489615e9">SPI_TMOD_RX_ONLY</a>,</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#ggae6513c5c3389afe1c7aa12dedc75653eaf0711e7f4b65198f25d909726b8c4577">  134</a></span>&#160;    <a class="code" href="group___h_a_l___s_p_i.html#ggae6513c5c3389afe1c7aa12dedc75653eaf0711e7f4b65198f25d909726b8c4577">SPI_TMOD_EEPROM_READ</a>,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    SPI_TMOD_MAX,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;};</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#gaccc684e45dc033c88af301fb218850a8">  140</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group___h_a_l___s_p_i.html#gaccc684e45dc033c88af301fb218850a8">spi_dfs_bit</a> {</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    SPI_DFS_4_BITS = 0x3,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    SPI_DFS_5_BITS, </div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    SPI_DFS_6_BITS,</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    SPI_DFS_7_BITS,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    SPI_DFS_8_BITS,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    SPI_DFS_9_BITS,</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    SPI_DFS_10_BITS,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    SPI_DFS_11_BITS,</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    SPI_DFS_12_BITS,</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    SPI_DFS_13_BITS,</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    SPI_DFS_14_BITS,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    SPI_DFS_15_BITS,</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    SPI_DFS_16_BITS,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;    SPI_DFS_17_BITS,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    SPI_DFS_18_BITS,</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    SPI_DFS_19_BITS,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    SPI_DFS_20_BITS,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    SPI_DFS_21_BITS,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    SPI_DFS_22_BITS,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    SPI_DFS_23_BITS,</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;    SPI_DFS_24_BITS,</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    SPI_DFS_25_BITS,</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;    SPI_DFS_26_BITS,</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    SPI_DFS_27_BITS,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    SPI_DFS_28_BITS,</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    SPI_DFS_29_BITS,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;    SPI_DFS_30_BITS,</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    SPI_DFS_31_BITS,</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    SPI_DFS_32_BITS,</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    SPI_DFS_MAX,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;};</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#ga15319111e661191d82defc0a867dbba3">  174</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group___h_a_l___s_p_i.html#ga15319111e661191d82defc0a867dbba3">spi_err</a> {</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    SPI_ERR_OK = 0,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    SPI_ERR_INVALID_PARAM = -1,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    SPI_ERR_INVALID_OPER = -2,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    SPI_ERR_TX_OV = -3,</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    SPI_ERR_RX_OV = -4,</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    SPI_ERR_RX_UN = -5,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;    SPI_ERR_DMA_NOT_AVAIL = -6,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    SPI_ERR_DMA_ERROR = -7,</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    SPI_ERR_RESET = -8,</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    SPI_ERR_ALIGN = -9,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    SPI_ERR_TMO = -10,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    SPI_ERR_TMR_NOT_AVAIL = -11,</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    SPI_ERR_TERMINATE_EARLY = -12,</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    SPI_ERR_INVALID_STATE = -13,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;} ;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#ga71988a616b32126cd2639005f1a9e579">  192</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group___h_a_l___s_p_i.html#ga71988a616b32126cd2639005f1a9e579">spi_dir</a> {</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    SPI_DIR_RX = 1,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    SPI_DIR_TX,</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;};</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#gad3b11bb49a290b1398924813b20df59c">  198</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group___h_a_l___s_p_i.html#gad3b11bb49a290b1398924813b20df59c">spi_mstr_cs</a> {</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    SPI_CS_0    = 0x1,</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    SPI_CS_1    = 0x2,</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    SPI_CS_2    = 0x4,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;    SPI_CS_3    = 0x8,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;};</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#gaff84c0bc8f8eba94943af44c67282191">  206</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group___h_a_l___s_p_i.html#gaff84c0bc8f8eba94943af44c67282191">qspi_cmd_width</a> {</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;    QSPI_CMD_WIDTH_0BITS,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    QSPI_CMD_WIDTH_4BITS,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    QSPI_CMD_WIDTH_8BITS,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;    QSPI_CMD_WIDTH_16BITS,</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;};</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#ga35cc3213327c2c278c338d795da5a025">  214</a></span>&#160;<span class="keyword">enum</span>  <a class="code" href="group___h_a_l___s_p_i.html#ga35cc3213327c2c278c338d795da5a025">qspi_addr_width</a> {</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    QSPI_ADDR_WIDTH_0BITS,</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    QSPI_DDR_WIDTH_4BITS,</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    QSPI_ADDR_WIDTH_8BITS,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    QSPI_ADDR_WIDTH_12BITS,</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    QSPI_ADDR_WIDTH_16BITS,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    QSPI_ADDR_WIDTH_20BITS,</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    QSPI_ADDR_WIDTH_24BITS,</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    QSPI_ADDR_WIDTH_28BITS,</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    QSPI_ADDR_WIDTH_32BITS,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;    QSPI_ADDR_WIDTH_36BITS,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    QSPI_ADDR_WIDTH_40BITS,</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    QSPI_ADDR_WIDTH_44BITS,</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    QSPI_ADDR_WIDTH_48BITS,</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    QSPI_ADDR_WIDTH_52BITS,</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    QSPI_ADDR_WIDTH_56BITS,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;    QSPI_ADDR_WIDTH_60BITS,</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;};</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___h_a_l___s_p_i.html#ga4f4b6262ab656bde8034d503c1cad17d">  234</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="group___h_a_l___s_p_i.html#ga4f4b6262ab656bde8034d503c1cad17d">qspi_ttype</a> {</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    QSPI_TT_CMD_STD_ADDR_STD,       </div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    QSPI_TT_CMD_STD_ADDR_QUAD,</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    QSPI_TT_CMD_ADDR_QUAD,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;};</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> * Interface Data Structure</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> ****************************************************************************************</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keywordtype">int</span> phase;          </div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordtype">int</span> polarity;       </div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <span class="keywordtype">int</span> dfs;            </div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;    <span class="keywordtype">int</span> cs;             </div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordtype">int</span> speed;          </div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordtype">int</span> <a class="code" href="group___h_a_l___t_r_i_g.html#ga4eed4d2bd9893ba3d5468fbf4a0ac3e1">trig_queue</a>;     </div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    </div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordtype">int</span> intr_prio;      </div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordtype">void</span> *arg;          </div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    void (*callback)(<span class="keywordtype">void</span> *arg, <span class="keywordtype">int</span> status, uint16_t size); </div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;} spi_config_t;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment"> * Register Data Structure</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment"> ****************************************************************************************</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;        uint32_t reserve1:4;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;        uint32_t frf:2;</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;        uint32_t scph:1;</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;        uint32_t scpol:1;</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;        uint32_t tmod:2;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;        uint32_t slv_oe:1;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        uint32_t reserve2:5;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;        uint32_t dfs_32:5;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;        uint32_t spi_frf:2;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    } u; </div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    uint32_t reg;</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;} spi_ctl_t;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span>{</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keyword">struct </span>{</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;        uint32_t trans_type:2;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;        uint32_t addr_l:4;</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        uint32_t reserve1:2;</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;        uint32_t inst_l:2;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        uint32_t reserve2:1;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;        uint32_t wait_cycles:4;</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    } u; </div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    uint32_t reg;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;} spi_dual_quad_t;</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment"> * Inline Functions</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> ****************************************************************************************</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_ctl0_set(uint32_t spi_base, uint32_t value)</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;{</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    WR_WORD((spi_base + SPI_REG_CTRL0_OFS), value);</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;}</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="keyword">static</span> INLINE uint32_t spi_ctl0_get(uint32_t spi_base)</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;{</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="keywordflow">return</span> RD_WORD(spi_base + SPI_REG_CTRL0_OFS);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;}</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_phase_0(uint32_t spi_base)</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;{</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    WR_WORD((spi_base + SPI_REG_CTRL0_OFS), (RD_WORD(spi_base + SPI_REG_CTRL0_OFS)&amp;~SPI_CTL0_SCPH));</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;}</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_phase_1(uint32_t spi_base)</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;{</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    WR_WORD((spi_base + SPI_REG_CTRL0_OFS), (RD_WORD(spi_base + SPI_REG_CTRL0_OFS)|SPI_CTL0_SCPH));</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;}</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_polarity_0(uint32_t spi_base)</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;{</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;    WR_WORD((spi_base + SPI_REG_CTRL0_OFS), (RD_WORD(spi_base + SPI_REG_CTRL0_OFS)&amp;~SPI_CTL0_SCPOL));</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;}</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_polarity_1(uint32_t spi_base)</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;{</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    WR_WORD((spi_base + SPI_REG_CTRL0_OFS), (RD_WORD(spi_base + SPI_REG_CTRL0_OFS)|SPI_CTL0_SCPOL));</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;}</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_a_l___s_p_i.html#gae6513c5c3389afe1c7aa12dedc75653e">spi_tmod</a>(uint32_t spi_base, <span class="keywordtype">int</span> tmod)</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;{</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    WR_WORD((spi_base + SPI_REG_CTRL0_OFS), ((RD_WORD(spi_base + SPI_REG_CTRL0_OFS) &amp; ~SPI_CTL0_TMOD)|((tmod &lt;&lt; 8))));</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;}</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_dfs(uint32_t spi_base, <span class="keywordtype">int</span> len)</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;{</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    WR_WORD((spi_base + SPI_REG_CTRL0_OFS), ((RD_WORD(spi_base + SPI_REG_CTRL0_OFS) &amp; ~SPI_CTL0_DFS)|(((len) &amp; 0x1F) &lt;&lt; 16)));</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;}</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_frf(uint32_t spi_base, <span class="keywordtype">int</span> fmt)</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;{</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    WR_WORD((spi_base + SPI_REG_CTRL0_OFS), (RD_WORD(spi_base + SPI_REG_CTRL0_OFS) &amp; ~SPI_CTL0_FRF)|((fmt &amp; 0x3) &lt;&lt; 21));</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;}</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_ndf(uint32_t spi_base, <span class="keywordtype">int</span> ndf)</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;{</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    WR_WORD((spi_base + SPI_REG_CTRL1_OFS), (ndf &amp; 0xFFFF));</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;}</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_enable(uint32_t spi_base)</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;{</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    WR_WORD((spi_base + SPI_REG_SSIEN_OFS), 1);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;}</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_disable(uint32_t spi_base)</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;{</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    WR_WORD((spi_base + SPI_REG_SSIEN_OFS), 0);</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;}</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_ser_en(uint32_t spi_base, <span class="keywordtype">int</span> bit)</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;{</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;    WR_WORD((spi_base + SPI_REG_SE_OFS), (RD_WORD(spi_base + SPI_REG_SE_OFS)|(1 &lt;&lt; bit)));</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;}</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_ser_dis(uint32_t spi_base, <span class="keywordtype">int</span> bit)</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;{</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    WR_WORD((spi_base + SPI_REG_SE_OFS), (RD_WORD(spi_base + SPI_REG_SE_OFS)&amp;~(1 &lt;&lt; bit)));</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;}</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="preprocessor">#if CFG_FPGA</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_fpga_cs(<span class="keywordtype">int</span> ss, <span class="keywordtype">int</span> low)</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;{</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    uint32_t reg = RD_WORD(FPGA_SPI_FLASH_CTRL);</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;    <span class="keywordflow">if</span> (((reg &gt;&gt; 8) &amp; 0xF) != 1) {</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;        reg |= (1 &lt;&lt; 8);</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;    }</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="keywordflow">if</span> (low) {</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;        reg &amp;= ~(1&lt;&lt;((ss &amp; 0xF) + 4));  </div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;        reg |= (1&lt;&lt;((ss &amp; 0xF) + 4));</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    }</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    WR_WORD(FPGA_SPI_FLASH_CTRL, reg);</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;}</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_baud_rate(uint32_t spi_base, uint16_t div)</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;{</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    WR_WORD((spi_base + SPI_REG_BAUD_OFS), div);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;}</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_txftl(uint32_t spi_base, uint8_t tl)</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;{</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    WR_WORD((spi_base + SPI_REG_TXFTL_OFS), tl);</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;}</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="keyword">static</span> FORCEINLINE <span class="keywordtype">void</span> spi_rxftl(uint32_t spi_base, uint8_t tl)</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;{</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    WR_WORD((spi_base + SPI_REG_RXFTL_OFS), tl);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;}</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="keyword">static</span> FORCEINLINE uint8_t spi_txfl(uint32_t spi_base)</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;{</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <span class="keywordflow">return</span> (RD_WORD(spi_base + SPI_REG_TXFL_OFS));</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;}</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="keyword">static</span> FORCEINLINE uint8_t spi_rxfl(uint32_t spi_base)</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;{</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="keywordflow">return</span> (RD_WORD(spi_base + SPI_REG_RXFL_OFS));</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;}</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;<span class="keyword">static</span> FORCEINLINE uint32_t spi_sr(uint32_t spi_base)</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;{</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="keywordflow">return</span> (RD_WORD(spi_base + SPI_REG_SR_OFS));</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;}</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="keyword">static</span> FORCEINLINE <span class="keywordtype">void</span> spi_intr_mask(uint32_t spi_base, uint32_t mask)</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;{</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    WR_WORD((spi_base + SPI_REG_IMR_OFS), (RD_WORD(spi_base + SPI_REG_IMR_OFS) &amp; ~mask));</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;}</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_intr_unmask(uint32_t spi_base, uint32_t mask)</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;{</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    WR_WORD((spi_base + SPI_REG_IMR_OFS), (RD_WORD(spi_base + SPI_REG_IMR_OFS)|mask));</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;}</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="keyword">static</span> INLINE uint32_t spi_intr_status(uint32_t spi_base)</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;{</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <span class="keywordflow">return</span> RD_WORD(spi_base + SPI_REG_ISR_OFS);</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;}</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="keyword">static</span> INLINE uint32_t spi_intr_raw_status(uint32_t spi_base)</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;{</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;    <span class="keywordflow">return</span> RD_WORD(spi_base + SPI_REG_RISR_OFS);</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;}</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;<span class="keyword">static</span> INLINE uint32_t spi_intr_txo_clr(uint32_t spi_base)</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;{</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <span class="keywordflow">return</span> RD_WORD(spi_base + SPI_REG_TXOIC_OFS);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;}</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="keyword">static</span> INLINE uint32_t spi_intr_rxo_clr(uint32_t spi_base)</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;{</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;    <span class="keywordflow">return</span> RD_WORD(spi_base + SPI_REG_RXOIC_OFS);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;}</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="keyword">static</span> INLINE uint32_t spi_intr_rxu_clr(uint32_t spi_base)</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;{</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keywordflow">return</span> RD_WORD(spi_base + SPI_REG_RXUIC_OFS);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;}</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="keyword">static</span> INLINE uint32_t spi_intr_clr(uint32_t spi_base)</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;{</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;    <span class="keywordflow">return</span> RD_WORD(spi_base + SPI_REG_ICR_OFS);</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;}</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_txdma_enable(uint32_t spi_base)</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;{</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    WR_WORD(spi_base + SPI_REG_DMACR_OFS, (RD_WORD(spi_base + SPI_REG_DMACR_OFS)|(1 &lt;&lt; 1)));</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;}</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_txdma_disable(uint32_t spi_base)</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;{</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    WR_WORD(spi_base + SPI_REG_DMACR_OFS, (RD_WORD(spi_base + SPI_REG_DMACR_OFS)&amp;~(1 &lt;&lt; 1)));</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;}</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_txdma_req_level(uint32_t spi_base, <span class="keywordtype">int</span> level)</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;{</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    WR_WORD(spi_base + SPI_REG_DMATDL_OFS, (level &amp; 0xFF));</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;}</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_rxdma_enable(uint32_t spi_base)</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;{</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;    WR_WORD(spi_base + SPI_REG_DMACR_OFS, (RD_WORD(spi_base + SPI_REG_DMACR_OFS)|(1 &lt;&lt; 0)));</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;}</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_rxdma_disable(uint32_t spi_base)</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;{</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    WR_WORD(spi_base + SPI_REG_DMACR_OFS, (RD_WORD(spi_base + SPI_REG_DMACR_OFS) &amp; ~(1 &lt;&lt; 0)));</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;}</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_rxdma_req_level(uint32_t spi_base, <span class="keywordtype">int</span> level)</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;{</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;    WR_WORD(spi_base + SPI_REG_DMARDL_OFS, ((level-1) &amp; 0xFF));</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;}</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="keyword">static</span> FORCEINLINE <span class="keywordtype">void</span> spi_dr_write(uint32_t spi_base, uint32_t data)</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;{</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    WR_WORD((spi_base + SPI_REG_DR_OFS), data);</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;}</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="keyword">static</span> FORCEINLINE uint32_t spi_dr_read(uint32_t spi_base)</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;{</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;    <span class="keywordflow">return</span> RD_WORD(spi_base + SPI_REG_DR_OFS);</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;}</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_rx_samp_dly(uint32_t spi_base, uint8_t delay)</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;{</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    WR_WORD((spi_base + SPI_REG_RX_SAMPLE_DLY), delay);</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;}</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="keyword">static</span> INLINE uint32_t spi_qspi_ctl_get(uint32_t spi_base)</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;{</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;    <span class="keywordflow">return</span> RD_WORD(spi_base + SPI_REG_DUAL_QUAD_CTRL_OFS);</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;}</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_qspi_ctl_set(uint32_t spi_base, uint32_t value)</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;{</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    WR_WORD(spi_base + SPI_REG_DUAL_QUAD_CTRL_OFS, value);</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;}</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> qspi_wait_cycle(uint32_t spi_base, <span class="keywordtype">int</span> wc)</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;{</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    WR_WORD((spi_base + SPI_REG_DUAL_QUAD_CTRL_OFS), ((RD_WORD(spi_base + SPI_REG_DUAL_QUAD_CTRL_OFS) &amp; ~SPI_DUAL_QUAD_WAIT_CYCLES) | ((wc&amp;0xF) &lt;&lt; 11)));</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;}</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_a_l___s_p_i.html#gaff84c0bc8f8eba94943af44c67282191">qspi_cmd_width</a>(uint32_t spi_base, <span class="keywordtype">int</span> ins_len)</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;{</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    WR_WORD((spi_base + SPI_REG_DUAL_QUAD_CTRL_OFS), ((RD_WORD(spi_base + SPI_REG_DUAL_QUAD_CTRL_OFS) &amp; ~SPI_DUAL_QUAD_INS_LEN)|((ins_len&amp;0x3) &lt;&lt; 8)));</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;}</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> <a class="code" href="group___h_a_l___s_p_i.html#ga35cc3213327c2c278c338d795da5a025">qspi_addr_width</a>(uint32_t spi_base, <span class="keywordtype">int</span> adr_len)</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;{</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    WR_WORD((spi_base + SPI_REG_DUAL_QUAD_CTRL_OFS), ((RD_WORD(spi_base + SPI_REG_DUAL_QUAD_CTRL_OFS) &amp; ~SPI_DUAL_QUAD_ADDR_LEN)|((adr_len&amp;0xF) &lt;&lt; 2)));</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;}</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> qspi_trans_type(uint32_t spi_base, <span class="keywordtype">int</span> tt)</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;{</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    WR_WORD((spi_base + SPI_REG_DUAL_QUAD_CTRL_OFS), ((RD_WORD(spi_base + SPI_REG_DUAL_QUAD_CTRL_OFS) &amp; ~SPI_DUAL_QUAD_TRANS_TYPE) &amp; (tt&amp;0x3) ));</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;}</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> qspi_single_wire_mode(<span class="keywordtype">int</span> single)</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;{</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">#if CFG_FPGA</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;    <span class="keywordflow">if</span> (single)</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;        WR_WORD(FPGA_REG_FPGA_SPI_M0_CTRL, 1);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;        WR_WORD(FPGA_REG_FPGA_SPI_M0_CTRL, 0);</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;}</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> qspi_xip_enable(<span class="keywordtype">int</span> addr_width, <span class="keywordtype">int</span> wait_cycle, <span class="keywordtype">int</span> tran_type)</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;{</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    WR_WORD(SPIFLASH_REG_SPIFLASH_MISC_CTRL, SPIFLASH_REG_SPIFLASH_MISC_CTRL_CTL_SPI_APB_MUX_SEL |</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;                            SPIFLASH_REG_SPIFLASH_MISC_CTRL_CTL_SPI_FLASH_ENDIAN_PRDATA_SWAP | </div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                            ((addr_width &amp; SPIFLASH_REG_SPIFLASH_MISC_CTRL_CTL_SPI_FLASH_ADDR_LENGTH_MASK) &lt;&lt; SPIFLASH_REG_SPIFLASH_MISC_CTRL_CTL_SPI_FLASH_ADDR_LENGTH_SHIFT) |</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                            ((wait_cycle &amp; SPIFLASH_REG_SPIFLASH_MISC_CTRL_CTL_SPI_WAIT_CYCLE_MASK) &lt;&lt; SPIFLASH_REG_SPIFLASH_MISC_CTRL_CTL_SPI_WAIT_CYCLE_SHIFT) |</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;                            ((tran_type &amp; SPIFLASH_REG_SPIFLASH_MISC_CTRL_CTL_SPI_TRANS_TYPE_MASK) &lt;&lt; SPIFLASH_REG_SPIFLASH_MISC_CTRL_CTL_SPI_TRANS_TYPE_SHIFT) |</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;                            SPIFLASH_REG_SPIFLASH_MISC_CTRL_CTL_SPI_FLASH_ADDR_SRC);    </div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;}</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> qspi_xip_disable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;{</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    WR_WORD(SPIFLASH_REG_SPIFLASH_MISC_CTRL, SPIFLASH_REG_SPIFLASH_MISC_CTRL_DEFAULT);</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;}</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> qspi_xip_ins(uint32_t ins)</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;{</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    WR_WORD(SPIFLASH_REG_SPIFLASH_INSTRUCTION, ins);</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;}</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> qspi_xip_ssn(<span class="keywordtype">int</span> ssn)</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;{</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    WR_WORD(SPIFLASH_REG_SPIFLASH_SLV_SEL, (ssn &amp; SPIFLASH_REG_SPIFLASH_SLV_SEL_CTL_SPI_FLASH_SLAVE_SEL_MASK)); </div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;}</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> qspi_addr_set_offset(uint32_t offset)</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;{</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    WR_WORD(SPIFLASH_REG_SPIFLASH_ADDR_OFFSET, offset);</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;}</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="keyword">static</span> INLINE uint32_t qspi_addr_get_offset(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;{</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">return</span> RD_WORD(SPIFLASH_REG_SPIFLASH_ADDR_OFFSET);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;}</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_flash_icache_dec_en(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;{</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    WR_WORD(SPIFLASH_REG_ICACHE_DEC_MISC_CTRL, 1);</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;}</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_flash_icache_dec_dis(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;{</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;    WR_WORD(SPIFLASH_REG_ICACHE_DEC_MISC_CTRL, 0);</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;}</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">int</span> spi_reset_mstr_get(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;{</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="keywordflow">return</span> ((RD_WORD(GLOBAL_REG_RESET_CTRL_1) &amp; GLOBAL_REG_RESET_CTRL_1_CTL_RESET_1_D0_CPU_SSI_MASTER1_SSI_RSTN_REG) ? 1 : 0);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;}</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_reset_mstr_set_0(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;{</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    WR_WORD(GLOBAL_REG_RESET_CTRL_1, (RD_WORD(GLOBAL_REG_RESET_CTRL_1) &amp; ~GLOBAL_REG_RESET_CTRL_1_CTL_RESET_1_D0_CPU_SSI_MASTER1_SSI_RSTN_REG));</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;}</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_reset_mstr_set_1(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;{</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    WR_WORD(GLOBAL_REG_RESET_CTRL_1, (RD_WORD(GLOBAL_REG_RESET_CTRL_1) | GLOBAL_REG_RESET_CTRL_1_CTL_RESET_1_D0_CPU_SSI_MASTER1_SSI_RSTN_REG));</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;}</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">int</span> spi_reset_slv0_get(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;{</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;    <span class="keywordflow">return</span> ((RD_WORD(GLOBAL_REG_RESET_CTRL_1) &amp; GLOBAL_REG_RESET_CTRL_1_CTL_RESET_1_D0_CPU_SSI_SLAVE0_SSI_RSTN_REG) ? 1 : 0);</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;}</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_reset_slv0_set_0(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;{</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    WR_WORD(GLOBAL_REG_RESET_CTRL_1, (RD_WORD(GLOBAL_REG_RESET_CTRL_1) &amp; ~GLOBAL_REG_RESET_CTRL_1_CTL_RESET_1_D0_CPU_SSI_SLAVE0_SSI_RSTN_REG));</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;}</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_reset_slv0_set_1(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;{</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    WR_WORD(GLOBAL_REG_RESET_CTRL_1, (RD_WORD(GLOBAL_REG_RESET_CTRL_1) | GLOBAL_REG_RESET_CTRL_1_CTL_RESET_1_D0_CPU_SSI_SLAVE0_SSI_RSTN_REG));</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;}</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">int</span> spi_reset_slv1_get(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;{</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="keywordflow">return</span> ((RD_WORD(GLOBAL_REG_RESET_CTRL_1) &amp; GLOBAL_REG_RESET_CTRL_1_CTL_RESET_1_D0_CPU_SSI_SLAVE1_SSI_RSTN_REG) ? 1 : 0);</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;}</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_reset_slv1_set_0(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;{</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    WR_WORD(GLOBAL_REG_RESET_CTRL_1, (RD_WORD(GLOBAL_REG_RESET_CTRL_1) &amp; ~GLOBAL_REG_RESET_CTRL_1_CTL_RESET_1_D0_CPU_SSI_SLAVE1_SSI_RSTN_REG));</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;}</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> spi_reset_slv1_set_1(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;{</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    WR_WORD(GLOBAL_REG_RESET_CTRL_1, (RD_WORD(GLOBAL_REG_RESET_CTRL_1) | GLOBAL_REG_RESET_CTRL_1_CTL_RESET_1_D0_CPU_SSI_SLAVE1_SSI_RSTN_REG));</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;}</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">int</span> qspi_is_xip_enable(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;{</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;    <span class="keywordflow">return</span> ((RD_WORD(SPIFLASH_REG_SPIFLASH_MISC_CTRL) &amp; SPIFLASH_REG_SPIFLASH_MISC_CTRL_CTL_SPI_APB_MUX_SEL) ? 1:0);</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;}</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="keyword">static</span> INLINE <span class="keywordtype">void</span> qspi_reset(<span class="keywordtype">void</span>)</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;{</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    uint32_t reg = RD_WORD(GLOBAL_REG_RESET_CTRL_1);</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="comment">// Toggle 1-0-1 to reset</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    reg &amp;= ~GLOBAL_REG_RESET_CTRL_1_CTL_RESET_1_D0_CPU_SSI_MASTER0_SSI_RSTN_REG;</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;    WR_WORD(GLOBAL_REG_RESET_CTRL_1, reg);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    reg |= GLOBAL_REG_RESET_CTRL_1_CTL_RESET_1_D0_CPU_SSI_MASTER0_SSI_RSTN_REG;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;    WR_WORD(GLOBAL_REG_RESET_CTRL_1, reg);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;}</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment"> * API Functions</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"> ****************************************************************************************</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="keywordtype">void</span> *<a class="code" href="group___h_a_l___s_p_i.html#gaa0c53d0138e219c78f39bdd5a1501cde">hal_spi_open</a>(<span class="keywordtype">int</span> <a class="code" href="group___h_a_l___s_p_i.html#gab8662401ed15b6f5702950647dd774e2">spi_id</a>, spi_config_t *p_spi);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group___h_a_l___s_p_i.html#gafaf0aa1817860305b542a893de0cb458">hal_spi_cancel</a>(<span class="keywordtype">void</span> *hdl);</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group___h_a_l___s_p_i.html#gacd6e676fef4c3051926763022ce27c25">hal_spi_close</a>(<span class="keywordtype">void</span> *hdl);</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group___h_a_l___s_p_i.html#ga684d0ce487462ebcdeebedfe755d55dc">hal_spi_tx</a>(<span class="keywordtype">void</span> *hdl, <span class="keywordtype">void</span> *buffer, uint16_t buffer_len, <span class="keywordtype">int</span> poll, uint32_t tmo, uint16_t *actual_size);</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group___h_a_l___s_p_i.html#ga0e557c7178fdf160ace68fef1fee4d8a">hal_spi_rx</a>(<span class="keywordtype">void</span> *hdl, <span class="keywordtype">void</span> *buffer, uint16_t buffer_len, <span class="keywordtype">int</span> poll, uint32_t tmo, uint16_t *actual_size);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group___h_a_l___s_p_i.html#ga3d7ad58c16385d184f83a6a7baa51e2f">hal_spi_trx</a>(<span class="keywordtype">void</span> *hdl, <span class="keywordtype">void</span> *wbuf, <span class="keywordtype">void</span> *rbuf, uint16_t buffer_len, <span class="keywordtype">int</span> poll, uint32_t tmo, uint16_t *actual_size);</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group___h_a_l___s_p_i.html#gab4199a8724ef21c9ffae42f702f730ae">hal_spi_tx_dma</a>(<span class="keywordtype">void</span> *hdl, <span class="keywordtype">void</span> *buffer, uint16_t buffer_len, <span class="keywordtype">int</span> poll, uint32_t tmo, uint16_t *actual_size);</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group___h_a_l___s_p_i.html#gadf816f1dc3c4d3192129a095a3f0c5d6">hal_spi_rx_dma</a>(<span class="keywordtype">void</span> *hdl, <span class="keywordtype">void</span> *buffer, uint16_t buffer_len, <span class="keywordtype">int</span> poll, uint32_t tmo, uint16_t *actual_size);</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="keywordtype">int</span> <a class="code" href="group___h_a_l___s_p_i.html#ga791325f155a9210ff764f98ab7e5460f">hal_spi_trx_dma</a>(<span class="keywordtype">void</span> *hdl, <span class="keywordtype">void</span> *wbuf, <span class="keywordtype">void</span> *rbuf, uint16_t buffer_len, <span class="keywordtype">int</span> poll, uint32_t tmo, uint16_t *actual_size);</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="keywordtype">void</span> <a class="code" href="group___h_a_l___s_p_i.html#gad380bc4e47f157df02626d4b96bd8f95">hal_spi_resume</a>(<span class="keywordtype">void</span> *hdl);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#endif  // HAL_SPI_H</span></div><div class="ttc" id="group___h_a_l___s_p_i_html_gacd6e676fef4c3051926763022ce27c25"><div class="ttname"><a href="group___h_a_l___s_p_i.html#gacd6e676fef4c3051926763022ce27c25">hal_spi_close</a></div><div class="ttdeci">int hal_spi_close(void *hdl)</div><div class="ttdoc">Close the SPI driver. </div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_gab4199a8724ef21c9ffae42f702f730ae"><div class="ttname"><a href="group___h_a_l___s_p_i.html#gab4199a8724ef21c9ffae42f702f730ae">hal_spi_tx_dma</a></div><div class="ttdeci">int hal_spi_tx_dma(void *hdl, void *buffer, uint16_t buffer_len, int poll, uint32_t tmo, uint16_t *actual_size)</div><div class="ttdoc">Master or Slave SPI transmit DMA function. </div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_ga35cc3213327c2c278c338d795da5a025"><div class="ttname"><a href="group___h_a_l___s_p_i.html#ga35cc3213327c2c278c338d795da5a025">qspi_addr_width</a></div><div class="ttdeci">qspi_addr_width</div><div class="ttdoc">Dual or Quad SPI address width. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:214</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_ga791325f155a9210ff764f98ab7e5460f"><div class="ttname"><a href="group___h_a_l___s_p_i.html#ga791325f155a9210ff764f98ab7e5460f">hal_spi_trx_dma</a></div><div class="ttdeci">int hal_spi_trx_dma(void *hdl, void *wbuf, void *rbuf, uint16_t buffer_len, int poll, uint32_t tmo, uint16_t *actual_size)</div><div class="ttdoc">Master or Slave SPI Transmit and Receive DMA function (bi-direction) </div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_gad380bc4e47f157df02626d4b96bd8f95"><div class="ttname"><a href="group___h_a_l___s_p_i.html#gad380bc4e47f157df02626d4b96bd8f95">hal_spi_resume</a></div><div class="ttdeci">void hal_spi_resume(void *hdl)</div><div class="ttdoc">Manually resume the SPI. </div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_gab8662401ed15b6f5702950647dd774e2"><div class="ttname"><a href="group___h_a_l___s_p_i.html#gab8662401ed15b6f5702950647dd774e2">spi_id</a></div><div class="ttdeci">spi_id</div><div class="ttdoc">SPI ID. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:106</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_gga27ed7a75d5d3def730827bf79a96424ba83823c4e17ea1dd1ed689249030513fa"><div class="ttname"><a href="group___h_a_l___s_p_i.html#gga27ed7a75d5d3def730827bf79a96424ba83823c4e17ea1dd1ed689249030513fa">SPI_STD_FMT</a></div><div class="ttdoc">Standard. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:118</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_ga3d7ad58c16385d184f83a6a7baa51e2f"><div class="ttname"><a href="group___h_a_l___s_p_i.html#ga3d7ad58c16385d184f83a6a7baa51e2f">hal_spi_trx</a></div><div class="ttdeci">int hal_spi_trx(void *hdl, void *wbuf, void *rbuf, uint16_t buffer_len, int poll, uint32_t tmo, uint16_t *actual_size)</div><div class="ttdoc">Master or Slave SPI Transmit and Receive function (bi-direction) </div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_ga0e557c7178fdf160ace68fef1fee4d8a"><div class="ttname"><a href="group___h_a_l___s_p_i.html#ga0e557c7178fdf160ace68fef1fee4d8a">hal_spi_rx</a></div><div class="ttdeci">int hal_spi_rx(void *hdl, void *buffer, uint16_t buffer_len, int poll, uint32_t tmo, uint16_t *actual_size)</div><div class="ttdoc">Master or Slave SPI Receive function. </div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_ga4f4b6262ab656bde8034d503c1cad17d"><div class="ttname"><a href="group___h_a_l___s_p_i.html#ga4f4b6262ab656bde8034d503c1cad17d">qspi_ttype</a></div><div class="ttdeci">qspi_ttype</div><div class="ttdoc">Quad SPI command and address transfer type. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:234</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_gaa0c53d0138e219c78f39bdd5a1501cde"><div class="ttname"><a href="group___h_a_l___s_p_i.html#gaa0c53d0138e219c78f39bdd5a1501cde">hal_spi_open</a></div><div class="ttdeci">void * hal_spi_open(int spi_id, spi_config_t *p_spi)</div><div class="ttdoc">Open the SPI driver. </div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_ga15319111e661191d82defc0a867dbba3"><div class="ttname"><a href="group___h_a_l___s_p_i.html#ga15319111e661191d82defc0a867dbba3">spi_err</a></div><div class="ttdeci">spi_err</div><div class="ttdoc">SPI error code. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:174</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_gadf816f1dc3c4d3192129a095a3f0c5d6"><div class="ttname"><a href="group___h_a_l___s_p_i.html#gadf816f1dc3c4d3192129a095a3f0c5d6">hal_spi_rx_dma</a></div><div class="ttdeci">int hal_spi_rx_dma(void *hdl, void *buffer, uint16_t buffer_len, int poll, uint32_t tmo, uint16_t *actual_size)</div><div class="ttdoc">Master or Slave SPI Receive DMA function. </div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_ga71988a616b32126cd2639005f1a9e579"><div class="ttname"><a href="group___h_a_l___s_p_i.html#ga71988a616b32126cd2639005f1a9e579">spi_dir</a></div><div class="ttdeci">spi_dir</div><div class="ttdoc">SPI DMA direction. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:192</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_ggab8662401ed15b6f5702950647dd774e2a53c5ea397a943fcdd46cecb64617f6b8"><div class="ttname"><a href="group___h_a_l___s_p_i.html#ggab8662401ed15b6f5702950647dd774e2a53c5ea397a943fcdd46cecb64617f6b8">SSPI0_ID</a></div><div class="ttdoc">Slave SPI Id. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:110</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_gga27ed7a75d5d3def730827bf79a96424babe22e1577d2b0344604cc7fd62e63bc7"><div class="ttname"><a href="group___h_a_l___s_p_i.html#gga27ed7a75d5d3def730827bf79a96424babe22e1577d2b0344604cc7fd62e63bc7">SPI_DUAL_FMT</a></div><div class="ttdoc">Dual format with 2 data wire. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:120</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_gad3b11bb49a290b1398924813b20df59c"><div class="ttname"><a href="group___h_a_l___s_p_i.html#gad3b11bb49a290b1398924813b20df59c">spi_mstr_cs</a></div><div class="ttdeci">spi_mstr_cs</div><div class="ttdoc">SPI CS (master only) </div><div class="ttdef"><b>Definition:</b> hal_spi.h:198</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_ggab8662401ed15b6f5702950647dd774e2a73ea0e1ba419ed3296773558f1b66ea8"><div class="ttname"><a href="group___h_a_l___s_p_i.html#ggab8662401ed15b6f5702950647dd774e2a73ea0e1ba419ed3296773558f1b66ea8">MSPI_ID</a></div><div class="ttdoc">Master SPI Id. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:108</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_gaff84c0bc8f8eba94943af44c67282191"><div class="ttname"><a href="group___h_a_l___s_p_i.html#gaff84c0bc8f8eba94943af44c67282191">qspi_cmd_width</a></div><div class="ttdeci">qspi_cmd_width</div><div class="ttdoc">Dual or Quad SPI command width. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:206</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_gga27ed7a75d5d3def730827bf79a96424bae37c1ca66e8f770f9179e70cb84be183"><div class="ttname"><a href="group___h_a_l___s_p_i.html#gga27ed7a75d5d3def730827bf79a96424bae37c1ca66e8f770f9179e70cb84be183">SPI_QUAD_FMT</a></div><div class="ttdoc">Quad format with 4 data wire. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:122</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_ga684d0ce487462ebcdeebedfe755d55dc"><div class="ttname"><a href="group___h_a_l___s_p_i.html#ga684d0ce487462ebcdeebedfe755d55dc">hal_spi_tx</a></div><div class="ttdeci">int hal_spi_tx(void *hdl, void *buffer, uint16_t buffer_len, int poll, uint32_t tmo, uint16_t *actual_size)</div><div class="ttdoc">Master or Slave SPI transmit function. </div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_ggae6513c5c3389afe1c7aa12dedc75653ea760e43c5f6bc804cb5940cf113b5c6ee"><div class="ttname"><a href="group___h_a_l___s_p_i.html#ggae6513c5c3389afe1c7aa12dedc75653ea760e43c5f6bc804cb5940cf113b5c6ee">SPI_TMOD_TX_ONLY</a></div><div class="ttdoc">Tranfer in TX mode only. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:130</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_ggae6513c5c3389afe1c7aa12dedc75653ea2d9ec2db5989585fc44a7506489615e9"><div class="ttname"><a href="group___h_a_l___s_p_i.html#ggae6513c5c3389afe1c7aa12dedc75653ea2d9ec2db5989585fc44a7506489615e9">SPI_TMOD_RX_ONLY</a></div><div class="ttdoc">Transfer in RX mode only. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:132</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_ggab8662401ed15b6f5702950647dd774e2a677c15f9f9a4d49760d735ecf901c625"><div class="ttname"><a href="group___h_a_l___s_p_i.html#ggab8662401ed15b6f5702950647dd774e2a677c15f9f9a4d49760d735ecf901c625">SSPI1_ID</a></div><div class="ttdoc">Slave SPI Id. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:112</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_gae6513c5c3389afe1c7aa12dedc75653e"><div class="ttname"><a href="group___h_a_l___s_p_i.html#gae6513c5c3389afe1c7aa12dedc75653e">spi_tmod</a></div><div class="ttdeci">spi_tmod</div><div class="ttdoc">SPI transfer mode. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:126</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_ggae6513c5c3389afe1c7aa12dedc75653eabddf3ee3854f4bced120e3f5e5e0f9f2"><div class="ttname"><a href="group___h_a_l___s_p_i.html#ggae6513c5c3389afe1c7aa12dedc75653eabddf3ee3854f4bced120e3f5e5e0f9f2">SPI_TMOD_TX_AND_RX</a></div><div class="ttdoc">Transfer in bi-direction mode. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:128</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_gafaf0aa1817860305b542a893de0cb458"><div class="ttname"><a href="group___h_a_l___s_p_i.html#gafaf0aa1817860305b542a893de0cb458">hal_spi_cancel</a></div><div class="ttdeci">int hal_spi_cancel(void *hdl)</div><div class="ttdoc">Stop the SPI process. </div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_gaccc684e45dc033c88af301fb218850a8"><div class="ttname"><a href="group___h_a_l___s_p_i.html#gaccc684e45dc033c88af301fb218850a8">spi_dfs_bit</a></div><div class="ttdeci">spi_dfs_bit</div><div class="ttdoc">SPI data frame size. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:140</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_ggae6513c5c3389afe1c7aa12dedc75653eaf0711e7f4b65198f25d909726b8c4577"><div class="ttname"><a href="group___h_a_l___s_p_i.html#ggae6513c5c3389afe1c7aa12dedc75653eaf0711e7f4b65198f25d909726b8c4577">SPI_TMOD_EEPROM_READ</a></div><div class="ttdoc">Transfer in EEPROM. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:134</div></div>
<div class="ttc" id="group___h_a_l___t_r_i_g_html_ga4eed4d2bd9893ba3d5468fbf4a0ac3e1"><div class="ttname"><a href="group___h_a_l___t_r_i_g.html#ga4eed4d2bd9893ba3d5468fbf4a0ac3e1">trig_queue</a></div><div class="ttdeci">trig_queue</div><div class="ttdoc">trigger queue </div><div class="ttdef"><b>Definition:</b> hal_trig.h:90</div></div>
<div class="ttc" id="group___h_a_l___s_p_i_html_ga27ed7a75d5d3def730827bf79a96424b"><div class="ttname"><a href="group___h_a_l___s_p_i.html#ga27ed7a75d5d3def730827bf79a96424b">spi_fmt</a></div><div class="ttdeci">spi_fmt</div><div class="ttdoc">SPI format. </div><div class="ttdef"><b>Definition:</b> hal_spi.h:116</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li><li class="navelem"><a class="el" href="dir_2ec6d3f2b06d7c732d63cb9ae829746c.html">hal</a></li><li class="navelem"><b>hal_spi.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.14 </li>
  </ul>
</div>
</body>
</html>
