

================================================================
== Vitis HLS Report for 'FIR_HLS_Pipeline_VITIS_LOOP_83_11'
================================================================
* Date:           Tue Nov  4 00:15:16 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v5
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.870 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      118|      118|  1.180 us|  1.180 us|  117|  117|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_83_1  |      116|      116|         2|          1|          1|   116|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      83|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     1|       0|       5|    -|
|Memory           |        1|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       0|      36|    -|
|Register         |        -|     -|      48|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        1|     1|      48|     124|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_31_1_1_U22  |mul_16s_16s_31_1_1  |        0|   1|  0|   5|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   1|  0|   5|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |                           Module                           | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |b_FIR_kernel_U  |FIR_HLS_Pipeline_VITIS_LOOP_83_11_b_FIR_kernel_ROM_AUTO_1R  |        1|  0|   0|    0|   117|   16|     1|         1872|
    +----------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                                                            |        1|  0|   0|    0|   117|   16|     1|         1872|
    +----------------+------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln83_fu_110_p2    |         +|   0|  0|  14|           7|           1|
    |add_ln84_3_fu_145_p2  |         +|   0|  0|  14|           7|           2|
    |add_ln84_fu_138_p2    |         +|   0|  0|  39|          32|          32|
    |icmp_ln83_fu_98_p2    |      icmp|   0|  0|  14|           7|           5|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  83|          54|          42|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    7|         14|
    |i_2_fu_38                |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   16|         32|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_2_fu_38                |   7|   0|    7|          0|
    |i_reg_167                |   7|   0|    7|          0|
    |sext_ln84_cast_reg_162   |  31|   0|   31|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  48|   0|   48|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+-----------------------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+------------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_83_11|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_83_11|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_83_11|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_83_11|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_83_11|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  FIR_HLS_Pipeline_VITIS_LOOP_83_11|  return value|
|sext_ln84                     |   in|   16|     ap_none|                          sext_ln84|        scalar|
|H_filter_FIR_kernel_address0  |  out|    7|   ap_memory|                H_filter_FIR_kernel|         array|
|H_filter_FIR_kernel_ce0       |  out|    1|   ap_memory|                H_filter_FIR_kernel|         array|
|H_filter_FIR_kernel_we0       |  out|    1|   ap_memory|                H_filter_FIR_kernel|         array|
|H_filter_FIR_kernel_d0        |  out|   32|   ap_memory|                H_filter_FIR_kernel|         array|
|H_filter_FIR_kernel_address1  |  out|    7|   ap_memory|                H_filter_FIR_kernel|         array|
|H_filter_FIR_kernel_ce1       |  out|    1|   ap_memory|                H_filter_FIR_kernel|         array|
|H_filter_FIR_kernel_q1        |   in|   32|   ap_memory|                H_filter_FIR_kernel|         array|
+------------------------------+-----+-----+------------+-----------------------------------+--------------+

