Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun May 18 11:44:49 2025
| Host         : LAPTOP-5CNT15AU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ex3_2025_timing_summary_routed.rpt -pb ex3_2025_timing_summary_routed.pb -rpx ex3_2025_timing_summary_routed.rpx -warn_on_violation
| Design       : ex3_2025
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               3           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1531)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4317)
5. checking no_input_delay (8)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1531)
---------------------------
 There are 1441 register/latch pins with no clock driven by root clock pin: mclk (HIGH)

 There are 47 register/latch pins with no clock driven by root clock pin: countera1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_egg_fresh/rand_h_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_egg_fresh/rand_h_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_egg_fresh/rand_h_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_egg_fresh/rand_h_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_egg_fresh/rand_h_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_egg_fresh/rand_h_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_egg_fresh/rand_v_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_egg_fresh/rand_v_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_egg_fresh/rand_v_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_egg_fresh/rand_v_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_egg_fresh/rand_v_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vga_driver/blank_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_vga_driver/blank_reg_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vga_driver/hCounter_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vga_driver/hCounter_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vga_driver/hCounter_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_vga_driver/hCounter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_vga_driver/hCounter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_vga_driver/hCounter_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vga_driver/vCounter_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_vga_driver/vCounter_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_vga_driver/vCounter_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_vga_driver/vCounter_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_vga_driver/vCounter_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_vga_driver/vCounter_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4317)
---------------------------------------------------
 There are 4317 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 4331          inf        0.000                      0                 4331           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          4331 Endpoints
Min Delay          4331 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_snake_control/cubex_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubey_reg[41][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.570ns  (logic 1.200ns (6.132%)  route 18.370ns (93.868%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE                         0.000     0.000 r  u_snake_control/cubex_reg[0][0]/C
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_snake_control/cubex_reg[0][0]/Q
                         net (fo=109, routed)         8.827     9.283    u_snake_control/Q[0]
    SLICE_X49Y103        LUT6 (Prop_lut6_I3_O)        0.124     9.407 f  u_snake_control/cubex[0][5]_i_120/O
                         net (fo=1, routed)           1.147    10.554    u_snake_control/cubex[0][5]_i_120_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    10.678 f  u_snake_control/cubex[0][5]_i_28/O
                         net (fo=1, routed)           1.092    11.770    u_snake_control/cubex[0][5]_i_28_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.894 f  u_snake_control/cubex[0][5]_i_10/O
                         net (fo=1, routed)           0.974    12.868    u_snake_control/cubex[0][5]_i_10_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.992 f  u_snake_control/cubex[0][5]_i_3/O
                         net (fo=4, routed)           1.435    14.427    u_snake_control/hitbody0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.124    14.551 r  u_snake_control/cubex[1][5]_i_2/O
                         net (fo=1189, routed)        1.247    15.797    u_snake_control/cubex
    SLICE_X46Y86         LUT2 (Prop_lut2_I0_O)        0.124    15.921 r  u_snake_control/cubex[1][5]_i_1/O
                         net (fo=1186, routed)        3.649    19.570    u_snake_control/cubex[1][5]_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  u_snake_control/cubey_reg[41][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubex_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubey_reg[41][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.570ns  (logic 1.200ns (6.132%)  route 18.370ns (93.868%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE                         0.000     0.000 r  u_snake_control/cubex_reg[0][0]/C
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_snake_control/cubex_reg[0][0]/Q
                         net (fo=109, routed)         8.827     9.283    u_snake_control/Q[0]
    SLICE_X49Y103        LUT6 (Prop_lut6_I3_O)        0.124     9.407 f  u_snake_control/cubex[0][5]_i_120/O
                         net (fo=1, routed)           1.147    10.554    u_snake_control/cubex[0][5]_i_120_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    10.678 f  u_snake_control/cubex[0][5]_i_28/O
                         net (fo=1, routed)           1.092    11.770    u_snake_control/cubex[0][5]_i_28_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.894 f  u_snake_control/cubex[0][5]_i_10/O
                         net (fo=1, routed)           0.974    12.868    u_snake_control/cubex[0][5]_i_10_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.992 f  u_snake_control/cubex[0][5]_i_3/O
                         net (fo=4, routed)           1.435    14.427    u_snake_control/hitbody0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.124    14.551 r  u_snake_control/cubex[1][5]_i_2/O
                         net (fo=1189, routed)        1.247    15.797    u_snake_control/cubex
    SLICE_X46Y86         LUT2 (Prop_lut2_I0_O)        0.124    15.921 r  u_snake_control/cubex[1][5]_i_1/O
                         net (fo=1186, routed)        3.649    19.570    u_snake_control/cubex[1][5]_i_1_n_0
    SLICE_X53Y100        FDRE                                         r  u_snake_control/cubey_reg[41][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubex_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubey_reg[41][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.570ns  (logic 1.200ns (6.132%)  route 18.370ns (93.868%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE                         0.000     0.000 r  u_snake_control/cubex_reg[0][0]/C
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_snake_control/cubex_reg[0][0]/Q
                         net (fo=109, routed)         8.827     9.283    u_snake_control/Q[0]
    SLICE_X49Y103        LUT6 (Prop_lut6_I3_O)        0.124     9.407 f  u_snake_control/cubex[0][5]_i_120/O
                         net (fo=1, routed)           1.147    10.554    u_snake_control/cubex[0][5]_i_120_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    10.678 f  u_snake_control/cubex[0][5]_i_28/O
                         net (fo=1, routed)           1.092    11.770    u_snake_control/cubex[0][5]_i_28_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.894 f  u_snake_control/cubex[0][5]_i_10/O
                         net (fo=1, routed)           0.974    12.868    u_snake_control/cubex[0][5]_i_10_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.992 f  u_snake_control/cubex[0][5]_i_3/O
                         net (fo=4, routed)           1.435    14.427    u_snake_control/hitbody0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.124    14.551 r  u_snake_control/cubex[1][5]_i_2/O
                         net (fo=1189, routed)        1.247    15.797    u_snake_control/cubex
    SLICE_X46Y86         LUT2 (Prop_lut2_I0_O)        0.124    15.921 r  u_snake_control/cubex[1][5]_i_1/O
                         net (fo=1186, routed)        3.649    19.570    u_snake_control/cubex[1][5]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  u_snake_control/cubey_reg[41][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubex_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubey_reg[42][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.570ns  (logic 1.200ns (6.132%)  route 18.370ns (93.868%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE                         0.000     0.000 r  u_snake_control/cubex_reg[0][0]/C
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_snake_control/cubex_reg[0][0]/Q
                         net (fo=109, routed)         8.827     9.283    u_snake_control/Q[0]
    SLICE_X49Y103        LUT6 (Prop_lut6_I3_O)        0.124     9.407 f  u_snake_control/cubex[0][5]_i_120/O
                         net (fo=1, routed)           1.147    10.554    u_snake_control/cubex[0][5]_i_120_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    10.678 f  u_snake_control/cubex[0][5]_i_28/O
                         net (fo=1, routed)           1.092    11.770    u_snake_control/cubex[0][5]_i_28_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.894 f  u_snake_control/cubex[0][5]_i_10/O
                         net (fo=1, routed)           0.974    12.868    u_snake_control/cubex[0][5]_i_10_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.992 f  u_snake_control/cubex[0][5]_i_3/O
                         net (fo=4, routed)           1.435    14.427    u_snake_control/hitbody0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.124    14.551 r  u_snake_control/cubex[1][5]_i_2/O
                         net (fo=1189, routed)        1.247    15.797    u_snake_control/cubex
    SLICE_X46Y86         LUT2 (Prop_lut2_I0_O)        0.124    15.921 r  u_snake_control/cubex[1][5]_i_1/O
                         net (fo=1186, routed)        3.649    19.570    u_snake_control/cubex[1][5]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  u_snake_control/cubey_reg[42][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubex_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubey_reg[42][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.570ns  (logic 1.200ns (6.132%)  route 18.370ns (93.868%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE                         0.000     0.000 r  u_snake_control/cubex_reg[0][0]/C
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_snake_control/cubex_reg[0][0]/Q
                         net (fo=109, routed)         8.827     9.283    u_snake_control/Q[0]
    SLICE_X49Y103        LUT6 (Prop_lut6_I3_O)        0.124     9.407 f  u_snake_control/cubex[0][5]_i_120/O
                         net (fo=1, routed)           1.147    10.554    u_snake_control/cubex[0][5]_i_120_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    10.678 f  u_snake_control/cubex[0][5]_i_28/O
                         net (fo=1, routed)           1.092    11.770    u_snake_control/cubex[0][5]_i_28_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.894 f  u_snake_control/cubex[0][5]_i_10/O
                         net (fo=1, routed)           0.974    12.868    u_snake_control/cubex[0][5]_i_10_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.992 f  u_snake_control/cubex[0][5]_i_3/O
                         net (fo=4, routed)           1.435    14.427    u_snake_control/hitbody0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.124    14.551 r  u_snake_control/cubex[1][5]_i_2/O
                         net (fo=1189, routed)        1.247    15.797    u_snake_control/cubex
    SLICE_X46Y86         LUT2 (Prop_lut2_I0_O)        0.124    15.921 r  u_snake_control/cubex[1][5]_i_1/O
                         net (fo=1186, routed)        3.649    19.570    u_snake_control/cubex[1][5]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  u_snake_control/cubey_reg[42][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubex_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubey_reg[42][2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.570ns  (logic 1.200ns (6.132%)  route 18.370ns (93.868%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE                         0.000     0.000 r  u_snake_control/cubex_reg[0][0]/C
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_snake_control/cubex_reg[0][0]/Q
                         net (fo=109, routed)         8.827     9.283    u_snake_control/Q[0]
    SLICE_X49Y103        LUT6 (Prop_lut6_I3_O)        0.124     9.407 f  u_snake_control/cubex[0][5]_i_120/O
                         net (fo=1, routed)           1.147    10.554    u_snake_control/cubex[0][5]_i_120_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    10.678 f  u_snake_control/cubex[0][5]_i_28/O
                         net (fo=1, routed)           1.092    11.770    u_snake_control/cubex[0][5]_i_28_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.894 f  u_snake_control/cubex[0][5]_i_10/O
                         net (fo=1, routed)           0.974    12.868    u_snake_control/cubex[0][5]_i_10_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.992 f  u_snake_control/cubex[0][5]_i_3/O
                         net (fo=4, routed)           1.435    14.427    u_snake_control/hitbody0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.124    14.551 r  u_snake_control/cubex[1][5]_i_2/O
                         net (fo=1189, routed)        1.247    15.797    u_snake_control/cubex
    SLICE_X46Y86         LUT2 (Prop_lut2_I0_O)        0.124    15.921 r  u_snake_control/cubex[1][5]_i_1/O
                         net (fo=1186, routed)        3.649    19.570    u_snake_control/cubex[1][5]_i_1_n_0
    SLICE_X52Y100        FDRE                                         r  u_snake_control/cubey_reg[42][2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubex_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubey_reg[24][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.541ns  (logic 1.200ns (6.141%)  route 18.341ns (93.859%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE                         0.000     0.000 r  u_snake_control/cubex_reg[0][0]/C
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_snake_control/cubex_reg[0][0]/Q
                         net (fo=109, routed)         8.827     9.283    u_snake_control/Q[0]
    SLICE_X49Y103        LUT6 (Prop_lut6_I3_O)        0.124     9.407 f  u_snake_control/cubex[0][5]_i_120/O
                         net (fo=1, routed)           1.147    10.554    u_snake_control/cubex[0][5]_i_120_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    10.678 f  u_snake_control/cubex[0][5]_i_28/O
                         net (fo=1, routed)           1.092    11.770    u_snake_control/cubex[0][5]_i_28_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.894 f  u_snake_control/cubex[0][5]_i_10/O
                         net (fo=1, routed)           0.974    12.868    u_snake_control/cubex[0][5]_i_10_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.992 f  u_snake_control/cubex[0][5]_i_3/O
                         net (fo=4, routed)           1.435    14.427    u_snake_control/hitbody0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.124    14.551 r  u_snake_control/cubex[1][5]_i_2/O
                         net (fo=1189, routed)        1.247    15.797    u_snake_control/cubex
    SLICE_X46Y86         LUT2 (Prop_lut2_I0_O)        0.124    15.921 r  u_snake_control/cubex[1][5]_i_1/O
                         net (fo=1186, routed)        3.619    19.541    u_snake_control/cubex[1][5]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  u_snake_control/cubey_reg[24][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubex_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubey_reg[24][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.541ns  (logic 1.200ns (6.141%)  route 18.341ns (93.859%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE                         0.000     0.000 r  u_snake_control/cubex_reg[0][0]/C
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_snake_control/cubex_reg[0][0]/Q
                         net (fo=109, routed)         8.827     9.283    u_snake_control/Q[0]
    SLICE_X49Y103        LUT6 (Prop_lut6_I3_O)        0.124     9.407 f  u_snake_control/cubex[0][5]_i_120/O
                         net (fo=1, routed)           1.147    10.554    u_snake_control/cubex[0][5]_i_120_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    10.678 f  u_snake_control/cubex[0][5]_i_28/O
                         net (fo=1, routed)           1.092    11.770    u_snake_control/cubex[0][5]_i_28_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.894 f  u_snake_control/cubex[0][5]_i_10/O
                         net (fo=1, routed)           0.974    12.868    u_snake_control/cubex[0][5]_i_10_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.992 f  u_snake_control/cubex[0][5]_i_3/O
                         net (fo=4, routed)           1.435    14.427    u_snake_control/hitbody0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.124    14.551 r  u_snake_control/cubex[1][5]_i_2/O
                         net (fo=1189, routed)        1.247    15.797    u_snake_control/cubex
    SLICE_X46Y86         LUT2 (Prop_lut2_I0_O)        0.124    15.921 r  u_snake_control/cubex[1][5]_i_1/O
                         net (fo=1186, routed)        3.619    19.541    u_snake_control/cubex[1][5]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  u_snake_control/cubey_reg[24][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubex_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubey_reg[25][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.541ns  (logic 1.200ns (6.141%)  route 18.341ns (93.859%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE                         0.000     0.000 r  u_snake_control/cubex_reg[0][0]/C
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_snake_control/cubex_reg[0][0]/Q
                         net (fo=109, routed)         8.827     9.283    u_snake_control/Q[0]
    SLICE_X49Y103        LUT6 (Prop_lut6_I3_O)        0.124     9.407 f  u_snake_control/cubex[0][5]_i_120/O
                         net (fo=1, routed)           1.147    10.554    u_snake_control/cubex[0][5]_i_120_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    10.678 f  u_snake_control/cubex[0][5]_i_28/O
                         net (fo=1, routed)           1.092    11.770    u_snake_control/cubex[0][5]_i_28_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.894 f  u_snake_control/cubex[0][5]_i_10/O
                         net (fo=1, routed)           0.974    12.868    u_snake_control/cubex[0][5]_i_10_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.992 f  u_snake_control/cubex[0][5]_i_3/O
                         net (fo=4, routed)           1.435    14.427    u_snake_control/hitbody0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.124    14.551 r  u_snake_control/cubex[1][5]_i_2/O
                         net (fo=1189, routed)        1.247    15.797    u_snake_control/cubex
    SLICE_X46Y86         LUT2 (Prop_lut2_I0_O)        0.124    15.921 r  u_snake_control/cubex[1][5]_i_1/O
                         net (fo=1186, routed)        3.619    19.541    u_snake_control/cubex[1][5]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  u_snake_control/cubey_reg[25][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubex_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubey_reg[25][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.541ns  (logic 1.200ns (6.141%)  route 18.341ns (93.859%))
  Logic Levels:           7  (FDRE=1 LUT2=1 LUT6=5)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE                         0.000     0.000 r  u_snake_control/cubex_reg[0][0]/C
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  u_snake_control/cubex_reg[0][0]/Q
                         net (fo=109, routed)         8.827     9.283    u_snake_control/Q[0]
    SLICE_X49Y103        LUT6 (Prop_lut6_I3_O)        0.124     9.407 f  u_snake_control/cubex[0][5]_i_120/O
                         net (fo=1, routed)           1.147    10.554    u_snake_control/cubex[0][5]_i_120_n_0
    SLICE_X49Y99         LUT6 (Prop_lut6_I3_O)        0.124    10.678 f  u_snake_control/cubex[0][5]_i_28/O
                         net (fo=1, routed)           1.092    11.770    u_snake_control/cubex[0][5]_i_28_n_0
    SLICE_X44Y94         LUT6 (Prop_lut6_I0_O)        0.124    11.894 f  u_snake_control/cubex[0][5]_i_10/O
                         net (fo=1, routed)           0.974    12.868    u_snake_control/cubex[0][5]_i_10_n_0
    SLICE_X37Y94         LUT6 (Prop_lut6_I2_O)        0.124    12.992 f  u_snake_control/cubex[0][5]_i_3/O
                         net (fo=4, routed)           1.435    14.427    u_snake_control/hitbody0
    SLICE_X46Y81         LUT6 (Prop_lut6_I0_O)        0.124    14.551 r  u_snake_control/cubex[1][5]_i_2/O
                         net (fo=1189, routed)        1.247    15.797    u_snake_control/cubex
    SLICE_X46Y86         LUT2 (Prop_lut2_I0_O)        0.124    15.921 r  u_snake_control/cubex[1][5]_i_1/O
                         net (fo=1186, routed)        3.619    19.541    u_snake_control/cubex[1][5]_i_1_n_0
    SLICE_X31Y101        FDRE                                         r  u_snake_control/cubey_reg[25][1]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_snake_control/cubey_reg[94][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubey_reg[95][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y83         FDRE                         0.000     0.000 r  u_snake_control/cubey_reg[94][3]/C
    SLICE_X41Y83         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_snake_control/cubey_reg[94][3]/Q
                         net (fo=3, routed)           0.056     0.197    u_snake_control/cubey_reg[94]_14[3]
    SLICE_X41Y83         FDRE                                         r  u_snake_control/cubey_reg[95][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubey_reg[48][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubey_reg[49][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y95         FDRE                         0.000     0.000 r  u_snake_control/cubey_reg[48][1]/C
    SLICE_X55Y95         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_snake_control/cubey_reg[48][1]/Q
                         net (fo=3, routed)           0.066     0.207    u_snake_control/cubey_reg[48]_76[1]
    SLICE_X54Y95         FDRE                                         r  u_snake_control/cubey_reg[49][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubey_reg[53][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubey_reg[54][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.218ns  (logic 0.141ns (64.559%)  route 0.077ns (35.441%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y94         FDRE                         0.000     0.000 r  u_snake_control/cubey_reg[53][2]/C
    SLICE_X51Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_snake_control/cubey_reg[53][2]/Q
                         net (fo=3, routed)           0.077     0.218    u_snake_control/cubey_reg[53]_86[2]
    SLICE_X50Y94         FDRE                                         r  u_snake_control/cubey_reg[54][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubex_reg[63][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubex_reg[64][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.231ns  (logic 0.128ns (55.442%)  route 0.103ns (44.558%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDRE                         0.000     0.000 r  u_snake_control/cubex_reg[63][5]/C
    SLICE_X43Y95         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  u_snake_control/cubex_reg[63][5]/Q
                         net (fo=3, routed)           0.103     0.231    u_snake_control/cubex_reg[63][5]_0[1]
    SLICE_X40Y94         FDRE                                         r  u_snake_control/cubex_reg[64][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubex_reg[64][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubex_reg[65][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.141ns (56.330%)  route 0.109ns (43.670%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y94         FDRE                         0.000     0.000 r  u_snake_control/cubex_reg[64][0]/C
    SLICE_X39Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_snake_control/cubex_reg[64][0]/Q
                         net (fo=3, routed)           0.109     0.250    u_snake_control/cubex_reg[64]_102[0]
    SLICE_X38Y94         FDRE                                         r  u_snake_control/cubex_reg[65][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubex_reg[30][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubex_reg[31][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y102        FDRE                         0.000     0.000 r  u_snake_control/cubex_reg[30][0]/C
    SLICE_X37Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_snake_control/cubex_reg[30][0]/Q
                         net (fo=3, routed)           0.111     0.252    u_snake_control/cubex_reg[30]_47[0]
    SLICE_X38Y101        FDRE                                         r  u_snake_control/cubex_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubex_reg[97][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubex_reg[98][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y85         FDRE                         0.000     0.000 r  u_snake_control/cubex_reg[97][0]/C
    SLICE_X43Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_snake_control/cubex_reg[97][0]/Q
                         net (fo=3, routed)           0.113     0.254    u_snake_control/cubex_reg[97]_160[0]
    SLICE_X41Y86         FDRE                                         r  u_snake_control/cubex_reg[98][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubey_reg[77][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubey_reg[78][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.245%)  route 0.114ns (44.755%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y86         FDRE                         0.000     0.000 r  u_snake_control/cubey_reg[77][5]/C
    SLICE_X32Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_snake_control/cubey_reg[77][5]/Q
                         net (fo=3, routed)           0.114     0.255    u_snake_control/cubey_reg[77]_125[5]
    SLICE_X30Y85         FDRE                                         r  u_snake_control/cubey_reg[78][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubey_reg[40][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubey_reg[41][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.227%)  route 0.114ns (44.773%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDRE                         0.000     0.000 r  u_snake_control/cubey_reg[40][0]/C
    SLICE_X51Y100        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_snake_control/cubey_reg[40][0]/Q
                         net (fo=3, routed)           0.114     0.255    u_snake_control/cubey_reg[40]_63[0]
    SLICE_X53Y100        FDRE                                         r  u_snake_control/cubey_reg[41][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_snake_control/cubey_reg[17][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_snake_control/cubey_reg[18][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE                         0.000     0.000 r  u_snake_control/cubey_reg[17][3]/C
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_snake_control/cubey_reg[17][3]/Q
                         net (fo=3, routed)           0.115     0.256    u_snake_control/cubey_reg[17]_24[3]
    SLICE_X28Y98         FDRE                                         r  u_snake_control/cubey_reg[18][3]/D
  -------------------------------------------------------------------    -------------------





