{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1726012943042 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1726012943042 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 21:02:22 2024 " "Processing started: Tue Sep 10 21:02:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1726012943042 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1726012943042 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Snopping -c Snopping " "Command: quartus_map --read_settings_files=on --write_settings_files=off Snopping -c Snopping" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1726012943042 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1726012943273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snoppingtestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file snoppingtestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 SnoppingTestbench " "Found entity 1: SnoppingTestbench" {  } { { "SnoppingTestbench.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/SnoppingTestbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726012943302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726012943302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snopping.v 1 1 " "Found 1 design units, including 1 entities, in source file snopping.v" { { "Info" "ISGN_ENTITY_NAME" "1 Snopping " "Found entity 1: Snopping" {  } { { "Snopping.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Snopping.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726012943304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726012943304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receptortestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file receptortestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ReceptorTestbench " "Found entity 1: ReceptorTestbench" {  } { { "ReceptorTestbench.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/ReceptorTestbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726012943306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726012943306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receptor.v 1 1 " "Found 1 design units, including 1 entities, in source file receptor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Receptor " "Found entity 1: Receptor" {  } { { "Receptor.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Receptor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726012943309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726012943309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emissortestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file emissortestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 EmissorTestbench " "Found entity 1: EmissorTestbench" {  } { { "EmissorTestbench.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/EmissorTestbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726012943311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726012943311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "emissor.v 1 1 " "Found 1 design units, including 1 entities, in source file emissor.v" { { "Info" "ISGN_ENTITY_NAME" "1 Emissor " "Found entity 1: Emissor" {  } { { "Emissor.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Emissor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726012943313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726012943313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificador.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decodificador " "Found entity 1: Decodificador" {  } { { "Decodificador.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Decodificador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1726012943314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1726012943314 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Snopping " "Elaborating entity \"Snopping\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1726012943336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Emissor Emissor:u_Emissor " "Elaborating entity \"Emissor\" for hierarchy \"Emissor:u_Emissor\"" {  } { { "Snopping.v" "u_Emissor" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Snopping.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726012943338 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_Action Emissor.v(23) " "Verilog HDL or VHDL warning at Emissor.v(23): object \"r_Action\" assigned a value but never read" {  } { { "Emissor.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Emissor.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1726012943338 "|Snopping|Emissor:u_Emissor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Receptor Receptor:u_Receptor " "Elaborating entity \"Receptor\" for hierarchy \"Receptor:u_Receptor\"" {  } { { "Snopping.v" "u_Receptor" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Snopping.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1726012943339 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "r_Signal Receptor.v(14) " "Verilog HDL or VHDL warning at Receptor.v(14): object \"r_Signal\" assigned a value but never read" {  } { { "Receptor.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Receptor.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1726012943340 "|Snopping|Receptor:u_Receptor"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "r_State Receptor.v(24) " "Verilog HDL Always Construct warning at Receptor.v(24): variable \"r_State\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Receptor.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Receptor.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1726012943340 "|Snopping|Receptor:u_Receptor"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Receptor.v(30) " "Verilog HDL Case Statement warning at Receptor.v(30): incomplete case statement has no default case item" {  } { { "Receptor.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Receptor.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1726012943340 "|Snopping|Receptor:u_Receptor"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Receptor.v(30) " "Verilog HDL Case Statement information at Receptor.v(30): all case item expressions in this case statement are onehot" {  } { { "Receptor.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Receptor.v" 30 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1726012943340 "|Snopping|Receptor:u_Receptor"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Receptor.v(42) " "Verilog HDL Case Statement warning at Receptor.v(42): incomplete case statement has no default case item" {  } { { "Receptor.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Receptor.v" 42 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1726012943340 "|Snopping|Receptor:u_Receptor"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "r_State Receptor.v(23) " "Verilog HDL Always Construct warning at Receptor.v(23): inferring latch(es) for variable \"r_State\", which holds its previous value in one or more paths through the always construct" {  } { { "Receptor.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Receptor.v" 23 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1726012943340 "|Snopping|Receptor:u_Receptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_State.MODIFIED Receptor.v(23) " "Inferred latch for \"r_State.MODIFIED\" at Receptor.v(23)" {  } { { "Receptor.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Receptor.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726012943340 "|Snopping|Receptor:u_Receptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_State.SHARED Receptor.v(23) " "Inferred latch for \"r_State.SHARED\" at Receptor.v(23)" {  } { { "Receptor.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Receptor.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726012943340 "|Snopping|Receptor:u_Receptor"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r_State.INVALID Receptor.v(23) " "Inferred latch for \"r_State.INVALID\" at Receptor.v(23)" {  } { { "Receptor.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Receptor.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1726012943340 "|Snopping|Receptor:u_Receptor"}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1726012943503 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1726012943610 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726012943610 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Operation\[1\] " "No output dependent on input pin \"i_Operation\[1\]\"" {  } { { "Snopping.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Snopping.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726012943629 "|Snopping|i_Operation[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Operation\[0\] " "No output dependent on input pin \"i_Operation\[0\]\"" {  } { { "Snopping.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Snopping.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726012943629 "|Snopping|i_Operation[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Clock " "No output dependent on input pin \"i_Clock\"" {  } { { "Snopping.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Snopping.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726012943629 "|Snopping|i_Clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_Start " "No output dependent on input pin \"i_Start\"" {  } { { "Snopping.v" "" { Text "C:/Users/NATAN/Downloads/Pratica 4_GabrielQuezada_NatanRocha/SnoppingParte1/SnoppingParte1/Snopping/Snopping.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1726012943629 "|Snopping|i_Start"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1726012943629 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1726012943629 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1726012943629 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1726012943629 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4602 " "Peak virtual memory: 4602 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1726012943646 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 10 21:02:23 2024 " "Processing ended: Tue Sep 10 21:02:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1726012943646 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1726012943646 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1726012943646 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1726012943646 ""}
