Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Dec 21 14:01:37 2025
| Host         : DESKTOP-OVHT03F running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file RV32I46F5SPSoCTOP_control_sets_placed.rpt
| Design       : RV32I46F5SPSoCTOP
| Device       : xc7a200t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    72 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    15 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             174 |           52 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             159 |           51 |
| Yes          | No                    | Yes                    |             971 |          361 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                  Enable Signal                                  |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                                 | reset                  |                1 |              1 |         1.00 |
|  clk_50mhz     | uart_tx/tx_i_1_n_0                                                              | reset_sync_reg_n_0_[2] |                1 |              1 |         1.00 |
|  clk_50mhz     |                                                                                 | reset                  |                2 |              3 |         1.50 |
|  clk_50mhz     | uart_tx/bit_counter[3]_i_1_n_0                                                  | reset_sync_reg_n_0_[2] |                2 |              4 |         2.00 |
|  clk_50mhz     | debug_uart_controller/byte_cnt[4]_i_1_n_0                                       | reset_sync_reg_n_0_[2] |                2 |              5 |         2.50 |
|  clk_50mhz     | debug_uart_controller/tx_data[6]_i_1_n_0                                        |                        |                3 |              7 |         2.33 |
|  clk_50mhz     | uart_tx/baud_counter[8]_i_1_n_0                                                 | reset_sync_reg_n_0_[2] |                4 |              9 |         2.25 |
|  clk_50mhz     | uart_tx/shift_reg[8]_i_1_n_0                                                    | reset_sync_reg_n_0_[2] |                2 |              9 |         4.50 |
|  clk_50mhz     | rv32i46f_5sp_debug/csr_file/csr_read_out[31]_i_1_n_0                            | reset_sync_reg_n_0_[2] |               13 |             32 |         2.46 |
|  clk_50mhz     | rv32i46f_5sp_debug/mem_wb_register/WB_raw_imm_reg[0]_0[0]                       | reset_sync_reg_n_0_[2] |               13 |             32 |         2.46 |
|  clk_50mhz     | rv32i46f_5sp_debug/trap_controller/WB_raw_imm_reg[0][0]                         | reset_sync_reg_n_0_[2] |               10 |             32 |         3.20 |
|  clk_50mhz     | rv32i46f_5sp_debug/trap_controller/WB_raw_imm_reg[0]_0[0]                       | reset_sync_reg_n_0_[2] |               13 |             32 |         2.46 |
|  clk_50mhz     | button_controller/cpu_clk_enable_reg[0]                                         | reset_sync_reg_n_0_[2] |               25 |             41 |         1.64 |
|  clk_50mhz     | rv32i46f_5sp_debug/trap_controller/E[0]                                         | reset_sync_reg_n_0_[2] |               26 |             93 |         3.58 |
|  clk_50mhz     | button_controller/E[0]                                                          |                        |               38 |            115 |         3.03 |
|  clk_50mhz     | rv32i46f_5sp_debug/mem_wb_register/debug_reg_addr_q0                            |                        |               21 |            125 |         5.95 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[8]_0                      |                        |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[9]_1                      |                        |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_memory_write_reg_0                       |                        |               32 |            128 |         4.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/ex_mem_register/MEM_memory_write_reg_1                       |                        |               32 |            128 |         4.00 |
|  clk_50mhz     |                                                                                 | reset_sync_reg_n_0_[2] |               49 |            170 |         3.47 |
|  clk_50mhz     | rv32i46f_5sp_debug/trap_controller/FSM_sequential_trap_handle_state_reg[3]_2[0] | reset_sync_reg_n_0_[2] |               81 |            243 |         3.00 |
|  clk_50mhz     | rv32i46f_5sp_debug/trap_controller/FSM_sequential_trap_handle_state_reg[3]_1    | reset_sync_reg_n_0_[2] |              169 |            438 |         2.59 |
+----------------+---------------------------------------------------------------------------------+------------------------+------------------+----------------+--------------+


