0.6
2019.1
May 24 2019
15:06:07
E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/twoBitAdder_Subtractor.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/twoBitAdder_Subtractor.srcs/sim_1/new/testBenchAdd.sv,1571691169,systemVerilog,,,,testFullAdder,,,,,,,,
E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/twoBitAdder_Subtractor.srcs/sources_1/new/twoBitAdder.sv,1571690018,systemVerilog,,E:/VivadoProjects/Lab2/twoBitAdder_Subtractor/twoBitAdder_Subtractor.srcs/sim_1/new/testBenchAdd.sv,,fullAdder;twoBitAdder,,,,,,,,
