Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 5d35382b825b4d0bb73f00c1a4f8066d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_top_level1_behav xil_defaultlib.tb_top_level1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture arch of entity xil_defaultlib.bs_cell [bs_cell_default]
Compiling architecture arch of entity xil_defaultlib.bs_register [bs_register_default]
Compiling architecture arch of entity xil_defaultlib.bp_register [bp_register_default]
Compiling architecture arch of entity xil_defaultlib.ir_cell [ir_cell_default]
Compiling architecture arch of entity xil_defaultlib.ir_register [ir_register_default]
Compiling architecture arch of entity xil_defaultlib.tapc_fsm [tapc_fsm_default]
Compiling architecture arch of entity xil_defaultlib.toplevel [toplevel_default]
Compiling architecture behavior of entity xil_defaultlib.tb_top_level1
Built simulation snapshot tb_top_level1_behav
