{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@86:96@HdlIdDef", "  input response_valid,\n  output reg response_ready = 1'b1\n\n);\n\nlocalparam MEASURED_LENGTH_WIDTH = (DMA_2D_TRANSFER == 1) ? 32 : DMA_LENGTH_WIDTH;\n\n// DMA transfer signals\nreg up_dma_req_valid = 1'b0;\nwire up_dma_req_ready;\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[91, "localparam MEASURED_LENGTH_WIDTH = (DMA_2D_TRANSFER == 1) ? 32 : DMA_LENGTH_WIDTH;\n"]], "Add": []}}