

================================================================
== Vitis HLS Report for 'hls_snn_izikevich_Pipeline_synapses_layer_updates_VITIS_LOOP_22_1'
================================================================
* Date:           Thu Mar  7 19:18:24 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        proj
* Solution:       solution (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  40.00 ns|  25.945 ns|    10.80 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.680 us|  0.680 us|   17|   17|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                 Loop Name                |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- synapses_layer_updates_VITIS_LOOP_22_1  |       15|       15|         5|          1|          1|    12|       yes|
        +------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.28>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%xl = alloca i32 1"   --->   Operation 9 'alloca' 'xl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%x_1 = alloca i32 1"   --->   Operation 10 'alloca' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%l = alloca i32 1"   --->   Operation 11 'alloca' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 0, i2 %l"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %x_1"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %xl"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %x"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body3.i.i.i"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i4 %indvar_flatten" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 19 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.73ns)   --->   "%icmp_ln22 = icmp_eq  i4 %indvar_flatten_load, i4 12" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 20 'icmp' 'icmp_ln22' <Predicate = true> <Delay = 1.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.73ns)   --->   "%add_ln22_4 = add i4 %indvar_flatten_load, i4 1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 21 'add' 'add_ln22_4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln22 = br i1 %icmp_ln22, void %for.inc31.i.i.i, void %_Z20hls_snn_process_stepPjRN3hls6streamINS0_4axisI6ap_intILi64EELm0ELm0ELm0EEELi0EEES7_S7_S7_.exit.exitStub" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 22 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%xl_load = load i3 %xl" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 23 'load' 'xl_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%l_load = load i2 %l" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 24 'load' 'l_load' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.56ns)   --->   "%add_ln22 = add i2 %l_load, i2 1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 25 'add' 'add_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.65ns)   --->   "%icmp_ln22_1 = icmp_eq  i3 %xl_load, i3 6" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 26 'icmp' 'icmp_ln22_1' <Predicate = (!icmp_ln22)> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.98ns)   --->   "%select_ln22 = select i1 %icmp_ln22_1, i3 0, i3 %xl_load" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 27 'select' 'select_ln22' <Predicate = (!icmp_ln22)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.99ns)   --->   "%select_ln22_2 = select i1 %icmp_ln22_1, i2 %add_ln22, i2 %l_load" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 28 'select' 'select_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln25 = trunc i2 %select_ln22_2" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 29 'trunc' 'trunc_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 %trunc_ln25, i3 0" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %select_ln22_2, i1 0" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 31 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i3 %tmp_1" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 32 'zext' 'zext_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln25 = sub i4 %tmp_s, i4 %zext_ln25" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 33 'sub' 'sub_ln25' <Predicate = (!icmp_ln22)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 34 [1/1] (1.56ns)   --->   "%cmp6_i_i_i_mid1 = icmp_eq  i2 %add_ln22, i2 0" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 34 'icmp' 'cmp6_i_i_i_mid1' <Predicate = (!icmp_ln22)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln25_1 = zext i3 %select_ln22" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 35 'zext' 'zext_ln25_1' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (3.31ns) (root node of TernaryAdder)   --->   "%add_ln25 = add i4 %sub_ln25, i4 %zext_ln25_1" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 36 'add' 'add_ln25' <Predicate = (!icmp_ln22)> <Delay = 3.31> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.65> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln25_2 = zext i4 %add_ln25" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 37 'zext' 'zext_ln25_2' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%synapse_s_mem_addr = getelementptr i32 %synapse_s_mem, i64 0, i64 %zext_ln25_2" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 38 'getelementptr' 'synapse_s_mem_addr' <Predicate = (!icmp_ln22)> <Delay = 0.00>
ST_1 : Operation 39 [2/2] (2.32ns)   --->   "%synapse_value = load i4 %synapse_s_mem_addr" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 39 'load' 'synapse_value' <Predicate = (!icmp_ln22)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_1 : Operation 40 [1/1] (1.65ns)   --->   "%add_ln22_2 = add i3 %select_ln22, i3 1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 40 'add' 'add_ln22_2' <Predicate = (!icmp_ln22)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln22 = store i4 %add_ln22_4, i4 %indvar_flatten" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 41 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln22 = store i2 %select_ln22_2, i2 %l" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 42 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln22 = store i3 %add_ln22_2, i3 %xl" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 43 'store' 'store_ln22' <Predicate = (!icmp_ln22)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 14.7>
ST_2 : Operation 44 [1/2] (2.32ns)   --->   "%synapse_value = load i4 %synapse_s_mem_addr" [src/snn_izhikevich.h:25->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 44 'load' 'synapse_value' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_2 : [1/1] (3.10ns)   --->   Input mux for Operation 45 '%new_synapse = fmul i32 %synapse_value, i32 0.9'
ST_2 : Operation 45 [2/2] (9.27ns)   --->   "%new_synapse = fmul i32 %synapse_value, i32 0.9" [src/snn_izhikevich.h:26->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 45 'fmul' 'new_synapse' <Predicate = true> <Delay = 9.27> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 12.3>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%x_load = load i4 %x" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 46 'load' 'x_load' <Predicate = (!icmp_ln22_1)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%x_1_load = load i4 %x_1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 47 'load' 'x_1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.73ns)   --->   "%add_ln22_1 = add i4 %x_1_load, i4 6" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 48 'add' 'add_ln22_1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (1.02ns)   --->   "%select_ln22_1 = select i1 %icmp_ln22_1, i4 %add_ln22_1, i4 %x_load" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 49 'select' 'select_ln22_1' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.02ns)   --->   "%select_ln22_5 = select i1 %icmp_ln22_1, i4 %add_ln22_1, i4 %x_1_load" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 50 'select' 'select_ln22_5' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln22 = zext i4 %select_ln22_1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 51 'zext' 'zext_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln22 = trunc i4 %select_ln22_1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 52 'trunc' 'trunc_ln22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/2] (12.3ns)   --->   "%new_synapse = fmul i32 %synapse_value, i32 0.9" [src/snn_izhikevich.h:26->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 53 'fmul' 'new_synapse' <Predicate = true> <Delay = 12.3> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%v_mem_addr = getelementptr i32 %v_mem, i64 0, i64 %zext_ln22" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 54 'getelementptr' 'v_mem_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [2/2] (2.32ns)   --->   "%v_mem_load = load i4 %v_mem_addr" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 55 'load' 'v_mem_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_3 : Operation 56 [1/1] (1.73ns)   --->   "%add_ln22_3 = add i4 %select_ln22_1, i4 1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 56 'add' 'add_ln22_3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln22 = store i4 %select_ln22_5, i4 %x_1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 57 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>
ST_3 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln22 = store i4 %add_ln22_3, i4 %x" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 58 'store' 'store_ln22' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 25.9>
ST_4 : Operation 59 [1/1] (1.56ns)   --->   "%cmp6_i_i_i5 = icmp_eq  i2 %l_load, i2 0" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 59 'icmp' 'cmp6_i_i_i5' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%select_ln22_3 = select i1 %icmp_ln22_1, i1 %cmp6_i_i_i_mid1, i1 %cmp6_i_i_i5" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 60 'select' 'select_ln22_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (1.56ns)   --->   "%cmp14_i_i_i3 = icmp_eq  i2 %l_load, i2 1" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 61 'icmp' 'cmp14_i_i_i3' <Predicate = (!icmp_ln22_1)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/2] (2.32ns)   --->   "%v_mem_load = load i4 %v_mem_addr" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 62 'load' 'v_mem_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%bitcast_ln28 = bitcast i32 %v_mem_load" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 63 'bitcast' 'bitcast_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln28, i32 23, i32 30" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 64 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i32 %bitcast_ln28" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 65 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (1.91ns)   --->   "%icmp_ln28 = icmp_ne  i8 %tmp_8, i8 255" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 66 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (2.28ns)   --->   "%icmp_ln28_1 = icmp_eq  i23 %trunc_ln28, i23 0" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 67 'icmp' 'icmp_ln28_1' <Predicate = true> <Delay = 2.28> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.28> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%or_ln28 = or i1 %icmp_ln28_1, i1 %icmp_ln28" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 68 'or' 'or_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (1.94ns)   --->   Input mux for Operation 69 '%tmp_9 = fcmp_oge  i32 %v_mem_load, i32 35'
ST_4 : Operation 69 [1/1] (20.6ns)   --->   "%tmp_9 = fcmp_oge  i32 %v_mem_load, i32 35" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 69 'fcmp' 'tmp_9' <Predicate = true> <Delay = 20.6> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 0> <II = 1> <Delay = 22.6> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_1)   --->   "%and_ln28 = and i1 %or_ln28, i1 %tmp_9" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 70 'and' 'and_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (3.20ns)   --->   Input mux for Operation 71 '%add_i_i_i = fadd i32 %new_synapse, i32 1'
ST_4 : Operation 71 [2/2] (19.3ns)   --->   "%add_i_i_i = fadd i32 %new_synapse, i32 1" [src/snn_izhikevich.h:29->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 71 'fadd' 'add_i_i_i' <Predicate = true> <Delay = 19.3> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.65ns)   --->   "%add_ln30 = add i3 %trunc_ln22, i3 2" [src/snn_izhikevich.h:30->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 72 'add' 'add_ln30' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i3 %add_ln30" [src/snn_izhikevich.h:30->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 73 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%p_mem_addr = getelementptr i1 %p_mem, i64 0, i64 %zext_ln30" [src/snn_izhikevich.h:30->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 74 'getelementptr' 'p_mem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (2.32ns)   --->   "%p_mem_load = load i3 %p_mem_addr" [src/snn_izhikevich.h:30->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 75 'load' 'p_mem_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_4 : Operation 76 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln28_1 = and i1 %select_ln22_3, i1 %and_ln28" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 76 'and' 'and_ln28_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 91 'ret' 'ret_ln0' <Predicate = (icmp_ln22)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 25.5>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @synapses_layer_updates_VITIS_LOOP_22_1_str"   --->   Operation 77 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 78 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%select_ln22_4 = select i1 %icmp_ln22_1, i1 %cmp6_i_i_i5, i1 %cmp14_i_i_i3" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 79 'select' 'select_ln22_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln23 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22" [src/snn_izhikevich.h:23->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 80 'specpipeline' 'specpipeline_ln23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln22 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 81 'specloopname' 'specloopname_ln22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/2] (22.5ns)   --->   "%add_i_i_i = fadd i32 %new_synapse, i32 1" [src/snn_izhikevich.h:29->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 82 'fadd' 'add_i_i_i' <Predicate = true> <Delay = 22.5> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/2] (2.32ns)   --->   "%p_mem_load = load i3 %p_mem_addr" [src/snn_izhikevich.h:30->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 83 'load' 'p_mem_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 6> <RAM>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln28_1)   --->   "%select_ln28 = select i1 %and_ln28_1, i32 %add_i_i_i, i32 %new_synapse" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 84 'select' 'select_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%xor_ln28 = xor i1 %and_ln28_1, i1 1" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 85 'xor' 'xor_ln28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln28_3)   --->   "%and_ln28_2 = and i1 %select_ln22_4, i1 %xor_ln28" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 86 'and' 'and_ln28_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 87 [1/1] (0.99ns) (out node of the LUT)   --->   "%and_ln28_3 = and i1 %and_ln28_2, i1 %p_mem_load" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 87 'and' 'and_ln28_3' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln28_1 = select i1 %and_ln28_3, i32 %add_i_i_i, i32 %select_ln28" [src/snn_izhikevich.h:28->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 88 'select' 'select_ln28_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (2.32ns)   --->   "%store_ln29 = store i32 %select_ln28_1, i4 %synapse_s_mem_addr" [src/snn_izhikevich.h:29->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 89 'store' 'store_ln29' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12> <RAM>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln22 = br void %for.body3.i.i.i" [src/snn_izhikevich.h:22->src/snn_izhikevich.h:233->src/snn_izhikevich_top.cpp:59->src/snn_izhikevich_top.cpp:89]   --->   Operation 90 'br' 'br_ln22' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ synapse_s_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ v_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                     (alloca           ) [ 011100]
xl                    (alloca           ) [ 010000]
x_1                   (alloca           ) [ 011100]
l                     (alloca           ) [ 010000]
indvar_flatten        (alloca           ) [ 010000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
store_ln0             (store            ) [ 000000]
br_ln0                (br               ) [ 000000]
indvar_flatten_load   (load             ) [ 000000]
icmp_ln22             (icmp             ) [ 011110]
add_ln22_4            (add              ) [ 000000]
br_ln22               (br               ) [ 000000]
xl_load               (load             ) [ 000000]
l_load                (load             ) [ 011110]
add_ln22              (add              ) [ 000000]
icmp_ln22_1           (icmp             ) [ 011111]
select_ln22           (select           ) [ 000000]
select_ln22_2         (select           ) [ 000000]
trunc_ln25            (trunc            ) [ 000000]
tmp_s                 (bitconcatenate   ) [ 000000]
tmp_1                 (bitconcatenate   ) [ 000000]
zext_ln25             (zext             ) [ 000000]
sub_ln25              (sub              ) [ 000000]
cmp6_i_i_i_mid1       (icmp             ) [ 011110]
zext_ln25_1           (zext             ) [ 000000]
add_ln25              (add              ) [ 000000]
zext_ln25_2           (zext             ) [ 000000]
synapse_s_mem_addr    (getelementptr    ) [ 011111]
add_ln22_2            (add              ) [ 000000]
store_ln22            (store            ) [ 000000]
store_ln22            (store            ) [ 000000]
store_ln22            (store            ) [ 000000]
synapse_value         (load             ) [ 010100]
x_load                (load             ) [ 000000]
x_1_load              (load             ) [ 000000]
add_ln22_1            (add              ) [ 000000]
select_ln22_1         (select           ) [ 000000]
select_ln22_5         (select           ) [ 000000]
zext_ln22             (zext             ) [ 000000]
trunc_ln22            (trunc            ) [ 010010]
new_synapse           (fmul             ) [ 010011]
v_mem_addr            (getelementptr    ) [ 010010]
add_ln22_3            (add              ) [ 000000]
store_ln22            (store            ) [ 000000]
store_ln22            (store            ) [ 000000]
cmp6_i_i_i5           (icmp             ) [ 010001]
select_ln22_3         (select           ) [ 000000]
cmp14_i_i_i3          (icmp             ) [ 010001]
v_mem_load            (load             ) [ 000000]
bitcast_ln28          (bitcast          ) [ 000000]
tmp_8                 (partselect       ) [ 000000]
trunc_ln28            (trunc            ) [ 000000]
icmp_ln28             (icmp             ) [ 000000]
icmp_ln28_1           (icmp             ) [ 000000]
or_ln28               (or               ) [ 000000]
tmp_9                 (fcmp             ) [ 000000]
and_ln28              (and              ) [ 000000]
add_ln30              (add              ) [ 000000]
zext_ln30             (zext             ) [ 000000]
p_mem_addr            (getelementptr    ) [ 010001]
and_ln28_1            (and              ) [ 010001]
specloopname_ln0      (specloopname     ) [ 000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000]
select_ln22_4         (select           ) [ 000000]
specpipeline_ln23     (specpipeline     ) [ 000000]
specloopname_ln22     (specloopname     ) [ 000000]
add_i_i_i             (fadd             ) [ 000000]
p_mem_load            (load             ) [ 000000]
select_ln28           (select           ) [ 000000]
xor_ln28              (xor              ) [ 000000]
and_ln28_2            (and              ) [ 000000]
and_ln28_3            (and              ) [ 000000]
select_ln28_1         (select           ) [ 000000]
store_ln29            (store            ) [ 000000]
br_ln22               (br               ) [ 000000]
ret_ln0               (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="synapse_s_mem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="synapse_s_mem"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v_mem">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mem"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_mem">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_mem"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="synapses_layer_updates_VITIS_LOOP_22_1_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="x_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="xl_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="xl/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="x_1_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_1/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="l_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="indvar_flatten_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="synapse_s_mem_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="4" slack="0"/>
<pin id="94" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="synapse_s_mem_addr/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="4"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="0"/>
<pin id="102" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="103" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="105" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="synapse_value/1 store_ln29/5 "/>
</bind>
</comp>

<comp id="107" class="1004" name="v_mem_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="4" slack="0"/>
<pin id="111" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_mem_addr/3 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_mem_load/3 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_mem_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_mem_addr/4 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="3" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_mem_load/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="1"/>
<pin id="135" dir="0" index="1" bw="32" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add_i_i_i/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="new_synapse/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_9_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="store_ln0_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="1" slack="0"/>
<pin id="152" dir="0" index="1" bw="4" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="store_ln0_store_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="2" slack="0"/>
<pin id="158" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="4" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln0_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="3" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="indvar_flatten_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="4" slack="0"/>
<pin id="177" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="icmp_ln22_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="0" index="1" bw="3" slack="0"/>
<pin id="181" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="add_ln22_4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_4/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="xl_load_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="3" slack="0"/>
<pin id="192" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xl_load/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="l_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l_load/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="add_ln22_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="2" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="icmp_ln22_1_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="3" slack="0"/>
<pin id="204" dir="0" index="1" bw="2" slack="0"/>
<pin id="205" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln22_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="select_ln22_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="3" slack="0"/>
<pin id="212" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="select_ln22_2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="0" index="2" bw="2" slack="0"/>
<pin id="220" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_2/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="trunc_ln25_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln25/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_s_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="1" slack="0"/>
<pin id="232" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="2" slack="0"/>
<pin id="239" dir="0" index="2" bw="1" slack="0"/>
<pin id="240" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="zext_ln25_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="3" slack="0"/>
<pin id="246" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="sub_ln25_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="0" index="1" bw="3" slack="0"/>
<pin id="251" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln25/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="cmp6_i_i_i_mid1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp6_i_i_i_mid1/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="zext_ln25_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="3" slack="0"/>
<pin id="262" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_1/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln25_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="4" slack="0"/>
<pin id="266" dir="0" index="1" bw="3" slack="0"/>
<pin id="267" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln25_2_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="0"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_2/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="add_ln22_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="3" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_2/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="store_ln22_store_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="0" index="1" bw="4" slack="0"/>
<pin id="284" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="store_ln22_store_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="2" slack="0"/>
<pin id="288" dir="0" index="1" bw="2" slack="0"/>
<pin id="289" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln22_store_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="3" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="x_load_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="4" slack="2"/>
<pin id="298" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/3 "/>
</bind>
</comp>

<comp id="299" class="1004" name="x_1_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="2"/>
<pin id="301" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_1_load/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="add_ln22_1_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="4" slack="0"/>
<pin id="304" dir="0" index="1" bw="4" slack="0"/>
<pin id="305" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_1/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln22_1_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="2"/>
<pin id="310" dir="0" index="1" bw="4" slack="0"/>
<pin id="311" dir="0" index="2" bw="4" slack="0"/>
<pin id="312" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_1/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln22_5_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="2"/>
<pin id="317" dir="0" index="1" bw="4" slack="0"/>
<pin id="318" dir="0" index="2" bw="4" slack="0"/>
<pin id="319" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_5/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln22_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="4" slack="0"/>
<pin id="324" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln22/3 "/>
</bind>
</comp>

<comp id="327" class="1004" name="trunc_ln22_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln22/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln22_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="4" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln22_3/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="store_ln22_store_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="4" slack="0"/>
<pin id="339" dir="0" index="1" bw="4" slack="2"/>
<pin id="340" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln22_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="4" slack="0"/>
<pin id="344" dir="0" index="1" bw="4" slack="2"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln22/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="cmp6_i_i_i5_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="3"/>
<pin id="349" dir="0" index="1" bw="1" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp6_i_i_i5/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln22_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="3"/>
<pin id="354" dir="0" index="1" bw="1" slack="3"/>
<pin id="355" dir="0" index="2" bw="1" slack="0"/>
<pin id="356" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_3/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="cmp14_i_i_i3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="2" slack="3"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp14_i_i_i3/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="bitcast_ln28_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln28/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_8_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="0" index="2" bw="6" slack="0"/>
<pin id="371" dir="0" index="3" bw="6" slack="0"/>
<pin id="372" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="trunc_ln28_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln28/4 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln28_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="8" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="icmp_ln28_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="23" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28_1/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="or_ln28_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln28/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="and_ln28_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln30_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="3" slack="1"/>
<pin id="407" dir="0" index="1" bw="3" slack="0"/>
<pin id="408" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/4 "/>
</bind>
</comp>

<comp id="410" class="1004" name="zext_ln30_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="0"/>
<pin id="412" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln30/4 "/>
</bind>
</comp>

<comp id="415" class="1004" name="and_ln28_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="1" slack="0"/>
<pin id="418" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_1/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="select_ln22_4_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="4"/>
<pin id="423" dir="0" index="1" bw="1" slack="1"/>
<pin id="424" dir="0" index="2" bw="1" slack="1"/>
<pin id="425" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln22_4/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="select_ln28_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="32" slack="2"/>
<pin id="430" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="xor_ln28_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="1"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln28/5 "/>
</bind>
</comp>

<comp id="437" class="1004" name="and_ln28_2_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_2/5 "/>
</bind>
</comp>

<comp id="443" class="1004" name="and_ln28_3_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln28_3/5 "/>
</bind>
</comp>

<comp id="449" class="1004" name="select_ln28_1_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="1" slack="0"/>
<pin id="451" dir="0" index="1" bw="32" slack="0"/>
<pin id="452" dir="0" index="2" bw="32" slack="0"/>
<pin id="453" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln28_1/5 "/>
</bind>
</comp>

<comp id="458" class="1005" name="x_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="4" slack="0"/>
<pin id="460" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="465" class="1005" name="xl_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="3" slack="0"/>
<pin id="467" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="xl "/>
</bind>
</comp>

<comp id="472" class="1005" name="x_1_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="0"/>
<pin id="474" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

<comp id="479" class="1005" name="l_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="0"/>
<pin id="481" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="486" class="1005" name="indvar_flatten_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="0"/>
<pin id="488" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="493" class="1005" name="icmp_ln22_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="3"/>
<pin id="495" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln22 "/>
</bind>
</comp>

<comp id="497" class="1005" name="l_load_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="2" slack="3"/>
<pin id="499" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="l_load "/>
</bind>
</comp>

<comp id="503" class="1005" name="icmp_ln22_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="1" slack="2"/>
<pin id="505" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln22_1 "/>
</bind>
</comp>

<comp id="511" class="1005" name="cmp6_i_i_i_mid1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="3"/>
<pin id="513" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp6_i_i_i_mid1 "/>
</bind>
</comp>

<comp id="516" class="1005" name="synapse_s_mem_addr_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="1"/>
<pin id="518" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="synapse_s_mem_addr "/>
</bind>
</comp>

<comp id="522" class="1005" name="synapse_value_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="synapse_value "/>
</bind>
</comp>

<comp id="527" class="1005" name="trunc_ln22_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="3" slack="1"/>
<pin id="529" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln22 "/>
</bind>
</comp>

<comp id="532" class="1005" name="new_synapse_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="1"/>
<pin id="534" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="new_synapse "/>
</bind>
</comp>

<comp id="538" class="1005" name="v_mem_addr_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="1"/>
<pin id="540" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="v_mem_addr "/>
</bind>
</comp>

<comp id="543" class="1005" name="cmp6_i_i_i5_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="1"/>
<pin id="545" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp6_i_i_i5 "/>
</bind>
</comp>

<comp id="548" class="1005" name="cmp14_i_i_i3_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="1" slack="1"/>
<pin id="550" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp14_i_i_i3 "/>
</bind>
</comp>

<comp id="553" class="1005" name="p_mem_addr_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="3" slack="1"/>
<pin id="555" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="p_mem_addr "/>
</bind>
</comp>

<comp id="558" class="1005" name="and_ln28_1_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="1"/>
<pin id="560" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln28_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="6" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="0" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="106"><net_src comp="90" pin="3"/><net_sink comp="97" pin=2"/></net>

<net id="112"><net_src comp="2" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="28" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="97" pin="7"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="114" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="10" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="12" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="175" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="16" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="200"><net_src comp="193" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="206"><net_src comp="190" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="207"><net_src comp="20" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="213"><net_src comp="202" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="12" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="190" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="221"><net_src comp="202" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="196" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="193" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="227"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="224" pin="1"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="12" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="241"><net_src comp="24" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="216" pin="3"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="26" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="247"><net_src comp="236" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="252"><net_src comp="228" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="244" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="196" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="10" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="208" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="248" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="260" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="264" pin="2"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="279"><net_src comp="208" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="184" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="216" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="295"><net_src comp="275" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="306"><net_src comp="299" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="307"><net_src comp="34" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="313"><net_src comp="302" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="296" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="302" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="321"><net_src comp="299" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="325"><net_src comp="308" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="330"><net_src comp="308" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="335"><net_src comp="308" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="16" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="315" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="346"><net_src comp="331" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="351"><net_src comp="10" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="347" pin="2"/><net_sink comp="352" pin=2"/></net>

<net id="362"><net_src comp="18" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="366"><net_src comp="114" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="373"><net_src comp="36" pin="0"/><net_sink comp="367" pin=0"/></net>

<net id="374"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="38" pin="0"/><net_sink comp="367" pin=2"/></net>

<net id="376"><net_src comp="40" pin="0"/><net_sink comp="367" pin=3"/></net>

<net id="380"><net_src comp="363" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="385"><net_src comp="367" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="42" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="377" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="44" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="381" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="393" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="144" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="50" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="405" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="414"><net_src comp="410" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="419"><net_src comp="352" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="399" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="431"><net_src comp="133" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="68" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="441"><net_src comp="421" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="437" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="127" pin="3"/><net_sink comp="443" pin=1"/></net>

<net id="454"><net_src comp="443" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="455"><net_src comp="133" pin="2"/><net_sink comp="449" pin=1"/></net>

<net id="456"><net_src comp="426" pin="3"/><net_sink comp="449" pin=2"/></net>

<net id="457"><net_src comp="449" pin="3"/><net_sink comp="97" pin=1"/></net>

<net id="461"><net_src comp="70" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="468"><net_src comp="74" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="470"><net_src comp="465" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="471"><net_src comp="465" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="475"><net_src comp="78" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="477"><net_src comp="472" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="478"><net_src comp="472" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="482"><net_src comp="82" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="155" pin=1"/></net>

<net id="484"><net_src comp="479" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="485"><net_src comp="479" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="489"><net_src comp="86" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="150" pin=1"/></net>

<net id="491"><net_src comp="486" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="492"><net_src comp="486" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="496"><net_src comp="178" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="500"><net_src comp="193" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="502"><net_src comp="497" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="506"><net_src comp="202" pin="2"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="510"><net_src comp="503" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="514"><net_src comp="254" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="519"><net_src comp="90" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="525"><net_src comp="97" pin="7"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="530"><net_src comp="327" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="535"><net_src comp="138" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="541"><net_src comp="107" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="546"><net_src comp="347" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="551"><net_src comp="358" pin="2"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="556"><net_src comp="120" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="561"><net_src comp="415" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="432" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: synapse_s_mem | {5 }
 - Input state : 
	Port: hls_snn_izikevich_Pipeline_synapses_layer_updates_VITIS_LOOP_22_1 : synapse_s_mem | {1 2 }
	Port: hls_snn_izikevich_Pipeline_synapses_layer_updates_VITIS_LOOP_22_1 : v_mem | {3 4 }
	Port: hls_snn_izikevich_Pipeline_synapses_layer_updates_VITIS_LOOP_22_1 : p_mem | {4 5 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln22 : 2
		add_ln22_4 : 2
		br_ln22 : 3
		xl_load : 1
		l_load : 1
		add_ln22 : 2
		icmp_ln22_1 : 2
		select_ln22 : 3
		select_ln22_2 : 3
		trunc_ln25 : 4
		tmp_s : 5
		tmp_1 : 4
		zext_ln25 : 5
		sub_ln25 : 6
		cmp6_i_i_i_mid1 : 3
		zext_ln25_1 : 4
		add_ln25 : 7
		zext_ln25_2 : 8
		synapse_s_mem_addr : 9
		synapse_value : 10
		add_ln22_2 : 4
		store_ln22 : 3
		store_ln22 : 4
		store_ln22 : 5
	State 2
		new_synapse : 1
	State 3
		add_ln22_1 : 1
		select_ln22_1 : 2
		select_ln22_5 : 2
		zext_ln22 : 3
		trunc_ln22 : 3
		v_mem_addr : 4
		v_mem_load : 5
		add_ln22_3 : 3
		store_ln22 : 3
		store_ln22 : 4
	State 4
		select_ln22_3 : 1
		bitcast_ln28 : 1
		tmp_8 : 2
		trunc_ln28 : 2
		icmp_ln28 : 3
		icmp_ln28_1 : 3
		or_ln28 : 4
		tmp_9 : 1
		and_ln28 : 4
		zext_ln30 : 1
		p_mem_addr : 2
		p_mem_load : 3
		and_ln28_1 : 4
	State 5
		select_ln28 : 1
		store_ln29 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|   fadd   |       grp_fu_133       |    2    |   177   |   385   |
|----------|------------------------|---------|---------|---------|
|   fmul   |       grp_fu_138       |    3    |   128   |   320   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln22_fu_178    |    0    |    0    |    13   |
|          |   icmp_ln22_1_fu_202   |    0    |    0    |    11   |
|          | cmp6_i_i_i_mid1_fu_254 |    0    |    0    |    10   |
|   icmp   |   cmp6_i_i_i5_fu_347   |    0    |    0    |    10   |
|          |   cmp14_i_i_i3_fu_358  |    0    |    0    |    10   |
|          |    icmp_ln28_fu_381    |    0    |    0    |    15   |
|          |   icmp_ln28_1_fu_387   |    0    |    0    |    30   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln22_fu_208   |    0    |    0    |    3    |
|          |  select_ln22_2_fu_216  |    0    |    0    |    2    |
|          |  select_ln22_1_fu_308  |    0    |    0    |    4    |
|  select  |  select_ln22_5_fu_315  |    0    |    0    |    4    |
|          |  select_ln22_3_fu_352  |    0    |    0    |    2    |
|          |  select_ln22_4_fu_421  |    0    |    0    |    2    |
|          |   select_ln28_fu_426   |    0    |    0    |    32   |
|          |  select_ln28_1_fu_449  |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |    add_ln22_4_fu_184   |    0    |    0    |    13   |
|          |     add_ln22_fu_196    |    0    |    0    |    10   |
|          |     add_ln25_fu_264    |    0    |    0    |    7    |
|    add   |    add_ln22_2_fu_275   |    0    |    0    |    11   |
|          |    add_ln22_1_fu_302   |    0    |    0    |    13   |
|          |    add_ln22_3_fu_331   |    0    |    0    |    13   |
|          |     add_ln30_fu_405    |    0    |    0    |    11   |
|----------|------------------------|---------|---------|---------|
|          |     and_ln28_fu_399    |    0    |    0    |    2    |
|    and   |    and_ln28_1_fu_415   |    0    |    0    |    2    |
|          |    and_ln28_2_fu_437   |    0    |    0    |    2    |
|          |    and_ln28_3_fu_443   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    sub   |     sub_ln25_fu_248    |    0    |    0    |    7    |
|----------|------------------------|---------|---------|---------|
|    or    |     or_ln28_fu_393     |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln28_fu_432    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|   fcmp   |      tmp_9_fu_144      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    trunc_ln25_fu_224   |    0    |    0    |    0    |
|   trunc  |    trunc_ln22_fu_327   |    0    |    0    |    0    |
|          |    trunc_ln28_fu_377   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|bitconcatenate|      tmp_s_fu_228      |    0    |    0    |    0    |
|          |      tmp_1_fu_236      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    zext_ln25_fu_244    |    0    |    0    |    0    |
|          |   zext_ln25_1_fu_260   |    0    |    0    |    0    |
|   zext   |   zext_ln25_2_fu_270   |    0    |    0    |    0    |
|          |    zext_ln22_fu_322    |    0    |    0    |    0    |
|          |    zext_ln30_fu_410    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|      tmp_8_fu_367      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    5    |   305   |   982   |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    and_ln28_1_reg_558    |    1   |
|   cmp14_i_i_i3_reg_548   |    1   |
|    cmp6_i_i_i5_reg_543   |    1   |
|  cmp6_i_i_i_mid1_reg_511 |    1   |
|    icmp_ln22_1_reg_503   |    1   |
|     icmp_ln22_reg_493    |    1   |
|  indvar_flatten_reg_486  |    4   |
|      l_load_reg_497      |    2   |
|         l_reg_479        |    2   |
|    new_synapse_reg_532   |   32   |
|    p_mem_addr_reg_553    |    3   |
|synapse_s_mem_addr_reg_516|    4   |
|   synapse_value_reg_522  |   32   |
|    trunc_ln22_reg_527    |    3   |
|    v_mem_addr_reg_538    |    4   |
|        x_1_reg_472       |    4   |
|         x_reg_458        |    4   |
|        xl_reg_465        |    3   |
+--------------------------+--------+
|           Total          |   103  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_97 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_114 |  p0  |   2  |   4  |    8   ||    9    |
| grp_access_fu_127 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_138    |  p0  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   78   ||  6.352  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   305  |   982  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   36   |
|  Register |    -   |    -   |   103  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    6   |   408  |  1018  |
+-----------+--------+--------+--------+--------+
