#include <util/atomic.h>
#include "clock.h"

/*
   Use dividers and counters to get 1 second from the clock
   frequency. You need to get F_CPU = prescaler * TOP_A * TOP_B.

   In our case prescaler is 256 and TOP_A is 250, we generate
   Counter2 compare match A interrupt every 250x256 cycles which 4 ms
   when F_CPU is 16MHz. It is then counted to full seconds by an
   additional 250 counter TOP_B.

   Counter2 compare match B interrupt is available for accuracy
   timing, having granularity of prescaler / F_CPU = 16Âµs
*/

#define TOP_A 250 // Counter TOP value in OCR2A
#define TOP_B 250 // Software divider

static volatile uint8_t counter_b = TOP_B;
static bool is_set = false;

void clock_init(void)
{
	// CTC with OCRA as TOP.
	TCCR2A |= _BV(WGM21);
	// We get an interrupt every prescaler * TOP_A cycles.
	OCR2A = TOP_A-1;
	// Enable Timer Compare match A interrupt.
	TIMSK2 |= _BV(OCIE2A);
	// Prescaler F_CPU / 256.
	TCCR2B |= _BV(CS22) | _BV(CS21);
}

void clock_set(time_t now, int32_t zone)
{
	now -= UNIX_OFFSET;
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
		// Reset counters
		TCNT2 = 0;
		counter_b = 0;
		set_system_time(now);
		set_zone(zone);
		is_set = true;
	}
}

bool clock_is_set(void)
{
	return is_set;
}

void clock_arm_timer(uint8_t delay)
{
	// To avoid difficult to handle integer overflows, we are
	// using 16 bit integer for the math and then do integer
	// modulo operation.
	uint16_t target = (uint16_t)TCNT2 + delay;
	if (target >= TOP_A) target -= TOP_A;

	// Set timer B match to given target.
	OCR2B = target;

	// Clear interrupt flag
	TIFR2 |= _BV(OCF2B);
	
	// Enable Timer Compare match B interrupt.
	TIMSK2 |= _BV(OCIE2B);
}

// Timer interrupt increments counter_b until full second is elapsed.
ISR(TIMER2_COMPA_vect)
{
	counter_b--;
	if (counter_b == 0) {
		system_tick();
		counter_b = TOP_B;
	}
}
