{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749068060132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749068060138 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 04 17:14:20 2025 " "Processing started: Wed Jun 04 17:14:20 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749068060138 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749068060138 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DETECTORDESEQUENCIA -c DETECTORDESEQUENCIA " "Command: quartus_map --read_settings_files=on --write_settings_files=off DETECTORDESEQUENCIA -c DETECTORDESEQUENCIA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749068060138 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749068060476 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749068060476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-behavorial " "Found design unit 1: FFD-behavorial" {  } { { "FFD.vhd" "" { Text "C:/ProjetosCD/LAB06/FFD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749068071175 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/ProjetosCD/LAB06/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749068071175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749068071175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectordesequencia.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detectordesequencia.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_machine_jk-gate_level " "Found design unit 1: state_machine_jk-gate_level" {  } { { "DETECTORDESEQUENCIA.vhd" "" { Text "C:/ProjetosCD/LAB06/DETECTORDESEQUENCIA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749068071178 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_machine_jk " "Found entity 1: state_machine_jk" {  } { { "DETECTORDESEQUENCIA.vhd" "" { Text "C:/ProjetosCD/LAB06/DETECTORDESEQUENCIA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749068071178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749068071178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED7SEG_VHDL-GATE_LEVEL " "Found design unit 1: LED7SEG_VHDL-GATE_LEVEL" {  } { { "LED7SEG.vhd" "" { Text "C:/ProjetosCD/LAB06/LED7SEG.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749068071182 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED7SEG_VHDL " "Found entity 1: LED7SEG_VHDL" {  } { { "LED7SEG.vhd" "" { Text "C:/ProjetosCD/LAB06/LED7SEG.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749068071182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749068071182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "detectordesequencia_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file detectordesequencia_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DETECTORDESEQUENCIA_TOP-COMPORTALMENTAL " "Found design unit 1: DETECTORDESEQUENCIA_TOP-COMPORTALMENTAL" {  } { { "DETECTORDESEQUENCIA_TOP.vhd" "" { Text "C:/ProjetosCD/LAB06/DETECTORDESEQUENCIA_TOP.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749068071185 ""} { "Info" "ISGN_ENTITY_NAME" "1 DETECTORDESEQUENCIA_TOP " "Found entity 1: DETECTORDESEQUENCIA_TOP" {  } { { "DETECTORDESEQUENCIA_TOP.vhd" "" { Text "C:/ProjetosCD/LAB06/DETECTORDESEQUENCIA_TOP.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749068071185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749068071185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DETECTORDESEQUENCIA_TOP " "Elaborating entity \"DETECTORDESEQUENCIA_TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749068071219 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ffjk.vhd 2 1 " "Using design file ffjk.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFJK-behavioral " "Found design unit 1: FFJK-behavioral" {  } { { "ffjk.vhd" "" { Text "C:/ProjetosCD/LAB06/ffjk.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749068071252 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFJK " "Found entity 1: FFJK" {  } { { "ffjk.vhd" "" { Text "C:/ProjetosCD/LAB06/ffjk.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749068071252 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1749068071252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFJK FFJK:ffjk0 " "Elaborating entity \"FFJK\" for hierarchy \"FFJK:ffjk0\"" {  } { { "DETECTORDESEQUENCIA_TOP.vhd" "ffjk0" { Text "C:/ProjetosCD/LAB06/DETECTORDESEQUENCIA_TOP.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749068071253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_machine_jk state_machine_jk:maq_estado_jk " "Elaborating entity \"state_machine_jk\" for hierarchy \"state_machine_jk:maq_estado_jk\"" {  } { { "DETECTORDESEQUENCIA_TOP.vhd" "maq_estado_jk" { Text "C:/ProjetosCD/LAB06/DETECTORDESEQUENCIA_TOP.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749068071258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED7SEG_VHDL LED7SEG_VHDL:led7seg " "Elaborating entity \"LED7SEG_VHDL\" for hierarchy \"LED7SEG_VHDL:led7seg\"" {  } { { "DETECTORDESEQUENCIA_TOP.vhd" "led7seg" { Text "C:/ProjetosCD/LAB06/DETECTORDESEQUENCIA_TOP.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749068071259 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1749068071613 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1749068071719 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1749068072166 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749068072166 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M1 " "No output dependent on input pin \"M1\"" {  } { { "DETECTORDESEQUENCIA_TOP.vhd" "" { Text "C:/ProjetosCD/LAB06/DETECTORDESEQUENCIA_TOP.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1749068072288 "|DETECTORDESEQUENCIA_TOP|M1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1749068072288 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1749068072288 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1749068072288 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11 " "Implemented 11 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1749068072288 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1749068072288 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749068072305 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 04 17:14:32 2025 " "Processing ended: Wed Jun 04 17:14:32 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749068072305 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749068072305 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749068072305 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749068072305 ""}
