
---------- Begin Simulation Statistics ----------
final_tick                                16643333125                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2482                       # Simulator instruction rate (inst/s)
host_mem_usage                                6497636                       # Number of bytes of host memory used
host_op_rate                                     2491                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3585.16                       # Real time elapsed on the host
host_tick_rate                                4591386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8899015                       # Number of instructions simulated
sim_ops                                       8929898                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016461                       # Number of seconds simulated
sim_ticks                                 16460841875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.949165                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2902027                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2903503                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               557                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2904259                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                100                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             200                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              100                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2905564                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     192                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          132                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     8805400                       # Number of instructions committed
system.cpu.committedOps                       8808415                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.991045                       # CPI: cycles per instruction
system.cpu.discardedOps                          2182                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2998156                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2853331                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            58018                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          227952                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.334331                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                         26337347                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5896602     66.94%     66.94% # Class of committed instruction
system.cpu.op_class_0::IntMult                     42      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::MemRead                2852945     32.39%     99.33% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 58826      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  8808415                       # Class of committed instruction
system.cpu.tickCycles                        26109395                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          113                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54421                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               31859                       # Transaction distribution
system.membus.trans_dist::ReadResp              32124                       # Transaction distribution
system.membus.trans_dist::WriteReq              23017                       # Transaction distribution
system.membus.trans_dist::WriteResp             23017                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           42                       # Transaction distribution
system.membus.trans_dist::CleanEvict               55                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            179                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            86                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        54045                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        54294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        55982                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       108090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       108090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 164435                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         7744                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1934                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        11198                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3458540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      3458540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3481194                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109235                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000146                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012102                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109219     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              109235                       # Request fanout histogram
system.membus.reqLayer6.occupancy           226075715                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1649123                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              316515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              339875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1435110                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          204191105                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             899500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        44544                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        44544                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        64204                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        64204                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         1318                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       217496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1934                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      3460474                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy    282374165                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          1.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    198604000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2985996                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3981327                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      6967323                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3981327                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2985996                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6967323                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6967323                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6967323                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13934646                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6967323                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2985996                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9953318                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2985996                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1026679                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4012674                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9953318                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4012674                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13965993                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        31773                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        31773                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        22272                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        22272                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        41000                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        61440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2066                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       108090                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      3458540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        59755                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        59755    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        59755                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    165886840                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    181124000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1953513693                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39813274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1993326966                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39813274                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39874024                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79687297                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1993326966                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     79687297                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2073014264                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      1966080                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       348160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       204800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     79626547                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     39813274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    119439821                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     39813274                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     79626547                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    119439821                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    119439821                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    119439821                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    238879641                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11456                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11456                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          179                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          192                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       695955                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        50544                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         746499                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       695955                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       695955                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       695955                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        50544                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        746499                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1310720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           5056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2038188                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1428096                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              79                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31852                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           42                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22314                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     39874024                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     79626547                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2985996                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1026679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            307153                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             123820398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         163297                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39813274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     39813274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3981327                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2985996                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86757167                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         163297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     79687297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    119439821                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6967323                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4012674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           307153                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            210577565                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        42.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     20258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     30451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        78.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003134937000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          779                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          779                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               66614                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              22435                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31851                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22314                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31851                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22314                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    535                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1411                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      43.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1241784420                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  156585000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2063855670                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39653.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.16                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65904.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        35                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    29161                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20760                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31850                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                22314                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   25641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    115                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.113116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   834.631885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.868723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          121      3.26%      3.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          102      2.75%      6.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           43      1.16%      7.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           56      1.51%      8.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          124      3.34%     12.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           50      1.35%     13.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           75      2.02%     15.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           69      1.86%     17.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3073     82.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3713                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          779                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.219512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.541538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            757     97.18%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.13%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.13%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            2      0.26%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            8      1.03%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1888-1919            4      0.51%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1951            6      0.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           779                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      28.653402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     25.387900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     17.081854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           323     41.46%     41.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19             1      0.13%     41.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21             4      0.51%     42.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             1      0.13%     42.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            27      3.47%     45.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            65      8.34%     54.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            56      7.19%     61.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33           195     25.03%     86.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             7      0.90%     87.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.26%     87.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             5      0.64%     88.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             9      1.16%     89.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43            10      1.28%     90.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45            21      2.70%     93.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             9      1.16%     94.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.26%     94.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.13%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.13%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.13%     94.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.13%     95.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.13%     95.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             9      1.16%     96.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.13%     96.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             3      0.39%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             3      0.39%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             2      0.26%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.13%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             6      0.77%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-101            5      0.64%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            2      0.26%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::106-107            2      0.26%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-109            1      0.13%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::110-111            1      0.13%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::122-123            1      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           779                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2004288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   34240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1428544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2038124                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1428096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       121.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    123.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16460355125                       # Total gap between requests
system.mem_ctrls.avgGap                     303892.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       640872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1293504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         5056                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4096                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       654400                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 38933124.129776626825                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 78580671.014434367418                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2892683.154457432684                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1026678.958970316919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 307153.184411474678                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 248832.959523220023                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39813273.523715205491                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 39754953.298826947808                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3981327.352371520363                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2985995.514278640039                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        20480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           78                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           42                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    705127725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1291272450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     46533620                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     15974735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4947140                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7540169000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  16807373695                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 337277517165                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  45803965785                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    909364070                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     68725.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     63050.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     60590.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60282.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     63424.87                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 179527833.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1641345.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  32937257.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  44730435.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1184067.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14932941750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    890610000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    637309375                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     16643333125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8680927                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8680927                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8680927                       # number of overall hits
system.cpu.icache.overall_hits::total         8680927                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          179                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            179                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          179                       # number of overall misses
system.cpu.icache.overall_misses::total           179                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7782500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7782500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7782500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7782500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8681106                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8681106                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8681106                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8681106                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43477.653631                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43477.653631                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43477.653631                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43477.653631                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          179                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          179                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          179                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          179                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7502500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7502500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7502500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7502500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41913.407821                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41913.407821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41913.407821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41913.407821                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8680927                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8680927                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          179                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           179                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7782500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7782500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8681106                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8681106                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43477.653631                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43477.653631                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          179                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          179                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7502500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7502500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41913.407821                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41913.407821                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.467604                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 179                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 5                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             35.800000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.467604                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.497007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.497007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          260                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.507812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17362391                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17362391                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2856582                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2856582                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2856582                       # number of overall hits
system.cpu.dcache.overall_hits::total         2856582                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           95                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             95                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           95                       # number of overall misses
system.cpu.dcache.overall_misses::total            95                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      8507250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      8507250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      8507250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      8507250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2856677                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2856677                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2856677                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2856677                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000033                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000033                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        89550                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total        89550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        89550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total        89550                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           42                       # number of writebacks
system.cpu.dcache.writebacks::total                42                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            4                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           91                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           91                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           91                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          831                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          831                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8099250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8099250                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8099250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8099250                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1875000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1875000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000032                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000032                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 89002.747253                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 89002.747253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 89002.747253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 89002.747253                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2256.317690                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2256.317690                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     92                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2852673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2852673                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            87                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7462750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7462750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2852760                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2852760                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000030                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85778.735632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85778.735632                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           86                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           86                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           86                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7287375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7287375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1875000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1875000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84736.918605                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84736.918605                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21802.325581                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21802.325581                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3909                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3909                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1044500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1044500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3917                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3917                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 130562.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 130562.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       811875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       811875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       162375                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total       162375                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        54045                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        54045                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    575399125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    575399125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10646.667129                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10646.667129                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                1393                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                92                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             15.141304                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          485                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11642980                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11642980                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16643333125                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                16643441875                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   2482                       # Simulator instruction rate (inst/s)
host_mem_usage                                6497636                       # Number of bytes of host memory used
host_op_rate                                     2491                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3585.25                       # Real time elapsed on the host
host_tick_rate                                4591293                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8899024                       # Number of instructions simulated
sim_ops                                       8929918                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016461                       # Number of seconds simulated
sim_ticks                                 16460950625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.949096                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2902029                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2903507                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               559                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           2904261                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                100                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             201                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              101                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2905571                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     194                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          132                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     8805409                       # Number of instructions committed
system.cpu.committedOps                       8808435                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.991062                       # CPI: cycles per instruction
system.cpu.discardedOps                          2190                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2998174                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2853332                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            58021                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                          228081                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.334329                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                         26337521                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 5896610     66.94%     66.94% # Class of committed instruction
system.cpu.op_class_0::IntMult                     42      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.94% # Class of committed instruction
system.cpu.op_class_0::MemRead                2852956     32.39%     99.33% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 58826      0.67%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  8808435                       # Class of committed instruction
system.cpu.tickCycles                        26109440                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54423                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               31859                       # Transaction distribution
system.membus.trans_dist::ReadResp              32125                       # Transaction distribution
system.membus.trans_dist::WriteReq              23017                       # Transaction distribution
system.membus.trans_dist::WriteResp             23017                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           43                       # Transaction distribution
system.membus.trans_dist::CleanEvict               55                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                6                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            179                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            87                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq        54045                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          363                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           26                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio          344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        54297                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1318                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        55985                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       108090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       108090                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 164438                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        11456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        11456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port          832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio          688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port         7872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         1934                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        11326                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port      3458540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total      3458540                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 3481322                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            109236                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000146                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.012102                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  109220     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              109236                       # Request fanout histogram
system.membus.reqLayer6.occupancy           226082590                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               1.4                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1649123                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              316515                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy              339875                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            1440860                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy          204191105                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer3.occupancy             899500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq        44544                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp        44544                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq        64204                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp        64204                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          200                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          420                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         1318                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        82000                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       122880                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         4130                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       217496                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          280                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          660                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         1934                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total      3460474                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy    282374165                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          1.7                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    198604000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          1.2                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       114688                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        51200                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      2985976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      3981301                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total      6967277                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      3981301                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      2985976                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      6967277                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      6967277                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      6967277                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     13934554                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      6967277                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2985976                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total        9953253                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      2985976                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1026672                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       4012648                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0      9953253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      4012648                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      13965901                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq        31773                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp        31773                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        22272                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        22272                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        41000                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        61440                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         3584                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2066                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       108090                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]      1311720                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      1966080                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        66052                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total      3458540                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples        59755                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0        59755    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total        59755                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    165886840                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          1.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    181124000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          1.1                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     32156480                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       655360                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     32811840                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       655360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       656360                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1311720                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      8039120                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      8059600                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       163840                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        20520                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       184360                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1953500787                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     39813010                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1993313797                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39813010                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39873760                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79686771                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1993313797                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     79686771                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2073000568                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      1310720                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      1966080                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0       655360                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      1310720                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      1966080                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       327680                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       348160                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       163840                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        40960                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       204800                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     79626021                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma     39813010                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total    119439031                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0     39813010                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma     79626021                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total    119439031                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0    119439031                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    119439031                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total    238878063                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        11456                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data          832                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        12288                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        11456                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        11456                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          179                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           13                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          192                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       695950                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        50544                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         746494                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       695950                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       695950                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       695950                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        50544                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        746494                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       656360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      1310720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data           5120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2038252                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         2752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1428160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma        10260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        20480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data              80                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               31853                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           43                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              22315                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     39873760                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma     79626021                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2985976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1026672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data            311039                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             123823468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         167184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     39813010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma     39813010                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      3981301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2985976                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             86760481                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         167184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     79686771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    119439031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      6967277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      4012648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data           311039                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            210583950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        43.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     20258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     30451.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples        79.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003134937000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          779                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          779                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               66617                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              22435                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31852                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      22315                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31852                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    22315                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    535                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1628                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2003                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1978                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1871                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1378                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1408                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1415                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1411                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.91                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      43.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1241802420                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  156590000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              2063899920                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39652.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.16                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65903.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        35                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    29161                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20760                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     1                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31851                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                22315                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   25641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1091                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     44                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    115                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3713                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    924.113116                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   834.631885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.868723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          121      3.26%      3.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          102      2.75%      6.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           43      1.16%      7.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           56      1.51%      8.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          124      3.34%     12.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           50      1.35%     13.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           75      2.02%     15.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           69      1.86%     17.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3073     82.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3713                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          779                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      40.219512                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    239.541538                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            757     97.18%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.13%     97.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            1      0.13%     97.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            2      0.26%     97.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-927            8      1.03%     98.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1888-1919            4      0.51%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-1951            6      0.77%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           779                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          779                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      28.653402                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     25.387900                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     17.081854                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17           323     41.46%     41.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19             1      0.13%     41.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21             4      0.51%     42.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25             1      0.13%     42.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            27      3.47%     45.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            65      8.34%     54.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            56      7.19%     61.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33           195     25.03%     86.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             7      0.90%     87.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             2      0.26%     87.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             5      0.64%     88.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             9      1.16%     89.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43            10      1.28%     90.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45            21      2.70%     93.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             9      1.16%     94.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             2      0.26%     94.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             1      0.13%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             1      0.13%     94.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             1      0.13%     94.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.13%     95.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::74-75             1      0.13%     95.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             9      1.16%     96.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::78-79             1      0.13%     96.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             3      0.39%     96.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             3      0.39%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::86-87             2      0.26%     97.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.13%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::98-99             6      0.77%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::100-101            5      0.64%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::102-103            2      0.26%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::106-107            2      0.26%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-109            1      0.13%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::110-111            1      0.13%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::122-123            1      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           779                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2004352                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   34240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1428544                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2038188                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1428160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       121.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        86.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    123.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.76                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.63                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.95                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16460940625                       # Total gap between requests
system.mem_ctrls.avgGap                     303892.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       640872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      1293504                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        47616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data         5120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         4096                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       654400                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 38932866.916366197169                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 78580151.867747902870                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2892664.043817942962                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1026672.176170262857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 311039.144496552995                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 248831.315597242414                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 39813010.495558783412                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 39754690.655965678394                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 3981301.049555878621                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2985975.787166908849                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma        10260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        20480                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data           79                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           43                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    705127725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   1291272450                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     46533620                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     15974735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      4991390                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   7540169000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma  16807373695                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 337277517165                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma  45803965785                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    909364070                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     68725.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     63050.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     60590.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     60282.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     63182.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 175352767.44                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1641345.09                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma  32937257.54                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma  44730435.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1184067.80                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.08                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  14932941750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    890610000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    637418125                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     16643441875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      8680940                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8680940                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8680940                       # number of overall hits
system.cpu.icache.overall_hits::total         8680940                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          179                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            179                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          179                       # number of overall misses
system.cpu.icache.overall_misses::total           179                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      7782500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7782500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      7782500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7782500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8681119                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8681119                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8681119                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8681119                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000021                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000021                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000021                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000021                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43477.653631                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43477.653631                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43477.653631                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43477.653631                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          179                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          179                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          179                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          179                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      7502500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7502500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      7502500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7502500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41913.407821                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41913.407821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41913.407821                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41913.407821                       # average overall mshr miss latency
system.cpu.icache.replacements                      5                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8680940                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8680940                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          179                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           179                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      7782500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7782500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8681119                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8681119                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000021                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43477.653631                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43477.653631                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          179                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          179                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      7502500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7502500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41913.407821                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41913.407821                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.467640                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8728799                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               265                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          32938.864151                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.467640                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.497007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.497007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          260                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.507812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17362417                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17362417                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      2856595                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2856595                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2856595                       # number of overall hits
system.cpu.dcache.overall_hits::total         2856595                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           96                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             96                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           96                       # number of overall misses
system.cpu.dcache.overall_misses::total            96                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      8585375                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      8585375                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      8585375                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      8585375                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2856691                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2856691                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2856691                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2856691                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000034                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000034                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 89430.989583                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89430.989583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 89430.989583                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89430.989583                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           43                       # number of writebacks
system.cpu.dcache.writebacks::total                43                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            4                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           92                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           92                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           92                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           92                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          831                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          831                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      8175875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8175875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      8175875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8175875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      1875000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      1875000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000032                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000032                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 88868.206522                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 88868.206522                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 88868.206522                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 88868.206522                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2256.317690                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2256.317690                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                     93                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2852686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2852686                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           88                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            88                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7540875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7540875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2852774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2852774                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85691.761364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85691.761364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           87                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           87                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data           86                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total           86                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7364000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7364000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      1875000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      1875000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84643.678161                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84643.678161                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21802.325581                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21802.325581                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3909                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3909                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      1044500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      1044500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3917                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3917                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002042                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 130562.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 130562.500000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          745                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       811875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       811875                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001276                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data       162375                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total       162375                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data        54045                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total        54045                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data    575399125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total    575399125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10646.667129                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10646.667129                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2865179                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               605                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           4735.833058                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          484                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          11643037                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         11643037                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16643441875                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
