/*
 * Copyright 2015 Boundary Devices, Inc.
 * Copyright 2012 Freescale Semiconductor, Inc.
 * Copyright 2011 Linaro Ltd.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */
#include <dt-bindings/gpio/gpio.h>
#include <dt-bindings/input/input.h>

&iomuxc {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_hog>;

	iomuxc_imx6q_nitrogen6_max: iomuxc-imx6q-nitrogen6-maxgrp {
		status = "okay";
	};
};

&iomuxc_imx6q_nitrogen6_max {
// 	pinctrl_audmux: audmuxgrp {
// 		fsl,pins = <
// 			MX6QDL_PAD_CSI0_DAT7__AUD3_RXD		0x130b0
// 			MX6QDL_PAD_CSI0_DAT4__AUD3_TXC		0x130b0
// 			MX6QDL_PAD_CSI0_DAT5__AUD3_TXD		0x110b0
// 			MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS		0x130b0
// 		>;
// 	};

// 	pinctrl_bt_rfkill: bt-rfkillgrp {
// 		fsl,pins = <
// #define GP_BT_RFKILL_RESET	<&gpio6 16 GPIO_ACTIVE_LOW>
// 			MX6QDL_PAD_NANDF_CS3__GPIO6_IO16	0x030b0
// 		>;
// 	};

// 	pinctrl_ecspi1: ecspi1grp {
// 		fsl,pins = <
// 			MX6QDL_PAD_EIM_D17__ECSPI1_MISO		0x100b1
// 			MX6QDL_PAD_EIM_D18__ECSPI1_MOSI		0x100b1
// 			MX6QDL_PAD_EIM_D16__ECSPI1_SCLK		0x000b1
// #define GP_ECSPI1_NOR_CS	<&gpio3 19 GPIO_ACTIVE_LOW>
// 			MX6QDL_PAD_EIM_D19__GPIO3_IO19		0x0b0b1
// 		>;
// 	};

	pinctrl_enet: enetgrp {
		fsl,pins = <
			MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b0b0
			MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
			MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x100b0
			MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x100b0
			MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x100b0
			MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x100b0
			MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x100b0
			MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x100b0
			MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x100b0
			MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b0b0
			MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x1b0b0
			MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x1b0b0
			MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b0b0
			MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b0b0
			MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x1b0b0
#define GP_ENET_PHY_RESET	<&gpio1 25 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25	0x030b0
#define GPIRQ_ENET_PHY		<&gpio1 28 IRQ_TYPE_LEVEL_LOW>
			MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	0x1b0b0
// #define GPIRQ_ENET		<&gpio1 6 IRQ_TYPE_LEVEL_HIGH>
// 			MX6QDL_PAD_GPIO_6__ENET_IRQ		0x000b1
		>;
	};

// 	pinctrl_gpio_keys: gpio-keysgrp {
// 		fsl,pins = <
// #define GP_GPIOKEY_POWER	<&gpio2 3 GPIO_ACTIVE_LOW>
// 			MX6QDL_PAD_NANDF_D3__GPIO2_IO03		0x1b0b0
// 		>;
// 	};

	pinctrl_i2c1: i2c1grp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT9__I2C1_SCL		0x4001b8b1
			MX6QDL_PAD_CSI0_DAT8__I2C1_SDA		0x4001b8b1
		>;
	};

	pinctrl_i2c1_1: i2c1_1grp {
		fsl,pins = <
#define GP_I2C1_SCL	<&gpio5 27 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_CSI0_DAT9__GPIO5_IO27		0x4001b8b1
#define GP_I2C1_SDA	<&gpio5 26 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_CSI0_DAT8__GPIO5_IO26		0x4001b8b1
		>;
	};

// 	pinctrl_i2c1_sgtl5000: i2c1-sgtl5000grp {
// 		fsl,pins = <
// 			MX6QDL_PAD_GPIO_0__CCM_CLKO1		0x000b0		/* sys_mclk */
// #define GP_SGTL5000_HP_MUTE	<&gpio1 29 GPIO_ACTIVE_LOW>
// 			MX6QDL_PAD_ENET_TXD1__GPIO1_IO29	0x130b0		/* amplifier mute, weak pull-down */
// #define GP_HEADPHONE_DET	<&gpio4 7 GPIO_ACTIVE_HIGH>
// 			MX6QDL_PAD_KEY_ROW0__GPIO4_IO07		0x100b0
// 		>;
// 	};

// 	pinctrl_i2c2: i2c2grp {
// 		fsl,pins = <
// 			MX6QDL_PAD_KEY_COL3__I2C2_SCL		0x4001b8b1
// 			MX6QDL_PAD_KEY_ROW3__I2C2_SDA		0x4001b8b1
// 		>;
// 	};

// 	pinctrl_i2c2_1: i2c2_1grp {
// 		fsl,pins = <
// #define GP_I2C2_SCL	<&gpio4 12 GPIO_ACTIVE_HIGH>
// 			MX6QDL_PAD_KEY_COL3__GPIO4_IO12		0x4001b8b1
// #define GP_I2C2_SDA	<&gpio4 13 GPIO_ACTIVE_HIGH>
// 			MX6QDL_PAD_KEY_ROW3__GPIO4_IO13		0x4001b8b1
// 		>;
// 	};

// 	pinctrl_i2c2a_ov5642: i2c2a-ov5642grp { /* parallel camera */
// 		fsl,pins = <
// 			MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12		0x1b0b0
// 			MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13		0x1b0b0
// 			MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14		0x1b0b0
// 			MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15		0x1b0b0
// 			MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16		0x1b0b0
// 			MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17		0x1b0b0
// 			MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18		0x1b0b0
// 			MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19		0x1b0b0
// 			MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN	0x1b0b0
// 			MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK	0x1b0b0
// 			MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC		0x1b0b0
// 			MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC		0x1b0b0
// 			MX6QDL_PAD_GPIO_3__CCM_CLKO2			0x000b0		/* mclk */
// #define GP_OV5642_POWER_DOWN	<&gpio3 29 GPIO_ACTIVE_HIGH>
// 			MX6QDL_PAD_EIM_D29__GPIO3_IO29			0x0b0b0
// #define GP_OV5642_RESET		<&gpio1 4 GPIO_ACTIVE_LOW>
// 			MX6QDL_PAD_GPIO_4__GPIO1_IO04			0x030b0
// 		>;
// 	};

// 	pinctrl_i2c2b_ov5640_mipi: i2c2b-ov5640-mipigrp {
// 		fsl,pins = <
// #define GP_OV5640_MIPI_POWER_DOWN	<&gpio6 9 GPIO_ACTIVE_HIGH>
// 			MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09	0x0b0b0
// #define GP_OV5640_MIPI_RESET		<&gpio2 5 GPIO_ACTIVE_LOW>
// 			MX6QDL_PAD_NANDF_D5__GPIO2_IO05		0x030b0
// 		>;
// 	};

// 	pinctrl_i2c2b_tc358743_mipi: i2c2b-tc358743_mipigrp {
// 		fsl,pins = <
// #define GP_TC3587_RESET	<&gpio6 9 GPIO_ACTIVE_LOW>
// 			MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09	0x030b0
// #define GP_TC3587_IRQ	<&gpio2 5 GPIO_ACTIVE_HIGH>
// #define GPIRQ_TC3587	<&gpio2 5 IRQ_TYPE_LEVEL_HIGH>
// 			MX6QDL_PAD_NANDF_D5__GPIO2_IO05		0x130b0
// 		>;
// 	};

// 	pinctrl_i2c2mux: i2c2muxgrp {
// 		fsl,pins = <
// #define GP_I2C2MUX_A		<&gpio3 20 GPIO_ACTIVE_HIGH>
// 			MX6QDL_PAD_EIM_D20__GPIO3_IO20		0x030b0
// #define GP_I2C2MUX_B		<&gpio4 15 GPIO_ACTIVE_HIGH>
// 			MX6QDL_PAD_KEY_ROW4__GPIO4_IO15		0x030b0
// 		>;
// 	};

// 	pinctrl_i2c3: i2c3grp {
// 		fsl,pins = <
// 			MX6QDL_PAD_GPIO_5__I2C3_SCL		0x4001b8b1
// 			MX6QDL_PAD_GPIO_16__I2C3_SDA		0x4001b8b1
// #define GPIRQ_I2C3_J7	<&gpio1 9 IRQ_TYPE_EDGE_FALLING>
// #define GP_I2C3_J7	<&gpio1 9 GPIO_ACTIVE_LOW>
// 			MX6QDL_PAD_GPIO_9__GPIO1_IO09		0x1b0b0		/* I2C3 J7 interrupt */
// #define GP_I2C3_ATMEL_RESET	<&gpio1 8 GPIO_ACTIVE_LOW>
// 			MX6QDL_PAD_GPIO_8__GPIO1_IO08		0x130b0
// 		>;
// 	};

	pinctrl_i2c3_1: i2c3_1grp {
		fsl,pins = <
#define GP_I2C3_SCL	<&gpio1 5 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_GPIO_5__GPIO1_IO05		0x4001b8b1
#define GP_I2C3_SDA	<&gpio7 11 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_GPIO_16__GPIO7_IO11		0x4001b8b1
		>;
	};

	pinctrl_i2c3mux: i2c3muxgrp {
		fsl,pins = <
#define GP_I2C3MUX_A	<&gpio2 25 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_OE__GPIO2_IO25		0x030b0		/* pcie i2c enable */
		>;
	};

// 	pinctrl_i2c3_gt911: i2c3_gt911grp {
// 		fsl,pins = <
// #define GPIRQ_GT911			<&gpio1 9 IRQ_TYPE_LEVEL_HIGH>
// #define GP_GT911_IRQ			<&gpio1 9 GPIO_ACTIVE_HIGH>
// /*			MX6QDL_PAD_GPIO_9__GPIO1_IO09		0x1b0b0		*/
// #define GP_GT911_RESET		<&gpio2 7 GPIO_ACTIVE_HIGH>
// 			MX6QDL_PAD_NANDF_D7__GPIO2_IO07		0x030b0
// 		>;
// 	};

	pinctrl_i2c3_ov5640: i2c3-ov5640grp {
		/* parallel camera on CSI1, pins differ for iMX6Q/iMX6DL */
	};

	pinctrl_i2c3_ov5640_gpios: i2c3-ov5640-gpiosgrp {
		fsl,pins = <
#define GP_OV5640_POWER_DOWN	<&gpio3 13 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_DA13__GPIO3_IO13		0x0b0b0
#define GP_OV5640_RESET		<&gpio3 14 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_EIM_DA14__GPIO3_IO14		0x030b0
		>;
	};

	pinctrl_i2c3_tsc2004: i2c3-tsc2004grp {
		fsl,pins = <
#define GPIRQ_TSC2004		<&gpio4 20 IRQ_TYPE_EDGE_FALLING>
#define GP_TSC2004		<&gpio4 20 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_DI0_PIN4__GPIO4_IO20		0x1b0b0		/* tsc2004 interrupt */
		>;
	};

	pinctrl_pwm1: pwm1grp {
		fsl,pins = <
			MX6QDL_PAD_GPIO_9__PWM1_OUT		0x030b1
		>;
	};

	pinctrl_reg_usbotg_vbus: reg-usbotg-vbusgrp {
		fsl,pins = <
#define GP_REG_USBOTG_ENABLE	<&gpio4 14 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_KEY_COL4__GPIO4_IO14		0x030b0
		>;
	};

	pinctrl_reg_usbhost_vbus: reg-usbotg-hostgrp {
		fsl,pins = <
#define GP_REG_USBHOST_ENABLE	<&gpio3 31 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_D31__GPIO3_IO31		0x030b0
		>;
	};

	pinctrl_reg_lvds_backlight_supply: reg-lvds-backlight_supplygrp {
		fsl,pins = <
#define GP_REG_LVDS_LED_SUPPLY	<&gpio2 31 GPIO_ACTIVE_HIGH>
			MX6QDL_PAD_EIM_EB3__GPIO2_IO31		0x030b0
		>;
	};

	pinctrl_reg_lvds_backlight_enable: reg-lvds-backlight_enablegrp {
		fsl,pins = <
#define GP_REG_LVDS_LED_ENABLE	<&gpio1 5 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_5__GPIO1_IO05		0x030b0
		>;
	};

	pinctrl_dummy1: reg-dummygrp1 {
		fsl,pins = <
#define GP_REG_DUMMY1	<&gpio1 6 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_6__GPIO1_IO06		0x030b0
		>;
	};

	pinctrl_dummy2: reg-dummygrp2 {
		fsl,pins = <
#define GP_REG_DUMMY2	<&gpio1 7 GPIO_ACTIVE_LOW>
			MX6QDL_PAD_GPIO_7__GPIO1_IO07		0x030b0
		>;
	};

	// this is the group that is always 'active'
	pinctrl_hog: hoggrp {
		fsl,pins = <
				MX6QDL_PAD_KEY_COL1__SD1_VSELECT	0x100b0		/* sd1 voltage select */
				MX6QDL_PAD_NANDF_CS1__SD3_VSELECT	0x100b0		/* sd3 voltage select */
		>;
	};

// 	pinctrl_reg_sd1: reg-sd1-grp {
// 		fsl,pins = <
// #define GP_REG_SD1_VSELECT	<&gpio4 8  GPIO_ACTIVE_LOW>
// 			MX6QDL_PAD_KEY_COL1__GPIO4_IO08		0x030b0		/* sd1 voltage select */
// 		>;
// 	};

// 	pinctrl_reg_sd3: reg-sd3-grp {
// 		fsl,pins = <
// #define GP_REG_SD3_VSELECT	<&gpio6 14 GPIO_ACTIVE_LOW>
// 			MX6QDL_PAD_NANDF_CS1__GPIO6_IO14	0x030b0		/* sd3 voltage select */
// 	};

	pinctrl_uart1: uart1grp {
		fsl,pins = <
			MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	0x1b0b1
			MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_uart2: uart2grp {
		fsl,pins = <
			MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA	0x1b0b1
			MX6QDL_PAD_SD4_DAT5__UART2_RTS_B	0x1b0b1
			MX6QDL_PAD_SD4_DAT6__UART2_CTS_B	0x1b0b1
			MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA	0x1b0b1
		>;
	};

	pinctrl_uart3: uart3grp {
		fsl,pins = <
			MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
			MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
		>;
	};
	
	pinctrl_uart4: uart4grp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA	0x1b0b1
			MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_uart5: uart5grp {
		fsl,pins = <
			MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA	0x1b0b1
			MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA	0x1b0b1
		>;
	};

	pinctrl_usbotg: usbotggrp {
		fsl,pins = <
			MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID		0x17059
		>;
	};

// 	pinctrl_usdhc2: usdhc2grp {
// 		fsl,pins = <
// 			MX6QDL_PAD_SD2_CLK__SD2_CLK		0x10071
// 			MX6QDL_PAD_SD2_CMD__SD2_CMD		0x17071
// 			MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x17071
// 			MX6QDL_PAD_SD2_DAT1__SD2_DATA1		0x17071
// 			MX6QDL_PAD_SD2_DAT2__SD2_DATA2		0x17071
// 			MX6QDL_PAD_SD2_DAT3__SD2_DATA3		0x17071
// 			MX6QDL_PAD_SD1_CLK__OSC32K_32K_OUT	0x000b0		/* slow clock */
// #define GPIRQ_WL1271	<&gpio6 11 IRQ_TYPE_LEVEL_HIGH>
// 			MX6QDL_PAD_NANDF_CS0__GPIO6_IO11	0x100b0
// 		>;
// 	};

// 	pinctrl_usdhc2_100mhz: usdhc2grp-100mhz {
// 		fsl,pins = <
// 			MX6QDL_PAD_SD2_CMD__SD2_CMD		0x170B9
// 			MX6QDL_PAD_SD2_CLK__SD2_CLK		0x100B9
// 			MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x170B9
// 			MX6QDL_PAD_SD2_DAT1__SD2_DATA1 		0x170B9
// 			MX6QDL_PAD_SD2_DAT2__SD2_DATA2 		0x170B9
// 			MX6QDL_PAD_SD2_DAT3__SD2_DATA3 		0x170B9
// 		>;
// 	};
// 
// 	pinctrl_usdhc2_200mhz: usdhc2grp-200mhz {
// 		fsl,pins = <
// 			MX6QDL_PAD_SD2_CMD__SD2_CMD		0x170F9
// 			MX6QDL_PAD_SD2_CLK__SD2_CLK 		0x100F9
// 			MX6QDL_PAD_SD2_DAT0__SD2_DATA0		0x170F9
// 			MX6QDL_PAD_SD2_DAT1__SD2_DATA1 		0x170F9
// 			MX6QDL_PAD_SD2_DAT2__SD2_DATA2 		0x170F9
// 			MX6QDL_PAD_SD2_DAT3__SD2_DATA3 		0x170F9
// 		>;
// 	};

	pinctrl_usdhc3_50mhz: usdhc3grp-50mhz {
		fsl,pins = <
			MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
			MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
			MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
			MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
			MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
			MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
		>;
	};

	pinctrl_usdhc3_100mhz: usdhc3grp-100mhz {
		fsl,pins = <
			MX6QDL_PAD_SD3_CMD__SD3_CMD		0x170B9
			MX6QDL_PAD_SD3_CLK__SD3_CLK		0x100B9
			MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x170B9
			MX6QDL_PAD_SD3_DAT1__SD3_DATA1 		0x170B9
			MX6QDL_PAD_SD3_DAT2__SD3_DATA2 		0x170B9
			MX6QDL_PAD_SD3_DAT3__SD3_DATA3 		0x170B9
		>;
	};

	pinctrl_usdhc3_200mhz: usdhc3grp-200mhz {
		fsl,pins = <
			MX6QDL_PAD_SD3_CMD__SD3_CMD		0x170F9
			MX6QDL_PAD_SD3_CLK__SD3_CLK 		0x100F9
			MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x170F9
			MX6QDL_PAD_SD3_DAT1__SD3_DATA1 		0x170F9
			MX6QDL_PAD_SD3_DAT2__SD3_DATA2 		0x170F9
			MX6QDL_PAD_SD3_DAT3__SD3_DATA3 		0x170F9
		>;
	};

	pinctrl_usdhc1_50mhz: usdhc1grp_50mhz {
		fsl,pins = <
			MX6QDL_PAD_SD1_CLK__SD1_CLK		0x10059
			MX6QDL_PAD_SD1_CMD__SD1_CMD		0x17059
			MX6QDL_PAD_SD1_DAT0__SD1_DATA0		0x17059
			MX6QDL_PAD_SD1_DAT1__SD1_DATA1		0x17059
			MX6QDL_PAD_SD1_DAT2__SD1_DATA2		0x17059
			MX6QDL_PAD_SD1_DAT3__SD1_DATA3		0x17059
		>;
	};
	
		pinctrl_usdhc1_100mhz: usdhc1grp-100mhz {
		fsl,pins = <
			MX6QDL_PAD_SD1_CMD__SD1_CMD		0x170B9
			MX6QDL_PAD_SD1_CLK__SD1_CLK		0x100B9
			MX6QDL_PAD_SD1_DAT0__SD1_DATA0		0x170B9
			MX6QDL_PAD_SD1_DAT1__SD1_DATA1 		0x170B9
			MX6QDL_PAD_SD1_DAT2__SD1_DATA2 		0x170B9
			MX6QDL_PAD_SD1_DAT3__SD1_DATA3 		0x170B9
		>;
	};

	pinctrl_usdhc1_200mhz: usdhc1grp-200mhz {
		fsl,pins = <
			MX6QDL_PAD_SD1_CMD__SD1_CMD		0x170F9
			MX6QDL_PAD_SD1_CLK__SD1_CLK 		0x100F9
			MX6QDL_PAD_SD1_DAT0__SD1_DATA0		0x170F9
			MX6QDL_PAD_SD1_DAT1__SD1_DATA1 		0x170F9
			MX6QDL_PAD_SD1_DAT2__SD1_DATA2 		0x170F9
			MX6QDL_PAD_SD1_DAT3__SD1_DATA3 		0x170F9
		>;
	};
};


/ {
	aliases {
		backlight_lvds = &backlight_lvds;
// 		bt_rfkill = &bt_rfkill;
// 		bt_kim = &bt_kim;
		fb_lvds = &fb_lvds;
		fb_lvds2 = &fb_lvds2;
		ldb = &ldb;
		mmc0 = &usdhc3;
		mmc1 = &usdhc1;
// 		mmc2 = &usdhc2;
		mxcfb1 = &fb_lvds;
		mxcfb3 = &fb_lvds2;
		pwm_lvds = &pwm1;
		t_lvds = &t_lvds;
		t_lvds2 = &t_lvds2;
	};

	backlight_lvds: backlight_lvds {
		brightness-levels = <0 1 2 3 4 5 6 7 8 9 10>;
		compatible = "pwm-backlight";
		default-brightness-level = <8>;
		display = <&fb_lvds>;
		pwms = <&pwm1 0 5000000>;
		power-supply = <&reg_lvds_backlight_enable>;
	};


// 	btwilink {
// 		compatible = "btwilink";
// 	};
// 
// 	bt_kim: bt_kim {
// 		compatible = "kim";
// 		pinctrl-names = "default";
// 		pinctrl-0 = <&pinctrl_bt_rfkill>;
// 		nshutdown_gpio = GP_BT_RFKILL_RESET;
// 		dev_name = "/dev/ttymxc2";
// 		flow_cntrl = <1>;
// 		baud_rate = <3000000>;
// 		status = "okay";
// 	};
// 
// 	bt_rfkill: bt_rfkill {
// 		compatible = "net,rfkill-gpio";
// 		pinctrl-names = "default";
// 		pinctrl-0 = <&pinctrl_bt_rfkill>;
// 		name = "bt_rfkill";
// 		type = <2>;	/* bluetooth */
// 		reset-gpios = GP_BT_RFKILL_RESET;
// 		status = "disabled";
// 	};

	caam_keyblob {
		compatible = "fsl,sec-v4.0-keyblob";
	};

	clocks {
		clk24m: clk24m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <24000000>;
		};
	};

	fake_poweroff {
		compatible = "fake-poweroff";
		gpios = <&gpio2 3 GPIO_ACTIVE_LOW>;
		watchdog = <&wdog1>;
	};

	fb_lvds: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB24";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};

	fb_lvds2: fb@2 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "ldb";
		interface_pix_fmt = "RGB24";
		default_bpp = <24>;
		int_clk = <0>;
		late_init = <0>;
		status = "disabled";
	};


// 	gpio-keys {
// 		compatible = "gpio-keys";
// 		pinctrl-names = "default";
// 		pinctrl-0 = <&pinctrl_gpio_keys>;
// 		power {
// 			label = "Power Button";
// 			gpios = GP_GPIOKEY_POWER;
// 			linux,code = <KEY_POWER>;	/* or KEY_SEARCH */
// 			gpio-key,wakeup;
// 		};
// 	};

// 	i2cmux@2 {
// 		compatible = "i2c-mux-gpio";
// 		pinctrl-names = "default";
// 		pinctrl-0 = <&pinctrl_i2c2mux>;
// 		#address-cells = <1>;
// 		#size-cells = <0>;
// 		mux-gpios = GP_I2C2MUX_A, GP_I2C2MUX_B;
// 		i2c-parent = <&i2c2>;
// 		idle-state = <0>;
// 
// 		i2c2a: i2c2@1 {
// 			reg = <1>;
// 			#address-cells = <1>;
// 			#size-cells = <0>;
// 		};
// 
// 		i2c2b: i2c2@2 {
// 			reg = <2>;
// 			#address-cells = <1>;
// 			#size-cells = <0>;
// 		};
// 	};

	i2cmux@3 {
		compatible = "i2c-mux-gpio";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_i2c3mux>;
		#address-cells = <1>;
		#size-cells = <0>;
		mux-gpios = GP_I2C3MUX_A;
		i2c-parent = <&i2c3>;
		idle-state = <0>;

		i2c3a: i2c3@1 {
			reg = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
		};
	};

	memory {
		reg = <0x10000000 0xeffffc00>;
	};

	mipi_mclk: mipi_mclk {
		compatible = "pwm-clock";
		#clock-cells = <0>;
		clock-frequency = <22000000>;
		clock-output-names = "mipi_mclk";
		pwms = <&pwm1 0 45>; /* 1 / 45 ns = 22 MHz */
	};

	ramoops_device {
		compatible = "fsl,mxc_ramoops";
		record_size = <524288>; /*512K*/
		console_size = <262144>; /*256K*/
		ftrace_size = <262144>;  /*256K*/
		dump_oops = <1>;
		status = "okay";
	};

	regulators {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;

		reg_1p8v: regulator@0 {
			compatible = "regulator-fixed";
			reg = <0>;
			regulator-name = "1P8V";
			regulator-min-microvolt = <1800000>;
			regulator-max-microvolt = <1800000>;
			regulator-always-on;
		};

		reg_2p5v: regulator@1 {
			compatible = "regulator-fixed";
			reg = <1>;
			regulator-name = "2P5V";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			regulator-always-on;
		};

		reg_3p3v: regulator@2 {
			compatible = "regulator-fixed";
			reg = <2>;
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usbotg_vbus: regulator@3 {
			compatible = "regulator-fixed";
			reg = <3>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_reg_usbotg_vbus>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = GP_REG_USBOTG_ENABLE;
			enable-active-high;
		};

		reg_usbhost_vbus: regulator@4 {
			compatible = "regulator-fixed";
			reg = <4>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_reg_usbhost_vbus>;
			regulator-name = "usb_host_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
			gpio = GP_REG_USBHOST_ENABLE;
			enable-active-high;
		};

		reg_lvds_backlight_supply: regulator@5 {
			compatible = "regulator-fixed";
			reg = <6>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_reg_lvds_backlight_supply>;
			regulator-name = "lvds_backlight_supply";
			regulator-min-microvolt = <12000000>;
			regulator-max-microvolt = <12000000>;
			gpio = GP_REG_LVDS_LED_SUPPLY;
			enable-active-high;
			startup-delay-us = <2000000>;
		};

		reg_lvds_backlight_enable: regulator@6 {
			compatible = "regulator-fixed";
			reg = <7>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_reg_lvds_backlight_enable>;
			regulator-name = "lvds_backlight_enable";
			regulator-min-microvolt = <2500000>;
			regulator-max-microvolt = <2500000>;
			gpio = GP_REG_LVDS_LED_ENABLE;
			enable-active-high;
			vin-supply = <&reg_lvds_backlight_supply>;
		};

// 		reg_usdhc1: regulator@10 {
// 			compatible = "regulator-gpio";
// 			reg = <10>;
// 			regulator-name = "usdhc1_regulator";
// 			regulator-min-microvolt = <1800000>;
// 			regulator-max-microvolt = <3300000>;
// 
// 			pinctrl-names = "default";
// 			pinctrl-0 = <&pinctrl_reg_sd1>;
// 			gpios = GP_REG_SD1_VSELECT;
// 			states = <1800000 0x1
// 					  3300000 0x0>;
// 
// 			startup-delay-us = <1000>;
// 		};
// 
// 		reg_usdhc3: regulator@11 {
// 			compatible = "regulator-gpio";
// 			reg = <11>;
// 			regulator-name = "usdhc3_regulator";
// 			regulator-min-microvolt = <1800000>;
// 			regulator-max-microvolt = <3300000>;
// 
// 			pinctrl-names = "default";
// 			pinctrl-0 = <&pinctrl_reg_sd3>;
// 			gpios = GP_REG_SD3_VSELECT;
// 			states = <1800000 0x1
// 					  3300000 0x0>;
// 
// 			startup-delay-us = <1000>;
// 		};
	};

// 	sound {
// 		compatible = "fsl,imx6q-nitrogen6_max-sgtl5000",
// 			     "fsl,imx-audio-sgtl5000";
// 		model = "sgtl5000-audio";
// 		ssi-controller = <&ssi1>;
// 		audio-codec = <&sgtl5000>;
// 		audio-routing =
// 			"MIC_IN", "Mic Jack",
// 			"Mic Jack", "Mic Bias",
// 			"Headphone Jack", "HP_OUT",
// 			"Ext Spk", "HP_OUT";
// 		mux-int-port = <1>;
// 		mux-ext-port = <3>;
// 		mute-gpios = GP_SGTL5000_HP_MUTE;
// 		hp-detect-gpios = GP_HEADPHONE_DET;
// 		/*
// 		 * mute the amplifier on the hp outputs
// 		 * when hp jack detected
// 		 */
// 		spk-mute-on-hp-detect;
// 	};

	v4l2_cap_0 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_1: v4l2_cap_1 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mipi_camera = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_2: v4l2_cap_2 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_cap_3: v4l2_cap_3 {
		compatible = "fsl,imx6q-v4l2-capture";
		ipu_id = <0>;
		csi_id = <0>;
		mipi_camera = <1>;
		mclk_source = <0>;
		status = "okay";
	};

	v4l2_out {
		compatible = "fsl,mxc_v4l2_output";
		status = "okay";
	};
};

// &audmux {
// 	pinctrl-names = "default";
// 	pinctrl-0 = <&pinctrl_audmux>;
// 	status = "okay";
// };

&fec {
	status = "okay";
//	interrupts-extended = GPIRQ_ENET,
//		<&gpc 0 119 IRQ_TYPE_LEVEL_HIGH>;
	phy-handle = <&ethphy>;
	phy-mode = "rgmii";
	phy-supply = <&reg_3p3v>;
	// not sure why none of below works
//	phy-reset-gpios = GP_ENET_PHY_RESET;
//	phy-reset-duration = <100>;
//	local-mac-address = [00 04 9F 01 1B B9];
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet>;

	mdio {
		#address-cells = <0>;
		#size-cells = <1>;

		ethphy: ethernet-phy@3 {
			reg = <3>;
			interrupts-extended = GPIRQ_ENET_PHY;
		};
	};
};

&i2c1 {
	clock-frequency = <100000>;
	pinctrl-names = "default", "gpio";
	pinctrl-0 = <&pinctrl_i2c1>;
	pinctrl-1 = <&pinctrl_i2c1_1>;
	scl-gpios = GP_I2C1_SCL;
	sda-gpios = GP_I2C1_SDA;
	status = "okay";

// 	sgtl5000: sgtl5000@0a {
// 		compatible = "fsl,sgtl5000";
// 		pinctrl-names = "default";
// 		pinctrl-0 = <&pinctrl_i2c1_sgtl5000>;
// 		reg = <0x0a>;
// 		clocks = <&clks IMX6QDL_CLK_CKO>;
// 		VDDA-supply = <&reg_2p5v>;
// 		VDDIO-supply = <&reg_3p3v>;
// 	};
};

// &i2c2 {
// 	clock-frequency = <100000>;
// 	pinctrl-names = "default", "gpio";
// 	pinctrl-0 = <&pinctrl_i2c2>;
// 	pinctrl-1 = <&pinctrl_i2c2_1>;
// 	scl-gpios = GP_I2C2_SCL;
// 	sda-gpios = GP_I2C2_SDA;
// 	status = "okay";
//
// 	hdmi: edid@50 {
// 		compatible = "fsl,imx6-hdmi-i2c";
// 		reg = <0x50>;
// 	};
// };

// &i2c2a {
// 	ft5x06_ts@38 {
// 		compatible = "ft5x06-ts";
// 		reg = <0x38>;
// 		interrupts-extended = GPIRQ_I2C3_J7;
// 		wakeup-gpios = GP_I2C3_J7;
// 	};

// 	ov5642: ov5642@3c {
// 		compatible = "ovti,ov5642";
// 		reg = <0x3c>;
// 		pinctrl-names = "default";
// 		pinctrl-0 = <&pinctrl_i2c2a_ov5642>;
// 		clocks = <&clks IMX6QDL_CLK_CKO2>;
// 		clock-names = "csi_mclk";
// 		DOVDD-supply = <&reg_1p8v>;
// 		AVDD-supply = <&reg_2p5v>;
// 		DVDD-supply = <&reg_1p8v>;
// 		pwn-gpios = GP_OV5642_POWER_DOWN;
// 		rst-gpios = GP_OV5642_RESET;
// 		ipu_id = <0>;
// 		csi_id = <0>;
// 		mclk = <24000000>;
// 		mclk_source = <0>;
// 	};
// };

// &i2c2b {
// 	ov5640_mipi: ov5640_mipi@3c {
// 		compatible = "ovti,ov5640_mipi";
// 		reg = <0x3c>;
// 		pinctrl-names = "default";
// 		pinctrl-0 = <&pinctrl_i2c2b_ov5640_mipi>;
// 		clocks = <&mipi_mclk>;
// 		clock-names = "csi_mclk";
// 		DOVDD-supply = <&reg_1p8v>;
// 		AVDD-supply = <&reg_2p5v>;
// 		DVDD-supply = <&reg_1p8v>;
// 		pwn-gpios = GP_OV5640_MIPI_POWER_DOWN;
// 		rst-gpios = GP_OV5640_MIPI_RESET;
// 		ipu_id = <0>;
// 		csi_id = <1>;
// 		mclk = <22000000>;
// 		mclk_source = <0>;
// 	};
// 
// 	tc358743_mipi: tc358743_mipi@0f {
// 		compatible = "tc358743_mipi";
// 		reg = <0x0f>;
// 		pinctrl-names = "default";
// 		pinctrl-0 = <&pinctrl_i2c2b_tc358743_mipi>;
// 		DOVDD-supply = <&reg_1p8v>;
// 		AVDD-supply = <&reg_2p5v>;
// 		DVDD-supply = <&reg_1p8v>;
// 		rst-gpios = GP_TC3587_RESET;
// 		irq-gpios = GP_TC3587_IRQ;
// 		interrupts-extended = GPIRQ_TC3587;
// 		ipu_id = <0>;
// 		csi_id = <0>;
// 		mclk = <27000000>;
// 		mclk_source = <0>;
// 	};
// };

// &i2c3 {
// 	clock-frequency = <100000>;
// 	pinctrl-names = "default", "gpio";
// 	pinctrl-0 = <&pinctrl_i2c3>;
// 	pinctrl-1 = <&pinctrl_i2c3_1>;
// 	scl-gpios = GP_I2C3_SCL;
// 	sda-gpios = GP_I2C3_SDA;
// 	status = "okay";

// 	ili210x@41 {
// 		compatible = "ili210x";
// 		reg = <0x41>;
// 		interrupts-extended = GPIRQ_I2C3_J7;
// 		wakeup-gpios = GP_I2C3_J7;
// 	};

// 	ov5640: ov5640@3c {
// 		compatible = "ovti,ov5640";
// 		reg = <0x3c>;
// 		pinctrl-names = "default";
// 		pinctrl-0 = <&pinctrl_i2c3_ov5640 &pinctrl_i2c3_ov5640_gpios>;
// 		clocks = <&clk24m 0>;
// 		clock-names = "csi_mclk";
// 		DOVDD-supply = <&reg_1p8v>;
// 		AVDD-supply = <&reg_2p5v>;
// 		DVDD-supply = <&reg_1p8v>;
// 		pwn-gpios = GP_OV5640_POWER_DOWN;
// 		rst-gpios = GP_OV5640_RESET;
// 		csi_id = <1>;
// 		mclk = <24000000>;
// 		mclk_source = <0>;
// 	};
// 
// 	tsc2004: tsc2004@48 {
// 		compatible = "tsc2004,tsc2004";
// 		reg = <0x48>;
// 		pinctrl-names = "default";
// 		pinctrl-0 = <&pinctrl_i2c3_tsc2004>;
// 		interrupts-extended = GPIRQ_TSC2004;
// 		wakeup-gpios = GP_TSC2004;
// 	};
// };

&ldb {
	split-mode = <1>;
	status = "okay";

	lvds-channel@0 {
		crtc = "ipu1-di1";
		fsl,data-mapping = "spwg";
		fsl,data-width = <24>;
		status = "okay";
		primary;

		display-timings {
			t_lvds: t_lvds_default {
				clock-frequency = <148500148>;
				hactive = <1920>;
				vactive = <1080>;
				hback-porch = <148>;
				hfront-porch = <88>;
				vback-porch = <36>;
				vfront-porch = <4>;
				hsync-len = <44>;
				vsync-len = <5>;
			};
		};
	};

	lvds-channel@1 {
		crtc = "ipu1-di0";
		fsl,data-mapping = "spwg";
		fsl,data-width = <18>;
		status = "okay";

		display-timings {
			t_lvds2: t_lvds2_default {
				/* lg1280x800_2 values may be changed in bootscript */
				clock-frequency = <72000000>;
				hactive = <1280>;
				vactive = <800>;
				hback-porch = <48>;
				hfront-porch = <80>;
				vback-porch = <15>;
				vfront-porch = <2>;
				hsync-len = <32>;
				vsync-len = <6>;
			};
		};
	};
};

&mipi_csi {
	lanes = <2>;
	status = "okay";
};

&pwm1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm1>;
	status = "okay";
};

&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart1>;
	status = "okay";
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart2>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&uart4 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart4>;
	status = "okay";
};

&uart5 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart5>;
// 	control-gpios = GP_UART5_RX_EN, GP_UART5_TX_EN, GP_UART5_RS485_EN, GP_UART5_AON;
// #define M_RX_EN		1
// #define M_TX_EN		2
// #define M_RS485		4
// #define M_AON		8
// 	off_levels = <0>;
// 	rxact_mask = <0>;
// 	rxact_levels = <0>;
// 	rs232_levels = <M_RX_EN>;
// 	rs232_txen_mask = <0>;
// 	rs232_txen_levels = <0>;
// 	rs485_levels = <0xd>;
// 	rs485_txen_mask = <0x3>;
// 	rs485_txen_levels = <M_TX_EN>;
// 	uart-has-rs485-half-duplex;
// 	rs485-mode = <1>;	/* 1 to enable */
	status = "okay";
};

&usbh1 {
	vbus-supply = <&reg_usbhost_vbus>;
	// not sure how to enable OC, see ci-hdrc-imx.txt
	disable-over-current;
	status = "okay";
};

&usbotg {
	vbus-supply = <&reg_usbotg_vbus>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usbotg>;
	// not sure how to enable OC, see ci-hdrc-imx.txt
	disable-over-current;
	status = "okay";
};

// &usdhc2 {	/* uSDHC2, TiWi wl1271 */
// 	pinctrl-names = "default", "state_100mhz", "state_200mhz";
// 	pinctrl-0 = <&pinctrl_usdhc2>;
// 	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
// 	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
// 	bus-width = <4>;
// 	non-removable;
// 	vmmc-supply = <&reg_wlan_en>;
// 	vqmmc-1-8-v;
// 	cap-power-off-card;
// 	keep-power-in-suspend;
// 	status = "okay";
// 
// 	#address-cells = <1>;
// 	#size-cells = <0>;
// 	wlcore: wlcore@2 {
// 		compatible = "ti,wl1271";
// 		interrupts-extended = GPIRQ_WL1271;
// 		reg = <2>;
// 		ref-clock-frequency = <38400000>;
// 	};
// };

&usdhc3 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
	pinctrl-0 = <&pinctrl_usdhc3_50mhz>;
	pinctrl-1 = <&pinctrl_usdhc3_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc3_200mhz>;
	pinctrl-3 = <&pinctrl_usdhc3_50mhz>;
	bus-width = <4>;
	vmmc-supply = <&reg_3p3v>;
// 	vqmmc-supply = <&reg_usdhc3>;
	non-removable;
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz", "sleep";
	pinctrl-0 = <&pinctrl_usdhc1_50mhz>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	pinctrl-3 = <&pinctrl_usdhc1_50mhz>;
	bus-width = <4>;
	vmmc-supply = <&reg_3p3v>;
// 	vqmmc-supply = <&reg_usdhc1>;
	non-removable;
	status = "okay";
};
