vsim processor.decodestage
add wave -position insertpoint  \
sim:/decodestage/pc_val \
sim:/decodestage/src1_addr_out \
sim:/decodestage/val_src1_out \
sim:/decodestage/dst1_addr_out \
sim:/decodestage/val_dst1_out \
sim:/decodestage/src2_addr_out \
sim:/decodestage/val_src2_out \
sim:/decodestage/dst2_addr_out \
sim:/decodestage/val_dst2_out \
sim:/decodestage/alu_op1_out \
sim:/decodestage/update_flag_out1 \
sim:/decodestage/alu_op2_out \
sim:/decodestage/update_flag_out2 \
sim:/decodestage/is_branch1_out \
sim:/decodestage/is_branch2_out \
sim:/decodestage/immd1_out \
sim:/decodestage/immd2_out \
sim:/decodestage/mem_fun_out \
sim:/decodestage/mem_inst_no_out \
sim:/decodestage/wb_1_out \
sim:/decodestage/wb_2_out

force -freeze sim:/decodestage/clk 1 0, 0 {50 ps} -r 100

force -freeze sim:/regfile/reg_loop(0)/reg/d 2 0
force -freeze sim:/regfile/l_arr 1 0
run 100
force -freeze sim:/regfile/reg_loop(1)/reg/d 4 0
force -freeze sim:/regfile/l_arr 2 0
run 100
force -freeze sim:/regfile/reg_loop(2)/reg/d 6 0
force -freeze sim:/regfile/l_arr 4 0
run 100
force -freeze sim:/regfile/reg_loop(3)/reg/d 8 0
force -freeze sim:/regfile/l_arr 8 0
run 100

force -freeze sim:/regfile/reg_loop(4)/reg/d 10 0
force -freeze sim:/regfile/l_arr 16 0
run 100

force -freeze sim:/decodestage/inst1 22672 0
force -freeze sim:/decodestage/inst2 22944 0
run 100
run 100
