TimeQuest Timing Analyzer report for top_synthesis
Sun Jul 05 17:17:37 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 13. Slow Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 14. Slow Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 15. Slow Model Setup: 'fpga_clk'
 16. Slow Model Hold: 'fpga_clk'
 17. Slow Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 18. Slow Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 19. Slow Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 20. Slow Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 21. Slow Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 22. Slow Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 23. Slow Model Recovery: 'fpga_clk'
 24. Slow Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 25. Slow Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 26. Slow Model Removal: 'fpga_clk'
 27. Slow Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 28. Slow Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 29. Slow Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 30. Slow Model Minimum Pulse Width: 'fpga_clk'
 31. Slow Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 32. Slow Model Minimum Pulse Width: 'altera_reserved_tck'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Output Enable Times
 38. Minimum Output Enable Times
 39. Output Disable Times
 40. Minimum Output Disable Times
 41. Fast Model Setup Summary
 42. Fast Model Hold Summary
 43. Fast Model Recovery Summary
 44. Fast Model Removal Summary
 45. Fast Model Minimum Pulse Width Summary
 46. Fast Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 47. Fast Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 48. Fast Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 49. Fast Model Setup: 'fpga_clk'
 50. Fast Model Hold: 'fpga_clk'
 51. Fast Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 52. Fast Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 53. Fast Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 54. Fast Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 55. Fast Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 56. Fast Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 57. Fast Model Recovery: 'fpga_clk'
 58. Fast Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 59. Fast Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 60. Fast Model Removal: 'fpga_clk'
 61. Fast Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 62. Fast Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'
 63. Fast Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'
 64. Fast Model Minimum Pulse Width: 'fpga_clk'
 65. Fast Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'
 66. Fast Model Minimum Pulse Width: 'altera_reserved_tck'
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Output Enable Times
 72. Minimum Output Enable Times
 73. Output Disable Times
 74. Minimum Output Disable Times
 75. Multicorner Timing Analysis Summary
 76. Setup Times
 77. Hold Times
 78. Clock to Output Times
 79. Minimum Clock to Output Times
 80. Setup Transfers
 81. Hold Transfers
 82. Recovery Transfers
 83. Removal Transfers
 84. Report TCCS
 85. Report RSKM
 86. Unconstrained Paths
 87. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; top_synthesis                                                      ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C35F672C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------+
; SDC File List                                                                          ;
+----------------------------------------------------+--------+--------------------------+
; SDC File Path                                      ; Status ; Read at                  ;
+----------------------------------------------------+--------+--------------------------+
; ../../VHDL/synthesis/top_synthesis_impl_2/SDC1.sdc ; OK     ; Sun Jul 05 17:17:34 2015 ;
+----------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------+------------------------------------------------------------------------+
; Clock Name                                                         ; Type      ; Period  ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                               ; Targets                                                                ;
+--------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------+------------------------------------------------------------------------+
; altera_reserved_tck                                                ; Base      ; 100.000 ; 10.0 MHz   ; 0.000 ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                      ; { altera_reserved_tck }                                                ;
; fpga_clk                                                           ; Base      ; 20.000  ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                      ; { fpga_clk }                                                           ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Generated ; 7.500   ; 133.33 MHz ; 0.000 ; 3.750  ; 50.00      ; 3         ; 8           ;       ;        ;           ;            ; false    ; fpga_clk ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|inclk[0] ; { global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] } ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Generated ; 10.000  ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; fpga_clk ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|inclk[0] ; { global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] } ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Generated ; 25.000  ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; fpga_clk ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|inclk[0] ; { global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] } ;
+--------------------------------------------------------------------+-----------+---------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+----------------------------------------------------------------------+------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                                                   ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                         ; Note                                                  ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------------------------------------+
; 117.84 MHz ; 117.84 MHz      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;                                                       ;
; 135.35 MHz ; 135.35 MHz      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;                                                       ;
; 147.99 MHz ; 147.99 MHz      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;                                                       ;
; 243.13 MHz ; 210.08 MHz      ; fpga_clk                                                           ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+--------------------------------------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------+
; Slow Model Setup Summary                                                                    ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; -1.175 ; -6.418        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.153  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 3.260  ; 0.000         ;
; fpga_clk                                                           ; 15.887 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow Model Hold Summary                                                                    ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; fpga_clk                                                           ; 0.391 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.391 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.391 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.391 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow Model Recovery Summary                                                                 ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; -1.152 ; -2.304        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; -0.749 ; -0.749        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.896  ; 0.000         ;
; fpga_clk                                                           ; 17.360 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Slow Model Removal Summary                                                                 ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 1.032 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 1.040 ; 0.000         ;
; fpga_clk                                                           ; 2.147 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.995 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                                                      ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 1.623  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; fpga_clk                                                           ; 7.620  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 10.373 ; 0.000         ;
; altera_reserved_tck                                                ; 97.778 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                               ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                            ; To Node                                                           ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.175 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 3.710      ;
; -1.104 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 3.639      ;
; -1.033 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 3.568      ;
; -0.962 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 3.497      ;
; -0.891 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 3.426      ;
; -0.823 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 3.358      ;
; -0.820 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 3.355      ;
; -0.752 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 3.287      ;
; -0.747 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 3.282      ;
; -0.713 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 3.248      ;
; -0.676 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 3.211      ;
; -0.642 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 3.177      ;
; -0.618 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 3.153      ;
; -0.583 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[6]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.016     ; 3.103      ;
; -0.557 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 3.092      ;
; -0.547 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 3.082      ;
; -0.486 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 3.021      ;
; -0.478 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 3.013      ;
; -0.433 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 2.968      ;
; -0.420 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 2.955      ;
; -0.415 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 2.950      ;
; -0.411 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 2.946      ;
; -0.407 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 2.942      ;
; -0.293 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 2.828      ;
; -0.200 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[6]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.016     ; 2.720      ;
; -0.159 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 2.694      ;
; -0.067 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 2.602      ;
; -0.058 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 2.593      ;
; -0.024 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 2.559      ;
; 0.094  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 2.441      ;
; 0.111  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 2.424      ;
; 0.173  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[7]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.016     ; 2.347      ;
; 0.321  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 2.214      ;
; 0.325  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 2.210      ;
; 0.360  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 2.175      ;
; 0.387  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 2.148      ;
; 0.601  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[6]                                     ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[6]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.002      ; 1.937      ;
; 0.685  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]                                     ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[3]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.017      ; 1.868      ;
; 0.743  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.805      ;
; 0.743  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[0]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.805      ;
; 0.811  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[14]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[14]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 1.714      ;
; 0.824  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.724      ;
; 0.824  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[1]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.724      ;
; 0.870  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_20_                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_20_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.011     ; 1.655      ;
; 0.874  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.674      ;
; 0.874  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[2]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.674      ;
; 0.882  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]                                     ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[4]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.017      ; 1.671      ;
; 0.914  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]                                     ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[0]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.017      ; 1.639      ;
; 0.914  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]                                     ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[5]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.017      ; 1.639      ;
; 0.915  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.633      ;
; 0.915  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.633      ;
; 0.916  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[19]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[19]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.002     ; 1.618      ;
; 0.917  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]                                     ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[2]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.017      ; 1.636      ;
; 0.926  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]                                     ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[1]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.017      ; 1.627      ;
; 0.958  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_17_                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_17_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.030     ; 1.548      ;
; 0.967  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[4]                                           ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[4]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.014     ; 1.555      ;
; 0.991  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_left[0]                                ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 6.549      ;
; 0.991  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_left[0]                                ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 6.549      ;
; 1.000  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.548      ;
; 1.000  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.548      ;
; 1.011  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.537      ;
; 1.011  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.537      ;
; 1.054  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_5_                                        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_5_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.025     ; 1.457      ;
; 1.061  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[7]                                          ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[7]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 1.449      ;
; 1.067  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_14_                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_14_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.021     ; 1.448      ;
; 1.074  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_12_                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_12_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.025     ; 1.437      ;
; 1.078  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[0]                                          ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[0]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 1.432      ;
; 1.078  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_13_                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_13_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.016     ; 1.442      ;
; 1.085  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_11_                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_11_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.025     ; 1.426      ;
; 1.088  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_left[1]                                ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 6.452      ;
; 1.088  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_left[1]                                ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.004      ; 6.452      ;
; 1.091  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_3_                                        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_3_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.025     ; 1.420      ;
; 1.093  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_4_                                        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_4_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.025     ; 1.418      ;
; 1.094  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[15]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[15]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.024     ; 1.418      ;
; 1.101  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.447      ;
; 1.101  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.447      ;
; 1.101  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_6_                                        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_6_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.020     ; 1.415      ;
; 1.112  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[6]                                           ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[6]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 1.398      ;
; 1.113  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[11]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[11]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.002     ; 1.421      ;
; 1.115  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[8]                                     ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[8]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.006     ; 1.415      ;
; 1.130  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[16]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[16]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.002     ; 1.404      ;
; 1.137  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[13]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[13]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.024     ; 1.375      ;
; 1.142  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[20]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[20]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.024     ; 1.370      ;
; 1.155  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[12]                                    ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[12]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.024     ; 1.357      ;
; 1.169  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_left[2]                                ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 6.373      ;
; 1.169  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_left[2]                                ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 6.373      ;
; 1.224  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_15_                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_15_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.010     ; 1.302      ;
; 1.225  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_1_                                        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_1_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.020     ; 1.291      ;
; 1.225  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_8_                                        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_8_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.025     ; 1.286      ;
; 1.233  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[0]                                           ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[0]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.015     ; 1.288      ;
; 1.241  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_10_                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_10_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.025     ; 1.270      ;
; 1.270  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[1]                                           ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[1]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.004     ; 1.262      ;
; 1.285  ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[0] ; mds_top_inst_mem_mng_inst_rd_wbm_tga_o[2]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.013     ; 6.238      ;
; 1.300  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[21]                                    ; dbg_actual_rd_bank_dup_0                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.241      ;
; 1.318  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.230      ;
; 1.318  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]                                     ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ack_i_cnt[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.012      ; 6.230      ;
; 1.329  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[8]                                          ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[8]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.210      ;
; 1.339  ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[6]                                          ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[6]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 1.200      ;
; 1.355  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd                                                   ; nx50541z1                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.005      ; 1.186      ;
; 1.362  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[3]                                           ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[3]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 1.148      ;
+--------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                                                                                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.153 ; mds_top_inst_disp_ctrl_inst_lower_frame[6]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 4.883      ;
; 0.277 ; mds_top_inst_disp_ctrl_inst_left_frame_4_               ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 4.759      ;
; 0.298 ; mds_top_inst_disp_ctrl_inst_upper_frame[5]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 4.738      ;
; 0.412 ; mds_top_inst_disp_ctrl_inst_lower_frame[5]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 4.624      ;
; 0.414 ; mds_top_inst_disp_ctrl_inst_upper_frame[6]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 4.622      ;
; 0.416 ; mds_top_inst_disp_ctrl_inst_upper_frame[1]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.066      ; 4.615      ;
; 0.436 ; mds_top_inst_disp_ctrl_inst_lower_frame[7]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.066      ; 4.595      ;
; 0.456 ; mds_top_inst_disp_ctrl_inst_lower_frame[0]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.067      ; 4.576      ;
; 0.490 ; mds_top_inst_disp_ctrl_inst_lower_frame[1]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.066      ; 4.541      ;
; 0.531 ; mds_top_inst_disp_ctrl_inst_right_frame_7_              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.066      ; 4.500      ;
; 0.555 ; mds_top_inst_disp_ctrl_inst_left_frame_5_               ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.066      ; 4.476      ;
; 0.574 ; mds_top_inst_disp_ctrl_inst_left_frame_5_               ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.066      ; 4.457      ;
; 0.589 ; mds_top_inst_disp_ctrl_inst_upper_frame[0]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.067      ; 4.443      ;
; 0.598 ; mds_top_inst_disp_ctrl_inst_lower_frame[3]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.073      ; 4.440      ;
; 0.696 ; mds_top_inst_disp_ctrl_inst_upper_frame[3]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.073      ; 4.342      ;
; 0.705 ; mds_top_inst_disp_ctrl_inst_lower_frame[4]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 4.331      ;
; 0.748 ; mds_top_inst_disp_ctrl_inst_lower_frame[2]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.076      ; 4.293      ;
; 0.818 ; mds_top_inst_disp_ctrl_inst_upper_frame[2]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.076      ; 4.223      ;
; 0.840 ; mds_top_inst_disp_ctrl_inst_left_frame_4_               ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 4.196      ;
; 0.846 ; mds_top_inst_disp_ctrl_inst_upper_frame[7]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.066      ; 4.185      ;
; 0.870 ; mds_top_inst_disp_ctrl_inst_upper_frame[4]              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.071      ; 4.166      ;
; 0.876 ; mds_top_inst_disp_ctrl_inst_right_frame_7_              ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.066      ; 4.155      ;
; 1.187 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready    ; nx9514z1                                                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; -0.004     ; 1.345      ;
; 1.267 ; nx7932z1                                                ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_cnt_zero_d1                                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; -0.012     ; 1.257      ;
; 1.270 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_busy ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_busy_d1                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; 0.010      ; 1.276      ;
; 1.514 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.524      ;
; 1.514 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[1]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.524      ;
; 1.514 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[2]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.524      ;
; 1.514 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[3]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.524      ;
; 1.514 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[4]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.524      ;
; 1.514 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[5]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.524      ;
; 1.514 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[6]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.524      ;
; 1.514 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[7]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.524      ;
; 1.514 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[8]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.524      ;
; 1.514 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[9]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.524      ;
; 1.514 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[10]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.524      ;
; 1.624 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_icx_wbm_adr_o[8]                                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 8.412      ;
; 1.624 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_icx_wbm_adr_o[9]                                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 8.412      ;
; 1.705 ; mds_top_inst_rx_wbm_adr_o[2]                            ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 8.329      ;
; 1.705 ; mds_top_inst_rx_wbm_adr_o[2]                            ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 8.329      ;
; 1.705 ; mds_top_inst_rx_wbm_adr_o[2]                            ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 8.329      ;
; 1.705 ; mds_top_inst_rx_wbm_adr_o[2]                            ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_address_reg9 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.085      ; 8.345      ;
; 1.705 ; mds_top_inst_rx_wbm_adr_o[2]                            ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_address_reg8 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.085      ; 8.345      ;
; 1.705 ; mds_top_inst_rx_wbm_adr_o[2]                            ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_address_reg7 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.085      ; 8.345      ;
; 1.705 ; mds_top_inst_rx_wbm_adr_o[2]                            ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_address_reg6 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.085      ; 8.345      ;
; 1.705 ; mds_top_inst_rx_wbm_adr_o[2]                            ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_address_reg5 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.085      ; 8.345      ;
; 1.705 ; mds_top_inst_rx_wbm_adr_o[2]                            ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_address_reg4 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.085      ; 8.345      ;
; 1.705 ; mds_top_inst_rx_wbm_adr_o[2]                            ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_address_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.085      ; 8.345      ;
; 1.705 ; mds_top_inst_rx_wbm_adr_o[2]                            ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_address_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.085      ; 8.345      ;
; 1.705 ; mds_top_inst_rx_wbm_adr_o[2]                            ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_address_reg1 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.085      ; 8.345      ;
; 1.705 ; mds_top_inst_rx_wbm_adr_o[2]                            ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_address_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.085      ; 8.345      ;
; 1.705 ; mds_top_inst_rx_wbm_adr_o[2]                            ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.069      ; 8.329      ;
; 1.716 ; mds_top_inst_tx_icx_wbm_adr_o[0]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.323      ;
; 1.716 ; mds_top_inst_tx_icx_wbm_adr_o[0]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[1]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.323      ;
; 1.716 ; mds_top_inst_tx_icx_wbm_adr_o[0]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[2]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.323      ;
; 1.716 ; mds_top_inst_tx_icx_wbm_adr_o[0]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[3]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.323      ;
; 1.716 ; mds_top_inst_tx_icx_wbm_adr_o[0]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[4]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.323      ;
; 1.716 ; mds_top_inst_tx_icx_wbm_adr_o[0]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[5]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.323      ;
; 1.716 ; mds_top_inst_tx_icx_wbm_adr_o[0]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[6]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.323      ;
; 1.716 ; mds_top_inst_tx_icx_wbm_adr_o[0]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[7]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.323      ;
; 1.716 ; mds_top_inst_tx_icx_wbm_adr_o[0]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[8]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.323      ;
; 1.716 ; mds_top_inst_tx_icx_wbm_adr_o[0]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[9]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.323      ;
; 1.716 ; mds_top_inst_tx_icx_wbm_adr_o[0]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[10]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.323      ;
; 1.749 ; mds_top_inst_rx_wbm_adr_o[2]                            ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 8.286      ;
; 1.752 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_busy ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_busy_d1                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; -0.003     ; 0.781      ;
; 1.780 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.259      ;
; 1.780 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[1]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.259      ;
; 1.780 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[2]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.259      ;
; 1.780 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[3]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.259      ;
; 1.780 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[4]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.259      ;
; 1.780 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[5]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.259      ;
; 1.780 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[6]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.259      ;
; 1.780 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[7]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.259      ;
; 1.780 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[8]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.259      ;
; 1.780 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[9]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.259      ;
; 1.780 ; mds_top_inst_tx_icx_wbm_adr_o[2]                        ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[10]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 8.259      ;
; 1.794 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_icx_wbm_adr_o[0]                                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 8.241      ;
; 1.794 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_icx_wbm_adr_o[1]                                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 8.241      ;
; 1.794 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_icx_wbm_adr_o[3]                                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 8.241      ;
; 1.794 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_icx_wbm_adr_o[4]                                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 8.241      ;
; 1.794 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_icx_wbm_adr_o[5]                                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 8.241      ;
; 1.794 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_icx_wbm_adr_o[6]                                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 8.241      ;
; 1.794 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_icx_wbm_adr_o[7]                                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 8.241      ;
; 1.794 ; mds_top_inst_rx_wbm_adr_o[2]                            ; mds_top_inst_tx_icx_wbm_adr_o[2]                                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.001     ; 8.241      ;
; 1.797 ; mds_top_inst_rx_wbm_adr_o[2]                            ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.070      ; 8.238      ;
; 1.807 ; mds_top_inst_rx_wbm_adr_o[3]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.231      ;
; 1.807 ; mds_top_inst_rx_wbm_adr_o[3]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[1]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.231      ;
; 1.807 ; mds_top_inst_rx_wbm_adr_o[3]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[2]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.231      ;
; 1.807 ; mds_top_inst_rx_wbm_adr_o[3]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[3]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.231      ;
; 1.807 ; mds_top_inst_rx_wbm_adr_o[3]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[4]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.231      ;
; 1.807 ; mds_top_inst_rx_wbm_adr_o[3]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[5]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.231      ;
; 1.807 ; mds_top_inst_rx_wbm_adr_o[3]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[6]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.231      ;
; 1.807 ; mds_top_inst_rx_wbm_adr_o[3]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[7]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.231      ;
; 1.807 ; mds_top_inst_rx_wbm_adr_o[3]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[8]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.231      ;
; 1.807 ; mds_top_inst_rx_wbm_adr_o[3]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[9]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.231      ;
; 1.807 ; mds_top_inst_rx_wbm_adr_o[3]                            ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[10]                                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.002      ; 8.231      ;
; 1.819 ; nx56379z1                                               ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 8.217      ;
; 1.819 ; nx56379z1                                               ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[1]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 8.217      ;
; 1.819 ; nx56379z1                                               ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[2]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 8.217      ;
; 1.819 ; nx56379z1                                               ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[3]                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 8.217      ;
+-------+---------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 3.260  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg[0]                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[0]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.785      ;
; 3.274  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg[1]                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[1]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.771      ;
; 3.296  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg[7]                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[7]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.009      ; 1.749      ;
; 3.314  ; nx53913z1                                                       ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[3]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 1.725      ;
; 3.439  ; nx54910z1                                                       ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[4]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 1.600      ;
; 3.586  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[1]                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[1]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.008      ; 1.458      ;
; 3.626  ; nx41026z1                                                       ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[3]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 1.413      ;
; 3.647  ; nx39032z1                                                       ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[5]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 1.392      ;
; 3.723  ; nx55907z1                                                       ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[5]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 1.316      ;
; 3.736  ; nx52916z1                                                       ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[2]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.300      ;
; 3.763  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg[6]                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[6]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.004      ; 1.277      ;
; 3.769  ; dbg_type_reg_disp[2]                                            ; mds_top_inst_disp_ctrl_inst_vesa_mux_d1                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.005     ; 1.262      ;
; 3.777  ; nx42023z1                                                       ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[2]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 1.259      ;
; 3.784  ; nx40029z1                                                       ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[4]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.004      ; 1.256      ;
; 4.066  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[0]                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[0]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.971      ;
; 4.076  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[6]                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[6]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.961      ;
; 4.103  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[7]                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[7]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.001      ; 0.934      ;
; 17.612 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[1]          ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[9] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.420      ;
; 17.745 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; r_out_dup_0[6]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.272      ;
; 17.745 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; r_out_dup_0[8]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.272      ;
; 17.745 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; r_out_dup_0[9]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.272      ;
; 17.745 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; g_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.272      ;
; 17.745 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; g_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.272      ;
; 17.745 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; b_out_dup_0_6_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.272      ;
; 17.745 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; b_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.272      ;
; 17.745 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; b_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.272      ;
; 17.751 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[2]          ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[9] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 7.281      ;
; 17.881 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; r_out_dup_0[6]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.136      ;
; 17.881 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; r_out_dup_0[8]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.136      ;
; 17.881 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; r_out_dup_0[9]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.136      ;
; 17.881 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; g_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.136      ;
; 17.881 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; g_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.136      ;
; 17.881 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; b_out_dup_0_6_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.136      ;
; 17.881 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; b_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.136      ;
; 17.881 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; b_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.136      ;
; 17.893 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[0]          ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[9] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 7.143      ;
; 17.987 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[4]          ; r_out_dup_0[6]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.030      ;
; 17.987 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[4]          ; r_out_dup_0[8]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.030      ;
; 17.987 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[4]          ; r_out_dup_0[9]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.030      ;
; 17.987 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[4]          ; g_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.030      ;
; 17.987 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[4]          ; g_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.030      ;
; 17.987 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[4]          ; b_out_dup_0_6_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.030      ;
; 17.987 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[4]          ; b_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.030      ;
; 17.987 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[4]          ; b_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.030      ;
; 18.002 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[2]          ; r_out_dup_0[6]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.015      ;
; 18.002 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[2]          ; r_out_dup_0[8]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.015      ;
; 18.002 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[2]          ; r_out_dup_0[9]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.015      ;
; 18.002 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[2]          ; g_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.015      ;
; 18.002 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[2]          ; g_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.015      ;
; 18.002 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[2]          ; b_out_dup_0_6_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.015      ;
; 18.002 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[2]          ; b_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.015      ;
; 18.002 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[2]          ; b_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 7.015      ;
; 18.015 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; r_out_dup_0[2]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.993      ;
; 18.015 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; r_out_dup_0[3]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.993      ;
; 18.015 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; r_out_dup_0[4]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.993      ;
; 18.015 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; r_out_dup_0[5]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.993      ;
; 18.015 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; r_out_dup_0[7]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.993      ;
; 18.015 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; g_out_dup_0_2_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.993      ;
; 18.015 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; g_out_dup_0_3_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.993      ;
; 18.015 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; g_out_dup_0_4_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.993      ;
; 18.015 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; g_out_dup_0_5_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.993      ;
; 18.015 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; g_out_dup_0_6_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.993      ;
; 18.015 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; g_out_dup_0_7_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.993      ;
; 18.015 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; b_out_dup_0_2_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.993      ;
; 18.015 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; b_out_dup_0_3_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.993      ;
; 18.015 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; b_out_dup_0_4_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.993      ;
; 18.015 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; b_out_dup_0_5_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.993      ;
; 18.015 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; b_out_dup_0_7_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.993      ;
; 18.077 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[0] ; r_out_dup_0[6]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.940      ;
; 18.077 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[0] ; r_out_dup_0[8]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.940      ;
; 18.077 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[0] ; r_out_dup_0[9]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.940      ;
; 18.077 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[0] ; g_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.940      ;
; 18.077 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[0] ; g_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.940      ;
; 18.077 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[0] ; b_out_dup_0_6_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.940      ;
; 18.077 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[0] ; b_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.940      ;
; 18.077 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[0] ; b_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.940      ;
; 18.081 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[7]          ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[9] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 6.955      ;
; 18.110 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[3]          ; r_out_dup_0[6]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.907      ;
; 18.110 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[3]          ; r_out_dup_0[8]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.907      ;
; 18.110 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[3]          ; r_out_dup_0[9]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.907      ;
; 18.110 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[3]          ; g_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.907      ;
; 18.110 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[3]          ; g_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.907      ;
; 18.110 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[3]          ; b_out_dup_0_6_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.907      ;
; 18.110 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[3]          ; b_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.907      ;
; 18.110 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[3]          ; b_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.907      ;
; 18.123 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[3]          ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[9] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 6.913      ;
; 18.148 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[1] ; r_out_dup_0[6]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.869      ;
; 18.148 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[1] ; r_out_dup_0[8]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.869      ;
; 18.148 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[1] ; r_out_dup_0[9]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.869      ;
; 18.148 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[1] ; g_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.869      ;
; 18.148 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[1] ; g_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.869      ;
; 18.148 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[1] ; b_out_dup_0_6_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.869      ;
; 18.148 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[1] ; b_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.869      ;
; 18.148 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[1] ; b_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.019     ; 6.869      ;
; 18.151 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; r_out_dup_0[2]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.857      ;
; 18.151 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; r_out_dup_0[3]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.857      ;
; 18.151 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; r_out_dup_0[4]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.857      ;
; 18.151 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; r_out_dup_0[5]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.857      ;
; 18.151 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; r_out_dup_0[7]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.857      ;
; 18.151 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; g_out_dup_0_2_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.028     ; 6.857      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'fpga_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 4.147      ;
; 15.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.146      ;
; 15.887 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.146      ;
; 15.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 4.122      ;
; 15.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.121      ;
; 15.912 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.121      ;
; 15.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 4.124      ;
; 15.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 4.123      ;
; 15.913 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 4.123      ;
; 15.922 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 4.112      ;
; 15.925 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.108      ;
; 15.925 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.108      ;
; 15.947 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 4.087      ;
; 15.948 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 4.089      ;
; 15.950 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.083      ;
; 15.950 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.083      ;
; 15.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 4.085      ;
; 15.951 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 4.085      ;
; 16.010 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.023      ;
; 16.011 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.022      ;
; 16.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.019      ;
; 16.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.018      ;
; 16.023 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.010      ;
; 16.024 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 4.009      ;
; 16.035 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.998      ;
; 16.036 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 4.000      ;
; 16.036 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.997      ;
; 16.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.999      ;
; 16.039 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.994      ;
; 16.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.996      ;
; 16.040 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.993      ;
; 16.041 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.995      ;
; 16.042 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.994      ;
; 16.048 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.985      ;
; 16.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.987      ;
; 16.049 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.984      ;
; 16.050 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.986      ;
; 16.057 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.976      ;
; 16.067 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.969      ;
; 16.068 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 3.971      ;
; 16.070 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 3.964      ;
; 16.082 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.951      ;
; 16.083 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.953      ;
; 16.095 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 3.939      ;
; 16.096 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 3.941      ;
; 16.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 3.924      ;
; 16.114 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.922      ;
; 16.139 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.897      ;
; 16.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 3.899      ;
; 16.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 3.883      ;
; 16.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 3.878      ;
; 16.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.877      ;
; 16.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.877      ;
; 16.165 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 3.873      ;
; 16.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 3.854      ;
; 16.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.853      ;
; 16.183 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.853      ;
; 16.191 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 3.843      ;
; 16.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.839      ;
; 16.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.839      ;
; 16.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 3.791      ;
; 16.278 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.758      ;
; 16.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.754      ;
; 16.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.756      ;
; 16.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.753      ;
; 16.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.755      ;
; 16.283 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.750      ;
; 16.284 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.749      ;
; 16.285 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.751      ;
; 16.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.741      ;
; 16.293 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.740      ;
; 16.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.725      ;
; 16.314 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 3.720      ;
; 16.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.718      ;
; 16.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.707      ;
; 16.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 3.698      ;
; 16.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.697      ;
; 16.336 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.697      ;
; 16.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.001      ; 3.700      ;
; 16.339 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 3.695      ;
; 16.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 3.691      ;
; 16.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.690      ;
; 16.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.690      ;
; 16.366 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.003      ; 3.673      ;
; 16.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 3.663      ;
; 16.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.659      ;
; 16.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.659      ;
; 16.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped           ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.653      ;
; 16.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.644      ;
; 16.392 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 3.644      ;
; 16.438 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.595      ;
; 16.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.593      ;
; 16.441 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.592      ;
; 16.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.588      ;
; 16.459 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.574      ;
; 16.460 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.573      ;
; 16.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]             ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 3.573      ;
; 16.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.572      ;
; 16.461 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4] ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.572      ;
; 16.463 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 3.570      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'fpga_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                           ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                                                                                             ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                             ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                                 ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                                                                                ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.778      ;
; 0.516 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d1                                                                                                                                                                                                                                                                             ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                                                                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                                                                                ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.785      ;
; 0.521 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.787      ;
; 0.521 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                                                                                                                                                                                                                                                                                                                                     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                                                                                                                             ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                                                                                                                             ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d4                                                                                                                                                                                                                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.791      ;
; 0.529 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.795      ;
; 0.532 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                                                                                                                           ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d4                                                                                                                                                                                                                                                                                                                                             ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.798      ;
; 0.536 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                                                                                                                             ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                                                                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.802      ;
; 0.654 ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                                                                                                                                                                                                                                                                                                                                     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.920      ;
; 0.660 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.926      ;
; 0.661 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.927      ;
; 0.663 ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3                                                                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.929      ;
; 0.666 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.932      ;
; 0.666 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.932      ;
; 0.667 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q8p:auto_generated|sld_reserved_top_synthesis_auto_signaltap_0_1_4332:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.934      ;
; 0.668 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.934      ;
; 0.669 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.935      ;
; 0.671 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.937      ;
; 0.680 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q8p:auto_generated|sld_reserved_top_synthesis_auto_signaltap_0_1_4332:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.946      ;
; 0.690 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.956      ;
; 0.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.957      ;
; 0.705 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.971      ;
; 0.707 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.973      ;
; 0.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.974      ;
; 0.708 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.974      ;
; 0.711 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.977      ;
; 0.712 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.978      ;
; 0.713 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.979      ;
; 0.714 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.980      ;
; 0.718 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.984      ;
; 0.721 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.987      ;
; 0.723 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.989      ;
; 0.723 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.989      ;
; 0.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.995      ;
; 0.729 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.995      ;
; 0.780 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                                                                                ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 1.047      ;
; 0.790 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d4                                                                                                                                                                                                                                                                           ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                                                                                             ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.056      ;
; 0.798 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d4                                                                                                                                                                                                                                                                             ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.064      ;
; 0.816 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.082      ;
; 0.843 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                                                                                                                           ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                                                                                             ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.109      ;
; 0.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                                                                ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 1.112      ;
; 0.845 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                                                                                                                             ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.111      ;
; 0.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.112      ;
; 0.847 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.113      ;
; 0.849 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.115      ;
; 0.854 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                                                                                 ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.120      ;
; 0.857 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.123      ;
; 0.858 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q8p:auto_generated|sld_reserved_top_synthesis_auto_signaltap_0_1_4332:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.124      ;
; 0.884 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.054      ; 1.172      ;
; 0.890 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.054      ; 1.178      ;
; 0.903 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.054      ; 1.191      ;
; 0.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 1.203      ;
; 0.936 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 1.203      ;
; 0.938 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q8p:auto_generated|sld_reserved_top_synthesis_auto_signaltap_0_1_4332:mgl_prim1|output13a[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 1.205      ;
; 0.940 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.004     ; 1.202      ;
; 0.943 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 1.208      ;
; 0.984 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                                 ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.250      ;
; 0.988 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.004     ; 1.250      ;
; 1.012 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.004     ; 1.274      ;
; 1.012 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.004     ; 1.274      ;
; 1.014 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                                                                           ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.009     ; 1.271      ;
; 1.015 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.009     ; 1.272      ;
; 1.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                                                                           ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.009     ; 1.273      ;
; 1.016 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.009     ; 1.273      ;
; 1.029 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.009     ; 1.286      ;
; 1.032 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                                                                           ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.009     ; 1.289      ;
; 1.033 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.009     ; 1.290      ;
; 1.034 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                                                                           ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.009     ; 1.291      ;
; 1.037 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.003      ; 1.306      ;
; 1.056 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 1.323      ;
; 1.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                                                                                ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 1.327      ;
; 1.060 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                                                                                ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 1.327      ;
; 1.061 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 1.328      ;
; 1.079 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q8p:auto_generated|sld_reserved_top_synthesis_auto_signaltap_0_1_4332:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.345      ;
; 1.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 1.352      ;
; 1.085 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 1.352      ;
; 1.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                                 ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 1.365      ;
; 1.108 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.004     ; 1.370      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                                 ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_0_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_0_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_1_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_1_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_2_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_2_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_3_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_3_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_4_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_4_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx819z26                                                                ; nx819z26                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx65358z2                                                               ; nx65358z2                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_7_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_7_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx63364z2                                                               ; nx63364z2                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_9_  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_9_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx54133z2                                                               ; nx54133z2                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_11_ ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_11_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_12_ ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_12_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[1]    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[1]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[0]    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[0]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[2]    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[2]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[3]    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[3]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_next_init_state_3_                                ; mds_top_inst_sdr_ctrl_next_init_state_3_                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[0]                             ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[0]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_next_state_2_                                     ; mds_top_inst_sdr_ctrl_next_state_2_                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_0_                                  ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_0_                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_do_refresh                                        ; mds_top_inst_sdr_ctrl_do_refresh                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_init_done                                         ; mds_top_inst_sdr_ctrl_init_done                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[5]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[5]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_pipe_bool       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_pipe_bool       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[0]              ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[0]              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_data_valid_r                                      ; mds_top_inst_sdr_ctrl_data_valid_r                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[8]    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[8]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx31726z3                                                               ; nx31726z3                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_wr_wbm_stb_o                                  ; mds_top_inst_mem_mng_inst_wr_wbm_stb_o                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_tRC_cntr[0]                                       ; mds_top_inst_sdr_ctrl_tRC_cntr[0]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_tRC_cntr[2]                                       ; mds_top_inst_sdr_ctrl_tRC_cntr[2]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_tRC_cntr[3]                                       ; mds_top_inst_sdr_ctrl_tRC_cntr[3]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_tRC_cntr[1]                                       ; mds_top_inst_sdr_ctrl_tRC_cntr[1]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_next_init_state_5_                                ; mds_top_inst_sdr_ctrl_next_init_state_5_                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_init_pre_cntr[2]                                  ; mds_top_inst_sdr_ctrl_init_pre_cntr[2]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_init_pre_cntr[1]                                  ; mds_top_inst_sdr_ctrl_init_pre_cntr[1]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_init_pre_cntr[0]                                  ; mds_top_inst_sdr_ctrl_init_pre_cntr[0]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_init_pre_cntr[3]                                  ; mds_top_inst_sdr_ctrl_init_pre_cntr[3]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_next_init_state_7_                                ; mds_top_inst_sdr_ctrl_next_init_state_7_                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx5769z2                                                                ; nx5769z2                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_wait_200us_cntr[0]                                ; mds_top_inst_sdr_ctrl_wait_200us_cntr[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[1]                             ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[1]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_oor_r                                             ; mds_top_inst_sdr_ctrl_oor_r                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_oor_err_r                                         ; mds_top_inst_sdr_ctrl_oor_err_r                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_stb_err_r                                         ; mds_top_inst_sdr_ctrl_stb_err_r                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_rd_wbm_stb_o                                  ; mds_top_inst_mem_mng_inst_rd_wbm_stb_o                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_cyc_i_internal                                    ; mds_top_inst_sdr_ctrl_cyc_i_internal                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_rx_data_r                                         ; mds_top_inst_sdr_ctrl_rx_data_r                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_err_i_status        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_err_i_status        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_first_rx_bool       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_first_rx_bool       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_arbiter_inst_not_wr_gnt_i                     ; mds_top_inst_mem_mng_inst_arbiter_inst_not_wr_gnt_i                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx46880z8                                                               ; nx46880z8                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cyc_internal    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cyc_internal    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_wbm_cyc_internal    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_wbm_cyc_internal    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_err_i_status        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_err_i_status        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[3]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[3]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx38656z2                                                               ; nx38656z2                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_sdr_ctrl_oe_r                                              ; mds_top_inst_sdr_ctrl_oe_r                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx13934z4                                                               ; nx13934z4                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_addr_in[0]               ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_addr_in[0]               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dram_bank_dup_0[0]                                                      ; dram_bank_dup_0[0]                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dbg_wr_bank_val_dup_0                                                   ; dbg_wr_bank_val_dup_0                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dram_bank_dup_0[1]                                                      ; dram_bank_dup_0[1]                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx55888z1                                                               ; nx55888z1                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_1_              ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_d1_1_           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.781      ;
; 0.513 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[5]              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[5]           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.782      ;
; 0.516 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_1_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_1_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[8]          ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d2[8]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_1st_data[4]     ; mds_top_inst_sdr_ctrl_dram_dq_r[4]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_10_       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_10_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_17_       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_17_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd               ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d1            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_2_           ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_2_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.516 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_19_          ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_19_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.785      ;
; 0.517 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd_d4                   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd_flt                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_ready_flt                ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_ready_der       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_16_       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_16_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; mds_top_inst_sdr_ctrl_address_r_20_                                     ; dram_bank_dup_0[0]                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.517 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_18_          ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_18_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.786      ;
; 0.518 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_0_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_0_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_16_          ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_16_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.003      ; 0.787      ;
; 0.519 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d2            ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d3            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_9_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_9_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_restart_rd_d1       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_restart_rd_bool     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_7_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_7_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_1st_data[6]     ; mds_top_inst_sdr_ctrl_dram_dq_r[6]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d1            ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d2            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd_flt                  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_init_rd_d1          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_8_        ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_8_        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.523 ; mds_top_inst_sdr_ctrl_next_init_state_1_                                ; mds_top_inst_sdr_ctrl_next_init_state_2_                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.789      ;
; 0.524 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd_flt                  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_init_rd_bool        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_15_       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_15_       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.790      ;
; 0.525 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d3            ; nx29738z2                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.525 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_ready_d3                 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_ready_d4                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.791      ;
; 0.527 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d3            ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_flt               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.793      ;
; 0.529 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_words_cnt[7]    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_cnt_zero_bool   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_not_wbm_cur_st_0    ; mds_top_inst_mem_mng_inst_arb_wr_req                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_11_                                 ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_11_                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_ready_d3                 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_ready_flt                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.796      ;
+-------+-------------------------------------------------------------------------+-------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[2]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[2]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[0]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[0]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[1]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[1]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_uart_rx_c_cur_st[1]                                                           ; mds_top_inst_rx_path_inst_uart_rx_c_cur_st[1]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[0]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[0]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[1]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[1]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[2]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[2]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[3]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[3]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_valid                                                                         ; mds_top_inst_rx_path_inst_valid                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[4]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[4]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_w_addr[0]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_w_addr[0]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[5]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[5]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_eof_blk_7_                                                            ; mds_top_inst_rx_path_inst_mp_dec1_eof_blk_7_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[6]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[6]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[1]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[1]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[2]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[2]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[3]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[3]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx21867z1                                                                                               ; nx21867z1                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_mp_dec1_blk_pos[1]                                                            ; mds_top_inst_rx_path_inst_mp_dec1_blk_pos[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_wbm_cur_st[3]                                                                 ; mds_top_inst_rx_path_inst_wbm_cur_st[3]                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_eof_err_status                                                                ; mds_top_inst_rx_path_inst_eof_err_status                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_sbit_err                                                                      ; mds_top_inst_rx_path_inst_sbit_err                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_sbit_err_status                                                               ; mds_top_inst_rx_path_inst_sbit_err_status                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_crc2dec_data[0]                                                               ; mds_top_inst_rx_path_inst_crc2dec_data[0]                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_crc_err                                                                       ; mds_top_inst_rx_path_inst_crc_err                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_crc_err_status                                                                ; mds_top_inst_rx_path_inst_crc_err_status                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_wbm_stb_o                                                                               ; mds_top_inst_rx_wbm_stb_o                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_icx_wbm_stb_o                                                                           ; mds_top_inst_tx_icx_wbm_stb_o                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_type_reg_offset[1]                                                            ; mds_top_inst_rx_path_inst_type_reg_offset[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_ram_aout_val                                                                  ; mds_top_inst_rx_path_inst_ram_aout_val                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx15971z3                                                                                               ; nx15971z3                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_icx_wbm_adr_o[0]                                                                        ; mds_top_inst_tx_icx_wbm_adr_o[0]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx3252z2                                                                                                ; nx3252z2                                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_wbs_cur_st[2]                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_wbs_cur_st[2]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_wbs_cur_st[4]                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_wbs_cur_st[4]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx26726z2                                                                                               ; nx26726z2                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx25729z3                                                                                               ; nx25729z3                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_done_cnt_2_                                         ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_done_cnt_2_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_cnt[1]                                                 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_cnt[1]                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_cnt[0]                                                 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_cnt[0]                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx1179z2                                                                                                ; nx1179z2                                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_rd_en_fifo                      ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_rd_en_fifo                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_unite_inst_current_sm[0]                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_unite_inst_current_sm[0]                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_unite_inst_current_sm[1]                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_unite_inst_current_sm[1]                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opu_wr_en                                         ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opu_wr_en                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_op_str_used[0]                  ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_op_str_used[0]                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_counter[0]                      ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_counter[0]                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_rd_mng_1                        ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_rd_mng_1                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_req_cnt[0]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_req_cnt[0]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_row_count[0]                         ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_row_count[0]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[9]                                                    ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[9]                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[4]                                                    ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[4]                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_inside_row[0]                        ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_inside_row[0]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_write_addr[0] ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_write_addr[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_read_addr[0]  ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_read_addr[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_counter[0]                ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_counter[0]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_counter_tmp[0]            ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_counter_tmp[0]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_count_en                  ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_count_en                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_ready                          ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_ready                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_col[0]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_col[0]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[0]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[0]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[2]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[2]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[1]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[1]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx62938z2                                                                                               ; nx62938z2                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_icy_disp_wbm_tga_o_5_                                                                      ; mds_top_inst_icy_disp_wbm_tga_o_5_                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_din_valid                                                ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_din_valid                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx51374z2                                                                                               ; nx51374z2                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_err_i_status                                                 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_err_i_status                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_icy_disp_wbm_tgc_o                                                                         ; mds_top_inst_icy_disp_wbm_tgc_o                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_b_rd_en                                      ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_b_rd_en                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_used[0]                                    ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_used[0]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_addr_out[0]                                              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_addr_out[0]                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_ack_cnt[0]                                                   ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_ack_cnt[0]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_stb_internal                                                 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_stb_internal                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_icy_disp_wbm_tga_o_1_                                                                      ; mds_top_inst_icy_disp_wbm_tga_o_1_                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx36381z3                                                                                               ; nx36381z3                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_err_i_status                                                                  ; mds_top_inst_rx_path_inst_err_i_status                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_wbm_cur_st[5]                                                                 ; mds_top_inst_rx_path_inst_wbm_cur_st[5]                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_type_reg_offset[0]                                                            ; mds_top_inst_rx_path_inst_type_reg_offset[0]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_wbm_cur_st[2]                                                                 ; mds_top_inst_rx_path_inst_wbm_cur_st[2]                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_intercon_z_inst_wbs_gnt[0]                                                                 ; mds_top_inst_intercon_z_inst_wbs_gnt[0]                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_rx_path_inst_neg_cyc_bool                                                                  ; mds_top_inst_rx_path_inst_neg_cyc_bool                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx56379z1                                                                                               ; nx56379z1                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                      ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx24857z2                                                                                               ; nx24857z2                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_tx_wbm_inst_ram_words_left[10]                                                ; mds_top_inst_tx_path_inst_tx_wbm_inst_ram_words_left[10]                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[0]                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[0]                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[1]                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[1]                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_icx_wbm_tgc_o                                                                           ; mds_top_inst_tx_icx_wbm_tgc_o                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_tx_wbm_inst_err_i_status                                                      ; mds_top_inst_tx_path_inst_tx_wbm_inst_err_i_status                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_1_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_1_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_2_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_2_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_3_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_3_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_4_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_4_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; nx14253z2                                                                                               ; nx14253z2                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_mp_enc1_blk_pos[1]                                                            ; mds_top_inst_tx_path_inst_mp_enc1_blk_pos[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_mp_enc1_crc_ack_i                                                             ; mds_top_inst_tx_path_inst_mp_enc1_crc_ack_i                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_7_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_7_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_8_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_8_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_6_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_6_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.657      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[0]                                                                                                             ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[0]                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[0]                                                                                                             ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[0]                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.657      ;
; 0.512 ; global_nets_inst_reset_blk_inst_sync_rst_vesa_inst_sync_rst_deb                                                                                                    ; rst_40                                                                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.778      ;
; 0.513 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[2]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame[2]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.779      ;
; 0.515 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[3]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame[3]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[5]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[5]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.781      ;
; 0.515 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[4]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[4]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.781      ;
; 0.516 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[2]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame[2]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.516 ; mds_top_inst_disp_ctrl_inst_right_frame_rg_d1_6_                                                                                                                   ; mds_top_inst_disp_ctrl_inst_left_frame_rg_d2_4_                                                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.782      ;
; 0.518 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.784      ;
; 0.518 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[9]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[9]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.784      ;
; 0.519 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[3]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[3]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[4]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[4]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[0]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[0]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[2]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[2]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[5]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[5]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[6]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[6]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.519 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[7]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[7]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.785      ;
; 0.520 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[2]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[2]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[0]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[0]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.786      ;
; 0.520 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[2]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[2]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.786      ;
; 0.521 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[26]                                                                  ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[26]                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.787      ;
; 0.522 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[6]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[6]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[1]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[1]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[3]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[3]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.788      ;
; 0.524 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[4]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame[4]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.524 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[6]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame[6]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.790      ;
; 0.526 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10]               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.792      ;
; 0.526 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[8]                                                                                                             ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[8]                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.792      ;
; 0.528 ; nx9490z1                                                                                                                                                           ; mds_top_inst_disp_ctrl_inst_left_frame_sy_4_                                                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.794      ;
; 0.530 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_3_                                                                                                      ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_4_                                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[8]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[8]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_2_                                                                                                      ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_3_                                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.798      ;
; 0.536 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_2_                                                                                                      ; nx9122z1                                                                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.802      ;
; 0.536 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|address_reg_a[0]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.802      ;
; 0.543 ; mds_top_inst_disp_ctrl_inst_left_frame_sy_4_                                                                                                                       ; mds_top_inst_disp_ctrl_inst_right_frame_sy_5_                                                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.809      ;
; 0.544 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|p0addr                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.810      ;
; 0.546 ; mds_top_inst_disp_ctrl_inst_left_frame_sy_4_                                                                                                                       ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_2_                                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.812      ;
; 0.546 ; mds_top_inst_disp_ctrl_inst_left_frame_sy_4_                                                                                                                       ; mds_top_inst_disp_ctrl_inst_lower_frame_sy_6_                                                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.812      ;
; 0.546 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.812      ;
; 0.550 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_pic_enable_i                                                                                                        ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_lower_frame_i_8_                                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.816      ;
; 0.551 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.817      ;
; 0.552 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.818      ;
; 0.556 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.822      ;
; 0.560 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.826      ;
; 0.630 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[0]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[0]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.896      ;
; 0.656 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[3]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[3]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.922      ;
; 0.660 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.926      ;
; 0.662 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[1]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[1]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.928      ;
; 0.662 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[13]               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.029      ; 0.957      ;
; 0.663 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_4_                                                                                                      ; nx9490z1                                                                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[4]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.929      ;
; 0.665 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_4_                                                                                                      ; nx9122z1                                                                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.931      ;
; 0.666 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[0]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame[0]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.932      ;
; 0.666 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_4_                                                                                                      ; mds_top_inst_disp_ctrl_inst_lower_frame_sy_3_                                                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.932      ;
; 0.666 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[7]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame[7]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.932      ;
; 0.667 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[7]                                                                                                                      ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[7]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.934      ;
; 0.671 ; mds_top_inst_disp_ctrl_inst_vesa_req_data                                                                                                                          ; mds_top_inst_disp_ctrl_inst_vesa_data_valid_sy                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.937      ;
; 0.672 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[11]               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.938      ;
; 0.677 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                          ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.943      ;
; 0.693 ; mds_top_inst_disp_ctrl_inst_b_in_sy[4]                                                                                                                             ; b_out_dup_0_6_                                                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 0.967      ;
; 0.694 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[6]                                                                                                                      ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[6]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.961      ;
; 0.694 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|address_reg_a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|out_address_reg_a[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.962      ;
; 0.697 ; mds_top_inst_disp_ctrl_inst_vesa_mux_d1                                                                                                                            ; mds_top_inst_disp_ctrl_inst_vesa_mux_d2                                                                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.962      ;
; 0.697 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[6]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame[6]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.964      ;
; 0.700 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a2                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.965      ;
; 0.701 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[1]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[1]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.968      ;
; 0.704 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[0]                                                                                                                      ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[0]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.971      ;
; 0.704 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[4]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame[4]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.971      ;
; 0.704 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[5]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame[5]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.971      ;
; 0.705 ; mds_top_inst_disp_ctrl_inst_b_in_sy[2]                                                                                                                             ; b_out_dup_0_4_                                                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.970      ;
; 0.706 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[7]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.029      ; 1.001      ;
; 0.709 ; mds_top_inst_disp_ctrl_inst_b_in_sy[5]                                                                                                                             ; b_out_dup_0_7_                                                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.974      ;
; 0.725 ; mds_top_inst_disp_ctrl_inst_b_in_sy[0]                                                                                                                             ; b_out_dup_0_2_                                                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.990      ;
; 0.731 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a2                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.997      ;
; 0.757 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.023      ;
; 0.757 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.023      ;
; 0.763 ; mds_top_inst_disp_ctrl_inst_b_in_sy[1]                                                                                                                             ; b_out_dup_0_3_                                                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 1.028      ;
; 0.765 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_3_                                                                                                      ; mds_top_inst_disp_ctrl_inst_lower_frame_sy_3_                                                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.031      ;
; 0.788 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_blanking_ver_cond                                                                                                   ; blank_dup_0                                                                                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.054      ;
; 0.791 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|addr_store_a[0]  ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|address_reg_a[0]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.057      ;
; 0.796 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[13]                                                                  ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[13]                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.062      ;
; 0.801 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[8]                                                                   ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[8]                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.067      ;
; 0.801 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[8]                                                                                                             ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[8]                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.067      ;
; 0.802 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[1]                                                                   ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[1]                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
; 0.802 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[4]                                                                   ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[4]                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.068      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                               ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -1.152 ; global_nets_inst_reset_blk_inst_sync_rst_50_i ; global_nets_inst_reset_blk_inst_sync_rst_sdram_inst_sync_rst_deb      ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -2.382     ; 1.306      ;
; -1.152 ; global_nets_inst_reset_blk_inst_sync_rst_50_i ; rst_133                                                               ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -2.382     ; 1.306      ;
; 3.806  ; rst_133                                       ; dram_addr_obuf_3_~data_in_reg                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.166     ; 3.452      ;
; 3.806  ; rst_133                                       ; dram_addr_obuf_6_~data_in_reg                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.166     ; 3.452      ;
; 3.826  ; rst_133                                       ; dram_we_n_obuf~data_in_reg                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.122     ; 3.476      ;
; 3.827  ; rst_133                                       ; dram_addr_obuf_7_~data_in_reg                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.155     ; 3.442      ;
; 3.827  ; rst_133                                       ; dram_addr_obuf_8_~data_in_reg                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.155     ; 3.442      ;
; 3.827  ; rst_133                                       ; dram_addr_obuf_9_~data_in_reg                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.155     ; 3.442      ;
; 3.827  ; rst_133                                       ; dram_addr_obuf_10_~data_in_reg                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.155     ; 3.442      ;
; 3.827  ; rst_133                                       ; dram_cas_n_obuf~data_in_reg                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.118     ; 3.479      ;
; 3.827  ; rst_133                                       ; dram_ras_n_obuf~data_in_reg                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.118     ; 3.479      ;
; 3.828  ; rst_133                                       ; dram_addr_obuf_11_~data_in_reg                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.145     ; 3.451      ;
; 3.832  ; rst_133                                       ; mds_top_inst_wbm_dat_i[15]                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.138     ; 3.454      ;
; 3.833  ; rst_133                                       ; mds_top_inst_wbm_dat_i[7]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.147     ; 3.444      ;
; 3.833  ; rst_133                                       ; mds_top_inst_wbm_dat_i[14]                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.142     ; 3.449      ;
; 3.833  ; rst_133                                       ; mds_top_inst_wbm_dat_i[13]                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.142     ; 3.449      ;
; 3.833  ; rst_133                                       ; mds_top_inst_wbm_dat_i[12]                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.142     ; 3.449      ;
; 3.833  ; rst_133                                       ; mds_top_inst_wbm_dat_i[11]                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.142     ; 3.449      ;
; 3.833  ; rst_133                                       ; mds_top_inst_wbm_dat_i[10]                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.147     ; 3.444      ;
; 3.833  ; rst_133                                       ; mds_top_inst_wbm_dat_i[9]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.147     ; 3.444      ;
; 3.833  ; rst_133                                       ; mds_top_inst_wbm_dat_i[8]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.147     ; 3.444      ;
; 3.834  ; rst_133                                       ; mds_top_inst_wbm_dat_i[6]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.153     ; 3.437      ;
; 3.834  ; rst_133                                       ; mds_top_inst_wbm_dat_i[5]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.153     ; 3.437      ;
; 3.834  ; rst_133                                       ; mds_top_inst_wbm_dat_i[4]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.153     ; 3.437      ;
; 3.834  ; rst_133                                       ; mds_top_inst_wbm_dat_i[3]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.153     ; 3.437      ;
; 3.834  ; rst_133                                       ; mds_top_inst_wbm_dat_i[2]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.161     ; 3.429      ;
; 3.834  ; rst_133                                       ; mds_top_inst_wbm_dat_i[1]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.161     ; 3.429      ;
; 3.834  ; rst_133                                       ; mds_top_inst_wbm_dat_i[0]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.161     ; 3.429      ;
; 3.942  ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[0]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 3.596      ;
; 3.942  ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[2]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 3.596      ;
; 3.942  ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[3]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 3.596      ;
; 3.942  ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[4]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 3.596      ;
; 3.942  ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[5]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 3.596      ;
; 3.942  ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[6]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 3.596      ;
; 3.942  ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[7]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 3.596      ;
; 3.942  ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[1]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 3.596      ;
; 3.942  ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[8]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 3.596      ;
; 3.942  ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[9]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 3.596      ;
; 3.942  ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[10]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.002      ; 3.596      ;
; 3.944  ; rst_133                                       ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_busy               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 3.587      ;
; 3.952  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 3.567      ;
; 3.952  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 3.567      ;
; 3.974  ; rst_133                                       ; dbg_wr_bank_val_obuf~data_in_reg                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.053      ; 3.501      ;
; 3.974  ; rst_133                                       ; dbg_rd_bank_val_obuf~data_in_reg                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.053      ; 3.501      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_arb_wr_req                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 3.292      ;
; 4.253  ; rst_133                                       ; nx31518z1                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 3.292      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_1_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 3.279      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_1_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 3.279      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[0]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 3.282      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[1]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 3.282      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d2[1]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_words_left[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d2[2]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_words_left[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d2[3]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_words_left[3] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d2[4]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_words_left[4] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 3.292      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d2[5]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_words_left[5] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 3.292      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d2[6]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_words_left[6] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 3.292      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[7]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d2[7]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_words_left[7] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 3.292      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_words_left[8] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.009      ; 3.292      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[0]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d2[0]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_words_left[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_addr_pipe[1]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[2]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 3.282      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_addr_pipe[2]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_3_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_3_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[3]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 3.282      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_addr_pipe[3]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_4_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_4_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[4]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 3.282      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_addr_pipe[4]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_5_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_5_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[5]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 3.282      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_addr_pipe[5]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_6_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_6_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[6]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 3.282      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_addr_pipe[6]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[7]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.001     ; 3.282      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_addr_pipe[7]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.000      ; 3.283      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_pipe_bool     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 3.288      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[0]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 3.288      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[1]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 3.288      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[2]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 3.288      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[3]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 3.288      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[4]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 3.288      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[5]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 3.288      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[6]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 3.288      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[7]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 3.288      ;
; 4.253  ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[8]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 3.288      ;
+--------+-----------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                     ; To Node                                                                                                                   ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; -0.749 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready_flt                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; 0.013      ; 3.298      ;
; 2.453  ; mds_top_inst_disp_ctrl_inst_mux_flush         ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; -0.034     ; 2.549      ;
; 2.453  ; mds_top_inst_disp_ctrl_inst_mux_flush         ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; -0.034     ; 2.549      ;
; 5.321  ; global_nets_inst_reset_blk_inst_sync_rst_50_i ; global_nets_inst_reset_blk_inst_sync_rst_sys_inst_sync_rst_deb                                                            ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -2.352     ; 2.363      ;
; 5.321  ; global_nets_inst_reset_blk_inst_sync_rst_50_i ; rst_100                                                                                                                   ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -2.352     ; 2.363      ;
; 6.327  ; rst_100                                       ; uart_serial_out_obuf~data_in_reg                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.152     ; 3.445      ;
; 6.333  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_din_d1                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.168     ; 3.423      ;
; 6.371  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[2]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 3.650      ;
; 6.371  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[3]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 3.650      ;
; 6.371  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[5]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 3.650      ;
; 6.371  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[6]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 3.650      ;
; 6.371  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[7]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 3.650      ;
; 6.371  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[8]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 3.650      ;
; 6.391  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready_d4                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 3.628      ;
; 6.391  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[2]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 3.628      ;
; 6.391  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[3]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 3.628      ;
; 6.391  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[4]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 3.628      ;
; 6.391  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[6]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 3.628      ;
; 6.391  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 3.628      ;
; 6.391  ; rst_100                                       ; nx51374z2                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 3.628      ;
; 6.391  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[5]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 3.628      ;
; 6.391  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d1[10]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.017     ; 3.628      ;
; 6.400  ; rst_100                                       ; mds_top_inst_mem_mng_inst_dbg_reg_din_ack[2]                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 3.631      ;
; 6.400  ; rst_100                                       ; mds_top_inst_mem_mng_inst_type_reg_din_ack                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 3.631      ;
; 6.400  ; rst_100                                       ; mds_top_inst_mem_mng_inst_dbg_reg_din_ack[1]                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 3.631      ;
; 6.400  ; rst_100                                       ; mds_top_inst_mem_mng_inst_dbg_reg_din_ack[0]                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 3.631      ;
; 6.402  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_type_reg_wbm_0_                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.599      ;
; 6.402  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm[16]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.035     ; 3.599      ;
; 6.405  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[4]                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 3.627      ;
; 6.405  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[0]                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 3.627      ;
; 6.405  ; rst_100                                       ; dbg_type_reg_disp[7]                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 3.637      ;
; 6.405  ; rst_100                                       ; dbg_type_reg_disp[6]                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 3.637      ;
; 6.405  ; rst_100                                       ; dbg_type_reg_disp[5]                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 3.637      ;
; 6.408  ; rst_100                                       ; mds_top_inst_rx_path_inst_mp_dec1_type_blk[7]                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 3.628      ;
; 6.408  ; rst_100                                       ; mds_top_inst_rx_path_inst_mp_dec1_type_blk[0]                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 3.628      ;
; 6.408  ; rst_100                                       ; mds_top_inst_rx_path_inst_mp_dec1_type_blk[4]                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 3.628      ;
; 6.413  ; rst_100                                       ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.614      ;
; 6.413  ; rst_100                                       ; nx9514z1                                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.016     ; 3.607      ;
; 6.413  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_3_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 3.618      ;
; 6.413  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_4_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 3.618      ;
; 6.413  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_5_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 3.618      ;
; 6.413  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_11_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 3.618      ;
; 6.413  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_12_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 3.618      ;
; 6.413  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d1[12]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.614      ;
; 6.413  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[12]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.614      ;
; 6.413  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_13_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.005     ; 3.618      ;
; 6.413  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d1[13]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.614      ;
; 6.413  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[13]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.614      ;
; 6.413  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d1[15]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.614      ;
; 6.413  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[15]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.614      ;
; 6.413  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d1[20]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.614      ;
; 6.413  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[20]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.614      ;
; 6.415  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[0]                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 3.622      ;
; 6.415  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[1]                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 3.622      ;
; 6.415  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[6]                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 3.622      ;
; 6.415  ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[7]                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.001      ; 3.622      ;
; 6.417  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_1_                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.610      ;
; 6.417  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_1_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 3.605      ;
; 6.417  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_0_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 3.605      ;
; 6.417  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_2_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.610      ;
; 6.417  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_7_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 3.605      ;
; 6.417  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_8_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.610      ;
; 6.417  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_9_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.610      ;
; 6.417  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_10_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.610      ;
; 6.417  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_16_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 3.605      ;
; 6.417  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_18_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 3.605      ;
; 6.417  ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_19_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.610      ;
; 6.428  ; rst_100                                       ; dbg_icz_bus_taken_obuf~data_in_reg                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.008      ; 3.502      ;
; 6.429  ; rst_100                                       ; dbg_icy_bus_taken_obuf~data_in_reg                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.010      ; 3.503      ;
; 6.729  ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[0]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 3.300      ;
; 6.729  ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[1]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 3.300      ;
; 6.729  ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[2]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 3.300      ;
; 6.729  ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[4]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 3.300      ;
; 6.729  ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[5]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 3.300      ;
; 6.729  ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[6]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 3.300      ;
; 6.729  ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[7]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 3.300      ;
; 6.729  ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[8]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 3.300      ;
; 6.729  ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[9]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 3.300      ;
; 6.729  ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[3]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 3.300      ;
; 6.729  ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_uart_clk                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 3.300      ;
; 6.729  ; rst_100                                       ; mds_top_inst_tx_path_inst_ram_read_addr[0]                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.024     ; 3.283      ;
; 6.729  ; rst_100                                       ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cyc_internal                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.310      ;
; 6.729  ; rst_100                                       ; nx14627z5                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 3.299      ;
; 6.729  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[0]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 3.297      ;
; 6.729  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[1]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 3.297      ;
; 6.729  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[2]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 3.297      ;
; 6.729  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[3]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 3.297      ;
; 6.729  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[4]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 3.297      ;
; 6.729  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[5]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 3.297      ;
; 6.729  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[6]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 3.297      ;
; 6.729  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[7]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 3.297      ;
; 6.729  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[8]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 3.297      ;
; 6.729  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[2]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 3.299      ;
; 6.729  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[0]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 3.299      ;
; 6.729  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[1]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 3.299      ;
; 6.729  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[9]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 3.297      ;
; 6.729  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_cur_st[1]                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 3.297      ;
; 6.729  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[0]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 3.299      ;
; 6.729  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[1]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 3.300      ;
; 6.729  ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[2]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 3.300      ;
+--------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.896 ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                           ; global_nets_inst_reset_blk_inst_sync_rst_vesa_inst_sync_rst_deb                                                                                                  ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -2.377     ; 1.763      ;
; 0.896 ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                           ; rst_40                                                                                                                                                           ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -2.377     ; 1.763      ;
; 0.984 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a13 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.013      ; 3.994      ;
; 1.001 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.020      ; 3.984      ;
; 1.025 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a8  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.028      ; 3.968      ;
; 1.032 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.025      ; 3.958      ;
; 1.120 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a13 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.013      ; 3.858      ;
; 1.137 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.020      ; 3.848      ;
; 1.161 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a8  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.028      ; 3.832      ;
; 1.168 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.025      ; 3.822      ;
; 1.199 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.008      ; 3.774      ;
; 1.209 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.013      ; 3.769      ;
; 1.223 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a15 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 3.763      ;
; 1.266 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a7  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.716      ;
; 1.301 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.022      ; 3.686      ;
; 1.335 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.008      ; 3.638      ;
; 1.345 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.013      ; 3.633      ;
; 1.359 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a15 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.021      ; 3.627      ;
; 1.402 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a7  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.017      ; 3.580      ;
; 1.437 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.022      ; 3.550      ;
; 1.655 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.008      ; 3.318      ;
; 1.678 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 3.302      ;
; 1.683 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a5  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.022      ; 3.304      ;
; 1.710 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 3.290      ;
; 1.716 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.037      ; 3.286      ;
; 1.741 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 3.251      ;
; 1.791 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.008      ; 3.182      ;
; 1.814 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.015      ; 3.166      ;
; 1.819 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a5  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.022      ; 3.168      ;
; 1.846 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 3.154      ;
; 1.852 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.037      ; 3.150      ;
; 1.877 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 3.115      ;
; 1.967 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a4  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.031      ; 3.029      ;
; 2.038 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[4]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.967      ;
; 2.038 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[6]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.967      ;
; 2.038 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[0]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.967      ;
; 2.038 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[3]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.967      ;
; 2.038 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[1]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.967      ;
; 2.038 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[2]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.967      ;
; 2.038 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[5]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.967      ;
; 2.038 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[9]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.967      ;
; 2.038 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[12]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.967      ;
; 2.049 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[3]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 2.957      ;
; 2.049 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[3]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 2.957      ;
; 2.049 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 2.957      ;
; 2.049 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 2.957      ;
; 2.049 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[2]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 2.957      ;
; 2.049 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[2]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 2.957      ;
; 2.049 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[12]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 2.957      ;
; 2.053 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[12]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.948      ;
; 2.053 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[9]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.948      ;
; 2.053 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[9]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.948      ;
; 2.103 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a4  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.031      ; 2.893      ;
; 2.174 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[4]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.831      ;
; 2.174 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[6]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.831      ;
; 2.174 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[0]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.831      ;
; 2.174 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[3]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.831      ;
; 2.174 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[1]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.831      ;
; 2.174 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[2]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.831      ;
; 2.174 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[5]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.831      ;
; 2.174 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[9]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.831      ;
; 2.174 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[12]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.831      ;
; 2.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[3]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 2.821      ;
; 2.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[3]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 2.821      ;
; 2.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 2.821      ;
; 2.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 2.821      ;
; 2.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[2]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 2.821      ;
; 2.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[2]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 2.821      ;
; 2.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[12]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 2.821      ;
; 2.189 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[12]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.812      ;
; 2.189 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[9]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.812      ;
; 2.189 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[9]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.035     ; 2.812      ;
; 2.287 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.718      ;
; 2.287 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.718      ;
; 2.287 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.718      ;
; 2.287 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[4]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.718      ;
; 2.287 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[0]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.718      ;
; 2.287 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[0]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.718      ;
; 2.287 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[1]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.718      ;
; 2.287 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[1]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.718      ;
; 2.287 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.718      ;
; 2.287 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[7]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.718      ;
; 2.287 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.718      ;
; 2.287 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.718      ;
; 2.386 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 2.648      ;
; 2.386 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 2.648      ;
; 2.386 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[10]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 2.648      ;
; 2.386 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 2.648      ;
; 2.386 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[7]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 2.648      ;
; 2.386 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[8]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 2.648      ;
; 2.386 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[8]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 2.648      ;
; 2.386 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[8]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 2.648      ;
; 2.386 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 2.648      ;
; 2.386 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[11]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 2.648      ;
; 2.386 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[13]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 2.648      ;
; 2.386 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[13]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 2.648      ;
; 2.386 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[11]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.002     ; 2.648      ;
; 2.423 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.582      ;
; 2.423 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.582      ;
; 2.423 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.031     ; 2.582      ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'fpga_clk'                                                                                                                                                                 ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.360 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.012     ; 2.664      ;
; 17.360 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.012     ; 2.664      ;
; 17.360 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.012     ; 2.664      ;
; 17.360 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_sync_rst_50_i            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.012     ; 2.664      ;
; 17.623 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.012     ; 2.401      ;
; 17.623 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.012     ; 2.401      ;
; 17.623 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.012     ; 2.401      ;
; 17.623 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_sync_rst_50_i            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.012     ; 2.401      ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                               ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.032 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.298      ;
; 1.032 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.298      ;
; 1.032 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[4]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.298      ;
; 1.032 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[3]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.298      ;
; 1.032 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[5]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.298      ;
; 1.032 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[2]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 1.298      ;
; 1.225 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[9]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.486      ;
; 1.475 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.735      ;
; 1.475 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[9]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.735      ;
; 1.475 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[10] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.735      ;
; 1.475 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[11] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.735      ;
; 1.475 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.735      ;
; 1.475 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.735      ;
; 1.475 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[12] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.735      ;
; 1.475 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.735      ;
; 1.475 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[6]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.735      ;
; 1.475 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[10]                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.735      ;
; 1.475 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[7]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.735      ;
; 1.475 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[13]                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.735      ;
; 1.501 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.761      ;
; 1.501 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.761      ;
; 1.501 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.761      ;
; 1.501 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.761      ;
; 1.501 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a1 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.761      ;
; 1.501 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.761      ;
; 1.501 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|parity9        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.761      ;
; 1.501 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.761      ;
; 1.501 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.761      ;
; 1.501 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[12]                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.761      ;
; 1.868 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[0]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.133      ;
; 1.868 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[1]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.133      ;
; 1.868 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[8]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.133      ;
; 1.868 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[11]                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.001     ; 2.133      ;
; 2.317 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.034     ; 2.549      ;
; 2.317 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.034     ; 2.549      ;
; 2.587 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.032     ; 2.821      ;
; 2.587 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.032     ; 2.821      ;
; 2.723 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.032     ; 2.957      ;
; 2.723 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.032     ; 2.957      ;
; 3.019 ; rst_133                                                                                                                   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready_flt                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 3.298      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[0]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[1]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[2]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[4]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[5]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[6]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[7]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[8]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[9]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[3]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_uart_clk                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_ram_read_addr[0]                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.024     ; 3.283      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cyc_internal                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 3.310      ;
; 3.041 ; rst_100                                                                                                                   ; nx14627z5                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 3.299      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[0]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.297      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[1]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.297      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[2]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.297      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[3]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.297      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[4]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.297      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[5]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.297      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[6]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.297      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[7]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.297      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[8]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.297      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[2]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 3.299      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[0]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 3.299      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[1]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 3.299      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[9]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.297      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_cur_st[1]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.297      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[0]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 3.299      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[1]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[2]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[3]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_cur_st[0]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 3.297      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_valid                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 3.299      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_dout_i[7]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_dout_i[6]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_dout_i[5]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_dout_i[4]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_dout_i[3]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_dout_i[2]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_dout_i[1]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_dout_i[0]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_data_rx2dec[0]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 3.302      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_data_rx2dec[1]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 3.302      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_data_rx2dec[2]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 3.302      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_data_rx2dec[3]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 3.302      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_data_rx2dec[6]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 3.302      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_data_rx2dec[4]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 3.302      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_data_rx2dec[7]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 3.302      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_data_rx2dec[5]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 3.302      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_len_blk[0]                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.301      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[4]                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.301      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_w_addr[0]                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 3.299      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_len_blk[1]                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.301      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_w_addr[1]                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_len_blk[2]                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.301      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_w_addr[2]                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_w_addr[3]                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 3.300      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_len_blk[3]                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.301      ;
; 3.041 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_len_blk[4]                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 3.301      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                         ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.040 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|p0addr                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a3                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 1.306      ;
; 1.236 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.503      ;
; 1.236 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.503      ;
; 1.236 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.503      ;
; 1.236 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.503      ;
; 1.236 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.503      ;
; 1.236 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.503      ;
; 1.236 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a2                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.503      ;
; 1.236 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.503      ;
; 1.236 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 1.503      ;
; 1.536 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a0                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.798      ;
; 1.536 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a1                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.798      ;
; 1.764 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 2.001      ;
; 1.764 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.029     ; 2.001      ;
; 1.978 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.240      ;
; 1.978 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.240      ;
; 1.978 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[10]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.240      ;
; 1.978 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.240      ;
; 1.978 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[7]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.240      ;
; 1.978 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[8]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.240      ;
; 1.978 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[8]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.240      ;
; 1.978 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[8]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.240      ;
; 1.978 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.240      ;
; 1.978 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[11]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.240      ;
; 1.978 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[13]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.240      ;
; 1.978 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[13]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.240      ;
; 1.978 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[11]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 2.240      ;
; 2.034 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 2.273      ;
; 2.034 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 2.273      ;
; 2.077 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.310      ;
; 2.077 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.310      ;
; 2.077 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.310      ;
; 2.077 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[4]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.310      ;
; 2.077 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[0]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.310      ;
; 2.077 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[0]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.310      ;
; 2.077 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[1]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.310      ;
; 2.077 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[1]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.310      ;
; 2.077 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.310      ;
; 2.077 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[7]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.310      ;
; 2.077 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.310      ;
; 2.077 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.310      ;
; 2.170 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 2.409      ;
; 2.170 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 2.409      ;
; 2.248 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.512      ;
; 2.248 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.512      ;
; 2.248 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[10]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.512      ;
; 2.248 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.512      ;
; 2.248 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[7]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.512      ;
; 2.248 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[8]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.512      ;
; 2.248 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[8]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.512      ;
; 2.248 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[8]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.512      ;
; 2.248 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.512      ;
; 2.248 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[11]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.512      ;
; 2.248 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[13]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.512      ;
; 2.248 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[13]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.512      ;
; 2.248 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[11]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.512      ;
; 2.311 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[12]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.540      ;
; 2.311 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[9]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.540      ;
; 2.311 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[9]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.037     ; 2.540      ;
; 2.315 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[3]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.549      ;
; 2.315 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[3]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.549      ;
; 2.315 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.549      ;
; 2.315 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.549      ;
; 2.315 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[2]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.549      ;
; 2.315 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[2]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.549      ;
; 2.315 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[12]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.032     ; 2.549      ;
; 2.326 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[4]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.559      ;
; 2.326 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[6]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.559      ;
; 2.326 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[0]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.559      ;
; 2.326 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[3]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.559      ;
; 2.326 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[1]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.559      ;
; 2.326 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[2]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.559      ;
; 2.326 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[5]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.559      ;
; 2.326 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[9]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.559      ;
; 2.326 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[12]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.033     ; 2.559      ;
; 2.347 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 2.582      ;
; 2.347 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 2.582      ;
; 2.347 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 2.582      ;
; 2.347 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[4]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 2.582      ;
; 2.347 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[0]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 2.582      ;
; 2.347 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[0]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 2.582      ;
; 2.347 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[1]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 2.582      ;
; 2.347 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[1]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 2.582      ;
; 2.347 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 2.582      ;
; 2.347 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[7]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 2.582      ;
; 2.347 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 2.582      ;
; 2.347 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.031     ; 2.582      ;
; 2.358 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a4 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.029      ; 2.621      ;
; 2.384 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.648      ;
; 2.384 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.648      ;
; 2.384 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[10]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.648      ;
; 2.384 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.002     ; 2.648      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'fpga_clk'                                                                                                                                                                 ;
+-------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.147 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.012     ; 2.401      ;
; 2.147 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.012     ; 2.401      ;
; 2.147 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.012     ; 2.401      ;
; 2.147 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_sync_rst_50_i            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.012     ; 2.401      ;
; 2.410 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.012     ; 2.664      ;
; 2.410 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.012     ; 2.664      ;
; 2.410 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.012     ; 2.664      ;
; 2.410 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_sync_rst_50_i            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.012     ; 2.664      ;
+-------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                    ;
+-------+-----------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                              ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_0_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 3.251      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_1_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 3.251      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_2_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 3.251      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_3_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.010     ; 3.251      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_4_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 3.247      ;
; 2.995 ; rst_133   ; nx819z26                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 3.247      ;
; 2.995 ; rst_133   ; nx65358z2                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 3.247      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_7_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 3.247      ;
; 2.995 ; rst_133   ; nx63364z2                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 3.247      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_9_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 3.247      ;
; 2.995 ; rst_133   ; nx54133z2                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 3.247      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_11_                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 3.247      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_12_                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 3.247      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_3_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.272      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[0]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.272      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_init_done                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.272      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[5]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.021      ; 3.282      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[6]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.021      ; 3.282      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[7]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.021      ; 3.282      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[8]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.021      ; 3.282      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[9]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.021      ; 3.282      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_inc_sum_wr_cnt[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.021      ; 3.282      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_inc_sum_wr_cnt[1]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.021      ; 3.282      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_samp_dt[0]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 3.281      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_samp_dt[1]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 3.281      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_samp_dt[2]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 3.281      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_samp_dt[3]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 3.281      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_samp_dt[4]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 3.281      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_samp_dt[5]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 3.281      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_samp_dt[6]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 3.281      ;
; 2.995 ; rst_133   ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.255      ;
; 2.995 ; rst_133   ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[3] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.255      ;
; 2.995 ; rst_133   ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[4] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.255      ;
; 2.995 ; rst_133   ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[5] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.255      ;
; 2.995 ; rst_133   ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[6] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.255      ;
; 2.995 ; rst_133   ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[7] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.255      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_13_                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.273      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_14_                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.273      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_6_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.244      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_samp_dt[7]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.020      ; 3.281      ;
; 2.995 ; rst_133   ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.255      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[6]                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 3.245      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[7]                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.016     ; 3.245      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_7_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.272      ;
; 2.995 ; rst_133   ; nx5769z2                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.272      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[0]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 3.266      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[1]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.267      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[2]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 3.266      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[3]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.267      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[4]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 3.266      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[5]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.267      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[6]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 3.266      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[7]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 3.266      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[8]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 3.266      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[9]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 3.266      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[10]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 3.266      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[12]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.005      ; 3.266      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[13]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.267      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[14]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.267      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_wait_200us_cntr[11]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.006      ; 3.267      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_1_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.272      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_2_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.272      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[1]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.272      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_7_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 3.244      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_first_rx_bool                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.255      ;
; 2.995 ; rst_133   ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.255      ;
; 2.995 ; rst_133   ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[8] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 3.255      ;
; 2.995 ; rst_133   ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_busy                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.272      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_1st_data[3]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.268      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_dram_dq_r[3]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.268      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_1st_data[11]                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.268      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_dram_dq_r[11]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.268      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_1st_data[2]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.268      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_dram_dq_r[2]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.268      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_1st_data[10]                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.268      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_dram_dq_r[10]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.268      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_1st_data[1]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.268      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_dram_dq_r[1]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.268      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_1st_data[9]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.268      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_dram_dq_r[9]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.268      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_1st_data[0]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.268      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_dram_dq_r[0]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.268      ;
; 2.995 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_1st_data[8]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.268      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_dram_dq_r[8]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 3.268      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_8_                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.272      ;
; 2.995 ; rst_133   ; dram_addr_dup_0_0_                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.272      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_9_                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.273      ;
; 2.995 ; rst_133   ; dram_addr_dup_0_1_                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.273      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_10_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.272      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_11_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.273      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_12_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.272      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_13_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.273      ;
; 2.995 ; rst_133   ; dram_addr_dup_0_5_                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.273      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_14_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.273      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_15_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.273      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_16_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.272      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_17_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.272      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_18_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.272      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_19_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.011      ; 3.272      ;
; 2.995 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_20_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.012      ; 3.273      ;
+-------+-----------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'fpga_clk'                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d1                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d1                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d4                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d4                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d1                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d1                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d2                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d2                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d4                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d4                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; down           ; fpga_clk   ; 0.634  ; 0.634  ; Rise       ; fpga_clk                                                           ;
; fpga_rst       ; fpga_clk   ; -1.183 ; -1.183 ; Rise       ; fpga_clk                                                           ;
; left           ; fpga_clk   ; 0.792  ; 0.792  ; Rise       ; fpga_clk                                                           ;
; right          ; fpga_clk   ; 0.326  ; 0.326  ; Rise       ; fpga_clk                                                           ;
; up             ; fpga_clk   ; 0.184  ; 0.184  ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; 1.190  ; 1.190  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; 1.160  ; 1.160  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; 1.190  ; 1.190  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; 1.190  ; 1.190  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; 1.162  ; 1.162  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; 1.162  ; 1.162  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; 1.162  ; 1.162  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; 1.162  ; 1.162  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; 1.186  ; 1.186  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; 1.156  ; 1.156  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; 1.186  ; 1.186  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; 1.186  ; 1.186  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; 1.171  ; 1.171  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; 1.171  ; 1.171  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; 1.181  ; 1.181  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; 1.181  ; 1.181  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; 1.147  ; 1.147  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; down           ; fpga_clk   ; 3.763  ; 3.763  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; left           ; fpga_clk   ; 3.799  ; 3.799  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; right          ; fpga_clk   ; 4.105  ; 4.105  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_in ; fpga_clk   ; 1.187  ; 1.187  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; up             ; fpga_clk   ; 3.655  ; 3.655  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; down           ; fpga_clk   ; -0.403 ; -0.403 ; Rise       ; fpga_clk                                                           ;
; fpga_rst       ; fpga_clk   ; 1.347  ; 1.347  ; Rise       ; fpga_clk                                                           ;
; left           ; fpga_clk   ; 0.345  ; 0.345  ; Rise       ; fpga_clk                                                           ;
; right          ; fpga_clk   ; 0.341  ; 0.341  ; Rise       ; fpga_clk                                                           ;
; up             ; fpga_clk   ; 0.221  ; 0.221  ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; -0.983 ; -0.983 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; -0.996 ; -0.996 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; -1.026 ; -1.026 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; -1.026 ; -1.026 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; -0.998 ; -0.998 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; -0.998 ; -0.998 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; -0.998 ; -0.998 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; -0.998 ; -0.998 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; -1.022 ; -1.022 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; -0.992 ; -0.992 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; -1.022 ; -1.022 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; -1.022 ; -1.022 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; -1.007 ; -1.007 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; -1.007 ; -1.007 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; -1.017 ; -1.017 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; -1.017 ; -1.017 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; -0.983 ; -0.983 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; down           ; fpga_clk   ; -2.404 ; -2.404 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; left           ; fpga_clk   ; -2.473 ; -2.473 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; right          ; fpga_clk   ; -2.749 ; -2.749 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_in ; fpga_clk   ; -1.023 ; -1.023 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; up             ; fpga_clk   ; -2.295 ; -2.295 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                     ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.868 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 5.559 ; 5.559 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 4.403 ; 4.403 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 7.488 ; 7.488 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 6.511 ; 6.511 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 5.590 ; 5.590 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 5.162 ; 5.162 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 5.569 ; 5.569 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 2.628 ; 2.628 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 4.897 ; 4.897 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 6.511 ; 6.511 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 2.598 ; 2.598 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 2.599 ; 2.599 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 2.619 ; 2.619 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 2.619 ; 2.619 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 2.629 ; 2.629 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 2.609 ; 2.609 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 6.186 ; 6.186 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 6.186 ; 6.186 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 6.177 ; 6.177 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 2.666 ; 2.666 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 5.518 ; 5.518 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 5.319 ; 5.319 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 5.355 ; 5.355 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 5.114 ; 5.114 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 4.873 ; 4.873 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 5.432 ; 5.432 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 4.855 ; 4.855 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 4.552 ; 4.552 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 4.699 ; 4.699 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 5.518 ; 5.518 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 5.114 ; 5.114 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 5.373 ; 5.373 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 4.888 ; 4.888 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 5.113 ; 5.113 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 5.406 ; 5.406 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 5.121 ; 5.121 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 5.377 ; 5.377 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 5.052 ; 5.052 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 2.666 ; 2.666 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 5.012 ; 5.012 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 2.682 ; 2.682 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.868 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 6.728 ; 6.728 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 3.001 ; 3.001 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 3.019 ; 3.019 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 7.042 ; 7.042 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 8.482 ; 8.482 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 8.421 ; 8.421 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 8.429 ; 8.429 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 8.170 ; 8.170 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 8.453 ; 8.453 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 8.482 ; 8.482 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 8.453 ; 8.453 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 8.474 ; 8.474 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 5.957 ; 5.957 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 5.899 ; 5.899 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 5.914 ; 5.914 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 5.648 ; 5.648 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 5.957 ; 5.957 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 5.677 ; 5.677 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 5.645 ; 5.645 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 5.594 ; 5.594 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 6.921 ; 6.921 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 6.921 ; 6.921 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 6.807 ; 6.807 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 6.761 ; 6.761 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 6.640 ; 6.640 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 6.796 ; 6.796 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 6.333 ; 6.333 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 6.822 ; 6.822 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 7.079 ; 7.079 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 6.607 ; 6.607 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 7.079 ; 7.079 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 6.318 ; 6.318 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 7.007 ; 7.007 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 6.492 ; 6.492 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 6.474 ; 6.474 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 6.459 ; 6.459 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 7.938 ; 7.938 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 7.938 ; 7.938 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 7.893 ; 7.893 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 7.647 ; 7.647 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 7.632 ; 7.632 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 7.679 ; 7.679 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 7.635 ; 7.635 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 7.913 ; 7.913 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 7.465 ; 7.465 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 6.676 ; 6.676 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 7.465 ; 7.465 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 7.038 ; 7.038 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 6.080 ; 6.080 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 6.594 ; 6.594 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 7.133 ; 7.133 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 7.139 ; 7.139 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 7.097 ; 7.097 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 6.393 ; 6.393 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 6.329 ; 6.329 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 6.666 ; 6.666 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 6.349 ; 6.349 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 6.755 ; 6.755 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 5.940 ; 5.940 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 7.097 ; 7.097 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 7.422 ; 7.422 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 7.041 ; 7.041 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 7.251 ; 7.251 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 7.422 ; 7.422 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 7.289 ; 7.289 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 6.941 ; 6.941 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 6.751 ; 6.751 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 6.972 ; 6.972 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 6.706 ; 6.706 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 2.682 ; 2.682 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 4.822 ; 4.822 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 4.578 ; 4.578 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 4.554 ; 4.554 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 4.683 ; 4.683 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 4.618 ; 4.618 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 4.571 ; 4.571 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 4.822 ; 4.822 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 4.775 ; 4.775 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 4.774 ; 4.774 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 2.998 ; 2.998 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 2.939 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 4.567 ; 4.567 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 4.555 ; 4.555 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 4.546 ; 4.546 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 4.566 ; 4.566 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 4.567 ; 4.567 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 4.319 ; 4.319 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 4.354 ; 4.354 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 4.320 ; 4.320 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 4.321 ; 4.321 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 3.008 ; 3.008 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 4.881 ; 4.881 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 4.881 ; 4.881 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 4.784 ; 4.784 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 4.778 ; 4.778 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 4.798 ; 4.798 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 4.741 ; 4.741 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 4.776 ; 4.776 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 4.764 ; 4.764 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 4.736 ; 4.736 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 2.987 ; 2.987 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 2.939 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.868 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 5.559 ; 5.559 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 4.403 ; 4.403 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 6.287 ; 6.287 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 2.598 ; 2.598 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 5.590 ; 5.590 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 5.162 ; 5.162 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 5.569 ; 5.569 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 2.628 ; 2.628 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 4.897 ; 4.897 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 6.511 ; 6.511 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 2.598 ; 2.598 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 2.599 ; 2.599 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 2.619 ; 2.619 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 2.619 ; 2.619 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 2.629 ; 2.629 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 2.609 ; 2.609 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 6.177 ; 6.177 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 6.186 ; 6.186 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 6.177 ; 6.177 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 2.666 ; 2.666 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 4.552 ; 4.552 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 5.319 ; 5.319 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 5.355 ; 5.355 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 5.114 ; 5.114 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 4.873 ; 4.873 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 5.432 ; 5.432 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 4.855 ; 4.855 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 4.552 ; 4.552 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 4.699 ; 4.699 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 5.518 ; 5.518 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 5.114 ; 5.114 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 5.373 ; 5.373 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 4.888 ; 4.888 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 5.113 ; 5.113 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 5.406 ; 5.406 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 5.121 ; 5.121 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 5.377 ; 5.377 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 5.052 ; 5.052 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 2.666 ; 2.666 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 5.012 ; 5.012 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 2.682 ; 2.682 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.868 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 6.445 ; 6.445 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 3.001 ; 3.001 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 3.019 ; 3.019 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 6.759 ; 6.759 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 6.697 ; 6.697 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 6.950 ; 6.950 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 6.955 ; 6.955 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 6.697 ; 6.697 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 6.980 ; 6.980 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 7.009 ; 7.009 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 6.988 ; 6.988 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 7.047 ; 7.047 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 5.312 ; 5.312 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 5.593 ; 5.593 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 5.606 ; 5.606 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 5.360 ; 5.360 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 5.646 ; 5.646 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 5.369 ; 5.369 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 5.333 ; 5.333 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 5.312 ; 5.312 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 5.990 ; 5.990 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 6.569 ; 6.569 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 6.469 ; 6.469 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 6.407 ; 6.407 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 6.293 ; 6.293 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 6.447 ; 6.447 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 5.990 ; 5.990 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 6.476 ; 6.476 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 5.628 ; 5.628 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 5.948 ; 5.948 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 6.419 ; 6.419 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 5.628 ; 5.628 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 6.352 ; 6.352 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 5.839 ; 5.839 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 5.798 ; 5.798 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 5.778 ; 5.778 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 6.851 ; 6.851 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 7.156 ; 7.156 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 7.127 ; 7.127 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 6.874 ; 6.874 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 6.851 ; 6.851 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 6.902 ; 6.902 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 6.861 ; 6.861 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 7.171 ; 7.171 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 5.800 ; 5.800 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 6.357 ; 6.357 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 7.158 ; 7.158 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 6.730 ; 6.730 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 5.800 ; 5.800 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 6.288 ; 6.288 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 6.812 ; 6.812 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 6.821 ; 6.821 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 5.628 ; 5.628 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 6.118 ; 6.118 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 6.057 ; 6.057 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 6.150 ; 6.150 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 6.041 ; 6.041 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 6.476 ; 6.476 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 5.628 ; 5.628 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 6.611 ; 6.611 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 5.370 ; 5.370 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 5.664 ; 5.664 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 5.862 ; 5.862 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 6.038 ; 6.038 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 5.905 ; 5.905 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 5.561 ; 5.561 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 5.370 ; 5.370 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 5.581 ; 5.581 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 6.706 ; 6.706 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 2.682 ; 2.682 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 4.554 ; 4.554 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 4.578 ; 4.578 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 4.554 ; 4.554 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 4.683 ; 4.683 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 4.618 ; 4.618 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 4.571 ; 4.571 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 4.822 ; 4.822 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 4.775 ; 4.775 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 4.774 ; 4.774 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 2.998 ; 2.998 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 2.939 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 4.319 ; 4.319 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 4.555 ; 4.555 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 4.546 ; 4.546 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 4.566 ; 4.566 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 4.567 ; 4.567 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 4.319 ; 4.319 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 4.354 ; 4.354 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 4.320 ; 4.320 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 4.321 ; 4.321 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 3.008 ; 3.008 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 4.736 ; 4.736 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 4.881 ; 4.881 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 4.784 ; 4.784 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 4.778 ; 4.778 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 4.798 ; 4.798 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 4.741 ; 4.741 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 4.776 ; 4.776 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 4.764 ; 4.764 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 4.736 ; 4.736 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 2.987 ; 2.987 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 2.939 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 4.674 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 4.999 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.029 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.029 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.003 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.003 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.003 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.003 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.022 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 4.992 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.022 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.022 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 4.996 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 4.996 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.006 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.006 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 4.674 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 4.674 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 4.999 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.029 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.029 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.003 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.003 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.003 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.003 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.022 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 4.992 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.022 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.022 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 4.996 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 4.996 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.006 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.006 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 4.674 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 4.674     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 4.999     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.029     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.029     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.003     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.003     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.003     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.003     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.022     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 4.992     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.022     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.022     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 4.996     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 4.996     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.006     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.006     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 4.674     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 4.674     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 4.999     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 5.029     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 5.029     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 5.003     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 5.003     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 5.003     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 5.003     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 5.022     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 4.992     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 5.022     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 5.022     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 4.996     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 4.996     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 5.006     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 5.006     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 4.674     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Fast Model Setup Summary                                                                    ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.925  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 1.862  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 4.183  ; 0.000         ;
; fpga_clk                                                           ; 17.540 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast Model Hold Summary                                                                    ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; fpga_clk                                                           ; 0.215 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.215 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.215 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.215 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast Model Recovery Summary                                                                 ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.190  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.585  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 2.491  ; 0.000         ;
; fpga_clk                                                           ; 18.691 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------+
; Fast Model Removal Summary                                                                 ;
+--------------------------------------------------------------------+-------+---------------+
; Clock                                                              ; Slack ; End Point TNS ;
+--------------------------------------------------------------------+-------+---------------+
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.582 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.585 ; 0.000         ;
; fpga_clk                                                           ; 1.100 ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 1.773 ; 0.000         ;
+--------------------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                                                      ;
+--------------------------------------------------------------------+--------+---------------+
; Clock                                                              ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------+--------+---------------+
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 1.623  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.873  ; 0.000         ;
; fpga_clk                                                           ; 7.620  ; 0.000         ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 10.373 ; 0.000         ;
; altera_reserved_tck                                                ; 97.778 ; 0.000         ;
+--------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node                                                           ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.925 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.607      ;
; 0.960 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.572      ;
; 0.995 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.537      ;
; 1.030 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.502      ;
; 1.030 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.502      ;
; 1.065 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.467      ;
; 1.065 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.467      ;
; 1.067 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.465      ;
; 1.088 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.444      ;
; 1.100 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.432      ;
; 1.102 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.430      ;
; 1.103 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[6]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.017     ; 1.412      ;
; 1.123 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.409      ;
; 1.137 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.395      ;
; 1.165 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.367      ;
; 1.172 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.360      ;
; 1.200 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.332      ;
; 1.212 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.320      ;
; 1.235 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.297      ;
; 1.239 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.293      ;
; 1.240 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.292      ;
; 1.240 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.292      ;
; 1.241 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[6]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.017     ; 1.274      ;
; 1.247 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.285      ;
; 1.270 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.262      ;
; 1.312 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.220      ;
; 1.368 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.164      ;
; 1.373 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.159      ;
; 1.383 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.149      ;
; 1.410 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.122      ;
; 1.411 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[7]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.017     ; 1.104      ;
; 1.418 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.114      ;
; 1.508 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.024      ;
; 1.511 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.021      ;
; 1.521 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.011      ;
; 1.526 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]  ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_addr_pipe[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 1.006      ;
; 1.602 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[6]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[6]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.929      ;
; 1.644 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[3]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[3]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.016      ; 0.904      ;
; 1.674 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[14] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[14]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.012     ; 0.846      ;
; 1.708 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[4]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[4]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.016      ; 0.840      ;
; 1.710 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_20_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_20_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.013     ; 0.809      ;
; 1.743 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[0]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[0]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.016      ; 0.805      ;
; 1.743 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[19] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[19]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 0.786      ;
; 1.744 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[5]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[5]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.016      ; 0.804      ;
; 1.748 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[2]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[2]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.016      ; 0.800      ;
; 1.749 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_17_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_17_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.031     ; 0.752      ;
; 1.750 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[1]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[1]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.016      ; 0.798      ;
; 1.760 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[4]        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[4]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.015     ; 0.757      ;
; 1.762 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_5_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_5_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 0.744      ;
; 1.779 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_13_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_13_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.017     ; 0.736      ;
; 1.780 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[7]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[7]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 0.726      ;
; 1.784 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_14_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_14_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.021     ; 0.727      ;
; 1.785 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_12_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_12_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 0.721      ;
; 1.788 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[0]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[0]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 0.718      ;
; 1.792 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_11_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_11_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 0.714      ;
; 1.797 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[15] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[15]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.022     ; 0.713      ;
; 1.798 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_3_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_3_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 0.708      ;
; 1.798 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_4_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_4_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 0.708      ;
; 1.804 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_6_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_6_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.022     ; 0.706      ;
; 1.809 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[6]        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[6]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.024     ; 0.699      ;
; 1.815 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[8]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[8]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.008     ; 0.709      ;
; 1.825 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[11] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[11]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 0.704      ;
; 1.826 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[13] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[13]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.022     ; 0.684      ;
; 1.829 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[20] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[20]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.022     ; 0.681      ;
; 1.833 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[12] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[12]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.022     ; 0.677      ;
; 1.835 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[16] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[16]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.003     ; 0.694      ;
; 1.877 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_8_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_8_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 0.629      ;
; 1.883 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_1_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_1_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.021     ; 0.628      ;
; 1.883 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_15_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_15_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.012     ; 0.637      ;
; 1.887 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[0]        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[0]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.016     ; 0.629      ;
; 1.888 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_10_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_10_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.026     ; 0.618      ;
; 1.918 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[1]        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[1]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.006     ; 0.608      ;
; 1.919 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[21] ; dbg_actual_rd_bank_dup_0                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.616      ;
; 1.924 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[3]        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[3]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.024     ; 0.584      ;
; 1.926 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[8]        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[8]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.024     ; 0.582      ;
; 1.933 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[7]        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[7]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.024     ; 0.575      ;
; 1.952 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[8]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[8]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.581      ;
; 1.958 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[6]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[6]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.575      ;
; 1.967 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd                ; nx50541z1                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.568      ;
; 1.969 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_type_reg_wbm_0_        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_type_reg_wbm_d1_0_     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.564      ;
; 1.969 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[17] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[17]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.566      ;
; 1.970 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[9]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[9]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.561      ;
; 1.971 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[7]  ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[7]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -0.001     ; 0.560      ;
; 1.972 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[10] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[10]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.561      ;
; 1.974 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[18] ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[18]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.003      ; 0.561      ;
; 2.046 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[2]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[2]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.487      ;
; 2.049 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[3]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[3]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.484      ;
; 2.051 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[5]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[5]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.482      ;
; 2.055 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[1]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[1]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.478      ;
; 2.056 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_7_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_7_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.477      ;
; 2.057 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_0_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_0_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.476      ;
; 2.057 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_9_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_9_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.476      ;
; 2.063 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_ready              ; nx31517z1                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.000      ; 0.469      ;
; 2.066 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[2]        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[2]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.467      ;
; 2.066 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[4]       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[4]    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.467      ;
; 2.140 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_16_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_16_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.393      ;
; 2.141 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_18_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_18_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.392      ;
; 2.142 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_2_     ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_2_  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.142 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_19_    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_19_ ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.391      ;
; 2.144 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd         ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d1      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; 0.001      ; 0.389      ;
+-------+-------------------------------------------------------------------+-------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                        ; To Node                                                                                                                                                                        ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.862 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready                                                                                                             ; nx9514z1                                                                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; -0.002     ; 0.668      ;
; 1.900 ; nx7932z1                                                                                                                                                         ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_cnt_zero_d1                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; -0.010     ; 0.622      ;
; 1.922 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_busy                                                                                                          ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_busy_d1                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; 0.011      ; 0.621      ;
; 2.143 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_busy                                                                                                          ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_busy_d1                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; -0.001     ; 0.388      ;
; 2.922 ; mds_top_inst_disp_ctrl_inst_lower_frame[6]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg2                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.068      ; 2.145      ;
; 2.975 ; mds_top_inst_disp_ctrl_inst_upper_frame[5]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg1                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.068      ; 2.092      ;
; 2.981 ; mds_top_inst_disp_ctrl_inst_left_frame_4_                                                                                                                        ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg2                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.068      ; 2.086      ;
; 3.031 ; mds_top_inst_disp_ctrl_inst_lower_frame[5]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg1                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.068      ; 2.036      ;
; 3.032 ; mds_top_inst_disp_ctrl_inst_upper_frame[6]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg2                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.068      ; 2.035      ;
; 3.045 ; mds_top_inst_disp_ctrl_inst_lower_frame[7]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg3                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.062      ; 2.016      ;
; 3.046 ; mds_top_inst_disp_ctrl_inst_upper_frame[1]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg1                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.062      ; 2.015      ;
; 3.054 ; mds_top_inst_disp_ctrl_inst_left_frame_5_                                                                                                                        ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg3                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.063      ; 2.008      ;
; 3.063 ; mds_top_inst_disp_ctrl_inst_lower_frame[0]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg0                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.063      ; 1.999      ;
; 3.078 ; mds_top_inst_disp_ctrl_inst_lower_frame[1]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg1                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.062      ; 1.983      ;
; 3.082 ; mds_top_inst_disp_ctrl_inst_right_frame_7_                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg3                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.063      ; 1.980      ;
; 3.112 ; mds_top_inst_disp_ctrl_inst_upper_frame[0]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg0                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.063      ; 1.950      ;
; 3.115 ; mds_top_inst_disp_ctrl_inst_left_frame_5_                                                                                                                        ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg1                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.063      ; 1.947      ;
; 3.151 ; mds_top_inst_disp_ctrl_inst_lower_frame[3]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg3                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.069      ; 1.917      ;
; 3.179 ; mds_top_inst_disp_ctrl_inst_lower_frame[4]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg0                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.068      ; 1.888      ;
; 3.186 ; mds_top_inst_disp_ctrl_inst_lower_frame[2]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg2                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.072      ; 1.885      ;
; 3.186 ; mds_top_inst_disp_ctrl_inst_upper_frame[7]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg3                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.062      ; 1.875      ;
; 3.193 ; mds_top_inst_disp_ctrl_inst_upper_frame[3]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg3                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.069      ; 1.875      ;
; 3.202 ; mds_top_inst_disp_ctrl_inst_right_frame_7_                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg1                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.063      ; 1.860      ;
; 3.210 ; mds_top_inst_disp_ctrl_inst_upper_frame[2]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~portb_datain_reg2                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.072      ; 1.861      ;
; 3.249 ; mds_top_inst_disp_ctrl_inst_left_frame_4_                                                                                                                        ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg0                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.068      ; 1.818      ;
; 3.265 ; mds_top_inst_disp_ctrl_inst_upper_frame[4]                                                                                                                       ; ram_dq_8_1:mds_top_inst_tx_path_inst_ram_data|altsyncram:ix9899z34209|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~portb_datain_reg0                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.068      ; 1.802      ;
; 3.835 ; vsync_dup_0                                                                                                                                                      ; mds_top_inst_disp_ctrl_inst_pixel_mng_inst_vsync_d1                                                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; -0.008     ; 1.189      ;
; 4.296 ; mds_top_inst_disp_ctrl_inst_req_ln_trig                                                                                                                          ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_req_in_trg_1                                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; 0.007      ; 0.743      ;
; 6.027 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg0 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 3.959      ;
; 6.027 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg1 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 3.959      ;
; 6.027 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg2 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 3.959      ;
; 6.027 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg3 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 3.959      ;
; 6.027 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg4 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 3.959      ;
; 6.027 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg5 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 3.959      ;
; 6.027 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg6 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 3.959      ;
; 6.027 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg7 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 3.959      ;
; 6.027 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg8 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 3.959      ;
; 6.027 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg9 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_datain_reg0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 3.959      ;
; 6.081 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg0 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.909      ;
; 6.081 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg1 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.909      ;
; 6.081 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg2 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.909      ;
; 6.081 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg3 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.909      ;
; 6.081 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg4 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.909      ;
; 6.081 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg5 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.909      ;
; 6.081 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg6 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.909      ;
; 6.081 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg7 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.909      ;
; 6.081 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg8 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.909      ;
; 6.081 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg9 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.909      ;
; 6.153 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[7]                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.808      ;
; 6.153 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[7]                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.808      ;
; 6.153 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[7]                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.808      ;
; 6.153 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[7]                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.808      ;
; 6.153 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg4 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[7]                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.808      ;
; 6.153 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg5 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[7]                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.808      ;
; 6.153 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg6 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[7]                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.808      ;
; 6.153 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg7 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[7]                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.808      ;
; 6.153 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg8 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[7]                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.808      ;
; 6.153 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg9 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[7]                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.808      ;
; 6.158 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg0 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[15]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.803      ;
; 6.158 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg1 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[15]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.803      ;
; 6.158 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg2 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[15]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.803      ;
; 6.158 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg3 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[15]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.803      ;
; 6.158 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg4 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[15]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.803      ;
; 6.158 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg5 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[15]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.803      ;
; 6.158 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg6 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[15]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.803      ;
; 6.158 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg7 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[15]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.803      ;
; 6.158 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg8 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[15]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.803      ;
; 6.158 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg9 ; mds_top_inst_mem_mng_inst_dbg_reg_dout[15]                                                                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.803      ;
; 6.161 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg0 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.829      ;
; 6.161 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg1 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.829      ;
; 6.161 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg2 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.829      ;
; 6.161 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg3 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.829      ;
; 6.161 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg4 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.829      ;
; 6.161 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg5 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.829      ;
; 6.161 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg6 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.829      ;
; 6.161 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg7 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.829      ;
; 6.161 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg8 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.829      ;
; 6.161 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a0~porta_address_reg9 ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 3.829      ;
; 6.194 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg0 ; nx17571z1                                                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 3.774      ;
; 6.194 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg1 ; nx17571z1                                                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 3.774      ;
; 6.194 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg2 ; nx17571z1                                                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 3.774      ;
; 6.194 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg3 ; nx17571z1                                                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 3.774      ;
; 6.194 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg4 ; nx17571z1                                                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 3.774      ;
; 6.194 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg5 ; nx17571z1                                                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 3.774      ;
; 6.194 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg6 ; nx17571z1                                                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 3.774      ;
; 6.194 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg7 ; nx17571z1                                                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 3.774      ;
; 6.194 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg8 ; nx17571z1                                                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 3.774      ;
; 6.194 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg9 ; nx17571z1                                                                                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.064     ; 3.774      ;
; 6.203 ; mds_top_inst_rx_wbm_adr_o[2]                                                                                                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.832      ;
; 6.203 ; mds_top_inst_rx_wbm_adr_o[2]                                                                                                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[1]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.832      ;
; 6.203 ; mds_top_inst_rx_wbm_adr_o[2]                                                                                                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[2]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.832      ;
; 6.203 ; mds_top_inst_rx_wbm_adr_o[2]                                                                                                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[3]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.832      ;
; 6.203 ; mds_top_inst_rx_wbm_adr_o[2]                                                                                                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[4]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.832      ;
; 6.203 ; mds_top_inst_rx_wbm_adr_o[2]                                                                                                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[5]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.832      ;
; 6.203 ; mds_top_inst_rx_wbm_adr_o[2]                                                                                                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[6]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.832      ;
; 6.203 ; mds_top_inst_rx_wbm_adr_o[2]                                                                                                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[7]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.832      ;
; 6.203 ; mds_top_inst_rx_wbm_adr_o[2]                                                                                                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[8]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.832      ;
; 6.203 ; mds_top_inst_rx_wbm_adr_o[2]                                                                                                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[9]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.832      ;
; 6.203 ; mds_top_inst_rx_wbm_adr_o[2]                                                                                                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[10]                                                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 3.832      ;
; 6.213 ; ram_dq_8_0:mds_top_inst_rx_path_inst_ram_data|altsyncram:ix9899z34210|altsyncram_aoj2:auto_generated|altsyncram_jnn1:altsyncram1|ram_block2a4~porta_address_reg0 ; dbg_type_reg_mem[5]                                                                                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.071     ; 3.748      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                       ; To Node                                                ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 4.183  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg[0]                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[0]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.008      ; 0.857      ;
; 4.192  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg[1]                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[1]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.008      ; 0.848      ;
; 4.194  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg[7]                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[7]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.008      ; 0.846      ;
; 4.206  ; nx53913z1                                                       ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[3]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.828      ;
; 4.292  ; nx54910z1                                                       ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[4]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.742      ;
; 4.339  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[1]                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[1]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.007      ; 0.700      ;
; 4.364  ; nx41026z1                                                       ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[3]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 0.671      ;
; 4.381  ; nx39032z1                                                       ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[5]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.653      ;
; 4.386  ; nx52916z1                                                       ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[2]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.646      ;
; 4.412  ; nx42023z1                                                       ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[2]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.620      ;
; 4.415  ; nx40029z1                                                       ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[4]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.003      ; 0.620      ;
; 4.415  ; mds_top_inst_disp_ctrl_inst_lower_frame_rg[6]                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[6]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.619      ;
; 4.418  ; nx55907z1                                                       ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[5]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.002      ; 0.616      ;
; 4.420  ; dbg_type_reg_disp[2]                                            ; mds_top_inst_disp_ctrl_inst_vesa_mux_d1                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.006     ; 0.606      ;
; 4.557  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[0]                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[0]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.475      ;
; 4.563  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[6]                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[6]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.469      ;
; 4.567  ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[7]                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[7]       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.000      ; 0.465      ;
; 21.664 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[1]          ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[9] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.364      ;
; 21.686 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; r_out_dup_0[6]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.328      ;
; 21.686 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; r_out_dup_0[8]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.328      ;
; 21.686 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; r_out_dup_0[9]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.328      ;
; 21.686 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; g_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.328      ;
; 21.686 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; g_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.328      ;
; 21.686 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; b_out_dup_0_6_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.328      ;
; 21.686 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; b_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.328      ;
; 21.686 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; b_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.328      ;
; 21.717 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; r_out_dup_0[6]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.297      ;
; 21.717 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; r_out_dup_0[8]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.297      ;
; 21.717 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; r_out_dup_0[9]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.297      ;
; 21.717 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; g_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.297      ;
; 21.717 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; g_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.297      ;
; 21.717 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; b_out_dup_0_6_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.297      ;
; 21.717 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; b_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.297      ;
; 21.717 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; b_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.297      ;
; 21.744 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[2]          ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[9] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.004     ; 3.284      ;
; 21.805 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[0]          ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_hcnt[9] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; 0.000      ; 3.227      ;
; 21.806 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; r_out_dup_0[2]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.199      ;
; 21.806 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; r_out_dup_0[3]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.199      ;
; 21.806 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; r_out_dup_0[4]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.199      ;
; 21.806 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; r_out_dup_0[5]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.199      ;
; 21.806 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; r_out_dup_0[7]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.199      ;
; 21.806 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; g_out_dup_0_2_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.199      ;
; 21.806 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; g_out_dup_0_3_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.199      ;
; 21.806 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; g_out_dup_0_4_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.199      ;
; 21.806 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; g_out_dup_0_5_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.199      ;
; 21.806 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; g_out_dup_0_6_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.199      ;
; 21.806 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; g_out_dup_0_7_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.199      ;
; 21.806 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; b_out_dup_0_2_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.199      ;
; 21.806 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; b_out_dup_0_3_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.199      ;
; 21.806 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; b_out_dup_0_4_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.199      ;
; 21.806 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; b_out_dup_0_5_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.199      ;
; 21.806 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[1]          ; b_out_dup_0_7_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.199      ;
; 21.809 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[2]          ; r_out_dup_0[6]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.205      ;
; 21.809 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[2]          ; r_out_dup_0[8]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.205      ;
; 21.809 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[2]          ; r_out_dup_0[9]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.205      ;
; 21.809 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[2]          ; g_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.205      ;
; 21.809 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[2]          ; g_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.205      ;
; 21.809 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[2]          ; b_out_dup_0_6_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.205      ;
; 21.809 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[2]          ; b_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.205      ;
; 21.809 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[2]          ; b_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.205      ;
; 21.821 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[4]          ; r_out_dup_0[6]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.193      ;
; 21.821 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[4]          ; r_out_dup_0[8]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.193      ;
; 21.821 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[4]          ; r_out_dup_0[9]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.193      ;
; 21.821 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[4]          ; g_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.193      ;
; 21.821 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[4]          ; g_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.193      ;
; 21.821 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[4]          ; b_out_dup_0_6_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.193      ;
; 21.821 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[4]          ; b_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.193      ;
; 21.821 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[4]          ; b_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.193      ;
; 21.833 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[0] ; r_out_dup_0[6]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.181      ;
; 21.833 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[0] ; r_out_dup_0[8]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.181      ;
; 21.833 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[0] ; r_out_dup_0[9]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.181      ;
; 21.833 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[0] ; g_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.181      ;
; 21.833 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[0] ; g_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.181      ;
; 21.833 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[0] ; b_out_dup_0_6_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.181      ;
; 21.833 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[0] ; b_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.181      ;
; 21.833 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_upper_frame_i[0] ; b_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.181      ;
; 21.837 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; r_out_dup_0[2]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.168      ;
; 21.837 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; r_out_dup_0[3]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.168      ;
; 21.837 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; r_out_dup_0[4]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.168      ;
; 21.837 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; r_out_dup_0[5]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.168      ;
; 21.837 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; r_out_dup_0[7]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.168      ;
; 21.837 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; g_out_dup_0_2_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.168      ;
; 21.837 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; g_out_dup_0_3_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.168      ;
; 21.837 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; g_out_dup_0_4_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.168      ;
; 21.837 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; g_out_dup_0_5_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.168      ;
; 21.837 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; g_out_dup_0_6_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.168      ;
; 21.837 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; g_out_dup_0_7_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.168      ;
; 21.837 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; b_out_dup_0_2_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.168      ;
; 21.837 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; b_out_dup_0_3_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.168      ;
; 21.837 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; b_out_dup_0_4_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.168      ;
; 21.837 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; b_out_dup_0_5_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.168      ;
; 21.837 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[0]          ; b_out_dup_0_7_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.027     ; 3.168      ;
; 21.857 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[3]          ; r_out_dup_0[6]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.157      ;
; 21.857 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[3]          ; r_out_dup_0[8]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.157      ;
; 21.857 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[3]          ; r_out_dup_0[9]                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.157      ;
; 21.857 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[3]          ; g_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.157      ;
; 21.857 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[3]          ; g_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.157      ;
; 21.857 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[3]          ; b_out_dup_0_6_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.157      ;
; 21.857 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[3]          ; b_out_dup_0_8_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.157      ;
; 21.857 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_vcnt[3]          ; b_out_dup_0_9_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 25.000       ; -0.018     ; 3.157      ;
+--------+-----------------------------------------------------------------+--------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'fpga_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_memory_reg0 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a1~porta_memory_reg0 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a2~porta_memory_reg0 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.017     ; 2.442      ;
; 17.540 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a3~porta_memory_reg0 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.017     ; 2.442      ;
; 18.132 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.898      ;
; 18.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.897      ;
; 18.133 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.897      ;
; 18.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.892      ;
; 18.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.889      ;
; 18.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.891      ;
; 18.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.891      ;
; 18.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.888      ;
; 18.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.888      ;
; 18.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.888      ;
; 18.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.885      ;
; 18.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.885      ;
; 18.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.882      ;
; 18.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.879      ;
; 18.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.879      ;
; 18.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.879      ;
; 18.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.876      ;
; 18.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.876      ;
; 18.208 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.822      ;
; 18.210 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.820      ;
; 18.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.817      ;
; 18.213 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.817      ;
; 18.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.815      ;
; 18.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.814      ;
; 18.216 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.816      ;
; 18.217 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.813      ;
; 18.217 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.813      ;
; 18.218 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.814      ;
; 18.219 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.811      ;
; 18.221 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.811      ;
; 18.221 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.811      ;
; 18.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.808      ;
; 18.222 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.808      ;
; 18.223 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.809      ;
; 18.224 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.806      ;
; 18.224 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.808      ;
; 18.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.805      ;
; 18.225 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.807      ;
; 18.226 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.804      ;
; 18.226 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.804      ;
; 18.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.801      ;
; 18.231 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.801      ;
; 18.234 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.798      ;
; 18.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.797      ;
; 18.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.797      ;
; 18.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.795      ;
; 18.236 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                         ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.796      ;
; 18.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.793      ;
; 18.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.792      ;
; 18.238 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.792      ;
; 18.244 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                         ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 1.790      ;
; 18.245 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                         ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.787      ;
; 18.247 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.783      ;
; 18.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.780      ;
; 18.250 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.780      ;
; 18.254 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.778      ;
; 18.262 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 1.772      ;
; 18.263 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[1]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.769      ;
; 18.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 1.743      ;
; 18.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.729      ;
; 18.301 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.729      ;
; 18.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.725      ;
; 18.305 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.725      ;
; 18.309 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.723      ;
; 18.310 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.722      ;
; 18.311 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.721      ;
; 18.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[3]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.717      ;
; 18.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.719      ;
; 18.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.715      ;
; 18.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.717      ;
; 18.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.717      ;
; 18.315 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 1.719      ;
; 18.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[3]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.712      ;
; 18.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.712      ;
; 18.320 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.710      ;
; 18.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.709      ;
; 18.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[2]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.708      ;
; 18.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 1.699      ;
; 18.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.699      ;
; 18.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 1.698      ;
; 18.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 1.698      ;
; 18.340 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 1.689      ;
; 18.341 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                         ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.691      ;
; 18.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[1]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 1.686      ;
; 18.343 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[3]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 1.686      ;
; 18.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.685      ;
; 18.347 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.685      ;
; 18.356 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.002      ; 1.678      ;
; 18.359 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[2]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                  ; fpga_clk     ; fpga_clk    ; 20.000       ; 0.000      ; 1.673      ;
; 18.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 1.659      ;
; 18.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 1.658      ;
; 18.371 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[6]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 1.658      ;
; 18.374 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                    ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 1.655      ;
; 18.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[4]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 1.654      ;
; 18.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[7]                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[4]                        ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.003     ; 1.654      ;
; 18.379 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[6]                                   ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.002     ; 1.651      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'fpga_clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                       ; To Node                                                                                                                                                                                                                                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                           ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                                                                                             ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                             ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                                 ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                                                                                                ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.387      ;
; 0.237 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d1                                                                                                                                                                                                                                                                             ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                                                                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[0]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[1]                                                                                                                                                                                                                                                                ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.389      ;
; 0.239 ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.391      ;
; 0.241 ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                                                                                                                                                                                                                                                                                                                                     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                                                                                                                             ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                                                                                                                             ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d4                                                                                                                                                                                                                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.396      ;
; 0.246 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                                                                                                                           ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d4                                                                                                                                                                                                                                                                                                                                             ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][0]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.398      ;
; 0.250 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                                                                                                                             ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                                                                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.402      ;
; 0.313 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.465      ;
; 0.319 ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                                                                                                                                                                                                                                                                                                                                     ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.471      ;
; 0.321 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.473      ;
; 0.322 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.474      ;
; 0.323 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.476      ;
; 0.325 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.477      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                                                                                                                        ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3                                                                                                                                                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q8p:auto_generated|sld_reserved_top_synthesis_auto_signaltap_0_1_4332:mgl_prim1|sld_mbpmg:mbpm_1|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.482      ;
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_segment_delayed[0]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.484      ;
; 0.333 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[6]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.485      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.487      ;
; 0.335 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[4]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.487      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[5]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.490      ;
; 0.339 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q8p:auto_generated|sld_reserved_top_synthesis_auto_signaltap_0_1_4332:mgl_prim1|sld_mbpmg:mbpm_4|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.491      ;
; 0.355 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d4                                                                                                                                                                                                                                                                           ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                                                                                             ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.507      ;
; 0.361 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d4                                                                                                                                                                                                                                                                             ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.513      ;
; 0.365 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                                                                                                ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.517      ;
; 0.370 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][3]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg3                                                                                                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.060      ; 0.568      ;
; 0.375 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][1]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg1                                                                                                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.060      ; 0.573      ;
; 0.377 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                                                                                                                           ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                                                                                                                                                                                             ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|run                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff                                                                                                                                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_ff                                                                                                                                                                                                                                                                        ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.530      ;
; 0.380 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                                                                                                                             ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                                                                                                                                                                                               ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.532      ;
; 0.381 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg2                                                                                                                                                                         ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.060      ; 0.579      ;
; 0.383 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                                                                                 ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.535      ;
; 0.386 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:collecting_post_data_var                                                                                                                                                                                                   ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.538      ;
; 0.404 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.556      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[2]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                                                                                                ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.561      ;
; 0.409 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.561      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[3]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.563      ;
; 0.417 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q8p:auto_generated|sld_reserved_top_synthesis_auto_signaltap_0_1_4332:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.569      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q8p:auto_generated|sld_reserved_top_synthesis_auto_signaltap_0_1_4332:mgl_prim1|output13a[0] ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.002      ; 0.578      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.579      ;
; 0.426 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_wrapped_delayed                                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.001      ; 0.579      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[1]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[1]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.004     ; 0.576      ;
; 0.430 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.001     ; 0.581      ;
; 0.449 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[2]                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]                                                                                                                                                                                                                                                       ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.004     ; 0.597      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.003     ; 0.613      ;
; 0.464 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.003     ; 0.613      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                                                                           ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.008     ; 0.613      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]                                                                                                                                                                                                           ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.008     ; 0.614      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.008     ; 0.614      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|condition_delay_reg[3]                                                                                                                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                                 ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.622      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.008     ; 0.615      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                                                                                                                                                                                          ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.002      ; 0.627      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.008     ; 0.621      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.008     ; 0.626      ;
; 0.482 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]                                                                                                                                                                                                           ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.008     ; 0.626      ;
; 0.484 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]                                                                                                                                                                                                           ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.008     ; 0.628      ;
; 0.491 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.643      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]                                                                                                                                                                                                ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]                                                                                                                                                                                                ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.646      ;
; 0.496 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.648      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.653      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set                                                                                                                                                        ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                                                                                                                                            ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.653      ;
; 0.511 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                                                                                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                                                                                                                                                                                 ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.663      ;
; 0.512 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_q8p:auto_generated|sld_reserved_top_synthesis_auto_signaltap_0_1_4332:mgl_prim1|sld_mbpmg:mbpm_7|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff  ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.664      ;
; 0.528 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                                                                 ; fpga_clk     ; fpga_clk    ; 0.000        ; 0.000      ; 0.680      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                           ; To Node                                                                                             ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_0_                              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_0_                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_1_                              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_1_                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_2_                              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_2_                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_3_                              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_3_                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_4_                              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_4_                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx819z26                                                                                            ; nx819z26                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx65358z2                                                                                           ; nx65358z2                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_7_                              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_7_                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx63364z2                                                                                           ; nx63364z2                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_9_                              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_9_                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx54133z2                                                                                           ; nx54133z2                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_11_                             ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_11_                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_12_                             ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_12_                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[1]                                ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[1]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[0]                                ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[2]                                ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[2]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[3]                                ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_delay_cnt[3]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_next_init_state_3_                                                            ; mds_top_inst_sdr_ctrl_next_init_state_3_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[0]                                                         ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[0]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_next_state_2_                                                                 ; mds_top_inst_sdr_ctrl_next_state_2_                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_0_                                                              ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_0_                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_do_refresh                                                                    ; mds_top_inst_sdr_ctrl_do_refresh                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_init_done                                                                     ; mds_top_inst_sdr_ctrl_init_done                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[5]                                   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[5]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_pipe_bool                                   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_pipe_bool                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[0]                                          ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_addr_out[0]                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_data_valid_r                                                                  ; mds_top_inst_sdr_ctrl_data_valid_r                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[8]                                ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[8]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx31726z3                                                                                           ; nx31726z3                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_wr_wbm_stb_o                                                              ; mds_top_inst_mem_mng_inst_wr_wbm_stb_o                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_tRC_cntr[0]                                                                   ; mds_top_inst_sdr_ctrl_tRC_cntr[0]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_tRC_cntr[2]                                                                   ; mds_top_inst_sdr_ctrl_tRC_cntr[2]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_tRC_cntr[3]                                                                   ; mds_top_inst_sdr_ctrl_tRC_cntr[3]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_tRC_cntr[1]                                                                   ; mds_top_inst_sdr_ctrl_tRC_cntr[1]                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_next_init_state_5_                                                            ; mds_top_inst_sdr_ctrl_next_init_state_5_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_init_pre_cntr[2]                                                              ; mds_top_inst_sdr_ctrl_init_pre_cntr[2]                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_init_pre_cntr[1]                                                              ; mds_top_inst_sdr_ctrl_init_pre_cntr[1]                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_init_pre_cntr[0]                                                              ; mds_top_inst_sdr_ctrl_init_pre_cntr[0]                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_init_pre_cntr[3]                                                              ; mds_top_inst_sdr_ctrl_init_pre_cntr[3]                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_next_init_state_7_                                                            ; mds_top_inst_sdr_ctrl_next_init_state_7_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx5769z2                                                                                            ; nx5769z2                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_wait_200us_cntr[0]                                                            ; mds_top_inst_sdr_ctrl_wait_200us_cntr[0]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[1]                                                         ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[1]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_oor_r                                                                         ; mds_top_inst_sdr_ctrl_oor_r                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_oor_err_r                                                                     ; mds_top_inst_sdr_ctrl_oor_err_r                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_stb_err_r                                                                     ; mds_top_inst_sdr_ctrl_stb_err_r                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_rd_wbm_stb_o                                                              ; mds_top_inst_mem_mng_inst_rd_wbm_stb_o                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_cyc_i_internal                                                                ; mds_top_inst_sdr_ctrl_cyc_i_internal                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_rx_data_r                                                                     ; mds_top_inst_sdr_ctrl_rx_data_r                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_err_i_status                                    ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_err_i_status                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_first_rx_bool                                   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_first_rx_bool                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_arbiter_inst_not_wr_gnt_i                                                 ; mds_top_inst_mem_mng_inst_arbiter_inst_not_wr_gnt_i                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx46880z8                                                                                           ; nx46880z8                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cyc_internal                                ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cyc_internal                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_wbm_cyc_internal                                ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_wbm_cyc_internal                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_err_i_status                                    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_err_i_status                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[3]                                   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[3]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx38656z2                                                                                           ; nx38656z2                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_sdr_ctrl_oe_r                                                                          ; mds_top_inst_sdr_ctrl_oe_r                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx13934z4                                                                                           ; nx13934z4                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_addr_in[0]                                           ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_addr_in[0]                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dram_bank_dup_0[0]                                                                                  ; dram_bank_dup_0[0]                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dbg_wr_bank_val_dup_0                                                                               ; dbg_wr_bank_val_dup_0                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dram_bank_dup_0[1]                                                                                  ; dram_bank_dup_0[1]                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx55888z1                                                                                           ; nx55888z1                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_1_                                          ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_d1_1_                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.388      ;
; 0.236 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_1st_data[4]                                 ; mds_top_inst_sdr_ctrl_dram_dq_r[4]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.388      ;
; 0.236 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd                                           ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d1                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.389      ;
; 0.236 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[5]                                          ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[5]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.389      ;
; 0.237 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd_d4                                               ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd_flt                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_1_                                    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_1_                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_17_                                   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_17_                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top_inst_sdr_ctrl_address_r_20_                                                                 ; dram_bank_dup_0[0]                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_ready_flt                                            ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_ready_der                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[8]                                      ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d2[8]                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_10_                                   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_10_                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_2_                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_2_                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.238 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_19_                                      ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_19_                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.391      ;
; 0.239 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_0_                                    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_0_                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_sdr_ctrl_next_init_state_1_                                                            ; mds_top_inst_sdr_ctrl_next_init_state_2_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_1st_data[6]                                 ; mds_top_inst_sdr_ctrl_dram_dq_r[6]                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_9_                                    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_9_                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_16_                                   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_16_                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_18_                                      ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_18_                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.392      ;
; 0.240 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d2                                        ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d3                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_restart_rd_d1                                   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_restart_rd_bool                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_7_                                    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_7_                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_16_                                      ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_16_                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.393      ;
; 0.241 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d1                                        ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d2                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd_flt                                              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_init_rd_d1                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd_flt                                              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_init_rd_bool                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_11_                                                             ; mds_top_inst_sdr_ctrl_rfsh_int_cntr_11_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[18] ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[18] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_15_                                   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_15_                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_not_wbm_cur_st_0                                ; mds_top_inst_mem_mng_inst_arb_wr_req                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d3                                        ; nx29738z2                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_d3                                        ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd_flt                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_ready_d3                                             ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_ready_d4                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_8_                                    ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_8_                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_words_cnt[7]                                ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_cnt_zero_bool                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.396      ;
+-------+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[2]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[2]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[0]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[0]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[1]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[1]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_uart_rx_c_cur_st[1]                                                           ; mds_top_inst_rx_path_inst_uart_rx_c_cur_st[1]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[0]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[0]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[1]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[1]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[2]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[2]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[3]                                                          ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[3]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_valid                                                                         ; mds_top_inst_rx_path_inst_valid                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[4]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[4]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_w_addr[0]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_w_addr[0]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[5]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[5]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_eof_blk_7_                                                            ; mds_top_inst_rx_path_inst_mp_dec1_eof_blk_7_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[6]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[6]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[1]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[1]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[2]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[2]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[3]                                                             ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[3]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx21867z1                                                                                               ; nx21867z1                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_mp_dec1_blk_pos[1]                                                            ; mds_top_inst_rx_path_inst_mp_dec1_blk_pos[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_wbm_cur_st[3]                                                                 ; mds_top_inst_rx_path_inst_wbm_cur_st[3]                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_eof_err_status                                                                ; mds_top_inst_rx_path_inst_eof_err_status                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_sbit_err                                                                      ; mds_top_inst_rx_path_inst_sbit_err                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_sbit_err_status                                                               ; mds_top_inst_rx_path_inst_sbit_err_status                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_crc2dec_data[0]                                                               ; mds_top_inst_rx_path_inst_crc2dec_data[0]                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_crc_err                                                                       ; mds_top_inst_rx_path_inst_crc_err                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_crc_err_status                                                                ; mds_top_inst_rx_path_inst_crc_err_status                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_wbm_stb_o                                                                               ; mds_top_inst_rx_wbm_stb_o                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_icx_wbm_stb_o                                                                           ; mds_top_inst_tx_icx_wbm_stb_o                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_type_reg_offset[1]                                                            ; mds_top_inst_rx_path_inst_type_reg_offset[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_ram_aout_val                                                                  ; mds_top_inst_rx_path_inst_ram_aout_val                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx15971z3                                                                                               ; nx15971z3                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_icx_wbm_adr_o[0]                                                                        ; mds_top_inst_tx_icx_wbm_adr_o[0]                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx3252z2                                                                                                ; nx3252z2                                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_wbs_cur_st[2]                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_wbs_cur_st[2]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_wbs_cur_st[4]                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_wbs_cur_st[4]                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx26726z2                                                                                               ; nx26726z2                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx25729z3                                                                                               ; nx25729z3                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_done_cnt_2_                                         ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbs_inst_done_cnt_2_                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_cnt[1]                                                 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_cnt[1]                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_cnt[0]                                                 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_vsync_cnt[0]                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx1179z2                                                                                                ; nx1179z2                                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_rd_en_fifo                      ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_rd_en_fifo                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_unite_inst_current_sm[0]                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_unite_inst_current_sm[0]                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_unite_inst_current_sm[1]                   ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_unite_inst_current_sm[1]                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opu_wr_en                                         ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opu_wr_en                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_op_str_used[0]                  ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_op_str_used[0]                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_counter[0]                      ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_counter[0]                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_rd_mng_1                        ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_rd_mng_1                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_req_cnt[0]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_req_cnt[0]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_row_count[0]                         ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_row_count[0]                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[9]                                                    ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[9]                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[4]                                                    ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_cur_st[4]                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_inside_row[0]                        ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_inside_row[0]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_write_addr[0] ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_write_addr[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_read_addr[0]  ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_general_fifo_inst_read_addr[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_counter[0]                ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_counter[0]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_counter_tmp[0]            ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_counter_tmp[0]            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_count_en                  ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_wait_count_en                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_ready                          ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sdram_ready                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_col[0]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_col[0]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[0]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[0]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[2]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[2]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[1]                           ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_manager_inst_sym_row[1]                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx62938z2                                                                                               ; nx62938z2                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_icy_disp_wbm_tga_o_5_                                                                      ; mds_top_inst_icy_disp_wbm_tga_o_5_                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_din_valid                                                ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_din_valid                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx51374z2                                                                                               ; nx51374z2                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_err_i_status                                                 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_err_i_status                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_icy_disp_wbm_tgc_o                                                                         ; mds_top_inst_icy_disp_wbm_tgc_o                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_b_rd_en                                      ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_b_rd_en                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_used[0]                                    ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_fifo_B_used[0]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_addr_out[0]                                              ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_addr_out[0]                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_ack_cnt[0]                                                   ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_ack_cnt[0]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_stb_internal                                                 ; mds_top_inst_disp_ctrl_inst_SG_WBM_IF_inst_stb_internal                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_icy_disp_wbm_tga_o_1_                                                                      ; mds_top_inst_icy_disp_wbm_tga_o_1_                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx36381z3                                                                                               ; nx36381z3                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_err_i_status                                                                  ; mds_top_inst_rx_path_inst_err_i_status                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_wbm_cur_st[5]                                                                 ; mds_top_inst_rx_path_inst_wbm_cur_st[5]                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_type_reg_offset[0]                                                            ; mds_top_inst_rx_path_inst_type_reg_offset[0]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_wbm_cur_st[2]                                                                 ; mds_top_inst_rx_path_inst_wbm_cur_st[2]                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_intercon_z_inst_wbs_gnt[0]                                                                 ; mds_top_inst_intercon_z_inst_wbs_gnt[0]                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_rx_path_inst_neg_cyc_bool                                                                  ; mds_top_inst_rx_path_inst_neg_cyc_bool                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx56379z1                                                                                               ; nx56379z1                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                      ; mds_top_inst_tx_path_inst_tx_wbm_inst_ack_i_cnt[0]                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx24857z2                                                                                               ; nx24857z2                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_tx_wbm_inst_ram_words_left[10]                                                ; mds_top_inst_tx_path_inst_tx_wbm_inst_ram_words_left[10]                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[0]                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[0]                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[1]                                                     ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cur_st[1]                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_icx_wbm_tgc_o                                                                           ; mds_top_inst_tx_icx_wbm_tgc_o                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_tx_wbm_inst_err_i_status                                                      ; mds_top_inst_tx_path_inst_tx_wbm_inst_err_i_status                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_1_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_1_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_2_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_2_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_3_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_3_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_4_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_4_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; nx14253z2                                                                                               ; nx14253z2                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_mp_enc1_blk_pos[1]                                                            ; mds_top_inst_tx_path_inst_mp_enc1_blk_pos[1]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_mp_enc1_crc_ack_i                                                             ; mds_top_inst_tx_path_inst_mp_enc1_crc_ack_i                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_7_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_7_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_8_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_8_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_6_                                                             ; mds_top_inst_tx_path_inst_mp_enc1_cur_st_6_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.367      ;
+-------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                          ; To Node                                                                                                                                                                ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[0]                                                                                                             ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[0]                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[0]                                                                                                             ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[0]                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.367      ;
; 0.235 ; global_nets_inst_reset_blk_inst_sync_rst_vesa_inst_sync_rst_deb                                                                                                    ; rst_40                                                                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.387      ;
; 0.236 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[2]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame[2]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.388      ;
; 0.237 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[3]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame[3]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[5]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[5]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[2]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame[2]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[4]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[4]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; mds_top_inst_disp_ctrl_inst_right_frame_rg_d1_6_                                                                                                                   ; mds_top_inst_disp_ctrl_inst_left_frame_rg_d2_4_                                                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[26]                                                                  ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[26]                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.238 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[0]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[0]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[3]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[3]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[2]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[2]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[6]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[6]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[7]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[7]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[9]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[9]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[2]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[2]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[4]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[4]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[5]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[5]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[0]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[0]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[2]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[2]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[6]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[6]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[3]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[3]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[8]                                                                                                             ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[8]                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[4]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame[4]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[6]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame[6]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[1]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[1]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10]               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_3_                                                                                                      ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_4_                                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.397      ;
; 0.247 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_2_                                                                                                      ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_3_                                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.399      ;
; 0.247 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|address_reg_a[0]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[8]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[8]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.400      ;
; 0.250 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_2_                                                                                                      ; nx9122z1                                                                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.402      ;
; 0.251 ; mds_top_inst_disp_ctrl_inst_left_frame_sy_4_                                                                                                                       ; mds_top_inst_disp_ctrl_inst_right_frame_sy_5_                                                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; mds_top_inst_disp_ctrl_inst_left_frame_sy_4_                                                                                                                       ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_2_                                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; mds_top_inst_disp_ctrl_inst_left_frame_sy_4_                                                                                                                       ; mds_top_inst_disp_ctrl_inst_lower_frame_sy_6_                                                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.406      ;
; 0.254 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|p0addr                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.406      ;
; 0.256 ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_pic_enable_i                                                                                                        ; mds_top_inst_disp_ctrl_inst_vesa_gen_ctrl_inst_lower_frame_i_8_                                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.408      ;
; 0.256 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.408      ;
; 0.259 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.411      ;
; 0.262 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.414      ;
; 0.265 ; nx9490z1                                                                                                                                                           ; mds_top_inst_disp_ctrl_inst_left_frame_sy_4_                                                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.417      ;
; 0.296 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_4_                                                                                                      ; nx9490z1                                                                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.448      ;
; 0.299 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_4_                                                                                                      ; mds_top_inst_disp_ctrl_inst_lower_frame_sy_3_                                                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.451      ;
; 0.301 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_frame_state_4_                                                                                                      ; nx9122z1                                                                                                                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.453      ;
; 0.304 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[13]               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 0.480      ;
; 0.312 ; mds_top_inst_disp_ctrl_inst_b_in_sy[4]                                                                                                                             ; b_out_dup_0_6_                                                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.008      ; 0.472      ;
; 0.313 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[7]                                                                                                                      ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[7]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.465      ;
; 0.315 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[7]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.024      ; 0.491      ;
; 0.316 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[6]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame[6]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.469      ;
; 0.316 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|address_reg_a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|out_address_reg_a[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.002      ; 0.470      ;
; 0.317 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[6]                                                                                                                      ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[6]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.469      ;
; 0.317 ; mds_top_inst_disp_ctrl_inst_vesa_mux_d1                                                                                                                            ; mds_top_inst_disp_ctrl_inst_vesa_mux_d2                                                                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.468      ;
; 0.320 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a2                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.471      ;
; 0.321 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[1]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[1]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.473      ;
; 0.321 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[5]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame[5]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.474      ;
; 0.322 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d1[0]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[0]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.474      ;
; 0.322 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[4]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame[4]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.475      ;
; 0.323 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[0]                                                                                                                      ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[0]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d1[3]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_upper_frame_rg_d2[3]                                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.475      ;
; 0.323 ; mds_top_inst_disp_ctrl_inst_b_in_sy[2]                                                                                                                             ; b_out_dup_0_4_                                                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.474      ;
; 0.325 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; mds_top_inst_disp_ctrl_inst_b_in_sy[5]                                                                                                                             ; b_out_dup_0_7_                                                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.476      ;
; 0.327 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[4]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[1]            ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[1]                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.479      ;
; 0.329 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[0]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame[0]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; mds_top_inst_disp_ctrl_inst_lower_frame_rg_d2[7]                                                                                                                   ; mds_top_inst_disp_ctrl_inst_lower_frame[7]                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.481      ;
; 0.330 ; mds_top_inst_disp_ctrl_inst_vesa_req_data                                                                                                                          ; mds_top_inst_disp_ctrl_inst_vesa_data_valid_sy                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.482      ;
; 0.332 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11]           ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[11]               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.484      ;
; 0.334 ; mds_top_inst_disp_ctrl_inst_b_in_sy[0]                                                                                                                             ; b_out_dup_0_2_                                                                                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.001     ; 0.485      ;
; 0.337 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                          ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.489      ;
; 0.338 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                              ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a2                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.490      ;
; 0.352 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.504      ;
; 0.353 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                               ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.505      ;
; 0.355 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|addr_store_a[0]  ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|address_reg_a[0]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.507      ;
; 0.357 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[13]                                                                  ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[13]                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[1]                                                                   ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[1]                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[4]                                                                   ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[4]                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[8]                                                                                                             ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_hcnt[8]                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.510      ;
; 0.360 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[6]                                                                   ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[6]                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[8]                                                                   ; modgen_counter_27_1:mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_modgen_counter_frame_cnt|q[8]                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[2]                                                                                                             ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[2]                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[4]                                                                                                             ; mds_top_inst_disp_ctrl_inst_synth_pic_gen_inst_vcnt[4]                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.514      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                               ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.190 ; global_nets_inst_reset_blk_inst_sync_rst_50_i ; global_nets_inst_reset_blk_inst_sync_rst_sdram_inst_sync_rst_deb      ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -1.604     ; 0.738      ;
; 0.190 ; global_nets_inst_reset_blk_inst_sync_rst_50_i ; rst_133                                                               ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2.500        ; -1.604     ; 0.738      ;
; 5.270 ; rst_133                                       ; dram_addr_obuf_3_~data_in_reg                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.164     ; 2.031      ;
; 5.270 ; rst_133                                       ; dram_addr_obuf_6_~data_in_reg                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.164     ; 2.031      ;
; 5.287 ; rst_133                                       ; dram_cas_n_obuf~data_in_reg                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.120     ; 2.058      ;
; 5.287 ; rst_133                                       ; dram_ras_n_obuf~data_in_reg                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.120     ; 2.058      ;
; 5.288 ; rst_133                                       ; dram_we_n_obuf~data_in_reg                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.123     ; 2.054      ;
; 5.290 ; rst_133                                       ; dram_addr_obuf_7_~data_in_reg                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.154     ; 2.021      ;
; 5.290 ; rst_133                                       ; dram_addr_obuf_8_~data_in_reg                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.154     ; 2.021      ;
; 5.290 ; rst_133                                       ; dram_addr_obuf_9_~data_in_reg                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.154     ; 2.021      ;
; 5.290 ; rst_133                                       ; dram_addr_obuf_10_~data_in_reg                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.154     ; 2.021      ;
; 5.290 ; rst_133                                       ; dram_addr_obuf_11_~data_in_reg                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.145     ; 2.030      ;
; 5.302 ; rst_133                                       ; mds_top_inst_wbm_dat_i[7]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.134     ; 2.029      ;
; 5.302 ; rst_133                                       ; mds_top_inst_wbm_dat_i[15]                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.125     ; 2.038      ;
; 5.302 ; rst_133                                       ; mds_top_inst_wbm_dat_i[14]                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.129     ; 2.034      ;
; 5.302 ; rst_133                                       ; mds_top_inst_wbm_dat_i[13]                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.129     ; 2.034      ;
; 5.302 ; rst_133                                       ; mds_top_inst_wbm_dat_i[12]                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.129     ; 2.034      ;
; 5.302 ; rst_133                                       ; mds_top_inst_wbm_dat_i[11]                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.129     ; 2.034      ;
; 5.302 ; rst_133                                       ; mds_top_inst_wbm_dat_i[10]                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.134     ; 2.029      ;
; 5.302 ; rst_133                                       ; mds_top_inst_wbm_dat_i[9]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.134     ; 2.029      ;
; 5.302 ; rst_133                                       ; mds_top_inst_wbm_dat_i[8]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.134     ; 2.029      ;
; 5.303 ; rst_133                                       ; mds_top_inst_wbm_dat_i[6]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.140     ; 2.022      ;
; 5.303 ; rst_133                                       ; mds_top_inst_wbm_dat_i[5]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.140     ; 2.022      ;
; 5.303 ; rst_133                                       ; mds_top_inst_wbm_dat_i[4]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.140     ; 2.022      ;
; 5.303 ; rst_133                                       ; mds_top_inst_wbm_dat_i[3]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.140     ; 2.022      ;
; 5.304 ; rst_133                                       ; mds_top_inst_wbm_dat_i[2]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.147     ; 2.014      ;
; 5.304 ; rst_133                                       ; mds_top_inst_wbm_dat_i[1]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.147     ; 2.014      ;
; 5.304 ; rst_133                                       ; mds_top_inst_wbm_dat_i[0]                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.147     ; 2.014      ;
; 5.355 ; rst_133                                       ; dbg_wr_bank_val_obuf~data_in_reg                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.008     ; 2.099      ;
; 5.355 ; rst_133                                       ; dbg_rd_bank_val_obuf~data_in_reg                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.008     ; 2.099      ;
; 5.437 ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[0]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.096      ;
; 5.437 ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[2]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.096      ;
; 5.437 ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[3]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.096      ;
; 5.437 ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[4]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.096      ;
; 5.437 ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[5]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.096      ;
; 5.437 ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[6]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.096      ;
; 5.437 ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[7]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.096      ;
; 5.437 ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[1]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.096      ;
; 5.437 ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[8]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.096      ;
; 5.437 ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[9]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.096      ;
; 5.437 ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_adr_o[10]                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.001      ; 2.096      ;
; 5.439 ; rst_133                                       ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_busy               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.005     ; 2.088      ;
; 5.453 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 2.062      ;
; 5.453 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_ram_words_cnt[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.017     ; 2.062      ;
; 5.585 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_3_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 1.943      ;
; 5.585 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_3_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 1.943      ;
; 5.585 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_4_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 1.943      ;
; 5.585 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_4_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 1.943      ;
; 5.585 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_5_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 1.943      ;
; 5.585 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_5_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 1.943      ;
; 5.585 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_6_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 1.943      ;
; 5.585 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_6_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 1.943      ;
; 5.585 ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_tga_o[6]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.026     ; 1.921      ;
; 5.585 ; rst_133                                       ; mds_top_inst_mem_mng_inst_rd_wbm_tga_o[7]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.026     ; 1.921      ;
; 5.585 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_addr_pipe[0]      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 1.943      ;
; 5.585 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_11_     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 1.943      ;
; 5.585 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_12_     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 1.943      ;
; 5.585 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_12_     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 1.943      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_arb_wr_req                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.006      ; 1.952      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_arb_rd_gnt                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 1.935      ;
; 5.586 ; rst_133                                       ; nx31518z1                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 1.951      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_ready_d3               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 1.951      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_ready_d4               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 1.951      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_ready_flt              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 1.951      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_ready_der     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 1.951      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_d2_1_         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 1.951      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[4]     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 1.951      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_1_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.008     ; 1.938      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_1_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.008     ; 1.938      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d1_0_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 1.960      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_d2_0_      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.014      ; 1.960      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[0]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 1.942      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_wr_wbm_adr_o[1]                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.004     ; 1.942      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[2]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 1.935      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[3]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 1.935      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[3]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 1.935      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[4]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 1.935      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[5]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 1.935      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[6]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 1.935      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[6]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 1.935      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[7]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 1.935      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[7]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 1.935      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d1[8]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 1.935      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in_d2[8]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.011     ; 1.935      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_type_reg_wbm_d1_0_         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 1.944      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_type_reg_wbm_d2_0_         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.002     ; 1.944      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d2[1]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 1.943      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_words_left[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 1.943      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d2[2]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 1.943      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_words_left[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 1.943      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d2[3]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 1.943      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_words_left[3] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 1.943      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d2[4]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 1.943      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_words_left[4] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 1.951      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d2[5]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 1.943      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_words_left[5] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 1.951      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d2[6]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 1.943      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_words_left[6] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; 0.005      ; 1.951      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d1[7]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 1.943      ;
; 5.586 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words_d2[7]        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 7.500        ; -0.003     ; 1.943      ;
+-------+-----------------------------------------------+-----------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                     ; To Node                                                                                                                   ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.585 ; rst_133                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready_flt                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2.500        ; 0.011      ; 1.958      ;
; 3.686 ; mds_top_inst_disp_ctrl_inst_mux_flush         ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; -0.027     ; 1.319      ;
; 3.686 ; mds_top_inst_disp_ctrl_inst_mux_flush         ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 5.000        ; -0.027     ; 1.319      ;
; 7.215 ; global_nets_inst_reset_blk_inst_sync_rst_50_i ; global_nets_inst_reset_blk_inst_sync_rst_sys_inst_sync_rst_deb                                                            ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -1.578     ; 1.239      ;
; 7.215 ; global_nets_inst_reset_blk_inst_sync_rst_50_i ; rst_100                                                                                                                   ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -1.578     ; 1.239      ;
; 7.782 ; rst_100                                       ; uart_serial_out_obuf~data_in_reg                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.148     ; 2.035      ;
; 7.796 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_din_d1                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.150     ; 2.019      ;
; 7.826 ; rst_100                                       ; dbg_icz_bus_taken_obuf~data_in_reg                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.041     ; 2.095      ;
; 7.827 ; rst_100                                       ; dbg_icy_bus_taken_obuf~data_in_reg                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.040     ; 2.095      ;
; 7.909 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[2]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 2.110      ;
; 7.909 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[3]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 2.110      ;
; 7.909 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[5]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 2.110      ;
; 7.909 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[6]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 2.110      ;
; 7.909 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[7]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 2.110      ;
; 7.909 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_words_in[8]                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 2.110      ;
; 7.919 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready_d4                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 2.098      ;
; 7.919 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[2]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 2.098      ;
; 7.919 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[3]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 2.098      ;
; 7.919 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[4]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 2.098      ;
; 7.919 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[6]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 2.098      ;
; 7.919 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_init_rd                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 2.098      ;
; 7.919 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_type_reg_wbm_0_                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.029     ; 2.084      ;
; 7.919 ; rst_100                                       ; nx51374z2                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 2.098      ;
; 7.919 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbs_inst_wbs_cur_st[5]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 2.098      ;
; 7.919 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d1[10]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.015     ; 2.098      ;
; 7.919 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm[16]                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.029     ; 2.084      ;
; 7.922 ; rst_100                                       ; mds_top_inst_mem_mng_inst_dbg_reg_din_ack[2]                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.106      ;
; 7.922 ; rst_100                                       ; mds_top_inst_mem_mng_inst_type_reg_din_ack                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.106      ;
; 7.922 ; rst_100                                       ; mds_top_inst_mem_mng_inst_dbg_reg_din_ack[1]                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.106      ;
; 7.922 ; rst_100                                       ; mds_top_inst_mem_mng_inst_dbg_reg_din_ack[0]                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.106      ;
; 7.923 ; rst_100                                       ; dbg_type_reg_disp[6]                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 2.114      ;
; 7.923 ; rst_100                                       ; dbg_type_reg_disp[5]                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.005      ; 2.114      ;
; 7.924 ; rst_100                                       ; dbg_type_reg_disp[7]                                                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.006      ; 2.114      ;
; 7.925 ; rst_100                                       ; mds_top_inst_rx_path_inst_mp_dec1_type_blk[7]                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.107      ;
; 7.925 ; rst_100                                       ; mds_top_inst_rx_path_inst_mp_dec1_type_blk[0]                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.107      ;
; 7.925 ; rst_100                                       ; mds_top_inst_rx_path_inst_mp_dec1_type_blk[4]                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.107      ;
; 7.925 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[4]                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 2.104      ;
; 7.925 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram_num_words[0]                                                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 2.104      ;
; 7.927 ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[0]                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.105      ;
; 7.927 ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[1]                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.105      ;
; 7.927 ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[6]                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.105      ;
; 7.927 ; rst_100                                       ; mds_top_inst_disp_ctrl_inst_upper_frame_rg[7]                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.000      ; 2.105      ;
; 7.928 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_type_reg_wbm_1_                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 2.096      ;
; 7.928 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_2_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 2.096      ;
; 7.928 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_3_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.100      ;
; 7.928 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_4_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.100      ;
; 7.928 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_5_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.100      ;
; 7.928 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_8_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 2.096      ;
; 7.928 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_9_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 2.096      ;
; 7.928 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_10_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 2.096      ;
; 7.928 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_11_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.100      ;
; 7.928 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_12_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.100      ;
; 7.928 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_13_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.004     ; 2.100      ;
; 7.928 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_19_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.008     ; 2.096      ;
; 7.929 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_1_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 2.090      ;
; 7.929 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_0_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 2.090      ;
; 7.929 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_7_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 2.090      ;
; 7.929 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_16_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 2.090      ;
; 7.929 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wr_addr_reg_wbm_18_                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.013     ; 2.090      ;
; 7.930 ; rst_100                                       ; NOT_mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_restart_rd                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 2.095      ;
; 7.930 ; rst_100                                       ; nx9514z1                                                                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.014     ; 2.088      ;
; 7.930 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d1[12]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 2.095      ;
; 7.930 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[12]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 2.095      ;
; 7.930 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d1[13]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 2.095      ;
; 7.930 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[13]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 2.095      ;
; 7.930 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d1[15]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 2.095      ;
; 7.930 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[15]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 2.095      ;
; 7.930 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d1[20]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 2.095      ;
; 7.930 ; rst_100                                       ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_rd_addr_reg_wbm_d2[20]                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 2.095      ;
; 8.074 ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[0]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 1.955      ;
; 8.074 ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[1]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 1.955      ;
; 8.074 ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[2]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 1.955      ;
; 8.074 ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[4]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 1.955      ;
; 8.074 ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[5]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 1.955      ;
; 8.074 ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[6]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 1.955      ;
; 8.074 ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[7]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 1.955      ;
; 8.074 ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[8]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 1.955      ;
; 8.074 ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[9]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 1.955      ;
; 8.074 ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[3]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 1.955      ;
; 8.074 ; rst_100                                       ; mds_top_inst_tx_path_inst_uart_tx_c_uart_clk                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.003     ; 1.955      ;
; 8.074 ; rst_100                                       ; mds_top_inst_tx_path_inst_ram_read_addr[0]                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.019     ; 1.939      ;
; 8.074 ; rst_100                                       ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cyc_internal                                                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; 0.003      ; 1.961      ;
; 8.074 ; rst_100                                       ; nx14627z5                                                                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 1.949      ;
; 8.074 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[0]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 1.948      ;
; 8.074 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[1]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 1.948      ;
; 8.074 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[2]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 1.948      ;
; 8.074 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[3]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 1.948      ;
; 8.074 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[4]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 1.948      ;
; 8.074 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[5]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 1.948      ;
; 8.074 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[6]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 1.948      ;
; 8.074 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[7]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 1.948      ;
; 8.074 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[8]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 1.948      ;
; 8.074 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[2]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 1.949      ;
; 8.074 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[0]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 1.949      ;
; 8.074 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[1]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 1.949      ;
; 8.074 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[9]                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 1.948      ;
; 8.074 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_cur_st[1]                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.010     ; 1.948      ;
; 8.074 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[0]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.009     ; 1.949      ;
; 8.074 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[1]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 1.951      ;
; 8.074 ; rst_100                                       ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[2]                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 10.000       ; -0.007     ; 1.951      ;
+-------+-----------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                                                                                                                          ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 2.491 ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                           ; global_nets_inst_reset_blk_inst_sync_rst_vesa_inst_sync_rst_deb                                                                                                  ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -1.599     ; 0.942      ;
; 2.491 ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                           ; rst_40                                                                                                                                                           ; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -1.599     ; 0.942      ;
; 2.925 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a13 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 2.101      ;
; 2.939 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.033      ; 2.093      ;
; 2.956 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a8  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.042      ; 2.085      ;
; 2.962 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.038      ; 2.075      ;
; 2.971 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a13 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.027      ; 2.055      ;
; 2.985 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.033      ; 2.047      ;
; 3.002 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a8  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.042      ; 2.039      ;
; 3.008 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a9  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.038      ; 2.029      ;
; 3.019 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.024      ; 2.004      ;
; 3.030 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.028      ; 1.997      ;
; 3.041 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a15 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 1.993      ;
; 3.056 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a7  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.032      ; 1.975      ;
; 3.065 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a14 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.024      ; 1.958      ;
; 3.076 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a6  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.028      ; 1.951      ;
; 3.077 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.037      ; 1.959      ;
; 3.087 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a15 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 1.947      ;
; 3.102 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a7  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.032      ; 1.929      ;
; 3.123 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.037      ; 1.913      ;
; 3.255 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.022      ; 1.766      ;
; 3.272 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.029      ; 1.756      ;
; 3.280 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a5  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 1.754      ;
; 3.301 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a2  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.022      ; 1.720      ;
; 3.302 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.048      ; 1.745      ;
; 3.303 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.046      ; 1.742      ;
; 3.317 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.040      ; 1.722      ;
; 3.318 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.029      ; 1.710      ;
; 3.326 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a5  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.035      ; 1.708      ;
; 3.348 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.048      ; 1.699      ;
; 3.349 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.046      ; 1.696      ;
; 3.363 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a3  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.040      ; 1.676      ;
; 3.411 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a4  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.044      ; 1.632      ;
; 3.457 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a4  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; 0.044      ; 1.586      ;
; 3.539 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[4]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.466      ;
; 3.539 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[6]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.466      ;
; 3.539 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[0]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.466      ;
; 3.539 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[3]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.466      ;
; 3.539 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[1]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.466      ;
; 3.539 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[2]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.466      ;
; 3.539 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[5]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.466      ;
; 3.539 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[12]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 1.463      ;
; 3.539 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[9]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.466      ;
; 3.539 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[12]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.466      ;
; 3.539 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[9]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 1.463      ;
; 3.539 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[9]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 1.463      ;
; 3.546 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[3]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.461      ;
; 3.546 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[3]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.461      ;
; 3.546 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.461      ;
; 3.546 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.461      ;
; 3.546 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[2]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.461      ;
; 3.546 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[2]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.461      ;
; 3.546 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[12]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.461      ;
; 3.585 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[4]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.420      ;
; 3.585 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[6]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.420      ;
; 3.585 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[0]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.420      ;
; 3.585 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[3]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.420      ;
; 3.585 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[1]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.420      ;
; 3.585 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[2]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.420      ;
; 3.585 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[5]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.420      ;
; 3.585 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[12]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 1.417      ;
; 3.585 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[9]                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.420      ;
; 3.585 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[12]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.420      ;
; 3.585 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[9]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 1.417      ;
; 3.585 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[9]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.030     ; 1.417      ;
; 3.592 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[3]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.415      ;
; 3.592 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[3]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.415      ;
; 3.592 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.415      ;
; 3.592 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.415      ;
; 3.592 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[2]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.415      ;
; 3.592 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[2]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.415      ;
; 3.592 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[12]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.025     ; 1.415      ;
; 3.649 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.356      ;
; 3.649 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.356      ;
; 3.649 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.356      ;
; 3.649 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[4]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.356      ;
; 3.649 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[0]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.356      ;
; 3.649 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[0]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.356      ;
; 3.649 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[1]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.356      ;
; 3.649 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[1]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.356      ;
; 3.649 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.356      ;
; 3.649 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[7]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.356      ;
; 3.649 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.356      ;
; 3.649 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.356      ;
; 3.695 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.310      ;
; 3.695 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.310      ;
; 3.695 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.310      ;
; 3.695 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[4]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.310      ;
; 3.695 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[0]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.310      ;
; 3.695 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[0]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.310      ;
; 3.695 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[1]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.310      ;
; 3.695 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[1]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.310      ;
; 3.695 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.310      ;
; 3.695 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[7]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.310      ;
; 3.695 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.310      ;
; 3.695 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.027     ; 1.310      ;
; 3.704 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 1.325      ;
; 3.704 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10]         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 1.325      ;
; 3.704 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[10]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 1.325      ;
; 3.704 ; rst_100                                                                                 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 5.000        ; -0.003     ; 1.325      ;
+-------+-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'fpga_clk'                                                                                                                                                                 ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.691 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.011     ; 1.330      ;
; 18.691 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.011     ; 1.330      ;
; 18.691 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.011     ; 1.330      ;
; 18.691 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_sync_rst_50_i            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.011     ; 1.330      ;
; 18.780 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.011     ; 1.241      ;
; 18.780 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.011     ; 1.241      ;
; 18.780 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3 ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.011     ; 1.241      ;
; 18.780 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_sync_rst_50_i            ; fpga_clk     ; fpga_clk    ; 20.000       ; -0.011     ; 1.241      ;
+--------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                               ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.582 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[4]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[3]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[5]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.734      ;
; 0.582 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[2]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.000      ; 0.734      ;
; 0.671 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[9]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 0.818      ;
; 0.786 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.931      ;
; 0.786 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[9]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.931      ;
; 0.786 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[10] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.931      ;
; 0.786 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[11] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.931      ;
; 0.786 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a2 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.931      ;
; 0.786 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.931      ;
; 0.786 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[12] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.931      ;
; 0.786 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.931      ;
; 0.786 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[6]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.931      ;
; 0.786 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[10]                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.931      ;
; 0.786 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[7]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.931      ;
; 0.786 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[13]                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.931      ;
; 0.803 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.948      ;
; 0.803 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a0 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.948      ;
; 0.803 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.948      ;
; 0.803 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.948      ;
; 0.803 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a1 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.948      ;
; 0.803 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|sub_parity10a3 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.948      ;
; 0.803 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|parity9        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.948      ;
; 0.803 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.948      ;
; 0.803 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_igc:wrptr_gp|counter11a[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.948      ;
; 0.803 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[12]                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 0.948      ;
; 0.980 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[0]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.130      ;
; 0.980 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[1]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.130      ;
; 0.980 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[8]                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.130      ;
; 0.980 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|delayed_wrptr_g[11]                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.002     ; 1.130      ;
; 1.194 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.027     ; 1.319      ;
; 1.194 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.027     ; 1.319      ;
; 1.289 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.026     ; 1.415      ;
; 1.289 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.026     ; 1.415      ;
; 1.335 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe23a[0]             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.026     ; 1.461      ;
; 1.335 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_9d9:wraclr|dffe24a[0]             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.026     ; 1.461      ;
; 1.795 ; rst_133                                                                                                                   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram_ready_flt                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.011      ; 1.958      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[0]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.955      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[1]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.955      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[2]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.955      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[4]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.955      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[5]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.955      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[6]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.955      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[7]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.955      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[8]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.955      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[9]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.955      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_sample_cnt[3]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.955      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_uart_tx_c_uart_clk                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.003     ; 1.955      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_ram_read_addr[0]                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 1.939      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_tx_path_inst_tx_wbm_inst_wbm_cyc_internal                                                                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; 0.003      ; 1.961      ;
; 1.806 ; rst_100                                                                                                                   ; nx14627z5                                                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.949      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[0]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.948      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[1]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.948      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[2]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.948      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[3]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.948      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[4]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.948      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[5]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.948      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[6]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.948      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[7]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.948      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[8]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.948      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[2]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.949      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[0]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.949      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_one_cnt[1]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.949      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_sample_cnt[9]                                                                                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.948      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_cur_st[1]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.948      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[0]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.949      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[1]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.951      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[2]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.951      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_pos_cnt[3]                                                                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.951      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_cur_st[0]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.010     ; 1.948      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_valid                                                                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.009     ; 1.949      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_dout_i[7]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.951      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_dout_i[6]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.951      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_dout_i[5]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.951      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_dout_i[4]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.951      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_dout_i[3]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.951      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_dout_i[2]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.951      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_dout_i[1]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.951      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_uart_rx_c_dout_i[0]                                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.951      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_data_rx2dec[0]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.952      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_data_rx2dec[1]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.952      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_data_rx2dec[2]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.952      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_data_rx2dec[3]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.952      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_data_rx2dec[6]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.952      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_data_rx2dec[4]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.952      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_data_rx2dec[7]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.952      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_data_rx2dec[5]                                                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.952      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_len_blk[0]                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.953      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_cur_st[4]                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.007     ; 1.951      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_w_addr[0]                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.008     ; 1.950      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_len_blk[1]                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.953      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_w_addr[1]                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.952      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_len_blk[2]                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.953      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_w_addr[2]                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.952      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_w_addr[3]                                                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.006     ; 1.952      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_len_blk[3]                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.953      ;
; 1.806 ; rst_100                                                                                                                   ; mds_top_inst_rx_path_inst_mp_dec1_len_blk[4]                                                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000        ; -0.005     ; 1.953      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 0.585 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|p0addr                                                       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[0]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[1]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[2]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[3]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[5]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a3                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|parity3                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.737      ;
; 0.585 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[4]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.000      ; 0.737      ;
; 0.673 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[6]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.826      ;
; 0.673 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[7]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.826      ;
; 0.673 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[8]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.826      ;
; 0.673 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[9]                     ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.826      ;
; 0.673 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[10]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.826      ;
; 0.673 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[11]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.826      ;
; 0.673 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a2                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.826      ;
; 0.673 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[13]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.826      ;
; 0.673 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|counter5a[12]                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; 0.001      ; 0.826      ;
; 0.810 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a0                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 0.958      ;
; 0.810 ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0] ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|a_graycounter_s96:rdptr_g1p|sub_parity4a1                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 0.958      ;
; 0.946 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 1.074      ;
; 0.946 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.024     ; 1.074      ;
; 1.035 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.183      ;
; 1.035 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.183      ;
; 1.035 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[10]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.183      ;
; 1.035 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.183      ;
; 1.035 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[7]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.183      ;
; 1.035 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[8]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.183      ;
; 1.035 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.183      ;
; 1.035 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.183      ;
; 1.035 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.183      ;
; 1.035 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[11] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.183      ;
; 1.035 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.183      ;
; 1.035 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[13]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.183      ;
; 1.035 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[11]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.004     ; 1.183      ;
; 1.041 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.023     ; 1.170      ;
; 1.041 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.023     ; 1.170      ;
; 1.087 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe18a[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.023     ; 1.216      ;
; 1.087 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|dffpipe_ahe:rdaclr|dffe19a[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.023     ; 1.216      ;
; 1.090 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.214      ;
; 1.090 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.214      ;
; 1.090 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.214      ;
; 1.090 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.214      ;
; 1.090 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.214      ;
; 1.090 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.214      ;
; 1.090 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.214      ;
; 1.090 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.214      ;
; 1.090 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.214      ;
; 1.090 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.214      ;
; 1.090 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.214      ;
; 1.090 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.214      ;
; 1.130 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.279      ;
; 1.130 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.279      ;
; 1.130 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[10]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.279      ;
; 1.130 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.279      ;
; 1.130 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[7]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.279      ;
; 1.130 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[8]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.279      ;
; 1.130 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.279      ;
; 1.130 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.279      ;
; 1.130 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.279      ;
; 1.130 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[11] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.279      ;
; 1.130 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.279      ;
; 1.130 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[13]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.279      ;
; 1.130 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[11]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.279      ;
; 1.176 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[10] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.325      ;
; 1.176 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[10] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.325      ;
; 1.176 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[10]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.325      ;
; 1.176 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.325      ;
; 1.176 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[7]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.325      ;
; 1.176 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[8]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.325      ;
; 1.176 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.325      ;
; 1.176 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[8]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.325      ;
; 1.176 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[11] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.325      ;
; 1.176 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[11] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.325      ;
; 1.176 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.325      ;
; 1.176 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[13]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.325      ;
; 1.176 ; rst_100                                                                                                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[11]                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.003     ; 1.325      ;
; 1.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 1.310      ;
; 1.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[6]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 1.310      ;
; 1.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 1.310      ;
; 1.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[4]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 1.310      ;
; 1.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 1.310      ;
; 1.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[0]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 1.310      ;
; 1.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 1.310      ;
; 1.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[1]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 1.310      ;
; 1.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_lsb_aeb                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 1.310      ;
; 1.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[7]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 1.310      ;
; 1.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[13] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 1.310      ;
; 1.185 ; mds_top_inst_disp_ctrl_inst_Symbol_Generator_Top_inst_opcode_store_inst_start_trigger_3                                   ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdemp_eq_comp_msb_aeb                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.027     ; 1.310      ;
; 1.193 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 1.319      ;
; 1.193 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[3]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 1.319      ;
; 1.193 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 1.319      ;
; 1.193 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[5]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 1.319      ;
; 1.193 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe21a[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 1.319      ;
; 1.193 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[2]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 1.319      ;
; 1.193 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|alt_synch_pipe_vdb:rs_dgwp|dffpipe_te9:dffpipe20|dffe22a[12] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.026     ; 1.319      ;
; 1.200 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[4]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.324      ;
; 1.200 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[6]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.324      ;
; 1.200 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[0]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.324      ;
; 1.200 ; mds_top_inst_disp_ctrl_inst_mux_flush                                                                                     ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|rdptr_g[3]                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000        ; -0.028     ; 1.324      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'fpga_clk'                                                                                                                                                                 ;
+-------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.100 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.011     ; 1.241      ;
; 1.100 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.011     ; 1.241      ;
; 1.100 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.011     ; 1.241      ;
; 1.100 ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db ; global_nets_inst_reset_blk_inst_sync_rst_50_i            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.011     ; 1.241      ;
; 1.189 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.011     ; 1.330      ;
; 1.189 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.011     ; 1.330      ;
; 1.189 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3 ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.011     ; 1.330      ;
; 1.189 ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db   ; global_nets_inst_reset_blk_inst_sync_rst_50_i            ; fpga_clk     ; fpga_clk    ; 0.000        ; -0.011     ; 1.330      ;
+-------+-------------------------------------------------------+----------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                    ;
+-------+-----------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node                                                                                              ; Launch Clock                                                       ; Latch Clock                                                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+
; 1.773 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_13_                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.933      ;
; 1.773 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_14_                                                                 ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.933      ;
; 1.773 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_1_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.932      ;
; 1.773 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_2_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.932      ;
; 1.773 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_8_                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.932      ;
; 1.773 ; rst_133   ; dram_addr_dup_0_1_                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.933      ;
; 1.773 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_10_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.932      ;
; 1.773 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_12_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.932      ;
; 1.773 ; rst_133   ; dram_addr_dup_0_5_                                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.008      ; 1.933      ;
; 1.773 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_16_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.932      ;
; 1.773 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_17_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.932      ;
; 1.773 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_18_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.932      ;
; 1.773 ; rst_133   ; mds_top_inst_sdr_ctrl_address_r_19_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.932      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_0_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.914      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_1_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.914      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_2_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.914      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_3_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.012     ; 1.914      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_4_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.912      ;
; 1.774 ; rst_133   ; nx819z26                                                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.912      ;
; 1.774 ; rst_133   ; nx65358z2                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.912      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_7_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.912      ;
; 1.774 ; rst_133   ; nx63364z2                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.912      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_9_                               ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.912      ;
; 1.774 ; rst_133   ; nx54133z2                                                                                            ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.912      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_11_                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.912      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_release_arb_cnt_12_                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.014     ; 1.912      ;
; 1.774 ; rst_133   ; mds_top_inst_sdr_ctrl_next_init_state_3_                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.933      ;
; 1.774 ; rst_133   ; mds_top_inst_sdr_ctrl_tRCD_tRP_tRSC_cntr[0]                                                          ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.933      ;
; 1.774 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_2_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.023      ; 1.949      ;
; 1.774 ; rst_133   ; mds_top_inst_sdr_ctrl_init_done                                                                      ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.007      ; 1.933      ;
; 1.774 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_3_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[5]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[6]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[7]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[8]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_wbm_cur_st[9]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_inc_sum_wr_cnt[0]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_inc_sum_wr_cnt[1]                                ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_samp_dt[0]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.941      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_wr_cnt[0]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_samp_dt[1]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.941      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_wr_cnt[1]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_samp_dt[2]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.941      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_wr_cnt[2]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_samp_dt[3]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.941      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_wr_cnt[3]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_samp_dt[4]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.941      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_wr_cnt[4]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_samp_dt[5]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.941      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_wr_cnt[5]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_samp_dt[6]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.941      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_sum_wr_cnt[6]                                    ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[0]   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.943      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[1]   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.943      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[2]   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.943      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[3]   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.943      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[5]   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.943      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[6]   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.943      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[7]   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.943      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[8]   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.943      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[9]   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.950      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_wr_cnt_val[9]                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.950      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_wr_cnt_val[2]                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.943      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_rd_cnt[2]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 1.918      ;
; 1.774 ; rst_133   ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.920      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_wr_cnt_val[3]                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 1.918      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_rd_cnt[3]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 1.918      ;
; 1.774 ; rst_133   ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[3] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.920      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_wr_cnt_val[4]                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.943      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_rd_cnt[4]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 1.918      ;
; 1.774 ; rst_133   ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[4] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.920      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_wr_cnt_val[5]                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 1.918      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_rd_cnt[5]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 1.918      ;
; 1.774 ; rst_133   ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[5] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.920      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_wr_cnt_val[6]                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 1.918      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_rd_cnt[6]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 1.918      ;
; 1.774 ; rst_133   ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[6] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.920      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_wr_cnt_val[7]                                                              ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 1.918      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_rd_cnt[7]                                        ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.008     ; 1.918      ;
; 1.774 ; rst_133   ; modgen_counter_19_1:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_wbm_inst_modgen_counter_rd_cnt_i|q[7] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.006     ; 1.920      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[10]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.950      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_wr_cnt_val[10]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.950      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[11]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.950      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[12]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.950      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[13]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.950      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[14]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.950      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[15]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.950      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[16]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.950      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[17]  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.950      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_wr_cnt_val[15]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.950      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_wr_cnt_val[16]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.950      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_wr_cnt_val[11]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.950      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_wr_cnt_val[14]                                                             ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.024      ; 1.950      ;
; 1.774 ; rst_133   ; mds_top_inst_sdr_ctrl_we_i_r                                                                         ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_8_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_5_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; mds_top_inst_sdr_ctrl_next_state_6_                                                                  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; -0.017     ; 1.909      ;
; 1.774 ; rst_133   ; mds_top_inst_sdr_ctrl_data_valid_r                                                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.016      ; 1.942      ;
; 1.774 ; rst_133   ; modgen_counter_19_0:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_modgen_counter_wr_cnt|q[4]   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.017      ; 1.943      ;
; 1.774 ; rst_133   ; mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_wbm_inst_ram_samp_dt[7]                                   ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 0.000        ; 0.015      ; 1.941      ;
+-------+-----------+------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]'                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a1~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a2~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a3~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg2  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg3  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg4  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg5  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg6  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_datain_reg7  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~portb_we_reg       ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a5~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg0  ;
; 1.623 ; 3.750        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
; 1.623 ; 3.750        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a6~portb_memory_reg1  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]'                                                                                                                                                                                                                         ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a0~porta_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_rd_inst_ram1_inst_altsyncram_component|altsyncram_b4l1:auto_generated|altsyncram_t8l1:altsyncram1|ram_block2a4~porta_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg1  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg2  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_datain_reg3  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a0~portb_we_reg       ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a1~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a2~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a3~portb_memory_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg0 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg1 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg2 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg3 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg4 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg5 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg6 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg7 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg8 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_address_reg9 ;
; 2.873 ; 5.000        ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
; 2.873 ; 5.000        ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; Rise       ; altsyncram:mds_top_inst_mem_mng_inst_mem_ctrl_wr_inst_ram1_inst_altsyncram_component|altsyncram_a4l1:auto_generated|altsyncram_s8l1:altsyncram1|ram_block2a4~portb_datain_reg0  ;
+-------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'fpga_clk'                                                                                                                                                                                                                                                                    ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg0 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg1 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg2 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg3 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg4 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg5 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_address_reg6 ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a0~porta_we_reg       ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 7.620 ; 10.000       ; 2.380          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_mm14:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d1                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d1                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d2                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d3                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d4                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_d4                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_pll_db                                                                                                                                                                        ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d1                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d1                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d2                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d2                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d3                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d4                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_d4                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_reset_db                                                                                                                                                                      ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d1                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d2                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_rst_deb_inst_sync_rst_d3                                                                                                                                                                   ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; global_nets_inst_reset_blk_inst_sync_rst_50_i                                                                                                                                                                              ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                          ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                       ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                       ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][0]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][1]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][3]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][0]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][1]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][0]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][1]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; High Pulse Width ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                     ;
; 9.000 ; 10.000       ; 1.000          ; Low Pulse Width  ; fpga_clk ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                     ;
+-------+--------------+----------------+------------------+----------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]'                                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                              ; Clock Edge ; Target                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg1   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg10  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg11  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg2   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg3   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg4   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg5   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg6   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg7   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg8   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a0~porta_address_reg9   ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1                      ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a1                      ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a10~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg8  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a11~porta_address_reg9  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12                     ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12                     ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg10 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg11 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; Rise       ; dcfifo:mds_top_inst_disp_ctrl_inst_dc_fifo_inst_dcfifo_component|dcfifo_7kl1:auto_generated|altsyncram_1p61:fifo_ram|altsyncram_dve1:altsyncram12|ram_block13a12~porta_address_reg6  ;
+--------+--------------+----------------+------------------+--------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'altera_reserved_tck'                                                       ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock               ; Clock Edge ; Target              ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+
; 97.778 ; 100.000      ; 2.222          ; Port Rate ; altera_reserved_tck ; Rise       ; altera_reserved_tck ;
+--------+--------------+----------------+-----------+---------------------+------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; down           ; fpga_clk   ; 0.079  ; 0.079  ; Rise       ; fpga_clk                                                           ;
; fpga_rst       ; fpga_clk   ; -0.737 ; -0.737 ; Rise       ; fpga_clk                                                           ;
; left           ; fpga_clk   ; 0.086  ; 0.086  ; Rise       ; fpga_clk                                                           ;
; right          ; fpga_clk   ; -0.129 ; -0.129 ; Rise       ; fpga_clk                                                           ;
; up             ; fpga_clk   ; -0.208 ; -0.208 ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; 0.859  ; 0.859  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; 0.829  ; 0.829  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; 0.859  ; 0.859  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; 0.859  ; 0.859  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; 0.832  ; 0.832  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; 0.832  ; 0.832  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; 0.832  ; 0.832  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; 0.832  ; 0.832  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; 0.856  ; 0.856  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; 0.826  ; 0.826  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; 0.856  ; 0.856  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; 0.856  ; 0.856  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; 0.841  ; 0.841  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; 0.841  ; 0.841  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; 0.851  ; 0.851  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; 0.851  ; 0.851  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; 0.817  ; 0.817  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; down           ; fpga_clk   ; 2.044  ; 2.044  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; left           ; fpga_clk   ; 2.004  ; 2.004  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; right          ; fpga_clk   ; 2.162  ; 2.162  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_in ; fpga_clk   ; 0.856  ; 0.856  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; up             ; fpga_clk   ; 1.964  ; 1.964  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; down           ; fpga_clk   ; 0.044  ; 0.044  ; Rise       ; fpga_clk                                                           ;
; fpga_rst       ; fpga_clk   ; 0.823  ; 0.823  ; Rise       ; fpga_clk                                                           ;
; left           ; fpga_clk   ; 0.470  ; 0.470  ; Rise       ; fpga_clk                                                           ;
; right          ; fpga_clk   ; 0.451  ; 0.451  ; Rise       ; fpga_clk                                                           ;
; up             ; fpga_clk   ; 0.393  ; 0.393  ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; -0.731 ; -0.731 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; -0.743 ; -0.743 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; -0.773 ; -0.773 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; -0.773 ; -0.773 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; -0.746 ; -0.746 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; -0.746 ; -0.746 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; -0.746 ; -0.746 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; -0.746 ; -0.746 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; -0.770 ; -0.770 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; -0.740 ; -0.740 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; -0.770 ; -0.770 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; -0.770 ; -0.770 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; -0.755 ; -0.755 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; -0.755 ; -0.755 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; -0.765 ; -0.765 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; -0.765 ; -0.765 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; -0.731 ; -0.731 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; down           ; fpga_clk   ; -1.391 ; -1.391 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; left           ; fpga_clk   ; -1.371 ; -1.371 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; right          ; fpga_clk   ; -1.491 ; -1.491 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_in ; fpga_clk   ; -0.770 ; -0.770 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; up             ; fpga_clk   ; -1.261 ; -1.261 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                     ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.154 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 2.784 ; 2.784 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 2.260 ; 2.260 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 3.697 ; 3.697 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 3.291 ; 3.291 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 2.749 ; 2.749 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 2.573 ; 2.573 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 2.762 ; 2.762 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 1.237 ; 1.237 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 2.453 ; 2.453 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 3.291 ; 3.291 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 1.207 ; 1.207 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 1.207 ; 1.207 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 1.227 ; 1.227 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 1.227 ; 1.227 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 1.237 ; 1.237 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 1.216 ; 1.216 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 3.025 ; 3.025 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 3.025 ; 3.025 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 3.022 ; 3.022 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 1.271 ; 1.271 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 2.690 ; 2.690 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 2.582 ; 2.582 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 2.615 ; 2.615 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 2.534 ; 2.534 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 2.426 ; 2.426 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 2.690 ; 2.690 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 2.417 ; 2.417 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 2.280 ; 2.280 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 2.370 ; 2.370 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 2.678 ; 2.678 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 2.542 ; 2.542 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 2.636 ; 2.636 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 2.444 ; 2.444 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 2.541 ; 2.541 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 2.660 ; 2.660 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 2.550 ; 2.550 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 2.631 ; 2.631 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 2.548 ; 2.548 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 1.271 ; 1.271 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 2.508 ; 2.508 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 1.288 ; 1.288 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.154 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 3.403 ; 3.403 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 1.477 ; 1.477 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 1.496 ; 1.496 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 3.534 ; 3.534 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 4.084 ; 4.084 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 4.019 ; 4.019 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 4.026 ; 4.026 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 3.920 ; 3.920 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 4.061 ; 4.061 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 4.067 ; 4.067 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 4.032 ; 4.032 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 4.084 ; 4.084 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 2.962 ; 2.962 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 2.931 ; 2.931 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 2.925 ; 2.925 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 2.832 ; 2.832 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 2.962 ; 2.962 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 2.809 ; 2.809 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 2.792 ; 2.792 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 2.795 ; 2.795 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 3.484 ; 3.484 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 3.484 ; 3.484 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 3.307 ; 3.307 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 3.282 ; 3.282 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 3.223 ; 3.223 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 3.395 ; 3.395 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 3.137 ; 3.137 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 3.314 ; 3.314 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 3.441 ; 3.441 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 3.224 ; 3.224 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 3.408 ; 3.408 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 3.126 ; 3.126 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 3.441 ; 3.441 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 3.133 ; 3.133 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 3.123 ; 3.123 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 3.112 ; 3.112 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 3.835 ; 3.835 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 3.835 ; 3.835 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 3.797 ; 3.797 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 3.707 ; 3.707 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 3.712 ; 3.712 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 3.732 ; 3.732 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 3.705 ; 3.705 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 3.831 ; 3.831 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 3.709 ; 3.709 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 3.263 ; 3.263 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 3.709 ; 3.709 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 3.440 ; 3.440 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 3.013 ; 3.013 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 3.217 ; 3.217 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 3.509 ; 3.509 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 3.519 ; 3.519 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 3.563 ; 3.563 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 3.112 ; 3.112 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 3.087 ; 3.087 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 3.212 ; 3.212 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 3.087 ; 3.087 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 3.289 ; 3.289 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 2.912 ; 2.912 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 3.563 ; 3.563 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 3.582 ; 3.582 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 3.441 ; 3.441 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 3.525 ; 3.525 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 3.582 ; 3.582 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 3.546 ; 3.546 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 3.368 ; 3.368 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 3.302 ; 3.302 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 3.395 ; 3.395 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 3.431 ; 3.431 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 1.289 ; 1.289 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 2.439 ; 2.439 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 2.319 ; 2.319 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 2.298 ; 2.298 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 2.397 ; 2.397 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 2.362 ; 2.362 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 2.330 ; 2.330 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 2.439 ; 2.439 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 2.412 ; 2.412 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 2.411 ; 2.411 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 1.470 ; 1.470 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 1.474 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 2.307 ; 2.307 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 2.303 ; 2.303 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 2.183 ; 2.183 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 2.210 ; 2.210 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 2.200 ; 2.200 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 2.200 ; 2.200 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 1.480 ; 1.480 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 2.474 ; 2.474 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 2.474 ; 2.474 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 2.411 ; 2.411 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 2.406 ; 2.406 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 2.424 ; 2.424 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 2.385 ; 2.385 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 2.404 ; 2.404 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 2.391 ; 2.391 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 2.374 ; 2.374 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 1.459 ; 1.459 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 1.474 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.154 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 2.784 ; 2.784 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 2.260 ; 2.260 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 3.144 ; 3.144 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 1.207 ; 1.207 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 2.749 ; 2.749 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 2.573 ; 2.573 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 2.762 ; 2.762 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 1.237 ; 1.237 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 2.453 ; 2.453 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 3.291 ; 3.291 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 1.207 ; 1.207 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 1.207 ; 1.207 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 1.227 ; 1.227 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 1.227 ; 1.227 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 1.237 ; 1.237 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 1.216 ; 1.216 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 3.022 ; 3.022 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 3.025 ; 3.025 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 3.022 ; 3.022 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 1.271 ; 1.271 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 2.280 ; 2.280 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 2.582 ; 2.582 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 2.615 ; 2.615 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 2.534 ; 2.534 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 2.426 ; 2.426 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 2.690 ; 2.690 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 2.417 ; 2.417 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 2.280 ; 2.280 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 2.370 ; 2.370 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 2.678 ; 2.678 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 2.542 ; 2.542 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 2.636 ; 2.636 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 2.444 ; 2.444 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 2.541 ; 2.541 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 2.660 ; 2.660 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 2.550 ; 2.550 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 2.631 ; 2.631 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 2.548 ; 2.548 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 1.271 ; 1.271 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 2.508 ; 2.508 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 1.288 ; 1.288 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.154 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 3.260 ; 3.260 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 1.477 ; 1.477 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 1.496 ; 1.496 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 3.406 ; 3.406 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 3.337 ; 3.337 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 3.439 ; 3.439 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 3.444 ; 3.444 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 3.337 ; 3.337 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 3.474 ; 3.474 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 3.486 ; 3.486 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 3.455 ; 3.455 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 3.511 ; 3.511 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 2.652 ; 2.652 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 2.791 ; 2.791 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 2.797 ; 2.797 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 2.691 ; 2.691 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 2.822 ; 2.822 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 2.676 ; 2.676 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 2.652 ; 2.652 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 2.656 ; 2.656 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 2.983 ; 2.983 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 3.322 ; 3.322 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 3.159 ; 3.159 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 3.119 ; 3.119 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 3.066 ; 3.066 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 3.233 ; 3.233 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 2.983 ; 2.983 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 3.157 ; 3.157 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 2.801 ; 2.801 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 2.905 ; 2.905 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 3.089 ; 3.089 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 2.807 ; 2.807 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 3.126 ; 3.126 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 2.818 ; 2.818 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 2.811 ; 2.811 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 2.801 ; 2.801 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 3.380 ; 3.380 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 3.512 ; 3.512 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 3.485 ; 3.485 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 3.384 ; 3.384 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 3.380 ; 3.380 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 3.410 ; 3.410 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 3.382 ; 3.382 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 3.516 ; 3.516 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 2.883 ; 2.883 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 3.131 ; 3.131 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 3.583 ; 3.583 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 3.314 ; 3.314 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 2.883 ; 2.883 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 3.099 ; 3.099 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 3.383 ; 3.383 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 3.391 ; 3.391 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 2.779 ; 2.779 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 2.987 ; 2.987 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 2.962 ; 2.962 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 3.011 ; 3.011 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 2.958 ; 2.958 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 3.156 ; 3.156 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 2.779 ; 2.779 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 3.377 ; 3.377 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 2.669 ; 2.669 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 2.802 ; 2.802 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 2.884 ; 2.884 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 2.947 ; 2.947 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 2.910 ; 2.910 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 2.734 ; 2.734 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 2.669 ; 2.669 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 2.754 ; 2.754 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 3.431 ; 3.431 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 1.289 ; 1.289 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 2.298 ; 2.298 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 2.319 ; 2.319 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 2.298 ; 2.298 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 2.397 ; 2.397 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 2.362 ; 2.362 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 2.330 ; 2.330 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 2.439 ; 2.439 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 2.412 ; 2.412 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 2.411 ; 2.411 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 1.470 ; 1.470 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 1.474 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 2.183 ; 2.183 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 2.307 ; 2.307 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 2.303 ; 2.303 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 2.183 ; 2.183 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 2.210 ; 2.210 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 2.200 ; 2.200 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 2.200 ; 2.200 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 1.480 ; 1.480 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 2.374 ; 2.374 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 2.474 ; 2.474 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 2.411 ; 2.411 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 2.406 ; 2.406 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 2.424 ; 2.424 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 2.385 ; 2.385 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 2.404 ; 2.404 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 2.391 ; 2.391 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 2.374 ; 2.374 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 1.459 ; 1.459 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 1.474 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                        ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.339 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.493 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.523 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.523 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.498 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.498 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.498 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.498 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.518 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.488 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.518 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.518 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.494 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.494 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.504 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.504 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.339 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.339 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.493 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.523 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.523 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.498 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.498 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.498 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.498 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.518 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.488 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.518 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.518 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.494 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.494 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.504 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.504 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.339 ;      ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
+--------------+------------+-------+------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.339     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.493     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.523     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.523     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.498     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.498     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.498     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.498     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.518     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.488     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.518     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.518     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.494     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.494     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.504     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.504     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.339     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                        ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                    ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+
; dram_dq[*]   ; fpga_clk   ; 2.339     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]  ; fpga_clk   ; 2.493     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]  ; fpga_clk   ; 2.523     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]  ; fpga_clk   ; 2.523     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]  ; fpga_clk   ; 2.498     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]  ; fpga_clk   ; 2.498     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]  ; fpga_clk   ; 2.498     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]  ; fpga_clk   ; 2.498     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]  ; fpga_clk   ; 2.518     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]  ; fpga_clk   ; 2.488     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]  ; fpga_clk   ; 2.518     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10] ; fpga_clk   ; 2.518     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11] ; fpga_clk   ; 2.494     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12] ; fpga_clk   ; 2.494     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13] ; fpga_clk   ; 2.504     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14] ; fpga_clk   ; 2.504     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15] ; fpga_clk   ; 2.339     ;           ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                             ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                               ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                    ; -1.175 ; 0.215 ; -1.152   ; 0.582   ; 1.623               ;
;  altera_reserved_tck                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 97.778              ;
;  fpga_clk                                                           ; 15.887 ; 0.215 ; 17.360   ; 1.100   ; 7.620               ;
;  global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; -1.175 ; 0.215 ; -1.152   ; 1.773   ; 1.623               ;
;  global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.153  ; 0.215 ; -0.749   ; 0.582   ; 2.873               ;
;  global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 3.260  ; 0.215 ; 0.896    ; 0.585   ; 10.373              ;
; Design-wide TNS                                                     ; -6.418 ; 0.0   ; -3.053   ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                                                ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  fpga_clk                                                           ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; -6.418 ; 0.000 ; -2.304   ; 0.000   ; 0.000               ;
;  global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 0.000  ; 0.000 ; -0.749   ; 0.000   ; 0.000               ;
;  global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                     ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; down           ; fpga_clk   ; 0.634  ; 0.634  ; Rise       ; fpga_clk                                                           ;
; fpga_rst       ; fpga_clk   ; -0.737 ; -0.737 ; Rise       ; fpga_clk                                                           ;
; left           ; fpga_clk   ; 0.792  ; 0.792  ; Rise       ; fpga_clk                                                           ;
; right          ; fpga_clk   ; 0.326  ; 0.326  ; Rise       ; fpga_clk                                                           ;
; up             ; fpga_clk   ; 0.184  ; 0.184  ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; 1.190  ; 1.190  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; 1.160  ; 1.160  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; 1.190  ; 1.190  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; 1.190  ; 1.190  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; 1.162  ; 1.162  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; 1.162  ; 1.162  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; 1.162  ; 1.162  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; 1.162  ; 1.162  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; 1.186  ; 1.186  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; 1.156  ; 1.156  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; 1.186  ; 1.186  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; 1.186  ; 1.186  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; 1.171  ; 1.171  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; 1.171  ; 1.171  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; 1.181  ; 1.181  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; 1.181  ; 1.181  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; 1.147  ; 1.147  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; down           ; fpga_clk   ; 3.763  ; 3.763  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; left           ; fpga_clk   ; 3.799  ; 3.799  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; right          ; fpga_clk   ; 4.105  ; 4.105  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_in ; fpga_clk   ; 1.187  ; 1.187  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; up             ; fpga_clk   ; 3.655  ; 3.655  ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                      ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                    ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+
; down           ; fpga_clk   ; 0.044  ; 0.044  ; Rise       ; fpga_clk                                                           ;
; fpga_rst       ; fpga_clk   ; 1.347  ; 1.347  ; Rise       ; fpga_clk                                                           ;
; left           ; fpga_clk   ; 0.470  ; 0.470  ; Rise       ; fpga_clk                                                           ;
; right          ; fpga_clk   ; 0.451  ; 0.451  ; Rise       ; fpga_clk                                                           ;
; up             ; fpga_clk   ; 0.393  ; 0.393  ; Rise       ; fpga_clk                                                           ;
; dram_dq[*]     ; fpga_clk   ; -0.731 ; -0.731 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]    ; fpga_clk   ; -0.743 ; -0.743 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]    ; fpga_clk   ; -0.773 ; -0.773 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]    ; fpga_clk   ; -0.773 ; -0.773 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]    ; fpga_clk   ; -0.746 ; -0.746 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]    ; fpga_clk   ; -0.746 ; -0.746 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]    ; fpga_clk   ; -0.746 ; -0.746 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]    ; fpga_clk   ; -0.746 ; -0.746 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]    ; fpga_clk   ; -0.770 ; -0.770 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]    ; fpga_clk   ; -0.740 ; -0.740 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]    ; fpga_clk   ; -0.770 ; -0.770 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]   ; fpga_clk   ; -0.770 ; -0.770 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]   ; fpga_clk   ; -0.755 ; -0.755 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]   ; fpga_clk   ; -0.755 ; -0.755 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]   ; fpga_clk   ; -0.765 ; -0.765 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]   ; fpga_clk   ; -0.765 ; -0.765 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]   ; fpga_clk   ; -0.731 ; -0.731 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; down           ; fpga_clk   ; -1.391 ; -1.391 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; left           ; fpga_clk   ; -1.371 ; -1.371 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; right          ; fpga_clk   ; -1.491 ; -1.491 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_in ; fpga_clk   ; -0.770 ; -0.770 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; up             ; fpga_clk   ; -1.261 ; -1.261 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
+----------------+------------+--------+--------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                     ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.868 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 5.559 ; 5.559 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 4.403 ; 4.403 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 7.488 ; 7.488 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 3.024 ; 3.024 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 6.511 ; 6.511 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 5.590 ; 5.590 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 5.162 ; 5.162 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 5.569 ; 5.569 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 2.628 ; 2.628 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 4.897 ; 4.897 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 6.511 ; 6.511 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 2.598 ; 2.598 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 2.599 ; 2.599 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 2.619 ; 2.619 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 2.619 ; 2.619 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 2.629 ; 2.629 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 2.609 ; 2.609 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 6.186 ; 6.186 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 6.186 ; 6.186 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 6.177 ; 6.177 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 2.666 ; 2.666 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 5.518 ; 5.518 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 5.319 ; 5.319 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 5.355 ; 5.355 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 5.114 ; 5.114 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 4.873 ; 4.873 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 5.432 ; 5.432 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 4.855 ; 4.855 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 4.552 ; 4.552 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 4.699 ; 4.699 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 5.518 ; 5.518 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 5.114 ; 5.114 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 5.373 ; 5.373 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 4.888 ; 4.888 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 5.113 ; 5.113 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 5.406 ; 5.406 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 5.121 ; 5.121 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 5.377 ; 5.377 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 5.052 ; 5.052 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 2.666 ; 2.666 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 5.012 ; 5.012 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 2.682 ; 2.682 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.868 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 6.728 ; 6.728 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 3.001 ; 3.001 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 3.019 ; 3.019 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 7.042 ; 7.042 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 8.482 ; 8.482 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 8.421 ; 8.421 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 8.429 ; 8.429 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 8.170 ; 8.170 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 8.453 ; 8.453 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 8.482 ; 8.482 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 8.453 ; 8.453 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 8.474 ; 8.474 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 5.957 ; 5.957 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 5.899 ; 5.899 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 5.914 ; 5.914 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 5.648 ; 5.648 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 5.957 ; 5.957 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 5.677 ; 5.677 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 5.645 ; 5.645 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 5.594 ; 5.594 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 6.921 ; 6.921 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 6.921 ; 6.921 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 6.807 ; 6.807 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 6.761 ; 6.761 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 6.640 ; 6.640 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 6.796 ; 6.796 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 6.333 ; 6.333 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 6.822 ; 6.822 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 7.079 ; 7.079 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 6.607 ; 6.607 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 7.079 ; 7.079 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 6.318 ; 6.318 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 7.007 ; 7.007 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 6.492 ; 6.492 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 6.474 ; 6.474 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 6.459 ; 6.459 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 7.938 ; 7.938 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 7.938 ; 7.938 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 7.893 ; 7.893 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 7.647 ; 7.647 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 7.632 ; 7.632 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 7.679 ; 7.679 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 7.635 ; 7.635 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 7.913 ; 7.913 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 7.465 ; 7.465 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 6.676 ; 6.676 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 7.465 ; 7.465 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 7.038 ; 7.038 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 6.080 ; 6.080 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 6.594 ; 6.594 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 7.133 ; 7.133 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 7.139 ; 7.139 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 7.097 ; 7.097 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 6.393 ; 6.393 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 6.329 ; 6.329 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 6.666 ; 6.666 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 6.349 ; 6.349 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 6.755 ; 6.755 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 5.940 ; 5.940 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 7.097 ; 7.097 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 7.422 ; 7.422 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 7.041 ; 7.041 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 7.251 ; 7.251 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 7.422 ; 7.422 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 7.289 ; 7.289 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 6.941 ; 6.941 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 6.751 ; 6.751 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 6.972 ; 6.972 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 6.706 ; 6.706 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 2.682 ; 2.682 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 4.822 ; 4.822 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 4.578 ; 4.578 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 4.554 ; 4.554 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 4.683 ; 4.683 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 4.618 ; 4.618 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 4.571 ; 4.571 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 4.822 ; 4.822 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 4.775 ; 4.775 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 4.774 ; 4.774 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 2.998 ; 2.998 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 2.939 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 4.567 ; 4.567 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 4.555 ; 4.555 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 4.546 ; 4.546 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 4.566 ; 4.566 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 4.567 ; 4.567 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 4.319 ; 4.319 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 4.354 ; 4.354 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 4.320 ; 4.320 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 4.321 ; 4.321 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 3.008 ; 3.008 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 4.881 ; 4.881 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 4.881 ; 4.881 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 4.784 ; 4.784 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 4.778 ; 4.778 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 4.798 ; 4.798 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 4.741 ; 4.741 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 4.776 ; 4.776 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 4.764 ; 4.764 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 4.736 ; 4.736 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 2.987 ; 2.987 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 2.939 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                             ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; Data Port                  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                    ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+
; clk_sdram_out              ; fpga_clk   ; 0.154 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_rd_bank         ; fpga_clk   ; 2.784 ; 2.784 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_actual_wr_bank         ; fpga_clk   ; 2.260 ; 2.260 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_rd_bank_val            ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_sdram_active           ; fpga_clk   ; 3.144 ; 3.144 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_wr_bank_val            ; fpga_clk   ; 1.493 ; 1.493 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_addr[*]               ; fpga_clk   ; 1.207 ; 1.207 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[0]              ; fpga_clk   ; 2.749 ; 2.749 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[1]              ; fpga_clk   ; 2.573 ; 2.573 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[2]              ; fpga_clk   ; 2.762 ; 2.762 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[3]              ; fpga_clk   ; 1.237 ; 1.237 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[4]              ; fpga_clk   ; 2.453 ; 2.453 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[5]              ; fpga_clk   ; 3.291 ; 3.291 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[6]              ; fpga_clk   ; 1.207 ; 1.207 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[7]              ; fpga_clk   ; 1.207 ; 1.207 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[8]              ; fpga_clk   ; 1.227 ; 1.227 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[9]              ; fpga_clk   ; 1.227 ; 1.227 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[10]             ; fpga_clk   ; 1.237 ; 1.237 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_addr[11]             ; fpga_clk   ; 1.216 ; 1.216 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_bank[*]               ; fpga_clk   ; 3.022 ; 3.022 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[0]              ; fpga_clk   ; 3.025 ; 3.025 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_bank[1]              ; fpga_clk   ; 3.022 ; 3.022 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_cas_n                 ; fpga_clk   ; 1.271 ; 1.271 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_dq[*]                 ; fpga_clk   ; 2.280 ; 2.280 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[0]                ; fpga_clk   ; 2.582 ; 2.582 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[1]                ; fpga_clk   ; 2.615 ; 2.615 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[2]                ; fpga_clk   ; 2.534 ; 2.534 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[3]                ; fpga_clk   ; 2.426 ; 2.426 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[4]                ; fpga_clk   ; 2.690 ; 2.690 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[5]                ; fpga_clk   ; 2.417 ; 2.417 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[6]                ; fpga_clk   ; 2.280 ; 2.280 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[7]                ; fpga_clk   ; 2.370 ; 2.370 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[8]                ; fpga_clk   ; 2.678 ; 2.678 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[9]                ; fpga_clk   ; 2.542 ; 2.542 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[10]               ; fpga_clk   ; 2.636 ; 2.636 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[11]               ; fpga_clk   ; 2.444 ; 2.444 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[12]               ; fpga_clk   ; 2.541 ; 2.541 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[13]               ; fpga_clk   ; 2.660 ; 2.660 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[14]               ; fpga_clk   ; 2.550 ; 2.550 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
;  dram_dq[15]               ; fpga_clk   ; 2.631 ; 2.631 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ldqm                  ; fpga_clk   ; 2.548 ; 2.548 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_ras_n                 ; fpga_clk   ; 1.271 ; 1.271 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_udqm                  ; fpga_clk   ; 2.508 ; 2.508 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dram_we_n                  ; fpga_clk   ; 1.288 ; 1.288 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; clk_sdram_out              ; fpga_clk   ;       ; 0.154 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ;
; dbg_disp_active            ; fpga_clk   ; 3.260 ; 3.260 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icy_bus_taken          ; fpga_clk   ; 1.477 ; 1.477 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_icz_bus_taken          ; fpga_clk   ; 1.496 ; 1.496 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; dbg_rx_path_cyc            ; fpga_clk   ; 3.406 ; 3.406 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_disp[*]                ; fpga_clk   ; 3.337 ; 3.337 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[0]               ; fpga_clk   ; 3.439 ; 3.439 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[1]               ; fpga_clk   ; 3.444 ; 3.444 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[2]               ; fpga_clk   ; 3.337 ; 3.337 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[3]               ; fpga_clk   ; 3.474 ; 3.474 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[4]               ; fpga_clk   ; 3.486 ; 3.486 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[5]               ; fpga_clk   ; 3.455 ; 3.455 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_disp[6]               ; fpga_clk   ; 3.511 ; 3.511 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_mem[*]                 ; fpga_clk   ; 2.652 ; 2.652 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[0]                ; fpga_clk   ; 2.791 ; 2.791 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[1]                ; fpga_clk   ; 2.797 ; 2.797 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[2]                ; fpga_clk   ; 2.691 ; 2.691 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[3]                ; fpga_clk   ; 2.822 ; 2.822 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[4]                ; fpga_clk   ; 2.676 ; 2.676 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[5]                ; fpga_clk   ; 2.652 ; 2.652 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_mem[6]                ; fpga_clk   ; 2.656 ; 2.656 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_tx[*]                  ; fpga_clk   ; 2.983 ; 2.983 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[0]                 ; fpga_clk   ; 3.322 ; 3.322 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[1]                 ; fpga_clk   ; 3.159 ; 3.159 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[2]                 ; fpga_clk   ; 3.119 ; 3.119 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[3]                 ; fpga_clk   ; 3.066 ; 3.066 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[4]                 ; fpga_clk   ; 3.233 ; 3.233 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[5]                 ; fpga_clk   ; 2.983 ; 2.983 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_tx[6]                 ; fpga_clk   ; 3.157 ; 3.157 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; lsb_version[*]             ; fpga_clk   ; 2.801 ; 2.801 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[0]            ; fpga_clk   ; 2.905 ; 2.905 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[1]            ; fpga_clk   ; 3.089 ; 3.089 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[2]            ; fpga_clk   ; 2.807 ; 2.807 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[3]            ; fpga_clk   ; 3.126 ; 3.126 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[4]            ; fpga_clk   ; 2.818 ; 2.818 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[5]            ; fpga_clk   ; 2.811 ; 2.811 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  lsb_version[6]            ; fpga_clk   ; 2.801 ; 2.801 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_disp[*]                ; fpga_clk   ; 3.380 ; 3.380 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[0]               ; fpga_clk   ; 3.512 ; 3.512 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[1]               ; fpga_clk   ; 3.485 ; 3.485 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[2]               ; fpga_clk   ; 3.384 ; 3.384 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[3]               ; fpga_clk   ; 3.380 ; 3.380 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[4]               ; fpga_clk   ; 3.410 ; 3.410 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[5]               ; fpga_clk   ; 3.382 ; 3.382 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_disp[6]               ; fpga_clk   ; 3.516 ; 3.516 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_mem[*]                 ; fpga_clk   ; 2.883 ; 2.883 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[0]                ; fpga_clk   ; 3.131 ; 3.131 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[1]                ; fpga_clk   ; 3.583 ; 3.583 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[2]                ; fpga_clk   ; 3.314 ; 3.314 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[3]                ; fpga_clk   ; 2.883 ; 2.883 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[4]                ; fpga_clk   ; 3.099 ; 3.099 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[5]                ; fpga_clk   ; 3.383 ; 3.383 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_mem[6]                ; fpga_clk   ; 3.391 ; 3.391 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_tx[*]                  ; fpga_clk   ; 2.779 ; 2.779 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[0]                 ; fpga_clk   ; 2.987 ; 2.987 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[1]                 ; fpga_clk   ; 2.962 ; 2.962 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[2]                 ; fpga_clk   ; 3.011 ; 3.011 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[3]                 ; fpga_clk   ; 2.958 ; 2.958 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[4]                 ; fpga_clk   ; 3.156 ; 3.156 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[5]                 ; fpga_clk   ; 2.779 ; 2.779 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_tx[6]                 ; fpga_clk   ; 3.377 ; 3.377 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; msb_version[*]             ; fpga_clk   ; 2.669 ; 2.669 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[0]            ; fpga_clk   ; 2.802 ; 2.802 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[1]            ; fpga_clk   ; 2.884 ; 2.884 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[2]            ; fpga_clk   ; 2.947 ; 2.947 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[3]            ; fpga_clk   ; 2.910 ; 2.910 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[4]            ; fpga_clk   ; 2.734 ; 2.734 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[5]            ; fpga_clk   ; 2.669 ; 2.669 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
;  msb_version[6]            ; fpga_clk   ; 2.754 ; 2.754 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; programming_indication_led ; fpga_clk   ; 3.431 ; 3.431 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; uart_serial_out            ; fpga_clk   ; 1.289 ; 1.289 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ;
; b_out[*]                   ; fpga_clk   ; 2.298 ; 2.298 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[2]                  ; fpga_clk   ; 2.319 ; 2.319 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[3]                  ; fpga_clk   ; 2.298 ; 2.298 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[4]                  ; fpga_clk   ; 2.397 ; 2.397 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[5]                  ; fpga_clk   ; 2.362 ; 2.362 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[6]                  ; fpga_clk   ; 2.330 ; 2.330 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[7]                  ; fpga_clk   ; 2.439 ; 2.439 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[8]                  ; fpga_clk   ; 2.412 ; 2.412 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  b_out[9]                  ; fpga_clk   ; 2.411 ; 2.411 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; blank                      ; fpga_clk   ; 1.470 ; 1.470 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ; 1.474 ;       ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; g_out[*]                   ; fpga_clk   ; 2.183 ; 2.183 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[2]                  ; fpga_clk   ; 2.307 ; 2.307 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[3]                  ; fpga_clk   ; 2.303 ; 2.303 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[4]                  ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[5]                  ; fpga_clk   ; 2.318 ; 2.318 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[6]                  ; fpga_clk   ; 2.183 ; 2.183 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[7]                  ; fpga_clk   ; 2.210 ; 2.210 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[8]                  ; fpga_clk   ; 2.200 ; 2.200 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  g_out[9]                  ; fpga_clk   ; 2.200 ; 2.200 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; hsync                      ; fpga_clk   ; 1.480 ; 1.480 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; r_out[*]                   ; fpga_clk   ; 2.374 ; 2.374 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[2]                  ; fpga_clk   ; 2.474 ; 2.474 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[3]                  ; fpga_clk   ; 2.411 ; 2.411 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[4]                  ; fpga_clk   ; 2.406 ; 2.406 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[5]                  ; fpga_clk   ; 2.424 ; 2.424 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[6]                  ; fpga_clk   ; 2.385 ; 2.385 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[7]                  ; fpga_clk   ; 2.404 ; 2.404 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[8]                  ; fpga_clk   ; 2.391 ; 2.391 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
;  r_out[9]                  ; fpga_clk   ; 2.374 ; 2.374 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; vsync                      ; fpga_clk   ; 1.459 ; 1.459 ; Rise       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
; clk_vesa_out               ; fpga_clk   ;       ; 1.474 ; Fall       ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ;
+----------------------------+------------+-------+-------+------------+--------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                     ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                                           ; fpga_clk                                                           ; 1460     ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 18849    ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 186      ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 4        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 118186   ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 26       ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 31       ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 8110     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                      ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                                           ; fpga_clk                                                           ; 1460     ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 18849    ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 186      ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 4        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 118186   ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 26       ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 31       ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 8110     ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                  ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                                           ; fpga_clk                                                           ; 8        ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 602      ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 1428     ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 124      ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 304      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                   ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                         ; To Clock                                                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
; fpga_clk                                                           ; fpga_clk                                                           ; 8        ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; 602      ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 1        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 1428     ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; 2        ; 0        ; 0        ; 0        ;
; fpga_clk                                                           ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 2        ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 124      ; 0        ; 0        ; 0        ;
; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] ; 304      ; 0        ; 0        ; 0        ;
+--------------------------------------------------------------------+--------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 134   ; 134  ;
; Unconstrained Output Ports      ; 131   ; 131  ;
; Unconstrained Output Port Paths ; 321   ; 321  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Sun Jul 05 17:17:30 2015
Info: Command: quartus_sta top_synthesis -c top_synthesis
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_7kl1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe20|dffe21a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../../VHDL/synthesis/top_synthesis_impl_2/SDC1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|inclk[0]} -divide_by 3 -multiply_by 8 -duty_cycle 50.00 -name {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]} {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]} {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1]}
    Info (332110): create_generated_clock -source {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]} {global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2]}
Warning (332153): Family doesn't support jitter analysis.
Warning (332060): Node: vsync_dup_0 was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.175
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.175        -6.418 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
    Info (332119):     0.153         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     3.260         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
    Info (332119):    15.887         0.000 fpga_clk 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.391         0.000 fpga_clk 
    Info (332119):     0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     0.391         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is -1.152
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.152        -2.304 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
    Info (332119):    -0.749        -0.749 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     0.896         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
    Info (332119):    17.360         0.000 fpga_clk 
Info (332146): Worst-case removal slack is 1.032
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.032         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     1.040         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
    Info (332119):     2.147         0.000 fpga_clk 
    Info (332119):     2.995         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.623         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
    Info (332119):     2.873         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     7.620         0.000 fpga_clk 
    Info (332119):    10.373         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: vsync_dup_0 was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 0.925
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.925         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
    Info (332119):     1.862         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     4.183         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
    Info (332119):    17.540         0.000 fpga_clk 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 fpga_clk 
    Info (332119):     0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     0.215         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
Info (332146): Worst-case recovery slack is 0.190
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.190         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
    Info (332119):     0.585         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     2.491         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
    Info (332119):    18.691         0.000 fpga_clk 
Info (332146): Worst-case removal slack is 0.582
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.582         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     0.585         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
    Info (332119):     1.100         0.000 fpga_clk 
    Info (332119):     1.773         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 1.623
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.623         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[0] 
    Info (332119):     2.873         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[1] 
    Info (332119):     7.620         0.000 fpga_clk 
    Info (332119):    10.373         0.000 global_nets_inst_clk_blk_inst_pll_inst_altpll_component|pll|clk[2] 
    Info (332119):    97.778         0.000 altera_reserved_tck 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 514 megabytes
    Info: Processing ended: Sun Jul 05 17:17:37 2015
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:03


