# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1320 3.2e-05 512 400 380 483328 36.1377 13.3407 119.312 418.055 587.1 587.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 1200 3.2e-05 1024 240 430 532480 55.7264 26.8819 307.159 838.52 1228.49 1228.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 380 6.4e-05 1024 122 390 73728 58.4512 13.4877 64.005 418.029 554.189 554.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1130 0.000128 4096 160 1510 138752 23.1424 28.3415 1538.96 838.736 2429.29 2429.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1100 0.001024 512 320 210 14336 0.668576 0.389856 1.88045 25.6884 28.7277 28.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1940 0.001024 1024 70 60 19008 0.747392 1.11002 51.3017 53.2026 53.2552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1280 0.001024 2048 290 1810 16320 1.36947 51.2517 52.4784 105.144 105.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 370 0.000512 1024 70 1210 21504 3.32362 1.67094 31.1416 52.4731 88.7427 88.8562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 460 6.4e-05 4096 100 4640 183296 127.938 55.5897 4120.55 1677.02 5981.27 5981.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1920 0.000512 2048 90 160 38080 3.47376 11.1145 117.795 132.43 132.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1320 3.2e-05 512 400 380 479232 35.8275 13.2281 134.709 414.643 598.663 598.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1200 3.2e-05 1024 240 430 532224 55.8457 26.9423 329.938 838.203 1251.12 1251.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 380 6.4e-05 1024 122 390 69120 58.7619 13.3989 64.4542 414.679 551.505 551.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1130 0.000128 4096 160 1510 138672 23.1462 28.373 899.39 838.456 1789.44 1789.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1100 0.001024 512 320 210 14112 0.667616 0.38336 2.07472 25.5833 28.8081 28.9057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1940 0.001024 1024 70 60 19008 0.72272 1.2592 51.3121 53.3365 53.3825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1280 0.001024 2048 290 1810 16272 1.36397 61.2918 52.3715 115.072 115.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 370 0.000512 1024 70 1210 20736 3.33526 1.6425 34.7196 52.0538 91.8763 91.9921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 460 6.4e-05 4096 100 4640 183168 128.143 55.7015 4755.26 1676.39 6615.66 6615.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1920 0.000512 2048 90 160 38088 3.47488 12.6853 120.867 137.07 137.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1320 3.2e-05 512 400 380 481280 36.4812 13.3906 141.632 419.163 610.923 611.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1200 3.2e-05 1024 240 430 532480 55.6669 26.9271 343.676 837.946 1264.4 1264.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 380 6.4e-05 1024 122 390 71680 58.786 13.5188 44.2386 419.191 535.956 536.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1130 0.000128 4096 160 1510 138720 23.1206 28.3823 934.737 838.283 1824.6 1824.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1100 0.001024 512 320 210 14080 0.663552 0.384256 2.19696 25.5191 28.8642 28.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1940 0.001024 1024 70 60 18960 0.730656 1.29229 51.2489 53.3149 53.3586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1280 0.001024 2048 290 1810 16320 1.37626 64.6128 52.4838 118.516 118.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 370 0.000512 1024 70 1210 20480 3.32064 1.62966 36.13 51.7729 92.9785 93.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 460 6.4e-05 4096 100 4640 183040 127.92 55.6731 4936.42 1676.04 6796.22 6796.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1920 0.000512 2048 90 160 38080 3.47891 13.3347 118.812 135.666 135.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1320 3.2e-05 512 400 380 479232 35.3869 13.1342 131.22 412.635 592.626 592.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1200 3.2e-05 1024 240 430 531456 55.6145 26.8571 321.713 837.265 1241.64 1241.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 380 6.4e-05 1024 122 390 67584 58.52 13.3758 38.9575 412.676 523.751 523.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1130 0.000128 4096 160 1510 138624 23.0423 28.328 873.629 838.65 1763.72 1763.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1100 0.001024 512 320 210 14208 0.661696 0.38352 2.05379 25.5388 28.737 28.8364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1940 0.001024 1024 70 60 18912 0.71056 1.22429 48.2037 50.1802 50.2246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1280 0.001024 2048 290 1810 16224 1.35757 59.2602 52.311 112.971 113.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 370 0.000512 1024 70 1210 20736 3.3032 1.6384 33.7439 51.8417 90.6546 90.7694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 460 6.4e-05 4096 100 4640 182784 127.71 55.6088 4599.95 1674.59 6458.02 6458.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1920 0.000512 2048 90 160 38016 3.47341 12.4294 118.815 134.761 134.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1320 3.2e-05 512 400 380 473600 36.0239 13.1825 131.134 412.248 592.84 593.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1200 3.2e-05 1024 240 430 531200 55.9476 26.9578 325.008 836.987 1245.09 1245.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 380 6.4e-05 1024 122 390 70400 58.0542 13.3564 41.0867 412.298 525.01 525.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1130 0.000128 4096 160 1510 138600 23.2377 28.4143 881.847 837.358 1770.93 1771.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1100 0.001024 512 320 210 14000 0.666048 0.383744 2.0695 25.5283 28.749 28.8466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1940 0.001024 1024 70 60 18900 0.708704 1.2281 51.0741 53.0523 53.0983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1280 0.001024 2048 290 1810 16300 1.37261 60.7326 52.4747 114.623 114.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 370 0.000512 1024 70 1210 20800 3.31981 1.63226 34.4273 51.7905 91.3007 91.4186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 460 6.4e-05 4096 100 4640 182400 128.336 55.769 4639.29 1675.1 6498.68 6498.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1920 0.000512 2048 90 160 38100 3.48998 12.6364 119.685 135.856 135.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1320 3.2e-05 512 400 380 473088 36.1682 13.201 136.074 413.685 599.374 599.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1200 3.2e-05 1024 240 430 530432 55.8418 27.5538 333.864 836.601 1254.04 1254.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 380 6.4e-05 1024 122 390 71680 57.9343 13.3652 43.3793 413.747 528.64 528.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1130 0.000128 4096 160 1510 138656 23.1051 28.3799 904.466 838.222 1794.25 1794.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1100 0.001024 512 320 210 13888 0.667712 0.388256 2.12125 25.5775 28.8559 28.9551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1940 0.001024 1024 70 60 18928 0.712096 1.25133 51.2429 53.2502 53.2965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1280 0.001024 2048 290 1810 16240 1.36602 62.2222 52.3529 115.985 116.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 370 0.000512 1024 70 1210 20608 3.33386 1.64154 35.2957 51.9826 92.3798 92.4979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 460 6.4e-05 4096 100 4640 182784 127.969 55.6664 4753.01 1673.94 6610.75 6610.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1920 0.000512 2048 90 160 38080 3.49123 12.9884 121.682 138.204 138.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1320 3.2e-05 512 400 380 476160 35.7786 13.1734 136.898 412.27 598.371 598.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1200 3.2e-05 1024 240 430 529920 55.7567 26.8661 334.761 834.452 1252.02 1252.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 380 6.4e-05 1024 122 390 69120 58.2684 13.3469 41.7777 412.506 526.113 526.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1130 0.000128 4096 160 1510 138480 23.1465 28.3996 908.969 837.463 1798.05 1798.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1100 0.001024 512 320 210 13920 0.667296 0.385216 2.09331 25.5426 28.789 28.8947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1940 0.001024 1024 70 60 18960 0.71072 1.25133 51.1836 53.1907 53.2357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1280 0.001024 2048 290 1810 16200 1.35965 62.3188 52.2585 115.98 116.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 370 0.000512 1024 70 1210 20160 3.3416 1.63021 34.6165 51.8154 91.5317 91.6468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 460 6.4e-05 4096 100 4640 182400 127.929 55.634 4785.99 1669.03 6638.76 6638.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1920 0.000512 2048 90 160 38040 3.47574 13.0123 118.332 134.862 134.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1320 3.2e-05 512 400 380 475136 36.9139 13.3463 132.269 417.74 600.524 600.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1200 3.2e-05 1024 240 430 528384 55.843 26.826 323.359 835.101 1241.32 1241.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 380 6.4e-05 1024 122 390 73728 58.3876 13.5184 43.1609 417.812 533.094 533.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1130 0.000128 4096 160 1510 138496 23.0546 28.3238 882.21 836.955 1770.62 1770.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1100 0.001024 512 320 210 13824 0.65552 0.382176 2.05808 25.3783 28.5744 28.6748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1940 0.001024 1024 70 60 18944 0.711584 1.26714 51.1347 53.1548 53.2024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1280 0.001024 2048 290 1810 16256 1.36397 60.5533 52.4299 114.392 114.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 370 0.000512 1024 70 1210 21504 3.33101 1.67075 35.6729 52.5077 93.3128 93.4288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 460 6.4e-05 4096 100 4640 182272 127.689 55.5405 4624.91 1670.34 6478.65 6478.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1920 0.000512 2048 90 160 38016 3.47795 12.5662 119.225 135.312 135.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1320 3.2e-05 512 400 380 466944 36.5033 13.143 131.172 412.304 593.37 593.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1200 3.2e-05 1024 240 430 528384 55.4456 26.7385 324.799 832.486 1239.66 1239.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 380 6.4e-05 1024 122 390 61440 59.2842 13.3652 36.5174 412.417 521.796 521.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1130 0.000128 4096 160 1510 138240 23.0498 28.3308 887.79 837.331 1776.58 1776.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1100 0.001024 512 320 210 13824 0.669216 0.386688 2.11792 25.5862 28.8626 28.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1940 0.001024 1024 70 60 18816 0.707168 1.25952 51.0869 53.0957 53.1431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1280 0.001024 2048 290 1810 16128 1.36397 60.4386 52.2598 114.105 114.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 370 0.000512 1024 70 1210 19968 3.35264 1.6425 33.3477 51.9085 90.3766 90.4901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 460 6.4e-05 4096 100 4640 181248 127.432 55.3759 4647.55 1665.28 6495.81 6495.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1920 0.000512 2048 90 160 37824 3.4663 12.7273 119.565 135.802 135.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1320 3.2e-05 512 400 380 460800 37.2027 13.1744 138.875 412.375 601.878 602.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1200 3.2e-05 1024 240 430 524800 56.0414 26.8016 344.641 832.945 1260.62 1260.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 380 6.4e-05 1024 122 390 64000 59.059 13.3449 40.8239 412.489 525.931 526.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1130 0.000128 4096 160 1510 138400 23.1663 28.3957 946.5 838.472 1836.61 1836.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1100 0.001024 512 320 210 13600 0.67584 0.38752 2.23885 25.5964 28.9993 29.0962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1940 0.001024 1024 70 60 18800 0.706496 1.36602 51.1652 53.2804 53.3241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1280 0.001024 2048 290 1810 16200 1.36912 65.2839 52.4821 119.178 119.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 370 0.000512 1024 70 1210 20800 3.32186 1.6384 37.3945 51.9312 94.4181 94.5295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 460 6.4e-05 4096 100 4640 179200 128.444 55.5423 4910.19 1666.26 6760.61 6760.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1920 0.000512 2048 90 160 38000 3.4831 13.5797 118.954 136.059 136.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1320 3.2e-05 512 400 380 458752 38.3691 13.351 163.146 418.142 633.253 633.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1200 3.2e-05 1024 240 430 524288 56.1096 26.8245 405.707 835.914 1324.74 1324.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 380 6.4e-05 1024 122 390 65536 59.6106 13.8543 48.6247 418.284 540.584 540.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1130 0.000128 4096 160 1510 138240 23.0748 28.3218 1107.82 836.905 1996.19 1996.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1100 0.001024 512 320 210 13312 0.647008 0.374784 2.59274 25.13 28.8438 28.9405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1940 0.001024 1024 70 60 18688 0.717952 1.58771 50.0797 52.4262 52.4718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1280 0.001024 2048 290 1810 16128 1.36842 76.5197 52.4685 130.401 130.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 370 0.000512 1024 70 1210 18432 3.26544 1.58106 38.6708 49.9899 93.6278 93.7449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 460 6.4e-05 4096 100 4640 180224 128.062 55.5412 5753.46 1672.97 7610.21 7610.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1920 0.000512 2048 90 160 37888 3.4775 15.9405 119.024 138.484 138.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1320 3.2e-05 512 400 390 487424 35.7643 13.3511 118.039 418.091 585.507 585.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1200 3.2e-05 1024 240 435 532480 56.0701 26.885 558.113 838.548 1479.82 1479.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 380 6.4e-05 1024 122 390 73728 58.4726 13.6219 66.9866 418.125 557.43 557.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1130 0.000128 4096 160 1515 138816 23.1289 28.332 1505.59 838.884 2396.01 2396.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1100 0.001024 512 320 210 14336 0.667232 0.38912 3.64141 25.6715 30.4691 30.5684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1940 0.001024 1024 70 60 19040 0.691808 1.92918 51.2797 53.9432 53.9978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1280 0.001024 2048 290 1815 16352 1.36762 51.8511 52.5043 105.767 105.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 370 0.000512 1024 70 1215 21248 3.328 1.68282 30.0014 52.4357 87.5796 87.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 460 6.4e-05 4096 100 4650 183808 127.55 55.5886 4092.89 1677.19 5953.4 5953.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1920 0.000512 2048 90 165 38144 3.48365 11.0354 120.47 135.344 135.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1320 3.2e-05 512 400 390 486400 36.0772 13.407 119.839 419.426 588.995 589.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1200 3.2e-05 1024 240 435 532480 56.1537 26.9428 593.184 838.473 1514.95 1515.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 380 6.4e-05 1024 122 390 74240 58.7894 13.7789 68.2487 419.462 560.495 560.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1130 0.000128 4096 160 1515 138800 23.2531 28.3912 1620.24 838.601 2510.56 2510.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1100 0.001024 512 320 210 14240 0.6648 0.386912 3.71254 25.6067 30.4734 30.5685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1940 0.001024 1024 70 60 19040 0.692 1.05664 49.8722 51.6636 51.7163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1280 0.001024 2048 290 1815 16360 1.37158 52.8421 52.5456 106.803 106.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 370 0.000512 1024 70 1215 21120 3.3273 1.64659 30.2295 52.1813 87.5111 87.6257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 460 6.4e-05 4096 100 4650 183680 128.217 55.7015 4119.01 1676.88 5979.97 5980.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1920 0.000512 2048 90 165 38120 3.49504 11.2028 121.631 136.37 136.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1320 3.2e-05 512 400 390 485376 35.5925 13.3124 119.141 416.321 584.613 584.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1200 3.2e-05 1024 240 435 531456 55.782 26.8923 300.963 836.396 1220.23 1220.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 380 6.4e-05 1024 122 390 70656 58.7201 13.4477 58.897 416.27 547.544 547.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1130 0.000128 4096 160 1515 138816 23.1752 28.3976 1531.77 838.092 2421.51 2421.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1100 0.001024 512 320 210 14208 0.669472 0.388704 3.71722 25.6191 30.5161 30.6153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1940 0.001024 1024 70 60 19008 0.692224 1.0743 49.7541 51.5615 51.6166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1280 0.001024 2048 290 1815 16320 1.36806 52.1554 52.4149 105.982 106.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 370 0.000512 1024 70 1215 21120 3.324 1.65069 30.165 52.2367 87.51 87.6229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 460 6.4e-05 4096 100 4650 182784 127.978 55.6614 4089.25 1672.72 5945.78 5945.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1920 0.000512 2048 90 165 38112 3.48944 11.1258 118.909 133.566 133.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1320 3.2e-05 512 400 390 487424 35.9235 13.3951 122.969 418.286 590.823 591.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 14 15 1200 3.2e-05 1024 240 435 530432 56.07 26.9264 310.375 836.214 1229.78 1229.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 380 6.4e-05 1024 122 390 71680 58.9783 13.525 63.6808 418.316 554.722 554.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1130 0.000128 4096 160 1515 138768 23.1452 28.3763 803.353 837.603 1692.57 1692.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1100 0.001024 512 320 210 14112 0.665152 0.385824 1.8791 25.5327 28.5605 28.6604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1940 0.001024 1024 70 60 18984 0.691136 1.08976 50.391 52.215 52.2654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1280 0.001024 2048 290 1815 16296 1.36349 53.8789 52.3551 107.641 107.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 370 0.000512 1024 70 1215 21056 3.35517 1.66858 30.8851 52.4906 88.5292 88.6381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 460 6.4e-05 4096 100 4650 182784 128.328 55.7133 4160.81 1672.56 6017.59 6017.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1920 0.000512 2048 90 165 38080 3.4775 11.4774 119.795 134.793 134.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1320 3.2e-05 512 400 390 483328 36.1237 13.3427 125.104 418.108 592.925 593.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1200 3.2e-05 1024 240 435 532480 55.6882 26.882 301.13 838.584 1222.47 1222.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 380 6.4e-05 1024 122 390 73728 58.4052 13.4843 39.4049 418.078 529.583 529.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1130 0.000128 4096 160 1515 138752 23.0892 28.3361 818.427 838.816 1708.74 1708.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1100 0.001024 512 320 210 14336 0.670816 0.387072 1.93408 25.6845 28.7729 28.8695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1940 0.001024 1024 70 60 19008 0.70912 1.14074 50.3274 52.2182 52.2662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1280 0.001024 2048 290 1815 16320 1.36602 53.1532 52.5069 107.069 107.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 370 0.000512 1024 70 1215 20992 3.34829 1.66835 31.4127 52.4775 89.0276 89.1436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 460 6.4e-05 4096 100 4650 183296 127.835 55.5953 4232.72 1677.16 6093.48 6093.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1920 0.000512 2048 90 165 38080 3.4816 11.861 120.386 135.771 135.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1320 3.2e-05 512 400 390 479232 35.826 13.2239 142.363 414.633 606.301 606.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1200 3.2e-05 1024 240 435 532224 55.798 26.9432 339.432 838.164 1260.52 1260.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 380 6.4e-05 1024 122 390 69120 58.6822 13.3961 42.2264 414.662 529.179 529.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1130 0.000128 4096 160 1515 138672 23.1135 28.4099 914.426 838.968 1804.99 1805.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1100 0.001024 512 320 210 14112 0.664544 0.385312 2.16394 25.5851 28.9013 28.9992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1940 0.001024 1024 70 60 19008 0.73296 1.29638 51.3151 53.387 53.4323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1280 0.001024 2048 290 1815 16272 1.36637 63.2401 52.3933 117.042 117.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 370 0.000512 1024 70 1215 20736 3.33315 1.64045 36.1293 52.0444 93.2766 93.3907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 460 6.4e-05 4096 100 4650 183168 128.107 55.6965 4814.14 1676.44 6674.56 6674.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1920 0.000512 2048 90 165 38088 3.48525 13.5352 120.289 137.35 137.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1320 3.2e-05 512 400 390 481280 36.4826 13.3849 139.642 419.39 609.14 609.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1200 3.2e-05 1024 240 435 532480 55.6572 26.9244 331.378 838.423 1252.57 1252.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 380 6.4e-05 1024 122 390 71680 58.7773 13.5169 42.7236 419.418 534.645 534.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1130 0.000128 4096 160 1515 138720 23.0912 28.3791 891.156 838.704 1781.4 1781.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1100 0.001024 512 320 210 14080 0.662656 0.383424 2.08666 25.5244 28.7596 28.8604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1940 0.001024 1024 70 60 18960 0.712704 1.23814 50.6655 52.657 52.7038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1280 0.001024 2048 290 1815 16320 1.37338 61.9582 52.5372 115.909 115.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 370 0.000512 1024 70 1215 20480 3.31594 1.62954 35.0158 51.7977 91.886 91.9977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 460 6.4e-05 4096 100 4650 183040 127.862 55.6681 4693.11 1676.86 6553.65 6553.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1920 0.000512 2048 90 165 38080 3.48973 13.1836 120.319 137.036 137.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1320 3.2e-05 512 400 390 479232 35.3685 13.1481 149.35 412.582 610.698 610.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1200 3.2e-05 1024 240 435 531456 55.5349 26.8636 353.858 837.169 1273.61 1273.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 380 6.4e-05 1024 122 390 67584 58.4836 13.318 43.3038 412.634 527.95 528.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1130 0.000128 4096 160 1515 138624 23.0276 28.3259 949.892 838.551 1839.87 1839.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1100 0.001024 512 320 210 13824 0.665856 0.38736 2.24685 25.538 28.9408 29.0397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1940 0.001024 1024 70 60 18912 0.732544 1.33536 51.2139 53.3258 53.3718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1280 0.001024 2048 290 1815 16224 1.36506 65.7604 52.3256 119.493 119.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 370 0.000512 1024 70 1215 20736 3.30349 1.63469 37.7477 51.8238 94.6394 94.7554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 460 6.4e-05 4096 100 4650 182784 127.569 55.5901 4981.34 1674.4 6839.06 6839.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1920 0.000512 2048 90 165 38016 3.47402 14.206 119.462 137.184 137.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1320 3.2e-05 512 400 390 473600 36.0133 13.183 146.46 412.551 608.461 608.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1200 3.2e-05 1024 240 435 531200 55.8655 26.9581 350.481 837.615 1271.11 1271.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 380 6.4e-05 1024 122 390 64000 58.9895 13.3557 40.7123 412.591 525.862 526.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1130 0.000128 4096 160 1515 138600 23.226 28.4183 941.787 837.981 1831.49 1831.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1100 0.001024 512 320 210 14000 0.663616 0.384576 2.27216 25.539 28.9594 29.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1940 0.001024 1024 70 60 18900 0.728896 1.37149 51.2052 53.3468 53.3941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1280 0.001024 2048 290 1815 16300 1.37395 65.6978 52.5344 119.646 119.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 370 0.000512 1024 70 1215 20800 3.31818 1.6296 37.5787 51.8249 94.4757 94.5881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 460 6.4e-05 4096 100 4650 182400 128.267 55.739 4931.49 1676.02 6791.69 6791.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1920 0.000512 2048 90 165 38000 3.47955 14.0288 119.526 137.077 137.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1320 3.2e-05 512 400 390 473088 36.1635 13.2017 146.934 413.519 610.069 610.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1200 3.2e-05 1024 240 435 530432 55.7846 26.9004 352.586 836.263 1271.72 1271.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 380 6.4e-05 1024 122 390 64512 58.983 13.3612 41.0941 413.572 527.222 527.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1130 0.000128 4096 160 1515 138656 23.0892 28.3811 950.844 838.097 1840.49 1840.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1100 0.001024 512 320 210 13888 0.667648 0.384992 2.20925 25.5762 28.9369 29.0346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1940 0.001024 1024 70 60 18928 0.710816 1.31066 50.6971 52.7638 52.8092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1280 0.001024 2048 290 1815 16240 1.36448 65.9968 52.356 119.758 119.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 370 0.000512 1024 70 1215 20608 3.32698 1.64675 37.5912 51.9589 94.6505 94.7649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 460 6.4e-05 4096 100 4650 182784 127.837 55.6607 4991.22 1672.62 6847.5 6847.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1920 0.000512 2048 90 165 37968 3.47264 14.0647 117.15 134.728 134.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1320 3.2e-05 512 400 390 476160 35.7684 13.1732 145.094 412.261 606.554 606.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1200 3.2e-05 1024 240 435 529920 55.7108 26.8639 345.885 834.456 1263.11 1263.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 380 6.4e-05 1024 122 390 69120 58.2551 13.34 43.3075 412.321 527.437 527.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1130 0.000128 4096 160 1515 138480 23.127 28.3791 936.718 837.456 1825.76 1825.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1100 0.001024 512 320 210 13920 0.663488 0.385024 2.20781 25.5384 28.8953 28.9929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1940 0.001024 1024 70 60 18960 0.734496 1.3689 51.2918 53.4376 53.4834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1280 0.001024 2048 290 1815 16200 1.36938 64.5711 52.2834 118.264 118.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 370 0.000512 1024 70 1215 20160 3.34202 1.6344 36.0839 51.8104 93.0027 93.1151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 460 6.4e-05 4096 100 4650 182400 127.732 55.612 4918.78 1669.04 6771.33 6771.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1920 0.000512 2048 90 165 38040 3.4857 13.9589 117.272 134.762 134.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1320 3.2e-05 512 400 390 475136 36.9319 13.3446 138.51 418.11 607.153 607.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1200 3.2e-05 1024 240 435 528384 55.7912 26.8267 329.343 835.824 1247.97 1248.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 380 6.4e-05 1024 122 390 73728 58.3772 13.4829 44.1552 418.118 534.345 534.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1130 0.000128 4096 160 1515 138496 23.0835 28.3338 896.036 837.733 1785.27 1785.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1100 0.001024 512 320 210 13824 0.65504 0.380928 2.11904 25.3886 28.6456 28.7432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1940 0.001024 1024 70 60 18944 0.711712 1.27923 48.0467 50.0788 50.1264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1280 0.001024 2048 290 1815 16256 1.36397 61.666 52.5027 115.575 115.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 370 0.000512 1024 70 1215 20480 3.3808 1.67098 34.8583 52.5521 92.5939 92.7108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 460 6.4e-05 4096 100 4650 182272 127.649 55.5329 4715.62 1671.82 6570.8 6570.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1920 0.000512 2048 90 165 38016 3.49363 13.5041 117.496 134.543 134.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1320 3.2e-05 512 400 390 466944 36.5056 13.1422 160.589 412.691 623.187 623.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1200 3.2e-05 1024 240 435 528384 55.4092 26.7264 387.521 833.262 1303.12 1303.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 380 6.4e-05 1024 122 390 61440 59.2814 13.3525 43.7968 412.803 529.444 529.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1130 0.000128 4096 160 1515 138240 23.0443 28.3409 1042.38 838.291 1932.14 1932.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1100 0.001024 512 320 210 13824 0.668064 0.388448 2.53024 25.6015 29.2883 29.3861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1940 0.001024 1024 70 60 18816 0.710656 1.46218 48.2879 50.5055 50.5528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1280 0.001024 2048 290 1815 16128 1.36426 72.1121 52.3329 125.855 125.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 370 0.000512 1024 70 1215 19968 3.35664 1.6425 40.2034 51.9553 97.2903 97.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 460 6.4e-05 4096 100 4650 181248 127.353 55.3752 5426.31 1666.86 7276.07 7276.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1920 0.000512 2048 90 165 37824 3.46506 15.36 118.467 137.337 137.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1320 3.2e-05 512 400 390 460800 37.204 13.1736 159.333 412.314 622.272 622.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1200 3.2e-05 1024 240 435 524800 56.016 26.797 385.082 832.836 1300.92 1301.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 380 6.4e-05 1024 122 390 64000 59.0523 13.3471 45.7994 412.428 530.835 530.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1130 0.000128 4096 160 1515 138400 23.1373 28.3853 1051.62 837.904 1941.12 1941.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1100 0.001024 512 320 210 13600 0.67632 0.385792 2.43603 25.5884 29.1866 29.2844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1940 0.001024 1024 70 60 18800 0.72352 1.50845 51.1859 53.461 53.5047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1280 0.001024 2048 290 1815 16200 1.37034 72.8758 52.5008 126.791 126.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 370 0.000512 1024 70 1215 20800 3.32189 1.6384 42.0599 51.9202 99.0711 99.1826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 460 6.4e-05 4096 100 4650 179200 128.404 55.5308 5433.43 1666 7283.55 7283.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1920 0.000512 2048 90 165 37800 3.46317 15.489 117.359 136.353 136.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1320 3.2e-05 512 400 390 458752 38.3861 13.347 143.65 417.842 613.473 613.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1200 3.2e-05 1024 240 435 524288 56.1052 26.8251 350.714 835.46 1269.3 1269.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 380 6.4e-05 1024 122 390 65536 59.5978 13.4901 42.4409 417.995 533.737 533.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1130 0.000128 4096 160 1515 138240 23.0543 28.3242 959.924 836.299 1847.68 1847.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1100 0.001024 512 320 210 13312 0.647008 0.374688 2.26938 25.1223 28.5143 28.6126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1940 0.001024 1024 70 60 18688 0.759008 1.46448 50.0575 52.3227 52.3694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1280 0.001024 2048 290 1815 16128 1.37149 66.0296 52.462 119.906 119.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 370 0.000512 1024 70 1215 18432 3.26461 1.56291 33.8866 49.9391 88.7802 88.8934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 460 6.4e-05 4096 100 4650 180224 128.073 55.5501 4968.28 1672.13 6824.2 6824.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1920 0.000512 2048 90 165 37888 3.47808 14.1027 121.369 138.992 139.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1320 3.2e-05 512 400 380 475136 36.871 13.3482 106.666 417.754 574.891 575.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1200 3.2e-05 1024 240 440 525312 56.6096 26.8771 555.724 837.879 1477.28 1477.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 380 6.4e-05 1024 122 400 65536 59.5765 13.5127 59.1092 417.792 550.209 550.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1130 0.000128 4096 160 1520 138560 23.1281 28.3361 1500.03 837.966 2389.54 2389.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1100 0.001024 512 320 220 14208 0.667776 0.391168 3.57603 25.6605 30.3969 30.4991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1940 0.001024 1024 70 60 19040 0.708608 1.8391 51.2875 53.8779 53.9328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1280 0.001024 2048 290 1820 16352 1.37037 49.7465 52.4904 103.653 103.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 370 0.000512 1024 70 1220 21248 3.32851 1.68541 28.6407 52.3934 86.1762 86.2799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 460 6.4e-05 4096 100 4640 183296 127.715 55.5896 3838.15 1675.66 5697.3 5697.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1920 0.000512 2048 90 160 38144 3.48246 10.1822 121.168 134.876 134.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1320 3.2e-05 512 400 380 476160 37.0508 13.4021 121.84 419.086 591.629 591.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1200 3.2e-05 1024 240 440 524800 56.8552 26.9555 607.352 837.782 1529.14 1529.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 380 6.4e-05 1024 122 400 66560 59.7738 13.5288 65.179 419.118 557.815 557.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1130 0.000128 4096 160 1520 138560 23.212 28.4007 1659.6 837.907 2549.2 2549.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1100 0.001024 512 320 220 14080 0.664768 0.390592 4.11066 25.5942 30.8596 30.9586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1940 0.001024 1024 70 60 19040 0.697856 1.15856 51.1129 53.0123 53.0663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1280 0.001024 2048 290 1820 16320 1.37027 56.3567 52.4173 110.187 110.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 370 0.000512 1024 70 1220 21120 3.32864 1.64746 32.5458 52.1347 89.7883 89.8879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 460 6.4e-05 4096 100 4640 183680 128.071 55.7117 4325.7 1675.46 6185.11 6185.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1920 0.000512 2048 90 160 38160 3.48774 11.559 119.99 135.08 135.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1320 3.2e-05 512 400 380 473088 36.7334 13.3071 112.503 416.322 579.115 579.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1200 3.2e-05 1024 240 440 523776 56.5008 26.8921 299.025 836.371 1218.98 1219.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 380 6.4e-05 1024 122 400 64512 59.5835 13.4552 53.1723 416.361 542.787 542.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1130 0.000128 4096 160 1520 138528 23.1567 28.3803 1452.04 838.08 2341.75 2341.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1100 0.001024 512 320 220 14016 0.666368 0.38688 1.87395 25.6205 28.6502 28.7439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1940 0.001024 1024 70 60 19008 0.695584 1.06966 50.5838 52.3916 52.4452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1280 0.001024 2048 290 1820 16320 1.3697 52.4084 52.4423 106.263 106.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 370 0.000512 1024 70 1220 21120 3.3239 1.65245 30.1318 52.2318 87.4656 87.5732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 460 6.4e-05 4096 100 4640 182784 127.969 55.6583 3998.44 1672.88 5855.12 5855.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1920 0.000512 2048 90 160 38112 3.4775 10.8044 120.916 135.24 135.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1320 3.2e-05 512 400 380 473088 37.1987 13.3914 116.149 418.74 585.734 585.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1200 3.2e-05 1024 240 440 523264 56.6127 26.921 291.272 837.107 1212.1 1212.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 380 6.4e-05 1024 122 400 64512 60.007 13.5203 55.5411 418.705 547.989 548.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1130 0.000128 4096 160 1520 138432 23.1485 28.3833 792.009 838.507 1682.13 1682.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1100 0.001024 512 320 220 13888 0.669504 0.384672 1.96368 25.5549 28.6741 28.7744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1940 0.001024 1024 70 60 18984 0.714752 1.0711 51.2595 53.0873 53.1354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1280 0.001024 2048 290 1820 16296 1.36256 53.2076 52.437 107.051 107.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 370 0.000512 1024 70 1220 21056 3.35856 1.6695 30.9284 52.5485 88.6371 88.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 460 6.4e-05 4096 100 4640 182784 128.247 55.7072 4053.61 1674.17 5911.91 5912.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1920 0.000512 2048 90 160 38136 3.4864 11.1092 119.675 134.314 134.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1320 3.2e-05 512 400 380 475136 36.9036 13.3408 117 418.103 585.599 585.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1200 3.2e-05 1024 240 440 524288 56.477 26.8823 294.03 838.593 1216.17 1216.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 380 6.4e-05 1024 122 400 65536 59.5448 13.49 35.1884 418.143 526.58 526.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1130 0.000128 4096 160 1520 138496 23.0662 28.3404 797.651 839.28 1688.41 1688.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1100 0.001024 512 320 220 14080 0.673984 0.388992 1.96499 25.6892 28.8166 28.9139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1940 0.001024 1024 70 60 19008 0.710688 1.1328 50.2518 52.139 52.1871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1280 0.001024 2048 290 1820 16320 1.36982 51.628 52.5269 105.567 105.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 370 0.000512 1024 70 1220 20992 3.34586 1.66864 30.5911 52.4751 88.211 88.3236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 460 6.4e-05 4096 100 4640 183296 127.778 55.6052 4090.85 1677.15 5951.56 5951.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1920 0.000512 2048 90 160 38080 3.47696 11.1411 122.034 136.696 136.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1320 3.2e-05 512 400 380 470016 36.6771 13.2286 144.474 414.587 609.216 609.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1200 3.2e-05 1024 240 440 525312 56.4676 27.0562 361.022 838.087 1282.82 1282.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 380 6.4e-05 1024 122 400 59904 59.9988 13.3963 39.6649 414.609 527.88 528.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1130 0.000128 4096 160 1520 138384 23.1178 28.3884 964.778 838.34 1854.7 1854.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1100 0.001024 512 320 220 13824 0.669536 0.387968 2.31517 25.5836 29.0583 29.1573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1940 0.001024 1024 70 60 19008 0.725984 1.34342 51.3161 53.428 53.4754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1280 0.001024 2048 290 1820 16272 1.36397 66.9215 52.4071 120.735 120.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 370 0.000512 1024 70 1220 20736 3.33706 1.64266 38.1957 52.0431 95.3446 95.4654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 460 6.4e-05 4096 100 4640 183168 128.019 55.7037 5025.01 1676.33 6885.24 6885.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1920 0.000512 2048 90 160 38088 3.47718 13.8884 120.489 137.897 137.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1320 3.2e-05 512 400 380 460800 36.2966 13.0637 99.3953 408.499 557.51 557.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1200 3.2e-05 1024 240 440 520704 56.4371 26.837 263.12 835.17 1181.76 1181.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 380 6.4e-05 1024 122 400 55296 59.6809 13.7426 51.5019 408.517 533.661 533.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1130 0.000128 4096 160 1520 138240 23.0727 28.3789 670.725 838.816 1561.07 1561.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1100 0.001024 512 320 220 13248 0.667296 0.381184 1.67043 25.438 28.2574 28.3546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1940 0.001024 1024 70 60 18864 0.757984 0.974848 51.2106 52.9879 53.0339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1280 0.001024 2048 290 1820 16128 1.3577 46.0753 52.2199 99.6963 99.7509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 370 0.000512 1024 70 1220 19584 3.32349 1.61178 25.5148 51.3743 81.9499 82.0571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 460 6.4e-05 4096 100 4640 182016 127.642 55.5647 3472.52 1670.55 5326.45 5326.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1920 0.000512 2048 90 160 38016 3.47664 9.83062 116.833 130.182 130.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1320 3.2e-05 512 400 380 471040 37.5084 13.3899 138.696 419.164 609.018 609.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1200 3.2e-05 1024 240 440 524800 56.3857 26.9219 345.267 837.953 1266.72 1266.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 380 6.4e-05 1024 122 400 66560 59.5788 13.521 42.1921 419.203 534.71 534.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1130 0.000128 4096 160 1520 138560 23.092 28.3772 926.763 838.248 1816.56 1816.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1100 0.001024 512 320 220 13760 0.665056 0.384544 2.2879 25.5148 28.9523 29.0551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1940 0.001024 1024 70 60 18960 0.733184 1.32106 51.2473 53.346 53.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1280 0.001024 2048 290 1820 16240 1.36928 64.1428 52.3162 117.867 117.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 370 0.000512 1024 70 1220 20480 3.31235 1.63008 36.4573 51.7696 93.2995 93.4175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 460 6.4e-05 4096 100 4640 183040 127.842 55.6853 4859.22 1675.93 6718.86 6719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1920 0.000512 2048 90 160 38080 3.4816 13.2945 118.389 135.208 135.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1320 3.2e-05 512 400 380 450560 38.0863 13.1502 94.0936 412.623 558.199 558.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1200 3.2e-05 1024 240 440 522240 56.57 26.882 240.807 838.626 1163.07 1163.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 380 6.4e-05 1024 122 400 61440 59.2205 13.5578 27.5096 412.654 513.151 513.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1130 0.000128 4096 160 1520 138240 23.0238 28.3328 647.806 837.521 1536.76 1536.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1100 0.001024 512 320 220 13440 0.670144 0.393216 1.68022 25.58 28.4251 28.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1940 0.001024 1024 70 60 18880 0.760416 1.02566 51.2615 53.0902 53.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1280 0.001024 2048 290 1820 16160 1.36067 44.5849 52.3501 98.3402 98.3962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 370 0.000512 1024 70 1220 20480 3.32102 1.6417 25.6112 51.9063 82.6095 82.7256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 460 6.4e-05 4096 100 4640 181760 127.911 55.6004 3369.64 1677.91 5231.22 5231.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1920 0.000512 2048 90 160 37920 3.47322 9.40358 119.413 132.333 132.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1320 3.2e-05 512 400 380 466944 36.4792 13.1482 128.918 412.247 591.043 591.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1200 3.2e-05 1024 240 440 522240 56.4905 26.8701 322.421 836.466 1242.44 1242.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 380 6.4e-05 1024 122 400 61440 59.2392 13.3201 36.7258 412.299 521.791 521.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1130 0.000128 4096 160 1520 138432 23.0298 28.3422 870.959 837.847 1760.25 1760.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1100 0.001024 512 320 220 13824 0.665888 0.386048 2.18614 25.5229 28.8591 28.9575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1940 0.001024 1024 70 60 18912 0.708608 1.22589 51.1164 53.0933 53.1388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1280 0.001024 2048 290 1820 16224 1.36397 59.499 52.308 113.214 113.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 370 0.000512 1024 70 1220 20736 3.30707 1.6329 34.3284 51.786 91.1854 91.3009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 460 6.4e-05 4096 100 4640 182784 127.599 55.5952 4564.02 1673.01 6420.4 6420.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1920 0.000512 2048 90 160 38016 3.47398 12.4573 118.24 134.214 134.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1320 3.2e-05 512 400 380 466944 36.5141 13.1461 93.0476 412.689 555.655 555.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1200 3.2e-05 1024 240 440 516096 56.5814 26.7339 229.007 833.253 1145.77 1145.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 380 6.4e-05 1024 122 400 61440 59.3017 13.3284 26.9493 412.787 512.582 512.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1130 0.000128 4096 160 1520 138240 23.0308 28.3468 623.198 838.67 1513.32 1513.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1100 0.001024 512 320 220 13824 0.66864 0.392192 1.62659 25.5958 28.3811 28.4795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1940 0.001024 1024 70 60 18816 0.759808 0.978016 51.2228 53.0028 53.0495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1280 0.001024 2048 290 1820 16128 1.36333 42.5873 52.3606 96.3522 96.4061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 370 0.000512 1024 70 1220 19968 3.352 1.64355 23.9641 51.9577 81.0414 81.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 460 6.4e-05 4096 100 4640 181248 127.4 55.3666 3222.71 1666.81 5072.46 5072.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1920 0.000512 2048 90 160 37824 3.46198 9.22186 118.227 130.954 131.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1320 3.2e-05 512 400 380 460800 37.1514 13.1816 133.126 412.224 595.929 596.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1200 3.2e-05 1024 240 440 524800 56.4447 26.9524 338.788 836.926 1259.3 1259.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 380 6.4e-05 1024 122 400 57600 60.1481 13.3584 36.0955 412.208 522.024 522.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1130 0.000128 4096 160 1520 138400 23.2209 28.4182 906.998 837.294 1796.01 1796.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1100 0.001024 512 320 220 13600 0.670784 0.3832 2.15325 25.5282 28.8316 28.9343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1940 0.001024 1024 70 60 18900 0.705184 1.32819 49.9913 52.0651 52.1116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1280 0.001024 2048 290 1820 16200 1.36234 62.3933 52.2459 116.044 116.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 370 0.000512 1024 70 1220 20800 3.31843 1.6384 36.2008 51.7841 93.0683 93.1842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 460 6.4e-05 4096 100 4640 182400 128.299 55.75 4732.77 1673.96 6590.94 6591.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1920 0.000512 2048 90 160 38100 3.48826 13.141 120.498 137.17 137.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1320 3.2e-05 512 400 380 460800 37.2044 13.1748 94.78 412.697 558.104 558.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1200 3.2e-05 1024 240 440 518400 56.5416 26.8538 236.653 833.613 1153.85 1154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 380 6.4e-05 1024 122 400 51200 61.0521 13.3444 23.3797 412.812 510.799 510.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1130 0.000128 4096 160 1520 138400 23.1502 28.3894 641.661 838.676 1531.95 1532.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1100 0.001024 512 320 220 13600 0.67472 0.387072 1.65386 25.6079 28.4201 28.5185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1940 0.001024 1024 70 60 18800 0.708352 1.00918 49.016 50.7759 50.8214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1280 0.001024 2048 290 1820 16000 1.35674 43.7382 52.0332 97.1697 97.2248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 370 0.000512 1024 70 1220 20800 3.32557 1.63882 25.8247 51.9679 82.8828 82.9987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 460 6.4e-05 4096 100 4640 179200 128.373 55.5418 3267.43 1667.57 5119.08 5119.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1920 0.000512 2048 90 160 38000 3.4857 9.44016 119.779 132.748 132.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1320 3.2e-05 512 400 380 458752 37.4892 13.2095 170.197 413.972 635.12 635.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1200 3.2e-05 1024 240 440 523264 56.4711 26.9025 432.269 837.192 1353.03 1353.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 380 6.4e-05 1024 122 400 57344 60.2635 13.3772 45.9693 414.051 533.878 534.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1130 0.000128 4096 160 1520 138432 23.087 28.3894 1161.8 838.799 2052.15 2052.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1100 0.001024 512 320 220 13888 0.668288 0.38592 2.97661 25.5901 29.7234 29.8239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1940 0.001024 1024 70 60 18928 0.715328 1.66355 35.9283 38.3514 38.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1280 0.001024 2048 290 1820 16240 1.36851 80.2258 52.441 134.079 134.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 370 0.000512 1024 70 1220 20608 3.32842 1.64419 45.751 52.0179 102.874 102.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 460 6.4e-05 4096 100 4640 182784 127.831 55.6662 6023.61 1674.48 7881.76 7881.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1920 0.000512 2048 90 160 38080 3.49005 16.833 119.366 139.734 139.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1320 3.2e-05 512 400 380 430080 38.4396 13.0462 105.156 404.452 561.345 561.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1200 3.2e-05 1024 240 440 523264 56.3729 26.8657 281.972 837.431 1202.83 1202.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 380 6.4e-05 1024 122 400 43008 60.7863 13.2977 22.6511 404.589 501.535 501.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1130 0.000128 4096 160 1520 137984 23.0216 28.3445 759.515 838.297 1649.25 1649.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1100 0.001024 512 320 220 13440 0.661056 0.383264 1.97344 25.3663 28.4811 28.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1940 0.001024 1024 70 60 18816 0.708448 1.07933 48.8283 50.6567 50.7029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1280 0.001024 2048 290 1820 16128 1.36397 51.747 52.4375 105.592 105.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 370 0.000512 1024 70 1220 19712 3.2807 1.59232 28.8961 50.9679 84.863 84.9756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 460 6.4e-05 4096 100 4640 182784 127.604 55.6012 3974.12 1676.05 5833.54 5833.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1920 0.000512 2048 90 160 37856 3.47341 11.1091 119.111 133.736 133.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1320 3.2e-05 512 400 380 460800 37.1725 13.1702 164.247 412.316 627.157 627.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1200 3.2e-05 1024 240 440 522240 56.4622 26.8729 413.19 834.569 1331.28 1331.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 380 6.4e-05 1024 122 400 61440 59.4316 13.3469 47.1237 412.407 532.523 532.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1130 0.000128 4096 160 1520 138240 23.1199 28.3889 1114.25 837.582 2003.42 2003.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1100 0.001024 512 320 220 13920 0.666336 0.385632 2.8647 25.5444 29.5611 29.6631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1940 0.001024 1024 70 60 18960 0.710912 1.50749 49.4173 51.6786 51.7243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1280 0.001024 2048 290 1820 16200 1.364 76.6853 52.3198 130.411 130.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 370 0.000512 1024 70 1220 20160 3.34346 1.63661 43.1054 51.8248 100.039 100.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 460 6.4e-05 4096 100 4640 182400 127.735 55.6237 5797 1669.25 7649.79 7649.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1920 0.000512 2048 90 160 38040 3.47171 15.975 118.821 138.312 138.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1320 3.2e-05 512 400 380 460800 37.1607 13.1632 111.254 412.337 574.158 574.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1200 3.2e-05 1024 240 440 522240 56.3608 26.8442 279.945 834.606 1197.94 1198.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 380 6.4e-05 1024 122 400 61440 59.3391 13.3345 32.5428 412.481 517.909 518.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1130 0.000128 4096 160 1520 138240 23.0733 28.3921 755.292 838.103 1644.94 1645.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1100 0.001024 512 320 220 13440 0.680256 0.390752 1.99021 25.6237 28.7861 28.8834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1940 0.001024 1024 70 60 18720 0.75536 1.17965 50.0739 52.0529 52.0968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1280 0.001024 2048 290 1820 16080 1.36138 51.585 52.3085 105.298 105.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 370 0.000512 1024 70 1220 19200 3.38518 1.64166 27.8137 51.9708 84.9402 85.1333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 460 6.4e-05 4096 100 4640 180480 131.711 55.5851 3874.34 1670.4 5732.21 5732.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1920 0.000512 2048 90 160 37920 3.4807 10.9306 117.795 132.248 132.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1320 3.2e-05 512 400 380 475136 36.9202 13.3508 164.066 417.765 632.351 632.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1200 3.2e-05 1024 240 440 520192 56.5511 26.8284 398.498 835.145 1317.21 1317.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 380 6.4e-05 1024 122 400 65536 59.567 13.5806 48.7492 417.829 539.938 540.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1130 0.000128 4096 160 1520 138240 23.0584 28.3375 1083.51 836.994 1971.97 1972.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1100 0.001024 512 320 220 13312 0.661888 0.380928 2.62336 25.3775 29.1481 29.2454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1940 0.001024 1024 70 60 18944 0.716608 1.53955 48.4424 50.7389 50.7843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1280 0.001024 2048 290 1820 16256 1.37325 74.9346 52.4789 128.829 128.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 370 0.000512 1024 70 1220 20480 3.37856 1.67075 42.355 52.5108 100.043 100.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 460 6.4e-05 4096 100 4640 182272 127.627 55.5503 5641.67 1670.44 7495.45 7495.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1920 0.000512 2048 90 160 38016 3.47379 15.5385 121.022 140.079 140.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1320 3.2e-05 512 400 380 458752 38.383 13.3427 106.824 418.24 577.035 577.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1200 3.2e-05 1024 240 440 516096 57.1089 26.8225 266.475 836.121 1186.72 1186.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 380 6.4e-05 1024 122 400 65536 59.63 13.4922 33.603 418.39 525.322 525.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1130 0.000128 4096 160 1520 137728 23.0533 28.3136 727.318 837.106 1615.87 1615.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1100 0.001024 512 320 220 12288 0.660864 0.38016 1.6407 25.1335 27.9198 28.0166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1940 0.001024 1024 70 60 18688 0.756064 1.20982 50.0811 52.09 52.1368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1280 0.001024 2048 290 1820 16128 1.36986 49.8826 52.5251 103.819 103.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 370 0.000512 1024 70 1220 18432 3.26323 1.56138 25.8617 49.9834 80.7976 80.9099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 460 6.4e-05 4096 100 4640 180224 128.07 55.5522 3741.59 1673.32 5598.69 5598.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1920 0.000512 2048 90 160 37888 3.47667 10.6364 121.157 135.311 135.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1320 3.2e-05 512 400 380 466944 36.5167 13.1518 139.731 412.375 602.016 602.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1200 3.2e-05 1024 240 440 516096 56.6282 26.7314 343.814 832.581 1259.94 1260.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 380 6.4e-05 1024 122 400 61440 59.2773 13.4693 40.2345 412.476 525.665 525.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1130 0.000128 4096 160 1520 138240 23.0328 28.3289 947.171 837.435 1836.04 1836.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1100 0.001024 512 320 220 13824 0.667168 0.387072 2.41789 25.5934 29.1644 29.2626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1940 0.001024 1024 70 60 18816 0.707936 1.41402 51.0347 53.1997 53.2448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1280 0.001024 2048 290 1820 16128 1.36221 64.1022 52.3131 117.822 117.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 370 0.000512 1024 70 1220 19968 3.35504 1.6447 35.8761 51.9185 92.9252 93.0418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 460 6.4e-05 4096 100 4640 181248 127.347 55.3572 4913.11 1666.21 6762.2 6762.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1920 0.000512 2048 90 160 37824 3.46627 13.5519 119.126 136.186 136.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1320 3.2e-05 512 400 380 442368 35.6346 12.8436 93.9152 396.281 538.918 539.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1200 3.2e-05 1024 240 440 503808 56.9266 26.4447 237.773 825.185 1146.52 1146.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 380 6.4e-05 1024 122 400 49152 58.5461 13.1607 23.2711 396.456 491.644 491.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1130 0.000128 4096 160 1520 137472 23.042 28.3136 658.541 834.947 1544.92 1545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1100 0.001024 512 320 220 12288 0.66544 0.37616 1.78237 25.2179 28.1383 28.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1940 0.001024 1024 70 60 18432 0.702304 1.2008 48.2536 50.2 50.2456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1280 0.001024 2048 290 1820 15744 1.35373 43.7248 51.8328 96.9525 97.0062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 370 0.000512 1024 70 1220 18432 3.27802 1.57056 23.7644 50.1485 78.886 78.9995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 460 6.4e-05 4096 100 4640 178176 126.452 54.9688 3357.28 1651.79 5190.66 5190.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1920 0.000512 2048 90 160 37632 3.4671 9.70138 115.698 128.909 128.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1320 3.2e-05 512 400 380 460800 37.2004 13.1748 144.246 412.31 607.179 607.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1200 3.2e-05 1024 240 440 518400 56.5604 26.803 360.762 832.821 1277.14 1277.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 380 6.4e-05 1024 122 400 51200 61.0608 14.0568 35.1866 412.428 522.944 523.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1130 0.000128 4096 160 1520 138400 23.1451 28.4017 976.293 837.893 1865.8 1865.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1100 0.001024 512 320 220 13600 0.673888 0.387008 2.408 25.5899 29.1617 29.2577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1940 0.001024 1024 70 60 18800 0.70864 1.51491 48.9896 51.2559 51.3033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1280 0.001024 2048 290 1820 16000 1.35782 66.9499 51.9828 120.334 120.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 370 0.000512 1024 70 1220 20800 3.3224 1.64109 39.3342 51.9203 96.3461 96.4604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 460 6.4e-05 4096 100 4640 179200 128.373 55.5462 4984 1666.01 6834.1 6834.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1920 0.000512 2048 90 160 38000 3.48774 14.1596 122.462 140.153 140.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1320 3.2e-05 512 400 380 460800 37.1833 13.1584 102.359 412.743 565.693 565.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1200 3.2e-05 1024 240 440 512000 56.0657 26.4733 253.19 825.103 1161.02 1161.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 380 6.4e-05 1024 122 400 51200 60.9451 13.3346 25.3757 412.921 512.785 512.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1130 0.000128 4096 160 1520 137600 23.0433 28.3505 694.114 835.265 1580.84 1580.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1100 0.001024 512 320 220 11200 0.643104 0.360416 1.71981 23.6209 26.445 26.5482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1940 0.001024 1024 70 60 18400 0.755712 1.25133 49.8802 51.93 51.9741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1280 0.001024 2048 290 1820 15600 1.34554 46.4037 51.4847 99.2779 99.3321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 370 0.000512 1024 70 1220 19200 3.4087 1.64938 26.2496 52.2243 83.6623 83.7757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 460 6.4e-05 4096 100 4640 172800 128.218 55.0359 3464.75 1651.08 5299.25 5299.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1920 0.000512 2048 90 160 37600 3.46931 10.2292 118.794 132.535 132.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1320 3.2e-05 512 400 384 487424 35.7218 13.3409 110.997 418.086 578.395 578.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1200 3.2e-05 1024 240 432 530432 56.1983 26.8794 528.418 838.545 1450.24 1450.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 380 6.4e-05 1024 122 384 63488 59.9104 13.6131 53.0315 418.029 544.792 544.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1130 0.000128 4096 160 1512 138816 23.1258 28.3285 1421.68 838.706 2311.91 2311.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1100 0.001024 512 320 216 14080 0.672768 0.388096 3.42608 25.6677 30.2508 30.3473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1940 0.001024 1024 70 72 18944 0.694272 2.12538 47.8209 50.6828 50.7392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1280 0.001024 2048 290 1824 16352 1.37059 49.2584 52.5441 103.217 103.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 370 0.000512 1024 70 1224 21248 3.32448 1.67754 28.5371 52.4324 86.1023 86.2003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 460 6.4e-05 4096 100 4656 183808 127.469 55.5817 3815.34 1678.19 5676.75 5676.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1920 0.000512 2048 90 168 38112 3.4943 10.5856 120.584 134.707 134.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1320 3.2e-05 512 400 384 491520 35.6577 13.3993 118.992 419.458 587.757 587.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1200 3.2e-05 1024 240 432 529920 56.48 26.9456 526.435 838.555 1448.6 1448.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 380 6.4e-05 1024 122 384 64000 60.2522 13.5229 53.0096 419.408 546.41 546.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1130 0.000128 4096 160 1512 138800 23.2537 28.3972 1439.32 838.742 2329.8 2329.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1100 0.001024 512 320 216 13920 0.670432 0.386688 3.43443 25.609 30.2011 30.2985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1940 0.001024 1024 70 72 18960 0.718848 1.24726 51.3287 53.3376 53.3922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1280 0.001024 2048 290 1824 16320 1.36246 52.0782 52.485 105.97 106.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 370 0.000512 1024 70 1224 20800 3.34195 1.64614 29.9047 52.1849 87.2052 87.3042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 460 6.4e-05 4096 100 4656 183680 128.123 55.697 4015.63 1677.03 5876.66 5876.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1920 0.000512 2048 90 168 38120 3.48806 11.3416 119.411 134.282 134.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1320 3.2e-05 512 400 384 485376 35.5822 13.318 117.873 416.668 583.701 583.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1200 3.2e-05 1024 240 432 528384 56.0172 26.906 291.508 837.083 1211.71 1211.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 380 6.4e-05 1024 122 384 61440 60.0357 13.4856 49.8227 416.688 540.253 540.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1130 0.000128 4096 160 1512 138816 23.1223 28.3689 1509.06 838.789 2399.44 2399.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1100 0.001024 512 320 216 14016 0.668608 0.387168 1.84995 25.6308 28.6396 28.7384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1940 0.001024 1024 70 72 18912 0.692 1.26157 49.4919 51.4891 51.5461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1280 0.001024 2048 290 1824 16320 1.37379 51.9905 52.4983 105.907 105.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 370 0.000512 1024 70 1224 21120 3.32397 1.65101 30.0612 52.2766 87.4461 87.5576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 460 6.4e-05 4096 100 4656 182784 127.886 55.6564 3939.63 1674.13 5797.47 5797.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1920 0.000512 2048 90 168 38112 3.48986 11.2223 120.195 134.951 135.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1320 3.2e-05 512 400 384 479232 35.4047 13.1482 75.5972 412.516 536.916 537.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1200 3.2e-05 1024 240 432 528384 56.2415 27.3715 533.546 837.017 1454.37 1454.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 380 6.4e-05 1024 122 384 55296 60.4024 13.3198 45.1058 412.566 531.611 531.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1130 0.000128 4096 160 1512 138624 23.0662 28.3461 1510.37 838.392 2400.26 2400.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1100 0.001024 512 320 216 13824 0.66848 0.388032 3.53261 25.5343 30.2237 30.3206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1940 0.001024 1024 70 72 18816 0.690176 0.845728 50.0343 51.612 51.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1280 0.001024 2048 290 1824 16224 1.36192 33.1058 52.3646 86.8742 86.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 370 0.000512 1024 70 1224 20736 3.30448 1.63379 19.4415 51.8156 76.3229 76.4226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 460 6.4e-05 4096 100 4656 182784 127.667 55.5991 2542.7 1674.09 4400.22 4400.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1920 0.000512 2048 90 168 38016 3.47837 7.30832 120.978 131.806 131.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1320 3.2e-05 512 400 384 487424 35.9114 13.3874 137.862 418.364 605.773 605.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1200 3.2e-05 1024 240 432 528640 56.0755 26.923 320.992 836.353 1240.53 1240.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 380 6.4e-05 1024 122 384 64512 60.0068 14.528 62.0364 418.325 555.115 555.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1130 0.000128 4096 160 1512 138768 23.1397 28.387 876.673 837.826 1766.1 1766.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1100 0.001024 512 320 216 13888 0.667648 0.385024 2.13971 25.5405 28.835 28.9354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1940 0.001024 1024 70 72 18928 0.709664 1.43226 50.1437 52.3274 52.3755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1280 0.001024 2048 290 1824 16296 1.3641 59.8412 52.4071 113.658 113.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 370 0.000512 1024 70 1224 21056 3.35635 1.66502 34.9051 52.4965 92.5547 92.6721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 460 6.4e-05 4096 100 4656 182784 128.124 55.7015 4569.39 1672.67 6426.05 6426.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1920 0.000512 2048 90 168 38080 3.48304 13.0568 120.875 137.455 137.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1320 3.2e-05 512 400 384 473088 36.1735 13.2035 85.285 414.015 548.942 549.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1200 3.2e-05 1024 240 432 526848 56.0805 26.893 228.793 837.267 1149.23 1149.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 380 6.4e-05 1024 122 384 57344 60.3219 13.3673 50.9608 414.076 538.949 539.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1130 0.000128 4096 160 1512 138656 23.107 28.3709 1775.72 838.884 2666.18 2666.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1100 0.001024 512 320 216 13888 0.669312 0.385024 1.4231 25.5907 28.1691 28.2747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1940 0.001024 1024 70 72 18816 0.688448 0.980992 51.0984 52.8129 52.8671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1280 0.001024 2048 290 1824 16240 1.36602 38.0453 52.4593 91.9142 91.9713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 370 0.000512 1024 70 1224 20608 3.32989 1.64122 21.9045 52.0203 79.0305 79.1429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 460 6.4e-05 4096 100 4656 182784 127.822 55.675 2880.92 1674.79 4739.38 4739.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1920 0.000512 2048 90 168 37968 3.47664 8.31802 119.584 131.42 131.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1320 3.2e-05 512 400 384 483328 36.107 13.3489 130.039 417.607 597.355 597.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1200 3.2e-05 1024 240 432 530432 55.8734 26.8842 311.749 837.598 1232.31 1232.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 380 6.4e-05 1024 122 384 61440 60.2532 13.5262 34.8221 417.636 526.456 526.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1130 0.000128 4096 160 1512 138752 23.0605 28.3489 848.191 837.812 1737.49 1737.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1100 0.001024 512 320 216 14080 0.675552 0.38752 2.09818 25.6721 28.9371 29.0415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1940 0.001024 1024 70 72 18880 0.710432 1.42938 47.8999 50.0825 50.1307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1280 0.001024 2048 290 1824 16320 1.36806 55.826 52.4837 109.722 109.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 370 0.000512 1024 70 1224 20992 3.34282 1.67123 33.163 52.4108 90.7196 90.8368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 460 6.4e-05 4096 100 4656 183296 127.671 55.6006 4385.47 1675.83 6244.76 6244.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1920 0.000512 2048 90 168 38080 3.49069 12.7939 121.182 137.51 137.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1320 3.2e-05 512 400 384 475136 36.9284 13.3407 86.2154 417.752 554.48 554.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 16 24 1200 3.2e-05 1024 240 432 528384 55.7823 27.4741 230.606 835.127 1149.18 1149.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 380 6.4e-05 1024 122 384 57344 60.9883 13.4877 46.3983 417.813 538.904 539.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1130 0.000128 4096 160 1512 138496 23.046 28.3417 569.266 836.973 1457.72 1457.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1100 0.001024 512 320 216 13312 0.663936 0.37888 1.41152 25.3771 27.932 28.0376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1940 0.001024 1024 70 72 18816 0.740992 1.01424 51.2287 53.0258 53.0805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1280 0.001024 2048 290 1824 16256 1.36826 36.0304 52.5005 89.9411 89.9972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 370 0.000512 1024 70 1224 20480 3.37795 1.67104 21.668 52.5078 79.3572 79.4672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 460 6.4e-05 4096 100 4656 182272 127.673 55.5264 2864.25 1670.42 4718.04 4718.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1920 0.000512 2048 90 168 38016 3.4905 8.57907 118.332 130.444 130.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1320 3.2e-05 512 400 384 479232 35.808 13.2292 143.147 414.238 606.667 606.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1200 3.2e-05 1024 240 432 529920 56.007 26.9472 339.268 837.363 1259.77 1259.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 380 6.4e-05 1024 122 384 59904 60.0202 13.3942 36.8768 414.268 524.773 524.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1130 0.000128 4096 160 1512 138672 23.119 28.3828 916.44 837.625 1805.64 1805.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1100 0.001024 512 320 216 13824 0.66944 0.388864 2.19437 25.5703 28.922 29.0166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1940 0.001024 1024 70 72 18864 0.708576 1.52515 47.9887 50.2654 50.3125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1280 0.001024 2048 290 1824 16272 1.36806 63.7399 52.6828 117.836 117.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 370 0.000512 1024 70 1224 20736 3.33274 1.64429 36.5778 51.9982 93.6837 93.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 460 6.4e-05 4096 100 4656 183168 128.025 55.7034 4842.38 1674.72 6701 6701.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1920 0.000512 2048 90 168 38088 3.48576 13.9456 118.788 136.263 136.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1320 3.2e-05 512 400 384 460800 36.3171 13.0683 97.0995 408.448 555.182 555.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1200 3.2e-05 1024 240 432 525312 56.0586 26.8409 235.926 835.057 1154.07 1154.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 380 6.4e-05 1024 122 384 55296 59.6554 13.2609 24.4141 408.457 505.998 506.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1130 0.000128 4096 160 1512 138528 23.0731 28.3812 642.787 838.683 1533 1533.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1100 0.001024 512 320 216 13248 0.668608 0.380672 1.59174 25.4388 28.1831 28.2808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1940 0.001024 1024 70 72 18720 0.751968 1.11155 50.087 51.9941 52.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1280 0.001024 2048 290 1824 16128 1.35821 44.5758 52.2312 98.2069 98.2632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 370 0.000512 1024 70 1224 19584 3.32384 1.61178 24.5437 51.3626 80.9688 81.0824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 460 6.4e-05 4096 100 4656 182016 127.634 55.5684 3372.53 1670.29 5226.18 5226.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1920 0.000512 2048 90 168 38016 3.48365 9.99328 118.329 131.847 131.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1320 3.2e-05 512 400 384 491520 35.5934 13.3916 139.298 423.106 611.638 611.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1200 3.2e-05 1024 240 432 529920 55.913 26.919 321.031 845.863 1249.91 1250.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 380 6.4e-05 1024 122 384 61440 60.558 13.5117 35.9509 423.119 533.347 533.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1130 0.000128 4096 160 1512 138720 23.0728 28.3812 870.088 846.144 1767.76 1767.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1100 0.001024 512 320 216 13760 0.665024 0.383104 2.12682 25.6353 28.9104 29.0071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1940 0.001024 1024 70 72 18880 0.708032 1.50189 49.6828 51.9352 51.9823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1280 0.001024 2048 290 1824 16240 1.36205 60.6687 52.8259 114.899 114.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 370 0.000512 1024 70 1224 20480 3.31661 1.63411 34.5121 52.2546 91.842 91.9567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 460 6.4e-05 4096 100 4656 183040 127.838 55.6649 4602.29 1691.72 6477.68 6477.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1920 0.000512 2048 90 168 38080 3.48694 13.2242 121.062 137.816 137.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1320 3.2e-05 512 400 384 471040 36.0944 13.1461 96.6387 412.628 558.767 558.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1200 3.2e-05 1024 240 432 527360 56.0309 26.8877 229.695 838.631 1151.44 1151.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 380 6.4e-05 1024 122 384 51200 60.8533 13.3239 22.2085 412.716 509.311 509.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1130 0.000128 4096 160 1512 138240 23.0316 28.3408 621.022 837.845 1510.32 1510.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1100 0.001024 512 320 216 13440 0.673024 0.392736 1.61213 25.5805 28.3609 28.4567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1940 0.001024 1024 70 72 18720 0.75776 1.1648 50.1037 52.0698 52.1161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1280 0.001024 2048 290 1824 16160 1.36198 43.3357 52.3684 97.1088 97.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 370 0.000512 1024 70 1224 20480 3.32221 1.64256 24.8259 51.9077 81.828 81.9387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 460 6.4e-05 4096 100 4656 181760 127.901 55.5917 3263.72 1677.49 5124.88 5125.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1920 0.000512 2048 90 168 37920 3.48147 9.65683 119.841 133.021 133.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1320 3.2e-05 512 400 384 479232 35.3577 13.1482 175.598 412.581 636.934 637.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1200 3.2e-05 1024 240 432 528384 55.8976 26.8705 415.984 837.321 1336.27 1336.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 380 6.4e-05 1024 122 384 55296 60.2821 13.3164 42.0108 412.642 528.469 528.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1130 0.000128 4096 160 1512 138624 23.0277 28.3341 1116.39 838.538 2006.37 2006.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1100 0.001024 512 320 216 13824 0.664608 0.382976 2.93283 25.5356 29.6164 29.7182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1940 0.001024 1024 70 72 18816 0.711488 1.86365 49.8963 52.5134 52.5596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1280 0.001024 2048 290 1824 16224 1.36397 77.463 52.3696 131.243 131.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 370 0.000512 1024 70 1224 20736 3.30435 1.6361 44.9433 51.8344 101.853 101.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 460 6.4e-05 4096 100 4656 182784 127.545 55.5848 5850.34 1674.38 7708.02 7708.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1920 0.000512 2048 90 168 38016 3.47408 16.8271 119.613 139.959 140.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1320 3.2e-05 512 400 384 466944 36.4862 13.1468 111.336 412.305 573.519 573.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1200 3.2e-05 1024 240 432 522240 55.9099 26.7268 261.467 832.481 1176.77 1176.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 380 6.4e-05 1024 122 384 49152 61.1486 13.3177 24.6507 412.356 511.687 511.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1130 0.000128 4096 160 1512 138240 23.0375 28.3402 717.404 837.342 1606.2 1606.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1100 0.001024 512 320 216 13824 0.669728 0.392832 1.968 25.5916 28.7214 28.8154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1940 0.001024 1024 70 72 18624 0.712064 1.29814 49.6688 51.7216 51.7671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1280 0.001024 2048 290 1824 16128 1.36262 49.2651 52.3246 102.996 103.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 370 0.000512 1024 70 1224 19968 3.34989 1.64346 27.9739 51.9067 85.0047 85.1191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 460 6.4e-05 4096 100 4656 181248 127.378 55.3697 3758.95 1665.28 5607.13 5607.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1920 0.000512 2048 90 168 37824 3.47523 10.9816 119.636 134.135 134.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1320 3.2e-05 512 400 384 473600 36.0057 13.1841 171.248 412.63 633.315 633.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1200 3.2e-05 1024 240 432 528000 56.1811 26.9578 406.544 837.779 1327.65 1327.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 380 6.4e-05 1024 122 384 57600 60.1203 13.3553 42.8652 412.703 529.254 529.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1130 0.000128 4096 160 1512 138600 23.216 28.4406 1098.2 838.149 1988.09 1988.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1100 0.001024 512 320 216 13600 0.671744 0.385024 2.71424 25.5361 29.406 29.5015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1940 0.001024 1024 70 72 18900 0.728256 1.88826 51.3249 53.9832 54.0302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1280 0.001024 2048 290 1824 16200 1.36806 76.4999 52.3247 130.236 130.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 370 0.000512 1024 70 1224 20000 3.35936 1.63226 42.7014 51.8394 99.6577 99.7712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 460 6.4e-05 4096 100 4656 182400 128.264 55.7529 5763.69 1675.71 7623.59 7623.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1920 0.000512 2048 90 168 38000 3.47286 16.6843 121.819 142.018 142.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1320 3.2e-05 512 400 384 460800 37.1919 13.174 112.959 412.303 575.876 576.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1200 3.2e-05 1024 240 432 524800 56.0459 26.8017 273.801 832.826 1189.67 1189.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 380 6.4e-05 1024 122 384 51200 61.0749 13.3504 26.7275 412.414 513.774 513.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1130 0.000128 4096 160 1512 138400 23.134 28.3936 746.039 837.881 1635.52 1635.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1100 0.001024 512 320 216 13600 0.675392 0.393184 1.78643 25.5944 28.5532 28.6524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1940 0.001024 1024 70 72 18800 0.714624 1.43597 49.9999 52.1939 52.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1280 0.001024 2048 290 1824 16000 1.3551 51.1711 52.0028 104.571 104.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 370 0.000512 1024 70 1224 19200 3.39878 1.63974 27.7629 51.9196 84.8478 84.9674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 460 6.4e-05 4096 100 4656 179200 128.393 55.5356 3844.32 1666.58 5695.01 5695.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1920 0.000512 2048 90 168 37800 3.46358 11.4524 119.647 134.605 134.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1320 3.2e-05 512 400 384 473088 36.1541 13.1994 166.933 414.017 630.55 630.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1200 3.2e-05 1024 240 432 526848 56.1218 26.8948 397.082 837.277 1317.56 1317.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 380 6.4e-05 1024 122 384 57344 60.2753 13.3673 42.032 414.094 529.977 530.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1130 0.000128 4096 160 1512 138656 23.0833 28.3771 1079.9 838.891 1970.32 1970.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1100 0.001024 512 320 216 13888 0.667648 0.386688 2.69875 25.5911 29.4437 29.5428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1940 0.001024 1024 70 72 18816 0.727104 1.85549 51.234 53.8588 53.9054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1280 0.001024 2048 290 1824 16240 1.3703 75.2873 52.4607 129.16 129.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 370 0.000512 1024 70 1224 20608 3.32518 1.6425 43.1877 52.0225 100.306 100.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 460 6.4e-05 4096 100 4656 182784 127.841 55.667 5679.15 1674.66 7537.49 7537.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1920 0.000512 2048 90 168 37968 3.47136 16.2694 120.634 140.418 140.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1320 3.2e-05 512 400 384 458752 35.745 13.0493 107.895 404.468 561.414 561.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1200 3.2e-05 1024 240 432 523264 56.3844 27.6205 261.724 837.406 1183.32 1183.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 380 6.4e-05 1024 122 384 43008 60.7659 13.2321 21.5645 404.541 500.32 500.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1130 0.000128 4096 160 1512 138432 23.0121 28.3256 712.372 838.294 1602.08 1602.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1100 0.001024 512 320 216 13440 0.662656 0.380224 1.72003 25.3654 28.2273 28.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1940 0.001024 1024 70 72 18592 0.750112 1.23795 50.0308 52.0622 52.1091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1280 0.001024 2048 290 1824 16128 1.36547 49.281 52.4578 103.151 103.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 370 0.000512 1024 70 1224 19712 3.28144 1.59341 27.177 50.9681 83.1467 83.2635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 460 6.4e-05 4096 100 4656 182784 127.609 55.5904 3736.22 1675.26 5594.85 5594.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1920 0.000512 2048 90 168 37856 3.47955 11.0244 119.619 134.165 134.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1320 3.2e-05 512 400 384 476160 35.7751 13.1748 164.616 412.223 626.042 626.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1200 3.2e-05 1024 240 432 526080 56.0961 26.8708 387.246 834.379 1304.79 1304.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 380 6.4e-05 1024 122 384 53760 60.8361 13.3469 38.2717 412.317 524.985 525.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1130 0.000128 4096 160 1512 138480 23.1279 28.3832 1042.29 837.38 1931.26 1931.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1100 0.001024 512 320 216 13440 0.672544 0.38864 2.5041 25.5353 29.2051 29.3052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1940 0.001024 1024 70 72 18840 0.714752 1.71533 50.4228 52.8944 52.9428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1280 0.001024 2048 290 1824 16200 1.3687 72.7733 52.3221 126.508 126.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 370 0.000512 1024 70 1224 20160 3.34598 1.63123 40.9616 51.8089 97.881 98.0048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 460 6.4e-05 4096 100 4656 182400 127.706 55.6155 5465.91 1668.86 7318.26 7318.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1920 0.000512 2048 90 168 38040 3.49347 15.8549 120.354 139.747 139.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1320 3.2e-05 512 400 384 460800 37.1535 13.1616 103.418 412.624 566.601 566.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1200 3.2e-05 1024 240 432 522240 56.3634 26.8443 248.637 835.187 1167.22 1167.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 380 6.4e-05 1024 122 384 46080 61.7088 13.3328 22.0018 412.705 509.958 510.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1130 0.000128 4096 160 1512 138240 23.0768 28.3771 671.276 838.689 1561.49 1561.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1100 0.001024 512 320 216 13440 0.67584 0.393216 1.77229 25.6321 28.5702 28.6662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1940 0.001024 1024 70 72 18720 0.75984 1.26816 51.2763 53.3476 53.3954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1280 0.001024 2048 290 1824 16080 1.36416 46.512 52.3616 100.28 100.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 370 0.000512 1024 70 1224 19200 3.39219 1.64426 25.5014 52.0083 82.6757 82.7908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 460 6.4e-05 4096 100 4656 180480 127.959 55.5936 3485.29 1670.82 5339.82 5339.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1920 0.000512 2048 90 168 37920 3.48979 10.4974 120.464 134.493 134.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1320 3.2e-05 512 400 384 475136 36.9123 13.3427 156.909 417.665 625.081 625.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1200 3.2e-05 1024 240 432 528384 55.7816 26.8261 371.671 834.959 1289.43 1289.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 380 6.4e-05 1024 122 384 57344 60.8739 13.4857 38.9769 417.736 531.281 531.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1130 0.000128 4096 160 1512 138496 23.042 28.3336 997.371 836.809 1885.63 1885.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1100 0.001024 512 320 216 13312 0.662496 0.378816 2.43203 25.3711 28.9463 29.0447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1940 0.001024 1024 70 72 18816 0.708608 1.73091 50.3538 52.835 52.8826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1280 0.001024 2048 290 1824 16256 1.37581 69.7837 52.8226 124.025 124.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 370 0.000512 1024 70 1224 20480 3.38253 1.66707 39.8595 52.4966 97.53 97.6467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 460 6.4e-05 4096 100 4656 182272 127.652 55.5602 5222.95 1670.19 7076.52 7076.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1920 0.000512 2048 90 168 38016 3.49318 15.1885 119.353 138.076 138.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1320 3.2e-05 512 400 384 458752 38.3997 13.3502 102.239 417.843 572.081 572.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1200 3.2e-05 1024 240 432 524288 56.1202 26.8288 247.144 835.298 1165.58 1165.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 380 6.4e-05 1024 122 384 49152 62.1345 13.4861 23.194 417.935 516.958 517.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1130 0.000128 4096 160 1512 138240 23.0499 28.3238 672.366 836.34 1560.16 1560.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1100 0.001024 512 320 216 12288 0.659232 0.3736 1.6736 25.1204 27.9271 28.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1940 0.001024 1024 70 72 18688 0.76128 1.28915 51.2289 53.3227 53.3692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1280 0.001024 2048 290 1824 16128 1.36826 46.0981 52.4956 100.005 100.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 370 0.000512 1024 70 1224 18432 3.26557 1.55882 24.5064 49.9385 79.3947 79.5136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 460 6.4e-05 4096 100 4656 180224 128.065 55.5453 3508.6 1671.08 5363.47 5363.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1920 0.000512 2048 90 168 37888 3.49594 10.4421 120.482 134.461 134.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1320 3.2e-05 512 400 400 483328 36.0701 13.3469 129.406 417.688 596.758 596.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1200 3.2e-05 1024 240 425 527360 56.374 26.8861 570.773 837.746 1491.98 1492.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 380 6.4e-05 1024 122 400 61440 60.33 13.5986 60.1738 417.721 552.035 552.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1130 0.000128 4096 160 1525 138624 23.0969 28.33 1641.3 837.842 2530.64 2530.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1100 0.001024 512 320 225 13824 0.670848 0.38848 3.9655 25.6561 30.7816 30.8833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1940 0.001024 1024 70 75 18944 0.699456 2.54493 47.0735 50.3589 50.4133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1280 0.001024 2048 290 1825 16352 1.37216 56.1622 52.5031 110.081 110.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 370 0.000512 1024 70 1225 20992 3.33933 1.67936 32.4248 52.3832 89.9535 90.0526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 460 6.4e-05 4096 100 4650 183808 127.473 55.5807 4293.75 1675.37 6152.34 6152.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1920 0.000512 2048 90 175 38080 3.49283 12.5222 118.885 134.945 134.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1320 3.2e-05 512 400 400 486400 36.0764 13.4039 116.495 419.408 585.63 585.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1200 3.2e-05 1024 240 425 527360 56.7322 26.9468 503.705 838.485 1426.06 1426.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 380 6.4e-05 1024 122 400 61440 60.8169 13.7324 50.4934 419.45 544.709 544.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1130 0.000128 4096 160 1525 138640 23.3202 28.3964 1392.31 838.605 2282.71 2282.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1100 0.001024 512 320 225 13760 0.69456 0.387072 3.40189 25.606 30.1887 30.2912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1940 0.001024 1024 70 75 18920 0.694368 1.25037 51.1487 53.1348 53.1886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1280 0.001024 2048 290 1825 16320 1.36602 50.0376 52.4821 103.928 103.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 370 0.000512 1024 70 1225 20800 3.34611 1.64659 28.6292 52.1812 85.9302 86.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 460 6.4e-05 4096 100 4650 183680 128.124 55.7065 3860.16 1676.83 5720.99 5721.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1920 0.000512 2048 90 175 38080 3.48899 11.3031 122.486 137.322 137.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1320 3.2e-05 512 400 400 481280 36.5068 13.3923 76.0421 419.406 545.596 545.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1200 3.2e-05 1024 240 425 527360 56.7164 26.9226 497.27 838.442 1419.55 1419.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 380 6.4e-05 1024 122 400 61440 60.7642 13.5147 50.9123 419.39 544.797 544.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1130 0.000128 4096 160 1525 138560 23.1924 28.3709 1405.19 838.816 2295.65 2295.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1100 0.001024 512 320 225 13440 0.671584 0.382688 3.35446 25.5268 30.0356 30.1425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1940 0.001024 1024 70 75 18880 0.694272 2.19136 50.9356 53.8634 53.9197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1280 0.001024 2048 290 1825 16240 1.36134 32.5393 52.3679 86.3125 86.3703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 370 0.000512 1024 70 1225 20480 3.31632 1.64675 18.656 51.8021 75.551 75.6593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 460 6.4e-05 4096 100 4650 183040 127.952 55.6733 2480.96 1678.67 4343.42 4343.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1920 0.000512 2048 90 175 38000 3.47754 7.41424 117.92 128.856 128.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1320 3.2e-05 512 400 400 479232 36.1475 13.3164 123.461 416.723 589.898 590.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1200 3.2e-05 1024 240 425 525312 56.2806 26.8884 295.658 837.196 1216.21 1216.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 380 6.4e-05 1024 122 400 58368 60.6326 13.4697 48.4311 416.731 539.48 539.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1130 0.000128 4096 160 1525 138624 23.1599 28.3729 1499.35 838.901 2389.87 2389.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1100 0.001024 512 320 225 13824 0.672416 0.387008 1.98957 25.6371 28.7879 28.8861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1940 0.001024 1024 70 75 18912 0.69424 1.35168 50.5692 52.6588 52.7114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1280 0.001024 2048 290 1825 16320 1.36602 53.6573 52.5094 107.577 107.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 370 0.000512 1024 70 1225 20736 3.34346 1.65027 30.609 52.2843 88.0171 88.1277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 460 6.4e-05 4096 100 4650 183552 127.687 55.655 4107.48 1674.34 5965.33 5965.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1920 0.000512 2048 90 175 38064 3.48822 12.0636 118.923 134.519 134.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1320 3.2e-05 512 400 400 466944 36.5055 13.1477 78.3144 412.587 540.813 540.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1200 3.2e-05 1024 240 425 525312 56.5052 26.8616 523.189 837.179 1443.93 1444.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 380 6.4e-05 1024 122 400 55296 60.4401 13.3197 46.4711 412.659 533.105 533.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1130 0.000128 4096 160 1525 138432 23.1048 28.3428 1505.51 838.554 2395.59 2395.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1100 0.001024 512 320 225 13440 0.668544 0.389408 3.50477 25.5415 30.2067 30.3012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1940 0.001024 1024 70 75 18816 0.691712 0.901376 49.486 51.1221 51.1782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1280 0.001024 2048 290 1825 16224 1.35987 34.4769 52.3736 88.2536 88.3098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 370 0.000512 1024 70 1225 19968 3.33382 1.63226 19.359 51.8268 76.2812 76.3778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 460 6.4e-05 4096 100 4650 182784 127.67 55.6001 2648.65 1674.42 4506.5 4506.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1920 0.000512 2048 90 175 38016 3.48198 7.92557 118.883 130.335 130.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1320 3.2e-05 512 400 400 480256 36.5444 13.3799 134.266 418.696 603.136 603.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1200 3.2e-05 1024 240 425 525056 56.3393 26.9701 302.971 837.01 1223.48 1223.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 380 6.4e-05 1024 122 400 60928 60.7398 13.5228 57.9361 418.65 551.067 551.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1130 0.000128 4096 160 1525 138544 23.1433 28.3877 849.925 838.398 1739.93 1740.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1100 0.001024 512 320 225 13664 0.668736 0.385024 2.1361 25.5512 28.841 28.9402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1940 0.001024 1024 70 75 18872 0.70656 1.43853 51.1724 53.3611 53.4049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1280 0.001024 2048 290 1825 16296 1.36192 57.5576 52.4572 111.42 111.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 370 0.000512 1024 70 1225 21056 3.35968 1.6688 33.5167 52.5406 91.2111 91.3267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 460 6.4e-05 4096 100 4650 183680 127.786 55.722 4409.25 1673.99 6266.92 6267.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1920 0.000512 2048 90 175 38024 3.4816 13.0499 124.985 141.559 141.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1320 3.2e-05 512 400 400 473088 36.1686 13.2015 84.5043 413.627 547.766 547.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1200 3.2e-05 1024 240 425 523264 56.4052 26.9678 217.947 836.472 1137.98 1138.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 380 6.4e-05 1024 122 400 57344 60.3053 13.3685 51.074 413.674 538.634 538.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1130 0.000128 4096 160 1525 138432 23.113 28.3771 1724.43 838.094 2614.11 2614.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1100 0.001024 512 320 225 13440 0.672512 0.391456 1.38445 25.5759 28.1271 28.2242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1940 0.001024 1024 70 75 18816 0.745152 0.999584 51.2388 53.0273 53.0801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1280 0.001024 2048 290 1825 16240 1.36947 36.7974 52.4162 90.6237 90.6793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 370 0.000512 1024 70 1225 20608 3.33008 1.64147 21.1706 51.9724 78.2431 78.3585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 460 6.4e-05 4096 100 4650 182784 127.863 55.6608 2765.57 1673.08 4622.34 4622.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1920 0.000512 2048 90 175 37968 3.47546 8.31965 120.492 132.329 132.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1320 3.2e-05 512 400 400 483328 36.1078 13.3448 140.236 418.057 607.992 608.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1200 3.2e-05 1024 240 425 526336 56.1775 26.887 317.29 838.485 1239.03 1239.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 380 6.4e-05 1024 122 400 61440 60.2512 13.4861 36.4171 418.083 528.454 528.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1130 0.000128 4096 160 1525 138624 23.0687 28.347 876.632 838.706 1766.83 1766.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1100 0.001024 512 320 225 13824 0.676992 0.38832 2.20803 25.6847 29.0585 29.1606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1940 0.001024 1024 70 75 18880 0.729088 1.56224 51.2818 53.6169 53.6655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1280 0.001024 2048 290 1825 16320 1.37178 58.8556 52.5443 112.816 112.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 370 0.000512 1024 70 1225 20992 3.34621 1.66694 34.9163 52.467 92.5262 92.6433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 460 6.4e-05 4096 100 4650 183296 127.713 55.6048 4532.77 1676.95 6393.2 6393.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1920 0.000512 2048 90 175 38016 3.47626 13.7138 120.955 138.19 138.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1320 3.2e-05 512 400 400 475136 36.9574 13.348 91.8939 417.826 560.272 560.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1200 3.2e-05 1024 240 425 524288 56.0649 26.8235 223.72 835.269 1142.07 1142.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 380 6.4e-05 1024 122 400 57344 60.992 13.6277 47.3256 417.91 540.077 540.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1130 0.000128 4096 160 1525 138240 23.0216 28.3369 586.718 837.427 1475.58 1475.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1100 0.001024 512 320 225 13312 0.66288 0.380928 1.52058 25.3782 28.0432 28.1452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1940 0.001024 1024 70 75 18816 0.71232 1.0833 50.9781 52.8144 52.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1280 0.001024 2048 290 1825 16256 1.36733 37.681 52.5145 91.6043 91.6589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 370 0.000512 1024 70 1225 20480 3.38077 1.67382 22.4903 52.5166 80.1915 80.3008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 460 6.4e-05 4096 100 4650 182272 127.627 55.543 2965.72 1670.69 4819.74 4819.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1920 0.000512 2048 90 175 37888 3.47344 9.21386 117.981 130.71 130.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1320 3.2e-05 512 400 400 479232 35.8332 13.23 147.395 414.63 611.335 611.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1200 3.2e-05 1024 240 425 525312 56.4313 26.9442 332.446 838.168 1254.18 1254.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 380 6.4e-05 1024 122 400 55296 60.8135 13.7276 34.8558 414.665 524.271 524.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1130 0.000128 4096 160 1525 138528 23.1281 28.3896 923.806 838.427 1813.83 1813.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1100 0.001024 512 320 225 13536 0.673632 0.38688 2.2561 25.582 28.9974 29.0928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1940 0.001024 1024 70 75 18864 0.714464 1.61638 48.5457 50.9196 50.9642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1280 0.001024 2048 290 1825 16272 1.36893 64.1183 52.439 117.968 118.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 370 0.000512 1024 70 1225 20736 3.3344 1.64762 36.829 52.0508 93.9907 94.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 460 6.4e-05 4096 100 4650 183168 128.021 55.7117 4844.26 1676.34 6704.5 6704.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1920 0.000512 2048 90 175 38016 3.48941 14.4188 119.695 137.648 137.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1320 3.2e-05 512 400 400 460800 36.318 13.0761 102.463 408.445 560.544 560.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1200 3.2e-05 1024 240 425 520704 56.4082 26.8408 237.16 835.057 1155.66 1155.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 380 6.4e-05 1024 122 400 46080 61.0081 13.271 21.2921 408.461 504.241 504.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1130 0.000128 4096 160 1525 138528 23.0751 28.3751 665.301 838.702 1555.53 1555.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1100 0.001024 512 320 225 13248 0.667616 0.389152 1.70227 25.4374 28.2972 28.3925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1940 0.001024 1024 70 75 18720 0.760448 1.1977 50.1199 52.1205 52.1665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1280 0.001024 2048 290 1825 16128 1.35782 45.6346 52.2364 99.2713 99.3255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 370 0.000512 1024 70 1225 19584 3.32605 1.61818 25.1076 51.3673 81.5478 81.6624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 460 6.4e-05 4096 100 4650 182016 127.645 55.5643 3448.76 1670.32 5302.45 5302.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1920 0.000512 2048 90 175 37872 3.47338 10.5595 118.939 133.015 133.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1320 3.2e-05 512 400 400 481280 36.4715 13.3916 143.861 419.495 613.472 613.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1200 3.2e-05 1024 240 425 527360 56.1358 26.9271 324.425 838.61 1246.28 1246.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 380 6.4e-05 1024 122 400 61440 60.5472 13.6476 37.7321 419.529 531.669 531.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1130 0.000128 4096 160 1525 138560 23.0834 28.3713 896.143 838.893 1786.56 1786.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1100 0.001024 512 320 225 13440 0.669536 0.383488 2.20042 25.5279 28.8819 28.9813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1940 0.001024 1024 70 75 18880 0.7232 1.60502 51.3018 53.6706 53.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1280 0.001024 2048 290 1825 16240 1.36595 62.3988 52.3774 116.185 116.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 370 0.000512 1024 70 1225 20480 3.32102 1.63072 35.4348 51.8074 92.3195 92.4322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 460 6.4e-05 4096 100 4650 183040 127.844 55.6667 4692.52 1678.03 6554.22 6554.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1920 0.000512 2048 90 175 38000 3.48026 14.1125 122.024 139.659 139.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1320 3.2e-05 512 400 400 471040 36.0843 13.1405 100.068 412.284 561.831 562.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1200 3.2e-05 1024 240 425 527360 56.0319 26.8882 228.742 837.926 1149.78 1149.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 380 6.4e-05 1024 122 400 51200 60.8184 13.3181 22.5171 412.309 509.176 509.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1130 0.000128 4096 160 1525 138240 23.0298 28.3382 629.641 836.816 1517.9 1517.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1100 0.001024 512 320 225 13440 0.671424 0.393952 1.69917 25.5663 28.4345 28.5299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1940 0.001024 1024 70 75 18720 0.707808 1.19286 50.9461 52.8885 52.9366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1280 0.001024 2048 290 1825 16160 1.36211 43.464 52.3298 97.198 97.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 370 0.000512 1024 70 1225 20480 3.32531 1.63885 25.0819 51.8623 82.0392 82.1504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 460 6.4e-05 4096 100 4650 181760 127.887 55.5918 3269.96 1676.63 5130.24 5130.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1920 0.000512 2048 90 175 37920 3.47888 10.0454 120.758 134.321 134.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1320 3.2e-05 512 400 400 466944 36.4545 13.1443 172.327 412.586 634.759 634.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1200 3.2e-05 1024 240 425 525312 56.1128 26.8877 396.565 837.17 1316.92 1317.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 380 6.4e-05 1024 122 400 55296 60.2711 13.3189 41.6718 412.655 528.13 528.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1130 0.000128 4096 160 1525 138432 23.026 28.334 1094.8 838.543 1984.78 1984.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1100 0.001024 512 320 225 13440 0.66832 0.384544 2.9383 25.5366 29.6293 29.7285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1940 0.001024 1024 70 75 18816 0.709888 1.89629 50.5754 53.2242 53.2686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1280 0.001024 2048 290 1825 16224 1.3672 75.7396 52.3819 129.529 129.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 370 0.000512 1024 70 1225 19968 3.33517 1.63606 42.2136 51.8235 99.1366 99.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 460 6.4e-05 4096 100 4650 182784 127.547 55.5942 5702.51 1675.21 7561.04 7561.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1920 0.000512 2048 90 175 38016 3.49066 17.0609 118.555 139.151 139.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1320 3.2e-05 512 400 400 466944 36.5128 13.1441 115.489 412.369 577.758 577.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1200 3.2e-05 1024 240 425 522240 55.9211 26.7305 263.039 832.598 1178.48 1178.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 380 6.4e-05 1024 122 400 49152 61.1511 13.3148 25.5351 412.416 512.626 512.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1130 0.000128 4096 160 1525 138240 23.0437 28.3339 735.886 837.455 1624.79 1624.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1100 0.001024 512 320 225 13056 0.680192 0.385344 1.77741 25.5921 28.5362 28.6372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1940 0.001024 1024 70 75 18624 0.75776 1.36397 50.0332 52.1978 52.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1280 0.001024 2048 290 1825 16128 1.35898 50.2806 52.3384 104.02 104.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 370 0.000512 1024 70 1225 19968 3.35616 1.64077 28.2984 51.9156 85.3389 85.4528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 460 6.4e-05 4096 100 4650 181248 127.365 55.3614 3802.21 1665.53 5650.63 5650.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1920 0.000512 2048 90 175 37824 3.47024 11.6566 116.432 131.602 131.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1320 3.2e-05 512 400 400 473600 36.013 13.1851 174.627 412.585 636.662 636.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1200 3.2e-05 1024 240 425 524800 56.4364 26.95 394.884 837.677 1316.13 1316.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 380 6.4e-05 1024 122 400 51200 60.997 13.3534 38.6046 412.657 525.826 525.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1130 0.000128 4096 160 1525 138400 23.209 28.4136 1097.52 838.043 1987.27 1987.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1100 0.001024 512 320 225 13600 0.668512 0.384448 2.75968 25.5419 29.4551 29.5546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1940 0.001024 1024 70 75 18800 0.7096 1.95584 48.9617 51.6701 51.7181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1280 0.001024 2048 290 1825 16200 1.35734 75.3316 52.3251 129.059 129.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 370 0.000512 1024 70 1225 20000 3.35642 1.63226 42.0355 51.8309 98.9788 99.0925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 460 6.4e-05 4096 100 4650 182400 128.231 55.7499 5730.68 1675.44 7590.28 7590.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1920 0.000512 2048 90 175 38000 3.47955 17.2156 119.681 140.419 140.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1320 3.2e-05 512 400 400 460800 37.206 13.1767 114.238 412.654 577.527 577.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1200 3.2e-05 1024 240 425 518400 56.5373 26.8015 262.216 833.52 1179.26 1179.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 380 6.4e-05 1024 122 400 51200 61.0667 13.4062 26.696 412.767 514.147 514.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1130 0.000128 4096 160 1525 138400 23.1404 28.4037 740.504 838.588 1630.71 1630.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1100 0.001024 512 320 225 13600 0.675712 0.392512 1.85331 25.6062 28.6296 28.7251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1940 0.001024 1024 70 75 18600 0.707776 1.45766 46.6144 48.8228 48.8688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1280 0.001024 2048 290 1825 16000 1.35398 50.2456 52.052 103.695 103.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 370 0.000512 1024 70 1225 19200 3.40333 1.64259 27.53 51.9615 84.6647 84.7794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 460 6.4e-05 4096 100 4650 179200 128.361 55.5367 3768.79 1667.46 5620.31 5620.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1920 0.000512 2048 90 175 37800 3.46957 11.6429 118.638 133.793 133.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1320 3.2e-05 512 400 400 473088 36.15 13.1994 168.126 414.009 631.736 631.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1200 3.2e-05 1024 240 425 523264 56.4399 26.8934 384.322 837.283 1305.12 1305.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 380 6.4e-05 1024 122 400 57344 60.2644 13.3755 42.0362 414.084 529.973 530.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1130 0.000128 4096 160 1525 138432 23.1024 28.3829 1061.55 838.905 1952.02 1952.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1100 0.001024 512 320 225 13440 0.67264 0.388768 2.61824 25.5918 29.3708 29.4727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1940 0.001024 1024 70 75 18816 0.708992 1.90173 48.5216 51.1765 51.2218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1280 0.001024 2048 290 1825 16240 1.37542 73.7508 52.4645 127.634 127.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 370 0.000512 1024 70 1225 20608 3.32858 1.64528 42.4077 52.0278 99.5339 99.6495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 460 6.4e-05 4096 100 4650 182784 127.826 55.6461 5530.02 1674.66 7388.31 7388.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1920 0.000512 2048 90 175 37968 3.48365 16.5513 119.523 139.6 139.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1320 3.2e-05 512 400 400 458752 35.7351 13.0524 108.449 404.466 561.965 562.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1200 3.2e-05 1024 240 425 523264 56.396 26.8712 252.724 837.403 1173.59 1173.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 380 6.4e-05 1024 122 400 43008 60.7373 13.2273 21.4825 404.541 500.205 500.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1130 0.000128 4096 160 1525 137984 23.0134 28.3231 695.388 838.276 1585.08 1585.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1100 0.001024 512 320 225 12544 0.666496 0.385216 1.72246 25.3698 28.2495 28.3476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1940 0.001024 1024 70 75 18592 0.708608 1.24723 49.9172 51.9155 51.9623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1280 0.001024 2048 290 1825 16128 1.36403 48.0651 52.4699 101.942 101.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 370 0.000512 1024 70 1225 19712 3.28333 1.59613 26.5855 50.9689 82.5612 82.6787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 460 6.4e-05 4096 100 4650 182784 127.649 55.5904 3616.54 1675.25 5475.19 5475.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1920 0.000512 2048 90 175 37856 3.47978 11.1397 119.566 134.23 134.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1320 3.2e-05 512 400 400 476160 35.7576 13.1765 165.863 412.144 627.189 627.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1200 3.2e-05 1024 240 425 522240 56.44 26.8739 371.767 834.204 1289.48 1289.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 380 6.4e-05 1024 122 400 53760 60.8216 13.3575 37.9196 412.204 524.519 524.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1130 0.000128 4096 160 1525 138480 23.1284 28.3857 1028.6 837.236 1917.44 1917.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1100 0.001024 512 320 225 13440 0.669088 0.387008 2.54954 25.5402 29.2448 29.3439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1940 0.001024 1024 70 75 18840 0.712704 1.74234 50.4446 52.94 52.9879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1280 0.001024 2048 290 1825 16200 1.36701 71.2008 52.3186 124.932 124.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 370 0.000512 1024 70 1225 20160 3.34205 1.63194 40.2409 51.7964 97.137 97.2534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 460 6.4e-05 4096 100 4650 182400 127.708 55.6278 5335.89 1668.54 7187.95 7188.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1920 0.000512 2048 90 175 37920 3.47763 16.0811 119.955 139.557 139.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1320 3.2e-05 512 400 400 460800 37.1612 13.1623 106.414 412.679 569.668 569.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1200 3.2e-05 1024 240 425 522240 56.3498 26.8472 244.815 835.307 1163.51 1163.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 380 6.4e-05 1024 122 400 46080 61.7282 13.3369 22.4518 412.963 510.688 510.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1130 0.000128 4096 160 1525 138240 23.0809 28.3793 682.4 838.806 1572.74 1572.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1100 0.001024 512 320 225 13440 0.675264 0.39424 1.85126 25.634 28.6539 28.7498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1940 0.001024 1024 70 75 18720 0.70944 1.29005 48.1075 50.1506 50.1965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1280 0.001024 2048 290 1825 16080 1.36192 46.0837 52.3752 99.8624 99.9183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 370 0.000512 1024 70 1225 19200 3.39072 1.64714 25.1811 52.0129 82.3565 82.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 460 6.4e-05 4096 100 4650 180480 127.988 55.6032 3522.02 1671.72 5377.5 5377.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1920 0.000512 2048 90 175 37680 3.45757 10.9404 117.697 132.138 132.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1320 3.2e-05 512 400 400 475136 36.9223 13.3448 157.937 417.771 626.227 626.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1200 3.2e-05 1024 240 425 524288 56.0583 26.8228 355.876 835.148 1274.1 1274.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 380 6.4e-05 1024 122 400 57344 60.8826 14.3196 38.6904 417.825 531.94 532.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1130 0.000128 4096 160 1525 138240 23.0544 28.3305 983.189 836.989 1871.64 1871.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1100 0.001024 512 320 225 13312 0.663552 0.379456 2.54278 25.3784 29.0646 29.1626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1940 0.001024 1024 70 75 18816 0.717952 1.77194 51.2575 53.7914 53.8364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1280 0.001024 2048 290 1825 16256 1.37139 68.1042 52.5022 122.021 122.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 370 0.000512 1024 70 1225 20480 3.3785 1.66912 38.9602 52.511 96.6483 96.7639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 460 6.4e-05 4096 100 4650 182272 127.634 55.5418 5109.03 1672.13 6964.51 6964.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1920 0.000512 2048 90 175 37888 3.46851 15.432 119.024 137.968 138.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1320 3.2e-05 512 400 400 458752 38.3916 13.3466 107.621 418.153 577.756 577.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1200 3.2e-05 1024 240 425 524288 56.1212 26.8288 250.273 835.921 1169.34 1169.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 380 6.4e-05 1024 122 400 49152 62.1683 13.6839 24.1961 418.245 518.505 518.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1130 0.000128 4096 160 1525 137728 23.0559 28.323 696.633 836.914 1585 1585.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1100 0.001024 512 320 225 12288 0.659136 0.3744 1.75552 25.1317 28.0187 28.1226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1940 0.001024 1024 70 75 18688 0.71136 1.3889 50.8317 52.9748 53.0214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1280 0.001024 2048 290 1825 16128 1.36602 46.9841 52.5417 100.937 100.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 370 0.000512 1024 70 1225 18432 3.27066 1.56272 24.7655 49.97 79.6957 79.8123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 460 6.4e-05 4096 100 4650 180224 128.073 55.5455 3608.55 1672.34 5464.67 5464.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1920 0.000512 2048 90 175 37632 3.4593 11.1166 118.982 133.601 133.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1320 3.2e-05 512 400 384 479232 36.3958 13.3448 107.695 418.081 575.77 575.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1200 3.2e-05 1024 240 448 523264 56.9294 26.8803 507.696 838.532 1430.23 1430.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 380 6.4e-05 1024 122 384 61440 60.3719 13.5391 48.7951 418.316 541.235 541.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1130 0.000128 4096 160 1536 138304 23.12 28.3589 1397.86 838.625 2288.04 2288.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1100 0.001024 512 320 224 13568 0.675328 0.387744 3.14909 25.6692 29.9802 30.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1940 0.001024 1024 70 64 19008 0.696608 1.81373 51.1364 53.6892 53.7452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1280 0.001024 2048 290 1824 16352 1.37181 48.6481 52.549 102.611 102.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 370 0.000512 1024 70 1216 20480 3.36118 1.68509 27.4729 52.4378 85.0845 85.1843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 460 6.4e-05 4096 100 4640 182784 127.749 55.5924 3738.08 1677.87 5599.45 5599.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1920 0.000512 2048 90 160 38144 3.48086 10.095 118.959 132.577 132.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1320 3.2e-05 512 400 384 475136 36.914 13.3468 70.0357 417.777 538.314 538.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1200 3.2e-05 1024 240 448 522240 57.1573 26.8814 507.664 837.925 1429.82 1429.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 380 6.4e-05 1024 122 384 61440 60.4335 13.5332 51.2375 417.739 543.154 543.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1130 0.000128 4096 160 1536 138240 23.1546 28.3594 1397.76 838.136 2287.48 2287.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1100 0.001024 512 320 224 13568 0.681376 0.396608 3.24173 25.683 30.1044 30.2024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1940 0.001024 1024 70 64 18944 0.691424 1.80224 50.6081 53.1431 53.1991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1280 0.001024 2048 290 1824 16320 1.37011 31.6785 52.5076 85.5981 85.6538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 370 0.000512 1024 70 1216 20480 3.36765 1.6713 18.1244 52.4348 75.7264 75.8367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 460 6.4e-05 4096 100 4640 182272 128.06 55.6155 2398.83 1676.54 4259.22 4259.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1920 0.000512 2048 90 160 38080 3.47955 6.62438 119.867 130.012 130.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1320 3.2e-05 512 400 384 481280 36.5402 13.4027 111.79 419.067 581.048 581.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1200 3.2e-05 1024 240 448 522240 57.0828 26.9694 474.285 837.755 1396.29 1396.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 380 6.4e-05 1024 122 384 61440 60.7879 13.5516 49.3999 419.019 542.975 543.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1130 0.000128 4096 160 1536 138320 23.2292 28.4145 1423.59 837.96 2313.27 2313.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1100 0.001024 512 320 224 13440 0.674752 0.38768 3.30051 25.5962 30.0628 30.1591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1940 0.001024 1024 70 64 19000 0.694272 1.07315 50.6657 52.4745 52.5313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1280 0.001024 2048 290 1824 16320 1.36602 50.0961 52.6011 104.106 104.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 370 0.000512 1024 70 1216 20480 3.35632 1.64454 28.3699 52.1357 85.6435 85.7539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 460 6.4e-05 4096 100 4640 183040 128.346 55.6995 3826.97 1676.28 5687.47 5687.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1920 0.000512 2048 90 160 38160 3.48979 10.4362 118.911 132.881 132.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1320 3.2e-05 512 400 384 481280 36.4895 13.3978 72.5288 419.498 542.158 542.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1200 3.2e-05 1024 240 448 522240 57.0805 26.922 525.176 838.598 1447.97 1448.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 380 6.4e-05 1024 122 384 61440 60.7423 13.5148 47.2576 419.469 541.197 541.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1130 0.000128 4096 160 1536 138240 23.184 28.3812 1433.67 843.036 2328.35 2328.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1100 0.001024 512 320 224 13120 0.672864 0.3896 3.21082 25.5289 29.9044 30.0052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1940 0.001024 1024 70 64 18960 0.730624 0.723232 51.3046 52.8007 52.8597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1280 0.001024 2048 290 1824 16240 1.36531 32.1321 52.3746 85.9131 85.9697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 370 0.000512 1024 70 1216 19840 3.34669 1.62941 18.0546 51.805 74.9812 75.0809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 460 6.4e-05 4096 100 4640 183040 127.928 55.6641 2465.95 1677.23 4326.95 4327.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1920 0.000512 2048 90 160 38080 3.4736 6.74787 118.674 128.938 128.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1320 3.2e-05 512 400 384 479232 36.1189 13.3087 122.123 416.721 588.514 588.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 32 1200 3.2e-05 1024 240 448 522240 56.5669 26.8902 320.122 837.191 1240.96 1241.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 380 6.4e-05 1024 122 384 61440 60.037 13.4554 52.2734 416.672 542.649 542.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1130 0.000128 4096 160 1536 138336 23.1142 28.3815 1632.29 838.892 2522.78 2522.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1100 0.001024 512 320 224 13440 0.678048 0.388384 2.07488 25.6325 28.8737 28.9731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1940 0.001024 1024 70 64 19008 0.739328 1.19274 51.3235 53.298 53.3524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1280 0.001024 2048 290 1824 16320 1.3737 55.165 52.504 109.086 109.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 370 0.000512 1024 70 1216 20352 3.35917 1.64906 30.7994 52.2758 88.2143 88.3222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 460 6.4e-05 4096 100 4640 182016 127.939 55.6537 4120.52 1674.32 5978.59 5978.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1920 0.000512 2048 90 160 38112 3.47798 11.2322 119.515 134.27 134.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1320 3.2e-05 512 400 384 466944 36.4789 13.1475 77.3014 412.582 539.755 539.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1200 3.2e-05 1024 240 448 522240 56.4668 26.8632 218.681 837.153 1139.35 1139.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 380 6.4e-05 1024 122 384 55296 60.3751 13.3243 42.0876 412.648 528.65 528.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1130 0.000128 4096 160 1536 138240 23.0552 28.3525 1617.12 838.545 2507.15 2507.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1100 0.001024 512 320 224 13056 0.673792 0.393216 3.56509 25.5364 30.2691 30.3698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1940 0.001024 1024 70 64 18912 0.696192 0.78368 49.2464 50.7683 50.8241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1280 0.001024 2048 290 1824 16224 1.36579 35.0781 52.3674 88.8558 88.9115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 370 0.000512 1024 70 1216 19968 3.34029 1.63635 19.8156 51.8228 76.7455 76.8537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 460 6.4e-05 4096 100 4640 181248 127.814 55.5849 2613.84 1675.79 4473.19 4473.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1920 0.000512 2048 90 160 38016 3.47136 7.51942 121.319 132.35 132.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1320 3.2e-05 512 400 384 480256 36.5477 13.3899 120.273 418.387 588.853 589.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1200 3.2e-05 1024 240 448 521472 56.8056 26.9206 300.759 836.395 1221.08 1221.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 380 6.4e-05 1024 122 384 60928 60.6316 13.5255 31.6938 418.398 524.461 524.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1130 0.000128 4096 160 1536 138208 23.1332 28.3884 794.466 837.966 1684.03 1684.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1100 0.001024 512 320 224 13216 0.673696 0.385024 1.90714 25.5412 28.6095 28.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1940 0.001024 1024 70 64 18984 0.712032 1.13066 51.1713 53.0585 53.1048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1280 0.001024 2048 290 1824 16296 1.36637 53.8768 52.4089 107.697 107.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 370 0.000512 1024 70 1216 20608 3.38077 1.66707 30.8364 52.4971 88.5144 88.6393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 460 6.4e-05 4096 100 4640 181888 128.438 55.7112 4031.62 1672.74 5888.68 5888.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1920 0.000512 2048 90 160 38136 3.48365 11.292 119.412 134.229 134.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1320 3.2e-05 512 400 384 473088 36.1906 13.2076 76.426 413.624 539.702 539.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 32 1200 3.2e-05 1024 240 448 519680 56.8634 27.2793 213.346 836.483 1134.17 1134.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 380 6.4e-05 1024 122 384 57344 60.3774 13.3624 42.0656 413.707 529.728 529.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1130 0.000128 4096 160 1536 138208 23.1485 28.3828 1446.58 838.098 2336.3 2336.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1100 0.001024 512 320 224 12992 0.68304 0.386912 1.29654 25.5794 28.0476 28.1518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1940 0.001024 1024 70 64 18928 0.745728 0.78656 51.2824 52.858 52.9153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1280 0.001024 2048 290 1824 16240 1.36851 34.4064 52.4111 88.2312 88.2869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 370 0.000512 1024 70 1216 19712 3.37386 1.64544 19.0418 51.9852 76.1769 76.2972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 460 6.4e-05 4096 100 4640 180992 128.254 55.6633 2576.8 1673.07 4433.96 4434.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1920 0.000512 2048 90 160 38080 3.49158 7.20691 119.273 130.015 130.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1320 3.2e-05 512 400 384 473088 37.1879 13.3919 63.415 418.776 533.013 533.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1200 3.2e-05 1024 240 448 521472 56.9851 26.9572 462.365 837.164 1383.66 1383.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 380 6.4e-05 1024 122 384 53760 61.7078 13.5311 43.4789 418.879 537.813 537.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1130 0.000128 4096 160 1536 137760 23.2195 28.411 1445.37 837.806 2334.88 2334.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1100 0.001024 512 320 224 12768 0.664224 0.37888 3.30016 25.3348 29.7793 29.8805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1940 0.001024 1024 70 64 18816 0.692224 0.74928 50.3255 51.8089 51.8647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1280 0.001024 2048 290 1824 16128 1.36317 28.1589 52.2949 81.8599 81.9173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 370 0.000512 1024 70 1216 18816 3.32938 1.59267 15.1404 50.8888 71.0812 71.1908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 460 6.4e-05 4096 100 4640 180096 128.946 55.7375 2106.91 1674.74 3966.5 3966.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1920 0.000512 2048 90 160 37968 3.48128 6.06618 120.553 130.144 130.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1320 3.2e-05 512 400 384 475136 36.9203 13.3517 120.386 417.775 588.689 588.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1200 3.2e-05 1024 240 448 522240 56.6502 26.8861 305.716 837.919 1227.37 1227.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 380 6.4e-05 1024 122 384 61440 60.2821 13.4902 32.8475 417.741 524.582 524.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1130 0.000128 4096 160 1536 138240 23.0687 28.3444 808.876 838.228 1698.59 1698.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1100 0.001024 512 320 224 13568 0.679104 0.388416 1.98787 25.674 28.8322 28.9319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1940 0.001024 1024 70 64 18944 0.708128 1.19059 51.1975 53.1413 53.1868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1280 0.001024 2048 290 1824 16320 1.36806 52.7209 52.5108 106.643 106.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 370 0.000512 1024 70 1216 20480 3.36906 1.66845 30.7388 52.4359 88.3374 88.4535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 460 6.4e-05 4096 100 4640 182272 127.995 55.6035 4078.69 1675.83 5938.29 5938.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1920 0.000512 2048 90 160 38080 3.47341 11.3302 119.617 134.468 134.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1320 3.2e-05 512 400 384 475136 36.952 13.3492 81.7368 417.733 550.018 550.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1200 3.2e-05 1024 240 448 520192 56.5648 26.8295 206.855 835.091 1125.53 1125.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 380 6.4e-05 1024 122 384 57344 61.0185 13.4872 39.3486 417.797 531.863 532.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1130 0.000128 4096 160 1536 137984 23.0581 28.33 553.576 836.944 1441.98 1442.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1100 0.001024 512 320 224 12800 0.670464 0.380704 1.42189 25.3766 27.9502 28.0535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1940 0.001024 1024 70 64 18816 0.708064 0.924064 49.8241 51.5004 51.5478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1280 0.001024 2048 290 1824 16256 1.37533 34.2606 52.4966 88.1743 88.2302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 370 0.000512 1024 70 1216 20480 3.37635 1.67187 20.7551 52.507 78.4416 78.5568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 460 6.4e-05 4096 100 4640 180224 128.077 55.5307 2711.69 1670.32 4565.78 4565.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1920 0.000512 2048 90 160 38016 3.47258 7.74851 116.897 128.161 128.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1320 3.2e-05 512 400 384 466944 36.5344 13.1466 66.7833 412.647 529.354 529.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1200 3.2e-05 1024 240 448 516096 56.568 26.7316 190.026 833.163 1106.67 1106.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 380 6.4e-05 1024 122 384 49152 61.3081 13.3202 33.0643 412.78 520.686 520.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1130 0.000128 4096 160 1536 137856 23.1566 28.3258 1343.31 838.025 2232.91 2232.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1100 0.001024 512 320 224 13056 0.677952 0.387072 1.22442 25.6045 27.9944 28.0945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1940 0.001024 1024 70 64 18816 0.692448 0.72752 47.0711 48.5317 48.5876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1280 0.001024 2048 290 1824 16128 1.36602 28.6451 52.3671 82.4193 82.4748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 370 0.000512 1024 70 1216 19968 3.35222 1.64336 17.2309 51.9524 74.3089 74.4235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 460 6.4e-05 4096 100 4640 178176 128.238 55.3694 2206.68 1667.26 4057.71 4057.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1920 0.000512 2048 90 160 37824 3.46202 6.63139 118.151 128.289 128.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1320 3.2e-05 512 400 384 470016 36.6624 13.228 170.32 414.184 634.641 634.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1200 3.2e-05 1024 240 448 523008 56.6728 26.947 435.592 837.274 1356.67 1356.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 380 6.4e-05 1024 122 384 59904 60.0148 13.3958 45.1977 414.238 533.052 533.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1130 0.000128 4096 160 1536 138240 23.1068 28.3892 1137.35 837.534 2026.46 2026.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1100 0.001024 512 320 224 13248 0.67728 0.388512 2.84352 25.5672 29.5744 29.6709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1940 0.001024 1024 70 64 18936 0.710208 1.66608 50.9772 53.3956 53.4437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1280 0.001024 2048 290 1824 16272 1.36685 77.9365 52.3752 131.721 131.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 370 0.000512 1024 70 1216 20160 3.35974 1.64045 43.7639 51.99 100.883 100.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 460 6.4e-05 4096 100 4640 182016 128.279 55.7056 5816.85 1674.53 7675.53 7675.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1920 0.000512 2048 90 160 38088 3.47264 16.094 121.426 141.034 141.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1320 3.2e-05 512 400 384 460800 36.3239 13.0601 108.053 408.496 566.187 566.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1200 3.2e-05 1024 240 448 520704 56.4573 26.8409 271.342 835.178 1190.01 1190.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 380 6.4e-05 1024 122 384 55296 59.6672 13.2561 27.0337 408.571 508.743 508.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1130 0.000128 4096 160 1536 138240 23.0666 28.39 727.954 838.806 1618.29 1618.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1100 0.001024 512 320 224 12672 0.673152 0.380928 1.81978 25.4419 28.4144 28.5225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1940 0.001024 1024 70 64 18864 0.710656 1.06506 47.8374 49.6556 49.7048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1280 0.001024 2048 290 1824 16128 1.36294 48.7731 52.2369 102.414 102.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 370 0.000512 1024 70 1216 19584 3.32445 1.61398 27.1025 51.3739 83.5433 83.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 460 6.4e-05 4096 100 4640 179712 128.175 55.5663 3699.65 1670.55 5554.11 5554.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1920 0.000512 2048 90 160 38016 3.46931 10.3444 118.928 132.784 132.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1320 3.2e-05 512 400 384 442368 38.1318 13.0723 85.7675 408.201 545.414 545.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1200 3.2e-05 1024 240 448 518400 56.826 26.8705 223.388 834.559 1141.83 1141.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 380 6.4e-05 1024 122 384 55296 59.727 13.2738 57.3789 408.26 538.849 539.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1130 0.000128 4096 160 1536 137808 23.1035 28.3856 593.642 837.716 1482.92 1483.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1100 0.001024 512 320 224 12960 0.675968 0.383296 1.71754 25.4773 28.3548 28.4522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1940 0.001024 1024 70 64 18792 0.711424 0.966528 49.9186 51.6393 51.6887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1280 0.001024 2048 290 1824 15984 1.35174 40.2371 52.0026 93.6323 93.6869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 370 0.000512 1024 70 1216 19008 3.37341 1.61382 22.3106 51.4269 78.8538 78.9689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 460 6.4e-05 4096 100 4640 179712 128.543 55.653 3017.74 1670.12 4872.21 4872.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1920 0.000512 2048 90 160 37800 3.46829 8.43322 119.505 131.448 131.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1320 3.2e-05 512 400 384 481280 36.477 13.392 164.158 419.088 633.362 633.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1200 3.2e-05 1024 240 448 522240 56.655 26.9271 401.962 837.814 1323.54 1323.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 380 6.4e-05 1024 122 384 61440 60.5516 13.5131 43.1128 419.141 536.526 536.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1130 0.000128 4096 160 1536 138240 23.1047 28.3788 1062.58 838.108 1952.25 1952.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1100 0.001024 512 320 224 13120 0.67264 0.385664 2.70115 25.514 29.3748 29.4765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1940 0.001024 1024 70 64 18960 0.735776 1.52336 51.2828 53.5835 53.6291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1280 0.001024 2048 290 1824 16240 1.36464 72.866 52.325 126.598 126.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 370 0.000512 1024 70 1216 19840 3.35075 1.63069 40.5158 51.7646 97.3884 97.5043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 460 6.4e-05 4096 100 4640 183040 127.803 55.6682 5508.54 1675.72 7367.9 7368.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1920 0.000512 2048 90 160 38080 3.4775 15.0603 121.53 140.109 140.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1320 3.2e-05 512 400 384 471040 36.0847 13.1466 108.171 412.196 569.845 570.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1200 3.2e-05 1024 240 448 522240 56.5675 26.878 270.663 837.748 1192.05 1192.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 380 6.4e-05 1024 122 384 51200 60.8633 13.3161 25.1673 412.289 511.853 512.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1130 0.000128 4096 160 1536 137920 23.0318 28.3411 718.355 836.639 1606.44 1606.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1100 0.001024 512 320 224 12800 0.679584 0.38912 1.79104 25.566 28.5253 28.6188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1940 0.001024 1024 70 64 18880 0.755872 1.17005 51.2739 53.2437 53.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1280 0.001024 2048 290 1824 16160 1.36397 48.7342 52.3141 102.455 102.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 370 0.000512 1024 70 1216 19200 3.37981 1.64454 26.5604 51.8529 83.5661 83.6801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 460 6.4e-05 4096 100 4640 181760 127.899 55.5827 3671.91 1675.82 5531.38 5531.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1920 0.000512 2048 90 160 37920 3.47005 10.3404 120.279 134.133 134.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1320 3.2e-05 512 400 384 460800 37.162 13.1586 89.3624 412.647 552.585 552.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1200 3.2e-05 1024 240 448 514560 57.2708 26.8739 222.538 835.201 1142.08 1142.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 380 6.4e-05 1024 122 384 46080 61.726 13.3407 19.4009 412.716 507.399 507.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1130 0.000128 4096 160 1536 137760 23.0815 28.3744 601.558 838.705 1491.8 1491.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1100 0.001024 512 320 224 12480 0.686304 0.38912 1.59728 25.6281 28.4011 28.5075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1940 0.001024 1024 70 64 18720 0.710656 1.11549 50.9284 52.7961 52.8425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1280 0.001024 2048 290 1824 16080 1.36253 40.625 52.3659 94.4006 94.4594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 370 0.000512 1024 70 1216 19200 3.39514 1.64646 22.334 52.0073 79.5099 79.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 460 6.4e-05 4096 100 4640 180480 128.011 55.5993 3074 1670.85 4928.62 4928.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1920 0.000512 2048 90 160 37920 3.47501 8.68595 118.919 131.125 131.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1320 3.2e-05 512 400 384 466944 36.4617 13.149 151.799 412.31 613.968 614.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1200 3.2e-05 1024 240 448 522240 56.4795 26.8566 384 836.608 1304.14 1304.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 380 6.4e-05 1024 122 384 55296 60.3096 13.3181 36.8521 412.375 523.068 523.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1130 0.000128 4096 160 1536 138240 23.0216 28.3365 1006.21 838.169 1895.81 1895.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1100 0.001024 512 320 224 13056 0.674752 0.382976 2.29936 25.5263 28.9796 29.0828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1940 0.001024 1024 70 64 18912 0.708672 1.46893 50.9836 53.2062 53.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1280 0.001024 2048 290 1824 16224 1.36291 68.5251 52.3318 122.263 122.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 370 0.000512 1024 70 1216 19968 3.33485 1.6367 38.5892 51.7891 95.478 95.5943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 460 6.4e-05 4096 100 4640 181248 127.822 55.5827 5134.99 1673.86 6992.43 6992.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1920 0.000512 2048 90 160 38016 3.47107 14.499 121.178 139.19 139.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1320 3.2e-05 512 400 384 466944 36.5017 13.1524 98.7654 412.647 561.322 561.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1200 3.2e-05 1024 240 448 516096 56.6118 26.7287 245.317 833.162 1162.01 1162.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 380 6.4e-05 1024 122 384 49152 61.1677 13.3224 22.0644 412.699 509.469 509.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1130 0.000128 4096 160 1536 137856 23.0305 28.3271 652.955 838.02 1542.41 1542.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1100 0.001024 512 320 224 13056 0.676928 0.386144 1.67424 25.598 28.4378 28.5334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1940 0.001024 1024 70 64 18816 0.757152 0.962944 51.2594 53.0212 53.0681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1280 0.001024 2048 290 1824 16128 1.36109 44.5753 52.3697 98.3489 98.4073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 370 0.000512 1024 70 1216 19968 3.35053 1.64304 25.4793 51.9528 82.5586 82.6782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 460 6.4e-05 4096 100 4640 178176 128.242 55.3644 3287.48 1666.65 5137.92 5138.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1920 0.000512 2048 90 160 37824 3.46963 9.49789 118.149 131.161 131.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1320 3.2e-05 512 400 384 442368 35.5536 12.8328 81.5904 396.228 526.449 526.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1200 3.2e-05 1024 240 448 516096 55.9964 26.5564 214.644 829.177 1126.56 1126.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 380 6.4e-05 1024 122 384 36864 60.2066 13.2485 14.7599 396.329 484.756 484.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1130 0.000128 4096 160 1536 137664 22.9935 28.3161 567.986 836.488 1455.86 1455.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1100 0.001024 512 320 224 11520 0.66672 0.372736 1.42349 25.1508 27.7137 27.8062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1940 0.001024 1024 70 64 18720 0.741568 0.83568 51.2553 52.8775 52.9244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1280 0.001024 2048 290 1824 15840 1.35114 38.443 51.852 91.6884 91.7442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 370 0.000512 1024 70 1216 18432 3.26586 1.55728 20.5366 50.0198 75.5142 75.6326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 460 6.4e-05 4096 100 4640 175104 128.185 55.1586 2796.87 1658.91 4639.29 4639.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1920 0.000512 2048 90 160 37728 3.46522 8.26179 118.506 130.276 130.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1320 3.2e-05 512 400 384 473600 36.0223 13.1833 151.5 412.592 613.543 613.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1200 3.2e-05 1024 240 448 521600 56.851 26.9524 376.945 837.686 1298.62 1298.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 380 6.4e-05 1024 122 384 57600 60.1228 13.3536 37.8012 412.635 524.123 524.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1130 0.000128 4096 160 1536 138000 23.2161 28.4188 990.719 838.059 1880.49 1880.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1100 0.001024 512 320 224 13200 0.674752 0.38368 2.39658 25.5345 29.0929 29.1901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1940 0.001024 1024 70 64 18900 0.70896 1.51552 50.0335 52.3011 52.3478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1280 0.001024 2048 290 1824 16200 1.36192 67.6487 52.3116 121.365 121.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 370 0.000512 1024 70 1216 20000 3.35635 1.6296 37.9219 51.8289 94.864 94.9794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 460 6.4e-05 4096 100 4640 182400 128.27 55.7417 5093.41 1675.44 6953.04 6953.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1920 0.000512 2048 90 160 38100 3.48512 14.3552 120.663 138.545 138.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1320 3.2e-05 512 400 384 460800 37.2091 13.1772 102.569 412.312 565.516 565.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1200 3.2e-05 1024 240 448 518400 56.5389 26.7981 259.455 832.833 1175.81 1175.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 380 6.4e-05 1024 122 384 51200 61.0522 13.3467 24.1238 412.381 511.124 511.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1130 0.000128 4096 160 1536 138000 23.1444 28.3976 693.367 837.91 1582.89 1582.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1100 0.001024 512 320 224 12800 0.680064 0.392096 1.80154 25.5941 28.5702 28.6659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1940 0.001024 1024 70 64 18800 0.705312 1.0361 50.1458 51.928 51.9759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1280 0.001024 2048 290 1824 16000 1.35606 46.4796 52.0033 99.8829 99.9382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 370 0.000512 1024 70 1216 19200 3.39814 1.64176 25.4623 51.9249 82.5591 82.6737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 460 6.4e-05 4096 100 4640 179200 128.376 55.5317 3529.12 1666.01 5379.21 5379.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1920 0.000512 2048 90 160 38000 3.48656 9.71421 118.645 131.89 131.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1320 3.2e-05 512 400 384 460800 37.237 13.1863 85.6525 412.435 548.765 548.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1200 3.2e-05 1024 240 448 518400 57.3074 26.957 216.737 837.354 1138.54 1138.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 380 6.4e-05 1024 122 384 57600 60.2247 13.3571 23.026 412.548 509.375 509.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1130 0.000128 4096 160 1536 137400 23.1625 28.3975 572.607 835.309 1459.55 1459.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1100 0.001024 512 320 224 13200 0.6856 0.390336 1.56819 25.6637 28.4076 28.5082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1940 0.001024 1024 70 64 18600 0.708512 0.882688 49.5967 51.2296 51.2773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1280 0.001024 2048 290 1824 15900 1.35635 38.6396 52.0088 92.0477 92.1035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 370 0.000512 1024 70 1216 19200 3.41248 1.64659 21.5273 52.0592 78.7716 78.8898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 460 6.4e-05 4096 100 4640 182400 128.459 55.7497 2958.15 1675.32 4817.84 4817.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1920 0.000512 2048 90 160 37800 3.47238 8.704 118.149 130.368 130.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1320 3.2e-05 512 400 384 473088 36.1896 13.2002 145.854 414.016 609.512 609.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1200 3.2e-05 1024 240 448 519680 56.885 26.8905 363.079 837.269 1284.32 1284.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 380 6.4e-05 1024 122 384 57344 60.2288 13.3637 37.0483 414.067 524.924 525.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1130 0.000128 4096 160 1536 138208 23.0828 28.3771 969.177 838.882 1859.6 1859.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1100 0.001024 512 320 224 12992 0.679936 0.38592 2.29366 25.59 29.0518 29.1515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1940 0.001024 1024 70 64 18928 0.712256 1.36259 50.1963 52.3153 52.3617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1280 0.001024 2048 290 1824 16240 1.3688 65.6951 52.4602 119.569 119.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 370 0.000512 1024 70 1216 19712 3.37232 1.6456 36.1143 52.0224 93.2844 93.4011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 460 6.4e-05 4096 100 4640 180992 128.248 55.6658 4953.27 1675.36 6812.71 6812.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1920 0.000512 2048 90 160 38080 3.49229 13.6498 119.368 136.555 136.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1320 3.2e-05 512 400 384 458752 35.7658 13.0478 98.8617 404.473 552.394 552.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1200 3.2e-05 1024 240 448 516096 57.3383 26.8652 250.695 837.418 1172.5 1172.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 380 6.4e-05 1024 122 384 43008 60.7591 13.2301 20.0928 404.538 498.825 498.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1130 0.000128 4096 160 1536 137984 23.0143 28.3208 675.522 838.292 1565.22 1565.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1100 0.001024 512 320 224 12544 0.666752 0.383392 1.70349 25.3707 28.2212 28.3177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1940 0.001024 1024 70 64 18816 0.760512 1.13066 51.3004 53.2354 53.2793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1280 0.001024 2048 290 1824 16128 1.36451 45.4676 52.4593 99.3327 99.3874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 370 0.000512 1024 70 1216 17920 3.35962 1.59539 23.1987 50.966 79.2485 79.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 460 6.4e-05 4096 100 4640 179200 128.694 55.6017 3421.26 1675.87 5281.59 5281.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1920 0.000512 2048 90 160 37856 3.47126 9.81229 120.175 133.5 133.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1320 3.2e-05 512 400 384 430080 38.5419 13.0622 77.6066 404.492 533.95 534.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1200 3.2e-05 1024 240 448 516096 57.4534 26.903 207.994 837.47 1130.01 1130.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 380 6.4e-05 1024 122 384 43008 60.8919 13.2854 16.8055 404.636 495.826 495.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1130 0.000128 4096 160 1536 137760 23.0784 28.375 554.016 838.795 1444.34 1444.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1100 0.001024 512 320 224 12096 0.678112 0.380608 1.43728 25.4423 28.0382 28.1372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1940 0.001024 1024 70 64 18480 0.755712 0.955584 49.9466 51.701 51.7465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1280 0.001024 2048 290 1824 15792 1.35296 37.1819 51.8517 90.4286 90.4806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 370 0.000512 1024 70 1216 18816 3.34218 1.59578 20.6289 51.1142 76.8083 76.9245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 460 6.4e-05 4096 100 4640 177408 129.114 55.654 2774.72 1675.67 4635.32 4635.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1920 0.000512 2048 90 160 37632 3.4609 8.37837 117.824 129.705 129.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1320 3.2e-05 512 400 384 460800 37.1752 13.1713 138.646 412.156 601.401 601.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1200 3.2e-05 1024 240 448 518400 56.8579 26.8957 351.973 834.227 1270.14 1270.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 380 6.4e-05 1024 122 384 53760 60.8247 13.3468 34.0468 412.207 520.634 520.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1130 0.000128 4096 160 1536 138000 23.1342 28.3828 953.722 837.245 1842.56 1842.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1100 0.001024 512 320 224 12960 0.67856 0.38528 2.38931 25.5372 29.0937 29.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1940 0.001024 1024 70 64 18840 0.708096 1.42544 50.9298 53.1055 53.1524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1280 0.001024 2048 290 1824 16200 1.36253 64.3523 52.3195 118.082 118.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 370 0.000512 1024 70 1216 20160 3.34365 1.6319 36.1334 51.7965 93.0337 93.1451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 460 6.4e-05 4096 100 4640 180480 128.329 55.6184 4876.63 1668.59 6729.33 6729.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1920 0.000512 2048 90 160 38040 3.48 13.5025 118.776 135.802 135.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1320 3.2e-05 512 400 384 460800 37.138 13.1607 100.566 412.639 563.752 563.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1200 3.2e-05 1024 240 448 514560 57.3077 26.8433 253.978 835.199 1173.51 1173.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 380 6.4e-05 1024 122 384 46080 61.7343 13.3332 21.5029 412.713 509.492 509.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1130 0.000128 4096 160 1536 137760 23.0825 28.3812 676.056 838.715 1566.31 1566.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1100 0.001024 512 320 224 12480 0.687232 0.389376 1.77168 25.6324 28.5783 28.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1940 0.001024 1024 70 64 18720 0.764896 1.1991 51.1886 53.1956 53.2419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1280 0.001024 2048 290 1824 16080 1.36205 46.3214 52.3696 100.096 100.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 370 0.000512 1024 70 1216 19200 3.38877 1.64621 25.2188 52.0095 82.3859 82.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 460 6.4e-05 4096 100 4640 180480 127.961 55.5926 3439.12 1670.86 5293.7 5293.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1920 0.000512 2048 90 160 37920 3.47341 9.8376 114.714 128.066 128.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1320 3.2e-05 512 400 384 414720 39.6169 13.0643 75.1302 402.456 530.513 530.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1200 3.2e-05 1024 240 448 518400 56.8579 26.8823 209.821 835.459 1129.21 1129.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 380 6.4e-05 1024 122 384 46080 60.3068 13.228 18.1621 402.616 494.527 494.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1130 0.000128 4096 160 1536 137520 23.1522 28.3996 561.158 836.866 1449.65 1449.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1100 0.001024 512 320 224 11520 0.68416 0.38096 1.54214 25.3932 28.1016 28.1984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1940 0.001024 1024 70 64 18360 0.746048 1.03235 49.8212 51.6433 51.6908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1280 0.001024 2048 290 1824 15840 1.3537 37.6873 52.0442 91.1286 91.1852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 370 0.000512 1024 70 1216 17280 3.40931 1.58947 18.7936 50.8886 74.8112 74.9258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 460 6.4e-05 4096 100 4640 178560 129.007 55.6719 2845.4 1671.68 4701.92 4702.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1920 0.000512 2048 90 160 37800 3.47574 8.15162 120.06 131.732 131.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1320 3.2e-05 512 400 384 475136 36.9036 13.3449 144.498 417.755 612.75 612.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1200 3.2e-05 1024 240 448 520192 56.5648 26.8294 360.166 835.133 1278.88 1279.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 380 6.4e-05 1024 122 384 57344 60.8594 13.482 36.6003 417.824 528.978 529.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1130 0.000128 4096 160 1536 137984 23.0542 28.3316 949.084 836.983 1837.53 1837.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1100 0.001024 512 320 224 12800 0.66624 0.380192 2.32685 25.3729 28.8467 28.9483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1940 0.001024 1024 70 64 18816 0.710112 1.51552 49.9037 52.1727 52.2199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1280 0.001024 2048 290 1824 16256 1.36774 65.106 52.498 119.015 119.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 370 0.000512 1024 70 1216 20480 3.37786 1.66947 37.1848 52.5132 94.8713 94.9903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 460 6.4e-05 4096 100 4640 180224 128.028 55.5458 4830.39 1670.42 6684.54 6684.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1920 0.000512 2048 90 160 38016 3.46957 13.4886 119.966 136.969 137.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1320 3.2e-05 512 400 384 458752 38.3936 13.3504 95.4028 418.233 565.627 565.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1200 3.2e-05 1024 240 448 516096 57.0686 26.8175 242.931 836.252 1163.26 1163.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 380 6.4e-05 1024 122 384 49152 62.1517 13.5036 21.9376 418.329 516.128 516.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1130 0.000128 4096 160 1536 137728 23.0589 28.3253 641.597 837.092 1530.15 1530.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1100 0.001024 512 320 224 12288 0.65968 0.37888 1.64448 25.1306 27.9136 28.0094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1940 0.001024 1024 70 64 18688 0.754528 1.19334 50.1181 52.109 52.1564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1280 0.001024 2048 290 1824 16128 1.37011 43.6511 52.5462 97.6084 97.6652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 370 0.000512 1024 70 1216 18432 3.26525 1.56051 23.4196 49.9794 78.349 78.4651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 460 6.4e-05 4096 100 4640 180224 128.07 55.5514 3272.41 1672.68 5128.88 5129.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1920 0.000512 2048 90 160 37888 3.47142 9.13648 119.052 131.703 131.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1320 3.2e-05 512 400 384 442368 35.6167 12.8311 82.5396 396.251 527.488 527.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1200 3.2e-05 1024 240 448 503808 56.9181 26.4473 211.336 825.087 1119.97 1120.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 380 6.4e-05 1024 122 384 24576 62.4957 13.1604 10.7277 396.427 483.022 483.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1130 0.000128 4096 160 1536 136704 23.0398 28.311 586.799 834.844 1473.07 1473.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1100 0.001024 512 320 224 12288 0.664896 0.373952 1.62733 25.2116 27.9794 28.0797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1940 0.001024 1024 70 64 18432 0.754112 1.07462 49.9425 51.8133 51.8615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1280 0.001024 2048 290 1824 15744 1.35181 38.7514 51.8473 91.9931 92.0476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 370 0.000512 1024 70 1216 18432 3.28301 1.57082 20.4126 50.141 75.5363 75.6533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 460 6.4e-05 4096 100 4640 172032 128.096 54.9642 2861.89 1651.02 4696.13 4696.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1920 0.000512 2048 90 160 37632 3.46653 8.8895 117.795 130.194 130.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1320 3.2e-05 512 400 400 466944 37.5591 13.3424 111.913 417.752 580.821 581.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1200 3.2e-05 1024 240 440 512000 58.211 26.882 506.846 837.873 1430 1430.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 380 6.4e-05 1024 122 400 45056 62.8223 13.4861 37.9366 417.795 532.26 532.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1130 0.000128 4096 160 1520 138176 23.0898 28.3421 1442.11 837.975 2331.6 2331.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1100 0.001024 512 320 240 13568 0.676864 0.38944 3.47747 25.6558 30.3028 30.4059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1940 0.001024 1024 70 80 18912 0.694816 1.36438 47.6083 49.7115 49.7664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1280 0.001024 2048 290 1840 16320 1.37011 50.389 52.4946 104.296 104.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 370 0.000512 1024 70 1240 20480 3.36454 1.68566 28.7164 52.395 86.2895 86.3908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 460 6.4e-05 4096 100 4640 183296 127.569 55.5848 3815.29 1675.72 5674.33 5674.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1920 0.000512 2048 90 160 38144 3.48154 10.4192 118.849 132.791 132.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1320 3.2e-05 512 400 400 466944 37.5805 13.3488 72.3532 417.714 541.24 541.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1200 3.2e-05 1024 240 440 512000 58.2781 26.8852 506.53 837.814 1429.69 1429.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 380 6.4e-05 1024 122 400 45056 63.0078 13.4822 36.6755 417.767 531.144 531.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1130 0.000128 4096 160 1520 138112 23.1607 28.3429 1441.48 838.208 2331.27 2331.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1100 0.001024 512 320 240 13568 0.677504 0.393792 3.51808 25.6786 30.3668 30.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1940 0.001024 1024 70 80 18880 0.740512 2.29376 51.3106 54.387 54.4439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1280 0.001024 2048 290 1840 16256 1.36765 32.2148 52.402 86.0256 86.0815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 370 0.000512 1024 70 1240 20480 3.37114 1.68755 18.8036 52.4251 76.4158 76.5152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 460 6.4e-05 4096 100 4640 183296 127.718 55.5918 2456.59 1675.57 4315.63 4315.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1920 0.000512 2048 90 160 38080 3.47958 6.70934 120.935 131.167 131.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1320 3.2e-05 512 400 400 471040 37.5478 13.3987 128.311 419.051 598.559 598.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1200 3.2e-05 1024 240 440 512000 57.985 26.9437 325.664 837.735 1248.52 1248.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 380 6.4e-05 1024 122 400 46080 62.9903 13.5296 41.6137 419.083 537.431 537.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1130 0.000128 4096 160 1520 138160 23.2299 28.4103 1578.95 837.855 2468.53 2468.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1100 0.001024 512 320 240 13440 0.676192 0.388384 3.97098 25.5935 30.728 30.8282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1940 0.001024 1024 70 80 18880 0.697472 1.50371 46.6359 48.8801 48.9329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1280 0.001024 2048 290 1840 16280 1.36659 57.9031 52.4001 111.713 111.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 370 0.000512 1024 70 1240 20160 3.37085 1.64595 32.6892 52.1299 89.9656 90.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 460 6.4e-05 4096 100 4640 183040 128.215 55.7199 4349.52 1675.38 6209.01 6209.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1920 0.000512 2048 90 160 38160 3.48774 12.004 119.727 135.263 135.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1320 3.2e-05 512 400 400 471040 37.512 13.3844 83.6936 419.49 554.334 554.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1200 3.2e-05 1024 240 440 512000 58.1584 27.0678 571.517 838.61 1495.55 1495.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 380 6.4e-05 1024 122 400 46080 62.9429 13.5148 40.9918 419.459 537.126 537.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1130 0.000128 4096 160 1520 138080 23.126 28.3853 1632.2 838.945 2522.74 2522.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1100 0.001024 512 320 240 13120 0.67024 0.387072 3.8145 25.5267 30.5001 30.6053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1940 0.001024 1024 70 80 18800 0.691456 0.997568 50.2721 52.0029 52.0612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1280 0.001024 2048 290 1840 16240 1.36621 36.7493 52.4488 90.606 90.6624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 370 0.000512 1024 70 1240 19840 3.34698 1.63066 20.7234 51.8053 77.6317 77.7316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 460 6.4e-05 4096 100 4640 183040 127.889 55.6699 2758.36 1677.23 4619.32 4619.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1920 0.000512 2048 90 160 38080 3.48147 7.60016 119.526 130.651 130.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1320 3.2e-05 512 400 400 460800 37.1996 13.1724 67.6963 412.519 530.828 531.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1200 3.2e-05 1024 240 440 506880 58.5465 26.8718 564.407 834.962 1484.99 1485.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 380 6.4e-05 1024 122 400 38400 63.1398 13.3947 35.4201 412.508 524.675 524.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1130 0.000128 4096 160 1520 138000 23.1623 28.3832 1628.04 838.044 2517.71 2517.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1100 0.001024 512 320 240 12960 0.674336 0.384672 3.78906 25.5506 30.5021 30.5972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1940 0.001024 1024 70 80 18720 0.690848 2.42688 51.1198 54.2809 54.3348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1280 0.001024 2048 290 1840 16200 1.364 30.1394 52.4356 83.9836 84.0403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 370 0.000512 1024 70 1240 19200 3.39075 1.65069 16.7034 51.8415 73.7181 73.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 460 6.4e-05 4096 100 4640 180480 128.316 55.6035 2214.83 1670.05 4068.96 4069.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1920 0.000512 2048 90 160 38040 3.4775 6.3705 121.104 130.996 131.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1320 3.2e-05 512 400 400 466944 37.2659 13.3146 117.368 416.732 584.935 585.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 40 1200 3.2e-05 1024 240 440 509952 58.0128 26.8936 297.416 837.206 1219.72 1219.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 380 6.4e-05 1024 122 400 43008 62.9273 13.4569 34.2241 416.918 527.744 527.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1130 0.000128 4096 160 1520 138240 23.078 28.4094 778.295 838.911 1668.79 1668.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1100 0.001024 512 320 240 13440 0.6784 0.386784 2.06413 25.6308 28.8594 28.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1940 0.001024 1024 70 80 18864 0.691968 1.40275 51.2119 53.3486 53.4019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1280 0.001024 2048 290 1840 16272 1.36605 52.8461 52.4513 106.708 106.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 370 0.000512 1024 70 1240 20352 3.35942 1.65082 30.1333 52.2827 87.5587 87.6688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 460 6.4e-05 4096 100 4640 182784 127.861 55.6687 3984.93 1675.08 5843.72 5843.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1920 0.000512 2048 90 160 38112 3.47882 10.8937 120.56 134.975 135.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1320 3.2e-05 512 400 400 454656 37.6247 13.1432 75.8217 412.583 539.424 539.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1200 3.2e-05 1024 240 440 509952 57.9313 26.9396 206.198 837.169 1128.43 1128.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 380 6.4e-05 1024 122 400 36864 63.2648 13.3386 27.018 412.647 516.485 516.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1130 0.000128 4096 160 1520 138048 23.1348 28.332 1368.35 838.543 2258.46 2258.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1100 0.001024 512 320 240 13056 0.674592 0.389504 1.37242 25.5414 28.0794 28.1784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1940 0.001024 1024 70 80 18816 0.70656 0.956736 51.284 52.989 53.0462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1280 0.001024 2048 290 1840 16224 1.36653 34.9389 52.4455 88.7951 88.8519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 370 0.000512 1024 70 1240 19968 3.34112 1.63798 19.557 51.8222 76.4861 76.6013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 460 6.4e-05 4096 100 4640 182784 127.584 55.5862 2600.33 1675.18 4458.86 4459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1920 0.000512 2048 90 160 38016 3.46915 7.36822 117.241 128.121 128.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1320 3.2e-05 512 400 400 442368 38.0958 13.064 61.6333 408.038 521.077 521.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1200 3.2e-05 1024 240 440 506880 58.4816 26.8411 504.597 834.232 1424.35 1424.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 380 6.4e-05 1024 122 400 36864 62.6747 13.2622 28.7831 408.061 512.997 513.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1130 0.000128 4096 160 1520 137952 23.161 28.3733 1386.97 837.941 2276.52 2276.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1100 0.001024 512 320 240 12672 0.673824 0.382624 3.34186 25.4281 29.9284 30.0269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1940 0.001024 1024 70 80 18720 0.690656 0.80176 50.3543 51.8902 51.9476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1280 0.001024 2048 290 1840 16128 1.36429 28.3904 52.2531 82.0522 82.1101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 370 0.000512 1024 70 1240 19584 3.3272 1.61331 15.9658 51.3139 72.3492 72.4481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 460 6.4e-05 4096 100 4640 182016 127.615 55.5736 2127.13 1670.36 3980.85 3980.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1920 0.000512 2048 90 160 38016 3.48253 6.09917 119.855 129.481 129.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1320 3.2e-05 512 400 400 465920 37.8573 13.3887 167.904 418.412 637.82 638.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1200 3.2e-05 1024 240 440 510720 58.0869 26.9499 417.631 836.446 1339.31 1339.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 380 6.4e-05 1024 122 400 43008 63.45 13.525 33.9407 418.363 529.491 529.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1130 0.000128 4096 160 1520 138096 23.1287 28.3832 1103.08 837.912 1992.58 1992.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1100 0.001024 512 320 240 13440 0.67392 0.382304 3.03933 25.5433 29.7374 29.8369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1940 0.001024 1024 70 80 18872 0.710656 1.97322 48.9204 51.6472 51.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1280 0.001024 2048 290 1840 16296 1.36602 75.7934 52.4916 129.692 129.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 370 0.000512 1024 70 1240 20608 3.37677 1.66835 44.2152 52.5103 101.897 102.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 460 6.4e-05 4096 100 4640 182784 128.107 55.7179 5658.37 1672.84 7515.2 7515.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1920 0.000512 2048 90 160 38136 3.48643 15.8377 116.127 135.496 135.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1320 3.2e-05 512 400 400 458752 37.4907 13.2058 107.13 413.575 571.654 571.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1200 3.2e-05 1024 240 440 508928 58.1997 26.8959 259.866 836.378 1181.53 1181.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 380 6.4e-05 1024 122 400 35840 63.609 13.4799 39.8815 413.633 530.812 530.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1130 0.000128 4096 160 1520 137984 23.0748 28.3845 693.481 837.992 1583.01 1583.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1100 0.001024 512 320 240 13440 0.674144 0.390784 1.9321 25.5764 28.6728 28.7756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1940 0.001024 1024 70 80 18816 0.709888 1.24301 51.0221 53.0146 53.0611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1280 0.001024 2048 290 1840 16240 1.36595 48.1075 52.4791 101.995 102.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 370 0.000512 1024 70 1240 19712 3.36698 1.64272 26.8818 51.9642 83.9849 84.1011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 460 6.4e-05 4096 100 4640 182784 127.815 55.657 3565.12 1672.91 5421.68 5421.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1920 0.000512 2048 90 160 38080 3.49619 9.77101 119.265 132.575 132.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1320 3.2e-05 512 400 400 451584 39.2923 13.3898 86.3112 418.471 557.71 557.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1200 3.2e-05 1024 240 440 510720 58.0871 26.9253 249.469 836.578 1171.25 1171.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 380 6.4e-05 1024 122 400 43008 63.4511 13.5299 47.6072 418.508 543.309 543.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1130 0.000128 4096 160 1520 137760 23.1443 28.3894 2083.41 837.206 2972.24 2972.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1100 0.001024 512 320 240 12768 0.666528 0.37888 1.58387 25.3183 28.0512 28.1473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1940 0.001024 1024 70 80 18648 0.692224 1.21418 49.3864 51.3343 51.3893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1280 0.001024 2048 290 1840 16128 1.36838 39.3114 52.3385 93.0622 93.1185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 370 0.000512 1024 70 1240 18816 3.33171 1.58694 21.3008 50.8458 77.1938 77.3113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 460 6.4e-05 4096 100 4640 182784 128.153 55.7225 2910.74 1673.55 4768.32 4768.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1920 0.000512 2048 90 160 37968 3.47136 8.36989 118.177 130.062 130.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1320 3.2e-05 512 400 400 466944 37.5531 13.3409 158.093 418.011 627.242 627.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1200 3.2e-05 1024 240 440 512000 57.843 26.8826 387.575 838.393 1310.88 1311.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 380 6.4e-05 1024 122 400 45056 62.8286 13.4836 32.6455 418.048 527.218 527.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1130 0.000128 4096 160 1520 138112 23.0339 28.3382 1019.91 838.619 1909.98 1910.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1100 0.001024 512 320 240 13568 0.678208 0.3888 2.82278 25.7263 29.7164 29.8107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1940 0.001024 1024 70 80 18880 0.73664 1.89242 51.3268 53.9976 54.0436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1280 0.001024 2048 290 1840 16256 1.36806 70.3846 52.5865 124.381 124.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 370 0.000512 1024 70 1240 20480 3.3712 1.6695 41.2476 52.4625 98.8787 98.9922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 460 6.4e-05 4096 100 4640 183296 127.677 55.5977 5280.25 1676.77 7140.46 7140.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1920 0.000512 2048 90 160 38080 3.48016 14.4713 120.506 138.502 138.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1320 3.2e-05 512 400 400 458752 38.3629 13.3434 101.125 418.108 571.188 571.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1200 3.2e-05 1024 240 440 507904 58.06 26.822 245.89 835.852 1166.81 1166.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 380 6.4e-05 1024 122 400 40960 63.5347 13.4869 19.6879 418.116 515.042 515.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1130 0.000128 4096 160 1520 137728 23.0602 28.3244 659.447 837.707 1548.61 1548.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1100 0.001024 512 320 240 12800 0.668864 0.38096 1.83984 25.3912 28.3806 28.4823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1940 0.001024 1024 70 80 18816 0.715648 1.34963 51.1584 53.2674 53.3134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1280 0.001024 2048 290 1840 16128 1.36006 43.0779 52.2711 96.7526 96.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 370 0.000512 1024 70 1240 20480 3.38234 1.67149 26.0616 52.5544 83.8012 83.9152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 460 6.4e-05 4096 100 4640 182272 127.66 55.5384 3329.5 1671.84 5184.71 5184.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1920 0.000512 2048 90 160 38016 3.47046 9.46995 119.007 131.991 132.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1320 3.2e-05 512 400 400 442368 38.8661 13.1428 79.1861 412.284 543.735 543.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1200 3.2e-05 1024 240 440 503808 58.0561 26.7311 197.793 832.426 1115.19 1115.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 380 6.4e-05 1024 122 400 36864 63.2857 13.3181 34.8927 412.333 524.048 524.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1130 0.000128 4096 160 1520 137856 23.038 28.3258 533.15 837.287 1421.88 1421.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1100 0.001024 512 320 240 13056 0.677568 0.388288 1.54115 25.588 28.2957 28.3962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1940 0.001024 1024 70 80 18624 0.758016 1.01376 50.0798 51.8961 51.9416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1280 0.001024 2048 290 1840 16128 1.36646 35.3235 52.3994 89.1333 89.1907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 370 0.000512 1024 70 1240 19968 3.36362 1.64378 20.6398 51.9052 77.6782 77.7957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 460 6.4e-05 4096 100 4640 181248 127.335 55.3662 2697.96 1665.2 4546.03 4546.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1920 0.000512 2048 90 160 37824 3.45907 7.7273 120.166 131.396 131.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1320 3.2e-05 512 400 400 460800 37.4578 13.2301 160.025 414.829 625.792 625.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1200 3.2e-05 1024 240 440 511488 58.089 26.944 394.114 838.253 1317.58 1317.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 380 6.4e-05 1024 122 400 41472 62.8814 13.3953 30.8564 414.719 522.061 522.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1130 0.000128 4096 160 1520 138096 23.1107 28.3818 1043.4 838.507 1933.48 1933.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1100 0.001024 512 320 240 13248 0.674048 0.386048 2.86138 25.5823 29.6053 29.7021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1940 0.001024 1024 70 80 18864 0.711872 1.92454 50.5761 53.2555 53.3012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1280 0.001024 2048 290 1840 16272 1.37226 72.9114 52.5147 126.842 126.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 370 0.000512 1024 70 1240 20160 3.36294 1.6385 41.5218 52.0533 98.7056 98.8169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 460 6.4e-05 4096 100 4640 183168 128.051 55.6991 5430.6 1677.44 7291.97 7292.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1920 0.000512 2048 90 160 38088 3.47136 15.1286 118.388 137.03 137.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1320 3.2e-05 512 400 400 442368 38.0774 13.0687 101.532 408.156 561.079 561.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1200 3.2e-05 1024 240 440 506880 58.1103 26.8943 253.902 834.457 1173.56 1173.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 380 6.4e-05 1024 122 400 36864 62.6171 13.2589 18.2526 408.293 502.636 502.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1130 0.000128 4096 160 1520 137952 23.0846 28.3793 679.894 838.091 1569.52 1569.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1100 0.001024 512 320 240 12672 0.675392 0.385024 1.74755 25.4307 28.3403 28.4385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1940 0.001024 1024 70 80 18720 0.708256 1.25402 50.9395 52.9442 52.9888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1280 0.001024 2048 290 1840 16128 1.36192 46.9971 52.2681 100.67 100.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 370 0.000512 1024 70 1240 19584 3.32701 1.61286 26.1704 51.329 82.5626 82.6772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 460 6.4e-05 4096 100 4640 182016 127.626 55.5623 3496.79 1669.11 5349.26 5349.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1920 0.000512 2048 90 160 38016 3.4816 9.92666 116.742 130.192 130.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1320 3.2e-05 512 400 400 442368 38.1523 13.0741 88.9346 408.161 548.569 548.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1200 3.2e-05 1024 240 440 504576 58.5632 26.8616 221.749 834.491 1141.85 1142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 380 6.4e-05 1024 122 400 27648 64.1568 13.4021 12.616 408.221 498.61 498.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1130 0.000128 4096 160 1520 137808 23.0974 28.3894 599.786 837.613 1488.96 1489.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1100 0.001024 512 320 240 12960 0.675744 0.3824 1.83891 25.4762 28.4724 28.5717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1940 0.001024 1024 70 80 18576 0.707744 1.24314 47.6761 49.6704 49.7152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1280 0.001024 2048 290 1840 15984 1.35782 41.591 52.0739 95.065 95.1211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 370 0.000512 1024 70 1240 19008 3.37677 1.61376 23.1609 51.6575 80.3952 80.5171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 460 6.4e-05 4096 100 4640 179712 128.536 55.6588 3055.91 1669.94 4910.21 4910.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1920 0.000512 2048 90 160 37800 3.4607 9.0071 116.348 128.859 128.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1320 3.2e-05 512 400 400 405504 39.0992 12.8304 72.8894 396.272 521.341 521.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 18 40 1200 3.2e-05 1024 240 440 497664 58.1704 26.5626 221.476 829.258 1135.65 1135.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 380 6.4e-05 1024 122 400 18432 63.2717 13.3689 17.336 396.384 490.574 490.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1130 0.000128 4096 160 1520 137088 22.9851 28.3229 530.118 836.587 1418.1 1418.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1100 0.001024 512 320 240 11520 0.668512 0.372896 1.45837 25.1536 27.7549 27.8528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1940 0.001024 1024 70 80 18432 0.68752 1.00147 48.4741 50.2065 50.2623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1280 0.001024 2048 290 1840 15840 1.35539 36.8082 51.9368 90.1444 90.2021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 370 0.000512 1024 70 1240 18432 3.27037 1.56422 20.2764 50.0248 75.271 75.3837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 460 6.4e-05 4096 100 4640 179712 126.802 55.1411 2725.51 1659.11 4566.73 4566.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1920 0.000512 2048 90 160 37728 3.46723 7.8439 117.461 128.816 128.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1320 3.2e-05 512 400 400 471040 37.5048 13.3908 155.027 419.402 625.577 625.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1200 3.2e-05 1024 240 440 512000 57.8839 27.0601 368.399 838.407 1291.93 1292.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 380 6.4e-05 1024 122 400 46080 62.8474 13.7392 32.1224 419.613 528.532 528.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1130 0.000128 4096 160 1520 138080 23.0808 28.381 982.392 838.692 1872.62 1872.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1100 0.001024 512 320 240 13120 0.67696 0.381856 2.64819 25.5217 29.3306 29.4262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1940 0.001024 1024 70 80 18800 0.72528 1.75878 51.2391 53.7677 53.8139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1280 0.001024 2048 290 1840 16240 1.36957 68.3295 52.438 122.181 122.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 370 0.000512 1024 70 1240 19840 3.34787 1.62653 38.2411 51.794 95.1364 95.2541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 460 6.4e-05 4096 100 4640 183040 127.836 55.6745 5087.31 1676.85 6947.83 6947.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1920 0.000512 2048 90 160 38080 3.47814 13.9534 118.452 135.928 135.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1320 3.2e-05 512 400 400 450560 38.0894 13.685 101.335 412.679 566.048 566.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1200 3.2e-05 1024 240 440 512000 57.8194 26.8842 249.98 838.735 1173.61 1173.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 380 6.4e-05 1024 122 400 40960 62.5767 13.3217 19.9073 412.7 508.724 508.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1130 0.000128 4096 160 1520 137600 23.0406 28.3501 664.43 838.059 1553.96 1554.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1100 0.001024 512 320 240 12800 0.67936 0.391168 1.91283 25.5831 28.6665 28.7665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1940 0.001024 1024 70 80 18720 0.709952 1.32954 51.0547 53.1377 53.1831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1280 0.001024 2048 290 1840 16160 1.37002 46.1047 52.4496 99.9682 100.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 370 0.000512 1024 70 1240 19200 3.3817 1.64208 25.3087 51.9154 82.3748 82.4895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 460 6.4e-05 4096 100 4640 181760 127.989 55.5855 3463.58 1677.68 5325 5325.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1920 0.000512 2048 90 160 37920 3.47606 9.48986 117.248 130.257 130.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1320 3.2e-05 512 400 400 460800 37.1352 13.1659 87.298 412.336 550.184 550.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1200 3.2e-05 1024 240 440 506880 58.1206 26.9722 207.046 834.581 1126.91 1127.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 380 6.4e-05 1024 122 400 30720 64.2019 13.5722 13.1083 412.448 503.545 503.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1130 0.000128 4096 160 1520 137760 23.081 28.3733 558.201 838.093 1447.82 1447.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1100 0.001024 512 320 240 12480 0.685504 0.38528 1.71325 25.6252 28.5065 28.6049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1940 0.001024 1024 70 80 18480 0.702496 1.22195 48.6346 50.6024 50.6491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1280 0.001024 2048 290 1840 16080 1.36771 38.6621 52.3979 92.471 92.5254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 370 0.000512 1024 70 1240 19200 3.39283 1.6425 21.5508 51.9744 78.689 78.8029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 460 6.4e-05 4096 100 4640 180480 127.991 55.581 2875.71 1669.63 4729.08 4729.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1920 0.000512 2048 90 160 37920 3.47491 8.43581 119.888 131.842 131.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1320 3.2e-05 512 400 400 450560 38.1464 13.1518 81.8484 412.448 545.839 546.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1200 3.2e-05 1024 240 440 512000 57.8685 26.8902 200.922 838.472 1124.34 1124.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 380 6.4e-05 1024 122 400 40960 62.7014 13.3268 35.0335 412.59 523.864 524.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1130 0.000128 4096 160 1520 136960 23.0441 28.3353 556.935 836.102 1444.49 1444.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1100 0.001024 512 320 240 12800 0.685088 0.38896 1.60531 25.6738 28.4547 28.5552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1940 0.001024 1024 70 80 18560 0.746112 1.16122 51.2225 53.1741 53.2215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1280 0.001024 2048 290 1840 16000 1.36806 37.7155 52.4078 91.5307 91.5855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 370 0.000512 1024 70 1240 17920 3.46125 1.64989 19.4609 52.0892 76.7916 76.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 460 6.4e-05 4096 100 4640 174080 128.011 54.9578 2775.79 1649.75 4608.68 4608.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1920 0.000512 2048 90 160 37760 3.47021 8.31648 116.816 128.645 128.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1320 3.2e-05 512 400 400 454656 37.6236 13.1417 140.432 412.625 604.067 604.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1200 3.2e-05 1024 240 440 509952 57.9296 26.8642 343.59 837.246 1265.82 1265.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 380 6.4e-05 1024 122 400 36864 63.1237 13.5292 25.0049 412.672 514.542 514.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1130 0.000128 4096 160 1520 138048 23.0236 28.3409 935.527 838.631 1825.6 1825.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1100 0.001024 512 320 240 13056 0.675456 0.385024 2.39219 25.5366 29.0889 29.1874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1940 0.001024 1024 70 80 18816 0.712704 1.70566 47.964 50.422 50.4708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1280 0.001024 2048 290 1840 16224 1.368 64.033 52.4503 117.894 117.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 370 0.000512 1024 70 1240 19968 3.33987 1.6384 35.8847 51.8349 92.8267 92.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 460 6.4e-05 4096 100 4640 182784 127.6 55.6018 4847.72 1675.23 6706.32 6706.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1920 0.000512 2048 90 160 38016 3.47136 13.2919 118.11 134.916 134.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1320 3.2e-05 512 400 400 442368 38.8459 13.1445 97.4046 412.311 561.954 562.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1200 3.2e-05 1024 240 440 503808 58.097 26.9665 243.037 832.481 1160.77 1160.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 380 6.4e-05 1024 122 400 36864 63.2262 13.6432 18.5485 412.349 507.977 508.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1130 0.000128 4096 160 1520 137856 23.0442 28.3315 659.321 837.337 1548.11 1548.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1100 0.001024 512 320 240 13056 0.679936 0.39424 1.83882 25.5882 28.5952 28.6931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1940 0.001024 1024 70 80 18624 0.707328 1.2104 49.9455 51.9084 51.9557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1280 0.001024 2048 290 1840 16128 1.36986 45.4569 52.4012 99.2708 99.3269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 370 0.000512 1024 70 1240 19968 3.35587 1.64285 25.7169 51.9102 82.7552 82.8708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 460 6.4e-05 4096 100 4640 181248 127.367 55.3652 3393.78 1666.08 5242.76 5242.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1920 0.000512 2048 90 160 37824 3.45645 9.60093 119.119 132.22 132.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1320 3.2e-05 512 400 400 405504 39.116 12.8324 74.3324 396.271 522.799 522.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1200 3.2e-05 1024 240 440 497664 58.1891 26.5598 197.709 829.272 1111.92 1112.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 380 6.4e-05 1024 122 400 18432 63.2798 13.2257 8.63629 396.39 481.748 481.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1130 0.000128 4096 160 1520 137088 22.9996 28.3279 539.311 836.586 1427.3 1427.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1100 0.001024 512 320 240 11520 0.66464 0.373536 1.50925 25.154 27.8018 27.8961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1940 0.001024 1024 70 80 18432 0.750368 1.01251 49.9734 51.7811 51.8265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1280 0.001024 2048 290 1840 15840 1.3577 37.1647 51.9347 90.4991 90.5534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 370 0.000512 1024 70 1240 18432 3.2663 1.56387 20.5584 50.0283 75.5419 75.6593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 460 6.4e-05 4096 100 4640 179712 126.818 55.1377 2771 1659.13 4612.26 4612.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1920 0.000512 2048 90 160 37728 3.46291 7.94266 117.467 128.915 128.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1320 3.2e-05 512 400 400 393216 40.284 12.8337 68.1617 396.329 517.859 518.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1200 3.2e-05 1024 240 440 491520 58.3516 26.4376 185.357 825.286 1095.61 1095.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 380 6.4e-05 1024 122 400 24576 62.4504 13.1626 10.802 396.513 483.145 483.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1130 0.000128 4096 160 1520 136704 23.0395 28.3054 506.288 835.041 1392.75 1392.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1100 0.001024 512 320 240 12288 0.667808 0.376832 1.52582 25.2203 27.8914 27.9927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1940 0.001024 1024 70 80 18432 0.755712 1.27181 50.1021 52.1739 52.2179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1280 0.001024 2048 290 1840 15744 1.35715 34.5801 51.9311 87.9108 87.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 370 0.000512 1024 70 1240 18432 3.28122 1.57136 19.0877 50.1548 74.2232 74.3353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 460 6.4e-05 4096 100 4640 178176 126.429 54.9702 2569.6 1651.93 4403.1 4403.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1920 0.000512 2048 90 160 37632 3.46547 7.42947 114.528 125.465 125.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1320 3.2e-05 512 400 400 460800 37.1594 13.1756 148.308 412.24 611.133 611.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1200 3.2e-05 1024 240 440 508800 58.4263 26.9527 357.969 836.978 1280.52 1280.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 380 6.4e-05 1024 122 400 38400 63.0688 13.3956 26.8679 412.29 515.834 515.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1130 0.000128 4096 160 1520 138000 23.2116 28.4194 957.459 837.34 1846.51 1846.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1100 0.001024 512 320 240 13200 0.674048 0.385024 2.4873 25.5263 29.1738 29.2702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1940 0.001024 1024 70 80 18800 0.710016 1.82067 50.0367 52.6107 52.6561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1280 0.001024 2048 290 1840 16200 1.36445 66.2082 52.3463 119.962 120.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 370 0.000512 1024 70 1240 20000 3.35456 1.6352 37.7221 51.7925 94.6349 94.7509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 460 6.4e-05 4096 100 4640 182400 128.295 55.7444 4968.73 1675.77 6828.71 6828.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1920 0.000512 2048 90 160 38100 3.49002 13.8629 120.467 137.862 137.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1320 3.2e-05 512 400 400 460800 37.1947 13.1768 101.522 412.234 564.378 564.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1200 3.2e-05 1024 240 440 505600 58.1182 26.7975 243.199 832.813 1161.12 1161.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 380 6.4e-05 1024 122 400 38400 63.0961 13.353 19.1699 412.283 508.118 508.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1130 0.000128 4096 160 1520 138000 23.1392 28.3894 653.38 837.721 1542.71 1542.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1100 0.001024 512 320 240 12800 0.683392 0.393152 1.90304 25.5914 28.6741 28.7726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1940 0.001024 1024 70 80 18600 0.709984 1.24957 50.006 52.0097 52.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1280 0.001024 2048 290 1840 16000 1.35805 45.2559 52.0668 98.7249 98.7808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 370 0.000512 1024 70 1240 19200 3.4025 1.63888 25.1551 51.9105 82.2282 82.3463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 460 6.4e-05 4096 100 4640 179200 128.395 55.5404 3315.48 1666.3 5165.88 5166.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1920 0.000512 2048 90 160 38000 3.4959 9.9328 117.556 131.028 131.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1320 3.2e-05 512 400 400 460800 37.2542 13.1845 88.2035 412.775 551.671 551.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1200 3.2e-05 1024 240 440 508800 58.4334 26.9558 210.712 838.062 1134.35 1134.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 380 6.4e-05 1024 122 400 38400 63.1835 13.371 16.5276 412.886 506.184 506.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1130 0.000128 4096 160 1520 137400 23.1697 28.3996 576.694 836.016 1464.36 1464.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1100 0.001024 512 320 240 13200 0.686048 0.389056 1.61155 25.6692 28.4601 28.5562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1940 0.001024 1024 70 80 18600 0.708448 1.0809 50.8244 52.6558 52.7035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1280 0.001024 2048 290 1840 15900 1.35914 38.3857 52.1332 91.9212 91.9773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 370 0.000512 1024 70 1240 19200 3.40902 1.64749 22.3444 52.1032 79.6323 79.7487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 460 6.4e-05 4096 100 4640 182400 128.441 55.7571 3017.98 1676.71 4879.05 4879.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1920 0.000512 2048 90 160 37800 3.47517 8.59347 121.386 133.498 133.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1320 3.2e-05 512 400 400 460800 37.1725 13.1592 81.389 412.793 544.762 544.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1200 3.2e-05 1024 240 440 499200 57.6295 26.4816 190.426 825.217 1099.94 1100.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 380 6.4e-05 1024 122 400 25600 65.0595 13.3441 11.5328 412.984 503.137 503.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1130 0.000128 4096 160 1520 136800 23.0298 28.3539 518.261 835.388 1405.11 1405.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1100 0.001024 512 320 240 11200 0.641664 0.359808 1.63526 23.6243 26.3634 26.4618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1940 0.001024 1024 70 80 18400 0.758048 1.17146 50.0834 52.057 52.1032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1280 0.001024 2048 290 1840 15600 1.34349 35.383 51.5847 88.355 88.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 370 0.000512 1024 70 1240 19200 3.41146 1.64864 20.6022 52.2332 78.0226 78.1372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 460 6.4e-05 4096 100 4640 172800 128.191 55.0198 2542.83 1651.3 4377.51 4377.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1920 0.000512 2048 90 160 37600 3.46387 7.98989 115.663 127.16 127.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1320 3.2e-05 512 400 384 462848 37.9333 13.3468 122.089 418.045 591.661 591.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1200 3.2e-05 1024 240 432 523264 56.692 27.2988 541.506 838.46 1464.15 1464.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 380 6.4e-05 1024 122 384 45056 62.791 13.4881 39.9226 417.986 534.406 534.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1130 0.000128 4096 160 1536 138560 23.0564 28.3357 1657.76 838.64 2547.87 2547.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1100 0.001024 512 320 240 13824 0.671584 0.389792 3.71702 25.6674 30.5465 30.6436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1940 0.001024 1024 70 96 18784 0.695104 1.78243 50.4573 52.98 53.0349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1280 0.001024 2048 290 1824 16352 1.37421 54.8032 52.5419 108.763 108.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 370 0.000512 1024 70 1248 20224 3.37306 1.68291 31.4696 52.4287 89.081 89.1798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 460 6.4e-05 4096 100 4656 183296 127.568 55.6093 4132.74 1677.53 5993.63 5993.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1920 0.000512 2048 90 192 37984 3.49373 13.4241 120.194 137.156 137.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1320 3.2e-05 512 400 384 458752 38.3872 13.3489 77.9753 417.78 547.747 547.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1200 3.2e-05 1024 240 432 522240 56.8889 26.88 534.851 837.933 1456.75 1456.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 380 6.4e-05 1024 122 384 45056 62.9137 13.482 39.0104 417.745 533.366 533.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1130 0.000128 4096 160 1536 138496 23.0876 28.3416 1652.83 838.24 2542.58 2542.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1100 0.001024 512 320 240 13824 0.67552 0.388416 3.80333 25.6782 30.6455 30.7474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1940 0.001024 1024 70 96 18752 0.693856 2.9209 50.866 54.5243 54.5772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1280 0.001024 2048 290 1824 16320 1.37216 35.3031 52.5045 89.2234 89.2792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 370 0.000512 1024 70 1248 19968 3.39507 1.68352 20.2686 52.4279 77.9075 78.0037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 460 6.4e-05 4096 100 4656 183296 127.654 55.5924 2642.32 1676.52 4502.25 4502.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1920 0.000512 2048 90 192 37952 3.48954 8.71626 119.915 132.163 132.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1320 3.2e-05 512 400 384 454656 37.6217 13.142 63.9117 412.585 527.502 527.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1200 3.2e-05 1024 240 432 522240 56.7236 26.858 536.94 837.2 1457.92 1458.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 380 6.4e-05 1024 122 384 36864 63.1632 13.3202 34.6053 412.567 523.861 524.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1130 0.000128 4096 160 1536 138432 23.0434 28.3259 1654.72 838.609 2544.77 2544.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1100 0.001024 512 320 240 13440 0.669696 0.383552 3.7503 25.5365 30.4419 30.5398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1940 0.001024 1024 70 96 18720 0.694368 2.92838 50.3319 53.998 54.0493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1280 0.001024 2048 290 1824 16224 1.36224 29.0386 52.3698 82.8137 82.8682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 370 0.000512 1024 70 1248 19200 3.37472 1.64173 16.3295 51.8226 73.2919 73.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 460 6.4e-05 4096 100 4656 182784 127.565 55.5766 2179.81 1675.28 4038.39 4038.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1920 0.000512 2048 90 192 37920 3.49299 7.39533 120.753 131.685 131.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1320 3.2e-05 512 400 384 465920 37.9686 13.4066 117.24 419.464 588.321 588.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1200 3.2e-05 1024 240 432 523520 56.6981 26.9416 298.863 838.561 1221.26 1221.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 380 6.4e-05 1024 122 384 46080 63.0061 13.5248 35.2467 419.405 531.399 531.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1130 0.000128 4096 160 1536 138560 23.2685 28.4156 1403.2 838.678 2293.64 2293.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1100 0.001024 512 320 240 13760 0.670784 0.384128 3.45472 25.6064 30.2156 30.3145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1940 0.001024 1024 70 96 18760 0.691744 1.64304 50.8498 53.2261 53.2801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1280 0.001024 2048 290 1824 16320 1.36474 52.2854 52.48 106.175 106.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 370 0.000512 1024 70 1248 19840 3.38541 1.64214 29.6568 52.1836 86.9954 87.1076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 460 6.4e-05 4096 100 4656 183040 128.225 55.7056 3995.8 1677.24 5857.13 5857.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1920 0.000512 2048 90 192 37960 3.48198 12.9413 120.512 136.979 137.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1320 3.2e-05 512 400 384 460800 38.4389 13.4001 76.9166 419.402 548.418 548.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1200 3.2e-05 1024 240 432 522240 57.035 26.9157 507.706 838.421 1430.27 1430.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 380 6.4e-05 1024 122 384 46080 62.9559 13.6362 35.1231 419.372 531.299 531.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1130 0.000128 4096 160 1536 138560 23.1588 28.3722 1401.92 838.857 2292.38 2292.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1100 0.001024 512 320 240 13440 0.66832 0.391712 3.29715 25.6238 30.0828 30.1795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1940 0.001024 1024 70 96 18720 0.694784 1.11309 51.1654 53.0167 53.0698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1280 0.001024 2048 290 1824 16240 1.36384 34.5682 52.3644 88.3404 88.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 370 0.000512 1024 70 1248 19200 3.37466 1.62829 19.0984 51.796 76.0231 76.1204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 460 6.4e-05 4096 100 4656 183040 127.857 55.6651 2608.14 1676.96 4468.79 4468.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1920 0.000512 2048 90 192 37920 3.47779 8.59226 122.035 134.149 134.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1320 3.2e-05 512 400 384 445440 38.6514 13.1707 61.9687 412.65 526.687 526.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1200 3.2e-05 1024 240 432 518400 57.2062 26.8636 504.286 835.23 1423.78 1423.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 380 6.4e-05 1024 122 384 38400 63.1575 13.3473 29.5124 412.651 518.884 519.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1130 0.000128 4096 160 1536 138240 23.2284 28.3771 1407.36 838.336 2297.39 2297.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1100 0.001024 512 320 240 13440 0.670624 0.386656 3.34394 25.5552 30.0528 30.1564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1940 0.001024 1024 70 96 18600 0.690176 0.992416 49.6813 51.4068 51.4621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1280 0.001024 2048 290 1824 16200 1.36378 28.1558 52.3749 81.9384 81.9949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 370 0.000512 1024 70 1248 19200 3.38822 1.63318 15.7796 51.8593 72.8031 72.9047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 460 6.4e-05 4096 100 4656 180480 128.307 55.6216 2098.99 1670.57 3953.66 3953.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1920 0.000512 2048 90 192 37800 3.47136 7.18234 117.008 127.705 127.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1320 3.2e-05 512 400 384 460800 37.815 13.3115 161.274 416.643 629.29 629.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 48 1200 3.2e-05 1024 240 432 522240 56.5512 26.9005 424.699 837.028 1345.36 1345.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 380 6.4e-05 1024 122 384 43008 62.8404 13.4568 48.1396 416.586 541.232 541.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1130 0.000128 4096 160 1536 138624 23.0585 28.3753 1073.35 838.777 1963.66 1963.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1100 0.001024 512 320 240 13824 0.673088 0.388256 3.03354 25.6304 29.8238 29.9164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1940 0.001024 1024 70 96 18768 0.69264 2.34291 48.9472 52.0272 52.0826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1280 0.001024 2048 290 1824 16320 1.36746 73.2099 52.4918 127.11 127.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 370 0.000512 1024 70 1248 19968 3.37066 1.65248 42.1564 52.2711 99.582 99.6867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 460 6.4e-05 4096 100 4656 182784 127.785 55.6488 5518.56 1674.55 7376.71 7376.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1920 0.000512 2048 90 192 37968 3.49133 18.227 120.746 142.507 142.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1320 3.2e-05 512 400 384 454656 37.6229 13.1428 103.352 412.63 566.997 567.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1200 3.2e-05 1024 240 432 522240 56.4989 26.8645 280.524 837.252 1201.33 1201.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 380 6.4e-05 1024 122 384 36864 63.1319 13.3224 36.1188 412.67 525.458 525.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1130 0.000128 4096 160 1536 138432 23.0296 28.3277 2053.29 838.627 2943.37 2943.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1100 0.001024 512 320 240 13440 0.669184 0.38976 1.93686 25.5341 28.6311 28.7293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1940 0.001024 1024 70 96 18720 0.718848 1.47888 51.3134 53.5552 53.6105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1280 0.001024 2048 290 1824 16224 1.36608 46.439 52.3751 100.225 100.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 370 0.000512 1024 70 1248 19200 3.37395 1.63635 26.0366 51.8284 83.003 83.1194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 460 6.4e-05 4096 100 4656 182784 127.597 55.5886 3478.13 1674.57 5336.05 5336.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1920 0.000512 2048 90 192 37920 3.48774 11.7187 120.77 136.019 136.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1320 3.2e-05 512 400 384 442368 38.0957 13.0703 82.2013 408.166 541.786 541.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1200 3.2e-05 1024 240 432 520704 56.4332 26.8393 236.915 834.481 1154.86 1155.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 380 6.4e-05 1024 122 384 36864 62.6349 14.1626 37.3313 408.178 522.525 522.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1130 0.000128 4096 160 1536 138528 23.1045 28.4119 2028.17 838.135 2917.9 2917.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1100 0.001024 512 320 240 13248 0.665632 0.379232 4.9329 25.4285 31.5085 31.6068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1940 0.001024 1024 70 96 18576 0.69248 1.21037 46.3597 48.3046 48.3601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1280 0.001024 2048 290 1824 16128 1.36192 37.3514 52.1923 90.9486 91.0035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 370 0.000512 1024 70 1248 18432 3.38048 1.61206 20.3751 51.3297 76.8237 76.9307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 460 6.4e-05 4096 100 4656 182016 127.636 55.5634 2807.52 1669.16 4660.05 4660.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1920 0.000512 2048 90 192 37872 3.49427 9.48429 118.213 131.234 131.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1320 3.2e-05 512 400 384 442368 38.8587 13.1406 69.3336 412.652 534.226 534.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1200 3.2e-05 1024 240 432 516096 56.6547 27.445 669.27 833.188 1586.74 1586.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 380 6.4e-05 1024 122 384 36864 63.2411 14.2541 38.3857 412.785 528.875 529.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1130 0.000128 4096 160 1536 138240 23.04 28.3308 2071.87 838.04 2961.36 2961.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1100 0.001024 512 320 240 13056 0.67584 0.38816 4.5561 25.5989 31.3166 31.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1940 0.001024 1024 70 96 18624 0.695104 1.01702 49.4821 51.2372 51.2922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1280 0.001024 2048 290 1824 16128 1.36714 31.523 52.3713 85.3016 85.3603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 370 0.000512 1024 70 1248 18432 3.42851 1.64838 17.2212 51.9512 74.3763 74.4755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 460 6.4e-05 4096 100 4656 181248 127.366 55.3636 2355.65 1666.66 4205.2 4205.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1920 0.000512 2048 90 192 37824 3.49018 7.98931 120.058 131.582 131.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1320 3.2e-05 512 400 384 458752 38.5598 13.392 150.315 418.396 620.91 621.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1200 3.2e-05 1024 240 432 521472 56.7759 26.9241 374.241 836.52 1294.65 1294.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 380 6.4e-05 1024 122 384 46592 62.8439 13.5244 31.728 418.442 526.755 526.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1130 0.000128 4096 160 1536 138544 23.1404 28.3852 991.295 837.804 1880.7 1880.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1100 0.001024 512 320 240 13664 0.67216 0.38528 2.67523 25.5426 29.3751 29.4728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1940 0.001024 1024 70 96 18760 0.71264 2.14077 50.553 53.4493 53.4959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1280 0.001024 2048 290 1824 16296 1.3721 68.0469 52.41 121.871 121.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 370 0.000512 1024 70 1248 20160 3.39818 1.66848 39.6914 52.4982 97.3843 97.4985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 460 6.4e-05 4096 100 4656 182784 128.107 55.7059 5091.44 1673.51 6948.92 6949.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1920 0.000512 2048 90 192 37968 3.49264 16.7115 121.743 141.989 142.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1320 3.2e-05 512 400 384 444416 38.9261 13.1961 95.52 413.962 561.851 562.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1200 3.2e-05 1024 240 432 519680 56.8838 26.8918 236.721 837.181 1157.86 1158.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 380 6.4e-05 1024 122 384 43008 62.5427 13.3579 40.302 413.962 530.378 530.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1130 0.000128 4096 160 1536 138432 23.0782 28.3907 633.829 838.801 1524.17 1524.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1100 0.001024 512 320 240 13440 0.678464 0.386528 1.74973 25.5899 28.5063 28.6037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1940 0.001024 1024 70 96 18704 0.759808 1.35866 51.3103 53.4711 53.5162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1280 0.001024 2048 290 1824 16240 1.36806 43.0725 52.4525 96.9364 96.9904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 370 0.000512 1024 70 1248 19712 3.36816 1.6425 24.7234 52.0194 81.8811 81.9961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 460 6.4e-05 4096 100 4656 182784 127.815 55.6592 3227.12 1675.12 5085.88 5086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1920 0.000512 2048 90 192 37856 3.47882 10.6128 120.668 134.803 134.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1320 3.2e-05 512 400 384 451584 39.2877 13.393 79.2446 418.474 550.645 550.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 1200 3.2e-05 1024 240 432 521472 56.7772 26.9258 223.632 836.574 1144.1 1144.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 380 6.4e-05 1024 122 384 43008 63.4594 13.5332 40.5958 418.499 536.3 536.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1130 0.000128 4096 160 1536 138096 23.1608 28.4012 1820.99 837.214 2709.86 2709.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1100 0.001024 512 320 240 12768 0.667584 0.381824 1.59408 25.3174 28.0633 28.1643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1940 0.001024 1024 70 96 18648 0.748288 1.36442 51.2944 53.4529 53.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1280 0.001024 2048 290 1824 16128 1.36598 35.2645 52.2613 88.9341 88.9904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 370 0.000512 1024 70 1248 18816 3.3392 1.59037 19.7487 50.8475 75.6573 75.7795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 460 6.4e-05 4096 100 4656 182784 128.175 55.7138 2659.52 1674.08 4517.66 4517.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1920 0.000512 2048 90 192 37800 3.47546 9.11565 119.526 132.162 132.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1320 3.2e-05 512 400 384 430080 38.4791 13.0438 68.4938 404.081 524.343 524.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1200 3.2e-05 1024 240 432 516096 57.3236 26.8626 201.622 836.618 1122.62 1122.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 380 6.4e-05 1024 122 384 28672 63.2837 13.5492 25.6961 404.155 506.893 507.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1130 0.000128 4096 160 1536 137984 23.0102 28.3201 1808.97 837.645 2698.03 2698.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1100 0.001024 512 320 240 12544 0.668192 0.380576 4.09277 25.354 30.5967 30.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1940 0.001024 1024 70 96 18592 0.695904 1.20912 48.6113 50.5582 50.6147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1280 0.001024 2048 290 1824 16128 1.37011 32.2475 52.4103 86.0734 86.1302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 370 0.000512 1024 70 1248 17920 3.36614 1.59523 17.0668 50.9188 73.0723 73.1896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 460 6.4e-05 4096 100 4656 182784 127.602 55.5864 2398.25 1675.48 4257.09 4257.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1920 0.000512 2048 90 192 37632 3.46531 7.91674 120.316 131.742 131.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1320 3.2e-05 512 400 384 458752 38.3539 13.341 148.591 417.589 618.127 618.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1200 3.2e-05 1024 240 432 522240 56.6196 26.8777 359.816 837.813 1281.33 1281.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 380 6.4e-05 1024 122 384 45056 62.8514 13.4829 29.6438 417.638 523.836 524.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1130 0.000128 4096 160 1536 138496 23.0564 28.354 958.357 837.793 1847.64 1847.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1100 0.001024 512 320 240 13824 0.675424 0.38912 2.58512 25.6737 29.4253 29.5254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1940 0.001024 1024 70 96 18752 0.711296 2.10358 50.0086 52.8682 52.9172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1280 0.001024 2048 290 1824 16320 1.36842 64.1658 52.4805 118.06 118.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 370 0.000512 1024 70 1248 19968 3.39344 1.66957 37.5972 52.4088 95.204 95.3195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 460 6.4e-05 4096 100 4656 183296 127.669 55.6042 4937.02 1675.12 6795.58 6795.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1920 0.000512 2048 90 192 37952 3.49389 16.2383 118.813 138.588 138.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1320 3.2e-05 512 400 384 458752 38.3654 13.3428 95.6491 417.823 565.434 565.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1200 3.2e-05 1024 240 432 520192 56.5767 26.8183 231.342 835.258 1150.18 1150.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 380 6.4e-05 1024 122 384 40960 63.5502 13.4831 17.8567 417.822 512.928 513.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1130 0.000128 4096 160 1536 138240 23.0625 28.3351 624.302 837.126 1512.9 1512.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1100 0.001024 512 320 240 13312 0.663488 0.37936 1.73731 25.3776 28.2596 28.3587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1940 0.001024 1024 70 96 18688 0.760032 1.49709 51.2954 53.5954 53.6413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1280 0.001024 2048 290 1824 16256 1.36835 41.4291 52.5026 95.3438 95.4001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 370 0.000512 1024 70 1248 19456 3.4303 1.67024 24.2124 52.5191 81.9587 82.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 460 6.4e-05 4096 100 4656 182272 127.697 55.5406 3166.81 1670.67 5020.89 5021.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1920 0.000512 2048 90 192 37888 3.49731 10.9154 118.378 132.833 132.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1320 3.2e-05 512 400 384 442368 38.8916 13.1503 77.3405 412.65 542.287 542.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1200 3.2e-05 1024 240 432 516096 56.5892 26.7325 193.799 833.163 1110.47 1110.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 380 6.4e-05 1024 122 384 36864 63.2143 13.3885 29.7251 412.697 519.237 519.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1130 0.000128 4096 160 1536 138240 23.0446 28.332 528.441 838.027 1417.92 1418.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1100 0.001024 512 320 240 13056 0.681024 0.38816 1.38867 25.5983 28.1578 28.2561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1940 0.001024 1024 70 96 18624 0.755232 1.15523 51.3134 53.2668 53.3135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1280 0.001024 2048 290 1824 16128 1.36416 33.4492 52.3683 87.2237 87.2817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 370 0.000512 1024 70 1248 18432 3.42672 1.64461 18.9317 51.9485 76.0804 76.1973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 460 6.4e-05 4096 100 4656 181248 127.314 55.3547 2630.73 1666.65 4480.22 4480.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1920 0.000512 2048 90 192 37824 3.48774 9.1055 119.001 131.636 131.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1320 3.2e-05 512 400 384 458752 38.4208 13.3463 71.0229 418.243 541.282 541.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 48 1200 3.2e-05 1024 240 432 516096 57.0652 26.8247 194.979 836.091 1115.15 1115.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 380 6.4e-05 1024 122 384 32768 64.7974 13.4876 26.6368 418.327 523.464 523.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1130 0.000128 4096 160 1536 137728 23.0402 28.3238 462.846 837.085 1351.39 1351.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1100 0.001024 512 320 240 12288 0.658912 0.37344 1.3695 25.13 27.6334 27.7341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1940 0.001024 1024 70 96 18432 0.690176 1.31094 48.579 50.6218 50.6775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1280 0.001024 2048 290 1824 16128 1.36979 30.143 52.5453 84.101 84.1564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 370 0.000512 1024 70 1248 16384 3.36467 1.56102 15.2098 49.9898 70.2575 70.3652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 460 6.4e-05 4096 100 4656 180224 128.099 55.5378 2307.91 1673.29 4165.01 4165.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1920 0.000512 2048 90 192 37632 3.46989 8.01021 119.173 130.697 130.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1320 3.2e-05 512 400 384 451584 38.3683 13.23 141.539 414.343 607.735 607.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1200 3.2e-05 1024 240 432 523008 56.7084 26.9394 346.668 837.593 1268.09 1268.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 380 6.4e-05 1024 122 384 41472 62.8606 13.9059 26.985 414.377 518.343 518.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1130 0.000128 4096 160 1536 138528 23.0952 28.3877 942.618 838.2 1832.38 1832.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1100 0.001024 512 320 240 13536 0.673664 0.387072 2.50304 25.5778 29.2401 29.3414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1940 0.001024 1024 70 96 18720 0.712704 2.07085 50.1677 52.9947 53.0421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1280 0.001024 2048 290 1824 16272 1.36854 64.3307 52.3992 118.143 118.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 370 0.000512 1024 70 1248 19584 3.3903 1.6465 36.0704 52.0191 93.2559 93.3745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 460 6.4e-05 4096 100 4656 183168 127.976 55.7037 4930.03 1675.17 6789.06 6789.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1920 0.000512 2048 90 192 37944 3.49402 15.9572 119.83 139.324 139.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1320 3.2e-05 512 400 384 442368 38.0976 13.0676 97.2589 408.458 557.125 557.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1200 3.2e-05 1024 240 432 520704 56.442 26.8347 242.895 835.064 1161.42 1161.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 380 6.4e-05 1024 122 384 36864 62.6295 13.387 17.296 408.457 501.979 502.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1130 0.000128 4096 160 1536 138528 23.0796 28.3772 652.562 838.697 1542.79 1542.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1100 0.001024 512 320 240 13248 0.669696 0.387168 1.79747 25.4398 28.3941 28.4945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1940 0.001024 1024 70 96 18576 0.760064 1.4479 50.1291 52.3813 52.4284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1280 0.001024 2048 290 1824 16128 1.36099 44.6119 52.2307 98.2433 98.2999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 370 0.000512 1024 70 1248 18432 3.37958 1.61178 24.1656 51.3639 80.6494 80.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 460 6.4e-05 4096 100 4656 182016 127.666 55.5593 3371.52 1670.29 5225.2 5225.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1920 0.000512 2048 90 192 37872 3.48979 11.4077 117.242 132.182 132.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1320 3.2e-05 512 400 384 442368 38.1648 13.0662 82.6069 408.533 542.62 542.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1200 3.2e-05 1024 240 432 518400 56.8296 26.8699 204.09 835.256 1123.24 1123.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 380 6.4e-05 1024 122 384 27648 64.1441 13.2749 12.1108 408.608 498.35 498.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1130 0.000128 4096 160 1536 138240 23.1035 28.4025 551.822 838.413 1441.82 1441.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1100 0.001024 512 320 240 12960 0.677216 0.383552 1.61904 25.4886 28.2719 28.3712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1940 0.001024 1024 70 96 18576 0.712704 1.38643 47.8614 50.0033 50.0486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1280 0.001024 2048 290 1824 15984 1.35731 37.7876 52.0458 91.235 91.2911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 370 0.000512 1024 70 1248 19008 3.3745 1.61136 21.3059 51.471 77.8962 78.0182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 460 6.4e-05 4096 100 4656 179712 128.562 55.6442 2821.52 1670.89 4676.78 4676.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1920 0.000512 2048 90 192 37800 3.49344 9.93098 120.443 133.91 133.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1320 3.2e-05 512 400 384 405504 39.1068 12.8287 75.208 395.919 523.309 523.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1200 3.2e-05 1024 240 432 516096 55.9964 26.5629 203.334 828.451 1114.53 1114.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 380 6.4e-05 1024 122 384 18432 63.2708 13.1584 15.7841 395.989 488.411 488.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1130 0.000128 4096 160 1536 137664 23.0134 28.3277 553.237 835.752 1440.41 1440.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1100 0.001024 512 320 240 12672 0.652256 0.373312 1.7304 25.1394 27.9991 28.0963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1940 0.001024 1024 70 96 18432 0.760512 1.2249 50.1042 52.132 52.1789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1280 0.001024 2048 290 1824 15840 1.34794 37.2927 51.8075 90.4906 90.5466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 370 0.000512 1024 70 1248 16128 3.37491 1.56413 18.6372 49.9744 73.6807 73.7987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 460 6.4e-05 4096 100 4656 179712 126.801 55.1568 2825.24 1657.46 4664.82 4664.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1920 0.000512 2048 90 192 37728 3.48979 9.76026 119.64 132.932 132.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1320 3.2e-05 512 400 384 460800 38.4316 13.3878 142.697 419.085 613.849 614.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1200 3.2e-05 1024 240 432 522240 56.6633 26.9289 342.465 837.804 1264.05 1264.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 380 6.4e-05 1024 122 384 46080 62.8573 13.519 29.3942 419.122 525.102 525.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1130 0.000128 4096 160 1536 138560 23.0762 28.3705 934.315 838.095 1823.93 1824.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1100 0.001024 512 320 240 13440 0.671456 0.383264 2.52778 25.5139 29.1969 29.2947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1940 0.001024 1024 70 96 18720 0.710656 1.9872 51.2309 53.9719 54.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1280 0.001024 2048 290 1824 16240 1.36374 63.545 52.3225 117.274 117.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 370 0.000512 1024 70 1248 19200 3.36938 1.62941 35.1879 51.7596 92.0747 92.1881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 460 6.4e-05 4096 100 4656 183040 127.855 55.6613 4877.2 1675.64 6736.52 6736.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1920 0.000512 2048 90 192 37920 3.47878 15.7377 120.9 140.158 140.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1320 3.2e-05 512 400 384 450560 38.0927 13.1363 100.107 412.185 563.777 563.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1200 3.2e-05 1024 240 432 522240 56.5962 26.8874 245.875 837.712 1167.26 1167.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 380 6.4e-05 1024 122 384 40960 62.5716 13.318 19.4881 412.206 507.795 507.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1130 0.000128 4096 160 1536 138240 23.0446 28.3336 664.19 836.603 1552.25 1552.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1100 0.001024 512 320 240 13440 0.670496 0.391296 1.99574 25.5687 28.7265 28.8228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1940 0.001024 1024 70 96 18560 0.761088 1.59962 50.1023 52.5057 52.5517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1280 0.001024 2048 290 1824 16160 1.3672 45.4993 52.31 99.2195 99.2763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 370 0.000512 1024 70 1248 19200 3.38486 1.64522 25.2522 51.8512 82.2584 82.3752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 460 6.4e-05 4096 100 4656 181760 127.901 55.5818 3436.79 1675.67 5296.1 5296.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1920 0.000512 2048 90 192 37760 3.47366 11.3459 120.702 135.565 135.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1320 3.2e-05 512 400 384 430080 40.0112 13.1657 80.1142 412.319 545.86 546.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1200 3.2e-05 1024 240 432 514560 57.2785 26.845 200.937 834.561 1119.82 1119.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 380 6.4e-05 1024 122 384 30720 64.1894 13.3327 13.2526 412.403 503.388 503.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1130 0.000128 4096 160 1536 138240 23.0743 28.3771 548.033 838.07 1437.63 1437.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1100 0.001024 512 320 240 13440 0.67728 0.385504 1.7112 25.6209 28.4941 28.5873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1940 0.001024 1024 70 96 18480 0.70656 1.41616 49.8487 52.0156 52.0622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1280 0.001024 2048 290 1824 16080 1.3657 37.701 52.3237 91.4344 91.4889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 370 0.000512 1024 70 1248 19200 3.39024 1.64454 21.4057 51.9728 78.5399 78.6555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 460 6.4e-05 4096 100 4656 180480 127.998 55.5909 2817.25 1669.56 4670.56 4670.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1920 0.000512 2048 90 192 37680 3.47341 9.95123 116.949 130.417 130.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1320 3.2e-05 512 400 384 450560 38.1344 13.1512 78.4273 412.695 542.658 542.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1200 3.2e-05 1024 240 432 522240 56.6646 26.8882 190.959 838.746 1113.45 1113.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 380 6.4e-05 1024 122 384 40960 62.6555 13.3272 16.1896 412.824 505.212 505.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1130 0.000128 4096 160 1536 137600 23.0502 28.3248 511.129 836.569 1399.15 1399.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1100 0.001024 512 320 240 12800 0.685984 0.390432 1.54342 25.6868 28.4095 28.5082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1940 0.001024 1024 70 96 18240 0.704512 1.25699 48.4454 50.4486 50.4962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1280 0.001024 2048 290 1824 16000 1.36464 34.8408 52.3618 88.6099 88.6675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 370 0.000512 1024 70 1248 17920 3.46893 1.65053 19.1076 52.1196 76.4707 76.5905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 460 6.4e-05 4096 100 4656 174080 128.073 54.9807 2521.34 1651.52 4356.09 4356.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1920 0.000512 2048 90 192 37440 3.46077 8.70608 114.721 126.931 126.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1320 3.2e-05 512 400 400 454656 38.7584 13.347 128.383 418.039 598.786 598.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1200 3.2e-05 1024 240 450 519168 57.2574 26.879 570.761 838.43 1493.53 1493.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 380 6.4e-05 1024 122 400 34816 64.4574 13.4901 32.8529 418.072 529.093 529.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1130 0.000128 4096 160 1550 138368 23.0702 28.3341 1668.22 838.525 2558.22 2558.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1100 0.001024 512 320 250 13568 0.674368 0.402624 3.88877 25.7251 30.7954 30.8984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1940 0.001024 1024 70 100 18752 0.698368 1.92717 48.702 51.3704 51.4273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1280 0.001024 2048 290 1850 16288 1.37437 57.9208 52.4892 111.828 111.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 370 0.000512 1024 70 1250 20480 3.36624 1.68726 32.9121 52.4239 90.5202 90.6239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 460 6.4e-05 4096 100 4650 181760 127.863 55.5919 4281.92 1678.43 6143.98 6144.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1920 0.000512 2048 90 200 37952 3.4904 14.6563 120.159 138.352 138.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1320 3.2e-05 512 400 400 450560 39.21 13.3466 82.9024 418.026 553.732 553.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1200 3.2e-05 1024 240 450 518144 57.5014 28.2281 566.906 838.391 1491.22 1491.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 380 6.4e-05 1024 122 400 32768 64.7619 13.4881 30.0574 417.983 526.5 526.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1130 0.000128 4096 160 1550 138368 23.1152 28.3443 1668.73 838.892 2559.17 2559.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1100 0.001024 512 320 250 13568 0.675936 0.38912 3.8135 25.6865 30.6641 30.7653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1940 0.001024 1024 70 100 18688 0.69136 3.11296 46.2231 50.0681 50.1235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1280 0.001024 2048 290 1850 16256 1.36627 36.8959 52.482 90.7863 90.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 370 0.000512 1024 70 1250 20480 3.3713 1.6855 21.1893 53.1167 79.4901 79.5875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 460 6.4e-05 4096 100 4650 181248 128.257 55.593 2711.77 1676.8 4572.59 4572.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1920 0.000512 2048 90 200 37888 3.4775 9.39622 119.756 132.672 132.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1320 3.2e-05 512 400 400 442368 38.838 13.1505 67.3677 412.544 532.165 532.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1200 3.2e-05 1024 240 450 516096 57.6273 26.8635 567.145 837.082 1488.92 1489.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 380 6.4e-05 1024 122 400 30720 64.118 13.3591 30.3673 412.596 520.66 520.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1130 0.000128 4096 160 1550 138240 23.0626 28.335 1666.93 838.467 2556.87 2556.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1100 0.001024 512 320 250 13056 0.6728 0.384928 3.64643 25.5378 30.3435 30.4394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1940 0.001024 1024 70 100 18624 0.693248 3.10272 46.2171 50.054 50.1165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1280 0.001024 2048 290 1850 16224 1.37011 30.1874 52.4841 84.0847 84.1402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 370 0.000512 1024 70 1250 19968 3.34122 1.63942 17.2439 51.8197 74.1709 74.2836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 460 6.4e-05 4096 100 4650 181248 127.808 55.6055 2220.16 1674.22 4077.97 4078.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1920 0.000512 2048 90 200 37824 3.48608 7.99482 117.392 128.915 128.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1320 3.2e-05 512 400 400 455680 39.0483 13.4029 120.736 419.054 592.494 592.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1200 3.2e-05 1024 240 450 518400 57.2828 26.9457 309.93 837.745 1232.1 1232.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 380 6.4e-05 1024 122 400 35840 64.5953 13.5482 28.3889 418.999 525.748 525.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1130 0.000128 4096 160 1550 138400 23.2158 28.4072 1417.09 837.87 2306.67 2306.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1100 0.001024 512 320 250 13440 0.676576 0.386208 3.46973 25.5942 30.2245 30.3229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1940 0.001024 1024 70 100 18760 0.695968 1.72269 50.6658 53.1282 53.1818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1280 0.001024 2048 290 1850 16280 1.3695 53.566 52.45 107.428 107.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 370 0.000512 1024 70 1250 20160 3.37162 1.64454 30.0965 52.1372 87.3771 87.4824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 460 6.4e-05 4096 100 4650 181760 128.38 55.708 3973.02 1676.18 5833.47 5833.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1920 0.000512 2048 90 200 37920 3.4823 13.5844 117.887 134.997 135.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1320 3.2e-05 512 400 400 450560 39.4131 13.3936 77.5731 419.508 550.138 550.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1200 3.2e-05 1024 240 450 517120 57.8697 26.9124 515.161 838.64 1438.79 1438.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 380 6.4e-05 1024 122 400 35840 64.5626 13.5136 28.1102 419.478 525.875 526.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1130 0.000128 4096 160 1550 138400 23.1854 28.3797 1419 838.925 2309.58 2309.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1100 0.001024 512 320 250 13120 0.672736 0.38912 3.3529 25.5308 30.0436 30.1425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1940 0.001024 1024 70 100 18720 0.69632 1.1495 47.4707 49.3592 49.4141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1280 0.001024 2048 290 1850 16240 1.36624 34.6694 52.4993 88.5783 88.6337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 370 0.000512 1024 70 1250 19840 3.35258 1.63021 19.5085 51.8131 76.4323 76.5318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 460 6.4e-05 4096 100 4650 181760 128.101 55.6708 2554.35 1677.37 4415.66 4415.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1920 0.000512 2048 90 200 37840 3.48003 8.85475 119.045 131.424 131.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1320 3.2e-05 512 400 400 445440 38.633 13.1783 64.8323 412.251 529.138 529.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1200 3.2e-05 1024 240 450 514560 57.7514 26.8759 515.135 834.417 1434.37 1434.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 380 6.4e-05 1024 122 400 30720 64.3955 13.354 24.4624 412.248 514.672 514.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1130 0.000128 4096 160 1550 138240 23.2114 28.3894 1424.18 837.499 2313.36 2313.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1100 0.001024 512 320 250 12960 0.675264 0.388224 3.3472 25.5389 30.0503 30.1513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1940 0.001024 1024 70 100 18600 0.710688 1.03587 51.2063 52.9956 53.0521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1280 0.001024 2048 290 1850 16200 1.36608 28.8748 52.445 82.7282 82.7872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 370 0.000512 1024 70 1250 19200 3.39158 1.63155 15.5835 51.8085 72.5597 72.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 460 6.4e-05 4096 100 4650 180480 128.324 55.6277 2112.07 1669.76 3965.94 3966.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1920 0.000512 2048 90 200 37800 3.47955 7.53597 120.341 131.398 131.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1320 3.2e-05 512 400 400 430080 39.9454 13.14 53.8927 412.291 519.522 519.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1200 3.2e-05 1024 240 450 517120 57.6853 26.8832 510.19 837.928 1432.89 1433.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 380 6.4e-05 1024 122 400 30720 64.1281 13.3163 24.7645 412.316 514.737 514.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1130 0.000128 4096 160 1550 137920 23.1328 28.3238 1411.77 836.904 2300.2 2300.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1100 0.001024 512 320 250 12800 0.677984 0.385312 3.25066 25.5675 29.9829 30.0776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1940 0.001024 1024 70 100 18560 0.690816 2.79168 47.3446 50.8727 50.9256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1280 0.001024 2048 290 1850 16160 1.36602 24.7788 52.447 78.6335 78.6904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 370 0.000512 1024 70 1250 19200 3.38282 1.65683 13.917 51.8658 70.948 71.0481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 460 6.4e-05 4096 100 4650 181760 127.92 55.5795 1835.19 1676.1 3694.96 3695.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1920 0.000512 2048 90 200 37760 3.47546 6.42067 118.589 128.528 128.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1320 3.2e-05 512 400 400 454656 38.3708 13.3142 162.892 416.249 631.077 631.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1200 3.2e-05 1024 240 450 517632 57.1583 26.8967 422.169 836.249 1342.67 1342.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 380 6.4e-05 1024 122 400 33792 64.3495 13.4554 38.1133 416.303 532.438 532.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1130 0.000128 4096 160 1550 138432 23.0821 28.3785 1063.71 837.946 1953.2 1953.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1100 0.001024 512 320 250 13440 0.6744 0.389056 2.992 25.6199 29.7773 29.8824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1940 0.001024 1024 70 100 18720 0.715136 2.42189 50.6166 53.797 53.8429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1280 0.001024 2048 290 1850 16272 1.37011 73.6031 52.4332 127.449 127.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 370 0.000512 1024 70 1250 20352 3.35888 1.65238 42.0632 52.2214 99.4238 99.5289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 460 6.4e-05 4096 100 4650 181248 128.046 55.6476 5379.55 1673.25 7236.67 7236.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1920 0.000512 2048 90 200 37920 3.48979 18.6593 119.421 141.613 141.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1320 3.2e-05 512 400 400 442368 38.8124 13.1416 101.781 412.63 566.612 566.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1200 3.2e-05 1024 240 450 516096 57.2817 26.8616 281.333 837.263 1202.93 1203.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 380 6.4e-05 1024 122 400 30720 64.1099 13.3166 30.402 412.673 520.713 520.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1130 0.000128 4096 160 1550 138240 23.0318 28.3398 1998.02 838.639 2888.12 2888.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1100 0.001024 512 320 250 13056 0.677184 0.385728 1.72883 25.5369 28.428 28.5307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1940 0.001024 1024 70 100 18624 0.743168 1.52221 51.2227 53.5295 53.5839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1280 0.001024 2048 290 1850 16224 1.37011 45.6057 52.4904 99.5093 99.5656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 370 0.000512 1024 70 1250 19968 3.34134 1.63568 25.9518 51.8307 82.8872 83.0013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 460 6.4e-05 4096 100 4650 181248 127.815 55.5867 3344.78 1674.59 5202.94 5203.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1920 0.000512 2048 90 200 37824 3.47971 11.8908 120.511 135.924 135.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1320 3.2e-05 512 400 400 442368 38.1102 13.0634 83.6442 408.145 543.208 543.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1200 3.2e-05 1024 240 450 516096 57.0124 26.8616 239.034 834.444 1157.54 1157.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 380 6.4e-05 1024 122 400 27648 64.0797 13.2613 28.3755 408.158 514.094 514.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1130 0.000128 4096 160 1550 138240 23.087 28.3963 1996.52 838.074 2886.16 2886.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1100 0.001024 512 320 250 12672 0.67184 0.38208 4.73555 25.4293 31.3164 31.4169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1940 0.001024 1024 70 100 18576 0.694272 1.23408 46.4206 48.3905 48.4473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1280 0.001024 2048 290 1850 16128 1.36659 37.0801 52.3145 90.8032 90.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 370 0.000512 1024 70 1250 19584 3.32826 1.61162 20.5722 51.3882 77.0247 77.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 460 6.4e-05 4096 100 4650 179712 128.221 55.564 2717.19 1669.09 4570.23 4570.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1920 0.000512 2048 90 200 37728 3.4775 9.68019 118.83 132.033 132.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1320 3.2e-05 512 400 400 442368 38.8644 13.1482 71.2771 412.6 536.14 536.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1200 3.2e-05 1024 240 450 509952 57.467 26.7312 666.162 833.042 1583.6 1583.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 380 6.4e-05 1024 122 400 24576 65.1208 13.3196 26.3214 412.722 517.698 517.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1130 0.000128 4096 160 1550 137856 23.0441 28.3324 2013.93 837.899 2903.28 2903.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1100 0.001024 512 320 250 13056 0.677184 0.38912 4.55667 25.5995 31.3204 31.4248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1940 0.001024 1024 70 100 18432 0.692 1.04298 49.2913 51.0698 51.1247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1280 0.001024 2048 290 1850 16128 1.37056 31.7379 52.4804 85.6324 85.6911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 370 0.000512 1024 70 1250 19968 3.35731 1.64531 18.3858 51.9454 75.4631 75.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 460 6.4e-05 4096 100 4650 178176 128.273 55.3411 2298.94 1666.42 4149.15 4149.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1920 0.000512 2048 90 200 37632 3.46726 8.23622 119.48 131.225 131.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1320 3.2e-05 512 400 400 458752 38.5639 13.3916 152.173 418.657 623.044 623.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1200 3.2e-05 1024 240 450 517888 57.2485 26.9229 379.282 836.95 1300.6 1300.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 380 6.4e-05 1024 122 400 35840 64.5733 13.5252 25.1663 418.693 522.176 522.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1130 0.000128 4096 160 1550 138320 23.14 28.4017 980.53 838.325 1870.48 1870.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1100 0.001024 512 320 250 13440 0.674336 0.386208 2.71069 25.5488 29.4221 29.5238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1940 0.001024 1024 70 100 18704 0.724992 2.1896 51.277 54.2355 54.2822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1280 0.001024 2048 290 1850 16240 1.36806 67.0163 52.424 120.853 120.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 370 0.000512 1024 70 1250 20608 3.38141 1.6671 39.5149 52.5332 97.2307 97.3494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 460 6.4e-05 4096 100 4650 180992 128.477 55.7202 4935.03 1674.65 6794.06 6794.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1920 0.000512 2048 90 200 37912 3.49238 17.0025 118.471 139.009 139.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1320 3.2e-05 512 400 400 444416 38.9444 13.2096 97.7829 413.62 563.809 563.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1200 3.2e-05 1024 240 450 516096 57.4247 26.9005 239.352 836.453 1160.33 1160.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 380 6.4e-05 1024 122 400 28672 64.7236 13.3597 27.5332 413.614 519.45 519.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1130 0.000128 4096 160 1550 138208 23.0692 28.3795 625.469 838.07 1515.07 1515.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1100 0.001024 512 320 250 13440 0.67424 0.393216 1.78512 25.5821 28.536 28.6351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1940 0.001024 1024 70 100 18592 0.765088 1.39014 51.1808 53.3788 53.4266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1280 0.001024 2048 290 1850 16128 1.36336 42.4164 52.2281 96.0523 96.1107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 370 0.000512 1024 70 1250 19712 3.37453 1.64454 23.7205 51.9722 80.8433 80.9616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 460 6.4e-05 4096 100 4650 180992 128.243 55.6595 3132.25 1673.59 4989.91 4990.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1920 0.000512 2048 90 200 37856 3.48675 10.9261 119.534 133.99 134.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1320 3.2e-05 512 400 400 451584 39.2824 13.3898 80.8348 418.813 552.573 552.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 50 1200 3.2e-05 1024 240 450 516096 57.5181 26.9241 225.763 837.273 1147.67 1147.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 380 6.4e-05 1024 122 400 32256 65.1833 13.5705 30.6917 418.849 528.513 528.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1130 0.000128 4096 160 1550 138096 23.1421 28.394 1772.35 837.911 2661.9 2661.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1100 0.001024 512 320 250 12768 0.665824 0.377536 1.61853 25.3304 28.0927 28.1908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1940 0.001024 1024 70 100 18480 0.741536 1.38445 50.0757 52.246 52.3046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1280 0.001024 2048 290 1850 16128 1.3696 35.2544 52.4267 89.0933 89.1512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 370 0.000512 1024 70 1250 18816 3.33264 1.58848 19.4431 50.8887 75.378 75.4954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 460 6.4e-05 4096 100 4650 180096 128.922 55.7156 2562.17 1674.8 4421.78 4421.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1920 0.000512 2048 90 200 37800 3.49184 9.29248 119.577 132.404 132.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1320 3.2e-05 512 400 400 430080 38.4722 13.0499 69.6341 404.386 525.786 525.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1200 3.2e-05 1024 240 450 516096 57.3372 26.8652 204.222 837.246 1125.86 1126.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 380 6.4e-05 1024 122 400 14336 65.1645 13.2646 14.0131 404.45 497.107 497.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1130 0.000128 4096 160 1550 137984 23.0482 28.3306 1766.38 838.294 2656.15 2656.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1100 0.001024 512 320 250 12544 0.667648 0.380928 4.13085 25.3613 30.6429 30.7436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1940 0.001024 1024 70 100 18368 0.690912 1.2312 48.3777 50.3428 50.3992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1280 0.001024 2048 290 1850 15904 1.35834 31.3838 51.968 84.7544 84.8101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 370 0.000512 1024 70 1250 17920 3.36883 1.59827 16.1549 50.959 72.2075 72.3231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 460 6.4e-05 4096 100 4650 179200 128.714 55.626 2300.06 1674.91 4159.48 4159.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1920 0.000512 2048 90 200 37632 3.47462 8.07309 119.304 130.894 130.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1320 3.2e-05 512 400 400 450560 39.1862 13.3454 151.321 417.778 621.874 622.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1200 3.2e-05 1024 240 450 518144 57.1787 26.878 370.19 837.928 1292.36 1292.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 380 6.4e-05 1024 122 400 32768 64.725 13.4837 22.8479 417.836 519.106 519.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1130 0.000128 4096 160 1550 138368 23.0644 28.3412 967.665 838.146 1857.29 1857.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1100 0.001024 512 320 250 13568 0.679936 0.389856 2.68077 25.6795 29.5309 29.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1940 0.001024 1024 70 100 18688 0.729088 2.19136 51.2468 54.2108 54.2577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1280 0.001024 2048 290 1850 16256 1.36704 65.6803 52.4549 119.546 119.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 370 0.000512 1024 70 1250 20480 3.36973 1.66992 38.0508 52.4296 95.6499 95.7662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 460 6.4e-05 4096 100 4650 181248 128.264 55.5853 4867.57 1676.5 6728.1 6728.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1920 0.000512 2048 90 200 37888 3.48227 16.8854 119.696 140.106 140.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1320 3.2e-05 512 400 400 442368 39.9011 13.3472 96.8487 417.694 568.033 568.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1200 3.2e-05 1024 240 450 516096 57.0708 26.8204 240.153 834.997 1159.23 1159.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 380 6.4e-05 1024 122 400 32768 64.7376 13.4838 15.4826 417.7 511.617 511.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1130 0.000128 4096 160 1550 137984 23.0482 28.33 627.724 836.854 1516.03 1516.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1100 0.001024 512 320 250 12800 0.668992 0.378688 1.80202 25.3793 28.3285 28.4296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1940 0.001024 1024 70 100 18560 0.75776 1.60954 50.0992 52.5099 52.5578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1280 0.001024 2048 290 1850 16128 1.36054 42.0925 52.264 95.7608 95.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 370 0.000512 1024 70 1250 20480 3.3808 1.66902 24.6304 52.4987 82.3079 82.4238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 460 6.4e-05 4096 100 4650 180224 128.015 55.5468 3150.65 1670.82 5005.19 5005.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1920 0.000512 2048 90 200 37760 3.47302 11.3322 120.08 134.927 134.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1320 3.2e-05 512 400 400 442368 38.868 13.1512 81.5771 412.261 546.108 546.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1200 3.2e-05 1024 240 450 509952 57.3987 26.7345 201.162 832.367 1117.86 1118.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 380 6.4e-05 1024 122 400 24576 65.1789 13.3222 21.1963 412.305 512.219 512.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1130 0.000128 4096 160 1550 137856 23.0359 28.346 535.266 837.225 1423.95 1424.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1100 0.001024 512 320 250 13056 0.677344 0.388352 1.46365 25.5858 28.2163 28.3197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1940 0.001024 1024 70 100 18432 0.708032 1.22438 49.6801 51.6563 51.7064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1280 0.001024 2048 290 1850 16128 1.36867 35.0707 52.4471 88.93 88.9876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 370 0.000512 1024 70 1250 19968 3.35798 1.64646 20.9804 51.9027 78.016 78.1353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 460 6.4e-05 4096 100 4650 178176 128.243 55.3862 2615.75 1665.24 4464.78 4464.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1920 0.000512 2048 90 200 37632 3.47136 9.64035 116.239 129.396 129.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1320 3.2e-05 512 400 400 425984 41.4398 13.3394 69.7126 418.245 542.985 543.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 16 50 1200 3.2e-05 1024 240 450 516096 57.0832 26.8288 205.575 836.11 1125.79 1125.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 380 6.4e-05 1024 122 400 32768 64.8106 14.1701 27.5775 418.332 525.102 525.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1130 0.000128 4096 160 1550 137728 23.0407 28.3197 475.417 837.097 1363.97 1364.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1100 0.001024 512 320 250 12288 0.660128 0.374048 1.46653 25.2959 27.897 27.9902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1940 0.001024 1024 70 100 18432 0.724416 1.38861 50.1247 52.2807 52.3382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1280 0.001024 2048 290 1850 15872 1.35725 29.7201 51.9835 83.1049 83.1595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 370 0.000512 1024 70 1250 18432 3.27078 1.56058 17.1244 49.9836 72.0734 72.1838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 460 6.4e-05 4096 100 4650 180224 128.084 55.5514 2353.34 1672.68 4209.83 4209.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1920 0.000512 2048 90 200 37632 3.4775 8.50314 120.234 132.257 132.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1320 3.2e-05 512 400 400 451584 38.3573 13.2309 154.279 414.603 620.716 620.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1200 3.2e-05 1024 240 450 518400 57.2694 26.9451 375.955 838.098 1298.45 1298.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 380 6.4e-05 1024 122 400 32256 64.3832 13.396 23.0803 414.622 515.697 515.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1130 0.000128 4096 160 1550 138240 23.1117 28.4022 991.867 838.347 1881.8 1881.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1100 0.001024 512 320 250 13248 0.675584 0.386144 2.64733 25.5869 29.3957 29.4948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1940 0.001024 1024 70 100 18720 0.712768 2.22614 50.5644 53.545 53.5922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1280 0.001024 2048 290 1850 16200 1.36771 68.205 52.353 121.967 122.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 370 0.000512 1024 70 1250 20160 3.35578 1.64493 38.8839 52.041 96.0544 96.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 460 6.4e-05 4096 100 4650 180864 128.694 55.7097 5029.02 1676.16 6889.75 6889.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1920 0.000512 2048 90 200 37872 3.47341 17.1745 120.718 141.408 141.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1320 3.2e-05 512 400 400 442368 38.0962 13.0662 107.411 408.492 567.307 567.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1200 3.2e-05 1024 240 450 516096 57.0458 26.8399 266.301 835.157 1185.53 1185.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 380 6.4e-05 1024 122 400 27648 64.0579 13.2892 14.5201 408.512 500.591 500.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1130 0.000128 4096 160 1550 138240 23.065 28.3687 705.222 838.807 1595.53 1595.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1100 0.001024 512 320 250 12672 0.672064 0.38736 1.9529 25.4383 28.5531 28.6479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1940 0.001024 1024 70 100 18576 0.70416 1.59981 50.9623 53.3093 53.3545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1280 0.001024 2048 290 1850 16128 1.36186 48.1363 52.3598 101.901 101.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 370 0.000512 1024 70 1250 19584 3.33117 1.61123 26.652 51.3703 83.0919 83.2043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 460 6.4e-05 4096 100 4650 179712 128.182 55.5561 3560.02 1670.71 5414.63 5414.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1920 0.000512 2048 90 200 37728 3.47341 12.6007 116.832 132.949 133.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1320 3.2e-05 512 400 400 442368 38.1459 13.0746 89.2587 408.187 548.911 549.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1200 3.2e-05 1024 240 450 511488 57.7167 26.8711 217.275 834.539 1136.59 1136.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 380 6.4e-05 1024 122 400 27648 64.1457 13.2765 12.9313 408.249 498.814 498.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1130 0.000128 4096 160 1550 137808 23.1051 28.3955 577.803 837.678 1467.05 1467.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1100 0.001024 512 320 250 12960 0.677248 0.383008 1.72816 25.478 28.3668 28.4666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1940 0.001024 1024 70 100 18576 0.709568 1.48294 51.0425 53.2794 53.3279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1280 0.001024 2048 290 1850 15984 1.35827 39.7332 52.1216 93.2574 93.3092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 370 0.000512 1024 70 1250 19008 3.37504 1.61382 21.9615 51.4233 78.4986 78.6141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 460 6.4e-05 4096 100 4650 179712 128.586 55.6453 2928.78 1669.45 4782.63 4782.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1920 0.000512 2048 90 200 37584 3.46528 10.7439 118.685 132.938 132.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1320 3.2e-05 512 400 400 405504 39.1084 12.8307 78.4095 395.893 526.483 526.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1200 3.2e-05 1024 240 450 506880 57.0618 26.5548 205.873 828.465 1118.14 1118.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 380 6.4e-05 1024 122 400 18432 63.3021 13.4788 9.45443 396.005 482.454 482.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1130 0.000128 4096 160 1550 137664 23.0054 28.3224 547.697 835.762 1434.86 1434.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1100 0.001024 512 320 250 11520 0.66944 0.374496 1.5311 25.1415 27.8182 27.9181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1940 0.001024 1024 70 100 18432 0.743584 1.25245 51.2001 53.2395 53.2856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1280 0.001024 2048 290 1850 15840 1.35373 37.0893 51.9294 90.4146 90.4703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 370 0.000512 1024 70 1250 18432 3.26502 1.56058 20.4477 49.9815 75.3828 75.4908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 460 6.4e-05 4096 100 4650 175104 128.186 55.143 2691.24 1658.02 4532.75 4532.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1920 0.000512 2048 90 200 37440 3.45498 9.88803 117.267 130.653 130.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1320 3.2e-05 512 400 400 414720 39.6512 13.0642 73.2448 402.175 528.378 528.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 18 50 1200 3.2e-05 1024 240 450 506880 58.2418 26.8879 210.043 834.861 1130.22 1130.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 380 6.4e-05 1024 122 400 23040 63.8358 13.2362 21.0071 402.334 500.625 500.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1130 0.000128 4096 160 1550 137520 23.1578 28.3977 500.583 836.284 1388.52 1388.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1100 0.001024 512 320 250 11520 0.684832 0.380928 1.65456 25.3831 28.2054 28.3088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1940 0.001024 1024 70 100 18360 0.725472 1.44614 51.202 53.4172 53.4696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1280 0.001024 2048 290 1850 15840 1.35619 34.294 52.1295 87.8207 87.8769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 370 0.000512 1024 70 1250 17280 3.40771 1.58877 17.8968 50.8565 73.8841 73.9881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 460 6.4e-05 4096 100 4650 178560 128.999 55.6585 2514.57 1670.52 4369.92 4370.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1920 0.000512 2048 90 200 37440 3.46096 9.96352 116.531 130 130.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1320 3.2e-05 512 400 400 450560 39.3948 13.3863 147.783 419.098 619.907 620.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1200 3.2e-05 1024 240 450 517120 57.3445 26.9187 363.835 837.824 1286.12 1286.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 380 6.4e-05 1024 122 400 35840 64.5002 13.9387 24.7018 419.13 522.484 522.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1130 0.000128 4096 160 1550 138400 23.0837 28.3843 958.557 838.108 1848.21 1848.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1100 0.001024 512 320 250 13120 0.674272 0.385024 2.61571 25.5146 29.2908 29.3896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1940 0.001024 1024 70 100 18720 0.711456 2.12112 50.5577 53.433 53.4794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1280 0.001024 2048 290 1850 16240 1.36752 66.123 52.4488 119.981 120.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 370 0.000512 1024 70 1250 19840 3.34662 1.62957 37.2449 51.7583 94.1073 94.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 460 6.4e-05 4096 100 4650 181760 128.078 55.6713 4895.85 1676.29 6756.06 6756.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1920 0.000512 2048 90 200 37840 3.47341 16.7778 120.643 140.938 140.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1320 3.2e-05 512 400 400 430080 39.937 13.1426 98.7163 412.634 564.676 564.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1200 3.2e-05 1024 240 450 517120 57.2519 26.882 251.501 838.629 1174.45 1174.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 380 6.4e-05 1024 122 400 30720 64.0693 13.3215 15.1093 412.662 505.375 505.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1130 0.000128 4096 160 1550 137920 23.0436 28.3486 657.627 837.52 1546.62 1546.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1100 0.001024 512 320 250 12800 0.680768 0.391168 1.83565 25.5816 28.5857 28.6821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1940 0.001024 1024 70 100 18560 0.708608 1.66912 51.0996 53.5185 53.5655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1280 0.001024 2048 290 1850 16160 1.36435 45.3189 52.4923 99.2201 99.2755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 370 0.000512 1024 70 1250 19200 3.3792 1.64227 25.0118 51.9149 82.0749 82.1911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 460 6.4e-05 4096 100 4650 181760 127.896 55.6133 3352.48 1678.07 5214.23 5214.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1920 0.000512 2048 90 200 37760 3.47597 11.5364 119.718 134.774 134.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1320 3.2e-05 512 400 400 430080 40.0174 13.1624 84.0424 412.625 550.102 550.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1200 3.2e-05 1024 240 450 514560 57.2632 26.8411 210.501 835.178 1129.97 1130.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 380 6.4e-05 1024 122 400 30720 64.201 13.3366 13.893 412.71 504.355 504.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1130 0.000128 4096 160 1550 138240 23.0801 28.3779 563.695 838.687 1453.92 1454.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1100 0.001024 512 320 250 12480 0.688096 0.387392 1.58096 25.6268 28.3858 28.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1940 0.001024 1024 70 100 18480 0.708576 1.47866 50.956 53.1867 53.2334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1280 0.001024 2048 290 1850 16080 1.36397 38.5162 52.4798 92.4045 92.4603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 370 0.000512 1024 70 1250 19200 3.39878 1.64458 20.9568 52.0082 78.1352 78.2516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 460 6.4e-05 4096 100 4650 180480 127.946 55.6134 2869.97 1672.07 4725.77 4725.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1920 0.000512 2048 90 200 37680 3.48336 10.4402 112.777 126.742 126.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1320 3.2e-05 512 400 400 409600 41.9673 13.1497 73.6555 412.733 541.757 541.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1200 3.2e-05 1024 240 450 512000 57.8851 26.8905 193.692 838.829 1117.49 1117.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 380 6.4e-05 1024 122 400 20480 65.638 13.3669 9.90717 412.866 501.991 502.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1130 0.000128 4096 160 1550 137600 23.0481 28.3368 514.425 836.648 1402.54 1402.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1100 0.001024 512 320 250 12800 0.686848 0.388544 1.60045 25.6868 28.4627 28.5628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1940 0.001024 1024 70 100 18240 0.741312 1.32352 49.956 52.0639 52.1109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1280 0.001024 2048 290 1850 16000 1.36675 35.8656 52.4921 89.7676 89.8212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 370 0.000512 1024 70 1250 17920 3.46042 1.65085 19.2145 52.1323 76.5859 76.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 460 6.4e-05 4096 100 4650 174080 127.999 54.9642 2524.23 1651.04 4358.39 4358.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1920 0.000512 2048 90 200 37440 3.46726 9.12298 116.834 129.468 129.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1320 3.2e-05 512 400 400 409600 41.9718 13.1645 71.1383 412.501 539.029 539.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1200 3.2e-05 1024 240 450 499200 57.5961 26.4744 181.449 824.628 1090.33 1090.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 380 6.4e-05 1024 122 400 25600 65.0947 13.3396 21.8599 412.688 513.194 513.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1130 0.000128 4096 160 1550 136800 23.0572 28.3587 490.269 834.781 1376.54 1376.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1100 0.001024 512 320 250 11200 0.643648 0.357152 1.67126 23.6133 26.3878 26.4874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1940 0.001024 1024 70 100 18400 0.762496 1.54144 51.3116 53.6588 53.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1280 0.001024 2048 290 1850 15600 1.34554 33.7895 51.593 86.7678 86.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 370 0.000512 1024 70 1250 19200 3.41629 1.65069 19.3523 52.1929 76.7441 76.8594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 460 6.4e-05 4096 100 4650 172800 128.187 55.0195 2408.4 1650.13 4241.91 4242.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1920 0.000512 2048 90 200 37200 3.43376 9.32128 116.247 129.044 129.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1320 3.2e-05 512 400 420 454656 38.7805 13.3448 119.4 418.083 589.864 590.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1200 3.2e-05 1024 240 480 518144 57.4648 27.0766 535.108 838.531 1458.37 1458.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 380 6.4e-05 1024 122 420 45056 62.8972 13.4889 39.1248 418.112 533.838 534.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1130 0.000128 4096 160 1560 138112 23.1305 28.35 1444.82 838.628 2335.01 2335.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1100 0.001024 512 320 240 13056 0.6816 0.389024 3.2575 25.6677 30.1016 30.2019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1940 0.001024 1024 70 60 19040 0.692544 1.08339 49.8795 51.7005 51.7571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1280 0.001024 2048 290 1860 16288 1.36778 53.3314 52.5413 107.281 107.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 370 0.000512 1024 70 1260 19712 3.39776 1.66298 29.5493 52.434 87.1884 87.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 460 6.4e-05 4096 100 4680 182272 127.875 55.5927 3990.78 1676.97 5851.4 5851.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1920 0.000512 2048 90 180 38048 3.49613 12.2491 118.81 134.6 134.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1320 3.2e-05 512 400 420 450560 39.2033 13.3497 78.4894 418.024 549.314 549.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1200 3.2e-05 1024 240 480 518144 57.6428 26.8851 534.804 838.421 1457.95 1458.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 380 6.4e-05 1024 122 420 45056 62.9834 13.4884 38.2405 418.066 532.997 533.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1130 0.000128 4096 160 1560 138112 23.1698 28.3484 1448.02 838.63 2338.24 2338.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1100 0.001024 512 320 240 13056 0.684448 0.395072 3.27936 25.6887 30.1459 30.2442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1940 0.001024 1024 70 60 19008 0.694176 1.73261 50.9412 53.4102 53.4651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1280 0.001024 2048 290 1860 16256 1.37021 35.0068 52.5292 88.9501 89.0066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 370 0.000512 1024 70 1260 19456 3.42054 1.68346 19.574 52.4681 77.2738 77.3789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 460 6.4e-05 4096 100 4680 182272 127.963 55.6012 2601.69 1676.82 4462.24 4462.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1920 0.000512 2048 90 180 38016 3.49043 8.23706 119.458 131.229 131.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1320 3.2e-05 512 400 420 442368 38.8589 13.1502 63.8536 412.804 528.912 529.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1200 3.2e-05 1024 240 480 516096 57.7417 26.9342 531.573 837.261 1453.7 1453.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 380 6.4e-05 1024 122 420 36864 63.1912 13.5868 30.7709 412.614 520.374 520.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1130 0.000128 4096 160 1560 138048 23.1264 28.3279 1445.6 838.646 2335.78 2335.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1100 0.001024 512 320 240 12672 0.680448 0.384448 3.20832 25.5387 29.9126 30.0118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1940 0.001024 1024 70 60 18912 0.690784 1.72851 48.0587 50.5221 50.5775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1280 0.001024 2048 290 1860 16224 1.37008 28.5553 52.5414 82.5109 82.5665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 370 0.000512 1024 70 1260 19200 3.37248 1.6568 15.7912 51.8308 72.7784 72.8749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 460 6.4e-05 4096 100 4680 181248 127.805 55.5769 2090.41 1674.57 3948.53 3948.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1920 0.000512 2048 90 180 37920 3.4775 6.73341 123.401 133.655 133.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1320 3.2e-05 512 400 420 442368 39.9162 13.3462 55.436 418.148 527.101 527.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1200 3.2e-05 1024 240 480 516096 57.4788 26.8283 528.744 835.936 1449.19 1449.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 380 6.4e-05 1024 122 420 40960 63.6315 13.484 37.864 418.157 533.351 533.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1130 0.000128 4096 160 1560 137728 23.1444 28.3237 1437.5 837.841 2326.89 2326.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1100 0.001024 512 320 240 12288 0.673344 0.37888 3.08915 25.3884 29.6299 29.7288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1940 0.001024 1024 70 60 18944 0.693568 1.73072 51.3065 53.7709 53.8281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1280 0.001024 2048 290 1860 16128 1.36278 24.5719 52.3682 78.3466 78.4036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 370 0.000512 1024 70 1260 19456 3.43046 1.67174 14.2229 52.5575 72.0127 72.1163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 460 6.4e-05 4096 100 4680 180224 128.015 55.5446 1806.52 1672.01 3662.26 3662.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1920 0.000512 2048 90 180 37888 3.47763 6.04528 118.81 128.376 128.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1320 3.2e-05 512 400 420 455680 39.0595 13.4043 163.631 419.422 635.764 635.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1200 3.2e-05 1024 240 480 518400 57.2712 26.9428 436.601 838.477 1359.48 1359.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 380 6.4e-05 1024 122 420 46080 62.9317 13.527 55.5168 419.367 551.562 551.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1130 0.000128 4096 160 1560 138080 23.1404 28.4023 1978.42 838.593 2868.65 2868.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1100 0.001024 512 320 240 12960 0.682464 0.387072 4.95168 25.6084 31.7302 31.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1940 0.001024 1024 70 60 19040 0.694752 1.43062 48.4758 50.6422 50.6982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1280 0.001024 2048 290 1860 16280 1.37142 74.1087 52.5395 128.063 128.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 370 0.000512 1024 70 1260 19520 3.39968 1.64045 41.5562 52.1779 98.9037 99.0188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 460 6.4e-05 4096 100 4680 182400 128.315 55.7274 5458.27 1676.83 7319.31 7319.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1920 0.000512 2048 90 180 38040 3.49286 16.7178 120.517 140.774 140.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1320 3.2e-05 512 400 420 450560 39.4266 13.3928 104.545 419.489 577.114 577.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1200 3.2e-05 1024 240 480 517120 57.3988 27.0489 729.541 838.594 1652.78 1652.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 380 6.4e-05 1024 122 420 46080 62.8529 13.5162 54.2692 419.467 550.317 550.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1130 0.000128 4096 160 1560 138080 23.107 28.3826 2015.43 838.956 2905.95 2906.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1100 0.001024 512 320 240 12800 0.674688 0.389024 4.69101 25.5253 31.3812 31.4779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1940 0.001024 1024 70 60 18960 0.69632 1.00608 49.7305 51.475 51.5297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1280 0.001024 2048 290 1860 16240 1.37421 46.1025 52.5413 100.063 100.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 370 0.000512 1024 70 1260 19200 3.38099 1.6287 25.457 51.808 82.4067 82.5305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 460 6.4e-05 4096 100 4680 181760 128.103 55.6868 3384.9 1677.21 5246.07 5246.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1920 0.000512 2048 90 180 38000 3.49376 10.4079 120.537 134.484 134.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1320 3.2e-05 512 400 420 445440 38.6636 13.1743 84.9071 412.6 549.594 549.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1200 3.2e-05 1024 240 480 514560 57.4044 26.9394 716.602 835.153 1636.3 1636.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 380 6.4e-05 1024 122 420 38400 63.1472 13.3695 44.0681 412.61 533.411 533.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1130 0.000128 4096 160 1560 137760 23.1322 28.3772 2029.39 838.229 2919.21 2919.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1100 0.001024 512 320 240 12480 0.679424 0.385472 4.5512 25.5487 31.2655 31.3692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1940 0.001024 1024 70 60 18960 0.693568 0.919872 48.5369 50.194 50.2491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1280 0.001024 2048 290 1860 16200 1.36982 37.689 52.5357 91.6357 91.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 370 0.000512 1024 70 1260 19200 3.38787 1.63286 21.111 51.8567 78.1209 78.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 460 6.4e-05 4096 100 4680 180480 128.295 55.6156 2748.78 1670.42 4603.28 4603.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1920 0.000512 2048 90 180 37920 3.4743 8.52582 117.695 129.738 129.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1320 3.2e-05 512 400 420 430080 39.9446 13.1509 69.7528 412.582 535.68 535.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1200 3.2e-05 1024 240 480 517120 57.3281 26.8902 695.843 838.901 1619.25 1619.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 380 6.4e-05 1024 122 420 40960 62.5796 13.4626 47.5779 412.605 536.431 536.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1130 0.000128 4096 160 1560 137600 23.0211 28.3315 2036.86 837.486 2925.78 2925.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1100 0.001024 512 320 240 12800 0.677888 0.388512 4.48083 25.5774 31.2268 31.3283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1940 0.001024 1024 70 60 18880 0.694496 0.704768 49.4694 50.9089 50.9647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1280 0.001024 2048 290 1860 16160 1.37277 32.1716 52.527 86.1144 86.1716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 370 0.000512 1024 70 1260 19200 3.3824 1.65683 17.977 51.9051 75.0475 75.1473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 460 6.4e-05 4096 100 4680 181760 127.912 55.5873 2346.55 1677.47 4207.69 4207.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1920 0.000512 2048 90 180 37920 3.49373 7.54307 122.655 133.734 133.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1320 3.2e-05 512 400 420 448512 39.0301 13.3153 147.616 416.502 616.719 616.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1200 3.2e-05 1024 240 480 516096 57.3634 26.9046 391.936 836.38 1312.78 1312.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 380 6.4e-05 1024 122 420 43008 62.8592 13.4503 45.3532 416.358 538.236 538.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1130 0.000128 4096 160 1560 138144 23.0871 28.3835 987.062 838.077 1876.69 1876.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1100 0.001024 512 320 240 12864 0.683872 0.387072 2.51549 25.6177 29.3061 29.4055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1940 0.001024 1024 70 60 19008 0.71216 1.34294 48.4019 50.4979 50.5492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1280 0.001024 2048 290 1860 16272 1.37027 67.788 52.4889 121.691 121.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 370 0.000512 1024 70 1260 19584 3.39344 1.6511 38.0396 52.2255 95.4431 95.5535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 460 6.4e-05 4096 100 4680 182016 127.907 55.6582 5012.56 1672.7 6868.99 6869.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1920 0.000512 2048 90 180 38016 3.4783 15.3468 120.119 138.988 139.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1320 3.2e-05 512 400 420 442368 38.8148 13.1359 97.2008 412.551 561.949 562.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 1200 3.2e-05 1024 240 480 516096 57.3126 26.8635 263.652 837.078 1185.1 1185.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 380 6.4e-05 1024 122 420 36864 63.2392 13.3137 34.2903 412.582 523.647 523.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1130 0.000128 4096 160 1560 138048 23.0485 28.3338 1745.75 838.46 2635.7 2635.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1100 0.001024 512 320 240 12672 0.67968 0.390336 1.6656 25.5323 28.3695 28.4699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1940 0.001024 1024 70 60 18912 0.69632 0.852384 50.6633 52.2545 52.3124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1280 0.001024 2048 290 1860 16224 1.37216 42.9855 52.5293 96.9294 96.9837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 370 0.000512 1024 70 1260 19200 3.37363 1.63635 23.7898 51.8182 80.7485 80.8671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 460 6.4e-05 4096 100 4680 181248 127.815 55.5781 3129.41 1674.21 4987.18 4987.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1920 0.000512 2048 90 180 37920 3.47786 9.93027 118.006 131.458 131.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1320 3.2e-05 512 400 420 423936 39.8469 13.0663 75.6246 408.542 537.328 537.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1200 3.2e-05 1024 240 480 511488 57.596 26.8365 219.606 835.253 1139.48 1139.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 380 6.4e-05 1024 122 420 36864 62.6669 14.6281 34.7284 408.56 520.793 520.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1130 0.000128 4096 160 1560 137952 23.1149 28.3873 1742.94 838.915 2633.45 2633.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1100 0.001024 512 320 240 12096 0.679264 0.380928 1.46262 25.4441 28.0666 28.1644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1940 0.001024 1024 70 60 18864 0.74144 0.7168 51.2166 52.7182 52.7721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1280 0.001024 2048 290 1860 16128 1.36579 35.2868 52.4126 89.1077 89.1619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 370 0.000512 1024 70 1260 18432 3.37706 1.61322 19.1853 51.3741 75.6778 75.7912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 460 6.4e-05 4096 100 4680 179712 128.172 55.554 2558.42 1670.74 4413.05 4413.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1920 0.000512 2048 90 180 37872 3.4807 8.13798 120.803 132.464 132.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1320 3.2e-05 512 400 420 442368 38.8627 13.9771 70.9125 412.699 536.702 536.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1200 3.2e-05 1024 240 480 509952 57.5778 26.7292 607.175 833.466 1525.14 1525.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 380 6.4e-05 1024 122 420 36864 63.2507 13.3674 36.3846 412.778 525.989 526.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1130 0.000128 4096 160 1560 137856 23.0646 28.3361 1738.86 838.146 2628.48 2628.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1100 0.001024 512 320 240 12288 0.682784 0.387104 3.84605 25.5985 30.6156 30.7153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1940 0.001024 1024 70 60 18816 0.692288 0.82944 50.5565 52.12 52.1732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1280 0.001024 2048 290 1860 16128 1.36842 31.8731 52.5451 85.8293 85.8849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 370 0.000512 1024 70 1260 18432 3.4264 1.64832 17.2352 51.9593 74.3956 74.5131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 460 6.4e-05 4096 100 4680 178176 128.212 55.3578 2290.75 1666.88 4141.36 4141.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1920 0.000512 2048 90 180 37824 3.47955 7.36666 120.445 131.335 131.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1320 3.2e-05 512 400 420 430080 40.0059 13.1603 59.9806 412.609 526.005 526.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1200 3.2e-05 1024 240 480 514560 57.4033 26.8441 636.536 835.141 1556.12 1556.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 380 6.4e-05 1024 122 420 30720 64.195 13.3325 31.0719 412.768 521.583 521.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1130 0.000128 4096 160 1560 137760 23.1035 28.3776 1761.19 838.645 2651.4 2651.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1100 0.001024 512 320 240 12480 0.68672 0.388672 4.13114 25.6312 30.9372 31.0374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1940 0.001024 1024 70 60 18720 0.69264 0.896064 48.5571 50.1883 50.2439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1280 0.001024 2048 290 1860 16080 1.37152 27.0186 52.5266 80.96 81.0172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 370 0.000512 1024 70 1260 19200 3.3953 1.6425 15.5641 52.0095 72.7363 72.8371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 460 6.4e-05 4096 100 4680 180480 127.945 55.5971 2014.74 1670.75 3869.19 3869.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1920 0.000512 2048 90 180 37680 3.46522 6.15834 119.492 129.157 129.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1320 3.2e-05 512 400 420 451584 39.2684 13.3977 147.106 418.456 618.481 618.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1200 3.2e-05 1024 240 480 516096 57.5043 26.9305 363.155 836.54 1284.32 1284.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 380 6.4e-05 1024 122 420 43008 63.4283 13.596 29.8984 418.496 525.629 525.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1130 0.000128 4096 160 1560 138096 23.1427 28.3832 941.496 837.917 1831.02 1831.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1100 0.001024 512 320 240 12768 0.681152 0.384384 2.45789 25.5439 29.1682 29.2659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1940 0.001024 1024 70 60 18984 0.712704 1.24413 50.5016 52.5025 52.5499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1280 0.001024 2048 290 1860 16240 1.36874 64.9222 52.4338 118.769 118.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 370 0.000512 1024 70 1260 19712 3.42205 1.66707 36.6328 52.5039 94.354 94.4701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 460 6.4e-05 4096 100 4680 181888 128.331 55.7097 4782.66 1673.92 6640.8 6640.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1920 0.000512 2048 90 180 38024 3.48979 14.6581 120.175 138.363 138.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1320 3.2e-05 512 400 420 444416 38.9529 13.2076 92.6707 413.695 558.786 558.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1200 3.2e-05 1024 240 480 516096 57.3934 26.8942 230.977 836.617 1152.07 1152.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 380 6.4e-05 1024 122 420 35840 63.6755 13.3666 32.5443 413.681 523.483 523.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1130 0.000128 4096 160 1560 137984 23.081 28.3774 603.629 838.231 1493.4 1493.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1100 0.001024 512 320 240 12544 0.685088 0.386464 1.65526 25.579 28.4063 28.5043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1940 0.001024 1024 70 60 18928 0.709856 0.948576 48.8868 50.5877 50.6356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1280 0.001024 2048 290 1860 16128 1.36374 40.9019 52.2821 94.5907 94.6461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 370 0.000512 1024 70 1260 18816 3.4145 1.64464 22.4686 51.9807 79.6392 79.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 460 6.4e-05 4096 100 4680 180992 128.182 55.6632 3015.51 1673.97 4873.5 4873.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1920 0.000512 2048 90 180 37968 3.48979 9.33126 120.218 133.083 133.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1320 3.2e-05 512 400 420 451584 39.2918 13.391 79.669 418.454 551.058 551.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1200 3.2e-05 1024 240 480 516096 57.5069 26.9291 209.914 836.534 1131.08 1131.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 380 6.4e-05 1024 122 420 43008 63.5104 13.5301 38.1946 418.481 533.924 534.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1130 0.000128 4096 160 1560 137760 23.124 28.3753 511.035 837.169 1399.78 1399.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1100 0.001024 512 320 240 12096 0.67968 0.382144 1.6561 25.3189 28.138 28.2357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1940 0.001024 1024 70 60 18816 0.752 0.806784 50.1084 51.7103 51.7568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1280 0.001024 2048 290 1860 16128 1.36586 34.1162 52.4258 87.9494 88.0069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 370 0.000512 1024 70 1260 17472 3.39302 1.5872 17.6013 50.8432 73.5568 73.6655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 460 6.4e-05 4096 100 4680 180096 128.936 55.7289 2520.04 1673.31 4378.18 4378.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1920 0.000512 2048 90 180 37800 3.4745 7.88099 119.976 131.375 131.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1320 3.2e-05 512 400 420 430080 38.4686 13.0483 66.6534 404.041 522.454 522.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 1200 3.2e-05 1024 240 480 516096 57.3334 26.8641 194.444 836.528 1115.36 1115.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 380 6.4e-05 1024 122 420 28672 63.2314 13.234 24.1346 404.104 504.92 505.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1130 0.000128 4096 160 1560 137536 23.0728 28.3341 1562.97 837.388 2451.86 2451.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1100 0.001024 512 320 240 11648 0.677408 0.378816 1.44182 25.3527 27.9531 28.0515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1940 0.001024 1024 70 60 18816 0.745472 0.941504 51.241 52.9709 53.0264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1280 0.001024 2048 290 1860 15904 1.35856 30.2145 51.9691 83.5895 83.6443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 370 0.000512 1024 70 1260 17920 3.36586 1.59334 16.0435 50.9134 72.0411 72.1556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 460 6.4e-05 4096 100 4680 179200 128.678 55.5934 2212.17 1674.09 4070.69 4070.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1920 0.000512 2048 90 180 37856 3.49078 7.24202 122.338 133.114 133.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1320 3.2e-05 512 400 420 430080 39.4226 13.0888 58.973 409.278 521.013 521.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1200 3.2e-05 1024 240 480 510720 56.9698 26.6641 176.86 830.198 1090.88 1091.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 380 6.4e-05 1024 122 420 35840 63.0462 13.2842 31.0698 409.383 516.995 517.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1130 0.000128 4096 160 1560 137200 23.2129 28.3802 1587.9 837.314 2476.9 2476.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1100 0.001024 512 320 240 12320 0.680256 0.38576 3.77443 25.5493 30.4919 30.5898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1940 0.001024 1024 70 60 18760 0.698784 0.528384 49.7474 51.017 51.0695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1280 0.001024 2048 290 1860 15960 1.36358 25.8683 52.3194 79.5928 79.6476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 370 0.000512 1024 70 1260 17920 3.43472 1.62598 14.6249 51.6442 71.4544 71.5695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 460 6.4e-05 4096 100 4680 179200 127.848 55.316 1953.47 1661.15 3797.95 3798.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1920 0.000512 2048 90 180 37800 3.49296 6.04266 119.009 128.584 128.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1320 3.2e-05 512 400 420 450560 39.1909 13.346 140.535 418.059 611.381 611.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1200 3.2e-05 1024 240 480 518144 57.182 26.88 346.234 838.484 1268.97 1269.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 380 6.4e-05 1024 122 420 45056 62.8325 13.484 30.1983 418.084 524.81 524.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1130 0.000128 4096 160 1560 138112 23.0627 28.3438 896.852 838.699 1787.03 1787.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1100 0.001024 512 320 240 13056 0.68352 0.388704 2.29056 25.6867 29.1492 29.2491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1940 0.001024 1024 70 60 19008 0.71136 1.33574 50.1484 52.2388 52.2854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1280 0.001024 2048 290 1860 16256 1.36717 59.1529 52.5331 113.101 113.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 370 0.000512 1024 70 1260 19456 3.41613 1.67062 34.1572 52.4646 91.8311 91.9455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 460 6.4e-05 4096 100 4680 182272 127.924 55.5927 4509.85 1676.96 6370.49 6370.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1920 0.000512 2048 90 180 38016 3.48781 14.3667 120.517 138.414 138.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1320 3.2e-05 512 400 420 442368 39.9169 13.3473 93.1994 418.154 564.877 565.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1200 3.2e-05 1024 240 480 516096 57.0498 27.1073 234.899 835.93 1155.18 1155.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 380 6.4e-05 1024 122 420 40960 63.5353 13.4877 19.3228 418.163 514.722 514.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1130 0.000128 4096 160 1560 137728 23.0403 28.3366 614.19 837.777 1503.42 1503.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1100 0.001024 512 320 240 12288 0.672896 0.379552 1.69997 25.3874 28.2423 28.3436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1940 0.001024 1024 70 60 18944 0.70656 1.07341 48.8237 50.6454 50.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1280 0.001024 2048 290 1860 16128 1.36384 39.6568 52.3707 93.4347 93.4911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 370 0.000512 1024 70 1260 19456 3.43184 1.67082 23.5534 52.5601 81.3464 81.4613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 460 6.4e-05 4096 100 4680 180224 128.021 55.537 3037.41 1672 4898.09 4898.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1920 0.000512 2048 90 180 37888 3.47341 10.1091 119.157 132.783 132.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1320 3.2e-05 512 400 420 442368 38.8729 13.1402 77.7231 412.359 542.348 542.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1200 3.2e-05 1024 240 480 509952 57.4097 26.7299 193.432 832.805 1110.57 1110.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 380 6.4e-05 1024 122 420 36864 63.2582 13.6291 14.9766 412.415 504.496 504.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1130 0.000128 4096 160 1560 137856 23.0531 28.3429 511.453 837.454 1400.38 1400.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1100 0.001024 512 320 240 12288 0.68752 0.387072 1.41312 26.0485 28.6353 28.7289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1940 0.001024 1024 70 60 18816 0.759808 0.91984 51.1967 52.9202 52.9666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1280 0.001024 2048 290 1860 16128 1.36765 33.2518 52.5032 87.1672 87.2261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 370 0.000512 1024 70 1260 18432 3.42531 1.64467 18.6185 51.9169 75.7356 75.8518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 460 6.4e-05 4096 100 4680 178176 128.316 55.3783 2489.48 1665.5 4338.85 4339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1920 0.000512 2048 90 180 37824 3.4816 8.16128 118.254 129.941 130.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1320 3.2e-05 512 400 420 425984 41.4411 13.3439 69.5912 418.185 542.811 542.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1200 3.2e-05 1024 240 480 516096 57.0753 26.8276 182.758 836.001 1102.85 1103.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 380 6.4e-05 1024 122 420 32768 64.7636 14.0142 26.0267 418.282 523.301 523.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1130 0.000128 4096 160 1560 137216 23.042 28.314 474.693 837.076 1363.2 1363.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1100 0.001024 512 320 240 11264 0.668928 0.374784 1.42099 25.1342 27.6959 27.7916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1940 0.001024 1024 70 60 18688 0.757888 1.06602 50.0772 51.9437 51.9894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1280 0.001024 2048 290 1860 15872 1.35373 29.5478 52.019 82.9612 83.0162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 370 0.000512 1024 70 1260 16384 3.35734 1.56234 15.5903 49.9757 70.6154 70.7297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 460 6.4e-05 4096 100 4680 180224 128.09 55.5408 2310.54 1673.18 4167.51 4167.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1920 0.000512 2048 90 180 37632 3.46717 7.79786 121.684 132.991 133.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1320 3.2e-05 512 400 420 409600 41.9387 13.1429 61.5128 412.732 529.578 529.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 60 1200 3.2e-05 1024 240 480 512000 57.8876 26.8904 185.92 838.826 1109.72 1109.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 380 6.4e-05 1024 122 420 40960 62.7324 13.4012 32.2844 412.872 521.503 521.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1130 0.000128 4096 160 1560 136960 23.1136 28.3276 1433.23 836.643 2321.42 2321.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1100 0.001024 512 320 240 12800 0.685664 0.388672 1.6224 25.6863 28.4845 28.5891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1940 0.001024 1024 70 60 18560 0.739328 0.667648 49.9917 51.4421 51.4981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1280 0.001024 2048 290 1860 16000 1.36726 26.5716 52.5331 80.5132 80.5715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 370 0.000512 1024 70 1260 17920 3.4673 1.64851 15.4701 52.1236 72.839 72.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 460 6.4e-05 4096 100 4680 174080 128.056 54.9478 2038 1650.85 3872.03 3872.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1920 0.000512 2048 90 180 37760 3.49411 7.59808 119.16 130.297 130.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1320 3.2e-05 512 400 384 446464 39.5244 13.3389 110.738 418.087 581.934 582.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1200 3.2e-05 1024 240 448 512000 58.2607 26.8759 491.983 838.555 1415.86 1416.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 380 6.4e-05 1024 122 384 28672 65.4136 13.4842 22.1772 418.119 519.413 519.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1130 0.000128 4096 160 1536 138304 23.0903 28.3341 1410.72 838.648 2300.86 2300.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1100 0.001024 512 320 256 12544 0.687552 0.389568 3.26195 25.6665 30.1085 30.2027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1940 0.001024 1024 70 64 19008 0.694272 1.13315 47.76 49.63 49.6865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1280 0.001024 2048 290 1856 16288 1.3688 52.5793 52.5219 106.515 106.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 370 0.000512 1024 70 1216 19968 3.38342 1.66422 28.5672 52.4287 86.1847 86.2822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 460 6.4e-05 4096 100 4672 179712 128.759 55.5836 3863.7 1677.64 5725.87 5726.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1920 0.000512 2048 90 192 37984 3.48966 12.8344 119.614 135.98 136.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1320 3.2e-05 512 400 384 442368 39.8961 13.3441 71.5103 417.715 542.731 542.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1200 3.2e-05 1024 240 448 512000 58.2701 26.878 489.657 837.802 1412.8 1412.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 380 6.4e-05 1024 122 384 28672 65.4531 13.486 22.013 417.768 518.933 519.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1130 0.000128 4096 160 1536 138240 23.1403 28.3402 1406.59 838.021 2296.17 2296.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1100 0.001024 512 320 256 12544 0.686624 0.390368 3.2481 25.678 30.1072 30.2141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1940 0.001024 1024 70 64 18944 0.740992 1.78474 51.2388 53.8067 53.8648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1280 0.001024 2048 290 1856 16256 1.36806 33.9556 52.4751 87.8407 87.8994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 370 0.000512 1024 70 1216 19968 3.39738 1.67747 18.8372 53.0781 77.1138 77.2158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 460 6.4e-05 4096 100 4672 179200 128.899 55.5855 2469.35 1675.57 4329.58 4329.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1920 0.000512 2048 90 192 37952 3.48979 8.48486 120.244 132.262 132.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1320 3.2e-05 512 400 384 430080 39.9497 13.1452 58.1933 412.244 523.781 523.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1200 3.2e-05 1024 240 448 509952 58.4128 26.8606 487.604 836.479 1409.56 1409.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 380 6.4e-05 1024 122 384 24576 65.0711 13.3256 18.6176 412.231 509.455 509.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1130 0.000128 4096 160 1536 138240 23.0929 28.3495 1407.17 837.94 2296.64 2296.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1100 0.001024 512 320 256 12288 0.680256 0.385568 3.24384 25.5284 29.941 30.0411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1940 0.001024 1024 70 64 18912 0.733984 1.77632 51.2369 53.7916 53.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1280 0.001024 2048 290 1856 16224 1.36413 28.0716 52.4774 81.9544 82.0087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 370 0.000512 1024 70 1216 19200 3.37018 1.65254 14.8612 51.7804 71.7883 71.8884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 460 6.4e-05 4096 100 4672 178176 128.733 55.5827 2023.54 1673.63 3881.66 3881.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1920 0.000512 2048 90 192 37920 3.49184 7.07942 120.304 130.917 130.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1320 3.2e-05 512 400 384 442368 39.9193 13.3427 51.7218 417.814 523.048 523.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1200 3.2e-05 1024 240 448 507904 58.5407 26.8247 482.128 835.244 1402.94 1403.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 380 6.4e-05 1024 122 384 24576 65.9028 13.7424 20.0024 417.818 517.681 517.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1130 0.000128 4096 160 1536 137984 23.1493 28.3385 1394.93 837.175 2283.67 2283.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1100 0.001024 512 320 256 11776 0.678848 0.380416 3.10755 25.3794 29.6467 29.7452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1940 0.001024 1024 70 64 18816 0.740672 1.7695 50.1024 52.6539 52.7097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1280 0.001024 2048 290 1856 16128 1.3577 24.0026 52.3039 77.7082 77.7626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 370 0.000512 1024 70 1216 19456 3.42813 1.67171 13.3431 52.5169 71.0896 71.2015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 460 6.4e-05 4096 100 4672 178176 128.747 55.5376 1752.14 1672.36 3608.95 3609.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1920 0.000512 2048 90 192 37888 3.49347 6.35363 119.784 129.675 129.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1320 3.2e-05 512 400 384 450560 39.428 13.4021 148.551 419.437 621.057 621.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1200 3.2e-05 1024 240 448 512000 57.9696 26.9476 401.499 838.634 1325.24 1325.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 380 6.4e-05 1024 122 384 28160 65.7004 13.5286 30.0406 419.482 528.961 529.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1130 0.000128 4096 160 1536 138320 23.1788 28.3964 1857.44 838.785 2747.89 2747.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1100 0.001024 512 320 256 12480 0.686304 0.38704 4.85757 25.6028 31.6347 31.7372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1940 0.001024 1024 70 64 19000 0.695296 1.45584 48.6299 50.8245 50.8783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1280 0.001024 2048 290 1856 16280 1.36973 71.2251 52.5196 125.156 125.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 370 0.000512 1024 70 1216 19840 3.38406 1.64659 38.9679 52.1775 96.3061 96.4258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 460 6.4e-05 4096 100 4672 179840 129.266 55.7138 5179.04 1678.8 7042.99 7043.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1920 0.000512 2048 90 192 37960 3.4816 17.1577 120.289 140.969 141.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1320 3.2e-05 512 400 384 450560 39.401 13.3938 95.4729 419.051 567.566 567.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1200 3.2e-05 1024 240 448 512000 57.9624 26.9148 669.29 837.728 1592.08 1592.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 380 6.4e-05 1024 122 384 25600 65.9931 13.518 26.9245 419.021 525.664 525.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1130 0.000128 4096 160 1536 138240 23.0951 28.3815 1878.37 838.094 2768.01 2768.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1100 0.001024 512 320 256 12160 0.679776 0.390464 4.54701 25.5144 31.2339 31.3303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1940 0.001024 1024 70 64 18960 0.695296 1.02291 49.6949 51.4572 51.5133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1280 0.001024 2048 290 1856 16240 1.37488 43.4261 52.4646 97.3091 97.3643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 370 0.000512 1024 70 1216 19200 3.38058 1.62659 23.754 51.7492 80.6411 80.7629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 460 6.4e-05 4096 100 4672 179200 128.945 55.6694 3134.93 1675.44 4995.15 4995.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1920 0.000512 2048 90 192 37920 3.47968 10.4834 120.188 134.193 134.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1320 3.2e-05 512 400 384 430080 40.0764 13.1748 74.6001 412.217 540.317 540.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1200 3.2e-05 1024 240 448 506880 58.3607 26.8677 651.709 834.358 1571.5 1571.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 380 6.4e-05 1024 122 384 23040 65.4221 13.5695 23.5089 412.214 514.932 515.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1130 0.000128 4096 160 1536 138000 23.1405 28.3653 1896.78 837.43 2785.8 2785.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1100 0.001024 512 320 256 12000 0.68608 0.386464 4.43488 25.5405 31.1461 31.2484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1940 0.001024 1024 70 64 18840 0.694272 0.935936 48.5373 50.2117 50.2682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1280 0.001024 2048 290 1856 16200 1.3704 35.9082 52.4679 89.7899 89.8494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 370 0.000512 1024 70 1216 19200 3.39536 1.63398 19.3262 51.8062 76.2881 76.3882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 460 6.4e-05 4096 100 4672 178560 128.909 55.6216 2590.85 1668.83 4444.39 4444.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1920 0.000512 2048 90 192 37800 3.47136 8.67462 120.409 132.596 132.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1320 3.2e-05 512 400 384 430080 39.966 13.1539 64.8084 412.192 530.366 530.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1200 3.2e-05 1024 240 448 512000 57.8539 26.8915 635.61 837.727 1558.28 1558.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 380 6.4e-05 1024 122 384 20480 65.5434 13.3163 20.3068 412.303 511.679 511.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1130 0.000128 4096 160 1536 137920 23.0434 28.3313 1905.22 836.62 2793.29 2793.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1100 0.001024 512 320 256 12160 0.687552 0.38512 4.35594 25.5703 31.0996 31.1998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1940 0.001024 1024 70 64 18880 0.694848 0.735232 49.482 50.9562 51.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1280 0.001024 2048 290 1856 16160 1.3728 31.1544 52.4666 85.0378 85.0935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 370 0.000512 1024 70 1216 19200 3.37776 1.64038 17.1805 51.8521 74.1951 74.2973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 460 6.4e-05 4096 100 4672 179200 128.708 55.5909 2235.66 1675.87 4095.99 4096.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1920 0.000512 2048 90 192 37760 3.46931 7.77546 118.957 130.245 130.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1320 3.2e-05 512 400 384 435200 39.6267 13.1686 59.0691 412.618 524.729 524.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1200 3.2e-05 1024 240 448 505600 58.2266 26.8015 673.808 833.449 1592.48 1592.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 380 6.4e-05 1024 122 384 12800 67.2709 13.3431 14.2452 412.667 507.738 507.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1130 0.000128 4096 160 1536 138000 23.1601 28.3967 1870.18 838.573 2760.39 2760.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1100 0.001024 512 320 256 12000 0.692096 0.387872 4.69699 25.6075 31.4851 31.5894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1940 0.001024 1024 70 64 18800 0.691072 2.5551 49.2828 52.5705 52.6275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1280 0.001024 2048 290 1856 16000 1.36397 28.2313 52.1886 81.8275 81.8872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 370 0.000512 1024 70 1216 19200 3.40701 1.65949 15.0348 51.9591 72.1938 72.3005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 460 6.4e-05 4096 100 4672 176000 129.136 55.5459 2005.16 1667.24 3857.26 3857.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1920 0.000512 2048 90 192 37800 3.47546 7.23395 116.392 127.146 127.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1320 3.2e-05 512 400 384 442368 39.5188 13.3161 134.308 416.675 604.073 604.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1200 3.2e-05 1024 240 448 509952 58.0291 26.8984 362.657 837.092 1284.87 1285.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 380 6.4e-05 1024 122 384 27648 65.2925 13.5148 26.0247 416.704 521.75 521.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1130 0.000128 4096 160 1536 138336 23.0809 28.3831 939.635 838.796 1829.97 1830.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1100 0.001024 512 320 256 12480 0.688128 0.385696 2.55862 25.6308 29.3668 29.4668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1940 0.001024 1024 70 64 19008 0.708928 1.37786 51.0669 53.1955 53.2443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1280 0.001024 2048 290 1856 16272 1.36426 65.0301 52.5146 118.952 119.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 370 0.000512 1024 70 1216 19968 3.37306 1.65091 36.1809 52.2736 93.6064 93.7167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 460 6.4e-05 4096 100 4672 178944 128.936 55.6546 4745.23 1675.58 6605.57 6605.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1920 0.000512 2048 90 192 37968 3.49389 15.8318 122.164 141.532 141.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1320 3.2e-05 512 400 384 430080 39.946 13.1452 87.4124 412.759 553.511 553.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 1200 3.2e-05 1024 240 448 509952 57.9404 26.8638 245.19 837.24 1167.43 1167.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 380 6.4e-05 1024 122 384 24576 65.0785 13.3182 20.055 412.613 511.28 511.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1130 0.000128 4096 160 1536 138240 23.0393 28.3364 1635.29 838.62 2525.38 2525.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1100 0.001024 512 320 256 12288 0.683008 0.384384 1.69738 25.5328 28.4008 28.5052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1940 0.001024 1024 70 64 18912 0.744768 0.90464 51.2655 52.9559 53.0154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1280 0.001024 2048 290 1856 16224 1.37056 41.3653 52.5198 95.3015 95.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 370 0.000512 1024 70 1216 19200 3.37494 1.63501 21.8934 51.8279 78.862 78.9792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 460 6.4e-05 4096 100 4672 178176 128.716 55.5975 2959.15 1675.45 4819.09 4819.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1920 0.000512 2048 90 192 37920 3.49405 10.201 120.102 133.842 133.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1320 3.2e-05 512 400 384 423936 39.869 13.0656 69.5161 408.491 531.183 531.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1200 3.2e-05 1024 240 448 506880 58.0911 26.8409 204.701 835.167 1124.99 1125.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 380 6.4e-05 1024 122 384 18432 65.277 13.2564 15.724 408.512 503.01 503.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1130 0.000128 4096 160 1536 138240 23.1404 28.3836 1633.11 838.816 2523.54 2523.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1100 0.001024 512 320 256 12096 0.681568 0.382976 1.4961 25.4416 28.1028 28.1989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1940 0.001024 1024 70 64 18864 0.692704 0.71184 50.7597 52.2073 52.2592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1280 0.001024 2048 290 1856 16128 1.3665 33.628 52.3951 87.4324 87.4871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 370 0.000512 1024 70 1216 18432 3.37923 1.61034 17.6197 51.373 74.1128 74.2277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 460 6.4e-05 4096 100 4672 177408 128.894 55.5622 2428.25 1670.54 4283.41 4283.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1920 0.000512 2048 90 192 37872 3.49238 8.36854 118.692 130.597 130.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1320 3.2e-05 512 400 384 417792 41.1899 13.1442 60.0388 412.301 526.923 527.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1200 3.2e-05 1024 240 448 503808 58.2467 26.7404 463.71 832.453 1381.35 1381.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 380 6.4e-05 1024 122 384 24576 65.1767 13.3168 19.5072 412.431 510.642 510.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1130 0.000128 4096 160 1536 137856 23.0569 28.3546 1626.69 837.313 2515.5 2515.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1100 0.001024 512 320 256 12288 0.684 0.386432 3.94307 25.5857 30.6998 30.8001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1940 0.001024 1024 70 64 18816 0.694272 0.836288 48.5152 50.0886 50.1438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1280 0.001024 2048 290 1856 16128 1.37398 29.7124 52.4715 83.6017 83.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 370 0.000512 1024 70 1216 18432 3.42989 1.64454 15.3567 51.9063 72.4657 72.5782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 460 6.4e-05 4096 100 4672 175104 128.849 55.361 2121.76 1665.25 3971.39 3971.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1920 0.000512 2048 90 192 37824 3.49603 7.43395 119.263 130.237 130.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1320 3.2e-05 512 400 384 430080 40.0127 13.1591 55.1249 412.308 520.854 521.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1200 3.2e-05 1024 240 448 506880 58.3029 26.9005 582.34 834.543 1502.28 1502.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 380 6.4e-05 1024 122 384 15360 66.7753 13.3366 14.6081 412.388 507.319 507.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1130 0.000128 4096 160 1536 137760 23.107 28.3764 1651.49 838.042 2541.09 2541.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1100 0.001024 512 320 256 11520 0.693216 0.391744 3.91344 25.6173 30.7198 30.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1940 0.001024 1024 70 64 18720 0.695392 0.92112 49.9734 51.6303 51.6874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1280 0.001024 2048 290 1856 16080 1.37216 25.9461 52.4694 79.8297 79.8862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 370 0.000512 1024 70 1216 19200 3.38976 1.64586 14.5765 51.9683 71.707 71.8031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 460 6.4e-05 4096 100 4672 176640 129.01 55.5935 1892.13 1669.54 3746.44 3746.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1920 0.000512 2048 90 192 37680 3.46851 6.32992 119.393 129.234 129.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1320 3.2e-05 512 400 384 444416 39.8942 13.3878 131.377 418.382 603.287 603.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1200 3.2e-05 1024 240 448 510720 58.0688 26.9257 330.53 836.385 1252.1 1252.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 380 6.4e-05 1024 122 384 28672 65.5682 13.524 17.6184 418.398 515.326 515.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1130 0.000128 4096 160 1536 138208 23.1342 28.3878 881.159 837.77 1770.53 1770.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1100 0.001024 512 320 256 12320 0.684256 0.38272 2.38701 25.5419 29.0953 29.1961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1940 0.001024 1024 70 64 18984 0.710656 1.25939 51.12 53.1306 53.1762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1280 0.001024 2048 290 1856 16240 1.36397 61.3372 52.4043 115.147 115.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 370 0.000512 1024 70 1216 20160 3.39613 1.66438 34.3166 52.4949 92.0016 92.1155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 460 6.4e-05 4096 100 4672 179200 129.232 55.7224 4463.66 1672.72 6321.49 6321.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1920 0.000512 2048 90 192 37968 3.49232 14.8876 121.079 139.502 139.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1320 3.2e-05 512 400 384 430080 40.2522 13.2028 81.9846 414.016 549.699 549.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1200 3.2e-05 1024 240 448 508928 58.1618 26.8964 210.881 837.273 1133.4 1133.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 380 6.4e-05 1024 122 384 21504 65.6174 13.3637 9.10547 414.068 502.365 502.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1130 0.000128 4096 160 1536 138208 23.0785 28.3697 570.064 838.895 1460.48 1460.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1100 0.001024 512 320 256 12096 0.68896 0.392352 1.6871 25.5879 28.461 28.5572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1940 0.001024 1024 70 64 18928 0.713728 0.961504 49.0581 50.7778 50.8251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1280 0.001024 2048 290 1856 16128 1.36397 38.7783 52.3063 92.4916 92.5471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 370 0.000512 1024 70 1216 19712 3.37405 1.64746 21.7512 52.0257 78.9277 79.0426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 460 6.4e-05 4096 100 4672 179200 128.872 55.6591 2842.24 1674.67 4701.61 4701.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1920 0.000512 2048 90 192 37856 3.48106 9.46422 121.031 134.019 134.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1320 3.2e-05 512 400 384 430080 41.2996 13.3916 69.6414 418.522 543.098 543.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1200 3.2e-05 1024 240 448 510720 58.0798 26.9282 179.349 836.675 1101.22 1101.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 380 6.4e-05 1024 122 384 21504 66.801 13.5291 17.2533 418.55 516.348 516.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1130 0.000128 4096 160 1536 137760 23.1411 28.3879 480.664 837.315 1369.58 1369.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1100 0.001024 512 320 256 11424 0.683328 0.37888 1.27318 25.3167 27.7529 27.8508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1940 0.001024 1024 70 64 18816 0.759584 0.818368 51.2064 52.8256 52.8708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1280 0.001024 2048 290 1856 16128 1.36851 32.6709 52.4145 86.4988 86.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 370 0.000512 1024 70 1216 18816 3.33206 1.59299 17.977 50.8554 73.8828 73.9961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 460 6.4e-05 4096 100 4672 177408 129.423 55.7338 2377.62 1673.65 4236.61 4236.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1920 0.000512 2048 90 192 37800 3.47792 8.0441 120.987 132.552 132.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1320 3.2e-05 512 400 384 401408 41.1921 13.0519 56.9387 404.148 515.58 515.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 1200 3.2e-05 1024 240 448 508928 58.1169 26.8852 180.408 836.751 1102.36 1102.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 380 6.4e-05 1024 122 384 14336 65.2195 13.2311 11.6136 404.213 494.491 494.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1130 0.000128 4096 160 1536 137984 23.0749 28.3228 1471.38 837.618 2360.49 2360.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1100 0.001024 512 320 256 11648 0.67824 0.379296 1.47942 25.3533 27.9913 28.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1940 0.001024 1024 70 64 18816 0.746464 0.968704 51.2824 53.0431 53.0964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1280 0.001024 2048 290 1856 15904 1.35862 28.8935 51.9631 82.2586 82.3166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 370 0.000512 1024 70 1216 17920 3.37136 1.59386 14.9794 50.929 71.0002 71.1151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 460 6.4e-05 4096 100 4672 179200 128.648 55.5971 2109.7 1674.6 3968.71 3968.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1920 0.000512 2048 90 192 37632 3.46438 7.44864 121.738 132.692 132.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1320 3.2e-05 512 400 384 430080 39.4232 13.093 54.1104 408.928 515.808 516.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1200 3.2e-05 1024 240 448 501760 58.1892 26.6654 164.233 829.496 1078.78 1078.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 380 6.4e-05 1024 122 384 17920 65.5156 13.8469 14.6139 409.039 503.231 503.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1130 0.000128 4096 160 1536 137760 23.2301 28.3855 1499.28 836.613 2387.61 2387.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1100 0.001024 512 320 256 11200 0.696288 0.385024 1.37219 25.5437 28.0979 28.2051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1940 0.001024 1024 70 64 18760 0.746432 0.559104 51.2836 52.632 52.6908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1280 0.001024 2048 290 1856 15960 1.36602 25.444 52.2555 79.1099 79.1691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 370 0.000512 1024 70 1216 17920 3.44333 1.62611 12.8807 51.5943 69.6757 69.7917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 460 6.4e-05 4096 100 4672 174720 128.812 55.305 1826.62 1659.61 3670.53 3670.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1920 0.000512 2048 90 192 37520 3.46112 6.1928 119.24 128.937 128.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1320 3.2e-05 512 400 384 442368 39.8967 13.3486 130.542 417.706 601.744 601.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1200 3.2e-05 1024 240 448 512000 57.8476 26.8818 329.802 837.779 1252.5 1252.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 380 6.4e-05 1024 122 384 28672 65.4104 13.4826 17.7127 417.727 514.549 514.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1130 0.000128 4096 160 1536 138240 23.0565 28.355 877.522 838.004 1767.02 1767.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1100 0.001024 512 320 256 12544 0.690016 0.38912 2.38541 25.6743 29.2395 29.3419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1940 0.001024 1024 70 64 18944 0.710656 1.41213 49.0572 51.2225 51.2696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1280 0.001024 2048 290 1856 16256 1.3679 59.0377 52.471 112.92 112.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 370 0.000512 1024 70 1216 19968 3.40397 1.66973 33.5651 52.4306 91.2031 91.3306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 460 6.4e-05 4096 100 4672 179200 128.859 55.595 4390.05 1676.12 6250.79 6250.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1920 0.000512 2048 90 192 37952 3.48874 15.1505 120.241 138.925 138.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1320 3.2e-05 512 400 384 442368 39.9065 13.3489 87.16 418.11 558.773 558.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1200 3.2e-05 1024 240 448 507904 58.0778 26.8223 219.515 835.85 1140.45 1140.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 380 6.4e-05 1024 122 384 24576 65.8818 13.482 10.6463 418.114 508.334 508.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1130 0.000128 4096 160 1536 137984 23.0508 28.3259 594.114 837.702 1483.27 1483.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1100 0.001024 512 320 256 11776 0.678016 0.380416 1.73178 25.3871 28.2782 28.3788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1940 0.001024 1024 70 64 18816 0.75664 1.12432 50.1133 52.0388 52.0888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1280 0.001024 2048 290 1856 16128 1.36118 38.4127 52.3444 92.1607 92.2192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 370 0.000512 1024 70 1216 19456 3.4305 1.6712 21.9413 52.5554 79.7277 79.8403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 460 6.4e-05 4096 100 4672 178176 128.765 55.5377 2921.26 1672.44 4778.16 4778.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1920 0.000512 2048 90 192 37888 3.48477 10.5386 118.82 132.885 132.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1320 3.2e-05 512 400 384 417792 41.1812 13.1441 67.7386 412.278 534.586 534.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1200 3.2e-05 1024 240 448 503808 58.0765 26.7898 180.74 832.409 1098.2 1098.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 380 6.4e-05 1024 122 384 24576 65.1273 13.314 9.39597 412.319 500.368 500.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1130 0.000128 4096 160 1536 137856 23.0338 28.3351 493.332 837.262 1382.04 1382.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1100 0.001024 512 320 256 12288 0.685376 0.387008 1.45437 25.5876 28.2159 28.3151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1940 0.001024 1024 70 64 18816 0.71024 0.901664 51.1072 52.7636 52.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1280 0.001024 2048 290 1856 16128 1.36474 31.7137 52.4698 85.5918 85.6474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 370 0.000512 1024 70 1216 18432 3.43213 1.64454 17.0518 51.9045 74.1593 74.2751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 460 6.4e-05 4096 100 4672 175104 128.823 55.368 2378.87 1665.14 4228.37 4228.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1920 0.000512 2048 90 192 37824 3.49328 8.4719 118.214 130.221 130.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1320 3.2e-05 512 400 384 425984 41.4179 13.3436 64.305 417.842 537.156 537.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1200 3.2e-05 1024 240 448 507904 58.0397 26.8233 167.919 835.317 1088.29 1088.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 380 6.4e-05 1024 122 384 16384 67.4905 13.4924 12.5337 417.933 511.66 511.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1130 0.000128 4096 160 1536 137728 23.0591 28.3243 454.426 836.312 1342.19 1342.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1100 0.001024 512 320 256 11264 0.668256 0.374432 1.46083 25.1239 27.7256 27.8281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1940 0.001024 1024 70 64 18688 0.749344 1.09568 50.0914 51.9787 52.0255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1280 0.001024 2048 290 1856 15872 1.35709 28.1969 51.9557 81.5514 81.6072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 370 0.000512 1024 70 1216 16384 3.36538 1.56438 13.999 49.9337 68.9908 69.1083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 460 6.4e-05 4096 100 4672 176128 129.15 55.5471 2188.94 1671.1 4044.91 4045.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1920 0.000512 2048 90 192 37632 3.4736 8.08346 118.42 130.022 130.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1320 3.2e-05 512 400 384 409600 41.9308 17.3443 57.5716 412.457 529.548 529.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 16 64 1200 3.2e-05 1024 240 448 512000 57.8678 26.8892 178.319 838.281 1101.55 1101.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 380 6.4e-05 1024 122 384 20480 65.668 14.0411 15.3306 412.592 507.84 508.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1130 0.000128 4096 160 1536 137600 23.0486 28.3443 420.02 836.091 1307.58 1307.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1100 0.001024 512 320 256 11520 0.697888 0.395904 1.63667 25.6802 28.5111 28.6091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1940 0.001024 1024 70 64 18560 0.73648 0.68544 50.0214 51.4847 51.5418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1280 0.001024 2048 290 1856 16000 1.36611 26.469 52.4823 80.36 80.4168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 370 0.000512 1024 70 1216 17920 3.46746 1.64864 14.8602 52.0904 72.1959 72.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 460 6.4e-05 4096 100 4672 174080 127.986 54.9607 1988 1649.75 3820.86 3820.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1920 0.000512 2048 90 192 37440 3.4536 7.74349 117.031 128.271 128.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1320 3.2e-05 512 400 384 393216 40.2722 12.8348 51.8978 395.903 501.152 501.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1200 3.2e-05 1024 240 448 491520 58.3247 26.4517 164.574 824.376 1073.91 1074.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
2 4 12 16 64 380 6.4e-05 1024 122 384 0 13.3345 0.005184 396.065 409.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1130 0.000128 4096 160 1536 136704 23.1035 41.6577 1356.54 1230.18 2651.64 2242.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1100 0.001024 512 320 256 10752 0.682016 0.37392 1.45322 25.2066 27.8153 27.9163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1940 0.001024 1024 70 64 18432 0.739104 0.784064 49.92 51.487 51.5408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1280 0.001024 2048 290 1856 15744 1.35578 24.1828 51.9496 77.5308 77.5902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 370 0.000512 1024 70 1216 15360 3.43747 1.56877 12.9391 50.1008 68.1731 68.2824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 460 6.4e-05 4096 100 4672 172032 128.153 54.9557 1864.01 1649.6 3696.88 3697.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1920 0.000512 2048 90 192 37632 3.4857 7.56787 118.056 129.153 129.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1320 3.2e-05 512 400 384 405504 44.0204 13.3886 180.941 419.462 658.063 658.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1200 3.2e-05 1024 240 512 490496 60.9446 26.9089 595.59 838.534 1522.16 1522.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 380 6.4e-05 1024 122 384 29696 65.5573 13.5107 25.827 419.481 524.592 524.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1130 0.000128 4096 160 1536 137248 23.1499 28.3718 1705.09 838.914 2595.6 2595.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1100 0.001024 512 320 256 10816 0.70176 0.390496 3.01181 25.6573 29.8643 29.9719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1940 0.001024 1024 70 128 18576 0.749568 3.56042 51.3313 55.6853 55.7437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1280 0.001024 2048 290 1920 16192 1.36867 53.9324 52.5214 107.866 107.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 370 0.000512 1024 70 1280 18944 3.45603 1.66813 28.18 52.5792 86.0124 86.1195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 460 6.4e-05 4096 100 4736 177152 129.434 55.6462 4265.79 1678.16 6129.19 6129.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1920 0.000512 2048 90 256 37664 3.49226 26.6963 122.287 152.52 152.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1320 3.2e-05 512 400 384 401408 43.7506 13.3436 120.11 417.755 595.214 595.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1200 3.2e-05 1024 240 512 490496 60.6666 26.8783 597.794 837.883 1523.42 1523.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 380 6.4e-05 1024 122 384 28672 65.3646 13.5396 23.3036 417.748 520.166 520.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1130 0.000128 4096 160 1536 137152 23.1024 28.3423 1496.4 837.961 2385.89 2385.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1100 0.001024 512 320 256 10752 0.702368 0.387232 3.03014 25.6574 29.8781 29.9771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1940 0.001024 1024 70 128 18560 0.696128 2.50646 50.6601 53.9066 53.9621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1280 0.001024 2048 290 1920 16160 1.36806 60.8919 52.4364 114.741 114.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 370 0.000512 1024 70 1280 18688 3.44794 1.66502 32.1212 52.3898 89.7535 89.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 460 6.4e-05 4096 100 4736 177152 129.049 55.5766 4290.06 1676.32 6151.16 6151.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1920 0.000512 2048 90 256 37632 3.47622 19.0078 122.78 145.307 145.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1320 3.2e-05 512 400 384 401408 43.8497 13.3462 82.2185 417.955 557.617 557.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1200 3.2e-05 1024 240 512 489472 60.8542 26.8761 591.735 838.287 1517.94 1518.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 380 6.4e-05 1024 122 384 28672 65.4572 13.4854 23.4231 417.933 520.507 520.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1130 0.000128 4096 160 1536 137088 23.1229 28.3489 1492.81 838.509 2382.87 2382.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1100 0.001024 512 320 256 10752 0.70656 0.389152 2.94128 25.6803 29.8157 29.9192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1940 0.001024 1024 70 128 18496 0.696192 1.79974 50.6726 53.2098 53.2621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1280 0.001024 2048 290 1920 16128 1.36602 38.9848 52.4589 92.8511 92.9045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 370 0.000512 1024 70 1280 18432 3.46726 1.68867 20.8711 52.4544 78.6091 78.7067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 460 6.4e-05 4096 100 4736 177152 129.228 55.5766 2783.05 1676.58 4644.6 4644.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1920 0.000512 2048 90 256 37568 3.47229 12.6644 121.676 137.854 137.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1320 3.2e-05 512 400 384 393216 43.4855 13.1461 65.862 412.643 535.391 535.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1200 3.2e-05 1024 240 512 488448 60.7663 26.8634 591.3 837.248 1516.38 1516.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 380 6.4e-05 1024 122 384 24576 65.0594 13.3449 19.6755 412.615 510.914 511.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1130 0.000128 4096 160 1536 137088 23.0687 28.3346 1490.45 838.883 2380.81 2380.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1100 0.001024 512 320 256 10368 0.703552 0.387072 2.90499 25.5366 29.6319 29.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1940 0.001024 1024 70 128 18432 0.715616 1.33392 51.2452 53.3381 53.3957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1280 0.001024 2048 290 1920 16032 1.36406 31.6663 52.3038 85.3796 85.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 370 0.000512 1024 70 1280 17664 3.45834 1.65779 16.7662 51.8301 73.838 73.9417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 460 6.4e-05 4096 100 4736 176640 129.088 55.5943 2264.26 1675.28 4124.39 4124.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1920 0.000512 2048 90 256 37536 3.47206 10.326 121.485 135.325 135.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1320 3.2e-05 512 400 384 393216 44.6352 13.3428 58.8221 418.1 535.15 535.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1200 3.2e-05 1024 240 512 487424 60.8299 26.8308 586.472 835.832 1510.16 1510.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 380 6.4e-05 1024 122 384 24576 65.9261 13.4857 19.8891 418.112 517.629 517.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1130 0.000128 4096 160 1536 136704 23.1466 28.331 1473.05 837.782 2362.39 2362.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1100 0.001024 512 320 256 10240 0.69472 0.381184 2.91574 25.3891 29.4828 29.5828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1940 0.001024 1024 70 128 18432 0.69792 3.67398 50.8549 55.2701 55.3226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1280 0.001024 2048 290 1920 16000 1.36272 28.4622 52.2943 82.1627 82.2183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 370 0.000512 1024 70 1280 18432 3.47766 1.67322 15.847 52.5526 73.6792 73.7922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 460 6.4e-05 4096 100 4736 176128 129.095 55.5408 2017.7 1671.82 3874.32 3874.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1920 0.000512 2048 90 256 37504 3.47789 9.19683 121.24 133.959 134.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1320 3.2e-05 512 400 384 389120 43.881 13.1477 53.9058 412.597 523.779 523.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1200 3.2e-05 1024 240 512 486400 61.056 26.8882 590.612 838.558 1517.3 1517.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 380 6.4e-05 1024 122 384 20480 65.5074 13.3734 16.4362 412.619 508.144 508.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1130 0.000128 4096 160 1536 136640 23.1035 28.3273 1484.37 837.526 2373.4 2373.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1100 0.001024 512 320 256 10240 0.702784 0.38672 2.93373 25.5774 29.6992 29.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1940 0.001024 1024 70 128 18400 0.743552 3.71917 51.2836 55.7861 55.8449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1280 0.001024 2048 290 1920 16000 1.36438 26.8391 52.3797 80.6248 80.6801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 370 0.000512 1024 70 1280 17920 3.44925 1.63645 14.1091 52.406 71.726 71.8313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 460 6.4e-05 4096 100 4736 176640 129.218 55.5875 1853.8 1677.33 3716.1 3716.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1920 0.000512 2048 90 256 37440 3.47683 8.19197 122.671 134.381 134.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1320 3.2e-05 512 400 384 393216 43.5169 13.1411 50.0982 412.228 519.229 519.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1200 3.2e-05 1024 240 512 485376 60.764 26.7305 586.731 832.48 1506.89 1507.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 380 6.4e-05 1024 122 384 24576 65.1634 13.3716 19.5205 412.548 510.815 510.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1130 0.000128 4096 160 1536 136704 23.1221 28.3234 1479.41 837.188 2368.12 2368.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1100 0.001024 512 320 256 9984 0.70768 0.387072 2.89555 25.5886 29.6744 29.7718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1940 0.001024 1024 70 128 18240 0.690176 3.67939 48.7057 53.1162 53.1701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1280 0.001024 2048 290 1920 15936 1.36592 24.6716 52.2444 78.3235 78.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 370 0.000512 1024 70 1280 16896 3.50157 1.6449 12.4 51.9009 69.5764 69.6809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 460 6.4e-05 4096 100 4736 175104 128.849 55.3554 1706.19 1665.66 3556.22 3556.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1920 0.000512 2048 90 256 37440 3.4792 7.76989 120.623 131.914 131.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1320 3.2e-05 512 400 384 372736 43.9013 13.0565 45.5117 404.149 506.866 507.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1200 3.2e-05 1024 240 512 487424 60.9076 26.8661 589.366 836.942 1514.28 1514.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 380 6.4e-05 1024 122 384 14336 65.262 13.2282 11.9151 404.217 494.833 495.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1130 0.000128 4096 160 1536 136640 23.1036 28.3265 1484.82 837.631 2373.96 2374.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1100 0.001024 512 320 256 9856 0.692704 0.378976 2.84864 25.3625 29.3852 29.4843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1940 0.001024 1024 70 128 18368 0.69648 3.69459 51.0904 55.5243 55.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1280 0.001024 2048 290 1920 15904 1.3641 22.7119 52.2593 76.3788 76.4415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 370 0.000512 1024 70 1280 16128 3.45504 1.59174 12.186 50.9311 68.2886 68.3996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 460 6.4e-05 4096 100 4736 175616 129.276 55.5868 1604.96 1673.97 3463.96 3464.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1920 0.000512 2048 90 256 37408 3.47546 7.10826 121.443 132.068 132.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1320 3.2e-05 512 400 384 393216 44.6426 13.3448 44.9852 418.235 521.457 521.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1200 3.2e-05 1024 240 512 483328 61.2036 26.8236 583.623 836.108 1507.95 1508.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 380 6.4e-05 1024 122 384 16384 67.515 13.4899 14.2109 418.324 513.751 513.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1130 0.000128 4096 160 1536 136192 23.1269 28.3341 1475.94 837.102 2364.58 2364.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1100 0.001024 512 320 256 9216 0.69136 0.37616 2.6881 25.1351 28.9901 29.0877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1940 0.001024 1024 70 128 18176 0.74144 3.83149 50.0593 54.6766 54.7291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1280 0.001024 2048 290 1920 15872 1.36771 21.4938 52.3045 75.2099 75.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 370 0.000512 1024 70 1280 16384 3.36915 1.56707 10.846 49.9796 65.8882 65.9945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 460 6.4e-05 4096 100 4736 176128 129.131 55.5435 1530.11 1672.7 3387.65 3387.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1920 0.000512 2048 90 256 37376 3.47398 7.70378 120.241 131.46 131.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1320 3.2e-05 512 400 420 430080 38.6756 13.0499 182.95 404.106 639.032 639.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1200 3.2e-05 1024 240 480 516096 57.7594 26.8672 533.306 836.66 1454.79 1454.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 380 6.4e-05 1024 122 420 28672 63.2915 13.2301 26.7791 404.263 507.778 507.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1130 0.000128 4096 160 1560 137536 23.1117 28.3317 1439.02 837.525 2328.1 2328.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1100 0.001024 512 320 240 11648 0.674912 0.3792 2.98125 25.3544 29.4899 29.5911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1940 0.001024 1024 70 60 18816 0.746144 1.83062 51.2406 53.859 53.9147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1280 0.001024 2048 290 1860 15904 1.36192 20.4994 51.976 73.8797 73.9328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 370 0.000512 1024 70 1260 17920 3.37181 1.59539 11.1572 50.9211 67.1699 67.2773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 460 6.4e-05 4096 100 4680 179200 128.824 55.6071 2242.82 1674.5 4101.91 4102.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1920 0.000512 2048 90 180 37856 3.49318 20.0668 114.042 137.647 137.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1320 3.2e-05 512 400 384 401408 41.3964 13.0519 157.463 404.425 616.592 616.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1200 3.2e-05 1024 240 448 508928 58.5802 26.8663 486.527 837.325 1409.5 1409.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 380 6.4e-05 1024 122 384 14336 65.1663 13.2329 11.8269 404.59 495.025 495.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1130 0.000128 4096 160 1536 137984 23.0891 28.3197 1405.02 838.369 2294.88 2294.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1100 0.001024 512 320 256 11648 0.679936 0.382496 3.11712 25.3643 29.6464 29.7461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1940 0.001024 1024 70 64 18816 0.698112 1.78566 50.686 53.2112 53.2688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1280 0.001024 2048 290 1856 15904 1.35987 20.1814 52.0009 73.5856 73.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 370 0.000512 1024 70 1216 17920 3.36778 1.59539 10.6975 50.9627 66.7532 66.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 460 6.4e-05 4096 100 4672 179200 128.674 55.6185 1458.31 1675.07 3317.84 3317.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1920 0.000512 2048 90 192 37632 3.46358 20.5957 119.71 143.814 143.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1320 3.2e-05 512 400 400 430080 39.5997 13.0935 183.701 408.993 645.638 645.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1200 3.2e-05 1024 240 450 510720 57.4525 26.6867 515.373 829.616 1429.33 1429.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 380 6.4e-05 1024 122 400 17920 65.5455 13.3224 16.0717 409.2 504.349 504.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1130 0.000128 4096 160 1550 137760 23.2761 28.4101 1422.01 836.734 2310.51 2310.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1100 0.001024 512 320 250 12320 0.682016 0.385024 3.22614 25.5397 29.9321 30.0293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1940 0.001024 1024 70 100 18480 0.698368 2.73562 51.2629 54.7389 54.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1280 0.001024 2048 290 1850 15960 1.3639 20.8479 52.2361 74.4913 74.5455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 370 0.000512 1024 70 1250 17920 3.44109 1.62202 11.0675 51.6048 67.8659 67.9694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 460 6.4e-05 4096 100 4650 174720 128.777 55.3083 1452.15 1659.84 3296.23 3296.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1920 0.000512 2048 90 200 37520 3.46259 22.0223 119.91 145.439 145.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1320 3.2e-05 512 400 384 430080 39.53 13.0897 176.595 408.993 638.458 638.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1200 3.2e-05 1024 240 432 510720 57.3657 26.9947 500.895 829.628 1415.08 1415.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 380 6.4e-05 1024 122 384 35840 63.0596 13.3598 31.1464 409.197 516.977 517.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1130 0.000128 4096 160 1536 137760 23.288 28.3892 1403.4 836.991 2292.14 2292.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1100 0.001024 512 320 240 13440 0.67312 0.385472 3.37651 25.5408 30.0748 30.1743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1940 0.001024 1024 70 96 18480 0.694816 2.70051 51.0207 54.4591 54.5129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1280 0.001024 2048 290 1824 15960 1.36192 19.9209 52.1177 73.4436 73.4992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 370 0.000512 1024 70 1248 17920 3.44381 1.62365 11.1686 51.6016 67.9616 68.0711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 460 6.4e-05 4096 100 4656 179200 127.979 55.3042 2216.75 1659.81 4060.01 4060.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1920 0.000512 2048 90 192 37520 3.45891 20.8267 117.821 142.151 142.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1320 3.2e-05 512 400 384 475136 37.2392 13.3486 182.231 417.731 650.804 650.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1200 3.2e-05 1024 240 448 520192 57.0644 26.8216 503.827 835.069 1422.98 1423.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 380 6.4e-05 1024 122 384 57344 61.0752 13.6024 47.5154 417.977 540.387 540.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1130 0.000128 4096 160 1536 137984 23.1613 28.3361 1391.69 836.926 2280.2 2280.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1100 0.001024 512 320 224 12800 0.669696 0.382976 3.04182 25.3816 29.5755 29.6748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1940 0.001024 1024 70 64 18816 0.698368 1.80838 50.0961 52.6456 52.6997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1280 0.001024 2048 290 1824 16256 1.37187 23.2012 52.4912 77.108 77.1645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 370 0.000512 1024 70 1216 20480 3.38416 1.6743 13.4328 52.5094 71.1279 71.2376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 460 6.4e-05 4096 100 4640 180224 128.242 55.5373 2405.69 1670.27 4259.9 4260.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1920 0.000512 2048 90 160 38016 3.47395 17.4893 118.11 139.114 139.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1320 3.2e-05 512 400 384 430080 39.9991 13.1491 231.895 412.495 697.788 697.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1200 3.2e-05 1024 240 448 506880 56.5642 26.4439 657.337 824.79 1565.33 1565.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 380 6.4e-05 1024 122 384 30720 64.1446 13.3456 35.898 412.81 526.413 526.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1130 0.000128 4096 160 1536 137280 23.0345 28.3392 1905.63 836.796 2793.88 2793.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1100 0.001024 512 320 224 9600 0.646624 0.35248 3.25046 23.4507 27.8005 27.8958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1940 0.001024 1024 70 64 18240 0.691648 2.59885 49.7974 53.13 53.1845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1280 0.001024 2048 290 1824 15840 1.36682 34.4609 52.327 88.1996 88.2564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 370 0.000512 1024 70 1216 19200 3.42166 1.66176 19.6954 52.2922 77.2011 77.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 460 6.4e-05 4096 100 4640 176640 126.883 54.9685 2531.96 1650.31 4364.3 4364.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1920 0.000512 2048 90 160 37440 3.45424 25.6632 116.407 145.569 145.623
