{
  "Top": "kernel",
  "RtlTop": "kernel",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e"
  },
  "HlsSolution": {
    
  },
  "Args": {
    "L_int": {
      "index": "0",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_uint",
        "dataWidth": "32",
        "arraySizes": [
          "8",
          "8"
        ],
        "multiInterfaceRef": [
          "L_int_V_address0",
          "L_int_V_q0"
        ]
      }
    },
    "x_int": {
      "index": "1",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_uint",
        "dataWidth": "32",
        "arraySizes": ["8"],
        "multiInterfaceRef": [
          "x_int_V_address0",
          "x_int_V_d0",
          "x_int_V_q0"
        ]
      }
    },
    "b_int": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "ap_uint",
        "dataWidth": "32",
        "arraySizes": ["8"],
        "multiInterfaceRef": [
          "b_int_V_address0",
          "b_int_V_q0"
        ]
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "7",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "313",
    "Uncertainty": "0.875"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 7.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel",
    "Version": "1.0",
    "DisplayName": "Kernel",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/linear-algebra-trisolv.cpp"],
    "Vhdl": [
      "impl\/vhdl\/kernel_control_s_axi.vhd",
      "impl\/vhdl\/kernel_udiv_32ns_32ns_32_36_seq_1.vhd",
      "impl\/vhdl\/kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_control_s_axi.v",
      "impl\/verilog\/kernel_udiv_32ns_32ns_32_36_seq_1.v",
      "impl\/verilog\/kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/kernel_v1_0\/data\/kernel.mdd",
      "impl\/misc\/drivers\/kernel_v1_0\/data\/kernel.tcl",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/xkernel.c",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/xkernel.h",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/xkernel_hw.h",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/xkernel_linux.c",
      "impl\/misc\/drivers\/kernel_v1_0\/src\/xkernel_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/tmp\/tmp.tbDkeKSw2o\/benchmark.prj\/solution1\/.autopilot\/db\/kernel.design.xml",
    "DebugDir": "\/tmp\/tmp.tbDkeKSw2o\/benchmark.prj\/solution1\/.debug",
    "ProtoInst": ["\/tmp\/tmp.tbDkeKSw2o\/benchmark.prj\/solution1\/.debug\/kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_control",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "b_int_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "3",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "3"
        }},
      "bundle_name": "b_int_V",
      "bundle_role": "address0"
    },
    "b_int_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "b_int_V",
      "bundle_role": "q0"
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}},
      "bundle_name": "control",
      "bundle_role": "interrupt"
    },
    "L_int_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "6",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "6"
        }},
      "bundle_name": "L_int_V",
      "bundle_role": "address0"
    },
    "L_int_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "L_int_V",
      "bundle_role": "q0"
    },
    "s_axi_control": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_control",
      "param_prefix": "C_S_AXI_CONTROL",
      "addr_bits": "4",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        }
      ],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "4",
        "AWADDR": "4",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "x_int_V_address0": {
      "type": "data",
      "dir": "out",
      "width": "3",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "3"
        }},
      "bundle_name": "x_int_V",
      "bundle_role": "address0"
    },
    "x_int_V_d0": {
      "type": "data",
      "dir": "out",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "x_int_V",
      "bundle_role": "d0"
    },
    "x_int_V_q0": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }},
      "bundle_name": "x_int_V",
      "bundle_role": "q0"
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "L_int_V_address0": {
      "dir": "out",
      "width": "6"
    },
    "L_int_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "L_int_V_q0": {
      "dir": "in",
      "width": "32"
    },
    "x_int_V_address0": {
      "dir": "out",
      "width": "3"
    },
    "x_int_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "x_int_V_we0": {
      "dir": "out",
      "width": "1"
    },
    "x_int_V_d0": {
      "dir": "out",
      "width": "32"
    },
    "x_int_V_q0": {
      "dir": "in",
      "width": "32"
    },
    "b_int_V_address0": {
      "dir": "out",
      "width": "3"
    },
    "b_int_V_ce0": {
      "dir": "out",
      "width": "1"
    },
    "b_int_V_q0": {
      "dir": "in",
      "width": "32"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "kernel"},
    "Info": {"kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"kernel": {
        "Latency": {
          "LatencyBest": "313",
          "LatencyAvg": "377",
          "LatencyWorst": "425",
          "PipelineIIMin": "314",
          "PipelineIIMax": "426",
          "PipelineII": "314 ~ 426",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "7.00",
          "Uncertainty": "0.88",
          "Estimate": "6.022"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "8",
            "LatencyMin": "312",
            "LatencyMax": "424",
            "Latency": "312 ~ 424",
            "PipelineII": "",
            "PipelineDepthMin": "39",
            "PipelineDepthMax": "53",
            "PipelineDepth": "39 ~ 53",
            "Loops": [{
                "Name": "Loop 1.1",
                "TripCount": "",
                "LatencyMin": "0",
                "LatencyMax": "14",
                "Latency": "0 ~ 14",
                "PipelineII": "",
                "PipelineDepth": "2"
              }]
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "3",
          "FF": "494",
          "LUT": "610",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "kernel",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-08-14 18:01:54 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.1"
  }
}
