#############################################
#	Synopsys Design Constraints (SDC)
#	For FPGA fabric 
#	Description: Constrain timing of Switch Block sb_2__4_ for PnR
#	Author: Xifan TANG 
#	Organization: University of Utah 
#	Date: Thu Oct 17 11:38:23 2024
#############################################

#############################################
#	Define time unit 
#############################################
set_units -time s

set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__4_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_2__4_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[0] -to fpga_top/sb_2__4_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[2] -to fpga_top/sb_2__4_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[55] -to fpga_top/sb_2__4_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[107] -to fpga_top/sb_2__4_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[108] -to fpga_top/sb_2__4_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[1] -to fpga_top/sb_2__4_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[53] -to fpga_top/sb_2__4_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[6] -to fpga_top/sb_2__4_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[2] -to fpga_top/sb_2__4_/chany_top_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__4_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_2__4_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[3] -to fpga_top/sb_2__4_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[52] -to fpga_top/sb_2__4_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[56] -to fpga_top/sb_2__4_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[158] -to fpga_top/sb_2__4_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[159] -to fpga_top/sb_2__4_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[105] -to fpga_top/sb_2__4_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[109] -to fpga_top/sb_2__4_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[10] -to fpga_top/sb_2__4_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[6] -to fpga_top/sb_2__4_/chany_top_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__4_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_2__4_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[4] -to fpga_top/sb_2__4_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[51] -to fpga_top/sb_2__4_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[104] -to fpga_top/sb_2__4_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[111] -to fpga_top/sb_2__4_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[154] -to fpga_top/sb_2__4_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[57] -to fpga_top/sb_2__4_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[157] -to fpga_top/sb_2__4_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[14] -to fpga_top/sb_2__4_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[10] -to fpga_top/sb_2__4_/chany_top_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__4_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_2__4_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[59] -to fpga_top/sb_2__4_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[103] -to fpga_top/sb_2__4_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[112] -to fpga_top/sb_2__4_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[150] -to fpga_top/sb_2__4_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[156] -to fpga_top/sb_2__4_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[5] -to fpga_top/sb_2__4_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[49] -to fpga_top/sb_2__4_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[18] -to fpga_top/sb_2__4_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[14] -to fpga_top/sb_2__4_/chany_top_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__4_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_2__4_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[7] -to fpga_top/sb_2__4_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[48] -to fpga_top/sb_2__4_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[60] -to fpga_top/sb_2__4_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[146] -to fpga_top/sb_2__4_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[155] -to fpga_top/sb_2__4_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[101] -to fpga_top/sb_2__4_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[113] -to fpga_top/sb_2__4_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[22] -to fpga_top/sb_2__4_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[18] -to fpga_top/sb_2__4_/chany_top_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__4_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_2__4_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[8] -to fpga_top/sb_2__4_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[47] -to fpga_top/sb_2__4_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[100] -to fpga_top/sb_2__4_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[115] -to fpga_top/sb_2__4_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[142] -to fpga_top/sb_2__4_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[61] -to fpga_top/sb_2__4_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[153] -to fpga_top/sb_2__4_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[26] -to fpga_top/sb_2__4_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[22] -to fpga_top/sb_2__4_/chany_top_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__4_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_2__4_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[63] -to fpga_top/sb_2__4_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[99] -to fpga_top/sb_2__4_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[116] -to fpga_top/sb_2__4_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[138] -to fpga_top/sb_2__4_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[152] -to fpga_top/sb_2__4_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[9] -to fpga_top/sb_2__4_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[45] -to fpga_top/sb_2__4_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[30] -to fpga_top/sb_2__4_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[26] -to fpga_top/sb_2__4_/chany_top_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__4_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_2__4_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[11] -to fpga_top/sb_2__4_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[44] -to fpga_top/sb_2__4_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[64] -to fpga_top/sb_2__4_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[134] -to fpga_top/sb_2__4_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[151] -to fpga_top/sb_2__4_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[97] -to fpga_top/sb_2__4_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[117] -to fpga_top/sb_2__4_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[34] -to fpga_top/sb_2__4_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[30] -to fpga_top/sb_2__4_/chany_top_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__4_/chany_top_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_2__4_/chany_top_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_top_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_top_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[12] -to fpga_top/sb_2__4_/chany_top_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[43] -to fpga_top/sb_2__4_/chany_top_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[96] -to fpga_top/sb_2__4_/chany_top_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[119] -to fpga_top/sb_2__4_/chany_top_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[130] -to fpga_top/sb_2__4_/chany_top_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[65] -to fpga_top/sb_2__4_/chany_top_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[149] -to fpga_top/sb_2__4_/chany_top_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[38] -to fpga_top/sb_2__4_/chany_top_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[34] -to fpga_top/sb_2__4_/chany_top_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__4_/chany_top_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_2__4_/chany_top_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_top_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_top_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[67] -to fpga_top/sb_2__4_/chany_top_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[95] -to fpga_top/sb_2__4_/chany_top_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[120] -to fpga_top/sb_2__4_/chany_top_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[126] -to fpga_top/sb_2__4_/chany_top_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[148] -to fpga_top/sb_2__4_/chany_top_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[13] -to fpga_top/sb_2__4_/chany_top_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[41] -to fpga_top/sb_2__4_/chany_top_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[42] -to fpga_top/sb_2__4_/chany_top_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[38] -to fpga_top/sb_2__4_/chany_top_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__4_/chany_top_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_2__4_/chany_top_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_top_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_top_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[15] -to fpga_top/sb_2__4_/chany_top_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[40] -to fpga_top/sb_2__4_/chany_top_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[68] -to fpga_top/sb_2__4_/chany_top_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[122] -to fpga_top/sb_2__4_/chany_top_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[147] -to fpga_top/sb_2__4_/chany_top_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[93] -to fpga_top/sb_2__4_/chany_top_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[121] -to fpga_top/sb_2__4_/chany_top_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[46] -to fpga_top/sb_2__4_/chany_top_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[42] -to fpga_top/sb_2__4_/chany_top_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__4_/chany_top_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_2__4_/chany_top_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_top_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_top_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[16] -to fpga_top/sb_2__4_/chany_top_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[39] -to fpga_top/sb_2__4_/chany_top_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[92] -to fpga_top/sb_2__4_/chany_top_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[118] -to fpga_top/sb_2__4_/chany_top_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[123] -to fpga_top/sb_2__4_/chany_top_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[69] -to fpga_top/sb_2__4_/chany_top_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[145] -to fpga_top/sb_2__4_/chany_top_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[50] -to fpga_top/sb_2__4_/chany_top_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[46] -to fpga_top/sb_2__4_/chany_top_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__4_/chany_top_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_2__4_/chany_top_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_top_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_top_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[71] -to fpga_top/sb_2__4_/chany_top_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[91] -to fpga_top/sb_2__4_/chany_top_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[114] -to fpga_top/sb_2__4_/chany_top_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[124] -to fpga_top/sb_2__4_/chany_top_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[144] -to fpga_top/sb_2__4_/chany_top_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[17] -to fpga_top/sb_2__4_/chany_top_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[37] -to fpga_top/sb_2__4_/chany_top_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[54] -to fpga_top/sb_2__4_/chany_top_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[50] -to fpga_top/sb_2__4_/chany_top_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__4_/chany_top_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_2__4_/chany_top_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_top_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_top_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[19] -to fpga_top/sb_2__4_/chany_top_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[36] -to fpga_top/sb_2__4_/chany_top_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[72] -to fpga_top/sb_2__4_/chany_top_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[110] -to fpga_top/sb_2__4_/chany_top_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[143] -to fpga_top/sb_2__4_/chany_top_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[89] -to fpga_top/sb_2__4_/chany_top_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[125] -to fpga_top/sb_2__4_/chany_top_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[58] -to fpga_top/sb_2__4_/chany_top_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[54] -to fpga_top/sb_2__4_/chany_top_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__4_/chany_top_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_2__4_/chany_top_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_top_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_top_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[20] -to fpga_top/sb_2__4_/chany_top_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[35] -to fpga_top/sb_2__4_/chany_top_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[88] -to fpga_top/sb_2__4_/chany_top_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[106] -to fpga_top/sb_2__4_/chany_top_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[127] -to fpga_top/sb_2__4_/chany_top_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[73] -to fpga_top/sb_2__4_/chany_top_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[141] -to fpga_top/sb_2__4_/chany_top_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[62] -to fpga_top/sb_2__4_/chany_top_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[58] -to fpga_top/sb_2__4_/chany_top_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_[0] -to fpga_top/sb_2__4_/chany_top_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_2__4_/chany_top_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_top_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_top_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[75] -to fpga_top/sb_2__4_/chany_top_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[87] -to fpga_top/sb_2__4_/chany_top_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[102] -to fpga_top/sb_2__4_/chany_top_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[128] -to fpga_top/sb_2__4_/chany_top_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[140] -to fpga_top/sb_2__4_/chany_top_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[21] -to fpga_top/sb_2__4_/chany_top_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[33] -to fpga_top/sb_2__4_/chany_top_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[66] -to fpga_top/sb_2__4_/chany_top_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[62] -to fpga_top/sb_2__4_/chany_top_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_2__4_/chany_top_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_2__4_/chany_top_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_top_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_top_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[23] -to fpga_top/sb_2__4_/chany_top_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[32] -to fpga_top/sb_2__4_/chany_top_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[76] -to fpga_top/sb_2__4_/chany_top_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[98] -to fpga_top/sb_2__4_/chany_top_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[139] -to fpga_top/sb_2__4_/chany_top_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[85] -to fpga_top/sb_2__4_/chany_top_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[129] -to fpga_top/sb_2__4_/chany_top_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[70] -to fpga_top/sb_2__4_/chany_top_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[66] -to fpga_top/sb_2__4_/chany_top_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_2__4_/chany_top_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_2__4_/chany_top_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_top_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_top_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[24] -to fpga_top/sb_2__4_/chany_top_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[31] -to fpga_top/sb_2__4_/chany_top_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[84] -to fpga_top/sb_2__4_/chany_top_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[94] -to fpga_top/sb_2__4_/chany_top_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[131] -to fpga_top/sb_2__4_/chany_top_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[77] -to fpga_top/sb_2__4_/chany_top_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[137] -to fpga_top/sb_2__4_/chany_top_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[74] -to fpga_top/sb_2__4_/chany_top_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[70] -to fpga_top/sb_2__4_/chany_top_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_2__4_/chany_top_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_2__4_/chany_top_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_top_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_top_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[79] -to fpga_top/sb_2__4_/chany_top_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[83] -to fpga_top/sb_2__4_/chany_top_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[90] -to fpga_top/sb_2__4_/chany_top_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[132] -to fpga_top/sb_2__4_/chany_top_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[136] -to fpga_top/sb_2__4_/chany_top_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[25] -to fpga_top/sb_2__4_/chany_top_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[29] -to fpga_top/sb_2__4_/chany_top_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[78] -to fpga_top/sb_2__4_/chany_top_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[74] -to fpga_top/sb_2__4_/chany_top_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_2__4_/chany_top_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_2__4_/chany_top_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_top_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_top_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[27] -to fpga_top/sb_2__4_/chany_top_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[28] -to fpga_top/sb_2__4_/chany_top_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[80] -to fpga_top/sb_2__4_/chany_top_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[86] -to fpga_top/sb_2__4_/chany_top_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[135] -to fpga_top/sb_2__4_/chany_top_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[81] -to fpga_top/sb_2__4_/chany_top_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[133] -to fpga_top/sb_2__4_/chany_top_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[82] -to fpga_top/sb_2__4_/chany_top_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[78] -to fpga_top/sb_2__4_/chany_top_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_2__4_/chany_top_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_2__4_/chany_top_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_top_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_top_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[27] -to fpga_top/sb_2__4_/chany_top_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[28] -to fpga_top/sb_2__4_/chany_top_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[80] -to fpga_top/sb_2__4_/chany_top_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[82] -to fpga_top/sb_2__4_/chany_top_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[135] -to fpga_top/sb_2__4_/chany_top_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[81] -to fpga_top/sb_2__4_/chany_top_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[133] -to fpga_top/sb_2__4_/chany_top_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[86] -to fpga_top/sb_2__4_/chany_top_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[82] -to fpga_top/sb_2__4_/chany_top_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_2__4_/chany_top_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_2__4_/chany_top_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_top_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_top_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[78] -to fpga_top/sb_2__4_/chany_top_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[79] -to fpga_top/sb_2__4_/chany_top_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[83] -to fpga_top/sb_2__4_/chany_top_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[132] -to fpga_top/sb_2__4_/chany_top_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[136] -to fpga_top/sb_2__4_/chany_top_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[25] -to fpga_top/sb_2__4_/chany_top_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[29] -to fpga_top/sb_2__4_/chany_top_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[90] -to fpga_top/sb_2__4_/chany_top_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[86] -to fpga_top/sb_2__4_/chany_top_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_2__4_/chany_top_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_2__4_/chany_top_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_top_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_top_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[24] -to fpga_top/sb_2__4_/chany_top_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[31] -to fpga_top/sb_2__4_/chany_top_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[74] -to fpga_top/sb_2__4_/chany_top_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[84] -to fpga_top/sb_2__4_/chany_top_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[131] -to fpga_top/sb_2__4_/chany_top_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[77] -to fpga_top/sb_2__4_/chany_top_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[137] -to fpga_top/sb_2__4_/chany_top_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[94] -to fpga_top/sb_2__4_/chany_top_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[90] -to fpga_top/sb_2__4_/chany_top_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_2__4_/chany_top_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_[0] -to fpga_top/sb_2__4_/chany_top_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_top_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_top_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[23] -to fpga_top/sb_2__4_/chany_top_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[32] -to fpga_top/sb_2__4_/chany_top_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[70] -to fpga_top/sb_2__4_/chany_top_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[76] -to fpga_top/sb_2__4_/chany_top_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[139] -to fpga_top/sb_2__4_/chany_top_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[85] -to fpga_top/sb_2__4_/chany_top_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[129] -to fpga_top/sb_2__4_/chany_top_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[98] -to fpga_top/sb_2__4_/chany_top_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[94] -to fpga_top/sb_2__4_/chany_top_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_2__4_/chany_top_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_2__4_/chany_top_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_top_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_top_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[66] -to fpga_top/sb_2__4_/chany_top_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[75] -to fpga_top/sb_2__4_/chany_top_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[87] -to fpga_top/sb_2__4_/chany_top_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[128] -to fpga_top/sb_2__4_/chany_top_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[140] -to fpga_top/sb_2__4_/chany_top_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[21] -to fpga_top/sb_2__4_/chany_top_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[33] -to fpga_top/sb_2__4_/chany_top_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[102] -to fpga_top/sb_2__4_/chany_top_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[98] -to fpga_top/sb_2__4_/chany_top_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_2__4_/chany_top_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_2__4_/chany_top_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_top_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_top_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[20] -to fpga_top/sb_2__4_/chany_top_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[35] -to fpga_top/sb_2__4_/chany_top_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[62] -to fpga_top/sb_2__4_/chany_top_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[88] -to fpga_top/sb_2__4_/chany_top_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[127] -to fpga_top/sb_2__4_/chany_top_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[73] -to fpga_top/sb_2__4_/chany_top_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[141] -to fpga_top/sb_2__4_/chany_top_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[106] -to fpga_top/sb_2__4_/chany_top_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[102] -to fpga_top/sb_2__4_/chany_top_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_2__4_/chany_top_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_2__4_/chany_top_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_top_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_top_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[19] -to fpga_top/sb_2__4_/chany_top_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[36] -to fpga_top/sb_2__4_/chany_top_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[58] -to fpga_top/sb_2__4_/chany_top_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[72] -to fpga_top/sb_2__4_/chany_top_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[143] -to fpga_top/sb_2__4_/chany_top_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[89] -to fpga_top/sb_2__4_/chany_top_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[125] -to fpga_top/sb_2__4_/chany_top_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[110] -to fpga_top/sb_2__4_/chany_top_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[106] -to fpga_top/sb_2__4_/chany_top_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_2__4_/chany_top_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_2__4_/chany_top_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_top_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_top_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[54] -to fpga_top/sb_2__4_/chany_top_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[71] -to fpga_top/sb_2__4_/chany_top_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[91] -to fpga_top/sb_2__4_/chany_top_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[124] -to fpga_top/sb_2__4_/chany_top_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[144] -to fpga_top/sb_2__4_/chany_top_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[17] -to fpga_top/sb_2__4_/chany_top_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[37] -to fpga_top/sb_2__4_/chany_top_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[114] -to fpga_top/sb_2__4_/chany_top_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[110] -to fpga_top/sb_2__4_/chany_top_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_2__4_/chany_top_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_2__4_/chany_top_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_top_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_top_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[16] -to fpga_top/sb_2__4_/chany_top_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[39] -to fpga_top/sb_2__4_/chany_top_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[50] -to fpga_top/sb_2__4_/chany_top_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[92] -to fpga_top/sb_2__4_/chany_top_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[123] -to fpga_top/sb_2__4_/chany_top_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[69] -to fpga_top/sb_2__4_/chany_top_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[145] -to fpga_top/sb_2__4_/chany_top_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[118] -to fpga_top/sb_2__4_/chany_top_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[114] -to fpga_top/sb_2__4_/chany_top_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_2__4_/chany_top_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_2__4_/chany_top_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_top_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_top_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[15] -to fpga_top/sb_2__4_/chany_top_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[40] -to fpga_top/sb_2__4_/chany_top_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[46] -to fpga_top/sb_2__4_/chany_top_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[68] -to fpga_top/sb_2__4_/chany_top_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[147] -to fpga_top/sb_2__4_/chany_top_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[93] -to fpga_top/sb_2__4_/chany_top_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[121] -to fpga_top/sb_2__4_/chany_top_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[122] -to fpga_top/sb_2__4_/chany_top_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[118] -to fpga_top/sb_2__4_/chany_top_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_2__4_/chany_top_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_2__4_/chany_top_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_top_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_top_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[42] -to fpga_top/sb_2__4_/chany_top_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[67] -to fpga_top/sb_2__4_/chany_top_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[95] -to fpga_top/sb_2__4_/chany_top_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[120] -to fpga_top/sb_2__4_/chany_top_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[148] -to fpga_top/sb_2__4_/chany_top_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[13] -to fpga_top/sb_2__4_/chany_top_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[41] -to fpga_top/sb_2__4_/chany_top_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[126] -to fpga_top/sb_2__4_/chany_top_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[122] -to fpga_top/sb_2__4_/chany_top_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_[0] -to fpga_top/sb_2__4_/chany_top_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_2__4_/chany_top_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_top_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_top_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[12] -to fpga_top/sb_2__4_/chany_top_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[38] -to fpga_top/sb_2__4_/chany_top_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[43] -to fpga_top/sb_2__4_/chany_top_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[96] -to fpga_top/sb_2__4_/chany_top_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[119] -to fpga_top/sb_2__4_/chany_top_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[65] -to fpga_top/sb_2__4_/chany_top_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[149] -to fpga_top/sb_2__4_/chany_top_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[130] -to fpga_top/sb_2__4_/chany_top_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[126] -to fpga_top/sb_2__4_/chany_top_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_2__4_/chany_top_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_2__4_/chany_top_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_top_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_top_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[11] -to fpga_top/sb_2__4_/chany_top_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[34] -to fpga_top/sb_2__4_/chany_top_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[44] -to fpga_top/sb_2__4_/chany_top_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[64] -to fpga_top/sb_2__4_/chany_top_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[151] -to fpga_top/sb_2__4_/chany_top_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[97] -to fpga_top/sb_2__4_/chany_top_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[117] -to fpga_top/sb_2__4_/chany_top_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[134] -to fpga_top/sb_2__4_/chany_top_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[130] -to fpga_top/sb_2__4_/chany_top_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_2__4_/chany_top_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_2__4_/chany_top_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_top_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_top_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[30] -to fpga_top/sb_2__4_/chany_top_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[63] -to fpga_top/sb_2__4_/chany_top_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[99] -to fpga_top/sb_2__4_/chany_top_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[116] -to fpga_top/sb_2__4_/chany_top_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[152] -to fpga_top/sb_2__4_/chany_top_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[9] -to fpga_top/sb_2__4_/chany_top_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[45] -to fpga_top/sb_2__4_/chany_top_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[138] -to fpga_top/sb_2__4_/chany_top_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[134] -to fpga_top/sb_2__4_/chany_top_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_2__4_/chany_top_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_2__4_/chany_top_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_top_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_top_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[8] -to fpga_top/sb_2__4_/chany_top_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[26] -to fpga_top/sb_2__4_/chany_top_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[47] -to fpga_top/sb_2__4_/chany_top_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[100] -to fpga_top/sb_2__4_/chany_top_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[115] -to fpga_top/sb_2__4_/chany_top_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[61] -to fpga_top/sb_2__4_/chany_top_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[153] -to fpga_top/sb_2__4_/chany_top_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[142] -to fpga_top/sb_2__4_/chany_top_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[138] -to fpga_top/sb_2__4_/chany_top_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_2__4_/chany_top_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_2__4_/chany_top_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_top_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_top_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[7] -to fpga_top/sb_2__4_/chany_top_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[22] -to fpga_top/sb_2__4_/chany_top_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[48] -to fpga_top/sb_2__4_/chany_top_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[60] -to fpga_top/sb_2__4_/chany_top_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[155] -to fpga_top/sb_2__4_/chany_top_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[101] -to fpga_top/sb_2__4_/chany_top_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[113] -to fpga_top/sb_2__4_/chany_top_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[146] -to fpga_top/sb_2__4_/chany_top_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[142] -to fpga_top/sb_2__4_/chany_top_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_2__4_/chany_top_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_2__4_/chany_top_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_top_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_top_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[18] -to fpga_top/sb_2__4_/chany_top_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[59] -to fpga_top/sb_2__4_/chany_top_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[103] -to fpga_top/sb_2__4_/chany_top_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[112] -to fpga_top/sb_2__4_/chany_top_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[156] -to fpga_top/sb_2__4_/chany_top_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[5] -to fpga_top/sb_2__4_/chany_top_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[49] -to fpga_top/sb_2__4_/chany_top_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[150] -to fpga_top/sb_2__4_/chany_top_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[146] -to fpga_top/sb_2__4_/chany_top_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_2__4_/chany_top_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_2__4_/chany_top_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_top_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_top_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[4] -to fpga_top/sb_2__4_/chany_top_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[14] -to fpga_top/sb_2__4_/chany_top_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[51] -to fpga_top/sb_2__4_/chany_top_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[104] -to fpga_top/sb_2__4_/chany_top_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[111] -to fpga_top/sb_2__4_/chany_top_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[57] -to fpga_top/sb_2__4_/chany_top_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[157] -to fpga_top/sb_2__4_/chany_top_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[154] -to fpga_top/sb_2__4_/chany_top_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[150] -to fpga_top/sb_2__4_/chany_top_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_2__4_/chany_top_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_2__4_/chany_top_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_top_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_top_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[3] -to fpga_top/sb_2__4_/chany_top_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[10] -to fpga_top/sb_2__4_/chany_top_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[52] -to fpga_top/sb_2__4_/chany_top_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[56] -to fpga_top/sb_2__4_/chany_top_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[159] -to fpga_top/sb_2__4_/chany_top_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[105] -to fpga_top/sb_2__4_/chany_top_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[109] -to fpga_top/sb_2__4_/chany_top_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[158] -to fpga_top/sb_2__4_/chany_top_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[154] -to fpga_top/sb_2__4_/chany_top_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_[0] -to fpga_top/sb_2__4_/chany_top_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_[0] -to fpga_top/sb_2__4_/chany_top_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_top_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_top_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[0] -to fpga_top/sb_2__4_/chany_top_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[6] -to fpga_top/sb_2__4_/chany_top_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[55] -to fpga_top/sb_2__4_/chany_top_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[107] -to fpga_top/sb_2__4_/chany_top_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[108] -to fpga_top/sb_2__4_/chany_top_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[1] -to fpga_top/sb_2__4_/chany_top_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[53] -to fpga_top/sb_2__4_/chany_top_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[2] -to fpga_top/sb_2__4_/chany_top_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[158] -to fpga_top/sb_2__4_/chany_top_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__4_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_2__4_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[2] -to fpga_top/sb_2__4_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[154] -to fpga_top/sb_2__4_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[51] -to fpga_top/sb_2__4_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[159] -to fpga_top/sb_2__4_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[52] -to fpga_top/sb_2__4_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[104] -to fpga_top/sb_2__4_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[105] -to fpga_top/sb_2__4_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[157] -to fpga_top/sb_2__4_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[158] -to fpga_top/sb_2__4_/chanx_right_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__4_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_2__4_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[6] -to fpga_top/sb_2__4_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[150] -to fpga_top/sb_2__4_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[107] -to fpga_top/sb_2__4_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[0] -to fpga_top/sb_2__4_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[49] -to fpga_top/sb_2__4_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[53] -to fpga_top/sb_2__4_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[2] -to fpga_top/sb_2__4_/chanx_right_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__4_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_2__4_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[10] -to fpga_top/sb_2__4_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[146] -to fpga_top/sb_2__4_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[55] -to fpga_top/sb_2__4_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[48] -to fpga_top/sb_2__4_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[108] -to fpga_top/sb_2__4_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[1] -to fpga_top/sb_2__4_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[6] -to fpga_top/sb_2__4_/chanx_right_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__4_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_2__4_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[14] -to fpga_top/sb_2__4_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[142] -to fpga_top/sb_2__4_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[3] -to fpga_top/sb_2__4_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[47] -to fpga_top/sb_2__4_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[56] -to fpga_top/sb_2__4_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[109] -to fpga_top/sb_2__4_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[10] -to fpga_top/sb_2__4_/chanx_right_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__4_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_2__4_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[18] -to fpga_top/sb_2__4_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[138] -to fpga_top/sb_2__4_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[111] -to fpga_top/sb_2__4_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[4] -to fpga_top/sb_2__4_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[45] -to fpga_top/sb_2__4_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[57] -to fpga_top/sb_2__4_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[14] -to fpga_top/sb_2__4_/chanx_right_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__4_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_2__4_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[22] -to fpga_top/sb_2__4_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[134] -to fpga_top/sb_2__4_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[59] -to fpga_top/sb_2__4_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[44] -to fpga_top/sb_2__4_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[112] -to fpga_top/sb_2__4_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[5] -to fpga_top/sb_2__4_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[18] -to fpga_top/sb_2__4_/chanx_right_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__4_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_2__4_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[26] -to fpga_top/sb_2__4_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[130] -to fpga_top/sb_2__4_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[7] -to fpga_top/sb_2__4_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[43] -to fpga_top/sb_2__4_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[60] -to fpga_top/sb_2__4_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[113] -to fpga_top/sb_2__4_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[22] -to fpga_top/sb_2__4_/chanx_right_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__4_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_2__4_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[30] -to fpga_top/sb_2__4_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[126] -to fpga_top/sb_2__4_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[115] -to fpga_top/sb_2__4_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[8] -to fpga_top/sb_2__4_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[41] -to fpga_top/sb_2__4_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[61] -to fpga_top/sb_2__4_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[26] -to fpga_top/sb_2__4_/chanx_right_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__4_/chanx_right_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_2__4_/chanx_right_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_right_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_right_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[34] -to fpga_top/sb_2__4_/chanx_right_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[122] -to fpga_top/sb_2__4_/chanx_right_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[63] -to fpga_top/sb_2__4_/chanx_right_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[40] -to fpga_top/sb_2__4_/chanx_right_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[116] -to fpga_top/sb_2__4_/chanx_right_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[9] -to fpga_top/sb_2__4_/chanx_right_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[30] -to fpga_top/sb_2__4_/chanx_right_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__4_/chanx_right_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_2__4_/chanx_right_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_right_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_right_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[38] -to fpga_top/sb_2__4_/chanx_right_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[118] -to fpga_top/sb_2__4_/chanx_right_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[11] -to fpga_top/sb_2__4_/chanx_right_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[39] -to fpga_top/sb_2__4_/chanx_right_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[64] -to fpga_top/sb_2__4_/chanx_right_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[117] -to fpga_top/sb_2__4_/chanx_right_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[34] -to fpga_top/sb_2__4_/chanx_right_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__4_/chanx_right_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_2__4_/chanx_right_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_right_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_right_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[42] -to fpga_top/sb_2__4_/chanx_right_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[114] -to fpga_top/sb_2__4_/chanx_right_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[119] -to fpga_top/sb_2__4_/chanx_right_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[12] -to fpga_top/sb_2__4_/chanx_right_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[37] -to fpga_top/sb_2__4_/chanx_right_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[65] -to fpga_top/sb_2__4_/chanx_right_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[38] -to fpga_top/sb_2__4_/chanx_right_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__4_/chanx_right_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_2__4_/chanx_right_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_right_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_right_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[46] -to fpga_top/sb_2__4_/chanx_right_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[110] -to fpga_top/sb_2__4_/chanx_right_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[67] -to fpga_top/sb_2__4_/chanx_right_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[36] -to fpga_top/sb_2__4_/chanx_right_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[120] -to fpga_top/sb_2__4_/chanx_right_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[13] -to fpga_top/sb_2__4_/chanx_right_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[42] -to fpga_top/sb_2__4_/chanx_right_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__4_/chanx_right_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_2__4_/chanx_right_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_right_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_right_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[50] -to fpga_top/sb_2__4_/chanx_right_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[106] -to fpga_top/sb_2__4_/chanx_right_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[15] -to fpga_top/sb_2__4_/chanx_right_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[35] -to fpga_top/sb_2__4_/chanx_right_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[68] -to fpga_top/sb_2__4_/chanx_right_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[121] -to fpga_top/sb_2__4_/chanx_right_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[46] -to fpga_top/sb_2__4_/chanx_right_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__4_/chanx_right_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_2__4_/chanx_right_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_right_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_right_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[54] -to fpga_top/sb_2__4_/chanx_right_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[102] -to fpga_top/sb_2__4_/chanx_right_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[123] -to fpga_top/sb_2__4_/chanx_right_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[16] -to fpga_top/sb_2__4_/chanx_right_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[33] -to fpga_top/sb_2__4_/chanx_right_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[69] -to fpga_top/sb_2__4_/chanx_right_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[50] -to fpga_top/sb_2__4_/chanx_right_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__4_/chanx_right_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_2__4_/chanx_right_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_right_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_right_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[58] -to fpga_top/sb_2__4_/chanx_right_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[98] -to fpga_top/sb_2__4_/chanx_right_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[71] -to fpga_top/sb_2__4_/chanx_right_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[32] -to fpga_top/sb_2__4_/chanx_right_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[124] -to fpga_top/sb_2__4_/chanx_right_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[17] -to fpga_top/sb_2__4_/chanx_right_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[54] -to fpga_top/sb_2__4_/chanx_right_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_[0] -to fpga_top/sb_2__4_/chanx_right_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_2__4_/chanx_right_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_right_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_right_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[62] -to fpga_top/sb_2__4_/chanx_right_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[94] -to fpga_top/sb_2__4_/chanx_right_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[19] -to fpga_top/sb_2__4_/chanx_right_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[31] -to fpga_top/sb_2__4_/chanx_right_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[72] -to fpga_top/sb_2__4_/chanx_right_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[125] -to fpga_top/sb_2__4_/chanx_right_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[58] -to fpga_top/sb_2__4_/chanx_right_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_2__4_/chanx_right_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_2__4_/chanx_right_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_right_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_right_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[66] -to fpga_top/sb_2__4_/chanx_right_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[90] -to fpga_top/sb_2__4_/chanx_right_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[127] -to fpga_top/sb_2__4_/chanx_right_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[20] -to fpga_top/sb_2__4_/chanx_right_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[29] -to fpga_top/sb_2__4_/chanx_right_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[73] -to fpga_top/sb_2__4_/chanx_right_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[62] -to fpga_top/sb_2__4_/chanx_right_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_2__4_/chanx_right_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_2__4_/chanx_right_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_right_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_right_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[70] -to fpga_top/sb_2__4_/chanx_right_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[86] -to fpga_top/sb_2__4_/chanx_right_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[75] -to fpga_top/sb_2__4_/chanx_right_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[28] -to fpga_top/sb_2__4_/chanx_right_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[128] -to fpga_top/sb_2__4_/chanx_right_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[21] -to fpga_top/sb_2__4_/chanx_right_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[66] -to fpga_top/sb_2__4_/chanx_right_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_2__4_/chanx_right_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_2__4_/chanx_right_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_right_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_right_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[74] -to fpga_top/sb_2__4_/chanx_right_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[82] -to fpga_top/sb_2__4_/chanx_right_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[23] -to fpga_top/sb_2__4_/chanx_right_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[27] -to fpga_top/sb_2__4_/chanx_right_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[76] -to fpga_top/sb_2__4_/chanx_right_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[129] -to fpga_top/sb_2__4_/chanx_right_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[70] -to fpga_top/sb_2__4_/chanx_right_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_2__4_/chanx_right_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_2__4_/chanx_right_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_right_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_right_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[78] -to fpga_top/sb_2__4_/chanx_right_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[78] -to fpga_top/sb_2__4_/chanx_right_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[131] -to fpga_top/sb_2__4_/chanx_right_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[24] -to fpga_top/sb_2__4_/chanx_right_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[25] -to fpga_top/sb_2__4_/chanx_right_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[77] -to fpga_top/sb_2__4_/chanx_right_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[74] -to fpga_top/sb_2__4_/chanx_right_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_2__4_/chanx_right_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_2__4_/chanx_right_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_right_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_right_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[82] -to fpga_top/sb_2__4_/chanx_right_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[74] -to fpga_top/sb_2__4_/chanx_right_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[79] -to fpga_top/sb_2__4_/chanx_right_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[24] -to fpga_top/sb_2__4_/chanx_right_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[132] -to fpga_top/sb_2__4_/chanx_right_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[25] -to fpga_top/sb_2__4_/chanx_right_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[78] -to fpga_top/sb_2__4_/chanx_right_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_2__4_/chanx_right_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_2__4_/chanx_right_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_right_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_right_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[86] -to fpga_top/sb_2__4_/chanx_right_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[70] -to fpga_top/sb_2__4_/chanx_right_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[23] -to fpga_top/sb_2__4_/chanx_right_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[27] -to fpga_top/sb_2__4_/chanx_right_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[80] -to fpga_top/sb_2__4_/chanx_right_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[133] -to fpga_top/sb_2__4_/chanx_right_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[82] -to fpga_top/sb_2__4_/chanx_right_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_2__4_/chanx_right_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_2__4_/chanx_right_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_right_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_right_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[90] -to fpga_top/sb_2__4_/chanx_right_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[66] -to fpga_top/sb_2__4_/chanx_right_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[135] -to fpga_top/sb_2__4_/chanx_right_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[28] -to fpga_top/sb_2__4_/chanx_right_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[21] -to fpga_top/sb_2__4_/chanx_right_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[81] -to fpga_top/sb_2__4_/chanx_right_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[86] -to fpga_top/sb_2__4_/chanx_right_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_2__4_/chanx_right_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_[0] -to fpga_top/sb_2__4_/chanx_right_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_right_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_right_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[94] -to fpga_top/sb_2__4_/chanx_right_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[62] -to fpga_top/sb_2__4_/chanx_right_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[83] -to fpga_top/sb_2__4_/chanx_right_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[20] -to fpga_top/sb_2__4_/chanx_right_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[136] -to fpga_top/sb_2__4_/chanx_right_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[29] -to fpga_top/sb_2__4_/chanx_right_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[90] -to fpga_top/sb_2__4_/chanx_right_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_2__4_/chanx_right_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_2__4_/chanx_right_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_right_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_right_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[98] -to fpga_top/sb_2__4_/chanx_right_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[58] -to fpga_top/sb_2__4_/chanx_right_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[19] -to fpga_top/sb_2__4_/chanx_right_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[31] -to fpga_top/sb_2__4_/chanx_right_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[84] -to fpga_top/sb_2__4_/chanx_right_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[137] -to fpga_top/sb_2__4_/chanx_right_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[94] -to fpga_top/sb_2__4_/chanx_right_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_2__4_/chanx_right_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_2__4_/chanx_right_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_right_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_right_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[102] -to fpga_top/sb_2__4_/chanx_right_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[54] -to fpga_top/sb_2__4_/chanx_right_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[139] -to fpga_top/sb_2__4_/chanx_right_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[32] -to fpga_top/sb_2__4_/chanx_right_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[17] -to fpga_top/sb_2__4_/chanx_right_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[85] -to fpga_top/sb_2__4_/chanx_right_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[98] -to fpga_top/sb_2__4_/chanx_right_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_2__4_/chanx_right_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_2__4_/chanx_right_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_right_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_right_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[106] -to fpga_top/sb_2__4_/chanx_right_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[50] -to fpga_top/sb_2__4_/chanx_right_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[87] -to fpga_top/sb_2__4_/chanx_right_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[16] -to fpga_top/sb_2__4_/chanx_right_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[140] -to fpga_top/sb_2__4_/chanx_right_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[33] -to fpga_top/sb_2__4_/chanx_right_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[102] -to fpga_top/sb_2__4_/chanx_right_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_2__4_/chanx_right_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_2__4_/chanx_right_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_right_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_right_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[110] -to fpga_top/sb_2__4_/chanx_right_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[46] -to fpga_top/sb_2__4_/chanx_right_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[15] -to fpga_top/sb_2__4_/chanx_right_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[35] -to fpga_top/sb_2__4_/chanx_right_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[88] -to fpga_top/sb_2__4_/chanx_right_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[141] -to fpga_top/sb_2__4_/chanx_right_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[106] -to fpga_top/sb_2__4_/chanx_right_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_2__4_/chanx_right_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_2__4_/chanx_right_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_right_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_right_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[114] -to fpga_top/sb_2__4_/chanx_right_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[42] -to fpga_top/sb_2__4_/chanx_right_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[143] -to fpga_top/sb_2__4_/chanx_right_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[36] -to fpga_top/sb_2__4_/chanx_right_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[13] -to fpga_top/sb_2__4_/chanx_right_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[89] -to fpga_top/sb_2__4_/chanx_right_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[110] -to fpga_top/sb_2__4_/chanx_right_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_2__4_/chanx_right_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_2__4_/chanx_right_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_right_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_right_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[118] -to fpga_top/sb_2__4_/chanx_right_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[38] -to fpga_top/sb_2__4_/chanx_right_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[91] -to fpga_top/sb_2__4_/chanx_right_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[12] -to fpga_top/sb_2__4_/chanx_right_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[144] -to fpga_top/sb_2__4_/chanx_right_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[37] -to fpga_top/sb_2__4_/chanx_right_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[114] -to fpga_top/sb_2__4_/chanx_right_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_2__4_/chanx_right_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_2__4_/chanx_right_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_right_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_right_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[122] -to fpga_top/sb_2__4_/chanx_right_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[34] -to fpga_top/sb_2__4_/chanx_right_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[11] -to fpga_top/sb_2__4_/chanx_right_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[39] -to fpga_top/sb_2__4_/chanx_right_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[92] -to fpga_top/sb_2__4_/chanx_right_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[145] -to fpga_top/sb_2__4_/chanx_right_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[118] -to fpga_top/sb_2__4_/chanx_right_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_[0] -to fpga_top/sb_2__4_/chanx_right_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_2__4_/chanx_right_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_right_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_right_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[126] -to fpga_top/sb_2__4_/chanx_right_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[30] -to fpga_top/sb_2__4_/chanx_right_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[147] -to fpga_top/sb_2__4_/chanx_right_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[40] -to fpga_top/sb_2__4_/chanx_right_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[9] -to fpga_top/sb_2__4_/chanx_right_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[93] -to fpga_top/sb_2__4_/chanx_right_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[122] -to fpga_top/sb_2__4_/chanx_right_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_2__4_/chanx_right_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_2__4_/chanx_right_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_right_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_right_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[130] -to fpga_top/sb_2__4_/chanx_right_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[26] -to fpga_top/sb_2__4_/chanx_right_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[95] -to fpga_top/sb_2__4_/chanx_right_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[8] -to fpga_top/sb_2__4_/chanx_right_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[148] -to fpga_top/sb_2__4_/chanx_right_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[41] -to fpga_top/sb_2__4_/chanx_right_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[126] -to fpga_top/sb_2__4_/chanx_right_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_2__4_/chanx_right_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_2__4_/chanx_right_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_right_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_right_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[134] -to fpga_top/sb_2__4_/chanx_right_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[22] -to fpga_top/sb_2__4_/chanx_right_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[7] -to fpga_top/sb_2__4_/chanx_right_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[43] -to fpga_top/sb_2__4_/chanx_right_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[96] -to fpga_top/sb_2__4_/chanx_right_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[149] -to fpga_top/sb_2__4_/chanx_right_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[130] -to fpga_top/sb_2__4_/chanx_right_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_2__4_/chanx_right_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_2__4_/chanx_right_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_right_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_right_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[138] -to fpga_top/sb_2__4_/chanx_right_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[18] -to fpga_top/sb_2__4_/chanx_right_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[151] -to fpga_top/sb_2__4_/chanx_right_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[44] -to fpga_top/sb_2__4_/chanx_right_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[5] -to fpga_top/sb_2__4_/chanx_right_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[97] -to fpga_top/sb_2__4_/chanx_right_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[134] -to fpga_top/sb_2__4_/chanx_right_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_2__4_/chanx_right_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_2__4_/chanx_right_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_right_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_right_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[142] -to fpga_top/sb_2__4_/chanx_right_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[14] -to fpga_top/sb_2__4_/chanx_right_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[99] -to fpga_top/sb_2__4_/chanx_right_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[4] -to fpga_top/sb_2__4_/chanx_right_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[152] -to fpga_top/sb_2__4_/chanx_right_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[45] -to fpga_top/sb_2__4_/chanx_right_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[138] -to fpga_top/sb_2__4_/chanx_right_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_2__4_/chanx_right_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_2__4_/chanx_right_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_right_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_right_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[146] -to fpga_top/sb_2__4_/chanx_right_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[10] -to fpga_top/sb_2__4_/chanx_right_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[3] -to fpga_top/sb_2__4_/chanx_right_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[47] -to fpga_top/sb_2__4_/chanx_right_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[100] -to fpga_top/sb_2__4_/chanx_right_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[153] -to fpga_top/sb_2__4_/chanx_right_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[142] -to fpga_top/sb_2__4_/chanx_right_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_2__4_/chanx_right_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_2__4_/chanx_right_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_right_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_right_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[150] -to fpga_top/sb_2__4_/chanx_right_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[6] -to fpga_top/sb_2__4_/chanx_right_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[155] -to fpga_top/sb_2__4_/chanx_right_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[48] -to fpga_top/sb_2__4_/chanx_right_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[1] -to fpga_top/sb_2__4_/chanx_right_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[101] -to fpga_top/sb_2__4_/chanx_right_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[146] -to fpga_top/sb_2__4_/chanx_right_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_2__4_/chanx_right_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_2__4_/chanx_right_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_right_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_right_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[154] -to fpga_top/sb_2__4_/chanx_right_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[2] -to fpga_top/sb_2__4_/chanx_right_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[103] -to fpga_top/sb_2__4_/chanx_right_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[0] -to fpga_top/sb_2__4_/chanx_right_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[156] -to fpga_top/sb_2__4_/chanx_right_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[49] -to fpga_top/sb_2__4_/chanx_right_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[150] -to fpga_top/sb_2__4_/chanx_right_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_[0] -to fpga_top/sb_2__4_/chanx_right_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_[0] -to fpga_top/sb_2__4_/chanx_right_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_right_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_right_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[158] -to fpga_top/sb_2__4_/chanx_right_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[158] -to fpga_top/sb_2__4_/chanx_right_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[51] -to fpga_top/sb_2__4_/chanx_right_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[104] -to fpga_top/sb_2__4_/chanx_right_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[157] -to fpga_top/sb_2__4_/chanx_right_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[154] -to fpga_top/sb_2__4_/chanx_right_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[6] -to fpga_top/sb_2__4_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[51] -to fpga_top/sb_2__4_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[55] -to fpga_top/sb_2__4_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[104] -to fpga_top/sb_2__4_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[108] -to fpga_top/sb_2__4_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[1] -to fpga_top/sb_2__4_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[157] -to fpga_top/sb_2__4_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[154] -to fpga_top/sb_2__4_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[2] -to fpga_top/sb_2__4_/chany_bottom_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[3] -to fpga_top/sb_2__4_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[10] -to fpga_top/sb_2__4_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[56] -to fpga_top/sb_2__4_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[49] -to fpga_top/sb_2__4_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[109] -to fpga_top/sb_2__4_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[150] -to fpga_top/sb_2__4_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[6] -to fpga_top/sb_2__4_/chany_bottom_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[4] -to fpga_top/sb_2__4_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[14] -to fpga_top/sb_2__4_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[48] -to fpga_top/sb_2__4_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[111] -to fpga_top/sb_2__4_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[57] -to fpga_top/sb_2__4_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[146] -to fpga_top/sb_2__4_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[10] -to fpga_top/sb_2__4_/chany_bottom_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[18] -to fpga_top/sb_2__4_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[47] -to fpga_top/sb_2__4_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[59] -to fpga_top/sb_2__4_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[112] -to fpga_top/sb_2__4_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[5] -to fpga_top/sb_2__4_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[142] -to fpga_top/sb_2__4_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[14] -to fpga_top/sb_2__4_/chany_bottom_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[7] -to fpga_top/sb_2__4_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[22] -to fpga_top/sb_2__4_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[60] -to fpga_top/sb_2__4_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[45] -to fpga_top/sb_2__4_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[113] -to fpga_top/sb_2__4_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[138] -to fpga_top/sb_2__4_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[18] -to fpga_top/sb_2__4_/chany_bottom_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[8] -to fpga_top/sb_2__4_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[26] -to fpga_top/sb_2__4_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[44] -to fpga_top/sb_2__4_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[115] -to fpga_top/sb_2__4_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[61] -to fpga_top/sb_2__4_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[134] -to fpga_top/sb_2__4_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[22] -to fpga_top/sb_2__4_/chany_bottom_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[30] -to fpga_top/sb_2__4_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[43] -to fpga_top/sb_2__4_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[63] -to fpga_top/sb_2__4_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[116] -to fpga_top/sb_2__4_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[9] -to fpga_top/sb_2__4_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[130] -to fpga_top/sb_2__4_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[26] -to fpga_top/sb_2__4_/chany_bottom_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[11] -to fpga_top/sb_2__4_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[34] -to fpga_top/sb_2__4_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[64] -to fpga_top/sb_2__4_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[41] -to fpga_top/sb_2__4_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[117] -to fpga_top/sb_2__4_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[126] -to fpga_top/sb_2__4_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[30] -to fpga_top/sb_2__4_/chany_bottom_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_bottom_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_bottom_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[12] -to fpga_top/sb_2__4_/chany_bottom_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[38] -to fpga_top/sb_2__4_/chany_bottom_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[40] -to fpga_top/sb_2__4_/chany_bottom_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[119] -to fpga_top/sb_2__4_/chany_bottom_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[65] -to fpga_top/sb_2__4_/chany_bottom_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[122] -to fpga_top/sb_2__4_/chany_bottom_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[34] -to fpga_top/sb_2__4_/chany_bottom_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_bottom_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_bottom_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[39] -to fpga_top/sb_2__4_/chany_bottom_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[42] -to fpga_top/sb_2__4_/chany_bottom_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[67] -to fpga_top/sb_2__4_/chany_bottom_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[120] -to fpga_top/sb_2__4_/chany_bottom_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[13] -to fpga_top/sb_2__4_/chany_bottom_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[118] -to fpga_top/sb_2__4_/chany_bottom_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[38] -to fpga_top/sb_2__4_/chany_bottom_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_bottom_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_bottom_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[15] -to fpga_top/sb_2__4_/chany_bottom_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[46] -to fpga_top/sb_2__4_/chany_bottom_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[68] -to fpga_top/sb_2__4_/chany_bottom_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[37] -to fpga_top/sb_2__4_/chany_bottom_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[121] -to fpga_top/sb_2__4_/chany_bottom_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[114] -to fpga_top/sb_2__4_/chany_bottom_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[42] -to fpga_top/sb_2__4_/chany_bottom_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_bottom_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_bottom_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[16] -to fpga_top/sb_2__4_/chany_bottom_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[36] -to fpga_top/sb_2__4_/chany_bottom_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[50] -to fpga_top/sb_2__4_/chany_bottom_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[123] -to fpga_top/sb_2__4_/chany_bottom_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[69] -to fpga_top/sb_2__4_/chany_bottom_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[110] -to fpga_top/sb_2__4_/chany_bottom_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[46] -to fpga_top/sb_2__4_/chany_bottom_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_bottom_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_bottom_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[35] -to fpga_top/sb_2__4_/chany_bottom_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[54] -to fpga_top/sb_2__4_/chany_bottom_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[71] -to fpga_top/sb_2__4_/chany_bottom_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[124] -to fpga_top/sb_2__4_/chany_bottom_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[17] -to fpga_top/sb_2__4_/chany_bottom_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[106] -to fpga_top/sb_2__4_/chany_bottom_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[50] -to fpga_top/sb_2__4_/chany_bottom_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_bottom_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_bottom_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[19] -to fpga_top/sb_2__4_/chany_bottom_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[58] -to fpga_top/sb_2__4_/chany_bottom_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[72] -to fpga_top/sb_2__4_/chany_bottom_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[33] -to fpga_top/sb_2__4_/chany_bottom_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[125] -to fpga_top/sb_2__4_/chany_bottom_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[102] -to fpga_top/sb_2__4_/chany_bottom_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[54] -to fpga_top/sb_2__4_/chany_bottom_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_bottom_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_bottom_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[20] -to fpga_top/sb_2__4_/chany_bottom_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[32] -to fpga_top/sb_2__4_/chany_bottom_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[62] -to fpga_top/sb_2__4_/chany_bottom_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[127] -to fpga_top/sb_2__4_/chany_bottom_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[73] -to fpga_top/sb_2__4_/chany_bottom_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[98] -to fpga_top/sb_2__4_/chany_bottom_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[58] -to fpga_top/sb_2__4_/chany_bottom_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovalid_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_bottom_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_[0] -to fpga_top/sb_2__4_/chany_bottom_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[31] -to fpga_top/sb_2__4_/chany_bottom_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[66] -to fpga_top/sb_2__4_/chany_bottom_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[75] -to fpga_top/sb_2__4_/chany_bottom_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[128] -to fpga_top/sb_2__4_/chany_bottom_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[21] -to fpga_top/sb_2__4_/chany_bottom_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[94] -to fpga_top/sb_2__4_/chany_bottom_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[62] -to fpga_top/sb_2__4_/chany_bottom_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_bottom_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_bottom_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[23] -to fpga_top/sb_2__4_/chany_bottom_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[70] -to fpga_top/sb_2__4_/chany_bottom_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[76] -to fpga_top/sb_2__4_/chany_bottom_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[29] -to fpga_top/sb_2__4_/chany_bottom_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[129] -to fpga_top/sb_2__4_/chany_bottom_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[90] -to fpga_top/sb_2__4_/chany_bottom_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[66] -to fpga_top/sb_2__4_/chany_bottom_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_bottom_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_bottom_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[24] -to fpga_top/sb_2__4_/chany_bottom_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[28] -to fpga_top/sb_2__4_/chany_bottom_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[74] -to fpga_top/sb_2__4_/chany_bottom_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[131] -to fpga_top/sb_2__4_/chany_bottom_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[77] -to fpga_top/sb_2__4_/chany_bottom_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[86] -to fpga_top/sb_2__4_/chany_bottom_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[70] -to fpga_top/sb_2__4_/chany_bottom_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_bottom_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_bottom_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[27] -to fpga_top/sb_2__4_/chany_bottom_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[78] -to fpga_top/sb_2__4_/chany_bottom_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[79] -to fpga_top/sb_2__4_/chany_bottom_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[132] -to fpga_top/sb_2__4_/chany_bottom_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[25] -to fpga_top/sb_2__4_/chany_bottom_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[82] -to fpga_top/sb_2__4_/chany_bottom_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[74] -to fpga_top/sb_2__4_/chany_bottom_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_bottom_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_bottom_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[27] -to fpga_top/sb_2__4_/chany_bottom_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[80] -to fpga_top/sb_2__4_/chany_bottom_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[82] -to fpga_top/sb_2__4_/chany_bottom_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[25] -to fpga_top/sb_2__4_/chany_bottom_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[133] -to fpga_top/sb_2__4_/chany_bottom_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[78] -to fpga_top/sb_2__4_/chany_bottom_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[78] -to fpga_top/sb_2__4_/chany_bottom_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_bottom_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_bottom_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[24] -to fpga_top/sb_2__4_/chany_bottom_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[28] -to fpga_top/sb_2__4_/chany_bottom_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[86] -to fpga_top/sb_2__4_/chany_bottom_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[135] -to fpga_top/sb_2__4_/chany_bottom_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[81] -to fpga_top/sb_2__4_/chany_bottom_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[74] -to fpga_top/sb_2__4_/chany_bottom_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[82] -to fpga_top/sb_2__4_/chany_bottom_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_bottom_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_bottom_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[23] -to fpga_top/sb_2__4_/chany_bottom_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[83] -to fpga_top/sb_2__4_/chany_bottom_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[90] -to fpga_top/sb_2__4_/chany_bottom_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[136] -to fpga_top/sb_2__4_/chany_bottom_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[29] -to fpga_top/sb_2__4_/chany_bottom_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[70] -to fpga_top/sb_2__4_/chany_bottom_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[86] -to fpga_top/sb_2__4_/chany_bottom_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_bottom_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_bottom_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[31] -to fpga_top/sb_2__4_/chany_bottom_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[84] -to fpga_top/sb_2__4_/chany_bottom_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[94] -to fpga_top/sb_2__4_/chany_bottom_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[21] -to fpga_top/sb_2__4_/chany_bottom_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[137] -to fpga_top/sb_2__4_/chany_bottom_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[66] -to fpga_top/sb_2__4_/chany_bottom_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[90] -to fpga_top/sb_2__4_/chany_bottom_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_[0] -to fpga_top/sb_2__4_/chany_bottom_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_bottom_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[20] -to fpga_top/sb_2__4_/chany_bottom_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[32] -to fpga_top/sb_2__4_/chany_bottom_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[98] -to fpga_top/sb_2__4_/chany_bottom_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[139] -to fpga_top/sb_2__4_/chany_bottom_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[85] -to fpga_top/sb_2__4_/chany_bottom_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[62] -to fpga_top/sb_2__4_/chany_bottom_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[94] -to fpga_top/sb_2__4_/chany_bottom_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_bottom_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_bottom_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[19] -to fpga_top/sb_2__4_/chany_bottom_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[87] -to fpga_top/sb_2__4_/chany_bottom_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[102] -to fpga_top/sb_2__4_/chany_bottom_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[140] -to fpga_top/sb_2__4_/chany_bottom_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[33] -to fpga_top/sb_2__4_/chany_bottom_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[58] -to fpga_top/sb_2__4_/chany_bottom_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[98] -to fpga_top/sb_2__4_/chany_bottom_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_bottom_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_bottom_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[35] -to fpga_top/sb_2__4_/chany_bottom_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[88] -to fpga_top/sb_2__4_/chany_bottom_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[106] -to fpga_top/sb_2__4_/chany_bottom_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[17] -to fpga_top/sb_2__4_/chany_bottom_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[141] -to fpga_top/sb_2__4_/chany_bottom_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[54] -to fpga_top/sb_2__4_/chany_bottom_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[102] -to fpga_top/sb_2__4_/chany_bottom_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_bottom_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_bottom_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[16] -to fpga_top/sb_2__4_/chany_bottom_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[36] -to fpga_top/sb_2__4_/chany_bottom_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[110] -to fpga_top/sb_2__4_/chany_bottom_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[143] -to fpga_top/sb_2__4_/chany_bottom_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[89] -to fpga_top/sb_2__4_/chany_bottom_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[50] -to fpga_top/sb_2__4_/chany_bottom_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[106] -to fpga_top/sb_2__4_/chany_bottom_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_bottom_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_bottom_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[15] -to fpga_top/sb_2__4_/chany_bottom_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[91] -to fpga_top/sb_2__4_/chany_bottom_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[114] -to fpga_top/sb_2__4_/chany_bottom_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[144] -to fpga_top/sb_2__4_/chany_bottom_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[37] -to fpga_top/sb_2__4_/chany_bottom_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[46] -to fpga_top/sb_2__4_/chany_bottom_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[110] -to fpga_top/sb_2__4_/chany_bottom_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_bottom_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_bottom_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[39] -to fpga_top/sb_2__4_/chany_bottom_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[92] -to fpga_top/sb_2__4_/chany_bottom_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[118] -to fpga_top/sb_2__4_/chany_bottom_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[13] -to fpga_top/sb_2__4_/chany_bottom_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[145] -to fpga_top/sb_2__4_/chany_bottom_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[42] -to fpga_top/sb_2__4_/chany_bottom_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[114] -to fpga_top/sb_2__4_/chany_bottom_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_bottom_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_bottom_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[12] -to fpga_top/sb_2__4_/chany_bottom_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[40] -to fpga_top/sb_2__4_/chany_bottom_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[122] -to fpga_top/sb_2__4_/chany_bottom_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[147] -to fpga_top/sb_2__4_/chany_bottom_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[93] -to fpga_top/sb_2__4_/chany_bottom_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[38] -to fpga_top/sb_2__4_/chany_bottom_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[118] -to fpga_top/sb_2__4_/chany_bottom_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_bottom_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_bottom_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[11] -to fpga_top/sb_2__4_/chany_bottom_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[95] -to fpga_top/sb_2__4_/chany_bottom_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[126] -to fpga_top/sb_2__4_/chany_bottom_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[148] -to fpga_top/sb_2__4_/chany_bottom_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[41] -to fpga_top/sb_2__4_/chany_bottom_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[34] -to fpga_top/sb_2__4_/chany_bottom_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[122] -to fpga_top/sb_2__4_/chany_bottom_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ovch_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_bottom_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_[0] -to fpga_top/sb_2__4_/chany_bottom_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[43] -to fpga_top/sb_2__4_/chany_bottom_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[96] -to fpga_top/sb_2__4_/chany_bottom_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[130] -to fpga_top/sb_2__4_/chany_bottom_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[9] -to fpga_top/sb_2__4_/chany_bottom_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[149] -to fpga_top/sb_2__4_/chany_bottom_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[30] -to fpga_top/sb_2__4_/chany_bottom_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[126] -to fpga_top/sb_2__4_/chany_bottom_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_bottom_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_bottom_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[8] -to fpga_top/sb_2__4_/chany_bottom_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[44] -to fpga_top/sb_2__4_/chany_bottom_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[134] -to fpga_top/sb_2__4_/chany_bottom_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[151] -to fpga_top/sb_2__4_/chany_bottom_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[97] -to fpga_top/sb_2__4_/chany_bottom_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[26] -to fpga_top/sb_2__4_/chany_bottom_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[130] -to fpga_top/sb_2__4_/chany_bottom_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_bottom_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_bottom_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[7] -to fpga_top/sb_2__4_/chany_bottom_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[99] -to fpga_top/sb_2__4_/chany_bottom_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[138] -to fpga_top/sb_2__4_/chany_bottom_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[152] -to fpga_top/sb_2__4_/chany_bottom_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[45] -to fpga_top/sb_2__4_/chany_bottom_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[22] -to fpga_top/sb_2__4_/chany_bottom_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[134] -to fpga_top/sb_2__4_/chany_bottom_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_bottom_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_bottom_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[47] -to fpga_top/sb_2__4_/chany_bottom_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[100] -to fpga_top/sb_2__4_/chany_bottom_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[142] -to fpga_top/sb_2__4_/chany_bottom_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[5] -to fpga_top/sb_2__4_/chany_bottom_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[153] -to fpga_top/sb_2__4_/chany_bottom_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[18] -to fpga_top/sb_2__4_/chany_bottom_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[138] -to fpga_top/sb_2__4_/chany_bottom_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_bottom_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_bottom_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[4] -to fpga_top/sb_2__4_/chany_bottom_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[48] -to fpga_top/sb_2__4_/chany_bottom_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[146] -to fpga_top/sb_2__4_/chany_bottom_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[155] -to fpga_top/sb_2__4_/chany_bottom_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[101] -to fpga_top/sb_2__4_/chany_bottom_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[14] -to fpga_top/sb_2__4_/chany_bottom_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[142] -to fpga_top/sb_2__4_/chany_bottom_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_bottom_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_bottom_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[3] -to fpga_top/sb_2__4_/chany_bottom_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[103] -to fpga_top/sb_2__4_/chany_bottom_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[150] -to fpga_top/sb_2__4_/chany_bottom_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[156] -to fpga_top/sb_2__4_/chany_bottom_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[49] -to fpga_top/sb_2__4_/chany_bottom_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[10] -to fpga_top/sb_2__4_/chany_bottom_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[146] -to fpga_top/sb_2__4_/chany_bottom_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_bottom_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_bottom_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[51] -to fpga_top/sb_2__4_/chany_bottom_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[104] -to fpga_top/sb_2__4_/chany_bottom_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[154] -to fpga_top/sb_2__4_/chany_bottom_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[1] -to fpga_top/sb_2__4_/chany_bottom_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[157] -to fpga_top/sb_2__4_/chany_bottom_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[6] -to fpga_top/sb_2__4_/chany_bottom_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[150] -to fpga_top/sb_2__4_/chany_bottom_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_bottom_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_bottom_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[0] -to fpga_top/sb_2__4_/chany_bottom_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[52] -to fpga_top/sb_2__4_/chany_bottom_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[158] -to fpga_top/sb_2__4_/chany_bottom_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[159] -to fpga_top/sb_2__4_/chany_bottom_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[105] -to fpga_top/sb_2__4_/chany_bottom_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[2] -to fpga_top/sb_2__4_/chany_bottom_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[154] -to fpga_top/sb_2__4_/chany_bottom_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_oack_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_ordy_1_0_[0] -to fpga_top/sb_2__4_/chany_bottom_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_left_grid_right_width_0_height_0_subtile_0__pin_olck_1_1_[0] -to fpga_top/sb_2__4_/chany_bottom_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_[0] -to fpga_top/sb_2__4_/chany_bottom_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_[0] -to fpga_top/sb_2__4_/chany_bottom_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[0] -to fpga_top/sb_2__4_/chany_bottom_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[2] -to fpga_top/sb_2__4_/chany_bottom_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[107] -to fpga_top/sb_2__4_/chany_bottom_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_left_in[53] -to fpga_top/sb_2__4_/chany_bottom_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[158] -to fpga_top/sb_2__4_/chany_bottom_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[158] -to fpga_top/sb_2__4_/chany_bottom_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_22_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_30_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[2] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[158] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[107] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[159] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[0] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[52] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[53] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[105] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[2] -to fpga_top/sb_2__4_/chanx_left_out[2] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_22_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_30_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[6] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[2] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[107] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[159] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[0] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[52] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[53] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[105] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[158] -to fpga_top/sb_2__4_/chanx_left_out[6] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_22_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_30_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[10] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[6] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[51] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[55] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[104] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[108] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[1] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[157] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[154] -to fpga_top/sb_2__4_/chanx_left_out[10] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_22_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_30_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[14] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[10] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[3] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[103] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[56] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[156] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[49] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[109] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[150] -to fpga_top/sb_2__4_/chanx_left_out[14] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_22_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_30_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[18] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[14] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[111] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[155] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[4] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[48] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[57] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[101] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[146] -to fpga_top/sb_2__4_/chanx_left_out[18] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_22_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_30_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[22] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[18] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[47] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[59] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[100] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[112] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[5] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[153] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[142] -to fpga_top/sb_2__4_/chanx_left_out[22] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_22_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_30_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[26] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[22] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[7] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[99] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[60] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[152] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[45] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[113] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[138] -to fpga_top/sb_2__4_/chanx_left_out[26] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_22_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_30_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[30] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[26] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[115] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[151] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[8] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[44] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[61] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[97] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[134] -to fpga_top/sb_2__4_/chanx_left_out[30] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_30_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[34] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[30] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[43] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[63] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[96] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[116] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[9] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[149] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[130] -to fpga_top/sb_2__4_/chanx_left_out[34] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_30_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[38] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[34] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[11] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[95] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[64] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[148] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[41] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[117] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[126] -to fpga_top/sb_2__4_/chanx_left_out[38] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_30_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[42] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[38] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[119] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[147] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[12] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[40] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[65] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[93] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[122] -to fpga_top/sb_2__4_/chanx_left_out[42] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_30_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[46] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[42] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[39] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[67] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[92] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[120] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[13] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[145] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[118] -to fpga_top/sb_2__4_/chanx_left_out[46] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_30_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[50] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[46] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[15] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[91] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[68] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[144] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[37] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[121] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[114] -to fpga_top/sb_2__4_/chanx_left_out[50] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_30_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[54] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[50] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[123] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[143] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[16] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[36] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[69] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[89] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[110] -to fpga_top/sb_2__4_/chanx_left_out[54] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_30_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[58] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[54] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[35] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[71] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[88] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[124] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[17] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[141] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[106] -to fpga_top/sb_2__4_/chanx_left_out[58] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_5_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_15_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_20_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_25_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_30_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovalid_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_[0] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[62] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[58] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[19] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[87] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[72] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[140] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[33] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[125] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[102] -to fpga_top/sb_2__4_/chanx_left_out[62] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_26_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[66] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[62] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[127] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[139] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[20] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[32] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[73] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[85] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[98] -to fpga_top/sb_2__4_/chanx_left_out[66] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_26_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[70] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[66] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[31] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[75] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[84] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[128] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[21] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[137] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[94] -to fpga_top/sb_2__4_/chanx_left_out[70] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_26_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[74] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[70] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[23] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[83] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[76] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[136] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[29] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[129] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[90] -to fpga_top/sb_2__4_/chanx_left_out[74] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_26_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[78] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[74] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[131] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[135] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[24] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[28] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[77] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[81] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[86] -to fpga_top/sb_2__4_/chanx_left_out[78] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_26_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[82] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[78] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[27] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[79] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[80] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[132] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[25] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[133] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[82] -to fpga_top/sb_2__4_/chanx_left_out[82] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_26_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[86] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[82] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[27] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[79] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[80] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[132] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[25] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[133] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[78] -to fpga_top/sb_2__4_/chanx_left_out[86] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_26_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[90] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[86] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[131] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[135] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[24] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[28] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[77] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[81] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[74] -to fpga_top/sb_2__4_/chanx_left_out[90] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_3_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_8_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_13_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_23_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_26_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_28_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_33_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[94] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[90] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[23] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[83] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[76] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[136] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[29] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[129] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[70] -to fpga_top/sb_2__4_/chanx_left_out[94] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_26_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_34_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[98] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[94] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[31] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[75] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[84] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[128] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[21] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[137] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[66] -to fpga_top/sb_2__4_/chanx_left_out[98] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_26_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_34_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[102] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[98] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[127] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[139] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[20] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[32] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[73] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[85] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[62] -to fpga_top/sb_2__4_/chanx_left_out[102] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_26_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_34_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[106] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[102] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[19] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[87] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[72] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[140] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[33] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[125] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[58] -to fpga_top/sb_2__4_/chanx_left_out[106] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_26_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_34_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[110] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[106] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[35] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[71] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[88] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[124] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[17] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[141] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[54] -to fpga_top/sb_2__4_/chanx_left_out[110] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_26_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_34_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[114] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[110] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[123] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[143] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[16] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[36] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[69] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[89] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[50] -to fpga_top/sb_2__4_/chanx_left_out[114] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_26_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_34_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[118] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[114] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[15] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[91] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[68] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[144] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[37] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[121] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[46] -to fpga_top/sb_2__4_/chanx_left_out[118] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_26_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_34_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[122] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[118] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[39] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[67] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[92] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[120] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[13] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[145] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[42] -to fpga_top/sb_2__4_/chanx_left_out[122] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_11_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_16_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_21_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_26_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_31_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_34_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ovch_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[126] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[122] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[119] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[147] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[12] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[40] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[65] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[93] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[38] -to fpga_top/sb_2__4_/chanx_left_out[126] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_22_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_34_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[130] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[126] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[11] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[95] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[64] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[148] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[41] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[117] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[34] -to fpga_top/sb_2__4_/chanx_left_out[130] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_22_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_34_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[134] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[130] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[43] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[63] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[96] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[116] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[9] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[149] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[30] -to fpga_top/sb_2__4_/chanx_left_out[134] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_22_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_34_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[138] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[134] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[115] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[151] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[8] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[44] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[61] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[97] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[26] -to fpga_top/sb_2__4_/chanx_left_out[138] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_22_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_34_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[142] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[138] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[7] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[99] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[60] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[152] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[45] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[113] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[22] -to fpga_top/sb_2__4_/chanx_left_out[142] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_22_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_34_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[146] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[142] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[47] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[59] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[100] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[112] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[5] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[153] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[18] -to fpga_top/sb_2__4_/chanx_left_out[146] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_22_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_34_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[150] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[146] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[111] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[155] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[4] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[48] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[57] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[101] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[14] -to fpga_top/sb_2__4_/chanx_left_out[150] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_22_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_34_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[154] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[150] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[3] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[103] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[56] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[156] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[49] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[109] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[10] -to fpga_top/sb_2__4_/chanx_left_out[154] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_2_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_4_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_7_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_9_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_12_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_14_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_17_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_19_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_22_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_24_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_27_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_29_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_32_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_odata_2_34_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_oack_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_ordy_2_0_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_bottom_grid_top_width_0_height_0_subtile_0__pin_olck_2_1_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_[0] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chanx_right_in[158] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[154] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[51] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[55] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[104] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[108] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[1] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_bottom_in[157] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
set_max_delay -from fpga_top/sb_2__4_/chany_top_in[6] -to fpga_top/sb_2__4_/chanx_left_out[158] 6.020400151e-11
