-w -erf C:/Users/Jason/Documents/VHDL/Lab10/design_tasks/compile/design_tasks.erf -d C:/Users/Jason/Documents/VHDL/Lab10/design_tasks/compile -s C:/Users/Jason/Documents/VHDL/Lab10/library.cfg -j C:/Users/Jason/Documents/VHDL/Lab10/design_tasks/projlib.cfg -work design_tasks -dbg -e 100 -work design_tasks -2008 C:/Users/Jason/Documents/VHDL/Lab10/design_tasks/src/dds_w_freq_select_TB.vhd 