This is an 8-bit, dual-pipeline CPU built for academic purposes. 


VHDL and schematics copyright Bain Syrowik, Jade Lacosse, and Tri Huynh

Instruction_Set.pdf copyright Dr. Nikitas Dimopoulos
