<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='xge_mac.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: xge_mac
    <br/>
    Created: May 19, 2008
    <br/>
    Updated: Apr 20, 2013
    <br/>
    SVN Updated: Jan 26, 2013
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Communication controller
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Stable
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: Yes
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     The 10GE MAC Core implements the Media Access Control functions for 10Gbps operation as defined in IEEE Std 802.3ae.
     <br/>
    </p>
   </div>
   <div id="d_Features">
    <h2>
     
     
     Features
    </h2>
    <p id="p_Features">
     1. Interfaces
     <br/>
     - XGMII Interface (64-bit single clock edge)
     <br/>
     - POS-L3 like Interface for core logic side
     <br/>
     - Wishbone Interface for control
     <br/>
     2. Inter-Frame GAP
     <br/>
     - Deficit Idle Count per Clause 46
     <br/>
     3. Pause Frames
     <br/>
     - Received Pause Frames filtering
     <br/>
     - Receive Indication
     <br/>
     4. LAN mode operation
     <br/>
     5. Link Status
     <br/>
     - Local Fault Detection
     <br/>
     - Remote Fault Detection/Indication
     <br/>
     6. Latency
     <br/>
     - Low-latency flow-through mode (120ns TX, 160ns RX)
     <br/>
    </p>
   </div>
   <div id="d_Release Notes">
    <h2>
     
     
     Release Notes
    </h2>
    <p id="p_Release Notes">
     1. Some issues reported with synthesis of FIFO's in Xilinx. Recommend using XIL define.
    </p>
   </div>
   <div id="d_Status">
    <h2>
     
     
     Status
    </h2>
    <p id="p_Status">
     - (05/31/2008) Verilog code completed
     <br/>
     - (06/06/2008) SystemC and Verilog simulations completed
     <br/>
     - (03/06/2009) Validated in Altera FPGA running traffic against other MAC
     <br/>
     - (03/06/2009) Validated interfacing to external 10GE PHY using XAUI links
     <br/>
     - (12/13/2009) Changed packet interface to big endian
     <br/>
     - (12/13/2009) Added SERDES examples to tb_xge_mac.v
     <br/>
     - (2/7/2012) Updates for Xilinx synthesis
     <br/>
     - (2/15/2012) Core user reported passing traffic in Xilinx FPGA
     <br/>
     - (11/23/2012) Design improvements for timing
     <br/>
     - (11/23/2012) Added XIL define option for FIFO synthesis with Xilinx
     <br/>
     - (11/23/2012) Added a prototype System Verilog testbench (not for general use)
     <br/>
     - (11/25/2012) Added basic packet statistics. Timing improvements. Reduced FIFO size.
     <br/>
    </p>
   </div>
   <div id="d_Future Developments">
    <h2>
     
     
     Future Developments
    </h2>
    <p id="p_Future Developments">
     - RMON Statistics
     <br/>
     - Store-and-forward mode
     <br/>
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
