#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Oct 22 11:13:41 2021
# Process ID: 15512
# Current directory: C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.runs/synth_1
# Command line: vivado.exe -log alu_4b.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source alu_4b.tcl
# Log file: C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.runs/synth_1/alu_4b.vds
# Journal file: C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source alu_4b.tcl -notrace
Command: synth_design -top alu_4b -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11508 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 431.395 ; gain = 99.066
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'alu_4b' [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:23]
INFO: [Synth 8-6157] synthesizing module 'comparator_3bit' [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:102]
INFO: [Synth 8-6157] synthesizing module 'comparator_2bit' [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:73]
INFO: [Synth 8-6155] done synthesizing module 'comparator_2bit' (1#1) [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:73]
INFO: [Synth 8-6155] done synthesizing module 'comparator_3bit' (2#1) [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:102]
INFO: [Synth 8-6157] synthesizing module 'adder_3bit' [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:146]
INFO: [Synth 8-6157] synthesizing module 'adder_1bit' [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:135]
INFO: [Synth 8-6155] done synthesizing module 'adder_1bit' (3#1) [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:135]
INFO: [Synth 8-6155] done synthesizing module 'adder_3bit' (4#1) [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:146]
WARNING: [Synth 8-689] width (2) of port connection 'cin' does not match port width (1) of module 'adder_3bit' [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:35]
INFO: [Synth 8-6157] synthesizing module 'odd_even' [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:160]
INFO: [Synth 8-6155] done synthesizing module 'odd_even' (5#1) [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:160]
INFO: [Synth 8-6157] synthesizing module 'multiplier_3bit' [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:198]
INFO: [Synth 8-6157] synthesizing module 'mult_adder_1bit' [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:187]
INFO: [Synth 8-6155] done synthesizing module 'mult_adder_1bit' (6#1) [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:187]
INFO: [Synth 8-6155] done synthesizing module 'multiplier_3bit' (7#1) [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:198]
WARNING: [Synth 8-567] referenced signal 'g3' should be on the sensitivity list [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'l3' should be on the sensitivity list [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'e3' should be on the sensitivity list [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'sum' should be on the sensitivity list [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'cout' should be on the sensitivity list [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'a_even' should be on the sensitivity list [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'b_even' should be on the sensitivity list [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
WARNING: [Synth 8-567] referenced signal 'p' should be on the sensitivity list [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:38]
INFO: [Synth 8-6155] done synthesizing module 'alu_4b' (8#1) [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/sources_1/new/alu.v:23]
WARNING: [Synth 8-3331] design odd_even has unconnected port a[2]
WARNING: [Synth 8-3331] design odd_even has unconnected port a[1]
WARNING: [Synth 8-3331] design odd_even has unconnected port b[2]
WARNING: [Synth 8-3331] design odd_even has unconnected port b[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 487.176 ; gain = 154.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 487.176 ; gain = 154.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 487.176 ; gain = 154.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
Finished Parsing XDC File [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.srcs/constrs_1/new/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/alu_4b_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/alu_4b_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 810.441 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 810.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 810.441 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 810.441 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 810.441 ; gain = 478.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 810.441 ; gain = 478.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 810.441 ; gain = 478.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 810.441 ; gain = 478.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 3     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module alu_4b 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module adder_1bit 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design alu_4b has port r[15] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 810.441 ; gain = 478.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 827.563 ; gain = 495.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 827.641 ; gain = 495.313
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 838.121 ; gain = 505.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 838.121 ; gain = 505.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 838.121 ; gain = 505.793
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 838.121 ; gain = 505.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 838.121 ; gain = 505.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 838.121 ; gain = 505.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 838.121 ; gain = 505.793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     5|
|2     |LUT3 |     4|
|3     |LUT4 |     5|
|4     |LUT5 |     5|
|5     |LUT6 |    15|
|6     |IBUF |    12|
|7     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    62|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 838.121 ; gain = 505.793
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 838.121 ; gain = 182.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 838.121 ; gain = 505.793
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 850.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 850.016 ; gain = 530.676
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 850.016 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/013162916/Downloads/EE118_MidtermProject/EE118_MidtermProject.runs/synth_1/alu_4b.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file alu_4b_utilization_synth.rpt -pb alu_4b_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 22 11:14:26 2021...
