# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do MaquinaEstadoCPU_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC\ II/Pratica\ IV/Snooping/Parte\ I/Cache\ CPU {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica IV/Snooping/Parte I/Cache CPU/MaquinaEstadoCPU.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module MaquinaEstadoCPU
# 
# Top level modules:
# 	MaquinaEstadoCPU
# 
vsim work.MaquinaEstadoCPU
# vsim work.MaquinaEstadoCPU 
# Loading work.MaquinaEstadoCPU
do {C:/Users/erick/OneDrive/Documentos/GitHub/Repositorios/LAOC II/Pratica IV/Snooping/Parte I/Cache CPU/simulation/modelsim/MaquinaEstadoCPU.do}
# .main_pane.wave.interior.cs.body.pw.wf
# 1
# 1
run
# CPU write | Place write miss on bus
# CPU read hit
run
# CPU write hit
# CPU read miss | Write-back block | Place read miss on bus
run
# CPU write miss | Place write miss on bus
# CPU read hit
