INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/imports/new/16_bit_reg.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity reg16
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/Arithmetic Circuit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity arithmetic_circuit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/B_input_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity B_input_logic
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/alu_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity alu_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/imports/new/decoder_3to8.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity decoder_3to8
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity full_adder
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/functional_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity functional_unit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/logic_circuit_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_circuit_16bits
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/logic_circuit_bitslice.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_circuit_bitslice
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/imports/new/mux2_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/mux2_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux2_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/mux3_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux3_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/mux4_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux4_1bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/imports/new/mux8_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/imports/new/register_file.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity register_file
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/ripple_adder_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ripple_adder_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/shifter_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity shifter_unit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/zero_detector_16bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity zero_detector_16bit
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity datapath
INFO: [VRFC 10-163] Analyzing VHDL file "U:/VHDL Test/CS2022 Assignment 1/Assignment2/Assignment2.srcs/logic_circuit_16bits_sim/new/logic_circuit_16bits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity logic_circuit_16bits_tb
