// Seed: 1999987784
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign module_1.id_16 = 0;
  assign id_7 = id_8;
endmodule
module module_1 #(
    parameter id_11 = 32'd14,
    parameter id_17 = 32'd87,
    parameter id_18 = 32'd56,
    parameter id_19 = 32'd43,
    parameter id_3  = 32'd91
) (
    input wor id_0,
    input tri0 id_1,
    input uwire id_2,
    output wand _id_3,
    output wor id_4,
    output wire id_5,
    output tri0 id_6,
    output tri id_7,
    inout wand id_8,
    output tri1 id_9,
    input wand id_10,
    input tri1 _id_11,
    output tri id_12,
    output supply1 id_13,
    input wand id_14,
    input uwire id_15,
    output wand id_16,
    input tri1 _id_17,
    output tri0 _id_18,
    output supply1 _id_19,
    output tri id_20,
    input uwire id_21,
    input tri0 id_22,
    input supply0 id_23,
    input wand id_24,
    input wire id_25,
    output supply0 id_26,
    input uwire id_27
);
  logic [1 : id_3  -  id_18] id_29;
  logic [-1 : id_11] id_30 = id_30 + id_1;
  or primCall (
      id_20,
      id_29,
      id_33,
      id_0,
      id_8,
      id_15,
      id_25,
      id_30,
      id_31,
      id_22,
      id_24,
      id_32,
      id_10,
      id_27,
      id_21,
      id_23,
      id_1,
      id_14
  );
  struct packed {
    logic [-1 : -1] id_31;
    logic [id_19 : id_17] id_32;
  } id_33;
  ;
  module_0 modCall_1 (
      id_33,
      id_30,
      id_30,
      id_29,
      id_33,
      id_33,
      id_33,
      id_29,
      id_32,
      id_31,
      id_29
  );
endmodule
