
*** Running vivado
    with args -log system_PIG_Controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_PIG_Controller_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_PIG_Controller_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 394.633 ; gain = 70.422
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/John/Desktop/Honours_Project/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_PIG_Controller_0_0
Command: synth_design -top system_PIG_Controller_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26496
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1214.992 ; gain = 407.570
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_PIG_Controller_0_0' [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_PIG_Controller_0_0/synth/system_PIG_Controller_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'PIG_Controller' [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sources_1/imports/VHDL_Modules/Controllers.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'PIG_Controller' (0#1) [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sources_1/imports/VHDL_Modules/Controllers.vhdl:22]
INFO: [Synth 8-6155] done synthesizing module 'system_PIG_Controller_0_0' (0#1) [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_PIG_Controller_0_0/synth/system_PIG_Controller_0_0.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'Sig_Buffer_reg' and it is trimmed from '90' to '30' bits. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sources_1/imports/VHDL_Modules/Controllers.vhdl:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1308.191 ; gain = 500.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1308.191 ; gain = 500.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1308.191 ; gain = 500.770
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1308.191 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1337.203 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1337.203 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1337.203 ; gain = 529.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1337.203 ; gain = 529.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1337.203 ; gain = 529.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1337.203 ; gain = 529.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   30 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
+---Multipliers : 
	              30x30  Multipliers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: A2*B.
DSP Report: register inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register inst/Integral_Stage_reg is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: A*B2.
DSP Report: register inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register inst/Integral_Stage_reg is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: A*B.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: A*B.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer0, operation Mode is: A*B.
DSP Report: operator inst/Sig_Buffer0 is absorbed into DSP inst/Sig_Buffer0.
DSP Report: operator inst/Sig_Buffer0 is absorbed into DSP inst/Sig_Buffer0.
DSP Report: Generating DSP inst/Sig_Buffer_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register inst/Sig_Buffer_reg is absorbed into DSP inst/Sig_Buffer_reg.
DSP Report: operator inst/Sig_Buffer0 is absorbed into DSP inst/Sig_Buffer_reg.
DSP Report: operator inst/Sig_Buffer0 is absorbed into DSP inst/Sig_Buffer_reg.
DSP Report: Generating DSP inst/Sig_Buffer0, operation Mode is: A*B.
DSP Report: operator inst/Sig_Buffer0 is absorbed into DSP inst/Sig_Buffer0.
DSP Report: operator inst/Sig_Buffer0 is absorbed into DSP inst/Sig_Buffer0.
DSP Report: Generating DSP inst/Sig_Buffer_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register inst/Sig_Buffer_reg is absorbed into DSP inst/Sig_Buffer_reg.
DSP Report: operator inst/Sig_Buffer0 is absorbed into DSP inst/Sig_Buffer_reg.
DSP Report: operator inst/Sig_Buffer0 is absorbed into DSP inst/Sig_Buffer_reg.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[47]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[46]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[45]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[44]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[43]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[42]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[41]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[40]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[39]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[38]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[37]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[36]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[35]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[34]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[33]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[32]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[31]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[30]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[29]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[28]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[27]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[26]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[25]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[24]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[23]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[22]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[21]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[20]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[19]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[18]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[17]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[16]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[15]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[14]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[13]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[47]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[46]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[45]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[44]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[43]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[42]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[41]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[40]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[39]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[38]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[37]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[36]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[35]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[34]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[33]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[32]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[31]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[30]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[29]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[28]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[27]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[26]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[25]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[24]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[23]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[22]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[21]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[20]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[19]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[18]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[17]__0) is unused and will be removed from module system_PIG_Controller_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1337.203 ; gain = 529.781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|system_PIG_Controller_0_0 | A2*B            | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | (PCIN>>17)+A*B2 | 13     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | (PCIN>>17)+A*B2 | 18     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | A*B             | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | (PCIN>>17)+A*B  | 13     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | (PCIN>>17)+A*B  | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | A*B             | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | (PCIN>>17)+A*B  | 13     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|system_PIG_Controller_0_0 | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | (PCIN>>17)+A*B  | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1368.484 ; gain = 561.062
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1368.773 ; gain = 561.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 1387.852 ; gain = 580.430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1394.664 ; gain = 587.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1394.664 ; gain = 587.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1394.664 ; gain = 587.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1394.664 ; gain = 587.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1394.664 ; gain = 587.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1394.664 ; gain = 587.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|system_PIG_Controller_0_0 | A'*B            | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | A*B'            | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | PCIN>>17+A*B'   | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | PCIN>>17+A*B    | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|system_PIG_Controller_0_0 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    28|
|2     |DSP48E1 |     9|
|6     |LUT2    |    99|
|7     |FDRE    |   107|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1394.664 ; gain = 587.242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1394.664 ; gain = 558.230
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 1394.664 ; gain = 587.242
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1406.688 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

*** Running vivado
    with args -log system_PIG_Controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_PIG_Controller_0_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source system_PIG_Controller_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 395.176 ; gain = 59.984
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/John/Desktop/Honours_Project/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: system_PIG_Controller_0_0
Command: synth_design -top system_PIG_Controller_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18108
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1214.805 ; gain = 407.422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_PIG_Controller_0_0' [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_PIG_Controller_0_0/synth/system_PIG_Controller_0_0.v:53]
INFO: [Synth 8-638] synthesizing module 'PIG_Controller' [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sources_1/imports/VHDL_Modules/Controllers.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'PIG_Controller' (0#1) [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sources_1/imports/VHDL_Modules/Controllers.vhdl:22]
INFO: [Synth 8-6155] done synthesizing module 'system_PIG_Controller_0_0' (0#1) [c:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.gen/sources_1/bd/system/ip/system_PIG_Controller_0_0/synth/system_PIG_Controller_0_0.v:53]
WARNING: [Synth 8-3936] Found unconnected internal register 'Sig_Buffer_reg' and it is trimmed from '90' to '30' bits. [C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.srcs/sources_1/imports/VHDL_Modules/Controllers.vhdl:35]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.652 ; gain = 502.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.652 ; gain = 502.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1309.652 ; gain = 502.270
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1309.652 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1395.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1395.828 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1395.828 ; gain = 588.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1395.828 ; gain = 588.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1395.828 ; gain = 588.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1395.828 ; gain = 588.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   30 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 4     
+---Multipliers : 
	              30x30  Multipliers := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: A2*B.
DSP Report: register inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register inst/Integral_Stage_reg is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: A*B2.
DSP Report: register inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register inst/Integral_Stage_reg is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: A*B.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: A*B.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer2, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: operator inst/Sig_Buffer2 is absorbed into DSP inst/Sig_Buffer2.
DSP Report: Generating DSP inst/Sig_Buffer0, operation Mode is: A*B.
DSP Report: operator inst/Sig_Buffer0 is absorbed into DSP inst/Sig_Buffer0.
DSP Report: operator inst/Sig_Buffer0 is absorbed into DSP inst/Sig_Buffer0.
DSP Report: Generating DSP inst/Sig_Buffer_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register inst/Sig_Buffer_reg is absorbed into DSP inst/Sig_Buffer_reg.
DSP Report: operator inst/Sig_Buffer0 is absorbed into DSP inst/Sig_Buffer_reg.
DSP Report: operator inst/Sig_Buffer0 is absorbed into DSP inst/Sig_Buffer_reg.
DSP Report: Generating DSP inst/Sig_Buffer0, operation Mode is: A*B.
DSP Report: operator inst/Sig_Buffer0 is absorbed into DSP inst/Sig_Buffer0.
DSP Report: operator inst/Sig_Buffer0 is absorbed into DSP inst/Sig_Buffer0.
DSP Report: Generating DSP inst/Sig_Buffer_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register inst/Sig_Buffer_reg is absorbed into DSP inst/Sig_Buffer_reg.
DSP Report: operator inst/Sig_Buffer0 is absorbed into DSP inst/Sig_Buffer_reg.
DSP Report: operator inst/Sig_Buffer0 is absorbed into DSP inst/Sig_Buffer_reg.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[47]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[46]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[45]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[44]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[43]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[42]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[41]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[40]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[39]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[38]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[37]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[36]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[35]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[34]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[33]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[32]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[31]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[30]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[29]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[28]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[27]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[26]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[25]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[24]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[23]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[22]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[21]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[20]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[19]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[18]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[17]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[16]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[15]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[14]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[13]) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[47]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[46]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[45]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[44]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[43]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[42]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[41]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[40]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[39]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[38]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[37]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[36]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[35]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[34]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[33]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[32]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[31]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[30]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[29]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[28]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[27]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[26]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[25]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[24]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[23]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[22]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[21]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[20]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[19]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[18]__0) is unused and will be removed from module system_PIG_Controller_0_0.
INFO: [Synth 8-3332] Sequential element (inst/Sig_Buffer_reg[17]__0) is unused and will be removed from module system_PIG_Controller_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 1395.828 ; gain = 588.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|system_PIG_Controller_0_0 | A2*B            | 18     | 13     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | (PCIN>>17)+A*B2 | 13     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | A*B2            | 18     | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | (PCIN>>17)+A*B2 | 18     | 13     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | A*B             | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | (PCIN>>17)+A*B  | 13     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | (PCIN>>17)+A*B  | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | A*B             | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | (PCIN>>17)+A*B  | 13     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|system_PIG_Controller_0_0 | A*B             | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | (PCIN>>17)+A*B  | 18     | 13     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1395.828 ; gain = 588.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1395.828 ; gain = 588.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 1395.828 ; gain = 588.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1400.785 ; gain = 593.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1400.785 ; gain = 593.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1400.785 ; gain = 593.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1400.785 ; gain = 593.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1400.785 ; gain = 593.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1400.785 ; gain = 593.402
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name               | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|system_PIG_Controller_0_0 | A'*B            | 17     | 18     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | A*B'            | 17     | 17     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | PCIN>>17+A*B'   | 0      | 18     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | A*B             | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | PCIN>>17+A*B    | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | (A*B)'          | 17     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|system_PIG_Controller_0_0 | A*B             | 17     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|system_PIG_Controller_0_0 | (PCIN>>17+A*B)' | 0      | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+--------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    28|
|2     |DSP48E1 |     9|
|6     |LUT2    |    99|
|7     |FDRE    |   107|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1400.785 ; gain = 593.402
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:50 . Memory (MB): peak = 1400.785 ; gain = 507.227
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:52 . Memory (MB): peak = 1400.785 ; gain = 593.402
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1412.840 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1416.500 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 945abeff
INFO: [Common 17-83] Releasing license: Synthesis
91 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:01:05 . Memory (MB): peak = 1416.500 ; gain = 986.180
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_PIG_Controller_0_0_synth_1/system_PIG_Controller_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_PIG_Controller_0_0, cache-ID = 122c00e9cba7b730
INFO: [Common 17-1381] The checkpoint 'C:/Users/John/Desktop/Honours_Project/RP-Production/RP-Production.runs/system_PIG_Controller_0_0_synth_1/system_PIG_Controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_PIG_Controller_0_0_utilization_synth.rpt -pb system_PIG_Controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 15 12:19:30 2023...
