#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x16f0160 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16f02f0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x16fd950 .functor NOT 1, L_0x1729900, C4<0>, C4<0>, C4<0>;
L_0x1729660 .functor XOR 1, L_0x1729500, L_0x17295c0, C4<0>, C4<0>;
L_0x17297f0 .functor XOR 1, L_0x1729660, L_0x1729720, C4<0>, C4<0>;
v0x1724b80_0 .net *"_ivl_10", 0 0, L_0x1729720;  1 drivers
v0x1724c80_0 .net *"_ivl_12", 0 0, L_0x17297f0;  1 drivers
v0x1724d60_0 .net *"_ivl_2", 0 0, L_0x1726b30;  1 drivers
v0x1724e20_0 .net *"_ivl_4", 0 0, L_0x1729500;  1 drivers
v0x1724f00_0 .net *"_ivl_6", 0 0, L_0x17295c0;  1 drivers
v0x1725030_0 .net *"_ivl_8", 0 0, L_0x1729660;  1 drivers
v0x1725110_0 .net "a", 0 0, v0x1721260_0;  1 drivers
v0x17251b0_0 .net "b", 0 0, v0x1721300_0;  1 drivers
v0x1725250_0 .net "c", 0 0, v0x17213a0_0;  1 drivers
v0x17252f0_0 .var "clk", 0 0;
v0x1725390_0 .net "d", 0 0, v0x17214e0_0;  1 drivers
v0x1725430_0 .net "q_dut", 0 0, L_0x1729220;  1 drivers
v0x17254d0_0 .net "q_ref", 0 0, L_0x1725b70;  1 drivers
v0x1725570_0 .var/2u "stats1", 159 0;
v0x1725610_0 .var/2u "strobe", 0 0;
v0x17256b0_0 .net "tb_match", 0 0, L_0x1729900;  1 drivers
v0x1725770_0 .net "tb_mismatch", 0 0, L_0x16fd950;  1 drivers
v0x1725830_0 .net "wavedrom_enable", 0 0, v0x17215d0_0;  1 drivers
v0x17258d0_0 .net "wavedrom_title", 511 0, v0x1721670_0;  1 drivers
L_0x1726b30 .concat [ 1 0 0 0], L_0x1725b70;
L_0x1729500 .concat [ 1 0 0 0], L_0x1725b70;
L_0x17295c0 .concat [ 1 0 0 0], L_0x1729220;
L_0x1729720 .concat [ 1 0 0 0], L_0x1725b70;
L_0x1729900 .cmp/eeq 1, L_0x1726b30, L_0x17297f0;
S_0x16f0480 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x16f02f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x16dbea0 .functor NOT 1, v0x1721260_0, C4<0>, C4<0>, C4<0>;
L_0x16f0be0 .functor XOR 1, L_0x16dbea0, v0x1721300_0, C4<0>, C4<0>;
L_0x16fd9c0 .functor XOR 1, L_0x16f0be0, v0x17213a0_0, C4<0>, C4<0>;
L_0x1725b70 .functor XOR 1, L_0x16fd9c0, v0x17214e0_0, C4<0>, C4<0>;
v0x16fdbc0_0 .net *"_ivl_0", 0 0, L_0x16dbea0;  1 drivers
v0x16fdc60_0 .net *"_ivl_2", 0 0, L_0x16f0be0;  1 drivers
v0x16dbff0_0 .net *"_ivl_4", 0 0, L_0x16fd9c0;  1 drivers
v0x16dc090_0 .net "a", 0 0, v0x1721260_0;  alias, 1 drivers
v0x1720620_0 .net "b", 0 0, v0x1721300_0;  alias, 1 drivers
v0x1720730_0 .net "c", 0 0, v0x17213a0_0;  alias, 1 drivers
v0x17207f0_0 .net "d", 0 0, v0x17214e0_0;  alias, 1 drivers
v0x17208b0_0 .net "q", 0 0, L_0x1725b70;  alias, 1 drivers
S_0x1720a10 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x16f02f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1721260_0 .var "a", 0 0;
v0x1721300_0 .var "b", 0 0;
v0x17213a0_0 .var "c", 0 0;
v0x1721440_0 .net "clk", 0 0, v0x17252f0_0;  1 drivers
v0x17214e0_0 .var "d", 0 0;
v0x17215d0_0 .var "wavedrom_enable", 0 0;
v0x1721670_0 .var "wavedrom_title", 511 0;
E_0x16eb0c0/0 .event negedge, v0x1721440_0;
E_0x16eb0c0/1 .event posedge, v0x1721440_0;
E_0x16eb0c0 .event/or E_0x16eb0c0/0, E_0x16eb0c0/1;
E_0x16eb310 .event posedge, v0x1721440_0;
E_0x16d49f0 .event negedge, v0x1721440_0;
S_0x1720d60 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1720a10;
 .timescale -12 -12;
v0x1720f60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1721060 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1720a10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17217d0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x16f02f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1725ca0 .functor NOT 1, v0x1721260_0, C4<0>, C4<0>, C4<0>;
L_0x1725d10 .functor NOT 1, v0x1721300_0, C4<0>, C4<0>, C4<0>;
L_0x1725da0 .functor AND 1, L_0x1725ca0, L_0x1725d10, C4<1>, C4<1>;
L_0x1725e60 .functor NOT 1, v0x17213a0_0, C4<0>, C4<0>, C4<0>;
L_0x1725f00 .functor AND 1, L_0x1725da0, L_0x1725e60, C4<1>, C4<1>;
L_0x1726010 .functor NOT 1, v0x17214e0_0, C4<0>, C4<0>, C4<0>;
L_0x17260c0 .functor AND 1, L_0x1725f00, L_0x1726010, C4<1>, C4<1>;
L_0x17261d0 .functor NOT 1, v0x1721260_0, C4<0>, C4<0>, C4<0>;
L_0x1726290 .functor NOT 1, v0x1721300_0, C4<0>, C4<0>, C4<0>;
L_0x1726300 .functor AND 1, L_0x17261d0, L_0x1726290, C4<1>, C4<1>;
L_0x1726470 .functor AND 1, L_0x1726300, v0x17213a0_0, C4<1>, C4<1>;
L_0x17264e0 .functor AND 1, L_0x1726470, v0x17214e0_0, C4<1>, C4<1>;
L_0x1726610 .functor OR 1, L_0x17260c0, L_0x17264e0, C4<0>, C4<0>;
L_0x1726720 .functor NOT 1, v0x1721260_0, C4<0>, C4<0>, C4<0>;
L_0x17265a0 .functor AND 1, L_0x1726720, v0x1721300_0, C4<1>, C4<1>;
L_0x1726860 .functor NOT 1, v0x17213a0_0, C4<0>, C4<0>, C4<0>;
L_0x1726960 .functor AND 1, L_0x17265a0, L_0x1726860, C4<1>, C4<1>;
L_0x1726a70 .functor AND 1, L_0x1726960, v0x17214e0_0, C4<1>, C4<1>;
L_0x1726bd0 .functor OR 1, L_0x1726610, L_0x1726a70, C4<0>, C4<0>;
L_0x1726ce0 .functor NOT 1, v0x1721260_0, C4<0>, C4<0>, C4<0>;
L_0x1726f10 .functor AND 1, L_0x1726ce0, v0x1721300_0, C4<1>, C4<1>;
L_0x17270e0 .functor AND 1, L_0x1726f10, v0x17213a0_0, C4<1>, C4<1>;
L_0x1727370 .functor NOT 1, v0x17214e0_0, C4<0>, C4<0>, C4<0>;
L_0x17274f0 .functor AND 1, L_0x17270e0, L_0x1727370, C4<1>, C4<1>;
L_0x17276d0 .functor OR 1, L_0x1726bd0, L_0x17274f0, C4<0>, C4<0>;
L_0x17277e0 .functor NOT 1, v0x1721300_0, C4<0>, C4<0>, C4<0>;
L_0x1727930 .functor AND 1, v0x1721260_0, L_0x17277e0, C4<1>, C4<1>;
L_0x17279f0 .functor AND 1, L_0x1727930, v0x17213a0_0, C4<1>, C4<1>;
L_0x1727ba0 .functor AND 1, L_0x17279f0, v0x17214e0_0, C4<1>, C4<1>;
L_0x1727c60 .functor OR 1, L_0x17276d0, L_0x1727ba0, C4<0>, C4<0>;
L_0x1727e70 .functor NOT 1, v0x1721300_0, C4<0>, C4<0>, C4<0>;
L_0x1727ee0 .functor AND 1, v0x1721260_0, L_0x1727e70, C4<1>, C4<1>;
L_0x17280b0 .functor NOT 1, v0x17213a0_0, C4<0>, C4<0>, C4<0>;
L_0x1728120 .functor AND 1, L_0x1727ee0, L_0x17280b0, C4<1>, C4<1>;
L_0x1728350 .functor AND 1, L_0x1728120, v0x17214e0_0, C4<1>, C4<1>;
L_0x1728410 .functor OR 1, L_0x1727c60, L_0x1728350, C4<0>, C4<0>;
L_0x1728650 .functor AND 1, v0x1721260_0, v0x1721300_0, C4<1>, C4<1>;
L_0x17286c0 .functor NOT 1, v0x17213a0_0, C4<0>, C4<0>, C4<0>;
L_0x1728870 .functor AND 1, L_0x1728650, L_0x17286c0, C4<1>, C4<1>;
L_0x1728980 .functor NOT 1, v0x17214e0_0, C4<0>, C4<0>, C4<0>;
L_0x1728b40 .functor AND 1, L_0x1728870, L_0x1728980, C4<1>, C4<1>;
L_0x1728c50 .functor OR 1, L_0x1728410, L_0x1728b40, C4<0>, C4<0>;
L_0x1728ec0 .functor AND 1, v0x1721260_0, v0x1721300_0, C4<1>, C4<1>;
L_0x1728f30 .functor AND 1, L_0x1728ec0, v0x17213a0_0, C4<1>, C4<1>;
L_0x1729160 .functor AND 1, L_0x1728f30, v0x17214e0_0, C4<1>, C4<1>;
L_0x1729220 .functor OR 1, L_0x1728c50, L_0x1729160, C4<0>, C4<0>;
v0x1721ac0_0 .net *"_ivl_0", 0 0, L_0x1725ca0;  1 drivers
v0x1721ba0_0 .net *"_ivl_10", 0 0, L_0x1726010;  1 drivers
v0x1721c80_0 .net *"_ivl_12", 0 0, L_0x17260c0;  1 drivers
v0x1721d70_0 .net *"_ivl_14", 0 0, L_0x17261d0;  1 drivers
v0x1721e50_0 .net *"_ivl_16", 0 0, L_0x1726290;  1 drivers
v0x1721f80_0 .net *"_ivl_18", 0 0, L_0x1726300;  1 drivers
v0x1722060_0 .net *"_ivl_2", 0 0, L_0x1725d10;  1 drivers
v0x1722140_0 .net *"_ivl_20", 0 0, L_0x1726470;  1 drivers
v0x1722220_0 .net *"_ivl_22", 0 0, L_0x17264e0;  1 drivers
v0x1722300_0 .net *"_ivl_24", 0 0, L_0x1726610;  1 drivers
v0x17223e0_0 .net *"_ivl_26", 0 0, L_0x1726720;  1 drivers
v0x17224c0_0 .net *"_ivl_28", 0 0, L_0x17265a0;  1 drivers
v0x17225a0_0 .net *"_ivl_30", 0 0, L_0x1726860;  1 drivers
v0x1722680_0 .net *"_ivl_32", 0 0, L_0x1726960;  1 drivers
v0x1722760_0 .net *"_ivl_34", 0 0, L_0x1726a70;  1 drivers
v0x1722840_0 .net *"_ivl_36", 0 0, L_0x1726bd0;  1 drivers
v0x1722920_0 .net *"_ivl_38", 0 0, L_0x1726ce0;  1 drivers
v0x1722a00_0 .net *"_ivl_4", 0 0, L_0x1725da0;  1 drivers
v0x1722ae0_0 .net *"_ivl_40", 0 0, L_0x1726f10;  1 drivers
v0x1722bc0_0 .net *"_ivl_42", 0 0, L_0x17270e0;  1 drivers
v0x1722ca0_0 .net *"_ivl_44", 0 0, L_0x1727370;  1 drivers
v0x1722d80_0 .net *"_ivl_46", 0 0, L_0x17274f0;  1 drivers
v0x1722e60_0 .net *"_ivl_48", 0 0, L_0x17276d0;  1 drivers
v0x1722f40_0 .net *"_ivl_50", 0 0, L_0x17277e0;  1 drivers
v0x1723020_0 .net *"_ivl_52", 0 0, L_0x1727930;  1 drivers
v0x1723100_0 .net *"_ivl_54", 0 0, L_0x17279f0;  1 drivers
v0x17231e0_0 .net *"_ivl_56", 0 0, L_0x1727ba0;  1 drivers
v0x17232c0_0 .net *"_ivl_58", 0 0, L_0x1727c60;  1 drivers
v0x17233a0_0 .net *"_ivl_6", 0 0, L_0x1725e60;  1 drivers
v0x1723480_0 .net *"_ivl_60", 0 0, L_0x1727e70;  1 drivers
v0x1723560_0 .net *"_ivl_62", 0 0, L_0x1727ee0;  1 drivers
v0x1723640_0 .net *"_ivl_64", 0 0, L_0x17280b0;  1 drivers
v0x1723720_0 .net *"_ivl_66", 0 0, L_0x1728120;  1 drivers
v0x1723a10_0 .net *"_ivl_68", 0 0, L_0x1728350;  1 drivers
v0x1723af0_0 .net *"_ivl_70", 0 0, L_0x1728410;  1 drivers
v0x1723bd0_0 .net *"_ivl_72", 0 0, L_0x1728650;  1 drivers
v0x1723cb0_0 .net *"_ivl_74", 0 0, L_0x17286c0;  1 drivers
v0x1723d90_0 .net *"_ivl_76", 0 0, L_0x1728870;  1 drivers
v0x1723e70_0 .net *"_ivl_78", 0 0, L_0x1728980;  1 drivers
v0x1723f50_0 .net *"_ivl_8", 0 0, L_0x1725f00;  1 drivers
v0x1724030_0 .net *"_ivl_80", 0 0, L_0x1728b40;  1 drivers
v0x1724110_0 .net *"_ivl_82", 0 0, L_0x1728c50;  1 drivers
v0x17241f0_0 .net *"_ivl_84", 0 0, L_0x1728ec0;  1 drivers
v0x17242d0_0 .net *"_ivl_86", 0 0, L_0x1728f30;  1 drivers
v0x17243b0_0 .net *"_ivl_88", 0 0, L_0x1729160;  1 drivers
v0x1724490_0 .net "a", 0 0, v0x1721260_0;  alias, 1 drivers
v0x1724530_0 .net "b", 0 0, v0x1721300_0;  alias, 1 drivers
v0x1724620_0 .net "c", 0 0, v0x17213a0_0;  alias, 1 drivers
v0x1724710_0 .net "d", 0 0, v0x17214e0_0;  alias, 1 drivers
v0x1724800_0 .net "q", 0 0, L_0x1729220;  alias, 1 drivers
S_0x1724960 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x16f02f0;
 .timescale -12 -12;
E_0x16eae60 .event anyedge, v0x1725610_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1725610_0;
    %nor/r;
    %assign/vec4 v0x1725610_0, 0;
    %wait E_0x16eae60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1720a10;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17214e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17213a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1721300_0, 0;
    %assign/vec4 v0x1721260_0, 0;
    %wait E_0x16d49f0;
    %wait E_0x16eb310;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17214e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17213a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1721300_0, 0;
    %assign/vec4 v0x1721260_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16eb0c0;
    %load/vec4 v0x1721260_0;
    %load/vec4 v0x1721300_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17213a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17214e0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17214e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17213a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1721300_0, 0;
    %assign/vec4 v0x1721260_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1721060;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x16eb0c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17214e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17213a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1721300_0, 0;
    %assign/vec4 v0x1721260_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x16f02f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17252f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1725610_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x16f02f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17252f0_0;
    %inv;
    %store/vec4 v0x17252f0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x16f02f0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1721440_0, v0x1725770_0, v0x1725110_0, v0x17251b0_0, v0x1725250_0, v0x1725390_0, v0x17254d0_0, v0x1725430_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x16f02f0;
T_7 ;
    %load/vec4 v0x1725570_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1725570_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1725570_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1725570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1725570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1725570_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1725570_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x16f02f0;
T_8 ;
    %wait E_0x16eb0c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1725570_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1725570_0, 4, 32;
    %load/vec4 v0x17256b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1725570_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1725570_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1725570_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1725570_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17254d0_0;
    %load/vec4 v0x17254d0_0;
    %load/vec4 v0x1725430_0;
    %xor;
    %load/vec4 v0x17254d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1725570_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1725570_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1725570_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1725570_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/circuit2/iter2/response3/top_module.sv";
