Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Mar  6 21:53:18 2022
| Host         : Barfie running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 9 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SP0/new_h_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SP0/new_h_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SP0/new_h_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SP0/new_h_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SP0/new_h_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SP0/new_h_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SP0/new_h_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SP0/new_h_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: SP0/new_h_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 9 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     32.775        0.000                      0                  145        0.155        0.000                      0                  145        3.000        0.000                       0                    89  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk                     {0.000 5.000}      10.000          100.000         
  clk_25_Prescaler25    {0.000 20.000}     40.000          25.000          
  clkfbout_Prescaler25  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_25_Prescaler25         32.775        0.000                      0                  127        0.155        0.000                      0                  127       19.500        0.000                       0                    85  
  clkfbout_Prescaler25                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_25_Prescaler25  clk_25_Prescaler25       36.899        0.000                      0                   18        0.539        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_25_Prescaler25
  To Clock:  clk_25_Prescaler25

Setup :            0  Failing Endpoints,  Worst Slack       32.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             32.775ns  (required time - arrival time)
  Source:                 SP0/hsprite_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        6.863ns  (logic 2.316ns (33.747%)  route 4.547ns (66.253%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    -0.943    SP0/CLK
    SLICE_X8Y45          FDPE                                         r  SP0/hsprite_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDPE (Prop_fdpe_C_Q)         0.518    -0.425 f  SP0/hsprite_reg[3]_P/Q
                         net (fo=3, routed)           1.066     0.642    SP0/hsprite_reg[3]_P_n_0
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.150     0.792 f  SP0/geqOp_carry_i_11/O
                         net (fo=4, routed)           0.332     1.124    SP0/hspr[3]
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.328     1.452 r  SP0/i__carry_i_12/O
                         net (fo=2, routed)           0.394     1.846    SP0/i__carry_i_12_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I3_O)        0.118     1.964 r  SP0/i__carry__0_i_3/O
                         net (fo=2, routed)           0.170     2.134    SP0/i__carry__0_i_3_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.326     2.460 r  SP0/i__carry__0_i_1/O
                         net (fo=1, routed)           0.605     3.065    VGA0/location_rep[8]_i_5_0[0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     3.444 r  VGA0/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.583     4.027    VGA0/leqOp11_in
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.373     4.400 f  VGA0/location_rep[8]_i_5/O
                         net (fo=3, routed)           0.305     4.705    VGA0/location_rep[8]_i_5_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.124     4.829 r  VGA0/location_rep[8]_i_1/O
                         net (fo=18, routed)          1.091     5.920    VGA0/location_rep[8]_i_1_n_0
    SLICE_X0Y50          FDCE                                         r  VGA0/location_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.510    38.514    VGA0/CLK
    SLICE_X0Y50          FDCE                                         r  VGA0/location_reg[8]/C
                         clock pessimism              0.484    38.998    
                         clock uncertainty           -0.098    38.900    
    SLICE_X0Y50          FDCE (Setup_fdce_C_CE)      -0.205    38.695    VGA0/location_reg[8]
  -------------------------------------------------------------------
                         required time                         38.695    
                         arrival time                          -5.920    
  -------------------------------------------------------------------
                         slack                                 32.775    

Slack (MET) :             33.173ns  (required time - arrival time)
  Source:                 SP0/hsprite_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.316ns (35.328%)  route 4.240ns (64.672%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    -0.943    SP0/CLK
    SLICE_X8Y45          FDPE                                         r  SP0/hsprite_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDPE (Prop_fdpe_C_Q)         0.518    -0.425 f  SP0/hsprite_reg[3]_P/Q
                         net (fo=3, routed)           1.066     0.642    SP0/hsprite_reg[3]_P_n_0
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.150     0.792 f  SP0/geqOp_carry_i_11/O
                         net (fo=4, routed)           0.332     1.124    SP0/hspr[3]
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.328     1.452 r  SP0/i__carry_i_12/O
                         net (fo=2, routed)           0.394     1.846    SP0/i__carry_i_12_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I3_O)        0.118     1.964 r  SP0/i__carry__0_i_3/O
                         net (fo=2, routed)           0.170     2.134    SP0/i__carry__0_i_3_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.326     2.460 r  SP0/i__carry__0_i_1/O
                         net (fo=1, routed)           0.605     3.065    VGA0/location_rep[8]_i_5_0[0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     3.444 r  VGA0/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.583     4.027    VGA0/leqOp11_in
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.373     4.400 f  VGA0/location_rep[8]_i_5/O
                         net (fo=3, routed)           0.305     4.705    VGA0/location_rep[8]_i_5_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.124     4.829 r  VGA0/location_rep[8]_i_1/O
                         net (fo=18, routed)          0.784     5.613    VGA0/location_rep[8]_i_1_n_0
    SLICE_X0Y49          FDCE                                         r  VGA0/location_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.520    38.525    VGA0/CLK
    SLICE_X0Y49          FDCE                                         r  VGA0/location_reg[4]/C
                         clock pessimism              0.564    39.088    
                         clock uncertainty           -0.098    38.991    
    SLICE_X0Y49          FDCE (Setup_fdce_C_CE)      -0.205    38.786    VGA0/location_reg[4]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                 33.173    

Slack (MET) :             33.173ns  (required time - arrival time)
  Source:                 SP0/hsprite_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.316ns (35.328%)  route 4.240ns (64.672%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    -0.943    SP0/CLK
    SLICE_X8Y45          FDPE                                         r  SP0/hsprite_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDPE (Prop_fdpe_C_Q)         0.518    -0.425 f  SP0/hsprite_reg[3]_P/Q
                         net (fo=3, routed)           1.066     0.642    SP0/hsprite_reg[3]_P_n_0
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.150     0.792 f  SP0/geqOp_carry_i_11/O
                         net (fo=4, routed)           0.332     1.124    SP0/hspr[3]
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.328     1.452 r  SP0/i__carry_i_12/O
                         net (fo=2, routed)           0.394     1.846    SP0/i__carry_i_12_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I3_O)        0.118     1.964 r  SP0/i__carry__0_i_3/O
                         net (fo=2, routed)           0.170     2.134    SP0/i__carry__0_i_3_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.326     2.460 r  SP0/i__carry__0_i_1/O
                         net (fo=1, routed)           0.605     3.065    VGA0/location_rep[8]_i_5_0[0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     3.444 r  VGA0/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.583     4.027    VGA0/leqOp11_in
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.373     4.400 f  VGA0/location_rep[8]_i_5/O
                         net (fo=3, routed)           0.305     4.705    VGA0/location_rep[8]_i_5_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.124     4.829 r  VGA0/location_rep[8]_i_1/O
                         net (fo=18, routed)          0.784     5.613    VGA0/location_rep[8]_i_1_n_0
    SLICE_X0Y49          FDCE                                         r  VGA0/location_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.520    38.525    VGA0/CLK
    SLICE_X0Y49          FDCE                                         r  VGA0/location_reg[5]/C
                         clock pessimism              0.564    39.088    
                         clock uncertainty           -0.098    38.991    
    SLICE_X0Y49          FDCE (Setup_fdce_C_CE)      -0.205    38.786    VGA0/location_reg[5]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                 33.173    

Slack (MET) :             33.173ns  (required time - arrival time)
  Source:                 SP0/hsprite_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.316ns (35.328%)  route 4.240ns (64.672%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    -0.943    SP0/CLK
    SLICE_X8Y45          FDPE                                         r  SP0/hsprite_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDPE (Prop_fdpe_C_Q)         0.518    -0.425 f  SP0/hsprite_reg[3]_P/Q
                         net (fo=3, routed)           1.066     0.642    SP0/hsprite_reg[3]_P_n_0
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.150     0.792 f  SP0/geqOp_carry_i_11/O
                         net (fo=4, routed)           0.332     1.124    SP0/hspr[3]
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.328     1.452 r  SP0/i__carry_i_12/O
                         net (fo=2, routed)           0.394     1.846    SP0/i__carry_i_12_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I3_O)        0.118     1.964 r  SP0/i__carry__0_i_3/O
                         net (fo=2, routed)           0.170     2.134    SP0/i__carry__0_i_3_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.326     2.460 r  SP0/i__carry__0_i_1/O
                         net (fo=1, routed)           0.605     3.065    VGA0/location_rep[8]_i_5_0[0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     3.444 r  VGA0/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.583     4.027    VGA0/leqOp11_in
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.373     4.400 f  VGA0/location_rep[8]_i_5/O
                         net (fo=3, routed)           0.305     4.705    VGA0/location_rep[8]_i_5_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.124     4.829 r  VGA0/location_rep[8]_i_1/O
                         net (fo=18, routed)          0.784     5.613    VGA0/location_rep[8]_i_1_n_0
    SLICE_X0Y49          FDCE                                         r  VGA0/location_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.520    38.525    VGA0/CLK
    SLICE_X0Y49          FDCE                                         r  VGA0/location_reg[6]/C
                         clock pessimism              0.564    39.088    
                         clock uncertainty           -0.098    38.991    
    SLICE_X0Y49          FDCE (Setup_fdce_C_CE)      -0.205    38.786    VGA0/location_reg[6]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                 33.173    

Slack (MET) :             33.173ns  (required time - arrival time)
  Source:                 SP0/hsprite_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        6.556ns  (logic 2.316ns (35.328%)  route 4.240ns (64.672%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    -0.943    SP0/CLK
    SLICE_X8Y45          FDPE                                         r  SP0/hsprite_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDPE (Prop_fdpe_C_Q)         0.518    -0.425 f  SP0/hsprite_reg[3]_P/Q
                         net (fo=3, routed)           1.066     0.642    SP0/hsprite_reg[3]_P_n_0
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.150     0.792 f  SP0/geqOp_carry_i_11/O
                         net (fo=4, routed)           0.332     1.124    SP0/hspr[3]
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.328     1.452 r  SP0/i__carry_i_12/O
                         net (fo=2, routed)           0.394     1.846    SP0/i__carry_i_12_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I3_O)        0.118     1.964 r  SP0/i__carry__0_i_3/O
                         net (fo=2, routed)           0.170     2.134    SP0/i__carry__0_i_3_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.326     2.460 r  SP0/i__carry__0_i_1/O
                         net (fo=1, routed)           0.605     3.065    VGA0/location_rep[8]_i_5_0[0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     3.444 r  VGA0/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.583     4.027    VGA0/leqOp11_in
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.373     4.400 f  VGA0/location_rep[8]_i_5/O
                         net (fo=3, routed)           0.305     4.705    VGA0/location_rep[8]_i_5_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.124     4.829 r  VGA0/location_rep[8]_i_1/O
                         net (fo=18, routed)          0.784     5.613    VGA0/location_rep[8]_i_1_n_0
    SLICE_X0Y49          FDCE                                         r  VGA0/location_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.520    38.525    VGA0/CLK
    SLICE_X0Y49          FDCE                                         r  VGA0/location_reg[7]/C
                         clock pessimism              0.564    39.088    
                         clock uncertainty           -0.098    38.991    
    SLICE_X0Y49          FDCE (Setup_fdce_C_CE)      -0.205    38.786    VGA0/location_reg[7]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                          -5.613    
  -------------------------------------------------------------------
                         slack                                 33.173    

Slack (MET) :             33.175ns  (required time - arrival time)
  Source:                 SP0/hsprite_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 2.316ns (35.340%)  route 4.237ns (64.660%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    -0.943    SP0/CLK
    SLICE_X8Y45          FDPE                                         r  SP0/hsprite_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDPE (Prop_fdpe_C_Q)         0.518    -0.425 f  SP0/hsprite_reg[3]_P/Q
                         net (fo=3, routed)           1.066     0.642    SP0/hsprite_reg[3]_P_n_0
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.150     0.792 f  SP0/geqOp_carry_i_11/O
                         net (fo=4, routed)           0.332     1.124    SP0/hspr[3]
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.328     1.452 r  SP0/i__carry_i_12/O
                         net (fo=2, routed)           0.394     1.846    SP0/i__carry_i_12_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I3_O)        0.118     1.964 r  SP0/i__carry__0_i_3/O
                         net (fo=2, routed)           0.170     2.134    SP0/i__carry__0_i_3_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.326     2.460 r  SP0/i__carry__0_i_1/O
                         net (fo=1, routed)           0.605     3.065    VGA0/location_rep[8]_i_5_0[0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     3.444 r  VGA0/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.583     4.027    VGA0/leqOp11_in
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.373     4.400 f  VGA0/location_rep[8]_i_5/O
                         net (fo=3, routed)           0.305     4.705    VGA0/location_rep[8]_i_5_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.124     4.829 r  VGA0/location_rep[8]_i_1/O
                         net (fo=18, routed)          0.781     5.611    VGA0/location_rep[8]_i_1_n_0
    SLICE_X0Y48          FDCE                                         r  VGA0/location_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.520    38.525    VGA0/CLK
    SLICE_X0Y48          FDCE                                         r  VGA0/location_reg[0]/C
                         clock pessimism              0.564    39.088    
                         clock uncertainty           -0.098    38.991    
    SLICE_X0Y48          FDCE (Setup_fdce_C_CE)      -0.205    38.786    VGA0/location_reg[0]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 33.175    

Slack (MET) :             33.175ns  (required time - arrival time)
  Source:                 SP0/hsprite_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 2.316ns (35.340%)  route 4.237ns (64.660%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    -0.943    SP0/CLK
    SLICE_X8Y45          FDPE                                         r  SP0/hsprite_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDPE (Prop_fdpe_C_Q)         0.518    -0.425 f  SP0/hsprite_reg[3]_P/Q
                         net (fo=3, routed)           1.066     0.642    SP0/hsprite_reg[3]_P_n_0
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.150     0.792 f  SP0/geqOp_carry_i_11/O
                         net (fo=4, routed)           0.332     1.124    SP0/hspr[3]
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.328     1.452 r  SP0/i__carry_i_12/O
                         net (fo=2, routed)           0.394     1.846    SP0/i__carry_i_12_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I3_O)        0.118     1.964 r  SP0/i__carry__0_i_3/O
                         net (fo=2, routed)           0.170     2.134    SP0/i__carry__0_i_3_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.326     2.460 r  SP0/i__carry__0_i_1/O
                         net (fo=1, routed)           0.605     3.065    VGA0/location_rep[8]_i_5_0[0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     3.444 r  VGA0/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.583     4.027    VGA0/leqOp11_in
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.373     4.400 f  VGA0/location_rep[8]_i_5/O
                         net (fo=3, routed)           0.305     4.705    VGA0/location_rep[8]_i_5_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.124     4.829 r  VGA0/location_rep[8]_i_1/O
                         net (fo=18, routed)          0.781     5.611    VGA0/location_rep[8]_i_1_n_0
    SLICE_X0Y48          FDCE                                         r  VGA0/location_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.520    38.525    VGA0/CLK
    SLICE_X0Y48          FDCE                                         r  VGA0/location_reg[1]/C
                         clock pessimism              0.564    39.088    
                         clock uncertainty           -0.098    38.991    
    SLICE_X0Y48          FDCE (Setup_fdce_C_CE)      -0.205    38.786    VGA0/location_reg[1]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 33.175    

Slack (MET) :             33.175ns  (required time - arrival time)
  Source:                 SP0/hsprite_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 2.316ns (35.340%)  route 4.237ns (64.660%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    -0.943    SP0/CLK
    SLICE_X8Y45          FDPE                                         r  SP0/hsprite_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDPE (Prop_fdpe_C_Q)         0.518    -0.425 f  SP0/hsprite_reg[3]_P/Q
                         net (fo=3, routed)           1.066     0.642    SP0/hsprite_reg[3]_P_n_0
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.150     0.792 f  SP0/geqOp_carry_i_11/O
                         net (fo=4, routed)           0.332     1.124    SP0/hspr[3]
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.328     1.452 r  SP0/i__carry_i_12/O
                         net (fo=2, routed)           0.394     1.846    SP0/i__carry_i_12_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I3_O)        0.118     1.964 r  SP0/i__carry__0_i_3/O
                         net (fo=2, routed)           0.170     2.134    SP0/i__carry__0_i_3_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.326     2.460 r  SP0/i__carry__0_i_1/O
                         net (fo=1, routed)           0.605     3.065    VGA0/location_rep[8]_i_5_0[0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     3.444 r  VGA0/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.583     4.027    VGA0/leqOp11_in
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.373     4.400 f  VGA0/location_rep[8]_i_5/O
                         net (fo=3, routed)           0.305     4.705    VGA0/location_rep[8]_i_5_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.124     4.829 r  VGA0/location_rep[8]_i_1/O
                         net (fo=18, routed)          0.781     5.611    VGA0/location_rep[8]_i_1_n_0
    SLICE_X0Y48          FDCE                                         r  VGA0/location_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.520    38.525    VGA0/CLK
    SLICE_X0Y48          FDCE                                         r  VGA0/location_reg[2]/C
                         clock pessimism              0.564    39.088    
                         clock uncertainty           -0.098    38.991    
    SLICE_X0Y48          FDCE (Setup_fdce_C_CE)      -0.205    38.786    VGA0/location_reg[2]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 33.175    

Slack (MET) :             33.175ns  (required time - arrival time)
  Source:                 SP0/hsprite_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        6.553ns  (logic 2.316ns (35.340%)  route 4.237ns (64.660%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    -0.943    SP0/CLK
    SLICE_X8Y45          FDPE                                         r  SP0/hsprite_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDPE (Prop_fdpe_C_Q)         0.518    -0.425 f  SP0/hsprite_reg[3]_P/Q
                         net (fo=3, routed)           1.066     0.642    SP0/hsprite_reg[3]_P_n_0
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.150     0.792 f  SP0/geqOp_carry_i_11/O
                         net (fo=4, routed)           0.332     1.124    SP0/hspr[3]
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.328     1.452 r  SP0/i__carry_i_12/O
                         net (fo=2, routed)           0.394     1.846    SP0/i__carry_i_12_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I3_O)        0.118     1.964 r  SP0/i__carry__0_i_3/O
                         net (fo=2, routed)           0.170     2.134    SP0/i__carry__0_i_3_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.326     2.460 r  SP0/i__carry__0_i_1/O
                         net (fo=1, routed)           0.605     3.065    VGA0/location_rep[8]_i_5_0[0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     3.444 r  VGA0/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.583     4.027    VGA0/leqOp11_in
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.373     4.400 f  VGA0/location_rep[8]_i_5/O
                         net (fo=3, routed)           0.305     4.705    VGA0/location_rep[8]_i_5_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.124     4.829 r  VGA0/location_rep[8]_i_1/O
                         net (fo=18, routed)          0.781     5.611    VGA0/location_rep[8]_i_1_n_0
    SLICE_X0Y48          FDCE                                         r  VGA0/location_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.520    38.525    VGA0/CLK
    SLICE_X0Y48          FDCE                                         r  VGA0/location_reg[3]/C
                         clock pessimism              0.564    39.088    
                         clock uncertainty           -0.098    38.991    
    SLICE_X0Y48          FDCE (Setup_fdce_C_CE)      -0.205    38.786    VGA0/location_reg[3]
  -------------------------------------------------------------------
                         required time                         38.786    
                         arrival time                          -5.611    
  -------------------------------------------------------------------
                         slack                                 33.175    

Slack (MET) :             33.193ns  (required time - arrival time)
  Source:                 SP0/hsprite_reg[3]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg_rep[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        6.572ns  (logic 2.316ns (35.242%)  route 4.256ns (64.758%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.569    -0.943    SP0/CLK
    SLICE_X8Y45          FDPE                                         r  SP0/hsprite_reg[3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDPE (Prop_fdpe_C_Q)         0.518    -0.425 f  SP0/hsprite_reg[3]_P/Q
                         net (fo=3, routed)           1.066     0.642    SP0/hsprite_reg[3]_P_n_0
    SLICE_X6Y43          LUT3 (Prop_lut3_I0_O)        0.150     0.792 f  SP0/geqOp_carry_i_11/O
                         net (fo=4, routed)           0.332     1.124    SP0/hspr[3]
    SLICE_X6Y44          LUT6 (Prop_lut6_I5_O)        0.328     1.452 r  SP0/i__carry_i_12/O
                         net (fo=2, routed)           0.394     1.846    SP0/i__carry_i_12_n_0
    SLICE_X5Y44          LUT5 (Prop_lut5_I3_O)        0.118     1.964 r  SP0/i__carry__0_i_3/O
                         net (fo=2, routed)           0.170     2.134    SP0/i__carry__0_i_3_n_0
    SLICE_X5Y44          LUT6 (Prop_lut6_I2_O)        0.326     2.460 r  SP0/i__carry__0_i_1/O
                         net (fo=1, routed)           0.605     3.065    VGA0/location_rep[8]_i_5_0[0]
    SLICE_X4Y45          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.379     3.444 r  VGA0/leqOp_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.583     4.027    VGA0/leqOp11_in
    SLICE_X3Y45          LUT6 (Prop_lut6_I1_O)        0.373     4.400 f  VGA0/location_rep[8]_i_5/O
                         net (fo=3, routed)           0.305     4.705    VGA0/location_rep[8]_i_5_n_0
    SLICE_X1Y45          LUT6 (Prop_lut6_I2_O)        0.124     4.829 r  VGA0/location_rep[8]_i_1/O
                         net (fo=18, routed)          0.800     5.629    VGA0/location_rep[8]_i_1_n_0
    SLICE_X2Y48          FDCE                                         r  VGA0/location_reg_rep[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.520    38.525    VGA0/CLK
    SLICE_X2Y48          FDCE                                         r  VGA0/location_reg_rep[0]/C
                         clock pessimism              0.564    39.088    
                         clock uncertainty           -0.098    38.991    
    SLICE_X2Y48          FDCE (Setup_fdce_C_CE)      -0.169    38.822    VGA0/location_reg_rep[0]
  -------------------------------------------------------------------
                         required time                         38.822    
                         arrival time                          -5.629    
  -------------------------------------------------------------------
                         slack                                 33.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 VGA0/location_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/location_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.355ns (67.138%)  route 0.174ns (32.862%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.596    -0.585    VGA0/CLK
    SLICE_X0Y49          FDCE                                         r  VGA0/location_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDCE (Prop_fdce_C_Q)         0.141    -0.444 r  VGA0/location_reg[7]/Q
                         net (fo=2, routed)           0.173    -0.271    VGA0/location_reg[7]
    SLICE_X0Y49          LUT2 (Prop_lut2_I0_O)        0.045    -0.226 r  VGA0/location[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.226    VGA0/location[4]_i_2_n_0
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115    -0.111 r  VGA0/location_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.111    VGA0/location_reg[4]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.057 r  VGA0/location_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.057    VGA0/location_reg[8]_i_1_n_7
    SLICE_X0Y50          FDCE                                         r  VGA0/location_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.864    -0.825    VGA0/CLK
    SLICE_X0Y50          FDCE                                         r  VGA0/location_reg[8]/C
                         clock pessimism              0.508    -0.316    
    SLICE_X0Y50          FDCE (Hold_fdce_C_D)         0.105    -0.211    VGA0/location_reg[8]
  -------------------------------------------------------------------
                         required time                          0.211    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 SP0/tmp_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/new_h_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.158%)  route 0.135ns (48.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.594    -0.587    SP0/CLK
    SLICE_X5Y47          FDCE                                         r  SP0/tmp_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  SP0/tmp_h_reg[9]/Q
                         net (fo=4, routed)           0.135    -0.312    SP0/tmp_h_reg[9]
    SLICE_X7Y46          FDCE                                         r  SP0/new_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.864    -0.826    SP0/CLK
    SLICE_X7Y46          FDCE                                         r  SP0/new_h_reg[9]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X7Y46          FDCE (Hold_fdce_C_D)         0.075    -0.497    SP0/new_h_reg[9]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 SP0/new_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.141ns (50.492%)  route 0.138ns (49.508%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.594    -0.587    SP0/CLK
    SLICE_X4Y47          FDCE                                         r  SP0/new_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  SP0/new_h_reg[8]/Q
                         net (fo=4, routed)           0.138    -0.308    SP0/new_h[8]
    SLICE_X5Y49          FDCE                                         r  SP0/hsprite_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.865    -0.825    SP0/CLK
    SLICE_X5Y49          FDCE                                         r  SP0/hsprite_reg[8]_C/C
                         clock pessimism              0.253    -0.571    
    SLICE_X5Y49          FDCE (Hold_fdce_C_D)         0.070    -0.501    SP0/hsprite_reg[8]_C
  -------------------------------------------------------------------
                         required time                          0.501    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 SP0/tmp_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/new_h_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.593    -0.588    SP0/CLK
    SLICE_X5Y45          FDCE                                         r  SP0/tmp_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  SP0/tmp_h_reg[1]/Q
                         net (fo=3, routed)           0.122    -0.325    SP0/tmp_h_reg[1]
    SLICE_X4Y45          FDCE                                         r  SP0/new_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.864    -0.826    SP0/CLK
    SLICE_X4Y45          FDCE                                         r  SP0/new_h_reg[1]/C
                         clock pessimism              0.250    -0.575    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.055    -0.520    SP0/new_h_reg[1]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 SP0/new_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[5]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.598%)  route 0.182ns (56.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.593    -0.588    SP0/CLK
    SLICE_X7Y46          FDCE                                         r  SP0/new_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  SP0/new_h_reg[5]/Q
                         net (fo=4, routed)           0.182    -0.265    SP0/new_h[5]
    SLICE_X3Y46          FDCE                                         r  SP0/hsprite_reg[5]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.866    -0.824    SP0/CLK
    SLICE_X3Y46          FDCE                                         r  SP0/hsprite_reg[5]_C/C
                         clock pessimism              0.274    -0.549    
    SLICE_X3Y46          FDCE (Hold_fdce_C_D)         0.070    -0.479    SP0/hsprite_reg[5]_C
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.474%)  route 0.155ns (45.526%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.595    -0.586    VGA0/CLK
    SLICE_X1Y43          FDCE                                         r  VGA0/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  VGA0/vcount_reg[0]/Q
                         net (fo=15, routed)          0.155    -0.290    VGA0/vcount_reg[0]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.045    -0.245 r  VGA0/vcount[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.245    VGA0/p_0_in__0[1]
    SLICE_X0Y43          FDCE                                         r  VGA0/vcount_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.866    -0.824    VGA0/CLK
    SLICE_X0Y43          FDCE                                         r  VGA0/vcount_reg[1]/C
                         clock pessimism              0.250    -0.573    
    SLICE_X0Y43          FDCE (Hold_fdce_C_D)         0.092    -0.481    VGA0/vcount_reg[1]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.634%)  route 0.154ns (45.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.595    -0.586    VGA0/CLK
    SLICE_X1Y43          FDCE                                         r  VGA0/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  VGA0/vcount_reg[0]/Q
                         net (fo=15, routed)          0.154    -0.291    VGA0/vcount_reg[0]
    SLICE_X0Y43          LUT6 (Prop_lut6_I3_O)        0.045    -0.246 r  VGA0/vcount[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.246    VGA0/p_0_in__0[3]
    SLICE_X0Y43          FDCE                                         r  VGA0/vcount_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.866    -0.824    VGA0/CLK
    SLICE_X0Y43          FDCE                                         r  VGA0/vcount_reg[3]/C
                         clock pessimism              0.250    -0.573    
    SLICE_X0Y43          FDCE (Hold_fdce_C_D)         0.091    -0.482    VGA0/vcount_reg[3]
  -------------------------------------------------------------------
                         required time                          0.482    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 SP0/tmp_h_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/new_h_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.418%)  route 0.184ns (56.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.593    -0.588    SP0/CLK
    SLICE_X5Y45          FDPE                                         r  SP0/tmp_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y45          FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  SP0/tmp_h_reg[4]/Q
                         net (fo=4, routed)           0.184    -0.264    SP0/tmp_h_reg[4]
    SLICE_X7Y46          FDPE                                         r  SP0/new_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.864    -0.826    SP0/CLK
    SLICE_X7Y46          FDPE                                         r  SP0/new_h_reg[4]/C
                         clock pessimism              0.253    -0.572    
    SLICE_X7Y46          FDPE (Hold_fdpe_C_D)         0.066    -0.506    SP0/new_h_reg[4]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 VGA0/vcount_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA0/vcount_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.745%)  route 0.167ns (47.255%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.595    -0.586    VGA0/CLK
    SLICE_X0Y43          FDCE                                         r  VGA0/vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y43          FDCE (Prop_fdce_C_Q)         0.141    -0.445 r  VGA0/vcount_reg[1]/Q
                         net (fo=14, routed)          0.167    -0.279    VGA0/vcount_reg[1]
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.045    -0.234 r  VGA0/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    VGA0/vcount[5]_i_1_n_0
    SLICE_X1Y42          FDCE                                         r  VGA0/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.865    -0.825    VGA0/CLK
    SLICE_X1Y42          FDCE                                         r  VGA0/vcount_reg[5]/C
                         clock pessimism              0.253    -0.571    
    SLICE_X1Y42          FDCE (Hold_fdce_C_D)         0.092    -0.479    VGA0/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 SP0/new_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_25_Prescaler25
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.128ns (46.868%)  route 0.145ns (53.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.593    -0.588    SP0/CLK
    SLICE_X7Y46          FDCE                                         r  SP0/new_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  SP0/new_h_reg[9]/Q
                         net (fo=4, routed)           0.145    -0.315    SP0/new_h[9]
    SLICE_X6Y47          FDPE                                         r  SP0/hsprite_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.865    -0.825    SP0/CLK
    SLICE_X6Y47          FDPE                                         r  SP0/hsprite_reg[9]_P/C
                         clock pessimism              0.253    -0.571    
    SLICE_X6Y47          FDPE (Hold_fdpe_C_D)         0.005    -0.566    SP0/hsprite_reg[9]_P
  -------------------------------------------------------------------
                         required time                          0.566    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25_Prescaler25
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { Pre0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    Pre0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X4Y46      SP0/control_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y44      SP0/hsprite_reg[3]_C/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X8Y45      SP0/hsprite_reg[3]_P/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X10Y44     SP0/hsprite_reg[4]_C/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X7Y44      SP0/hsprite_reg[4]_P/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X3Y46      SP0/hsprite_reg[5]_C/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X6Y46      SP0/hsprite_reg[5]_P/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X6Y45      SP0/hsprite_reg[6]_C/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y46      SP0/control_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     SP0/hsprite_reg[4]_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X7Y44      SP0/hsprite_reg[4]_P/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y46      SP0/hsprite_reg[5]_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X6Y46      SP0/hsprite_reg[5]_P/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y45      SP0/hsprite_reg[6]_C/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X6Y43      SP0/hsprite_reg[6]_P/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X4Y49      SP0/hsprite_reg[8]_P/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X7Y45      SP0/hsprite_reg[9]_C/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X6Y47      SP0/hsprite_reg[9]_P/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y46      SP0/control_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y44      SP0/hsprite_reg[3]_C/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X8Y45      SP0/hsprite_reg[3]_P/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y44     SP0/hsprite_reg[4]_C/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X7Y44      SP0/hsprite_reg[4]_P/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X3Y46      SP0/hsprite_reg[5]_C/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X6Y46      SP0/hsprite_reg[5]_P/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X6Y45      SP0/hsprite_reg[6]_C/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X6Y43      SP0/hsprite_reg[6]_P/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X4Y49      SP0/hsprite_reg[8]_P/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Prescaler25
  To Clock:  clkfbout_Prescaler25

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Prescaler25
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Pre0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    Pre0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  Pre0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_25_Prescaler25
  To Clock:  clk_25_Prescaler25

Setup :            0  Failing Endpoints,  Worst Slack       36.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.539ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.899ns  (required time - arrival time)
  Source:                 SP0/new_h_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[7]_C/CLR
                            (recovery check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        2.360ns  (logic 0.608ns (25.759%)  route 1.752ns (74.241%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.635    -0.877    SP0/CLK
    SLICE_X4Y45          FDPE                                         r  SP0/new_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.456    -0.421 r  SP0/new_h_reg[7]/Q
                         net (fo=4, routed)           0.970     0.550    SP0/new_h[7]
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.152     0.702 f  SP0/hsprite_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.782     1.484    SP0/hsprite_reg[7]_LDC_i_2_n_0
    SLICE_X3Y43          FDCE                                         f  SP0/hsprite_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.519    38.524    SP0/CLK
    SLICE_X3Y43          FDCE                                         r  SP0/hsprite_reg[7]_C/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X3Y43          FDCE (Recov_fdce_C_CLR)     -0.607    38.383    SP0/hsprite_reg[7]_C
  -------------------------------------------------------------------
                         required time                         38.383    
                         arrival time                          -1.484    
  -------------------------------------------------------------------
                         slack                                 36.899    

Slack (MET) :             36.949ns  (required time - arrival time)
  Source:                 SP0/new_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[1]_C/CLR
                            (recovery check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        2.513ns  (logic 0.580ns (23.082%)  route 1.933ns (76.918%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.635    -0.877    SP0/CLK
    SLICE_X4Y45          FDCE                                         r  SP0/new_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  SP0/new_h_reg[1]/Q
                         net (fo=4, routed)           1.299     0.878    SP0/new_h[1]
    SLICE_X3Y44          LUT2 (Prop_lut2_I1_O)        0.124     1.002 f  SP0/hsprite_reg[1]_LDC_i_2/O
                         net (fo=2, routed)           0.634     1.636    SP0/hsprite_reg[1]_LDC_i_2_n_0
    SLICE_X3Y44          FDCE                                         f  SP0/hsprite_reg[1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.519    38.524    SP0/CLK
    SLICE_X3Y44          FDCE                                         r  SP0/hsprite_reg[1]_C/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X3Y44          FDCE (Recov_fdce_C_CLR)     -0.405    38.585    SP0/hsprite_reg[1]_C
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                          -1.636    
  -------------------------------------------------------------------
                         slack                                 36.949    

Slack (MET) :             37.201ns  (required time - arrival time)
  Source:                 SP0/new_h_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        2.277ns  (logic 0.580ns (25.470%)  route 1.697ns (74.530%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.635    -0.877    SP0/CLK
    SLICE_X4Y45          FDCE                                         r  SP0/new_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  SP0/new_h_reg[3]/Q
                         net (fo=4, routed)           1.056     0.636    SP0/new_h[3]
    SLICE_X8Y44          LUT2 (Prop_lut2_I1_O)        0.124     0.760 f  SP0/hsprite_reg[3]_LDC_i_2/O
                         net (fo=2, routed)           0.641     1.401    SP0/hsprite_reg[3]_LDC_i_2_n_0
    SLICE_X8Y44          FDCE                                         f  SP0/hsprite_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.450    38.455    SP0/CLK
    SLICE_X8Y44          FDCE                                         r  SP0/hsprite_reg[3]_C/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.098    38.921    
    SLICE_X8Y44          FDCE (Recov_fdce_C_CLR)     -0.319    38.602    SP0/hsprite_reg[3]_C
  -------------------------------------------------------------------
                         required time                         38.602    
                         arrival time                          -1.401    
  -------------------------------------------------------------------
                         slack                                 37.201    

Slack (MET) :             37.310ns  (required time - arrival time)
  Source:                 SP0/new_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[5]_C/CLR
                            (recovery check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 0.580ns (26.964%)  route 1.571ns (73.036%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 38.524 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.635    -0.877    SP0/CLK
    SLICE_X7Y46          FDCE                                         r  SP0/new_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  SP0/new_h_reg[5]/Q
                         net (fo=4, routed)           0.914     0.494    SP0/new_h[5]
    SLICE_X6Y46          LUT2 (Prop_lut2_I1_O)        0.124     0.618 f  SP0/hsprite_reg[5]_LDC_i_2/O
                         net (fo=2, routed)           0.657     1.275    SP0/hsprite_reg[5]_LDC_i_2_n_0
    SLICE_X3Y46          FDCE                                         f  SP0/hsprite_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.519    38.524    SP0/CLK
    SLICE_X3Y46          FDCE                                         r  SP0/hsprite_reg[5]_C/C
                         clock pessimism              0.564    39.087    
                         clock uncertainty           -0.098    38.990    
    SLICE_X3Y46          FDCE (Recov_fdce_C_CLR)     -0.405    38.585    SP0/hsprite_reg[5]_C
  -------------------------------------------------------------------
                         required time                         38.585    
                         arrival time                          -1.275    
  -------------------------------------------------------------------
                         slack                                 37.310    

Slack (MET) :             37.468ns  (required time - arrival time)
  Source:                 SP0/new_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[8]_C/CLR
                            (recovery check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        2.005ns  (logic 0.580ns (28.934%)  route 1.425ns (71.066%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 38.523 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.636    -0.876    SP0/CLK
    SLICE_X4Y47          FDCE                                         r  SP0/new_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.456    -0.420 r  SP0/new_h_reg[8]/Q
                         net (fo=4, routed)           0.834     0.414    SP0/new_h[8]
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.124     0.538 f  SP0/hsprite_reg[8]_LDC_i_2/O
                         net (fo=2, routed)           0.591     1.129    SP0/hsprite_reg[8]_LDC_i_2_n_0
    SLICE_X5Y49          FDCE                                         f  SP0/hsprite_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.518    38.523    SP0/CLK
    SLICE_X5Y49          FDCE                                         r  SP0/hsprite_reg[8]_C/C
                         clock pessimism              0.577    39.099    
                         clock uncertainty           -0.098    39.002    
    SLICE_X5Y49          FDCE (Recov_fdce_C_CLR)     -0.405    38.597    SP0/hsprite_reg[8]_C
  -------------------------------------------------------------------
                         required time                         38.597    
                         arrival time                          -1.129    
  -------------------------------------------------------------------
                         slack                                 37.468    

Slack (MET) :             37.599ns  (required time - arrival time)
  Source:                 SP0/new_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[6]_C/CLR
                            (recovery check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        1.959ns  (logic 0.580ns (29.605%)  route 1.379ns (70.395%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.635    -0.877    SP0/CLK
    SLICE_X7Y46          FDCE                                         r  SP0/new_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.456    -0.421 r  SP0/new_h_reg[6]/Q
                         net (fo=4, routed)           0.840     0.419    SP0/new_h[6]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.124     0.543 f  SP0/hsprite_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.539     1.083    SP0/hsprite_reg[6]_LDC_i_2_n_0
    SLICE_X6Y45          FDCE                                         f  SP0/hsprite_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.517    38.522    SP0/CLK
    SLICE_X6Y45          FDCE                                         r  SP0/hsprite_reg[6]_C/C
                         clock pessimism              0.577    39.098    
                         clock uncertainty           -0.098    39.001    
    SLICE_X6Y45          FDCE (Recov_fdce_C_CLR)     -0.319    38.682    SP0/hsprite_reg[6]_C
  -------------------------------------------------------------------
                         required time                         38.682    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                 37.599    

Slack (MET) :             37.630ns  (required time - arrival time)
  Source:                 SP0/new_h_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.580ns (32.100%)  route 1.227ns (67.900%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.545ns = ( 38.455 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.635    -0.877    SP0/CLK
    SLICE_X4Y45          FDCE                                         r  SP0/new_h_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.456    -0.421 f  SP0/new_h_reg[3]/Q
                         net (fo=4, routed)           0.686     0.265    SP0/new_h[3]
    SLICE_X8Y45          LUT2 (Prop_lut2_I1_O)        0.124     0.389 f  SP0/hsprite_reg[3]_LDC_i_1/O
                         net (fo=2, routed)           0.541     0.930    SP0/hsprite_reg[3]_LDC_i_1_n_0
    SLICE_X8Y45          FDPE                                         f  SP0/hsprite_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.450    38.455    SP0/CLK
    SLICE_X8Y45          FDPE                                         r  SP0/hsprite_reg[3]_P/C
                         clock pessimism              0.564    39.018    
                         clock uncertainty           -0.098    38.921    
    SLICE_X8Y45          FDPE (Recov_fdpe_C_PRE)     -0.361    38.560    SP0/hsprite_reg[3]_P
  -------------------------------------------------------------------
                         required time                         38.560    
                         arrival time                          -0.930    
  -------------------------------------------------------------------
                         slack                                 37.630    

Slack (MET) :             37.667ns  (required time - arrival time)
  Source:                 SP0/new_h_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        1.852ns  (logic 0.580ns (31.324%)  route 1.272ns (68.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.635    -0.877    SP0/CLK
    SLICE_X7Y46          FDPE                                         r  SP0/new_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDPE (Prop_fdpe_C_Q)         0.456    -0.421 f  SP0/new_h_reg[4]/Q
                         net (fo=4, routed)           0.700     0.280    SP0/new_h[4]
    SLICE_X9Y44          LUT2 (Prop_lut2_I1_O)        0.124     0.404 f  SP0/hsprite_reg[4]_LDC_i_1/O
                         net (fo=2, routed)           0.571     0.975    SP0/hsprite_reg[4]_LDC_i_1_n_0
    SLICE_X7Y44          FDPE                                         f  SP0/hsprite_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.517    38.522    SP0/CLK
    SLICE_X7Y44          FDPE                                         r  SP0/hsprite_reg[4]_P/C
                         clock pessimism              0.577    39.098    
                         clock uncertainty           -0.098    39.001    
    SLICE_X7Y44          FDPE (Recov_fdpe_C_PRE)     -0.359    38.642    SP0/hsprite_reg[4]_P
  -------------------------------------------------------------------
                         required time                         38.642    
                         arrival time                          -0.975    
  -------------------------------------------------------------------
                         slack                                 37.667    

Slack (MET) :             37.683ns  (required time - arrival time)
  Source:                 SP0/new_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.580ns (31.627%)  route 1.254ns (68.373%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.635    -0.877    SP0/CLK
    SLICE_X7Y46          FDCE                                         r  SP0/new_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.456    -0.421 f  SP0/new_h_reg[6]/Q
                         net (fo=4, routed)           0.683     0.262    SP0/new_h[6]
    SLICE_X9Y43          LUT2 (Prop_lut2_I1_O)        0.124     0.386 f  SP0/hsprite_reg[6]_LDC_i_1/O
                         net (fo=2, routed)           0.571     0.957    SP0/hsprite_reg[6]_LDC_i_1_n_0
    SLICE_X6Y43          FDPE                                         f  SP0/hsprite_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.517    38.522    SP0/CLK
    SLICE_X6Y43          FDPE                                         r  SP0/hsprite_reg[6]_P/C
                         clock pessimism              0.577    39.098    
                         clock uncertainty           -0.098    39.001    
    SLICE_X6Y43          FDPE (Recov_fdpe_C_PRE)     -0.361    38.640    SP0/hsprite_reg[6]_P
  -------------------------------------------------------------------
                         required time                         38.640    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                 37.683    

Slack (MET) :             37.742ns  (required time - arrival time)
  Source:                 SP0/new_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[5]_P/PRE
                            (recovery check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_25_Prescaler25 rise@40.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.580ns (32.638%)  route 1.197ns (67.362%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.580ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.635    -0.877    SP0/CLK
    SLICE_X7Y46          FDCE                                         r  SP0/new_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.456    -0.421 f  SP0/new_h_reg[5]/Q
                         net (fo=4, routed)           0.658     0.238    SP0/new_h[5]
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.124     0.362 f  SP0/hsprite_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.539     0.901    SP0/hsprite_reg[5]_LDC_i_1_n_0
    SLICE_X6Y46          FDPE                                         f  SP0/hsprite_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          1.517    38.522    SP0/CLK
    SLICE_X6Y46          FDPE                                         r  SP0/hsprite_reg[5]_P/C
                         clock pessimism              0.580    39.101    
                         clock uncertainty           -0.098    39.004    
    SLICE_X6Y46          FDPE (Recov_fdpe_C_PRE)     -0.361    38.643    SP0/hsprite_reg[5]_P
  -------------------------------------------------------------------
                         required time                         38.643    
                         arrival time                          -0.901    
  -------------------------------------------------------------------
                         slack                                 37.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.539ns  (arrival time - required time)
  Source:                 SP0/new_h_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[1]_P/PRE
                            (removal check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.186ns (36.710%)  route 0.321ns (63.290%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.593    -0.588    SP0/CLK
    SLICE_X4Y45          FDCE                                         r  SP0/new_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  SP0/new_h_reg[1]/Q
                         net (fo=4, routed)           0.131    -0.317    SP0/new_h[1]
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.045    -0.272 f  SP0/hsprite_reg[1]_LDC_i_1/O
                         net (fo=2, routed)           0.190    -0.082    SP0/hsprite_reg[1]_LDC_i_1_n_0
    SLICE_X2Y43          FDPE                                         f  SP0/hsprite_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.866    -0.824    SP0/CLK
    SLICE_X2Y43          FDPE                                         r  SP0/hsprite_reg[1]_P/C
                         clock pessimism              0.274    -0.549    
    SLICE_X2Y43          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.620    SP0/hsprite_reg[1]_P
  -------------------------------------------------------------------
                         required time                          0.620    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.539    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 SP0/new_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[9]_P/PRE
                            (removal check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.227ns (40.554%)  route 0.333ns (59.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.593    -0.588    SP0/CLK
    SLICE_X7Y46          FDCE                                         r  SP0/new_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.128    -0.460 f  SP0/new_h_reg[9]/Q
                         net (fo=4, routed)           0.151    -0.309    SP0/new_h[9]
    SLICE_X7Y47          LUT2 (Prop_lut2_I1_O)        0.099    -0.210 f  SP0/hsprite_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.181    -0.029    SP0/hsprite_reg[9]_LDC_i_1_n_0
    SLICE_X6Y47          FDPE                                         f  SP0/hsprite_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.865    -0.825    SP0/CLK
    SLICE_X6Y47          FDPE                                         r  SP0/hsprite_reg[9]_P/C
                         clock pessimism              0.253    -0.571    
    SLICE_X6Y47          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.642    SP0/hsprite_reg[9]_P
  -------------------------------------------------------------------
                         required time                          0.642    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.627ns  (arrival time - required time)
  Source:                 SP0/new_h_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[7]_P/PRE
                            (removal check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.548ns  (logic 0.186ns (33.924%)  route 0.362ns (66.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.593    -0.588    SP0/CLK
    SLICE_X4Y45          FDPE                                         r  SP0/new_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDPE (Prop_fdpe_C_Q)         0.141    -0.447 f  SP0/new_h_reg[7]/Q
                         net (fo=4, routed)           0.167    -0.280    SP0/new_h[7]
    SLICE_X4Y43          LUT2 (Prop_lut2_I1_O)        0.045    -0.235 f  SP0/hsprite_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.195    -0.040    SP0/hsprite_reg[7]_LDC_i_1_n_0
    SLICE_X4Y43          FDPE                                         f  SP0/hsprite_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.864    -0.826    SP0/CLK
    SLICE_X4Y43          FDPE                                         r  SP0/hsprite_reg[7]_P/C
                         clock pessimism              0.253    -0.572    
    SLICE_X4Y43          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.667    SP0/hsprite_reg[7]_P
  -------------------------------------------------------------------
                         required time                          0.667    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.627    

Slack (MET) :             0.643ns  (arrival time - required time)
  Source:                 SP0/new_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[9]_C/CLR
                            (removal check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.227ns (40.000%)  route 0.340ns (60.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.593    -0.588    SP0/CLK
    SLICE_X7Y46          FDCE                                         r  SP0/new_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.128    -0.460 r  SP0/new_h_reg[9]/Q
                         net (fo=4, routed)           0.150    -0.310    SP0/new_h[9]
    SLICE_X7Y47          LUT2 (Prop_lut2_I1_O)        0.099    -0.211 f  SP0/hsprite_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.190    -0.021    SP0/hsprite_reg[9]_LDC_i_2_n_0
    SLICE_X7Y45          FDCE                                         f  SP0/hsprite_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.864    -0.826    SP0/CLK
    SLICE_X7Y45          FDCE                                         r  SP0/hsprite_reg[9]_C/C
                         clock pessimism              0.253    -0.572    
    SLICE_X7Y45          FDCE (Remov_fdce_C_CLR)     -0.092    -0.664    SP0/hsprite_reg[9]_C
  -------------------------------------------------------------------
                         required time                          0.664    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.659ns  (arrival time - required time)
  Source:                 SP0/new_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[5]_P/PRE
                            (removal check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.186ns (30.944%)  route 0.415ns (69.056%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.593    -0.588    SP0/CLK
    SLICE_X7Y46          FDCE                                         r  SP0/new_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  SP0/new_h_reg[5]/Q
                         net (fo=4, routed)           0.231    -0.216    SP0/new_h[5]
    SLICE_X7Y46          LUT2 (Prop_lut2_I1_O)        0.045    -0.171 f  SP0/hsprite_reg[5]_LDC_i_1/O
                         net (fo=2, routed)           0.184     0.013    SP0/hsprite_reg[5]_LDC_i_1_n_0
    SLICE_X6Y46          FDPE                                         f  SP0/hsprite_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.864    -0.826    SP0/CLK
    SLICE_X6Y46          FDPE                                         r  SP0/hsprite_reg[5]_P/C
                         clock pessimism              0.250    -0.575    
    SLICE_X6Y46          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.646    SP0/hsprite_reg[5]_P
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.659    

Slack (MET) :             0.674ns  (arrival time - required time)
  Source:                 SP0/new_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[2]_P/PRE
                            (removal check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.186ns (30.101%)  route 0.432ns (69.899%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.593    -0.588    SP0/CLK
    SLICE_X7Y46          FDCE                                         r  SP0/new_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.447 f  SP0/new_h_reg[2]/Q
                         net (fo=4, routed)           0.253    -0.195    SP0/new_h[2]
    SLICE_X6Y42          LUT2 (Prop_lut2_I1_O)        0.045    -0.150 f  SP0/hsprite_reg[2]_LDC_i_1/O
                         net (fo=2, routed)           0.179     0.030    SP0/hsprite_reg[2]_LDC_i_1_n_0
    SLICE_X6Y42          FDPE                                         f  SP0/hsprite_reg[2]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.863    -0.827    SP0/CLK
    SLICE_X6Y42          FDPE                                         r  SP0/hsprite_reg[2]_P/C
                         clock pessimism              0.253    -0.573    
    SLICE_X6Y42          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.644    SP0/hsprite_reg[2]_P
  -------------------------------------------------------------------
                         required time                          0.644    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.674    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 SP0/new_h_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[4]_C/CLR
                            (removal check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.186ns (29.289%)  route 0.449ns (70.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.593    -0.588    SP0/CLK
    SLICE_X7Y46          FDPE                                         r  SP0/new_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDPE (Prop_fdpe_C_Q)         0.141    -0.447 r  SP0/new_h_reg[4]/Q
                         net (fo=4, routed)           0.318    -0.129    SP0/new_h[4]
    SLICE_X9Y44          LUT2 (Prop_lut2_I1_O)        0.045    -0.084 f  SP0/hsprite_reg[4]_LDC_i_2/O
                         net (fo=2, routed)           0.131     0.047    SP0/hsprite_reg[4]_LDC_i_2_n_0
    SLICE_X10Y44         FDCE                                         f  SP0/hsprite_reg[4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.836    -0.854    SP0/CLK
    SLICE_X10Y44         FDCE                                         r  SP0/hsprite_reg[4]_C/C
                         clock pessimism              0.274    -0.579    
    SLICE_X10Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.646    SP0/hsprite_reg[4]_C
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.047    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 SP0/new_h_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[8]_P/PRE
                            (removal check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.617ns  (logic 0.186ns (30.127%)  route 0.431ns (69.873%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.594    -0.587    SP0/CLK
    SLICE_X4Y47          FDCE                                         r  SP0/new_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDCE (Prop_fdce_C_Q)         0.141    -0.446 f  SP0/new_h_reg[8]/Q
                         net (fo=4, routed)           0.180    -0.266    SP0/new_h[8]
    SLICE_X4Y49          LUT2 (Prop_lut2_I1_O)        0.045    -0.221 f  SP0/hsprite_reg[8]_LDC_i_1/O
                         net (fo=2, routed)           0.251     0.030    SP0/hsprite_reg[8]_LDC_i_1_n_0
    SLICE_X4Y49          FDPE                                         f  SP0/hsprite_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.865    -0.825    SP0/CLK
    SLICE_X4Y49          FDPE                                         r  SP0/hsprite_reg[8]_P/C
                         clock pessimism              0.253    -0.571    
    SLICE_X4Y49          FDPE (Remov_fdpe_C_PRE)     -0.095    -0.666    SP0/hsprite_reg[8]_P
  -------------------------------------------------------------------
                         required time                          0.666    
                         arrival time                           0.030    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 SP0/new_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[6]_C/CLR
                            (removal check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.186ns (28.653%)  route 0.463ns (71.347%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.593    -0.588    SP0/CLK
    SLICE_X7Y46          FDCE                                         r  SP0/new_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  SP0/new_h_reg[6]/Q
                         net (fo=4, routed)           0.277    -0.170    SP0/new_h[6]
    SLICE_X6Y44          LUT2 (Prop_lut2_I1_O)        0.045    -0.125 f  SP0/hsprite_reg[6]_LDC_i_2/O
                         net (fo=2, routed)           0.186     0.061    SP0/hsprite_reg[6]_LDC_i_2_n_0
    SLICE_X6Y45          FDCE                                         f  SP0/hsprite_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.864    -0.826    SP0/CLK
    SLICE_X6Y45          FDCE                                         r  SP0/hsprite_reg[6]_C/C
                         clock pessimism              0.253    -0.572    
    SLICE_X6Y45          FDCE (Remov_fdce_C_CLR)     -0.067    -0.639    SP0/hsprite_reg[6]_C
  -------------------------------------------------------------------
                         required time                          0.639    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.702ns  (arrival time - required time)
  Source:                 SP0/new_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SP0/hsprite_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_25_Prescaler25  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25_Prescaler25 rise@0.000ns - clk_25_Prescaler25 rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.186ns (28.631%)  route 0.464ns (71.369%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.593    -0.588    SP0/CLK
    SLICE_X7Y46          FDCE                                         r  SP0/new_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y46          FDCE (Prop_fdce_C_Q)         0.141    -0.447 r  SP0/new_h_reg[2]/Q
                         net (fo=4, routed)           0.251    -0.197    SP0/new_h[2]
    SLICE_X6Y42          LUT2 (Prop_lut2_I1_O)        0.045    -0.152 f  SP0/hsprite_reg[2]_LDC_i_2/O
                         net (fo=2, routed)           0.213     0.061    SP0/hsprite_reg[2]_LDC_i_2_n_0
    SLICE_X6Y41          FDCE                                         f  SP0/hsprite_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_25_Prescaler25 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    Pre0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  Pre0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    Pre0/inst/clk_in1_Prescaler25
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  Pre0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    Pre0/inst/clk_25_Prescaler25
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  Pre0/inst/clkout1_buf/O
                         net (fo=83, routed)          0.863    -0.827    SP0/CLK
    SLICE_X6Y41          FDCE                                         r  SP0/hsprite_reg[2]_C/C
                         clock pessimism              0.253    -0.573    
    SLICE_X6Y41          FDCE (Remov_fdce_C_CLR)     -0.067    -0.640    SP0/hsprite_reg[2]_C
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                           0.061    
  -------------------------------------------------------------------
                         slack                                  0.702    





