cpu-bind=MASK - fpga-0011, task  0  0 [8887]: mask 0xffffffffff set
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
fpga-0011
fpga-0012
fpga-0013
fpga-0014
fpga-0015
Generated connections
FPGALINK0=fpga-0011:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK1=fpga-0011:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK2=fpga-0011:acl1:ch0-fpga-0012:acl1:ch1
FPGALINK3=fpga-0011:acl1:ch2-fpga-0012:acl1:ch3
FPGALINK4=fpga-0012:acl0:ch0-fpga-0014:acl0:ch1
FPGALINK5=fpga-0012:acl0:ch2-fpga-0014:acl0:ch3
FPGALINK6=fpga-0012:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK7=fpga-0012:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK8=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK9=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK10=fpga-0013:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK11=fpga-0013:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK12=fpga-0014:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK13=fpga-0014:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK14=fpga-0014:acl1:ch0-fpga-0013:acl1:ch1
FPGALINK15=fpga-0014:acl1:ch2-fpga-0013:acl1:ch3
FPGALINK16=fpga-0015:acl0:ch0-fpga-0015:acl0:ch1
FPGALINK17=fpga-0015:acl0:ch2-fpga-0015:acl0:ch3
Topology configuration request accepted after 7.90560412407s
	>>>> The module 'intel/19.0.4' is deprecated and will be removed from the system
	>>>> on Dec 2021. Try ml spider intel to find newer releases
srun: using explicit links
cpu-bind=MASK - fpga-0013, task  4  0 [9211]: mask 0xfffff set
cpu-bind=MASK - fpga-0015, task  8  0 [8313]: mask 0xffffffffff set
cpu-bind=MASK - fpga-0014, task  6  0 [9220]: mask 0xfffff set
cpu-bind=MASK - fpga-0012, task  2  0 [9307]: mask 0xfffff set
cpu-bind=MASK - fpga-0011, task  0  0 [8967]: mask 0xfffff set
cpu-bind=MASK - fpga-0013, task  5  1 [9212]: mask 0xfffff set
cpu-bind=MASK - fpga-0014, task  7  1 [9221]: mask 0xfffff set
cpu-bind=MASK - fpga-0012, task  3  1 [9308]: mask 0xfffff set
cpu-bind=MASK - fpga-0011, task  1  1 [8968]: mask 0xfffff set
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Generated connections
Generated connections
FPGALINK0=fpga-0011:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK0=fpga-0011:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK1=fpga-0011:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK1=fpga-0011:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK2=fpga-0011:acl1:ch0-fpga-0012:acl1:ch1
FPGALINK2=fpga-0011:acl1:ch0-fpga-0012:acl1:ch1
FPGALINK3=fpga-0011:acl1:ch2-fpga-0012:acl1:ch3
FPGALINK3=fpga-0011:acl1:ch2-fpga-0012:acl1:ch3
FPGALINK4=fpga-0012:acl0:ch0-fpga-0014:acl0:ch1
FPGALINK4=fpga-0012:acl0:ch0-fpga-0014:acl0:ch1
FPGALINK5=fpga-0012:acl0:ch2-fpga-0014:acl0:ch3
FPGALINK5=fpga-0012:acl0:ch2-fpga-0014:acl0:ch3
FPGALINK6=fpga-0012:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK6=fpga-0012:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK7=fpga-0012:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK7=fpga-0012:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK8=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK8=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK9=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK9=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
Host list
fpga-0011
Summarizing most recent topology information and exporting FPGALINK variables:
fpga-0012
Host list
fpga-0013
Host list
fpga-0014
fpga-0011
fpga-0015
fpga-0011
Generated connections
fpga-0012
FPGALINK0=fpga-0011:acl0:ch0-fpga-0011:acl0:ch1
fpga-0012
FPGALINK1=fpga-0011:acl0:ch2-fpga-0011:acl0:ch3
fpga-0013
FPGALINK2=fpga-0011:acl1:ch0-fpga-0012:acl1:ch1
fpga-0013
FPGALINK3=fpga-0011:acl1:ch2-fpga-0012:acl1:ch3
fpga-0014
FPGALINK4=fpga-0012:acl0:ch0-fpga-0014:acl0:ch1
fpga-0014
FPGALINK5=fpga-0012:acl0:ch2-fpga-0014:acl0:ch3
fpga-0015
FPGALINK6=fpga-0012:acl1:ch0-fpga-0011:acl1:ch1
fpga-0015
FPGALINK7=fpga-0012:acl1:ch2-fpga-0011:acl1:ch3
Generated connections
FPGALINK8=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
Generated connections
FPGALINK0=fpga-0011:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK0=fpga-0011:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK1=fpga-0011:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK1=fpga-0011:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK2=fpga-0011:acl1:ch0-fpga-0012:acl1:ch1
FPGALINK2=fpga-0011:acl1:ch0-fpga-0012:acl1:ch1
FPGALINK3=fpga-0011:acl1:ch2-fpga-0012:acl1:ch3
FPGALINK3=fpga-0011:acl1:ch2-fpga-0012:acl1:ch3
FPGALINK4=fpga-0012:acl0:ch0-fpga-0014:acl0:ch1
FPGALINK4=fpga-0012:acl0:ch0-fpga-0014:acl0:ch1
FPGALINK5=fpga-0012:acl0:ch2-fpga-0014:acl0:ch3
FPGALINK5=fpga-0012:acl0:ch2-fpga-0014:acl0:ch3
FPGALINK6=fpga-0012:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK6=fpga-0012:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK7=fpga-0012:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK7=fpga-0012:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK8=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK8=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK10=fpga-0013:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK10=fpga-0013:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK9=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Generated connections
Generated connections
FPGALINK0=fpga-0011:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK0=fpga-0011:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK1=fpga-0011:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK1=fpga-0011:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK2=fpga-0011:acl1:ch0-fpga-0012:acl1:ch1
FPGALINK2=fpga-0011:acl1:ch0-fpga-0012:acl1:ch1
FPGALINK3=fpga-0011:acl1:ch2-fpga-0012:acl1:ch3
FPGALINK3=fpga-0011:acl1:ch2-fpga-0012:acl1:ch3
FPGALINK4=fpga-0012:acl0:ch0-fpga-0014:acl0:ch1
FPGALINK4=fpga-0012:acl0:ch0-fpga-0014:acl0:ch1
FPGALINK5=fpga-0012:acl0:ch2-fpga-0014:acl0:ch3
FPGALINK5=fpga-0012:acl0:ch2-fpga-0014:acl0:ch3
FPGALINK6=fpga-0012:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK6=fpga-0012:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK7=fpga-0012:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK7=fpga-0012:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK8=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK8=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK9=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK9=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK11=fpga-0013:acl1:ch2-fpga-0014:acl1:ch3
Summarizing most recent topology information and exporting FPGALINK variables:
Host list
Host list
fpga-0011
fpga-0011
fpga-0012
fpga-0012
fpga-0013
fpga-0013
fpga-0014
fpga-0014
fpga-0015
fpga-0015
Generated connections
Generated connections
FPGALINK0=fpga-0011:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK0=fpga-0011:acl0:ch0-fpga-0011:acl0:ch1
FPGALINK1=fpga-0011:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK1=fpga-0011:acl0:ch2-fpga-0011:acl0:ch3
FPGALINK2=fpga-0011:acl1:ch0-fpga-0012:acl1:ch1
FPGALINK2=fpga-0011:acl1:ch0-fpga-0012:acl1:ch1
FPGALINK3=fpga-0011:acl1:ch2-fpga-0012:acl1:ch3
FPGALINK3=fpga-0011:acl1:ch2-fpga-0012:acl1:ch3
FPGALINK4=fpga-0012:acl0:ch0-fpga-0014:acl0:ch1
FPGALINK4=fpga-0012:acl0:ch0-fpga-0014:acl0:ch1
FPGALINK5=fpga-0012:acl0:ch2-fpga-0014:acl0:ch3
FPGALINK5=fpga-0012:acl0:ch2-fpga-0014:acl0:ch3
FPGALINK6=fpga-0012:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK6=fpga-0012:acl1:ch0-fpga-0011:acl1:ch1
FPGALINK7=fpga-0012:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK7=fpga-0012:acl1:ch2-fpga-0011:acl1:ch3
FPGALINK8=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK8=fpga-0013:acl0:ch0-fpga-0013:acl0:ch1
FPGALINK11=fpga-0013:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK10=fpga-0013:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK9=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK9=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK9=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK10=fpga-0013:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK10=fpga-0013:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK9=fpga-0013:acl0:ch2-fpga-0013:acl0:ch3
FPGALINK12=fpga-0014:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK12=fpga-0014:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK11=fpga-0013:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK10=fpga-0013:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK10=fpga-0013:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK10=fpga-0013:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK11=fpga-0013:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK11=fpga-0013:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK10=fpga-0013:acl1:ch0-fpga-0014:acl1:ch1
FPGALINK13=fpga-0014:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK13=fpga-0014:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK12=fpga-0014:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK11=fpga-0013:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK11=fpga-0013:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK11=fpga-0013:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK12=fpga-0014:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK12=fpga-0014:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK11=fpga-0013:acl1:ch2-fpga-0014:acl1:ch3
FPGALINK14=fpga-0014:acl1:ch0-fpga-0013:acl1:ch1
FPGALINK14=fpga-0014:acl1:ch0-fpga-0013:acl1:ch1
FPGALINK13=fpga-0014:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK12=fpga-0014:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK12=fpga-0014:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK12=fpga-0014:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK13=fpga-0014:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK13=fpga-0014:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK12=fpga-0014:acl0:ch0-fpga-0012:acl0:ch1
FPGALINK15=fpga-0014:acl1:ch2-fpga-0013:acl1:ch3
FPGALINK15=fpga-0014:acl1:ch2-fpga-0013:acl1:ch3
FPGALINK14=fpga-0014:acl1:ch0-fpga-0013:acl1:ch1
FPGALINK13=fpga-0014:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK13=fpga-0014:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK14=fpga-0014:acl1:ch0-fpga-0013:acl1:ch1
FPGALINK13=fpga-0014:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK14=fpga-0014:acl1:ch0-fpga-0013:acl1:ch1
FPGALINK13=fpga-0014:acl0:ch2-fpga-0012:acl0:ch3
FPGALINK16=fpga-0015:acl0:ch0-fpga-0015:acl0:ch1
FPGALINK16=fpga-0015:acl0:ch0-fpga-0015:acl0:ch1
FPGALINK15=fpga-0014:acl1:ch2-fpga-0013:acl1:ch3
FPGALINK14=fpga-0014:acl1:ch0-fpga-0013:acl1:ch1
FPGALINK14=fpga-0014:acl1:ch0-fpga-0013:acl1:ch1
FPGALINK14=fpga-0014:acl1:ch0-fpga-0013:acl1:ch1
FPGALINK15=fpga-0014:acl1:ch2-fpga-0013:acl1:ch3
FPGALINK15=fpga-0014:acl1:ch2-fpga-0013:acl1:ch3
FPGALINK14=fpga-0014:acl1:ch0-fpga-0013:acl1:ch1
FPGALINK17=fpga-0015:acl0:ch2-fpga-0015:acl0:ch3
FPGALINK17=fpga-0015:acl0:ch2-fpga-0015:acl0:ch3
FPGALINK16=fpga-0015:acl0:ch0-fpga-0015:acl0:ch1
FPGALINK15=fpga-0014:acl1:ch2-fpga-0013:acl1:ch3
FPGALINK15=fpga-0014:acl1:ch2-fpga-0013:acl1:ch3
FPGALINK15=fpga-0014:acl1:ch2-fpga-0013:acl1:ch3
FPGALINK16=fpga-0015:acl0:ch0-fpga-0015:acl0:ch1
FPGALINK16=fpga-0015:acl0:ch0-fpga-0015:acl0:ch1
FPGALINK15=fpga-0014:acl1:ch2-fpga-0013:acl1:ch3
Topology configuration request accepted after 7.90560412407s
Topology configuration request accepted after 7.90560412407s
FPGALINK17=fpga-0015:acl0:ch2-fpga-0015:acl0:ch3
FPGALINK16=fpga-0015:acl0:ch0-fpga-0015:acl0:ch1
FPGALINK16=fpga-0015:acl0:ch0-fpga-0015:acl0:ch1
FPGALINK17=fpga-0015:acl0:ch2-fpga-0015:acl0:ch3
FPGALINK16=fpga-0015:acl0:ch0-fpga-0015:acl0:ch1
FPGALINK17=fpga-0015:acl0:ch2-fpga-0015:acl0:ch3
FPGALINK16=fpga-0015:acl0:ch0-fpga-0015:acl0:ch1
Topology configuration request accepted after 7.90560412407s
FPGALINK17=fpga-0015:acl0:ch2-fpga-0015:acl0:ch3
FPGALINK17=fpga-0015:acl0:ch2-fpga-0015:acl0:ch3
Topology configuration request accepted after 7.90560412407s
FPGALINK17=fpga-0015:acl0:ch2-fpga-0015:acl0:ch3
Topology configuration request accepted after 7.90560412407s
FPGALINK17=fpga-0015:acl0:ch2-fpga-0015:acl0:ch3
Topology configuration request accepted after 7.90560412407s
Topology configuration request accepted after 7.90560412407s
Topology configuration request accepted after 7.90560412407s
Topology configuration request accepted after 7.90560412407s
-------------------------------------------------------------
General setup:
C++ high resolution clock is used.
The clock precision seems to be 1.00000e+01ns
-------------------------------------------------------------
Selected Platform: Intel(R) FPGA SDK for OpenCL(TM)
-------------------------------------------------------------
Selection summary:
Platform Name: Intel(R) FPGA SDK for OpenCL(TM)
Device Name:   p520_max_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)
-------------------------------------------------------------
-------------------------------------------------------------
FPGA Setup:../../synthesis_artifacts/PTRANS/520n-21.2.0-20.4.0-iec/transpose_PQ_IEC.aocx
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Disabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
Prepared FPGA successfully for global Execution!
-------------------------------------------------------------
Implementation of the matrix transposition benchmark proposed in the HPCC benchmark suite for FPGA.
Version: 1.5
MPI Version:  3.1
Config. Time: Thu Oct 07 17:03:08 UTC 2021
Git Commit:   48e0386

Summary:
Block Size                    512
Communication Type            IEC
Data Handler                  PQ
Dist. Buffers                 No
Kernel File                   ../../synthesis_artifacts/PTRANS/520n-21.2.0-20.4.0-iec/transpose_PQ_IEC.aocx
Kernel Replications           4
MPI Ranks                     9
Matrix Size                   32256
Repetitions                   10
Test Mode                     No
Device                        p520_max_sg280l : BittWare Stratix 10 OpenCL platform (aclbitt_s10_pcie0)

-------------------------------------------------------------
Start benchmark using the given configuration. Generating data...
-------------------------------------------------------------
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
MMD INFO : Enabling SmartVID (fix) polling
Generation Time: 5.50550e-01 s
-------------------------------------------------------------
Execute benchmark kernel...
-------------------------------------------------------------
Execution Time: 5.55853e-01 s
-------------------------------------------------------------
Validate output...
-------------------------------------------------------------
Maximum error: 7.62939e-06 < 1.19209e-05
Mach. Epsilon: 1.19209e-07
Validation Time: 1.57401e-01 s
       total [s]     transfer [s]  calc [s]      calc FLOPS    Mem [B/s]     PCIe [B/s]
avg:   5.56433e-02   5.21111e-02   3.53215e-03   3.27295e+10   3.92753e+11   2.66213e+10
best:  5.55769e-02   5.20650e-02   3.51190e-03   3.29183e+10   3.95019e+11   2.66449e+10
Validation: SUCCESS!
