{"vcs1":{"timestamp_begin":1745158716.600232409, "rt":7.51, "ut":7.55, "st":0.49}}
{"vcselab":{"timestamp_begin":1745158724.194682667, "rt":0.30, "ut":0.18, "st":0.11}}
{"link":{"timestamp_begin":1745158724.554904394, "rt":0.33, "ut":0.16, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745158715.993199119}
{"VCS_COMP_START_TIME": 1745158715.993199119}
{"VCS_COMP_END_TIME": 1745158725.035185273}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog -debug_all -kdb -timescale=1ns/1ns -f filelist.f -o simv"}
{"vcs1": {"peak_mem": 475256}}
{"vcselab": {"peak_mem": 166728}}
