# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2010 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II
# Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
# Date created = 20:45:17  June 07, 2019
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Test_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone II"
set_global_assignment -name DEVICE AUTO
set_global_assignment -name TOP_LEVEL_ENTITY QuSoCModule_TopLevel
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:45:17  JUNE 07, 2019"
set_global_assignment -name LAST_QUARTUS_VERSION "9.1 SP2"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"










set_global_assignment -name SDC_FILE quokka.sdc
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/ALUModule.vwf
set_global_assignment -name VERILOG_FILE Quokka.v








set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"








set_global_assignment -name VECTOR_WAVEFORM_FILE Waveforms/Blinker20.vwf
set_global_assignment -name USE_CONFIGURATION_DEVICE OFF
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE Waveforms/Blinker20.vwf














set_global_assignment -name VERILOG_FILE Verilog/generated/ALUModule/ALUModule_TopLevel.v
set_global_assignment -name VERILOG_FILE Verilog/generated/CompareModule/CompareModule_TopLevel.v
set_global_assignment -name VERILOG_FILE Verilog/generated/InstructionDecoderModule/InstructionDecoderModule_TopLevel.v
set_global_assignment -name VERILOG_FILE Verilog/generated/PCModule/PCModule_TopLevel.v
set_global_assignment -name VERILOG_FILE Verilog/generated/QuSoCModule/QuSoCModule_TopLevel.v
set_global_assignment -name VERILOG_FILE Verilog/generated/QuSoCModule/QuSoCModule_TopLevel_QuSoCModule_CPU.v
set_global_assignment -name VERILOG_FILE Verilog/generated/QuSoCModule/QuSoCModule_TopLevel_QuSoCModule_CPU_RISCVModule_ALU.v
set_global_assignment -name VERILOG_FILE Verilog/generated/QuSoCModule/QuSoCModule_TopLevel_QuSoCModule_CPU_RISCVModule_CMP.v
set_global_assignment -name VERILOG_FILE Verilog/generated/QuSoCModule/QuSoCModule_TopLevel_QuSoCModule_CPU_RISCVModule_ID.v
set_global_assignment -name VERILOG_FILE Verilog/generated/QuSoCModule/QuSoCModule_TopLevel_QuSoCModule_CPU_RISCVModule_PC.v
set_global_assignment -name VERILOG_FILE Verilog/generated/QuSoCModule/QuSoCModule_TopLevel_QuSoCModule_CPU_RISCVModule_Regs.v
set_global_assignment -name VERILOG_FILE Verilog/generated/RegistersBlockModule/RegistersBlockModule_TopLevel.v
set_global_assignment -name VERILOG_FILE Verilog/generated/RegistersRAMModule/RegistersRAMModule_TopLevel.v
set_global_assignment -name VERILOG_FILE Verilog/generated/RISCVModule/RISCVModule_TopLevel.v
set_global_assignment -name VERILOG_FILE Verilog/generated/RISCVModule/RISCVModule_TopLevel_RISCVModule_ALU.v
set_global_assignment -name VERILOG_FILE Verilog/generated/RISCVModule/RISCVModule_TopLevel_RISCVModule_CMP.v
set_global_assignment -name VERILOG_FILE Verilog/generated/RISCVModule/RISCVModule_TopLevel_RISCVModule_ID.v
set_global_assignment -name VERILOG_FILE Verilog/generated/RISCVModule/RISCVModule_TopLevel_RISCVModule_PC.v
set_global_assignment -name VERILOG_FILE Verilog/generated/RISCVModule/RISCVModule_TopLevel_RISCVModule_Regs.v

set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top