{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1606928958136 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1606928958144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 12:09:18 2020 " "Processing started: Wed Dec 02 12:09:18 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1606928958144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928958144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VanilaCore -c VanilaCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off VanilaCore -c VanilaCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928958145 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1606928958548 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1606928958548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/wishbone_arbitrer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/wishbone_arbitrer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wishbone_arbitrer " "Found entity 1: wishbone_arbitrer" {  } { { "../core/wishbone_arbitrer.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966340 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory_access.sv(193) " "Verilog HDL information at memory_access.sv(193): always construct contains both blocking and non-blocking assignments" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 193 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606928966342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA_BUS_STATE data_bus_state memory_access.sv(187) " "Verilog HDL Declaration information at memory_access.sv(187): object \"DATA_BUS_STATE\" differs only in case from object \"data_bus_state\" in the same scope" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 187 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1606928966343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/memory_access.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/memory_access.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_access " "Found entity 1: memory_access" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "../core/decode.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/decode.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/global_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/camin/documents/vanilacore/core/global_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 global_pkg (SystemVerilog) " "Found design unit 1: global_pkg (SystemVerilog)" {  } { { "../core/global_pkg.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/global_pkg.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/fetch_stm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/fetch_stm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fetch_stm " "Found entity 1: fetch_stm" {  } { { "../core/fetch_stm.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/fetch_stm.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../core/decoder.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "../core/vga.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "../core/vga_controller.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/vga_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/debounce.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/debounce.sv" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../core/debounce.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/debounce.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/seven_segment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/seven_segment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "../core/seven_segment.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/console.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/console.sv" { { "Info" "ISGN_ENTITY_NAME" "1 console " "Found entity 1: console" {  } { { "../core/console.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/console.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc " "Found entity 1: soc" {  } { { "../core/soc.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966358 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cross_bar.sv(43) " "Verilog HDL information at cross_bar.sv(43): always construct contains both blocking and non-blocking assignments" {  } { { "../core/cross_bar.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1606928966359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/cross_bar.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/cross_bar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cross_bar " "Found entity 1: cross_bar" {  } { { "../core/cross_bar.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/cross_bar.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/branch_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/branch_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 branch_unit " "Found entity 1: branch_unit" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/wishbone.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/wishbone.sv" { { "Info" "ISGN_ENTITY_NAME" "1 WB4 " "Found entity 1: WB4" {  } { { "../core/wishbone.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/wishbone.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/ram_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/ram_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wb " "Found entity 1: ram_wb" {  } { { "../core/ram_wb.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "../core/ram.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 core " "Found entity 1: core" {  } { { "../core/core.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../core/alu.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/camin/documents/vanilacore/core/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/camin/documents/vanilacore/core/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../core/regfile.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/regfile.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928966368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966368 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc " "Elaborating entity \"soc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1606928966579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_rst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_rst\"" {  } { { "../core/soc.sv" "debounce_rst" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928966597 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 debounce.sv(20) " "Verilog HDL assignment warning at debounce.sv(20): truncated value with size 32 to match size of target (22)" {  } { { "../core/debounce.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/debounce.sv" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606928966607 "|soc|debounce:debounce_rst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB4 WB4:inst_bus " "Elaborating entity \"WB4\" for hierarchy \"WB4:inst_bus\"" {  } { { "../core/soc.sv" "inst_bus" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928966608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cross_bar cross_bar:cross_bar_0 " "Elaborating entity \"cross_bar\" for hierarchy \"cross_bar:cross_bar_0\"" {  } { { "../core/soc.sv" "cross_bar_0" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928966620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wishbone_arbitrer wishbone_arbitrer:wishbone_arbitrer_0 " "Elaborating entity \"wishbone_arbitrer\" for hierarchy \"wishbone_arbitrer:wishbone_arbitrer_0\"" {  } { { "../core/soc.sv" "wishbone_arbitrer_0" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928966634 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wishbone_arbitrer.sv(21) " "Verilog HDL assignment warning at wishbone_arbitrer.sv(21): truncated value with size 32 to match size of target (1)" {  } { { "../core/wishbone_arbitrer.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606928966651 "|soc|wishbone_arbitrer:wishbone_arbitrer_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 wishbone_arbitrer.sv(22) " "Verilog HDL assignment warning at wishbone_arbitrer.sv(22): truncated value with size 32 to match size of target (1)" {  } { { "../core/wishbone_arbitrer.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/wishbone_arbitrer.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606928966651 "|soc|wishbone_arbitrer:wishbone_arbitrer_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_wb ram_wb:MEMORY_RAM " "Elaborating entity \"ram_wb\" for hierarchy \"ram_wb:MEMORY_RAM\"" {  } { { "../core/soc.sv" "MEMORY_RAM" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928966652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram_wb:MEMORY_RAM\|ram:RAM_0 " "Elaborating entity \"ram\" for hierarchy \"ram_wb:MEMORY_RAM\|ram:RAM_0\"" {  } { { "../core/ram_wb.sv" "RAM_0" { Text "C:/Users/camin/Documents/VanilaCore/core/ram_wb.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928966690 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Init memory ram.sv(34) " "Verilog HDL Display System Task info at ram.sv(34): Init memory" {  } { { "../core/ram.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 34 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928966712 "|soc|ram_wb:MEMORY_RAM|ram:RAM_0"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "285 0 4095 ram.sv(38) " "Verilog HDL warning at ram.sv(38): number of words (285) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "../core/ram.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 38 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1606928966713 "|soc|ram_wb:MEMORY_RAM|ram:RAM_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "console console:console_0 " "Elaborating entity \"console\" for hierarchy \"console:console_0\"" {  } { { "../core/soc.sv" "console_0" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928966921 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 console.sv(83) " "Verilog HDL assignment warning at console.sv(83): truncated value with size 8 to match size of target (1)" {  } { { "../core/console.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/console.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606928966942 "|soc|console:console_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 console.sv(94) " "Verilog HDL assignment warning at console.sv(94): truncated value with size 32 to match size of target (3)" {  } { { "../core/console.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/console.sv" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606928966942 "|soc|console:console_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_segment seven_segment:seven_segment_0 " "Elaborating entity \"seven_segment\" for hierarchy \"seven_segment:seven_segment_0\"" {  } { { "../core/soc.sv" "seven_segment_0" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928966943 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 seven_segment.sv(56) " "Verilog HDL assignment warning at seven_segment.sv(56): truncated value with size 32 to match size of target (2)" {  } { { "../core/seven_segment.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/seven_segment.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606928966963 "|soc|seven_segment:seven_segment_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core core:CORE_0 " "Elaborating entity \"core\" for hierarchy \"core:CORE_0\"" {  } { { "../core/soc.sv" "CORE_0" { Text "C:/Users/camin/Documents/VanilaCore/core/soc.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928966964 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "core.sv(130) " "SystemVerilog warning at core.sv(130): unique or priority keyword makes case statement complete" {  } { { "../core/core.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 130 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1606928966969 "|soc|core:CORE_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch_stm core:CORE_0\|fetch_stm:fetch_stm_0 " "Elaborating entity \"fetch_stm\" for hierarchy \"core:CORE_0\|fetch_stm:fetch_stm_0\"" {  } { { "../core/core.sv" "fetch_stm_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928967036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode core:CORE_0\|decode:decode_bus " "Elaborating entity \"decode\" for hierarchy \"core:CORE_0\|decode:decode_bus\"" {  } { { "../core/core.sv" "decode_bus" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928967051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder core:CORE_0\|decoder:decoder_0 " "Elaborating entity \"decoder\" for hierarchy \"core:CORE_0\|decoder:decoder_0\"" {  } { { "../core/core.sv" "decoder_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928967064 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 10 decoder.sv(26) " "Verilog HDL assignment warning at decoder.sv(26): truncated value with size 11 to match size of target (10)" {  } { { "../core/decoder.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/decoder.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606928967076 "|soc|core:CORE_0|decoder:decoder_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit core:CORE_0\|control_unit:control_unit_0 " "Elaborating entity \"control_unit\" for hierarchy \"core:CORE_0\|control_unit:control_unit_0\"" {  } { { "../core/core.sv" "control_unit_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928967078 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "control_unit.sv(248) " "Verilog HDL warning at control_unit.sv(248): ignoring unsupported system task" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 248 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1606928967091 "|soc|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "control_unit.sv(240) " "SystemVerilog warning at control_unit.sv(240): unique or priority keyword makes case statement complete" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 240 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1606928967091 "|soc|core:CORE_0|control_unit:control_unit_0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "control_unit.sv(237) " "SystemVerilog warning at control_unit.sv(237): unique or priority keyword makes case statement complete" {  } { { "../core/control_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/control_unit.sv" 237 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1606928967091 "|soc|core:CORE_0|control_unit:control_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile core:CORE_0\|regfile:regfile_0 " "Elaborating entity \"regfile\" for hierarchy \"core:CORE_0\|regfile:regfile_0\"" {  } { { "../core/core.sv" "regfile_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928967094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu core:CORE_0\|alu:alu_0 " "Elaborating entity \"alu\" for hierarchy \"core:CORE_0\|alu:alu_0\"" {  } { { "../core/core.sv" "alu_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928967121 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "alu.sv(51) " "Verilog HDL Case Statement warning at alu.sv(51): case item expression covers a value already covered by a previous case item" {  } { { "../core/alu.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/alu.sv" 51 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1606928967136 "|soc|core:CORE_0|alu:alu_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "branch_unit core:CORE_0\|branch_unit:branch_unit_0 " "Elaborating entity \"branch_unit\" for hierarchy \"core:CORE_0\|branch_unit:branch_unit_0\"" {  } { { "../core/core.sv" "branch_unit_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928967137 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(27) " "Verilog HDL assignment warning at branch_unit.sv(27): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606928967153 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(28) " "Verilog HDL assignment warning at branch_unit.sv(28): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606928967153 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(29) " "Verilog HDL assignment warning at branch_unit.sv(29): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606928967153 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(30) " "Verilog HDL assignment warning at branch_unit.sv(30): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606928967153 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(31) " "Verilog HDL assignment warning at branch_unit.sv(31): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606928967153 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(32) " "Verilog HDL assignment warning at branch_unit.sv(32): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606928967153 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 branch_unit.sv(33) " "Verilog HDL assignment warning at branch_unit.sv(33): truncated value with size 32 to match size of target (1)" {  } { { "../core/branch_unit.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/branch_unit.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606928967153 "|soc|core:CORE_0|branch_unit:branch_unit_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_access core:CORE_0\|memory_access:memory_access_0 " "Elaborating entity \"memory_access\" for hierarchy \"core:CORE_0\|memory_access:memory_access_0\"" {  } { { "../core/core.sv" "memory_access_0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928967154 ""}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "memory_access.sv(50) " "SystemVerilog warning at memory_access.sv(50): unique or priority keyword makes case statement complete" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 50 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1606928967170 "|soc|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 memory_access.sv(59) " "Verilog HDL assignment warning at memory_access.sv(59): truncated value with size 32 to match size of target (1)" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1606928967170 "|soc|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "memory_access.sv(82) " "Verilog HDL or VHDL warning at the memory_access.sv(82): index expression is not wide enough to address all of the elements in the array" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 82 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1606928967170 "|soc|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WVRFX_L2_SV_UNIQUE_PRIORITY_IMPLIES_FULL_CASE" "memory_access.sv(222) " "SystemVerilog warning at memory_access.sv(222): unique or priority keyword makes case statement complete" {  } { { "../core/memory_access.sv" "" { Text "C:/Users/camin/Documents/VanilaCore/core/memory_access.sv" 222 0 0 } }  } 0 10958 "SystemVerilog warning at %1!s!: unique or priority keyword makes case statement complete" 0 0 "Analysis & Synthesis" 0 -1 1606928967170 "|soc|core:CORE_0|memory_access:memory_access_0"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773ddc7.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773ddc7.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1606928968416 ""}
{ "Warning" "WINFER_RAM_SINGLE_PORT_WMIF_POWER_UP" "ram_wb:MEMORY_RAM\|ram:RAM_0\|ram " "Created node \"ram_wb:MEMORY_RAM\|ram:RAM_0\|ram\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." {  } { { "../core/ram.sv" "ram" { Text "C:/Users/camin/Documents/VanilaCore/core/ram.sv" 14 -1 0 } }  } 0 276021 "Created node \"%1!s!\" as a single-port RAM by generating altsyncram megafunction to implement register logic. Power-up values at the outputs of the RAM are different from the original design." 0 0 "Analysis & Synthesis" 0 -1 1606928968416 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ram_wb:MEMORY_RAM\|ram:RAM_0\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ram_wb:MEMORY_RAM\|ram:RAM_0\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE SINGLE_PORT " "Parameter OPERATION_MODE set to SINGLE_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606928970216 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606928970216 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606928970216 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606928970216 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606928970216 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606928970216 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606928970216 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606928970216 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606928970216 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/VanilaCore.ram0_ram_6773ddc7.hdl.mif " "Parameter INIT_FILE set to db/VanilaCore.ram0_ram_6773ddc7.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1606928970216 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1606928970216 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1606928970216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram_wb:MEMORY_RAM\|ram:RAM_0\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"ram_wb:MEMORY_RAM\|ram:RAM_0\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928970448 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram_wb:MEMORY_RAM\|ram:RAM_0\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"ram_wb:MEMORY_RAM\|ram:RAM_0\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE SINGLE_PORT " "Parameter \"OPERATION_MODE\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606928970449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606928970449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606928970449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606928970449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606928970449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606928970449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606928970449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606928970449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606928970449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/VanilaCore.ram0_ram_6773ddc7.hdl.mif " "Parameter \"INIT_FILE\" = \"db/VanilaCore.ram0_ram_6773ddc7.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1606928970449 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1606928970449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v291 " "Found entity 1: altsyncram_v291" {  } { { "db/altsyncram_v291.tdf" "" { Text "C:/Users/camin/Documents/VanilaCore/RTL/db/altsyncram_v291.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1606928970523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928970523 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773ddc7.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773ddc7.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1606928970538 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773ddc7.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/camin/Documents/VanilaCore/RTL/db/VanilaCore.ram0_ram_6773ddc7.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1606928970541 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1606928971128 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1606928973162 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "29 " "29 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1606928978336 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~0 " "Logic cell \"core:CORE_0\|Add0~0\"" {  } { { "../core/core.sv" "Add0~0" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606928978401 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~2 " "Logic cell \"core:CORE_0\|Add0~2\"" {  } { { "../core/core.sv" "Add0~2" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606928978401 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~4 " "Logic cell \"core:CORE_0\|Add0~4\"" {  } { { "../core/core.sv" "Add0~4" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606928978401 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~32 " "Logic cell \"core:CORE_0\|Add0~32\"" {  } { { "../core/core.sv" "Add0~32" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606928978401 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~34 " "Logic cell \"core:CORE_0\|Add0~34\"" {  } { { "../core/core.sv" "Add0~34" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606928978401 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~36 " "Logic cell \"core:CORE_0\|Add0~36\"" {  } { { "../core/core.sv" "Add0~36" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606928978401 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~38 " "Logic cell \"core:CORE_0\|Add0~38\"" {  } { { "../core/core.sv" "Add0~38" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606928978401 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~40 " "Logic cell \"core:CORE_0\|Add0~40\"" {  } { { "../core/core.sv" "Add0~40" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606928978401 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~42 " "Logic cell \"core:CORE_0\|Add0~42\"" {  } { { "../core/core.sv" "Add0~42" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606928978401 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~44 " "Logic cell \"core:CORE_0\|Add0~44\"" {  } { { "../core/core.sv" "Add0~44" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606928978401 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~46 " "Logic cell \"core:CORE_0\|Add0~46\"" {  } { { "../core/core.sv" "Add0~46" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606928978401 ""} { "Info" "ISCL_SCL_CELL_NAME" "core:CORE_0\|Add0~48 " "Logic cell \"core:CORE_0\|Add0~48\"" {  } { { "../core/core.sv" "Add0~48" { Text "C:/Users/camin/Documents/VanilaCore/core/core.sv" 133 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1606928978401 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1606928978401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.map.smsg " "Generated suppressed messages file C:/Users/camin/Documents/VanilaCore/RTL/output_files/VanilaCore.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928978504 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1606928978889 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1606928978889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5213 " "Implemented 5213 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1606928979286 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1606928979286 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5167 " "Implemented 5167 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1606928979286 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1606928979286 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1606928979286 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1606928979335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 12:09:39 2020 " "Processing ended: Wed Dec 02 12:09:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1606928979335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1606928979335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1606928979335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1606928979335 ""}
