# do do_sim.tcl
# ../..
# ../../program_counter
# ../../register_file
# ../../daten_instruktionsspeicher
# ../../alu
# ../../decoder
# ../../cpu
# work
# ** Warning: (vlib-34) Library already exists at "work".
# -93 -explicit -work work
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:35:27 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../program_counter/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# End time: 15:35:27 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:35:27 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../register_file/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioral of regfile
# End time: 15:35:27 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:35:27 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mem_pkg
# End time: 15:35:27 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:35:27 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity data_mem
# -- Compiling architecture behavioral of data_mem
# End time: 15:35:27 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:35:27 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity instr_mem
# -- Compiling architecture behavioral of instr_mem
# End time: 15:35:27 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:35:27 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../../alu/alu.vhd(48): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 15:35:27 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:35:27 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture behavioral of decoder
# End time: 15:35:27 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:35:27 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder3
# -- Compiling architecture behavioral of decoder3
# End time: 15:35:27 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:35:27 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Loading entity pc
# -- Loading entity instr_mem
# End time: 15:35:27 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:35:27 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity instruction_decode
# -- Compiling architecture structural of instruction_decode
# -- Loading entity regfile
# -- Loading entity decoder
# End time: 15:35:27 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:35:27 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute
# -- Compiling architecture mixed of execute
# -- Loading entity alu
# End time: 15:35:27 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:35:27 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/memory_access.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity memory_access
# -- Compiling architecture mixed of memory_access
# -- Loading entity data_mem
# End time: 15:35:28 on Jun 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:35:28 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_cycle_cpu
# -- Compiling architecture structural of single_cycle_cpu
# -- Loading package mem_pkg
# -- Loading entity fetch
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity instruction_decode
# -- Loading entity execute
# -- Loading entity memory_access
# End time: 15:35:28 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:35:28 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/tb_single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_single_cycle_cpu
# -- Compiling architecture testbench of tb_single_cycle_cpu
# -- Loading entity single_cycle_cpu
# End time: 15:35:28 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim work.tb_single_cycle_cpu 
# Start time: 15:35:28 on Jun 26,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_single_cycle_cpu(testbench)
# Loading work.mem_pkg
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.single_cycle_cpu(structural)
# Loading work.fetch(structural)
# Loading work.pc(behavioral)
# Loading work.instr_mem(behavioral)
# Loading work.instruction_decode(structural)
# Loading work.regfile(behavioral)
# Loading work.decoder(behavioral)
# Loading work.execute(mixed)
# Loading work.alu(behavioral)
# Loading work.memory_access(mixed)
# Loading work.data_mem(behavioral)
# sim:/tb_single_cycle_cpu/dut
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_memory_access_and_write_back/data_mem_0
vk
# invalid command name "vk"
virtual signal
# virtual signal: wrong number of args.
# Usage: virtual signal [-env <path>] [-install <path>] [-delay <time> <unit>] {<expressionString>} <name>
do do_sim.tcl
# ../..
# ../../program_counter
# ../../register_file
# ../../daten_instruktionsspeicher
# ../../alu
# ../../decoder
# ../../cpu
# work
# ** Warning: (vlib-34) Library already exists at "work".
# -93 -explicit -work work
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:58:32 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../program_counter/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# End time: 15:58:32 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:58:32 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../register_file/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioral of regfile
# End time: 15:58:32 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:58:32 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mem_pkg
# End time: 15:58:32 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:58:32 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity data_mem
# -- Compiling architecture behavioral of data_mem
# End time: 15:58:32 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:58:32 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity instr_mem
# -- Compiling architecture behavioral of instr_mem
# End time: 15:58:32 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:58:32 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../../alu/alu.vhd(48): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 15:58:32 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:58:32 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture behavioral of decoder
# End time: 15:58:32 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:58:32 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder3
# -- Compiling architecture behavioral of decoder3
# End time: 15:58:33 on Jun 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:58:33 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Loading entity pc
# -- Loading entity instr_mem
# End time: 15:58:33 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:58:33 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity instruction_decode
# -- Compiling architecture structural of instruction_decode
# -- Loading entity regfile
# -- Loading entity decoder
# End time: 15:58:33 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:58:33 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute
# -- Compiling architecture mixed of execute
# -- Loading entity alu
# End time: 15:58:33 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:58:33 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/memory_access.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity memory_access
# -- Compiling architecture mixed of memory_access
# -- Loading entity data_mem
# End time: 15:58:33 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:58:33 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_cycle_cpu
# -- Compiling architecture structural of single_cycle_cpu
# -- Loading package mem_pkg
# -- Loading entity fetch
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity instruction_decode
# -- Loading entity execute
# -- Loading entity memory_access
# End time: 15:58:33 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 15:58:33 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/tb_single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_single_cycle_cpu
# -- Compiling architecture testbench of tb_single_cycle_cpu
# -- Loading entity single_cycle_cpu
# End time: 15:58:33 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:58:33 on Jun 26,2016, Elapsed time: 0:23:05
# Errors: 2, Warnings: 6
# vsim work.tb_single_cycle_cpu 
# Start time: 15:58:33 on Jun 26,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_single_cycle_cpu(testbench)
# Loading work.mem_pkg
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.single_cycle_cpu(structural)
# Loading work.fetch(structural)
# Loading work.pc(behavioral)
# Loading work.instr_mem(behavioral)
# Loading work.instruction_decode(structural)
# Loading work.regfile(behavioral)
# Loading work.decoder(behavioral)
# Loading work.execute(mixed)
# Loading work.alu(behavioral)
# Loading work.memory_access(mixed)
# Loading work.data_mem(behavioral)
# sim:/tb_single_cycle_cpu/dut
# ** Error: parsing expression ""
# Null argument expression expansion failed.
# Error in macro ./do_sim.tcl line 69
# parsing expression ""
# Null argument expression expansion failed.
# 
#     while executing
# "virtual signal {$dut/slv_fetch_instruction\[31:26\]} op"
do do_sim.tcl
# ../..
# ../../program_counter
# ../../register_file
# ../../daten_instruktionsspeicher
# ../../alu
# ../../decoder
# ../../cpu
# work
# ** Warning: (vlib-34) Library already exists at "work".
# -93 -explicit -work work
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../program_counter/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# End time: 16:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../register_file/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioral of regfile
# End time: 16:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mem_pkg
# End time: 16:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity data_mem
# -- Compiling architecture behavioral of data_mem
# End time: 16:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity instr_mem
# -- Compiling architecture behavioral of instr_mem
# End time: 16:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../../alu/alu.vhd(48): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 16:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture behavioral of decoder
# End time: 16:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder3
# -- Compiling architecture behavioral of decoder3
# End time: 16:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Loading entity pc
# -- Loading entity instr_mem
# End time: 16:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity instruction_decode
# -- Compiling architecture structural of instruction_decode
# -- Loading entity regfile
# -- Loading entity decoder
# End time: 16:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute
# -- Compiling architecture mixed of execute
# -- Loading entity alu
# End time: 16:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/memory_access.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity memory_access
# -- Compiling architecture mixed of memory_access
# -- Loading entity data_mem
# End time: 16:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_cycle_cpu
# -- Compiling architecture structural of single_cycle_cpu
# -- Loading package mem_pkg
# -- Loading entity fetch
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity instruction_decode
# -- Loading entity execute
# -- Loading entity memory_access
# End time: 16:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/tb_single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_single_cycle_cpu
# -- Compiling architecture testbench of tb_single_cycle_cpu
# -- Loading entity single_cycle_cpu
# End time: 16:00:38 on Jun 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:00:38 on Jun 26,2016, Elapsed time: 0:02:05
# Errors: 2, Warnings: 1
# vsim work.tb_single_cycle_cpu 
# Start time: 16:00:38 on Jun 26,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_single_cycle_cpu(testbench)
# Loading work.mem_pkg
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.single_cycle_cpu(structural)
# Loading work.fetch(structural)
# Loading work.pc(behavioral)
# Loading work.instr_mem(behavioral)
# Loading work.instruction_decode(structural)
# Loading work.regfile(behavioral)
# Loading work.decoder(behavioral)
# Loading work.execute(mixed)
# Loading work.alu(behavioral)
# Loading work.memory_access(mixed)
# Loading work.data_mem(behavioral)
# sim:/tb_single_cycle_cpu/dut
# /tb_single_cycle_cpu/dut/op
# /tb_single_cycle_cpu/dut/rs
# /tb_single_cycle_cpu/dut/rt
# /tb_single_cycle_cpu/dut/rd
# /tb_single_cycle_cpu/dut/addr_imm
# ** Error: (vish-4014) No objects found matching '/tb_single_cycle_cpu/dut/addr_im'.
# Error in macro ./do_sim.tcl line 79
# (vish-4014) No objects found matching '/tb_single_cycle_cpu/dut/addr_im'.
#     while executing
# "add wave -label rd $dut/addr_im"
do do_sim.tcl
# ../..
# ../../program_counter
# ../../register_file
# ../../daten_instruktionsspeicher
# ../../alu
# ../../decoder
# ../../cpu
# work
# ** Warning: (vlib-34) Library already exists at "work".
# -93 -explicit -work work
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:01:08 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../program_counter/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# End time: 16:01:08 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:01:08 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../register_file/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioral of regfile
# End time: 16:01:08 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:01:08 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mem_pkg
# End time: 16:01:08 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:01:08 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity data_mem
# -- Compiling architecture behavioral of data_mem
# End time: 16:01:08 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:01:08 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity instr_mem
# -- Compiling architecture behavioral of instr_mem
# End time: 16:01:08 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:01:08 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../../alu/alu.vhd(48): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 16:01:08 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:01:08 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture behavioral of decoder
# End time: 16:01:09 on Jun 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:01:09 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder3
# -- Compiling architecture behavioral of decoder3
# End time: 16:01:09 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:01:09 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Loading entity pc
# -- Loading entity instr_mem
# End time: 16:01:09 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:01:09 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity instruction_decode
# -- Compiling architecture structural of instruction_decode
# -- Loading entity regfile
# -- Loading entity decoder
# End time: 16:01:09 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:01:09 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute
# -- Compiling architecture mixed of execute
# -- Loading entity alu
# End time: 16:01:09 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:01:09 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/memory_access.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity memory_access
# -- Compiling architecture mixed of memory_access
# -- Loading entity data_mem
# End time: 16:01:09 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:01:09 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_cycle_cpu
# -- Compiling architecture structural of single_cycle_cpu
# -- Loading package mem_pkg
# -- Loading entity fetch
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity instruction_decode
# -- Loading entity execute
# -- Loading entity memory_access
# End time: 16:01:09 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:01:09 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/tb_single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_single_cycle_cpu
# -- Compiling architecture testbench of tb_single_cycle_cpu
# -- Loading entity single_cycle_cpu
# End time: 16:01:09 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:01:09 on Jun 26,2016, Elapsed time: 0:00:31
# Errors: 3, Warnings: 1
# vsim work.tb_single_cycle_cpu 
# Start time: 16:01:09 on Jun 26,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_single_cycle_cpu(testbench)
# Loading work.mem_pkg
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.single_cycle_cpu(structural)
# Loading work.fetch(structural)
# Loading work.pc(behavioral)
# Loading work.instr_mem(behavioral)
# Loading work.instruction_decode(structural)
# Loading work.regfile(behavioral)
# Loading work.decoder(behavioral)
# Loading work.execute(mixed)
# Loading work.alu(behavioral)
# Loading work.memory_access(mixed)
# Loading work.data_mem(behavioral)
# sim:/tb_single_cycle_cpu/dut
# /tb_single_cycle_cpu/dut/op
# /tb_single_cycle_cpu/dut/rs
# /tb_single_cycle_cpu/dut/rt
# /tb_single_cycle_cpu/dut/rd
# /tb_single_cycle_cpu/dut/addr_im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_memory_access_and_write_back/data_mem_0
do do_sim.tcl
# ../..
# ../../program_counter
# ../../register_file
# ../../daten_instruktionsspeicher
# ../../alu
# ../../decoder
# ../../cpu
# work
# ** Warning: (vlib-34) Library already exists at "work".
# -93 -explicit -work work
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:02:03 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../program_counter/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# End time: 16:02:03 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:02:03 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../register_file/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioral of regfile
# End time: 16:02:03 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:02:03 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mem_pkg
# End time: 16:02:03 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:02:03 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity data_mem
# -- Compiling architecture behavioral of data_mem
# End time: 16:02:03 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:02:03 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity instr_mem
# -- Compiling architecture behavioral of instr_mem
# End time: 16:02:03 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:02:03 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../../alu/alu.vhd(48): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 16:02:03 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:02:03 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture behavioral of decoder
# End time: 16:02:03 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:02:03 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder3
# -- Compiling architecture behavioral of decoder3
# End time: 16:02:03 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:02:03 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Loading entity pc
# -- Loading entity instr_mem
# End time: 16:02:03 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:02:03 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity instruction_decode
# -- Compiling architecture structural of instruction_decode
# -- Loading entity regfile
# -- Loading entity decoder
# End time: 16:02:03 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:02:03 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute
# -- Compiling architecture mixed of execute
# -- Loading entity alu
# End time: 16:02:03 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:02:03 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/memory_access.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity memory_access
# -- Compiling architecture mixed of memory_access
# -- Loading entity data_mem
# End time: 16:02:04 on Jun 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:02:04 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_cycle_cpu
# -- Compiling architecture structural of single_cycle_cpu
# -- Loading package mem_pkg
# -- Loading entity fetch
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity instruction_decode
# -- Loading entity execute
# -- Loading entity memory_access
# End time: 16:02:04 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:02:04 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/tb_single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_single_cycle_cpu
# -- Compiling architecture testbench of tb_single_cycle_cpu
# -- Loading entity single_cycle_cpu
# End time: 16:02:04 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:02:04 on Jun 26,2016, Elapsed time: 0:00:55
# Errors: 0, Warnings: 6
# vsim work.tb_single_cycle_cpu 
# Start time: 16:02:04 on Jun 26,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_single_cycle_cpu(testbench)
# Loading work.mem_pkg
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.single_cycle_cpu(structural)
# Loading work.fetch(structural)
# Loading work.pc(behavioral)
# Loading work.instr_mem(behavioral)
# Loading work.instruction_decode(structural)
# Loading work.regfile(behavioral)
# Loading work.decoder(behavioral)
# Loading work.execute(mixed)
# Loading work.alu(behavioral)
# Loading work.memory_access(mixed)
# Loading work.data_mem(behavioral)
# sim:/tb_single_cycle_cpu/dut
# /tb_single_cycle_cpu/dut/op
# /tb_single_cycle_cpu/dut/rs
# /tb_single_cycle_cpu/dut/rt
# /tb_single_cycle_cpu/dut/rd
# /tb_single_cycle_cpu/dut/addr_im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_memory_access_and_write_back/data_mem_0
do do_sim.tcl
# ../..
# ../../program_counter
# ../../register_file
# ../../daten_instruktionsspeicher
# ../../alu
# ../../decoder
# ../../cpu
# work
# ** Warning: (vlib-34) Library already exists at "work".
# -93 -explicit -work work
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:07:48 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../program_counter/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# End time: 16:07:49 on Jun 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:07:49 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../register_file/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioral of regfile
# End time: 16:07:49 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:07:49 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mem_pkg
# End time: 16:07:49 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:07:49 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity data_mem
# -- Compiling architecture behavioral of data_mem
# End time: 16:07:49 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:07:49 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity instr_mem
# -- Compiling architecture behavioral of instr_mem
# End time: 16:07:49 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:07:49 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../../alu/alu.vhd(48): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 16:07:49 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:07:49 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture behavioral of decoder
# End time: 16:07:49 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:07:49 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder3
# -- Compiling architecture behavioral of decoder3
# End time: 16:07:49 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:07:49 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Loading entity pc
# -- Loading entity instr_mem
# End time: 16:07:49 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:07:49 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity instruction_decode
# -- Compiling architecture structural of instruction_decode
# -- Loading entity regfile
# -- Loading entity decoder
# End time: 16:07:49 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:07:49 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute
# -- Compiling architecture mixed of execute
# -- Loading entity alu
# End time: 16:07:49 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:07:49 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/memory_access.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity memory_access
# -- Compiling architecture mixed of memory_access
# -- Loading entity data_mem
# End time: 16:07:49 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:07:49 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_cycle_cpu
# -- Compiling architecture structural of single_cycle_cpu
# -- Loading package mem_pkg
# -- Loading entity fetch
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity instruction_decode
# -- Loading entity execute
# -- Loading entity memory_access
# End time: 16:07:49 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:07:49 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/tb_single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_single_cycle_cpu
# -- Compiling architecture testbench of tb_single_cycle_cpu
# -- Loading entity single_cycle_cpu
# End time: 16:07:49 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:07:50 on Jun 26,2016, Elapsed time: 0:05:46
# Errors: 0, Warnings: 6
# vsim work.tb_single_cycle_cpu 
# Start time: 16:07:50 on Jun 26,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_single_cycle_cpu(testbench)
# Loading work.mem_pkg
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.single_cycle_cpu(structural)
# Loading work.fetch(structural)
# Loading work.pc(behavioral)
# Loading work.instr_mem(behavioral)
# Loading work.instruction_decode(structural)
# Loading work.regfile(behavioral)
# Loading work.decoder(behavioral)
# Loading work.execute(mixed)
# Loading work.alu(behavioral)
# Loading work.memory_access(mixed)
# Loading work.data_mem(behavioral)
# sim:/tb_single_cycle_cpu/dut
# /tb_single_cycle_cpu/dut/op
# /tb_single_cycle_cpu/dut/rs
# /tb_single_cycle_cpu/dut/rt
# /tb_single_cycle_cpu/dut/rd
# /tb_single_cycle_cpu/dut/addr_im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_memory_access_and_write_back/data_mem_0
add wave -position insertpoint  \
sim:/tb_single_cycle_cpu/dut/i_decode/regfile_0/rd_addr0 \
sim:/tb_single_cycle_cpu/dut/i_decode/regfile_0/rd_addr1 \
sim:/tb_single_cycle_cpu/dut/i_decode/regfile_0/rd_data0 \
sim:/tb_single_cycle_cpu/dut/i_decode/regfile_0/rd_data1 \
sim:/tb_single_cycle_cpu/dut/i_decode/regfile_0/wr_addr \
sim:/tb_single_cycle_cpu/dut/i_decode/regfile_0/wr_data \
sim:/tb_single_cycle_cpu/dut/i_decode/regfile_0/wr_ena
restart -f
run 150 ns
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_memory_access_and_write_back/data_mem_0
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
run 150 ns
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
do do_sim.tcl
# ../..
# ../../program_counter
# ../../register_file
# ../../daten_instruktionsspeicher
# ../../alu
# ../../decoder
# ../../cpu
# work
# ** Warning: (vlib-34) Library already exists at "work".
# -93 -explicit -work work
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:34:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../program_counter/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# End time: 16:34:07 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:34:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../register_file/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioral of regfile
# End time: 16:34:07 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:34:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mem_pkg
# End time: 16:34:07 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:34:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity data_mem
# -- Compiling architecture behavioral of data_mem
# End time: 16:34:07 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:34:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity instr_mem
# -- Compiling architecture behavioral of instr_mem
# End time: 16:34:08 on Jun 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:34:08 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../../alu/alu.vhd(48): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 16:34:08 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:34:08 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture behavioral of decoder
# End time: 16:34:08 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:34:08 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder3
# -- Compiling architecture behavioral of decoder3
# End time: 16:34:08 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:34:08 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Loading entity pc
# -- Loading entity instr_mem
# End time: 16:34:08 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:34:08 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity instruction_decode
# -- Compiling architecture structural of instruction_decode
# -- Loading entity regfile
# -- Loading entity decoder
# End time: 16:34:08 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:34:08 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute
# -- Compiling architecture mixed of execute
# -- Loading entity alu
# End time: 16:34:08 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:34:08 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/memory_access.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity memory_access
# -- Compiling architecture mixed of memory_access
# -- Loading entity data_mem
# End time: 16:34:08 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:34:08 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_cycle_cpu
# -- Compiling architecture structural of single_cycle_cpu
# -- Loading package mem_pkg
# -- Loading entity fetch
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity instruction_decode
# -- Loading entity execute
# -- Loading entity memory_access
# End time: 16:34:08 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:34:08 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/tb_single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_single_cycle_cpu
# -- Compiling architecture testbench of tb_single_cycle_cpu
# -- Loading entity single_cycle_cpu
# End time: 16:34:08 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:34:08 on Jun 26,2016, Elapsed time: 0:26:18
# Errors: 101, Warnings: 12
# vsim work.tb_single_cycle_cpu 
# Start time: 16:34:08 on Jun 26,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_single_cycle_cpu(testbench)
# Loading work.mem_pkg
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.single_cycle_cpu(structural)
# Loading work.fetch(structural)
# Loading work.pc(behavioral)
# Loading work.instr_mem(behavioral)
# Loading work.instruction_decode(structural)
# Loading work.regfile(behavioral)
# Loading work.decoder(behavioral)
# Loading work.execute(mixed)
# Loading work.alu(behavioral)
# Loading work.memory_access(mixed)
# Loading work.data_mem(behavioral)
# sim:/tb_single_cycle_cpu/dut
# /tb_single_cycle_cpu/dut/op
# /tb_single_cycle_cpu/dut/rs
# /tb_single_cycle_cpu/dut/rt
# /tb_single_cycle_cpu/dut/rd
# /tb_single_cycle_cpu/dut/addr_im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_memory_access_and_write_back/data_mem_0
do do_sim.tcl
# ../..
# ../../program_counter
# ../../register_file
# ../../daten_instruktionsspeicher
# ../../alu
# ../../decoder
# ../../cpu
# work
# ** Warning: (vlib-34) Library already exists at "work".
# -93 -explicit -work work
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:47:20 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../program_counter/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# End time: 16:47:20 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:47:20 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../register_file/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioral of regfile
# End time: 16:47:21 on Jun 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:47:21 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mem_pkg
# End time: 16:47:21 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:47:21 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity data_mem
# -- Compiling architecture behavioral of data_mem
# End time: 16:47:21 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:47:21 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity instr_mem
# -- Compiling architecture behavioral of instr_mem
# End time: 16:47:21 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:47:21 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../../alu/alu.vhd(48): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 16:47:21 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:47:21 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture behavioral of decoder
# End time: 16:47:21 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:47:21 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder3
# -- Compiling architecture behavioral of decoder3
# End time: 16:47:21 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:47:21 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Loading entity pc
# -- Loading entity instr_mem
# End time: 16:47:21 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:47:21 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity instruction_decode
# -- Compiling architecture structural of instruction_decode
# -- Loading entity regfile
# -- Loading entity decoder
# End time: 16:47:21 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:47:21 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute
# -- Compiling architecture mixed of execute
# -- Loading entity alu
# End time: 16:47:21 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:47:21 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/memory_access.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity memory_access
# -- Compiling architecture mixed of memory_access
# -- Loading entity data_mem
# End time: 16:47:21 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:47:21 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_cycle_cpu
# -- Compiling architecture structural of single_cycle_cpu
# -- Loading package mem_pkg
# -- Loading entity fetch
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity instruction_decode
# -- Loading entity execute
# -- Loading entity memory_access
# End time: 16:47:21 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:47:21 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/tb_single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_single_cycle_cpu
# -- Compiling architecture testbench of tb_single_cycle_cpu
# -- Loading entity single_cycle_cpu
# End time: 16:47:21 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:47:21 on Jun 26,2016, Elapsed time: 0:13:13
# Errors: 0, Warnings: 6
# vsim work.tb_single_cycle_cpu 
# Start time: 16:47:21 on Jun 26,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_single_cycle_cpu(testbench)
# Loading work.mem_pkg
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.single_cycle_cpu(structural)
# Loading work.fetch(structural)
# Loading work.pc(behavioral)
# Loading work.instr_mem(behavioral)
# Loading work.instruction_decode(structural)
# Loading work.regfile(behavioral)
# Loading work.decoder(behavioral)
# Loading work.execute(mixed)
# Loading work.alu(behavioral)
# Loading work.memory_access(mixed)
# Loading work.data_mem(behavioral)
# sim:/tb_single_cycle_cpu/dut
# /tb_single_cycle_cpu/dut/op
# /tb_single_cycle_cpu/dut/rs
# /tb_single_cycle_cpu/dut/rt
# /tb_single_cycle_cpu/dut/rd
# /tb_single_cycle_cpu/dut/addr_im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_memory_access_and_write_back/data_mem_0
do do_sim.tcl
# ../..
# ../../program_counter
# ../../register_file
# ../../daten_instruktionsspeicher
# ../../alu
# ../../decoder
# ../../cpu
# work
# ** Warning: (vlib-34) Library already exists at "work".
# -93 -explicit -work work
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:06 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../program_counter/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# End time: 17:11:07 on Jun 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../register_file/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioral of regfile
# End time: 17:11:07 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mem_pkg
# End time: 17:11:07 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity data_mem
# -- Compiling architecture behavioral of data_mem
# End time: 17:11:07 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity instr_mem
# -- Compiling architecture behavioral of instr_mem
# End time: 17:11:07 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../../alu/alu.vhd(48): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 17:11:07 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture behavioral of decoder
# End time: 17:11:07 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder3
# -- Compiling architecture behavioral of decoder3
# End time: 17:11:07 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Loading entity pc
# -- Loading entity instr_mem
# End time: 17:11:07 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity instruction_decode
# -- Compiling architecture structural of instruction_decode
# -- Loading entity regfile
# -- Loading entity decoder
# End time: 17:11:07 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute
# -- Compiling architecture mixed of execute
# -- Loading entity alu
# End time: 17:11:07 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/memory_access.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity memory_access
# -- Compiling architecture mixed of memory_access
# -- Loading entity data_mem
# End time: 17:11:07 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_cycle_cpu
# -- Compiling architecture structural of single_cycle_cpu
# -- Loading package mem_pkg
# -- Loading entity fetch
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity instruction_decode
# -- Loading entity execute
# -- Loading entity memory_access
# End time: 17:11:07 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:07 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/tb_single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_single_cycle_cpu
# -- Compiling architecture testbench of tb_single_cycle_cpu
# -- Loading entity single_cycle_cpu
# End time: 17:11:07 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:11:08 on Jun 26,2016, Elapsed time: 0:23:47
# Errors: 0, Warnings: 6
# vsim work.tb_single_cycle_cpu 
# Start time: 17:11:08 on Jun 26,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_single_cycle_cpu(testbench)
# Loading work.mem_pkg
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.single_cycle_cpu(structural)
# Loading work.fetch(structural)
# Loading work.pc(behavioral)
# Loading work.instr_mem(behavioral)
# Loading work.instruction_decode(structural)
# Loading work.regfile(behavioral)
# Loading work.decoder(behavioral)
# Loading work.execute(mixed)
# Loading work.alu(behavioral)
# Loading work.memory_access(mixed)
# Loading work.data_mem(behavioral)
# sim:/tb_single_cycle_cpu/dut
# ** Error: (vish-4014) No objects found matching '/tb_single_cycle_cpu/dut/sl_jump'.
# Error in macro ./do_sim.tcl line 64
# (vish-4014) No objects found matching '/tb_single_cycle_cpu/dut/sl_jump'.
#     while executing
# "add wave -label in_jump                             $dut/sl_jump"
do do_sim.tcl
# ../..
# ../../program_counter
# ../../register_file
# ../../daten_instruktionsspeicher
# ../../alu
# ../../decoder
# ../../cpu
# work
# ** Warning: (vlib-34) Library already exists at "work".
# -93 -explicit -work work
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:59 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../program_counter/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# End time: 17:11:59 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:59 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../register_file/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioral of regfile
# End time: 17:11:59 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:59 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mem_pkg
# End time: 17:11:59 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:59 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity data_mem
# -- Compiling architecture behavioral of data_mem
# End time: 17:11:59 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:59 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity instr_mem
# -- Compiling architecture behavioral of instr_mem
# End time: 17:11:59 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:59 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../../alu/alu.vhd(48): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 17:11:59 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:59 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture behavioral of decoder
# End time: 17:11:59 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:59 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder3
# -- Compiling architecture behavioral of decoder3
# End time: 17:11:59 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:59 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Loading entity pc
# -- Loading entity instr_mem
# End time: 17:11:59 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:59 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity instruction_decode
# -- Compiling architecture structural of instruction_decode
# -- Loading entity regfile
# -- Loading entity decoder
# End time: 17:11:59 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:59 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute
# -- Compiling architecture mixed of execute
# -- Loading entity alu
# End time: 17:11:59 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:11:59 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/memory_access.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity memory_access
# -- Compiling architecture mixed of memory_access
# -- Loading entity data_mem
# End time: 17:12:00 on Jun 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:12:00 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_cycle_cpu
# -- Compiling architecture structural of single_cycle_cpu
# -- Loading package mem_pkg
# -- Loading entity fetch
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity instruction_decode
# -- Loading entity execute
# -- Loading entity memory_access
# End time: 17:12:00 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:12:00 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/tb_single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_single_cycle_cpu
# -- Compiling architecture testbench of tb_single_cycle_cpu
# -- Loading entity single_cycle_cpu
# End time: 17:12:00 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:12:00 on Jun 26,2016, Elapsed time: 0:00:52
# Errors: 3, Warnings: 1
# vsim work.tb_single_cycle_cpu 
# Start time: 17:12:00 on Jun 26,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_single_cycle_cpu(testbench)
# Loading work.mem_pkg
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.single_cycle_cpu(structural)
# Loading work.fetch(structural)
# Loading work.pc(behavioral)
# Loading work.instr_mem(behavioral)
# Loading work.instruction_decode(structural)
# Loading work.regfile(behavioral)
# Loading work.decoder(behavioral)
# Loading work.execute(mixed)
# Loading work.alu(behavioral)
# Loading work.memory_access(mixed)
# Loading work.data_mem(behavioral)
# sim:/tb_single_cycle_cpu/dut
# /tb_single_cycle_cpu/dut/op
# /tb_single_cycle_cpu/dut/rs
# /tb_single_cycle_cpu/dut/rt
# /tb_single_cycle_cpu/dut/rd
# /tb_single_cycle_cpu/dut/addr_im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_memory_access_and_write_back/data_mem_0
do do_sim.tcl
# ../..
# ../../program_counter
# ../../register_file
# ../../daten_instruktionsspeicher
# ../../alu
# ../../decoder
# ../../cpu
# work
# ** Warning: (vlib-34) Library already exists at "work".
# -93 -explicit -work work
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:15:42 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../program_counter/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# End time: 17:15:42 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:15:42 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../register_file/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioral of regfile
# End time: 17:15:42 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:15:42 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mem_pkg
# End time: 17:15:42 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:15:42 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity data_mem
# -- Compiling architecture behavioral of data_mem
# End time: 17:15:42 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:15:42 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity instr_mem
# -- Compiling architecture behavioral of instr_mem
# End time: 17:15:42 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:15:42 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../../alu/alu.vhd(48): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 17:15:42 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:15:42 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture behavioral of decoder
# End time: 17:15:42 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:15:42 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder3
# -- Compiling architecture behavioral of decoder3
# End time: 17:15:43 on Jun 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:15:43 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Loading entity pc
# -- Loading entity instr_mem
# End time: 17:15:43 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:15:43 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity instruction_decode
# -- Compiling architecture structural of instruction_decode
# -- Loading entity regfile
# -- Loading entity decoder
# End time: 17:15:43 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:15:43 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute
# -- Compiling architecture mixed of execute
# -- Loading entity alu
# End time: 17:15:43 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:15:43 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/memory_access.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity memory_access
# -- Compiling architecture mixed of memory_access
# -- Loading entity data_mem
# End time: 17:15:43 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:15:43 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_cycle_cpu
# -- Compiling architecture structural of single_cycle_cpu
# -- Loading package mem_pkg
# -- Loading entity fetch
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity instruction_decode
# -- Loading entity execute
# -- Loading entity memory_access
# End time: 17:15:43 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:15:43 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/tb_single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_single_cycle_cpu
# -- Compiling architecture testbench of tb_single_cycle_cpu
# -- Loading entity single_cycle_cpu
# End time: 17:15:43 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:15:43 on Jun 26,2016, Elapsed time: 0:03:43
# Errors: 0, Warnings: 6
# vsim work.tb_single_cycle_cpu 
# Start time: 17:15:43 on Jun 26,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_single_cycle_cpu(testbench)
# Loading work.mem_pkg
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.single_cycle_cpu(structural)
# Loading work.fetch(structural)
# Loading work.pc(behavioral)
# Loading work.instr_mem(behavioral)
# Loading work.instruction_decode(structural)
# Loading work.regfile(behavioral)
# Loading work.decoder(behavioral)
# Loading work.execute(mixed)
# Loading work.alu(behavioral)
# Loading work.memory_access(mixed)
# Loading work.data_mem(behavioral)
# sim:/tb_single_cycle_cpu/dut
# /tb_single_cycle_cpu/dut/op
# /tb_single_cycle_cpu/dut/rs
# /tb_single_cycle_cpu/dut/rt
# /tb_single_cycle_cpu/dut/rd
# /tb_single_cycle_cpu/dut/addr_im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_memory_access_and_write_back/data_mem_0
do do_sim.tcl
# ../..
# ../../program_counter
# ../../register_file
# ../../daten_instruktionsspeicher
# ../../alu
# ../../decoder
# ../../cpu
# work
# ** Warning: (vlib-34) Library already exists at "work".
# -93 -explicit -work work
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:23:16 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../program_counter/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# End time: 17:23:16 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:23:16 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../register_file/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioral of regfile
# End time: 17:23:16 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:23:16 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mem_pkg
# End time: 17:23:16 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:23:16 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity data_mem
# -- Compiling architecture behavioral of data_mem
# End time: 17:23:16 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:23:16 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity instr_mem
# -- Compiling architecture behavioral of instr_mem
# End time: 17:23:16 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:23:16 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../../alu/alu.vhd(48): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 17:23:17 on Jun 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:23:17 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture behavioral of decoder
# End time: 17:23:17 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:23:17 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder3
# -- Compiling architecture behavioral of decoder3
# End time: 17:23:17 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:23:17 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Loading entity pc
# -- Loading entity instr_mem
# End time: 17:23:17 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:23:17 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity instruction_decode
# -- Compiling architecture structural of instruction_decode
# -- Loading entity regfile
# -- Loading entity decoder
# End time: 17:23:17 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:23:17 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute
# -- Compiling architecture mixed of execute
# -- Loading entity alu
# End time: 17:23:17 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:23:17 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/memory_access.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity memory_access
# -- Compiling architecture mixed of memory_access
# -- Loading entity data_mem
# End time: 17:23:17 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:23:17 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_cycle_cpu
# -- Compiling architecture structural of single_cycle_cpu
# -- Loading package mem_pkg
# -- Loading entity fetch
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity instruction_decode
# -- Loading entity execute
# -- Loading entity memory_access
# End time: 17:23:17 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:23:17 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/tb_single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_single_cycle_cpu
# -- Compiling architecture testbench of tb_single_cycle_cpu
# -- Loading entity single_cycle_cpu
# End time: 17:23:17 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:23:17 on Jun 26,2016, Elapsed time: 0:07:34
# Errors: 0, Warnings: 6
# vsim work.tb_single_cycle_cpu 
# Start time: 17:23:17 on Jun 26,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_single_cycle_cpu(testbench)
# Loading work.mem_pkg
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.single_cycle_cpu(structural)
# Loading work.fetch(structural)
# Loading work.pc(behavioral)
# Loading work.instr_mem(behavioral)
# Loading work.instruction_decode(structural)
# Loading work.regfile(behavioral)
# Loading work.decoder(behavioral)
# Loading work.execute(mixed)
# Loading work.alu(behavioral)
# Loading work.memory_access(mixed)
# Loading work.data_mem(behavioral)
# sim:/tb_single_cycle_cpu/dut
# /tb_single_cycle_cpu/dut/op
# /tb_single_cycle_cpu/dut/rs
# /tb_single_cycle_cpu/dut/rt
# /tb_single_cycle_cpu/dut/rd
# /tb_single_cycle_cpu/dut/addr_im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_memory_access_and_write_back/data_mem_0
run 200 ns
do do_sim.tcl
# ../..
# ../../program_counter
# ../../register_file
# ../../daten_instruktionsspeicher
# ../../alu
# ../../decoder
# ../../cpu
# work
# ** Warning: (vlib-34) Library already exists at "work".
# -93 -explicit -work work
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:53:30 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../program_counter/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# End time: 17:53:30 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:53:30 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../register_file/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioral of regfile
# End time: 17:53:30 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:53:30 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mem_pkg
# End time: 17:53:30 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:53:30 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity data_mem
# -- Compiling architecture behavioral of data_mem
# End time: 17:53:30 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:53:30 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity instr_mem
# -- Compiling architecture behavioral of instr_mem
# End time: 17:53:30 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:53:30 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../../alu/alu.vhd(48): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 17:53:30 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:53:30 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture behavioral of decoder
# End time: 17:53:30 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:53:30 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder3
# -- Compiling architecture behavioral of decoder3
# End time: 17:53:31 on Jun 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:53:31 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Loading entity pc
# -- Loading entity instr_mem
# End time: 17:53:31 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:53:31 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity instruction_decode
# -- Compiling architecture structural of instruction_decode
# -- Loading entity regfile
# -- Loading entity decoder
# End time: 17:53:31 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:53:31 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute
# -- Compiling architecture mixed of execute
# -- Loading entity alu
# End time: 17:53:31 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:53:31 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/memory_access.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity memory_access
# -- Compiling architecture mixed of memory_access
# -- Loading entity data_mem
# End time: 17:53:31 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:53:31 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_cycle_cpu
# -- Compiling architecture structural of single_cycle_cpu
# -- Loading package mem_pkg
# -- Loading entity fetch
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity instruction_decode
# -- Loading entity execute
# -- Loading entity memory_access
# End time: 17:53:31 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:53:31 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/tb_single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_single_cycle_cpu
# -- Compiling architecture testbench of tb_single_cycle_cpu
# -- Loading entity single_cycle_cpu
# End time: 17:53:31 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:53:31 on Jun 26,2016, Elapsed time: 0:30:14
# Errors: 0, Warnings: 6
# vsim work.tb_single_cycle_cpu 
# Start time: 17:53:31 on Jun 26,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_single_cycle_cpu(testbench)
# Loading work.mem_pkg
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.single_cycle_cpu(structural)
# Loading work.fetch(structural)
# Loading work.pc(behavioral)
# Loading work.instr_mem(behavioral)
# Loading work.instruction_decode(structural)
# Loading work.regfile(behavioral)
# Loading work.decoder(behavioral)
# Loading work.execute(mixed)
# Loading work.alu(behavioral)
# Loading work.memory_access(mixed)
# Loading work.data_mem(behavioral)
# sim:/tb_single_cycle_cpu/dut
# /tb_single_cycle_cpu/dut/op
# /tb_single_cycle_cpu/dut/rs
# /tb_single_cycle_cpu/dut/rt
# /tb_single_cycle_cpu/dut/rd
# /tb_single_cycle_cpu/dut/addr_im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_memory_access_and_write_back/data_mem_0
add wave -position insertpoint  \
sim:/tb_single_cycle_cpu/dut/i_memory_access_and_write_back/data_mem_0/ram
do do_sim.tcl
# ../..
# ../../program_counter
# ../../register_file
# ../../daten_instruktionsspeicher
# ../../alu
# ../../decoder
# ../../cpu
# work
# ** Warning: (vlib-34) Library already exists at "work".
# -93 -explicit -work work
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:56:15 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../program_counter/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# End time: 17:56:15 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:56:15 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../register_file/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioral of regfile
# End time: 17:56:15 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:56:15 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mem_pkg
# End time: 17:56:15 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:56:15 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity data_mem
# -- Compiling architecture behavioral of data_mem
# End time: 17:56:15 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:56:15 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity instr_mem
# -- Compiling architecture behavioral of instr_mem
# End time: 17:56:15 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:56:15 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../../alu/alu.vhd(48): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 17:56:15 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:56:15 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture behavioral of decoder
# End time: 17:56:15 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:56:15 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder3
# -- Compiling architecture behavioral of decoder3
# End time: 17:56:15 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:56:15 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Loading entity pc
# -- Loading entity instr_mem
# End time: 17:56:16 on Jun 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:56:16 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity instruction_decode
# -- Compiling architecture structural of instruction_decode
# -- Loading entity regfile
# -- Loading entity decoder
# End time: 17:56:16 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:56:16 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute
# -- Compiling architecture mixed of execute
# -- Loading entity alu
# End time: 17:56:16 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:56:16 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/memory_access.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity memory_access
# -- Compiling architecture mixed of memory_access
# -- Loading entity data_mem
# End time: 17:56:16 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:56:16 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_cycle_cpu
# -- Compiling architecture structural of single_cycle_cpu
# -- Loading package mem_pkg
# -- Loading entity fetch
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity instruction_decode
# -- Loading entity execute
# -- Loading entity memory_access
# End time: 17:56:16 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:56:16 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/tb_single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_single_cycle_cpu
# -- Compiling architecture testbench of tb_single_cycle_cpu
# -- Loading entity single_cycle_cpu
# End time: 17:56:16 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:56:16 on Jun 26,2016, Elapsed time: 0:02:45
# Errors: 0, Warnings: 6
# vsim work.tb_single_cycle_cpu 
# Start time: 17:56:16 on Jun 26,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_single_cycle_cpu(testbench)
# Loading work.mem_pkg
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.single_cycle_cpu(structural)
# Loading work.fetch(structural)
# Loading work.pc(behavioral)
# Loading work.instr_mem(behavioral)
# Loading work.instruction_decode(structural)
# Loading work.regfile(behavioral)
# Loading work.decoder(behavioral)
# Loading work.execute(mixed)
# Loading work.alu(behavioral)
# Loading work.memory_access(mixed)
# Loading work.data_mem(behavioral)
# sim:/tb_single_cycle_cpu/dut
# /tb_single_cycle_cpu/dut/op
# /tb_single_cycle_cpu/dut/rs
# /tb_single_cycle_cpu/dut/rt
# /tb_single_cycle_cpu/dut/rd
# /tb_single_cycle_cpu/dut/addr_im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_memory_access_and_write_back/data_mem_0
do do_sim.tcl
# ../..
# ../../program_counter
# ../../register_file
# ../../daten_instruktionsspeicher
# ../../alu
# ../../decoder
# ../../cpu
# work
# ** Warning: (vlib-34) Library already exists at "work".
# -93 -explicit -work work
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:57:05 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../program_counter/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# End time: 17:57:05 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:57:05 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../register_file/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioral of regfile
# End time: 17:57:05 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:57:05 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mem_pkg
# End time: 17:57:05 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:57:05 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity data_mem
# -- Compiling architecture behavioral of data_mem
# End time: 17:57:05 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:57:05 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity instr_mem
# -- Compiling architecture behavioral of instr_mem
# End time: 17:57:05 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:57:05 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../../alu/alu.vhd(48): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 17:57:05 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:57:05 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture behavioral of decoder
# End time: 17:57:05 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:57:06 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder3
# -- Compiling architecture behavioral of decoder3
# End time: 17:57:06 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:57:06 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Loading entity pc
# -- Loading entity instr_mem
# End time: 17:57:06 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:57:06 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity instruction_decode
# -- Compiling architecture structural of instruction_decode
# -- Loading entity regfile
# -- Loading entity decoder
# End time: 17:57:06 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:57:06 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute
# -- Compiling architecture mixed of execute
# -- Loading entity alu
# End time: 17:57:06 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:57:06 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/memory_access.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity memory_access
# -- Compiling architecture mixed of memory_access
# -- Loading entity data_mem
# End time: 17:57:06 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:57:06 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_cycle_cpu
# -- Compiling architecture structural of single_cycle_cpu
# -- Loading package mem_pkg
# -- Loading entity fetch
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity instruction_decode
# -- Loading entity execute
# -- Loading entity memory_access
# End time: 17:57:06 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 17:57:06 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/tb_single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_single_cycle_cpu
# -- Compiling architecture testbench of tb_single_cycle_cpu
# -- Loading entity single_cycle_cpu
# End time: 17:57:06 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:57:06 on Jun 26,2016, Elapsed time: 0:00:50
# Errors: 0, Warnings: 6
# vsim work.tb_single_cycle_cpu 
# Start time: 17:57:06 on Jun 26,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_single_cycle_cpu(testbench)
# Loading work.mem_pkg
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.single_cycle_cpu(structural)
# Loading work.fetch(structural)
# Loading work.pc(behavioral)
# Loading work.instr_mem(behavioral)
# Loading work.instruction_decode(structural)
# Loading work.regfile(behavioral)
# Loading work.decoder(behavioral)
# Loading work.execute(mixed)
# Loading work.alu(behavioral)
# Loading work.memory_access(mixed)
# Loading work.data_mem(behavioral)
# sim:/tb_single_cycle_cpu/dut
# /tb_single_cycle_cpu/dut/op
# /tb_single_cycle_cpu/dut/rs
# /tb_single_cycle_cpu/dut/rt
# /tb_single_cycle_cpu/dut/rd
# /tb_single_cycle_cpu/dut/addr_im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_memory_access_and_write_back/data_mem_0
run 500 ns
run 500 ns
do do_sim.tcl
# ../..
# ../../program_counter
# ../../register_file
# ../../daten_instruktionsspeicher
# ../../alu
# ../../decoder
# ../../cpu
# work
# ** Warning: (vlib-34) Library already exists at "work".
# -93 -explicit -work work
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:00:36 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../program_counter/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# End time: 18:00:36 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:00:36 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../register_file/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioral of regfile
# End time: 18:00:36 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:00:36 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mem_pkg
# End time: 18:00:36 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:00:36 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity data_mem
# -- Compiling architecture behavioral of data_mem
# End time: 18:00:37 on Jun 26,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity instr_mem
# -- Compiling architecture behavioral of instr_mem
# End time: 18:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../../alu/alu.vhd(48): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 18:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture behavioral of decoder
# End time: 18:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder3
# -- Compiling architecture behavioral of decoder3
# End time: 18:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Loading entity pc
# -- Loading entity instr_mem
# End time: 18:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity instruction_decode
# -- Compiling architecture structural of instruction_decode
# -- Loading entity regfile
# -- Loading entity decoder
# End time: 18:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute
# -- Compiling architecture mixed of execute
# -- Loading entity alu
# End time: 18:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/memory_access.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity memory_access
# -- Compiling architecture mixed of memory_access
# -- Loading entity data_mem
# End time: 18:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_cycle_cpu
# -- Compiling architecture structural of single_cycle_cpu
# -- Loading package mem_pkg
# -- Loading entity fetch
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity instruction_decode
# -- Loading entity execute
# -- Loading entity memory_access
# End time: 18:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:00:37 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/tb_single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_single_cycle_cpu
# -- Compiling architecture testbench of tb_single_cycle_cpu
# -- Loading entity single_cycle_cpu
# End time: 18:00:37 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:00:37 on Jun 26,2016, Elapsed time: 0:03:31
# Errors: 0, Warnings: 6
# vsim work.tb_single_cycle_cpu 
# Start time: 18:00:37 on Jun 26,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_single_cycle_cpu(testbench)
# Loading work.mem_pkg
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.single_cycle_cpu(structural)
# Loading work.fetch(structural)
# Loading work.pc(behavioral)
# Loading work.instr_mem(behavioral)
# Loading work.instruction_decode(structural)
# Loading work.regfile(behavioral)
# Loading work.decoder(behavioral)
# Loading work.execute(mixed)
# Loading work.alu(behavioral)
# Loading work.memory_access(mixed)
# Loading work.data_mem(behavioral)
# sim:/tb_single_cycle_cpu/dut
# /tb_single_cycle_cpu/dut/op
# /tb_single_cycle_cpu/dut/rs
# /tb_single_cycle_cpu/dut/rt
# /tb_single_cycle_cpu/dut/rd
# /tb_single_cycle_cpu/dut/addr_im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_memory_access_and_write_back/data_mem_0
run 500 ns
run 500 ns
do do_sim.tcl
# ../..
# ../../program_counter
# ../../register_file
# ../../daten_instruktionsspeicher
# ../../alu
# ../../decoder
# ../../cpu
# work
# ** Warning: (vlib-34) Library already exists at "work".
# -93 -explicit -work work
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:03:26 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../program_counter/pc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity pc
# -- Compiling architecture behavioral of pc
# End time: 18:03:26 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:03:26 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../register_file/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile
# -- Compiling architecture behavioral of regfile
# End time: 18:03:26 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:03:26 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/mem_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package mem_pkg
# End time: 18:03:26 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:03:26 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/data_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity data_mem
# -- Compiling architecture behavioral of data_mem
# End time: 18:03:26 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:03:26 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../daten_instruktionsspeicher/instr_mem.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity instr_mem
# -- Compiling architecture behavioral of instr_mem
# End time: 18:03:26 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:03:26 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../alu/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu
# -- Compiling architecture behavioral of alu
# ** Warning: ../../alu/alu.vhd(48): (vcom-1563) Choice in selected signal assignment must be locally static.
# End time: 18:03:26 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:03:26 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder
# -- Compiling architecture behavioral of decoder
# End time: 18:03:26 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:03:26 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../decoder/decoder3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity decoder3
# -- Compiling architecture behavioral of decoder3
# End time: 18:03:26 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:03:26 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity fetch
# -- Compiling architecture structural of fetch
# -- Loading entity pc
# -- Loading entity instr_mem
# End time: 18:03:26 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:03:26 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/instruction_decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity instruction_decode
# -- Compiling architecture structural of instruction_decode
# -- Loading entity regfile
# -- Loading entity decoder
# End time: 18:03:26 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:03:26 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/execute.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity execute
# -- Compiling architecture mixed of execute
# -- Loading entity alu
# End time: 18:03:26 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:03:26 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/memory_access.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package mem_pkg
# -- Compiling entity memory_access
# -- Compiling architecture mixed of memory_access
# -- Loading entity data_mem
# End time: 18:03:26 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:03:26 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity single_cycle_cpu
# -- Compiling architecture structural of single_cycle_cpu
# -- Loading package mem_pkg
# -- Loading entity fetch
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading entity instruction_decode
# -- Loading entity execute
# -- Loading entity memory_access
# End time: 18:03:26 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 18:03:26 on Jun 26,2016
# vcom -reportprogress 300 -93 -explicit -work work ../../cpu/tb_single_cycle_cpu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_single_cycle_cpu
# -- Compiling architecture testbench of tb_single_cycle_cpu
# -- Loading entity single_cycle_cpu
# End time: 18:03:26 on Jun 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:03:27 on Jun 26,2016, Elapsed time: 0:02:50
# Errors: 0, Warnings: 6
# vsim work.tb_single_cycle_cpu 
# Start time: 18:03:27 on Jun 26,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_single_cycle_cpu(testbench)
# Loading work.mem_pkg
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading work.single_cycle_cpu(structural)
# Loading work.fetch(structural)
# Loading work.pc(behavioral)
# Loading work.instr_mem(behavioral)
# Loading work.instruction_decode(structural)
# Loading work.regfile(behavioral)
# Loading work.decoder(behavioral)
# Loading work.execute(mixed)
# Loading work.alu(behavioral)
# Loading work.memory_access(mixed)
# Loading work.data_mem(behavioral)
# sim:/tb_single_cycle_cpu/dut
# /tb_single_cycle_cpu/dut/op
# /tb_single_cycle_cpu/dut/rs
# /tb_single_cycle_cpu/dut/rt
# /tb_single_cycle_cpu/dut/rd
# /tb_single_cycle_cpu/dut/addr_im
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 1  Instance: /tb_single_cycle_cpu/dut/i_decode/regfile_0
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 10 ns  Iteration: 0  Instance: /tb_single_cycle_cpu/dut/i_memory_access_and_write_back/data_mem_0
# End time: 18:11:14 on Jun 26,2016, Elapsed time: 0:07:47
# Errors: 0, Warnings: 5
