{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1396859679680 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1396859679680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 07 16:34:30 2014 " "Processing started: Mon Apr 07 16:34:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1396859679680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1396859679680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_121220307_ARM32 -c lab1_121220307_ARM32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_121220307_ARM32 -c lab1_121220307_ARM32" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1396859679680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1396859682712 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab1_121220307_ARM32.v(30) " "Verilog HDL information at lab1_121220307_ARM32.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1396859682852 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab1_121220307_ARM32.v(245) " "Verilog HDL information at lab1_121220307_ARM32.v(245): always construct contains both blocking and non-blocking assignments" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1396859682852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_121220307_arm32.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_121220307_arm32.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_121220307_ARM32 " "Found entity 1: lab1_121220307_ARM32" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1396859682852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1396859682852 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "lab1_121220307_ARM32 lab1_121220307_ARM32.v(28) " "Verilog HDL Parameter Declaration warning at lab1_121220307_ARM32.v(28): Parameter Declaration in module \"lab1_121220307_ARM32\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 28 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "" 0 -1 1396859682852 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_121220307_ARM32 " "Elaborating entity \"lab1_121220307_ARM32\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1396859682977 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "lab1_121220307_ARM32.v(245) " "Verilog HDL Case Statement warning at lab1_121220307_ARM32.v(245): incomplete case statement has no default case item" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rn_out lab1_121220307_ARM32.v(245) " "Verilog HDL Always Construct warning at lab1_121220307_ARM32.v(245): inferring latch(es) for variable \"Rn_out\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rm_out lab1_121220307_ARM32.v(245) " "Verilog HDL Always Construct warning at lab1_121220307_ARM32.v(245): inferring latch(es) for variable \"Rm_out\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rs_out lab1_121220307_ARM32.v(245) " "Verilog HDL Always Construct warning at lab1_121220307_ARM32.v(245): inferring latch(es) for variable \"Rs_out\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rd_out lab1_121220307_ARM32.v(245) " "Verilog HDL Always Construct warning at lab1_121220307_ARM32.v(245): inferring latch(es) for variable \"Rd_out\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "PC_out lab1_121220307_ARM32.v(245) " "Verilog HDL Always Construct warning at lab1_121220307_ARM32.v(245): inferring latch(es) for variable \"PC_out\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "CPSR_out lab1_121220307_ARM32.v(245) " "Verilog HDL Always Construct warning at lab1_121220307_ARM32.v(245): inferring latch(es) for variable \"CPSR_out\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mode_out lab1_121220307_ARM32.v(245) " "Verilog HDL Always Construct warning at lab1_121220307_ARM32.v(245): inferring latch(es) for variable \"Mode_out\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SPSR_out lab1_121220307_ARM32.v(245) " "Verilog HDL Always Construct warning at lab1_121220307_ARM32.v(245): inferring latch(es) for variable \"SPSR_out\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[0\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[0\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[1\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[1\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[2\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[2\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[3\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[3\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[4\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[4\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[5\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[5\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[6\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[6\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[7\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[7\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[8\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[8\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[9\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[9\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[10\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[10\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[11\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[11\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[12\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[12\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[13\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[13\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[14\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[14\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[15\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[15\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[16\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[16\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[17\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[17\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[18\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[18\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[19\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[19\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[20\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[20\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[21\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[21\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[22\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[22\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[23\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[23\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[24\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[24\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[25\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[25\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[26\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[26\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[27\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[27\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[28\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[28\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[29\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[29\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[30\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[30\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SPSR_out\[31\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"SPSR_out\[31\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mode_out\[0\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Mode_out\[0\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mode_out\[1\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Mode_out\[1\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mode_out\[2\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Mode_out\[2\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mode_out\[3\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Mode_out\[3\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mode_out\[4\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Mode_out\[4\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[0\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[0\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[1\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[1\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[2\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[2\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[3\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[3\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[4\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[4\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[5\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[5\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[6\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[6\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[7\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[7\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[8\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[8\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[9\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[9\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[10\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[10\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[11\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[11\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[12\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[12\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[13\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[13\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[14\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[14\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[15\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[15\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[16\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[16\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[17\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[17\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[18\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[18\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[19\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[19\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[20\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[20\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[21\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[21\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[22\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[22\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[23\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[23\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[24\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[24\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[25\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[25\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[26\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[26\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[27\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[27\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[28\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[28\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[29\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[29\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[30\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[30\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "CPSR_out\[31\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"CPSR_out\[31\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[0\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[0\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[1\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[1\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[2\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[2\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[3\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[3\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[4\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[4\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[5\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[5\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[6\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[6\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[7\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[7\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[8\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[8\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[9\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[9\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[10\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[10\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[11\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[11\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[12\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[12\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[13\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[13\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[14\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[14\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[15\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[15\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[16\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[16\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[17\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[17\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[18\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[18\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[19\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[19\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[20\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[20\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[21\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[21\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[22\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[22\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[23\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[23\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[24\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[24\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[25\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[25\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[26\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[26\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[27\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[27\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[28\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[28\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[29\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[29\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[30\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[30\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "PC_out\[31\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"PC_out\[31\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[0\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[0\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[1\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[1\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[2\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[2\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[3\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[3\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[4\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[4\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[5\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[5\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[6\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[6\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[7\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[7\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[8\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[8\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[9\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[9\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[10\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[10\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[11\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[11\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[12\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[12\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[13\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[13\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[14\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[14\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[15\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[15\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[16\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[16\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[17\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[17\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683087 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[18\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[18\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[19\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[19\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[20\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[20\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[21\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[21\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[22\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[22\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[23\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[23\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[24\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[24\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[25\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[25\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[26\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[26\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[27\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[27\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[28\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[28\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[29\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[29\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[30\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[30\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rd_out\[31\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rd_out\[31\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[0\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[0\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[1\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[1\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[2\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[2\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[3\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[3\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[4\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[4\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[5\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[5\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[6\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[6\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[7\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[7\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[8\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[8\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[9\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[9\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[10\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[10\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[11\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[11\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[12\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[12\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[13\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[13\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[14\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[14\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[15\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[15\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[16\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[16\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[17\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[17\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[18\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[18\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[19\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[19\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[20\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[20\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[21\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[21\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[22\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[22\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[23\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[23\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[24\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[24\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[25\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[25\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[26\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[26\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[27\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[27\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[28\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[28\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[29\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[29\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[30\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[30\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rs_out\[31\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rs_out\[31\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[0\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[0\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[1\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[1\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[2\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[2\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[3\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[3\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[4\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[4\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[5\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[5\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[6\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[6\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[7\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[7\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[8\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[8\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[9\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[9\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[10\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[10\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[11\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[11\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[12\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[12\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[13\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[13\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[14\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[14\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[15\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[15\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[16\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[16\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[17\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[17\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[18\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[18\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[19\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[19\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[20\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[20\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[21\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[21\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[22\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[22\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[23\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[23\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[24\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[24\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[25\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[25\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[26\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[26\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[27\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[27\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[28\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[28\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[29\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[29\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[30\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[30\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rm_out\[31\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rm_out\[31\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[0\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[0\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[1\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[1\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[2\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[2\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[3\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[3\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[4\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[4\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[5\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[5\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[6\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[6\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[7\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[7\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[8\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[8\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[9\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[9\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[10\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[10\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[11\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[11\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[12\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[12\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[13\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[13\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[14\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[14\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[15\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[15\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[16\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[16\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[17\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[17\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[18\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[18\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[19\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[19\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[20\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[20\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[21\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[21\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[22\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[22\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[23\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[23\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[24\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[24\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[25\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[25\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[26\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[26\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[27\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[27\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[28\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[28\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[29\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[29\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[30\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[30\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rn_out\[31\] lab1_121220307_ARM32.v(245) " "Inferred latch for \"Rn_out\[31\]\" at lab1_121220307_ARM32.v(245)" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1396859683102 "|lab1_121220307_ARM32"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Mode_out\[0\]\$latch CPSR_out\[0\]\$latch " "Duplicate LATCH primitive \"Mode_out\[0\]\$latch\" merged with LATCH primitive \"CPSR_out\[0\]\$latch\"" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1396859701509 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Mode_out\[1\]\$latch CPSR_out\[1\]\$latch " "Duplicate LATCH primitive \"Mode_out\[1\]\$latch\" merged with LATCH primitive \"CPSR_out\[1\]\$latch\"" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1396859701509 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Mode_out\[2\]\$latch CPSR_out\[2\]\$latch " "Duplicate LATCH primitive \"Mode_out\[2\]\$latch\" merged with LATCH primitive \"CPSR_out\[2\]\$latch\"" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1396859701509 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Mode_out\[3\]\$latch CPSR_out\[3\]\$latch " "Duplicate LATCH primitive \"Mode_out\[3\]\$latch\" merged with LATCH primitive \"CPSR_out\[3\]\$latch\"" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1396859701509 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Mode_out\[4\]\$latch CPSR_out\[4\]\$latch " "Duplicate LATCH primitive \"Mode_out\[4\]\$latch\" merged with LATCH primitive \"CPSR_out\[4\]\$latch\"" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1396859701509 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[0\]\$latch " "Latch Rn_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rn_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rn_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[1\]\$latch " "Latch Rn_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[2\]\$latch " "Latch Rn_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rn_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rn_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[3\]\$latch " "Latch Rn_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[4\]\$latch " "Latch Rn_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rn_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rn_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[5\]\$latch " "Latch Rn_out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[6\]\$latch " "Latch Rn_out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rn_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rn_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[7\]\$latch " "Latch Rn_out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[8\]\$latch " "Latch Rn_out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rn_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rn_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[9\]\$latch " "Latch Rn_out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[10\]\$latch " "Latch Rn_out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rn_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rn_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[11\]\$latch " "Latch Rn_out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[12\]\$latch " "Latch Rn_out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rn_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rn_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[13\]\$latch " "Latch Rn_out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[14\]\$latch " "Latch Rn_out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rn_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rn_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[15\]\$latch " "Latch Rn_out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[16\]\$latch " "Latch Rn_out\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rn_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rn_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[17\]\$latch " "Latch Rn_out\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[18\]\$latch " "Latch Rn_out\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rn_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rn_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[19\]\$latch " "Latch Rn_out\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[20\]\$latch " "Latch Rn_out\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rn_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rn_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[21\]\$latch " "Latch Rn_out\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[22\]\$latch " "Latch Rn_out\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rn_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rn_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[23\]\$latch " "Latch Rn_out\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[24\]\$latch " "Latch Rn_out\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rn_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rn_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[25\]\$latch " "Latch Rn_out\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[26\]\$latch " "Latch Rn_out\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rn_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rn_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[27\]\$latch " "Latch Rn_out\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701509 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701509 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[28\]\$latch " "Latch Rn_out\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rn_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rn_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[29\]\$latch " "Latch Rn_out\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[30\]\$latch " "Latch Rn_out\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rn_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rn_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rn_out\[31\]\$latch " "Latch Rn_out\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[0\]\$latch " "Latch Rm_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rm_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rm_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[1\]\$latch " "Latch Rm_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[2\]\$latch " "Latch Rm_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rm_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rm_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[3\]\$latch " "Latch Rm_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[4\]\$latch " "Latch Rm_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rm_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rm_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[5\]\$latch " "Latch Rm_out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[6\]\$latch " "Latch Rm_out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rm_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rm_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[7\]\$latch " "Latch Rm_out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[8\]\$latch " "Latch Rm_out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rm_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rm_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[9\]\$latch " "Latch Rm_out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[10\]\$latch " "Latch Rm_out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rm_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rm_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[11\]\$latch " "Latch Rm_out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[12\]\$latch " "Latch Rm_out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rm_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rm_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[13\]\$latch " "Latch Rm_out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[14\]\$latch " "Latch Rm_out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rm_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rm_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[15\]\$latch " "Latch Rm_out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[16\]\$latch " "Latch Rm_out\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rm_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rm_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[17\]\$latch " "Latch Rm_out\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[18\]\$latch " "Latch Rm_out\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rm_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rm_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[19\]\$latch " "Latch Rm_out\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[20\]\$latch " "Latch Rm_out\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rm_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rm_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[21\]\$latch " "Latch Rm_out\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[22\]\$latch " "Latch Rm_out\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rm_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rm_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[23\]\$latch " "Latch Rm_out\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[24\]\$latch " "Latch Rm_out\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rm_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rm_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[25\]\$latch " "Latch Rm_out\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[26\]\$latch " "Latch Rm_out\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rm_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rm_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[27\]\$latch " "Latch Rm_out\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[28\]\$latch " "Latch Rm_out\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rm_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rm_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[29\]\$latch " "Latch Rm_out\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[30\]\$latch " "Latch Rm_out\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rm_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rm_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rm_out\[31\]\$latch " "Latch Rm_out\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[0\]\$latch " "Latch Rs_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rs_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rs_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[1\]\$latch " "Latch Rs_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[2\]\$latch " "Latch Rs_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rs_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rs_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[3\]\$latch " "Latch Rs_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[4\]\$latch " "Latch Rs_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rs_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rs_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[5\]\$latch " "Latch Rs_out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[6\]\$latch " "Latch Rs_out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rs_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rs_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[7\]\$latch " "Latch Rs_out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[8\]\$latch " "Latch Rs_out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rs_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rs_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[9\]\$latch " "Latch Rs_out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[10\]\$latch " "Latch Rs_out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rs_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rs_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[11\]\$latch " "Latch Rs_out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[12\]\$latch " "Latch Rs_out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rs_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rs_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[13\]\$latch " "Latch Rs_out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[14\]\$latch " "Latch Rs_out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rs_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rs_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701525 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701525 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[15\]\$latch " "Latch Rs_out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[16\]\$latch " "Latch Rs_out\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rs_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rs_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[17\]\$latch " "Latch Rs_out\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[18\]\$latch " "Latch Rs_out\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rs_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rs_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[19\]\$latch " "Latch Rs_out\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[20\]\$latch " "Latch Rs_out\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rs_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rs_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[21\]\$latch " "Latch Rs_out\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[22\]\$latch " "Latch Rs_out\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rs_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rs_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[23\]\$latch " "Latch Rs_out\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[24\]\$latch " "Latch Rs_out\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rs_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rs_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[25\]\$latch " "Latch Rs_out\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[26\]\$latch " "Latch Rs_out\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rs_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rs_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[27\]\$latch " "Latch Rs_out\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[28\]\$latch " "Latch Rs_out\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rs_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rs_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[29\]\$latch " "Latch Rs_out\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[30\]\$latch " "Latch Rs_out\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rs_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rs_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rs_out\[31\]\$latch " "Latch Rs_out\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[0\]\$latch " "Latch Rd_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rd_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rd_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[1\]\$latch " "Latch Rd_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[2\]\$latch " "Latch Rd_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rd_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rd_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[3\]\$latch " "Latch Rd_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[4\]\$latch " "Latch Rd_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rd_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rd_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[5\]\$latch " "Latch Rd_out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[6\]\$latch " "Latch Rd_out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rd_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rd_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[7\]\$latch " "Latch Rd_out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[8\]\$latch " "Latch Rd_out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rd_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rd_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[9\]\$latch " "Latch Rd_out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[10\]\$latch " "Latch Rd_out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rd_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rd_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[11\]\$latch " "Latch Rd_out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[12\]\$latch " "Latch Rd_out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rd_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rd_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[13\]\$latch " "Latch Rd_out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[14\]\$latch " "Latch Rd_out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rd_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rd_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[15\]\$latch " "Latch Rd_out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[16\]\$latch " "Latch Rd_out\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rd_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rd_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[17\]\$latch " "Latch Rd_out\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[18\]\$latch " "Latch Rd_out\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rd_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rd_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[19\]\$latch " "Latch Rd_out\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[20\]\$latch " "Latch Rd_out\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rd_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rd_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[21\]\$latch " "Latch Rd_out\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[22\]\$latch " "Latch Rd_out\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rd_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rd_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[23\]\$latch " "Latch Rd_out\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[24\]\$latch " "Latch Rd_out\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rd_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rd_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[25\]\$latch " "Latch Rd_out\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[26\]\$latch " "Latch Rd_out\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rd_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rd_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[27\]\$latch " "Latch Rd_out\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[28\]\$latch " "Latch Rd_out\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rd_r_addr\[0\] " "Ports D and ENA on the latch are fed by the same signal Rd_r_addr\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[29\]\$latch " "Latch Rd_out\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[30\]\$latch " "Latch Rd_out\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Rd_r_addr\[1\] " "Ports D and ENA on the latch are fed by the same signal Rd_r_addr\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Rd_out\[31\]\$latch " "Latch Rd_out\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701541 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701541 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPSR_out\[0\]\$latch " "Latch CPSR_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[0\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[0\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPSR_out\[1\]\$latch " "Latch CPSR_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[1\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[1\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPSR_out\[2\]\$latch " "Latch CPSR_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[2\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[2\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPSR_out\[3\]\$latch " "Latch CPSR_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CPSR_out\[4\]\$latch " "Latch CPSR_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[4\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[4\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[0\]\$latch " "Latch SPSR_out\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[1\]\$latch " "Latch SPSR_out\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[2\]\$latch " "Latch SPSR_out\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[3\]\$latch " "Latch SPSR_out\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[4\]\$latch " "Latch SPSR_out\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[5\]\$latch " "Latch SPSR_out\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[6\]\$latch " "Latch SPSR_out\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[7\]\$latch " "Latch SPSR_out\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[8\]\$latch " "Latch SPSR_out\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[9\]\$latch " "Latch SPSR_out\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[10\]\$latch " "Latch SPSR_out\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[11\]\$latch " "Latch SPSR_out\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[12\]\$latch " "Latch SPSR_out\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[13\]\$latch " "Latch SPSR_out\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[14\]\$latch " "Latch SPSR_out\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[15\]\$latch " "Latch SPSR_out\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[16\]\$latch " "Latch SPSR_out\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[17\]\$latch " "Latch SPSR_out\[17\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[18\]\$latch " "Latch SPSR_out\[18\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[19\]\$latch " "Latch SPSR_out\[19\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[20\]\$latch " "Latch SPSR_out\[20\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[21\]\$latch " "Latch SPSR_out\[21\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[22\]\$latch " "Latch SPSR_out\[22\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[23\]\$latch " "Latch SPSR_out\[23\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[24\]\$latch " "Latch SPSR_out\[24\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[25\]\$latch " "Latch SPSR_out\[25\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[26\]\$latch " "Latch SPSR_out\[26\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[27\]\$latch " "Latch SPSR_out\[27\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[28\]\$latch " "Latch SPSR_out\[28\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[29\]\$latch " "Latch SPSR_out\[29\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[30\]\$latch " "Latch SPSR_out\[30\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SPSR_out\[31\]\$latch " "Latch SPSR_out\[31\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA register_CPSR\[3\] " "Ports D and ENA on the latch are fed by the same signal register_CPSR\[3\]" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1396859701556 ""}  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 245 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1396859701556 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1396859709479 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.map.smsg " "Generated suppressed messages file F:/lab1_121220307_ARM32/lab1_121220307_ARM32.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1396859725870 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1396859726870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1396859726870 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_in\[0\] " "No output dependent on input pin \"PC_in\[0\]\"" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396859727933 "|lab1_121220307_ARM32|PC_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PC_in\[1\] " "No output dependent on input pin \"PC_in\[1\]\"" {  } { { "lab1_121220307_ARM32.v" "" { Text "F:/lab1_121220307_ARM32/lab1_121220307_ARM32.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1396859727933 "|lab1_121220307_ARM32|PC_in[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1396859727933 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4967 " "Implemented 4967 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "202 " "Implemented 202 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1396859727933 ""} { "Info" "ICUT_CUT_TM_OPINS" "229 " "Implemented 229 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1396859727933 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4536 " "Implemented 4536 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1396859727933 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1396859727933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 343 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 343 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1396859728089 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 07 16:35:28 2014 " "Processing ended: Mon Apr 07 16:35:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1396859728089 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1396859728089 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1396859728089 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1396859728089 ""}
