
---------- Begin Simulation Statistics ----------
final_tick                                19146555000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1263                       # Simulator instruction rate (inst/s)
host_mem_usage                                9270768                       # Number of bytes of host memory used
host_op_rate                                     1296                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11031.09                       # Real time elapsed on the host
host_tick_rate                                 749560                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13937501                       # Number of instructions simulated
sim_ops                                      14294166                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008268                       # Number of seconds simulated
sim_ticks                                  8268460625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.166514                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   45254                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                60205                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                649                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5248                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             58789                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6767                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8228                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1461                       # Number of indirect misses.
system.cpu.branchPred.lookups                  103953                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17263                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1189                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      563152                       # Number of instructions committed
system.cpu.committedOps                        620056                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.802414                       # CPI: cycles per instruction
system.cpu.discardedOps                         14025                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             329833                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            139641                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            62682                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1347748                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.262991                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      624                       # number of quiesce instructions executed
system.cpu.numCycles                          2141337                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       624                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  378146     60.99%     60.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1482      0.24%     61.22% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::MemRead                 147400     23.77%     85.00% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 93028     15.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   620056                       # Class of committed instruction
system.cpu.quiesceCycles                     11088200                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          793589                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          460                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5296                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10757                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              255889                       # Transaction distribution
system.membus.trans_dist::ReadResp             261055                       # Transaction distribution
system.membus.trans_dist::WriteReq              97337                       # Transaction distribution
system.membus.trans_dist::WriteResp             97337                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          609                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4670                       # Transaction distribution
system.membus.trans_dist::ReadExReq               308                       # Transaction distribution
system.membus.trans_dist::ReadExResp              307                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4462                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           704                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        13251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        13251                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           60                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16143                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       693284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       693284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 722678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       285568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       285568                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14063                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       122855                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22184828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22184828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22593251                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            358989                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001329                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036428                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  358512     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                     477      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              358989                       # Request fanout histogram
system.membus.reqLayer6.occupancy           810206265                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13430750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            12797109                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2498500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           12976119                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1514461974                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             18.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           22655750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      7926022                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1981505                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      9907527                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1981505                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      7926022                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      9907527                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      9907527                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      9907527                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     19815055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       204800                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       204800                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       537820                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       537820                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10612                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        49184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1380354                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1404930                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1485240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14063                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       786804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22085636                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22478852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23607915                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2534557500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             30.7                       # Network utilization (%)
system.acctest.local_bus.numRequests          1603021                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          711                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2095621594                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         25.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1152988000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     15852044                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5944516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7926022                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29722582                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7926022                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5944516                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13870538                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     15852044                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13870538                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13870538                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     43593120                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5944516                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13870538                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19815055                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5944516                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2043911                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7988428                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5944516                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19815055                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2043911                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27803482                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       255250                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       255250                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        91392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        91392                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        12304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       677890                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       693284                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       393588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21692420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22184828                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       406135                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       406135    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       406135                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    864190390                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1367631000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         16.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12637088                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3015912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1449088112                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31704088                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47556131                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1528348331                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39630110                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39675100                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79305209                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1488718222                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     71379187                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47556131                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1607653541                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37027844                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16580612                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34537476                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8024065                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       518145                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5007361                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      7926022                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3796564974                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    665785840                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      7926022                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4478202858                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2171730001                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2005284025                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4177014026                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      7926022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5968294975                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2671069864                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      7926022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8655216883                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       285568                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1600                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       287168                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       285568                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       285568                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4462                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           25                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4487                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     34537021                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       193506                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       34730528                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     34537021                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     34537021                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     34537021                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       193506                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      34730528                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       131444                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16187396                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16398844                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        38976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5888064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         2056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       252929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             986                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              256236                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92001                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     15897034                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1957727893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2043911                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7631892                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1983300731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4713816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31704088                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    665785840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7926022                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1981505                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            712111270                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4713816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     47601122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2623513733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7926022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1981505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2043911                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7631892                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2695412001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       609.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      6152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    338553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       986.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001788294000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          244                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          244                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              459617                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97413                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      256237                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92001                       # Number of write requests accepted
system.mem_ctrls.readBursts                    256237                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92001                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    393                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5753                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8345495405                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1279220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15061400405                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32619.47                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58869.47                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       285                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   238504                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85355                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.78                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                256235                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92001                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  224888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    798                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.596017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.427272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.229312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          723      3.01%      3.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          651      2.71%      5.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          514      2.14%      7.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          366      1.52%      9.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          396      1.65%     11.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          421      1.75%     12.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          386      1.61%     14.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          300      1.25%     15.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20244     84.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24001                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1048.774590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1763.582874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           163     66.80%     66.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.41%     67.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20      8.20%     75.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.41%     75.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.82%     76.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.41%     77.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      3.28%     80.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           24      9.84%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.82%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      3.28%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      3.28%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           244                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     377.110656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     86.290044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    472.121645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            136     55.74%     55.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      2.05%     57.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      1.23%     59.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      2.46%     61.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.82%     62.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.41%     62.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.82%     63.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.82%     64.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.41%     64.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.82%     65.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.41%     65.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.41%     66.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      2.05%     68.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           77     31.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           244                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16374016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5888960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16398908                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5888064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1980.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       712.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1983.31                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    712.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.04                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8268601875                       # Total gap between requests
system.mem_ctrls.avgGap                      23744.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       131444                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16162308                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63104                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40896                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5505024                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 15897034.038303835317                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1954693713.015051126480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2043911.287295995280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7631892.181865473278                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4946023.432263729163                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31704087.603368129581                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 665785839.670730710030                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7926021.900842032395                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1857661.383009851445                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         2056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       252929                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          987                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          609                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    122234030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14877179725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19115305                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42871345                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21146245310                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4771206825                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 136813855575                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4061212645                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     43515125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59452.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58819.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72133.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43436.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34722898.70                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1164845.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1590562.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3966027.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    169980.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11843186.850000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8265944.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           465323550                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       127877846.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     79158681.000003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     126913891.424998                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     67756688.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       887139788.325005                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        107.292013                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3496711945                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    447300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4324951055                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1248                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           624                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11106617.788462                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    27902641.602259                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          624    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1176625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    698157000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             624                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12216025500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6930529500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       199140                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           199140                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       199140                       # number of overall hits
system.cpu.icache.overall_hits::total          199140                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4462                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4462                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4462                       # number of overall misses
system.cpu.icache.overall_misses::total          4462                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    193669375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    193669375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    193669375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    193669375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       203602                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       203602                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       203602                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       203602                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021915                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021915                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021915                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021915                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43404.162931                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43404.162931                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43404.162931                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43404.162931                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4462                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4462                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4462                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4462                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    186868250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    186868250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    186868250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    186868250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021915                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021915                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021915                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021915                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41879.930524                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41879.930524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41879.930524                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41879.930524                       # average overall mshr miss latency
system.cpu.icache.replacements                   4327                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       199140                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          199140                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4462                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4462                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    193669375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    193669375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       203602                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       203602                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021915                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021915                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43404.162931                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43404.162931                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4462                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    186868250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    186868250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021915                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021915                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41879.930524                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41879.930524                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.321831                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2081209                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4327                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            480.981974                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.321831                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.875629                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.875629                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          283                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          149                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            411666                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           411666                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       233706                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           233706                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       233706                       # number of overall hits
system.cpu.dcache.overall_hits::total          233706                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1253                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1253                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1253                       # number of overall misses
system.cpu.dcache.overall_misses::total          1253                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     93196000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     93196000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     93196000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     93196000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       234959                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       234959                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       234959                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       234959                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005333                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005333                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005333                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005333                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74378.292099                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74378.292099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74378.292099                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74378.292099                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          609                       # number of writebacks
system.cpu.dcache.writebacks::total               609                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          241                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          241                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1012                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1012                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6584                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6584                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     76115625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76115625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     76115625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76115625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13906250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13906250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004307                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004307                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004307                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004307                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75213.068182                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75213.068182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75213.068182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75213.068182                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2112.127886                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2112.127886                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    952                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       147444                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          147444                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           716                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     54575250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54575250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       148160                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       148160                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004833                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004833                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76222.416201                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76222.416201                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          704                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          704                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          639                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          639                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     52653375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52653375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13906250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13906250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74791.725852                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74791.725852                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21762.519562                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21762.519562                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        86262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          86262                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          537                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          537                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38620750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38620750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        86799                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        86799                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006187                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71919.459963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71919.459963                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          308                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          308                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23462250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23462250                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003548                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003548                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76176.136364                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76176.136364                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.828256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              286615                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               952                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            301.066176                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.828256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982086                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982086                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          482                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            940847                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           940847                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19146555000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                19147521250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                   1264                       # Simulator instruction rate (inst/s)
host_mem_usage                                9270768                       # Number of bytes of host memory used
host_op_rate                                     1296                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11031.11                       # Real time elapsed on the host
host_tick_rate                                 749646                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13938022                       # Number of instructions simulated
sim_ops                                      14294811                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008269                       # Number of seconds simulated
sim_ticks                                  8269426875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             75.088319                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   45273                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                60293                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                650                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5263                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             58806                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6767                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8228                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1461                       # Number of indirect misses.
system.cpu.branchPred.lookups                  104082                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   17299                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1189                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                      563673                       # Number of instructions committed
system.cpu.committedOps                        620701                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.801642                       # CPI: cycles per instruction
system.cpu.discardedOps                         14072                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             330253                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            139816                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions            62733                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1348539                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.263044                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      624                       # number of quiesce instructions executed
system.cpu.numCycles                          2142883                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       624                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                  378519     60.98%     60.98% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1483      0.24%     61.22% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     61.22% # Class of committed instruction
system.cpu.op_class_0::MemRead                 147551     23.77%     84.99% # Class of committed instruction
system.cpu.op_class_0::MemWrite                 93147     15.01%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                   620701                       # Class of committed instruction
system.cpu.quiesceCycles                     11088200                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                          794344                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests          460                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         10781                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              255889                       # Transaction distribution
system.membus.trans_dist::ReadResp             261065                       # Transaction distribution
system.membus.trans_dist::WriteReq              97337                       # Transaction distribution
system.membus.trans_dist::WriteResp             97337                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          614                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4677                       # Transaction distribution
system.membus.trans_dist::ReadExReq               309                       # Transaction distribution
system.membus.trans_dist::ReadExResp              309                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           4469                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           707                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        13272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        13272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           62                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2556                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        10612                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        16157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       693284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       693284                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 722713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       286016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       286016                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         5112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       102656                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        14063                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       123495                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     22184828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     22184828                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                22594339                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            359001                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001334                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.036503                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  358522     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                     479      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              359001                       # Request fanout histogram
system.membus.reqLayer6.occupancy           810236890                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.8                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            13430750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            12820734                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2498500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           13004869                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1514461974                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             18.3                       # Layer utilization (%)
system.membus.respLayer3.occupancy           22690750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.3                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      7925096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma      1981274                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      9906370                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0      1981274                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      7925096                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      9906370                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      9906370                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      9906370                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total     19812739                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       204800                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       204800                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       537820                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       537820                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          100                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         5480                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         4732                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           10                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           14                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total        10612                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        36896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        49184                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        24576                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1380354                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1404930                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port         7168                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        10240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         1058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1485240                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          140                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         6028                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         7436                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           11                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        14063                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       590196                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       786804                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       393216                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     22085636                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     22478852                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       114688                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       163840                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     23607915                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2534557500                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             30.6                       # Network utilization (%)
system.acctest.local_bus.numRequests          1603021                       # Number of requests
system.acctest.local_bus.averageQueuingDelay          711                       # Average queuing delay (ticks)
system.acctest.local_bus.tailQueuingDelay        10000                       # Tail queuing delay (ticks)
system.acctest.local_bus.averageQueueLength         0.14                       # Average queue length
system.acctest.local_bus.maxQueueLength             6                       # Max queue length
system.acctest.local_bus.reqLayer0.occupancy   2095621594                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         25.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1152988000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         13.9                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       245760                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0        65536                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        49152                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       114688                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        49152                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total        55296                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        16384                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         1536                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        17920                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     15850192                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      5943822                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      7925096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     29719109                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      7925096                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      5943822                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     13868918                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     15850192                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     13868918                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     13868918                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     43588027                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       114688                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       163840                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        49152                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        16900                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total        66052                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       114688                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       116224                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        49152                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma          529                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        49681                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      5943822                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     13868918                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       19812739                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      5943822                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      2043672                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       7987494                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      5943822                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     19812739                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      2043672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      27800234                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       255250                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       255250                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        91392                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        91392                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        12304                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       677890                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         2048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]          530                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       693284                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       393588                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     21692420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        16900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     22184828                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       406135                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       406135    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       406135                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    864190390                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         10.5                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1367631000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         16.5                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     11981728                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       262144                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       393216                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     12637088                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       327680                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       328052                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       655732                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      2995432                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         8192                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        12288                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      3015912                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        81920                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        10256                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        92176                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1448918792                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     31700383                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     47550575                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1528169750                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     39625479                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     39670464                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     79295943                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1488544271                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     71370847                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     47550575                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1607465693                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     31391748                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      5505024                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     37027844                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     17956864                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16580612                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     34537476                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      7847937                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       172032                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      8024065                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      4489216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       518145                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      5007361                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma      7925096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   3796121361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    665708045                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      7925096                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   4477679597                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0   2171476243                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma   2005049715                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   4176525958                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma      7925096                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   5967597603                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   2670757760                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      7925096                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   8654205555                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       286016                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       287680                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       286016                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       286016                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         4469                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         4495                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     34587161                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       201223                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       34788384                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     34587161                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     34587161                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     34587161                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       201223                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      34788384                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       131444                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     16187396                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        16900                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          63360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16399100                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        39296                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       262144                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      5505024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5888384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         2056                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       252929                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          265                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              256240                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          614                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         4096                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        86016                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              92006                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     15895177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma   1957499140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      2043672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           7661958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1983099947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        4751962                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     31700383                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    665708045                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      7925096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma      1981274                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            712066760                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        4751962                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     47595560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   2623207186                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7925096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma      1981274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      2043672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          7661958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2695166707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       614.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      6152.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    338553.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      1024.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples       265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       989.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001788294000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          244                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          244                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              459628                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              97413                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      256240                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      92006                       # Number of write requests accepted
system.mem_ctrls.readBursts                    256240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    92006                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    393                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16010                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             16011                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            16021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            16014                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5757                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5745                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5754                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5749                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5753                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8345495405                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1279235000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             15061479155                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32619.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58869.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       285                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   238507                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   85355                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.77                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     2                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                256238                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                92006                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1018                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  224888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9156                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8932                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     207                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     74                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  15336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  14872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2182                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1893                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    901                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    754                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    743                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    755                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    962                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    933                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    801                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    792                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    798                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        24001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    927.596017                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   839.427272                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   251.229312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          723      3.01%      3.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          651      2.71%      5.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          514      2.14%      7.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          366      1.52%      9.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          396      1.65%     11.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          421      1.75%     12.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          386      1.61%     14.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          300      1.25%     15.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20244     84.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        24001                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          244                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1048.774590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1763.582874                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           163     66.80%     66.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      0.41%     67.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20      8.20%     75.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.41%     75.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.82%     76.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.41%     77.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            8      3.28%     80.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           24      9.84%     90.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            2      0.82%     90.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            8      3.28%     94.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            8      3.28%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            6      2.46%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           244                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          244                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     377.110656                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     86.290044                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    472.121645                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            136     55.74%     55.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63             5      2.05%     57.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95             3      1.23%     59.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127            6      2.46%     61.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.82%     62.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            1      0.41%     62.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            2      0.82%     63.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            2      0.82%     64.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            1      0.41%     64.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            2      0.82%     65.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.41%     65.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.41%     66.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            5      2.05%     68.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055           77     31.56%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           244                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16374208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   25152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5888960                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16399100                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5888384                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1980.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       712.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1983.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    712.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        21.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.47                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8269464375                       # Total gap between requests
system.mem_ctrls.avgGap                      23746.04                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       131444                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     16162308                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        16900                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63296                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        40896                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       262144                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      5505024                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        15360                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 15895176.532412352040                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 1954465314.744076728821                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 2043672.464302431094                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 7654218.479318737984                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4945445.508882380091                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 31700383.105449493974                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 665708045.214439392090                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 7925095.776362373494                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 1857444.322584931506                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         2056                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       252929                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          265                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          990                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          614                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         4096                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        86016                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    122234030                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14877179725                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     19115305                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     42950095                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  21146245310                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   4771206825                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 136813855575                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   4061212645                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma     43515125                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     59452.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58819.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     72133.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43383.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34440138.94                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1164845.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   1590562.87                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   3966027.97                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma    169980.96                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy         11843186.850000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         8265944.400000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           465330825                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy       127877846.250000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     79158681.000003                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     126940009.162498                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     67756688.400000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       887173181.062505                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        107.283515                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3496711945                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    447300000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4325917305                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.iobus.numRequests                            0                       # Number of requests
system.iobus.averageQueueLength                  0.00                       # Average queue length
system.iobus.maxQueueLength                         0                       # Max queue length
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1248                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           624                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     11106617.788462                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    27902641.602259                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          624    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1176625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    698157000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             624                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12216991750                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   6930529500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       199326                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           199326                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       199326                       # number of overall hits
system.cpu.icache.overall_hits::total          199326                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4469                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4469                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4469                       # number of overall misses
system.cpu.icache.overall_misses::total          4469                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    193973750                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    193973750                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    193973750                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    193973750                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       203795                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       203795                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       203795                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       203795                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021929                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021929                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021929                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021929                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43404.285075                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43404.285075                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43404.285075                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43404.285075                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         4469                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4469                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4469                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4469                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    187161250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    187161250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    187161250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    187161250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021929                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021929                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021929                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021929                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41879.894831                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41879.894831                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41879.894831                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41879.894831                       # average overall mshr miss latency
system.cpu.icache.replacements                   4334                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       199326                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          199326                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4469                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4469                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    193973750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    193973750                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       203795                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       203795                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021929                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021929                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43404.285075                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43404.285075                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4469                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4469                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    187161250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    187161250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021929                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021929                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41879.894831                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41879.894831                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           448.322495                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             4122029                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4788                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            860.908312                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   448.322495                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.875630                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.875630                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          454                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          281                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          145                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.886719                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            412059                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           412059                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       233990                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           233990                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       233990                       # number of overall hits
system.cpu.dcache.overall_hits::total          233990                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1257                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1257                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1257                       # number of overall misses
system.cpu.dcache.overall_misses::total          1257                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     93588750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     93588750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     93588750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     93588750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       235247                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       235247                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       235247                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       235247                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005343                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005343                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005343                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005343                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 74454.057279                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 74454.057279                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 74454.057279                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 74454.057279                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          614                       # number of writebacks
system.cpu.dcache.writebacks::total               614                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          241                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          241                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          241                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         1016                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1016                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1016                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1016                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6584                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6584                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     76418500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     76418500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     76418500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     76418500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13906250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13906250                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004319                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004319                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004319                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004319                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75215.059055                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75215.059055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75215.059055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75215.059055                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2112.127886                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2112.127886                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    957                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       147608                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          147608                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          719                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           719                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     54744625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     54744625                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       148327                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       148327                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004847                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004847                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 76139.951321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 76139.951321                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          707                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          707                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          639                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          639                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     52818375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     52818375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13906250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13906250                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004766                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 74707.743989                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74707.743989                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21762.519562                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21762.519562                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        86382                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          86382                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          538                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     38844125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     38844125                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        86920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        86920                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006190                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006190                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 72200.975836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 72200.975836                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          229                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          309                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          309                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5945                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     23600125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23600125                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003555                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003555                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76375.809061                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76375.809061                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           502.829094                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              502255                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1467                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            342.368780                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   502.829094                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982088                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982088                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          510                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            942004                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           942004                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  19147521250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
