{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638211960381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638211960381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 29 12:52:40 2021 " "Processing started: Mon Nov 29 12:52:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638211960381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211960381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Single_Cycle -c RISC_V_Single_Cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Single_Cycle -c RISC_V_Single_Cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211960381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638211961147 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638211961148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/xor_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/xor_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor_2_1 " "Found entity 1: Xor_2_1" {  } { { "../src/Xor_2_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Xor_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/risc_v_single_cycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/risc_v_single_cycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Single_Cycle_TB " "Found entity 1: RISC_V_Single_Cycle_TB" {  } { { "../src/RISC_V_Single_Cycle_TB.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle_TB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/risc_v_single_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/risc_v_single_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Single_Cycle " "Found entity 1: RISC_V_Single_Cycle" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../src/Register_File.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Register_File.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../src/Register.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Memory " "Found entity 1: Program_Memory" {  } { { "../src/Program_Memory.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Program_Memory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "../src/PC_Register.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/PC_Register.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/mux_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/mux_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRegisterFile " "Found entity 1: MUXRegisterFile" {  } { { "../src/MUX_Register_File.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/MUX_Register_File.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/multiplexer_3_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/multiplexer_3_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_3_to_1 " "Found entity 1: Multiplexer_3_to_1" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/multiplexer_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/multiplexer_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_2_to_1 " "Found entity 1: Multiplexer_2_to_1" {  } { { "../src/Multiplexer_2_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_2_to_1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB " "Found entity 1: MEM_WB" {  } { { "../src/MEM_WB.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/MEM_WB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/immediate_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/immediate_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Unit " "Found entity 1: Immediate_Unit" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Immediate_Unit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972638 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IF_ID.v(17) " "Verilog HDL information at IF_ID.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "../src/IF_ID.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/IF_ID.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638211972640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "../src/IF_ID.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/IF_ID.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "../src/ID_EX.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/ID_EX.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/hazard_values.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/hazard_values.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hazard_Values " "Found entity 1: Hazard_Values" {  } { { "../src/Hazard_Values.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Hazard_Values.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/hazard_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/hazard_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAZARD_UNIT " "Found entity 1: HAZARD_UNIT" {  } { { "../src/HAZARD_UNIT.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/HAZARD_UNIT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/forward_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/forward_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forward_UNIT " "Found entity 1: Forward_UNIT" {  } { { "../src/Forward_UNIT.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Forward_UNIT.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM " "Found entity 1: EX_MEM" {  } { { "../src/EX_MEM.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/EX_MEM.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/decoder_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/decoder_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Register_File " "Found entity 1: Decoder_Register_File" {  } { { "../src/Decoder_Register_File.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Decoder_Register_File.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../src/Data_Memory.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Data_Memory.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../src/Control.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/and_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/and_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_2_1 " "Found entity 1: And_2_1" {  } { { "../src/And_2_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/And_2_1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../src/ALU_Control.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/ALU_Control.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/ALU.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pipeline_v3/src/adder_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pipeline_v3/src/adder_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_32_Bits " "Found entity 1: Adder_32_Bits" {  } { { "../src/Adder_32_Bits.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Adder_32_Bits.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638211972667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Single_Cycle " "Elaborating entity \"RISC_V_Single_Cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638211972713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_32_Bits Adder_32_Bits:PC_PLUS_4 " "Elaborating entity \"Adder_32_Bits\" for hierarchy \"Adder_32_Bits:PC_PLUS_4\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PC_PLUS_4" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Register PC_Register:PROGRAM_COUNTER " "Elaborating entity \"PC_Register\" for hierarchy \"PC_Register:PROGRAM_COUNTER\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PROGRAM_COUNTER" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Memory Program_Memory:PROGRAM_MEMORY " "Elaborating entity \"Program_Memory\" for hierarchy \"Program_Memory:PROGRAM_MEMORY\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PROGRAM_MEMORY" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972760 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "8 0 255 Program_Memory.v(34) " "Verilog HDL warning at Program_Memory.v(34): number of words (8) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../src/Program_Memory.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Program_Memory.v" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1638211972760 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Program_Memory.v(30) " "Net \"rom.data_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638211972761 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Program_Memory.v(30) " "Net \"rom.waddr_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638211972761 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Program_Memory.v(30) " "Net \"rom.we_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1638211972761 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:Fetch_Decode_Reg " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:Fetch_Decode_Reg\"" {  } { { "../src/RISC_V_Single_Cycle.v" "Fetch_Decode_Reg" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:CONTROL_UNIT " "Elaborating entity \"Control\" for hierarchy \"Control:CONTROL_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "CONTROL_UNIT" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAZARD_UNIT HAZARD_UNIT:HAZARD_UNIT " "Elaborating entity \"HAZARD_UNIT\" for hierarchy \"HAZARD_UNIT:HAZARD_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "HAZARD_UNIT" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_2_to_1 Multiplexer_2_to_1:MUX_HAZARD " "Elaborating entity \"Multiplexer_2_to_1\" for hierarchy \"Multiplexer_2_to_1:MUX_HAZARD\"" {  } { { "../src/RISC_V_Single_Cycle.v" "MUX_HAZARD" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:ALU_CONTROL_UNIT " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:ALU_CONTROL_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ALU_CONTROL_UNIT" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:REGISTER_FILE_UNIT " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "REGISTER_FILE_UNIT" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_Register_File Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE " "Elaborating entity \"Decoder_Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\"" {  } { { "../src/Register_File.v" "DECODER_REG_FILE" { Text "C:/PROJECTS/PIPELINE_V3/src/Register_File.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register_File:REGISTER_FILE_UNIT\|Register:Register_zero " "Elaborating entity \"Register\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Register:Register_zero\"" {  } { { "../src/Register_File.v" "Register_zero" { Text "C:/PROJECTS/PIPELINE_V3/src/Register_File.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register_File:REGISTER_FILE_UNIT\|Register:Register_sp " "Elaborating entity \"Register\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Register:Register_sp\"" {  } { { "../src/Register_File.v" "Register_sp" { Text "C:/PROJECTS/PIPELINE_V3/src/Register_File.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRegisterFile Register_File:REGISTER_FILE_UNIT\|MUXRegisterFile:MUXRegister1 " "Elaborating entity \"MUXRegisterFile\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|MUXRegisterFile:MUXRegister1\"" {  } { { "../src/Register_File.v" "MUXRegister1" { Text "C:/PROJECTS/PIPELINE_V3/src/Register_File.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate_Unit Immediate_Unit:IMM_UNIT " "Elaborating entity \"Immediate_Unit\" for hierarchy \"Immediate_Unit:IMM_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "IMM_UNIT" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:Decode_Execute_Reg " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:Decode_Execute_Reg\"" {  } { { "../src/RISC_V_Single_Cycle.v" "Decode_Execute_Reg" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_2_to_1 Multiplexer_2_to_1:MUX_REG_IMM " "Elaborating entity \"Multiplexer_2_to_1\" for hierarchy \"Multiplexer_2_to_1:MUX_REG_IMM\"" {  } { { "../src/RISC_V_Single_Cycle.v" "MUX_REG_IMM" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_UNIT " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ALU_UNIT" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972810 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(58) " "Verilog HDL warning at ALU.v(58): converting signed shift amount to unsigned" {  } { { "../src/ALU.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/ALU.v" 58 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1638211972811 "|RISC_V_Single_Cycle|ALU:ALU_UNIT"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(61) " "Verilog HDL warning at ALU.v(61): converting signed shift amount to unsigned" {  } { { "../src/ALU.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/ALU.v" 61 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1638211972811 "|RISC_V_Single_Cycle|ALU:ALU_UNIT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_3_to_1 Multiplexer_3_to_1:Multiplexer_A " "Elaborating entity \"Multiplexer_3_to_1\" for hierarchy \"Multiplexer_3_to_1:Multiplexer_A\"" {  } { { "../src/RISC_V_Single_Cycle.v" "Multiplexer_A" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972812 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Multiplexer_3_to_1.v(26) " "Verilog HDL Case Statement warning at Multiplexer_3_to_1.v(26): incomplete case statement has no default case item" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 26 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1638211972813 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Mux_Output_o Multiplexer_3_to_1.v(25) " "Verilog HDL Always Construct warning at Multiplexer_3_to_1.v(25): inferring latch(es) for variable \"Mux_Output_o\", which holds its previous value in one or more paths through the always construct" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1638211972813 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[0\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[0\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972813 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[1\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[1\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972813 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[2\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[2\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972813 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[3\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[3\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972813 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[4\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[4\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[5\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[5\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[6\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[6\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[7\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[7\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[8\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[8\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[9\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[9\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[10\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[10\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[11\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[11\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[12\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[12\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[13\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[13\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[14\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[14\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[15\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[15\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[16\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[16\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[17\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[17\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[18\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[18\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[19\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[19\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[20\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[20\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[21\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[21\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[22\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[22\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[23\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[23\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[24\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[24\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972814 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[25\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[25\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972815 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[26\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[26\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972815 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[27\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[27\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972815 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[28\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[28\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972815 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[29\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[29\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972815 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[30\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[30\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972815 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Mux_Output_o\[31\] Multiplexer_3_to_1.v(25) " "Inferred latch for \"Mux_Output_o\[31\]\" at Multiplexer_3_to_1.v(25)" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211972815 "|RISC_V_Single_Cycle|Multiplexer_3_to_1:Multiplexer_A"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forward_UNIT Forward_UNIT:Forward_UNIT " "Elaborating entity \"Forward_UNIT\" for hierarchy \"Forward_UNIT:Forward_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "Forward_UNIT" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_2_to_1 Multiplexer_2_to_1:MUX_WB_FLUSH " "Elaborating entity \"Multiplexer_2_to_1\" for hierarchy \"Multiplexer_2_to_1:MUX_WB_FLUSH\"" {  } { { "../src/RISC_V_Single_Cycle.v" "MUX_WB_FLUSH" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_2_to_1 Multiplexer_2_to_1:MUX_MEM_FLUSH " "Elaborating entity \"Multiplexer_2_to_1\" for hierarchy \"Multiplexer_2_to_1:MUX_MEM_FLUSH\"" {  } { { "../src/RISC_V_Single_Cycle.v" "MUX_MEM_FLUSH" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM EX_MEM:EX_MEM " "Elaborating entity \"EX_MEM\" for hierarchy \"EX_MEM:EX_MEM\"" {  } { { "../src/RISC_V_Single_Cycle.v" "EX_MEM" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:Data_Memory " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:Data_Memory\"" {  } { { "../src/RISC_V_Single_Cycle.v" "Data_Memory" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB MEM_WB:MEM_WB " "Elaborating entity \"MEM_WB\" for hierarchy \"MEM_WB:MEM_WB\"" {  } { { "../src/RISC_V_Single_Cycle.v" "MEM_WB" { Text "C:/PROJECTS/PIPELINE_V3/src/RISC_V_Single_Cycle.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211972833 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/PROJECTS/PIPELINE_V3/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_380ed46.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/PROJECTS/PIPELINE_V3/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_380ed46.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1638211973534 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Data_Memory:Data_Memory\|ram " "RAM logic \"Data_Memory:Data_Memory\|ram\" is uninferred due to asynchronous read logic" {  } { { "../src/Data_Memory.v" "ram" { Text "C:/PROJECTS/PIPELINE_V3/src/Data_Memory.v" 33 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1638211973566 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Program_Memory:PROGRAM_MEMORY\|rom " "RAM logic \"Program_Memory:PROGRAM_MEMORY\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/Program_Memory.v" "rom" { Text "C:/PROJECTS/PIPELINE_V3/src/Program_Memory.v" 30 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1638211973566 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\|Ram0 " "RAM logic \"Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/Decoder_Register_File.v" "Ram0" { Text "C:/PROJECTS/PIPELINE_V3/src/Decoder_Register_File.v" 20 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1638211973566 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1638211973566 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/PROJECTS/PIPELINE_V3/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_380ed46.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/PROJECTS/PIPELINE_V3/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_380ed46.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1638211973570 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[31\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[31\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[30\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[30\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[29\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[29\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[28\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[28\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[27\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[27\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973831 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[26\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[26\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[25\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[25\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[24\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[24\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[23\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[23\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[22\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[22\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[21\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[21\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[20\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[20\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[19\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[19\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[18\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[18\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[17\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[17\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[16\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[16\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973832 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[15\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[15\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[14\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[14\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[13\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[13\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[12\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[12\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[11\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[11\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[10\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[10\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[9\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[9\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[8\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[8\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[7\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[7\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[6\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[6\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973833 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[5\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[5\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[4\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[4\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[3\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[3\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[2\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[2\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[1\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[1\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[0\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_A\|Mux_Output_o\[0\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[31\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[31\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[30\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[30\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[29\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[29\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[28\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[28\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[27\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[27\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973834 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[26\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[26\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[25\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[25\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[24\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[24\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[23\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[23\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[22\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[22\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[21\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[21\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[20\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[20\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[19\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[19\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[18\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[18\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973835 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[17\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[17\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[16\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[16\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[15\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[15\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[14\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[14\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[13\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[13\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[12\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[12\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[11\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[11\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[10\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[10\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[9\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[9\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[8\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[8\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973836 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[7\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[7\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[6\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[6\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[5\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[5\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[4\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[4\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[3\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[3\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[2\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[2\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[1\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[1\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973837 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[0\] " "LATCH primitive \"Multiplexer_3_to_1:Multiplexer_B\|Mux_Output_o\[0\]\" is permanently enabled" {  } { { "../src/Multiplexer_3_to_1.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Multiplexer_3_to_1.v" 25 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1638211973837 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638211977711 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/Register.v" "" { Text "C:/PROJECTS/PIPELINE_V3/src/Register.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1638211978021 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1638211978021 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638211982479 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "790 " "790 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638211996906 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/PROJECTS/PIPELINE_V3/proj_quartus/output_files/RISC_V_Single_Cycle.map.smsg " "Generated suppressed messages file C:/PROJECTS/PIPELINE_V3/proj_quartus/output_files/RISC_V_Single_Cycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211997284 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638211998052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638211998052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15490 " "Implemented 15490 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638211998894 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638211998894 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15456 " "Implemented 15456 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638211998894 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638211998894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 76 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4847 " "Peak virtual memory: 4847 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638211998931 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 12:53:18 2021 " "Processing ended: Mon Nov 29 12:53:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638211998931 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638211998931 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638211998931 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638211998931 ""}
