INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPUexperiment/Experiment2/alu/alu.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'C' is not allowed [E:/CPUexperiment/Experiment2/alu/alu.srcs/sources_1/new/alu.v:9]
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'C' is not allowed [E:/CPUexperiment/Experiment2/alu/alu.srcs/sources_1/new/alu.v:56]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Over' is not allowed [E:/CPUexperiment/Experiment2/alu/alu.srcs/sources_1/new/alu.v:57]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/CPUexperiment/Experiment2/alu/alu.srcs/sim_1/new/alu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_tb
WARNING: [VRFC 10-2096] empty statement in sequential block [E:/CPUexperiment/Experiment2/alu/alu.srcs/sim_1/new/alu_tb.v:39]
WARNING: [VRFC 10-2292] extra semicolon is not allowed here in this dialect. Use SystemVerilog mode [E:/CPUexperiment/Experiment2/alu/alu.srcs/sim_1/new/alu_tb.v:172]
