Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Sep 27 16:49:24 2025
| Host         : mdxps15 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    28 |
|    Minimum number of control sets                        |    28 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   104 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    28 |
| >= 0 to < 4        |     9 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              24 |            6 |
| No           | Yes                   | No                     |              27 |           13 |
| Yes          | No                    | No                     |              16 |            4 |
| Yes          | No                    | Yes                    |              42 |           11 |
| Yes          | Yes                   | No                     |             131 |           48 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |                    Enable Signal                    | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | ezp_uart_rx_inst/uart_rx_0/next_byte_mem[3]         | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/uart_rx_0/next_byte_mem[6]         | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/uart_rx_0/next_byte_mem[7]         | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/uart_rx_0/next_byte_mem[4]         | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/uart_rx_0/next_byte_mem[0]         | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/uart_rx_0/next_byte_mem[5]         | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/uart_rx_0/next_byte_mem[1]         | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | ezp_uart_tx_inst/u_uart_tx/next_tx_data             | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/uart_rx_0/next_byte_mem[2]         | rst_IBUF         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/fifo_0/rd_ptr0                     | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | ezp_uart_tx_inst/fifo_0/rd_ptr0                     | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/fifo_0/wr_ptr0                     | rst_IBUF         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | ezp_uart_tx_inst/fifo_0/wr_ptr0                     | rst_IBUF         |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/fifo_1/rd_ptr0                     | rst_IBUF         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/fifo_1/E[0]                        | rst_IBUF         |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/fifo_0/o_data[7]_i_1_n_0           |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | ezp_uart_tx_inst/fifo_0/o_data[7]_i_1__1_n_0        |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/ezp_encode_0/pkt_type[7]_i_1_n_0   | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/ezp_encode_0/pkt_length[7]_i_1_n_0 | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/ezp_encode_0/checksum[7]_i_1_n_0   | rst_IBUF         |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | ezp_uart_tx_inst/u_uart_tx/next_byte_mem            | rst_IBUF         |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/fifo_0/p_0_in0_out                 |                  |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | ezp_uart_tx_inst/fifo_0/mem_reg_0_15_0_5_i_1__0_n_0 |                  |                2 |             12 |         6.00 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/uart_rx_0/next_clk_count_0         | rst_IBUF         |                2 |             14 |         7.00 |
|  clk_IBUF_BUFG | ezp_uart_tx_inst/u_uart_tx/clk_count[13]_i_1__0_n_0 | rst_IBUF         |                6 |             14 |         2.33 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/ezp_encode_0/pd[15]_i_1_n_0        | rst_IBUF         |                4 |             18 |         4.50 |
|  clk_IBUF_BUFG |                                                     | rst_IBUF         |               19 |             51 |         2.68 |
|  clk_IBUF_BUFG | ezp_uart_rx_inst/fifo_1/o_valid_reg_0[0]            | rst_IBUF         |               19 |             60 |         3.16 |
+----------------+-----------------------------------------------------+------------------+------------------+----------------+--------------+


