
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126613                       # Number of seconds simulated
sim_ticks                                126612683500                       # Number of ticks simulated
final_tick                               183846612250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 112005                       # Simulator instruction rate (inst/s)
host_op_rate                                   208515                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5921136                       # Simulator tick rate (ticks/s)
host_mem_usage                               17325060                       # Number of bytes of host memory used
host_seconds                                 21383.17                       # Real time elapsed on the host
sim_insts                                  2395013445                       # Number of instructions simulated
sim_ops                                    4458722082                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus_10.inst        12416                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_10.data         7744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_11.inst        14656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_11.data         8064                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_12.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_12.data         7360                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_13.inst        14848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_13.data         7744                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total             85888                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_10.inst        12416                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_11.inst        14656                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_12.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_13.inst        14848                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        54976                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks        79936                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          79936                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus_10.inst          194                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_10.data          121                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_11.inst          229                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_11.data          126                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_12.inst          204                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_12.data          115                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_13.inst          232                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_13.data          121                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               1342                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks         1249                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1249                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus_10.inst        98063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_10.data        61163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_11.inst       115755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_11.data        63690                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_12.inst       103118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_12.data        58130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_13.inst       117271                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_13.data        61163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total               678352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_10.inst        98063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_11.inst       115755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_12.inst       103118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_13.inst       117271                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          434206                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks        631343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total              631343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks        631343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_10.inst        98063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_10.data        61163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_11.inst       115755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_11.data        63690                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_12.inst       103118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_12.data        58130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_13.inst       117271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_13.data        61163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             1309695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples      1249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_10.inst::samples       194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_10.data::samples       121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_11.inst::samples       229.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_11.data::samples       126.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_12.inst::samples       204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_12.data::samples       115.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_13.inst::samples       232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_13.data::samples       121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017860                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.130271778800                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds           68                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds           68                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState               4477                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState              1140                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                       1342                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                      1249                       # Number of write requests accepted
system.mem_ctrls0.readBursts                     1342                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                    1249                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                 85888                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                  76736                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                  85888                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys               79936                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0               43                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               40                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2               59                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3               72                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4               60                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5               35                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6               29                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7               35                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8               21                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9               23                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10              22                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11              48                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12              96                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13              38                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14              31                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15              35                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16              43                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17              35                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18              25                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19              45                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20              81                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21              63                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22              52                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23              35                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24              19                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25               7                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26              49                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27              62                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28              42                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29              43                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30              30                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31              24                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0               48                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1               35                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2               55                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3               68                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4               45                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5               27                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6               27                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7               32                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8               19                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9               18                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10              24                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11              46                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12              88                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13              43                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14              24                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15              31                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16              40                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17              30                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18              22                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19              50                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20              63                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21              63                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22              33                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23              21                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24              15                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               7                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26              49                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27              49                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28              40                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29              42                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30              28                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31              17                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                 125596658000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                 1342                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                1249                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                   1071                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                    159                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                     46                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                     34                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                     16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      9                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                    53                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                    53                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                    62                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                    66                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                    65                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                    68                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                    69                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                    72                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                    70                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                    69                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                    69                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                    69                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                    68                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                    72                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                    72                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                    68                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                    69                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                    68                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples         1807                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean    89.996680                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    79.017273                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    65.538117                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::64-127         1409     77.97%     77.97% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-191          242     13.39%     91.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::192-255           76      4.21%     95.57% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-319           34      1.88%     97.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::320-383           22      1.22%     98.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-447           10      0.55%     99.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::448-511            7      0.39%     99.61% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-575            1      0.06%     99.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::576-639            4      0.22%     99.89% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-703            1      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::704-767            1      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         1807                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples           68                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     19.720588                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    18.818111                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     7.722511                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11            2      2.94%      2.94% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13            4      5.88%      8.82% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15            7     10.29%     19.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17           17     25.00%     44.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19           12     17.65%     61.76% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21            5      7.35%     69.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23            9     13.24%     82.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25            5      7.35%     89.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27            4      5.88%     95.59% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31            1      1.47%     97.06% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33            1      1.47%     98.53% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::70-71            1      1.47%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total           68                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples           68                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.632353                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.604284                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.991071                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16              16     23.53%     23.53% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18              47     69.12%     92.65% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               3      4.41%     97.06% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               2      2.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total           68                       # Writes before turning the bus around for reads
system.mem_ctrls0.masterReadBytes::.switch_cpus_10.inst        12416                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_10.data         7744                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_11.inst        14656                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_11.data         8064                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_12.inst        13056                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_12.data         7360                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_13.inst        14848                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_13.data         7744                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks        76736                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus_10.inst 98062.845338871601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_10.data 61162.908690739510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_11.inst 115754.595786606180                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_11.data 63690.301611844443                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_12.inst 103117.631181081480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_12.data 58130.037185413581                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_13.inst 117271.031539269141                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_13.data 61162.908690739510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 606068.822480964242                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus_10.inst          194                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_10.data          121                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_11.inst          229                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_11.data          126                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_12.inst          204                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_12.data          115                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_13.inst          232                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_13.data          121                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks         1249                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_10.inst     27712150                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_10.data     15136760                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_11.inst     35840279                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_11.data     17473330                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_12.inst     31645229                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_12.data     15103610                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_13.inst     29790970                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_13.data     18515890                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 4879451968351                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_10.inst    142846.13                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_10.data    125097.19                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_11.inst    156507.77                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_11.data    138677.22                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_12.inst    155123.67                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_12.data    131335.74                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_13.inst    128409.35                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_13.data    153023.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks 3906686924.22                       # Per-master write average memory access latency
system.mem_ctrls0.totQLat                   167250098                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat              191218218                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                   5045920                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                   124627.49                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   3760.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat              142487.49                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     17021.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.02                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     55.94                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                     441                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                    293                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                32.86                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               23.46                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                  48474202.24                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   28.33                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy            2459761.920000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy           1828848.960000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy               2131920                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        160414910.400001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy        128389670.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy        18452762.496000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy   499950896.640000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy   270156225.600000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy    35742013826.160011                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          36825798822.816048                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           290.853948                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime        125348423379                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     38102080                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF     88400000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF 123920959590                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN   1125654020                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT    137606581                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN   1301963479                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy            2248701.840000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy           1743662.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy               1925496                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        158055867.600001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        135384342.240000                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy        18571392.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy   475405255.680000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy   273372830.400000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy    35754242891.520004                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          36821090988.480049                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           290.816765                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime        123098952450                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     38862920                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF     87100000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF 123959054370                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN   1139051410                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT    150577920                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN   1238039130                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus_10.inst        14400                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_10.data         7104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_11.inst        13056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_11.data         7232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_12.inst        14720                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_12.data         7744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_13.inst        12416                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_13.data         7232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             83904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_10.inst        14400                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_11.inst        13056                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_12.inst        14720                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_13.inst        12416                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        54592                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks        79488                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          79488                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus_10.inst          225                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_10.data          111                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_11.inst          204                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_11.data          113                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_12.inst          230                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_12.data          121                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_13.inst          194                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_13.data          113                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1311                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks         1242                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              1242                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus_10.inst       113733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_10.data        56108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_11.inst       103118                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_11.data        57119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_12.inst       116260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_12.data        61163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_13.inst        98063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_13.data        57119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total               662682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_10.inst       113733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_11.inst       103118                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_12.inst       116260                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_13.inst        98063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          431173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks        627804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total              627804                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks        627804                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_10.inst       113733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_10.data        56108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_11.inst       103118                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_11.data        57119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_12.inst       116260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_12.data        61163                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_13.inst        98063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_13.data        57119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total             1290487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples      1242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_10.inst::samples       225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_10.data::samples       111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_11.inst::samples       204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_11.data::samples       113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_12.inst::samples       230.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_12.data::samples       121.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_13.inst::samples       194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_13.data::samples       113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017860                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.131968808540                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds           66                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds           66                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState               4343                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState              1118                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                       1311                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                      1242                       # Number of write requests accepted
system.mem_ctrls1.readBursts                     1311                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                    1242                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                 83904                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                  75520                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                  83904                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys               79488                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0               49                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1               35                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2               57                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3               74                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4               57                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5               39                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6               31                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7               38                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8               16                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9               12                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10              26                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11              50                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12              97                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13              47                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14              30                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15              22                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16              46                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17              37                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18              23                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19              62                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20              81                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21              58                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22              41                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23              26                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24              23                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25               7                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26              48                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27              61                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28              33                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29              28                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30              36                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31              21                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0               41                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1               37                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2               58                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               61                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4               41                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5               37                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6               27                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               29                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8               15                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9               16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10              16                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11              48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              83                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13              37                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              30                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15              21                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16              40                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17              36                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18              22                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19              48                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20              75                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21              46                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22              40                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23              30                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24              22                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25               7                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26              34                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27              59                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28              34                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29              28                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30              34                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31              28                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                 125597269499                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 1311                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                1242                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                   1052                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    160                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                     45                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                     22                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                     13                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      7                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      4                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      3                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                    56                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                    58                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                    62                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                    63                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                    64                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                    68                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                    68                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                    69                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                    69                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                    70                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                    71                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                    68                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                    67                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                    70                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                    72                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                    68                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                    66                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                    66                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples         1754                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean    90.891676                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    80.040828                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    63.197720                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::64-127         1338     76.28%     76.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-191          252     14.37%     90.65% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::192-255           88      5.02%     95.67% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-319           35      2.00%     97.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::320-383           18      1.03%     98.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-447           15      0.86%     99.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::448-511            5      0.29%     99.83% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-575            1      0.06%     99.89% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::576-639            1      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::832-895            1      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         1754                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples           66                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     19.545455                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    18.554610                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     7.829298                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-9              3      4.55%      4.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-13            3      4.55%      9.09% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15            6      9.09%     18.18% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17           15     22.73%     40.91% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19           10     15.15%     56.06% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21           10     15.15%     71.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23           11     16.67%     87.88% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25            3      4.55%     92.42% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27            1      1.52%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29            2      3.03%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31            1      1.52%     98.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::70-71            1      1.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total           66                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples           66                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.878788                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.848641                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.059973                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16              10     15.15%     15.15% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               1      1.52%     16.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18              46     69.70%     86.36% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               8     12.12%     98.48% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23               1      1.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total           66                       # Writes before turning the bus around for reads
system.mem_ctrls1.masterReadBytes::.switch_cpus_10.inst        14400                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_10.data         7104                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_11.inst        13056                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_11.data         7232                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_12.inst        14720                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_12.data         7744                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_13.inst        12416                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_13.data         7232                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks        75520                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus_10.inst 113732.681449722222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_10.data 56108.122848529631                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_11.inst 103117.631181081480                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_11.data 57119.080016971609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_12.inst 116260.074370827162                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_12.data 61162.908690739510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_13.inst 98062.845338871601                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_13.data 57119.080016971609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 596464.729380765464                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus_10.inst          225                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_10.data          111                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_11.inst          204                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_11.data          113                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_12.inst          230                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_12.data          121                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_13.inst          194                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_13.data          113                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks         1242                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_10.inst     30742069                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_10.data     11900690                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_11.inst     30854170                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_11.data     11232280                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_12.inst     30226880                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_12.data     13668830                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_13.inst     27452039                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_13.data     12159960                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 4119785337828                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_10.inst    136631.42                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_10.data    107213.42                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_11.inst    151245.93                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_11.data     99400.71                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_12.inst    131421.22                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_12.data    112965.54                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_13.inst    141505.36                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_13.data    107610.27                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks 3317057437.86                       # Per-master write average memory access latency
system.mem_ctrls1.totQLat                   144822458                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat              168236918                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                   4929360                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                   110467.17                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   3760.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat              128327.17                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.66                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     17021.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.01                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.03                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     56.56                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                     448                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                    289                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                34.17                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               23.27                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                  49195953.58                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   28.87                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy            2316449.520000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy           1810214.400000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy          2020248.000000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        144845227.920000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy        118938158.640000                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy        16624048.896000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy   450108096.000000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy   243722899.200000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy    35811892805.759995                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          36792278148.336044                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           290.589198                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime        124401355951                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     34346781                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF     79820000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF 124181511410                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN   1015508420                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT    129350558                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN   1172148581                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy            2253913.200000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy           1679772.480000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy               1972872                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        131162779.680000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        119482035.120000                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy        14354928.000000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy   399351705.600000                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy   221163801.600000                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy    35871242683.680000                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          36762704997.840019                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           290.355626                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime        124899359650                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     29290660                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF     72280000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF 124412310830                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    921514960                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT    137313730                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN   1039975570                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   21                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::OFF  126612685750                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          253533910                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          4834320                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            52.444586                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    82.778268                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data   429.221732                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.161676                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.838324                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           73                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1985448096                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1985448096                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data    165721197                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      165721197                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data     72510818                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      72510818                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data    238232015                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       238232015                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data    238232015                       # number of overall hits
system.cpu0.dcache.overall_hits::total      238232015                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data      8737125                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      8737125                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data       607646                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       607646                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data      9344771                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9344771                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data      9344771                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9344771                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data  46014043750                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  46014043750                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data   3427146356                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   3427146356                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data  49441190106                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  49441190106                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data  49441190106                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  49441190106                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data    174458322                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    174458322                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data     73118464                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     73118464                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data    247576786                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    247576786                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data    247576786                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    247576786                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.050081                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.050081                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.008310                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.008310                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.037745                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037745                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.037745                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.037745                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data  5266.497131                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  5266.497131                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data  5640.037713                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  5640.037713                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data  5290.786698                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  5290.786698                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data  5290.786698                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  5290.786698                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs       313586                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            65814                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.764731                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      4057782                       # number of writebacks
system.cpu0.dcache.writebacks::total          4057782                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data      4459070                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4459070                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus_10.data         5714                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5714                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data      4464784                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4464784                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data      4464784                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4464784                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data      4278055                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      4278055                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data       601932                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       601932                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data      4879987                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      4879987                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data      4879987                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      4879987                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data  19630031500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  19630031500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data   2805249856                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   2805249856                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data  22435281356                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  22435281356                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data  22435281356                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  22435281356                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.024522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.024522                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.008232                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.008232                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.019711                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.019711                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.019711                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.019711                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data  4588.541171                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  4588.541171                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data  4660.409907                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4660.409907                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data  4597.405968                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total  4597.405968                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data  4597.405968                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total  4597.405968                       # average overall mshr miss latency
system.cpu0.dcache.replacements               4833808                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.661346                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          151435468                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           389972                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           388.323951                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   136.299701                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst   372.361645                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.266210                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.727269                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993479                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           56                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          325                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        773993308                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       773993308                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst     96285176                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       96285176                       # number of ReadReq hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst     96285176                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        96285176                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst     96285176                       # number of overall hits
system.cpu0.icache.overall_hits::total       96285176                       # number of overall hits
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst       415305                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       415305                       # number of ReadReq misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst       415305                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        415305                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst       415305                       # number of overall misses
system.cpu0.icache.overall_misses::total       415305                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst   2228565244                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2228565244                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst   2228565244                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2228565244                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst   2228565244                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2228565244                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst     96700481                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     96700481                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst     96700481                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     96700481                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst     96700481                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     96700481                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.004295                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004295                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.004295                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004295                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.004295                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004295                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst  5366.092977                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total  5366.092977                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst  5366.092977                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total  5366.092977                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst  5366.092977                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total  5366.092977                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6421                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               85                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    75.541176                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       343574                       # number of writebacks
system.cpu0.icache.writebacks::total           343574                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst        25845                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        25845                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst        25845                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        25845                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst        25845                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        25845                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst       389460                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       389460                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst       389460                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       389460                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst       389460                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       389460                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst   1766142744                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1766142744                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst   1766142744                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1766142744                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst   1766142744                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1766142744                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.004027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.004027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.004027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.004027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.004027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.004027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst  4534.850162                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total  4534.850162                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst  4534.850162                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total  4534.850162                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst  4534.850162                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total  4534.850162                       # average overall mshr miss latency
system.cpu0.icache.replacements                343574                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          11033790                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs            7716                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs         1429.988336                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks   376.561605                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst   521.872985                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data  2192.652488                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst   337.870098                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data   667.042824                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.091934                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.127410                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.535316                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.082488                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.162852                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         4037                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        41569372                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       41569372                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      4057782                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      4057782                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::.writebacks       339552                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       339552                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus_10.data        46181                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        46181                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus_10.data       555022                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       555022                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus_10.inst       341999                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total       341999                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus_10.data      4276699                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      4276699                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.inst       341999                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.data      4831721                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        5173720                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.inst       341999                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.data      4831721                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       5173720                       # number of overall hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data         1055                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total         1055                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst          898                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          898                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data         1032                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total         1032                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst          898                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data         2087                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total         2985                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst          898                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data         2087                       # number of overall misses
system.cpu0.l2cache.overall_misses::total         2985                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data     28297250                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     28297250                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst     91627750                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     91627750                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data     44476500                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total     44476500                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst     91627750                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data     72773750                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total    164401500                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst     91627750                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data     72773750                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total    164401500                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      4057782                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      4057782                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       339552                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       339552                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus_10.data        46181                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        46181                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data       556077                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       556077                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst       342897                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total       342897                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data      4277731                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      4277731                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst       342897                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data      4833808                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      5176705                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst       342897                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data      4833808                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      5176705                       # number of overall (read+write) accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data     0.001897                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.001897                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst     0.002619                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.002619                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.000241                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.000241                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst     0.002619                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data     0.000432                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.000577                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst     0.002619                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data     0.000432                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.000577                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 26822.037915                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 26822.037915                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst 102035.356347                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 102035.356347                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 43097.383721                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 43097.383721                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst 102035.356347                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 34870.028749                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 55075.879397                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst 102035.356347                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 34870.028749                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 55075.879397                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks         1961                       # number of writebacks
system.cpu0.l2cache.writebacks::total            1961                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::.writebacks           15                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total           15                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data         1055                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total         1055                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst          898                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          898                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data         1032                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total         1032                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst          898                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data         2087                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total         2985                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst          898                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data         2087                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total         2985                       # number of overall MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data     25132250                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     25132250                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst     88933750                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     88933750                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data     41380500                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total     41380500                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst     88933750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data     66512750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total    155446500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst     88933750                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data     66512750                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total    155446500                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.001897                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.001897                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst     0.002619                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.002619                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.000241                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000241                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.002619                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.000432                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.000577                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.002619                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.000432                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.000577                       # mshr miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 23822.037915                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 23822.037915                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst 99035.356347                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 99035.356347                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 40097.383721                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 40097.383721                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 99035.356347                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 31870.028749                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 52075.879397                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 99035.356347                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 31870.028749                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 52075.879397                       # average overall mshr miss latency
system.cpu0.l2cache.replacements                 3620                       # number of replacements
system.cpu0.tol2bus.snoop_filter.tot_requests     10446831                       # Total number of requests made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_requests      5178313                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_requests       134762                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.snoop_filter.tot_snoops          590                       # Total number of snoops made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_snoops          590                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu0.tol2bus.trans_dist::ReadResp      4667191                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackDirty      4059743                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackClean       343574                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::CleanEvict       777687                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeReq        46181                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeResp        46181                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExReq       556077                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExResp       556077                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadCleanReq       389460                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadSharedReq      4277731                       # Transaction distribution
system.cpu0.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side      1075931                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     14593786                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count::total         15669717                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side     43934144                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    569061760                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size::total         612995904                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.snoops                      50185                       # Total snoops (count)
system.cpu0.tol2bus.snoopTraffic              3105536                       # Total snoop traffic (bytes)
system.cpu0.tol2bus.snoop_fanout::samples      5273071                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::mean       0.025671                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::stdev      0.158151                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::0           5137707     97.43%     97.43% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::1            135364      2.57%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::total       5273071                       # Request fanout histogram
system.cpu0.tol2bus.reqLayer0.occupancy    4812458956                       # Layer occupancy (ticks)
system.cpu0.tol2bus.reqLayer0.utilization          3.8                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer0.occupancy    292648278                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer1.occupancy   3636905279                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   21                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::OFF  126612685750                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          253074773                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4817791                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            52.529214                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    78.049019                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data   433.950981                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.152439                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.847561                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          172                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1981596615                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1981596615                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data    165537309                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      165537309                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data     72251949                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      72251949                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data    237789258                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       237789258                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data    237789258                       # number of overall hits
system.cpu1.dcache.overall_hits::total      237789258                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data      8699164                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8699164                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data       608995                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       608995                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data      9308159                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9308159                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data      9308159                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9308159                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data  45857342500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  45857342500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data   3458413756                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   3458413756                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data  49315756256                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  49315756256                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data  49315756256                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  49315756256                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data    174236473                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    174236473                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data     72860944                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     72860944                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data    247097417                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    247097417                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data    247097417                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    247097417                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.049927                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.049927                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.008358                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.008358                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.037670                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.037670                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.037670                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.037670                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data  5271.465453                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  5271.465453                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data  5678.886947                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  5678.886947                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data  5298.121385                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total  5298.121385                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data  5298.121385                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total  5298.121385                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       309825                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            65495                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.730514                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4177881                       # number of writebacks
system.cpu1.dcache.writebacks::total          4177881                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data      4439070                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4439070                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus_11.data         5554                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5554                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data      4444624                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      4444624                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data      4444624                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      4444624                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data      4260094                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      4260094                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data       603441                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       603441                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data      4863535                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      4863535                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data      4863535                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      4863535                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data  19563383750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  19563383750                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data   2835168756                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2835168756                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data  22398552506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  22398552506                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data  22398552506                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  22398552506                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.024450                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.024450                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.008282                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.008282                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.019683                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.019683                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.019683                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.019683                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data  4592.242272                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  4592.242272                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data  4698.336301                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  4698.336301                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data  4605.405843                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  4605.405843                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data  4605.405843                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  4605.405843                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4817279                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          508.783665                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          151456459                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           392585                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           385.792781                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   130.265989                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst   378.517676                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.254426                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.739292                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993718                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           63                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          324                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        774168649                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       774168649                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst     96303554                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       96303554                       # number of ReadReq hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst     96303554                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        96303554                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst     96303554                       # number of overall hits
system.cpu1.icache.overall_hits::total       96303554                       # number of overall hits
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst       418518                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       418518                       # number of ReadReq misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst       418518                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        418518                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst       418518                       # number of overall misses
system.cpu1.icache.overall_misses::total       418518                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst   2255424244                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2255424244                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst   2255424244                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2255424244                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst   2255424244                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2255424244                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst     96722072                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     96722072                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst     96722072                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     96722072                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst     96722072                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     96722072                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.004327                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004327                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.004327                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004327                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.004327                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004327                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst  5389.073454                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5389.073454                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst  5389.073454                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5389.073454                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst  5389.073454                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5389.073454                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         7595                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs              106                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    71.650943                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       346140                       # number of writebacks
system.cpu1.icache.writebacks::total           346140                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst        26445                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        26445                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst        26445                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        26445                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst        26445                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        26445                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst       392073                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       392073                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst       392073                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       392073                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst       392073                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       392073                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst   1788658244                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1788658244                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst   1788658244                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1788658244                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst   1788658244                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1788658244                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.004054                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.004054                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.004054                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.004054                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.004054                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.004054                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst  4562.054117                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  4562.054117                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst  4562.054117                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  4562.054117                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst  4562.054117                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  4562.054117                       # average overall mshr miss latency
system.cpu1.icache.replacements                346140                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          11005307                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           10043                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs         1095.818680                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   397.662829                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst   493.154591                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data  2213.348702                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst   358.345203                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data   633.488676                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.097086                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.120399                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.540368                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.087487                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.154660                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         4031                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        41466247                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       41466247                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      4177881                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      4177881                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::.writebacks       342234                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       342234                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus_11.data        45094                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        45094                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data       556029                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       556029                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::.switch_cpus_11.inst       343716                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total       343716                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data      4257817                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      4257817                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.inst       343716                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data      4813846                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        5157562                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.inst       343716                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data      4813846                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       5157562                       # number of overall hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus_11.data         1165                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total         1165                       # number of UpgradeReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data         1503                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         1503                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst         1219                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         1219                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data         1930                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total         1930                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst         1219                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data         3433                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total         4652                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst         1219                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data         3433                       # number of overall misses
system.cpu1.l2cache.overall_misses::total         4652                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data     36626500                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     36626500                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst    105960000                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total    105960000                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data     61316500                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total     61316500                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst    105960000                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data     97943000                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total    203903000                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst    105960000                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data     97943000                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total    203903000                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      4177881                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      4177881                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       342234                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       342234                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus_11.data        46259                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        46259                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data       557532                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       557532                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst       344935                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total       344935                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data      4259747                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      4259747                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst       344935                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data      4817279                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      5162214                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst       344935                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data      4817279                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      5162214                       # number of overall (read+write) accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus_11.data     0.025184                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.025184                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.002696                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.002696                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst     0.003534                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.003534                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.000453                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.000453                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst     0.003534                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.000713                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.000901                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst     0.003534                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.000713                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.000901                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data 24368.928809                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 24368.928809                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 86923.707957                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 86923.707957                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 31770.207254                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 31770.207254                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 86923.707957                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 28529.857268                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 43831.255374                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 86923.707957                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 28529.857268                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 43831.255374                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks         2925                       # number of writebacks
system.cpu1.l2cache.writebacks::total            2925                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::.writebacks          542                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total          542                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus_11.data         1165                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total         1165                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data         1503                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         1503                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst         1219                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         1219                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data         1930                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total         1930                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst         1219                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data         3433                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total         4652                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst         1219                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data         3433                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total         4652                       # number of overall MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_11.data     17784975                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total     17784975                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data     32117500                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     32117500                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst    102303000                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    102303000                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data     55526500                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total     55526500                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst    102303000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data     87644000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total    189947000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst    102303000                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data     87644000                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total    189947000                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_11.data     0.025184                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.025184                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.002696                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.002696                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst     0.003534                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.003534                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.000453                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000453                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.003534                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.000713                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.000901                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.003534                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.000713                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.000901                       # mshr miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_11.data 15266.072961                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 15266.072961                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 21368.928809                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 21368.928809                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 83923.707957                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 83923.707957                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 28770.207254                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 28770.207254                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 83923.707957                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 25529.857268                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 40831.255374                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 83923.707957                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 25529.857268                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 40831.255374                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                 5947                       # number of replacements
system.cpu1.tol2bus.snoop_filter.tot_requests     10419030                       # Total number of requests made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_requests      5164356                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_requests       134367                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.snoop_filter.tot_snoops         1762                       # Total number of snoops made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_snoops         1759                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu1.tol2bus.trans_dist::ReadResp      4651820                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackDirty      4180806                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackClean       346140                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::CleanEvict       642422                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeReq        46259                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeResp        46259                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExReq       557532                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExResp       557532                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadCleanReq       392073                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadSharedReq      4259747                       # Transaction distribution
system.cpu1.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side      1083148                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     14544355                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count::total         15627503                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side     44228800                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side    575690240                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size::total         619919040                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.snoops                      53087                       # Total snoops (count)
system.cpu1.tol2bus.snoopTraffic              3204032                       # Total snoop traffic (bytes)
system.cpu1.tol2bus.snoop_fanout::samples      5261560                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::mean       0.025875                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::stdev      0.158766                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::0           5125420     97.41%     97.41% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::1            136137      2.59%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::2                 3      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::total       5261560                       # Request fanout histogram
system.cpu1.tol2bus.reqLayer0.occupancy    4866841704                       # Layer occupancy (ticks)
system.cpu1.tol2bus.reqLayer0.utilization          3.8                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer0.occupancy    294624711                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer1.occupancy   3624529251                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   21                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::OFF  126612685750                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          253325486                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4832164                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            52.424853                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    78.872906                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus_12.data   433.127094                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.154049                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus_12.data     0.845951                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          191                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           69                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          168                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1983762948                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1983762948                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::.switch_cpus_12.data    165565978                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      165565978                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus_12.data     72458017                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      72458017                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::.switch_cpus_12.data    238023995                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       238023995                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus_12.data    238023995                       # number of overall hits
system.cpu2.dcache.overall_hits::total      238023995                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus_12.data      8732971                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      8732971                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus_12.data       609446                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       609446                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::.switch_cpus_12.data      9342417                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       9342417                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.switch_cpus_12.data      9342417                       # number of overall misses
system.cpu2.dcache.overall_misses::total      9342417                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus_12.data  46030412500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  46030412500                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus_12.data   3632716621                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   3632716621                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::.switch_cpus_12.data  49663129121                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  49663129121                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus_12.data  49663129121                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  49663129121                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::.switch_cpus_12.data    174298949                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    174298949                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus_12.data     73067463                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     73067463                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::.switch_cpus_12.data    247366412                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    247366412                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus_12.data    247366412                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    247366412                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus_12.data     0.050103                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.050103                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus_12.data     0.008341                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008341                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus_12.data     0.037768                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037768                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus_12.data     0.037768                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037768                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus_12.data  5270.876601                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  5270.876601                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus_12.data  5960.686625                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total  5960.686625                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus_12.data  5315.875872                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  5315.875872                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus_12.data  5315.875872                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  5315.875872                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       301621                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            65898                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     4.577089                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      4221124                       # number of writebacks
system.cpu2.dcache.writebacks::total          4221124                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus_12.data      4459123                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      4459123                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus_12.data         5667                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5667                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::.switch_cpus_12.data      4464790                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      4464790                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus_12.data      4464790                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      4464790                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus_12.data      4273848                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      4273848                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus_12.data       603779                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       603779                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::.switch_cpus_12.data      4877627                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      4877627                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus_12.data      4877627                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      4877627                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus_12.data  19616087250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  19616087250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus_12.data   3008668621                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   3008668621                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus_12.data  22624755871                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  22624755871                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus_12.data  22624755871                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  22624755871                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus_12.data     0.024520                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.024520                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus_12.data     0.008263                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.008263                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus_12.data     0.019718                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.019718                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus_12.data     0.019718                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.019718                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.data  4589.795250                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  4589.795250                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_12.data  4983.062712                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total  4983.062712                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus_12.data  4638.476019                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  4638.476019                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus_12.data  4638.476019                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  4638.476019                       # average overall mshr miss latency
system.cpu2.dcache.replacements               4831652                       # number of replacements
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          508.545199                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          151470616                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           392424                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           385.987136                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   126.817390                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus_12.inst   381.727809                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.247690                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus_12.inst     0.745562                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993252                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           49                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           60                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          327                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        774282592                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       774282592                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::.switch_cpus_12.inst     96317872                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       96317872                       # number of ReadReq hits
system.cpu2.icache.demand_hits::.switch_cpus_12.inst     96317872                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        96317872                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.switch_cpus_12.inst     96317872                       # number of overall hits
system.cpu2.icache.overall_hits::total       96317872                       # number of overall hits
system.cpu2.icache.ReadReq_misses::.switch_cpus_12.inst       418463                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       418463                       # number of ReadReq misses
system.cpu2.icache.demand_misses::.switch_cpus_12.inst       418463                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        418463                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.switch_cpus_12.inst       418463                       # number of overall misses
system.cpu2.icache.overall_misses::total       418463                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus_12.inst   2251326745                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   2251326745                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::.switch_cpus_12.inst   2251326745                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   2251326745                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus_12.inst   2251326745                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   2251326745                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::.switch_cpus_12.inst     96736335                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     96736335                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::.switch_cpus_12.inst     96736335                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     96736335                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus_12.inst     96736335                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     96736335                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus_12.inst     0.004326                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004326                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus_12.inst     0.004326                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004326                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus_12.inst     0.004326                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004326                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus_12.inst  5379.989975                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  5379.989975                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus_12.inst  5379.989975                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  5379.989975                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus_12.inst  5379.989975                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  5379.989975                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         6274                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs              101                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    62.118812                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks       346175                       # number of writebacks
system.cpu2.icache.writebacks::total           346175                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus_12.inst        26551                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total        26551                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::.switch_cpus_12.inst        26551                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total        26551                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus_12.inst        26551                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total        26551                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus_12.inst       391912                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total       391912                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::.switch_cpus_12.inst       391912                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total       391912                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus_12.inst       391912                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total       391912                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus_12.inst   1785983995                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1785983995                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus_12.inst   1785983995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1785983995                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus_12.inst   1785983995                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1785983995                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus_12.inst     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.004051                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.004051                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.004051                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.004051                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.004051                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.inst  4557.104643                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  4557.104643                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst  4557.104643                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  4557.104643                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst  4557.104643                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  4557.104643                       # average overall mshr miss latency
system.cpu2.icache.replacements                346175                       # number of replacements
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          11024069                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs            7506                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs         1468.700906                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   466.118377                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst   485.756033                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data  2101.956492                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.inst   356.215094                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.data   685.954005                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.113798                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.118593                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.513173                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.inst     0.086967                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.data     0.167469                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         4047                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        41581838                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       41581838                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      4221124                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      4221124                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::.writebacks       341939                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       341939                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus_12.data        32873                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        32873                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus_12.data       557033                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       557033                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::.switch_cpus_12.inst       345414                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total       345414                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus_12.data      4272648                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      4272648                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.inst       345414                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.data      4829681                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        5175095                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.inst       345414                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.data      4829681                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       5175095                       # number of overall hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus_12.data        13102                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total        13102                       # number of UpgradeReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus_12.data         1132                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total         1132                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::.switch_cpus_12.inst          958                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          958                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus_12.data          839                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total          839                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.inst          958                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.data         1971                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total         2929                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.inst          958                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.data         1971                       # number of overall misses
system.cpu2.l2cache.overall_misses::total         2929                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus_12.data     29380250                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total     29380250                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::.switch_cpus_12.inst     96780250                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     96780250                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus_12.data     43252250                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total     43252250                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.inst     96780250                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.data     72632500                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total    169412750                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.inst     96780250                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.data     72632500                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total    169412750                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      4221124                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      4221124                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       341939                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       341939                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus_12.data        45975                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        45975                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus_12.data       558165                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       558165                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::.switch_cpus_12.inst       346372                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total       346372                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus_12.data      4273487                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      4273487                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.inst       346372                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.data      4831652                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      5178024                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.inst       346372                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.data      4831652                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      5178024                       # number of overall (read+write) accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus_12.data     0.284981                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.284981                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus_12.data     0.002028                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.002028                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::.switch_cpus_12.inst     0.002766                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.002766                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.000196                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.000196                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.inst     0.002766                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.data     0.000408                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.000566                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.inst     0.002766                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.data     0.000408                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.000566                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_12.data 25954.284452                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 25954.284452                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_12.inst 101023.225470                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 101023.225470                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 51552.145411                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 51552.145411                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.inst 101023.225470                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.data 36850.583460                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 57839.791738                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.inst 101023.225470                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.data 36850.583460                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 57839.791738                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks         1918                       # number of writebacks
system.cpu2.l2cache.writebacks::total            1918                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total           16                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus_12.data        13102                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total        13102                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus_12.data         1132                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total         1132                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_12.inst          958                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          958                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_12.data          839                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total          839                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.inst          958                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.data         1971                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total         2929                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.inst          958                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.data         1971                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total         2929                       # number of overall MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_12.data    199900623                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total    199900623                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_12.data     25984250                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total     25984250                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_12.inst     93906250                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     93906250                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data     40735250                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total     40735250                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.inst     93906250                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.data     66719500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total    160625750                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.inst     93906250                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.data     66719500                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total    160625750                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_12.data     0.284981                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.284981                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.002028                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.002028                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_12.inst     0.002766                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.002766                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.000196                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000196                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.002766                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.data     0.000408                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.000566                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.002766                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.data     0.000408                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.000566                       # mshr miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_12.data 15257.260189                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 15257.260189                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 22954.284452                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 22954.284452                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_12.inst 98023.225470                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 98023.225470                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 48552.145411                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 48552.145411                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 98023.225470                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.data 33850.583460                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 54839.791738                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 98023.225470                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.data 33850.583460                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 54839.791738                       # average overall mshr miss latency
system.cpu2.l2cache.replacements                 3410                       # number of replacements
system.cpu2.tol2bus.snoop_filter.tot_requests     10447366                       # Total number of requests made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_requests      5178706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_requests       149391                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.snoop_filter.tot_snoops          430                       # Total number of snoops made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_snoops          429                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu2.tol2bus.trans_dist::ReadResp      4665399                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackDirty      4223042                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackClean       346175                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::CleanEvict       612024                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeReq        45975                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeResp        45975                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExReq       558165                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExResp       558165                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadCleanReq       391912                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadSharedReq      4273487                       # Transaction distribution
system.cpu2.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side      1084459                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side     14586906                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count::total         15671365                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side     44323008                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side    579377664                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size::total         623700672                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.snoops                      48954                       # Total snoops (count)
system.cpu2.tol2bus.snoopTraffic              3037312                       # Total snoop traffic (bytes)
system.cpu2.tol2bus.snoop_fanout::samples      5272953                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::mean       0.028415                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::stdev      0.166157                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::0           5123122     97.16%     97.16% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::1            149830      2.84%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::total       5272953                       # Request fanout histogram
system.cpu2.tol2bus.reqLayer0.occupancy    4895574415                       # Layer occupancy (ticks)
system.cpu2.tol2bus.reqLayer0.utilization          3.9                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer0.occupancy    294571191                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer1.occupancy   3635241424                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   21                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::OFF  126612685750                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          253626402                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          4846692                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            52.329796                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    77.465491                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus_13.data   434.534509                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.151300                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus_13.data     0.848700                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           49                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          165                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1986228540                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1986228540                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::.switch_cpus_13.data    165659267                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      165659267                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus_13.data     72652930                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      72652930                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::.switch_cpus_13.data    238312197                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       238312197                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus_13.data    238312197                       # number of overall hits
system.cpu3.dcache.overall_hits::total      238312197                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::.switch_cpus_13.data      8754267                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      8754267                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus_13.data       606331                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       606331                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::.switch_cpus_13.data      9360598                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9360598                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.switch_cpus_13.data      9360598                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9360598                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus_13.data  46153127250                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  46153127250                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus_13.data   3566030736                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   3566030736                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::.switch_cpus_13.data  49719157986                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  49719157986                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus_13.data  49719157986                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  49719157986                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::.switch_cpus_13.data    174413534                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    174413534                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus_13.data     73259261                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     73259261                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::.switch_cpus_13.data    247672795                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    247672795                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus_13.data    247672795                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    247672795                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus_13.data     0.050193                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.050193                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus_13.data     0.008277                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.008277                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus_13.data     0.037794                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.037794                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus_13.data     0.037794                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.037794                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus_13.data  5272.072151                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  5272.072151                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus_13.data  5881.326760                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  5881.326760                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus_13.data  5311.536505                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  5311.536505                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus_13.data  5311.536505                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  5311.536505                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       310927                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            67047                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.637448                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      3797708                       # number of writebacks
system.cpu3.dcache.writebacks::total          3797708                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus_13.data      4465149                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      4465149                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus_13.data         5519                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5519                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::.switch_cpus_13.data      4470668                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      4470668                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus_13.data      4470668                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      4470668                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus_13.data      4289118                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      4289118                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus_13.data       600812                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       600812                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::.switch_cpus_13.data      4889930                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      4889930                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus_13.data      4889930                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      4889930                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus_13.data  19674280250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  19674280250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus_13.data   2945796486                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2945796486                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus_13.data  22620076736                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  22620076736                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus_13.data  22620076736                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  22620076736                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus_13.data     0.024592                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.024592                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus_13.data     0.008201                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.008201                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus_13.data     0.019744                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.019744                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus_13.data     0.019744                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.019744                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.data  4587.022378                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  4587.022378                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_13.data  4903.025382                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  4903.025382                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus_13.data  4625.848782                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  4625.848782                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus_13.data  4625.848782                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  4625.848782                       # average overall mshr miss latency
system.cpu3.dcache.replacements               4846180                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          508.500602                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          151460584                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           390094                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           388.266890                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   130.354469                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus_13.inst   378.146134                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.254599                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus_13.inst     0.738567                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.993165                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           43                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           71                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          309                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        774198550                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       774198550                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::.switch_cpus_13.inst     96310170                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       96310170                       # number of ReadReq hits
system.cpu3.icache.demand_hits::.switch_cpus_13.inst     96310170                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        96310170                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.switch_cpus_13.inst     96310170                       # number of overall hits
system.cpu3.icache.overall_hits::total       96310170                       # number of overall hits
system.cpu3.icache.ReadReq_misses::.switch_cpus_13.inst       415951                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       415951                       # number of ReadReq misses
system.cpu3.icache.demand_misses::.switch_cpus_13.inst       415951                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        415951                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.switch_cpus_13.inst       415951                       # number of overall misses
system.cpu3.icache.overall_misses::total       415951                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus_13.inst   2230711742                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   2230711742                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::.switch_cpus_13.inst   2230711742                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   2230711742                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus_13.inst   2230711742                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   2230711742                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::.switch_cpus_13.inst     96726121                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     96726121                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::.switch_cpus_13.inst     96726121                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     96726121                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus_13.inst     96726121                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     96726121                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus_13.inst     0.004300                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004300                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus_13.inst     0.004300                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004300                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus_13.inst     0.004300                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004300                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus_13.inst  5362.919531                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total  5362.919531                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus_13.inst  5362.919531                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total  5362.919531                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus_13.inst  5362.919531                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total  5362.919531                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         5907                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs              104                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    56.798077                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks       346145                       # number of writebacks
system.cpu3.icache.writebacks::total           346145                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus_13.inst        26369                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total        26369                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::.switch_cpus_13.inst        26369                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total        26369                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus_13.inst        26369                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total        26369                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus_13.inst       389582                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total       389582                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::.switch_cpus_13.inst       389582                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total       389582                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus_13.inst       389582                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total       389582                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus_13.inst   1770362742                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1770362742                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus_13.inst   1770362742                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1770362742                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus_13.inst   1770362742                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1770362742                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus_13.inst     0.004028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.004028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.004028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.inst  4544.262163                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total  4544.262163                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst  4544.262163                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total  4544.262163                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst  4544.262163                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total  4544.262163                       # average overall mshr miss latency
system.cpu3.icache.replacements                346145                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          11051671                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            8256                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs         1338.622941                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   382.987735                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst   549.614611                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data  2143.144183                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.inst   334.793546                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.data   685.459925                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.093503                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.134183                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.523229                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.inst     0.081737                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.data     0.167349                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         4021                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        41682384                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       41682384                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      3797708                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      3797708                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::.writebacks       342268                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       342268                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus_13.data        33693                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        33693                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus_13.data       556146                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       556146                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::.switch_cpus_13.inst       344082                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total       344082                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus_13.data      4287806                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      4287806                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.inst       344082                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.data      4843952                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        5188034                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.inst       344082                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.data      4843952                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       5188034                       # number of overall hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus_13.data        10059                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total        10059                       # number of UpgradeReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus_13.data         1240                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         1240                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::.switch_cpus_13.inst          953                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          953                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus_13.data          988                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total          988                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.inst          953                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.data         2228                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         3181                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.inst          953                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.data         2228                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         3181                       # number of overall misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus_13.data        18250                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        18250                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus_13.data     31381750                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total     31381750                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::.switch_cpus_13.inst     91650000                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     91650000                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus_13.data     47503250                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total     47503250                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.inst     91650000                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.data     78885000                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    170535000                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.inst     91650000                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.data     78885000                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    170535000                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      3797708                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      3797708                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       342268                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       342268                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus_13.data        43752                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        43752                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus_13.data       557386                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       557386                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::.switch_cpus_13.inst       345035                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total       345035                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus_13.data      4288794                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      4288794                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.inst       345035                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.data      4846180                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      5191215                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.inst       345035                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.data      4846180                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      5191215                       # number of overall (read+write) accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus_13.data     0.229909                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.229909                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus_13.data     0.002225                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.002225                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::.switch_cpus_13.inst     0.002762                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.002762                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.000230                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.000230                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.inst     0.002762                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.data     0.000460                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.000613                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.inst     0.002762                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.data     0.000460                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.000613                       # miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus_13.data     1.814296                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total     1.814296                       # average UpgradeReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_13.data 25307.862903                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 25307.862903                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_13.inst 96169.989507                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 96169.989507                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 48080.212551                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 48080.212551                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.inst 96169.989507                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.data 35406.193896                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 53610.499843                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.inst 96169.989507                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.data 35406.193896                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 53610.499843                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks         2166                       # number of writebacks
system.cpu3.l2cache.writebacks::total            2166                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::.writebacks           45                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total           45                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus_13.data        10059                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total        10059                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus_13.data         1240                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         1240                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_13.inst          953                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          953                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_13.data          988                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total          988                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.inst          953                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.data         2228                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         3181                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.inst          953                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.data         2228                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         3181                       # number of overall MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_13.data    153487381                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total    153487381                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_13.data     27661750                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total     27661750                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_13.inst     88791000                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     88791000                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data     44539250                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total     44539250                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.inst     88791000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.data     72201000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    160992000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.inst     88791000                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.data     72201000                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    160992000                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_13.data     0.229909                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.229909                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.002225                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.002225                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_13.inst     0.002762                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.002762                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.000230                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.000230                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.002762                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.data     0.000460                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.000613                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.002762                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.data     0.000460                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.000613                       # mshr miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_13.data 15258.711701                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 15258.711701                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 22307.862903                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 22307.862903                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_13.inst 93169.989507                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 93169.989507                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 45080.212551                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 45080.212551                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 93169.989507                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.data 32406.193896                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 50610.499843                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 93169.989507                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.data 32406.193896                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 50610.499843                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                 4160                       # number of replacements
system.cpu3.tol2bus.snoop_filter.tot_requests     10471839                       # Total number of requests made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_requests      5193420                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_requests       132629                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.snoop_filter.tot_snoops          969                       # Total number of snoops made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_snoops          968                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.cpu3.tol2bus.trans_dist::ReadResp      4678376                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackDirty      3799874                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackClean       346145                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::CleanEvict      1050467                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeReq        43752                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeResp        43752                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExReq       557386                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExResp       557386                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadCleanReq       389582                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadSharedReq      4288794                       # Transaction distribution
system.cpu3.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side      1080762                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side     14626044                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count::total         15706806                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side     44235520                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side    553208832                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size::total         597444352                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.snoops                      48708                       # Total snoops (count)
system.cpu3.tol2bus.snoopTraffic              2989632                       # Total snoop traffic (bytes)
system.cpu3.tol2bus.snoop_fanout::samples      5283675                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::mean       0.025288                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::stdev      0.156999                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::0           5150064     97.47%     97.47% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::1            133610      2.53%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::total       5283675                       # Request fanout histogram
system.cpu3.tol2bus.reqLayer0.occupancy    4689971657                       # Layer occupancy (ticks)
system.cpu3.tol2bus.reqLayer0.utilization          3.7                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer0.occupancy    292710894                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer0.utilization          0.2                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer1.occupancy   3645576959                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                       131072                       # Cycle average of tags in use
system.l3.tags.total_refs                      573698                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    133725                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      4.290133                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks            100                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu0.inst     1645.496896                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu0.data    30731.334416                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu1.inst     1683.572037                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu1.data    30718.219035                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu2.inst     1640.482591                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu2.data    30990.305802                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu3.inst     1694.069002                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu3.data    30214.916237                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.inst   281.720229                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.data   124.517426                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.inst   290.343394                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.data   129.275524                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.inst   288.785453                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.data   126.421119                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.inst   285.543327                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.data   126.997511                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000763                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu0.inst       0.012554                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu0.data       0.234461                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu1.inst       0.012845                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu1.data       0.234361                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu2.inst       0.012516                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu2.data       0.236437                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu3.inst       0.012925                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu3.data       0.230522                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.inst     0.002149                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.data     0.000950                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.inst     0.002215                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.data     0.000986                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.inst     0.002203                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.data     0.000965                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.inst     0.002179                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.data     0.000969                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4       131061                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                    837069                       # Number of tag accesses
system.l3.tags.data_accesses                   837069                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::.writebacks         8970                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total             8970                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::.switch_cpus_11.data         1165                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::.switch_cpus_12.data        13102                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::.switch_cpus_13.data        10059                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                24326                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::.switch_cpus_10.data          920                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_11.data         1365                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_12.data          997                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_13.data         1105                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                  4387                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_10.inst          479                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_10.data          935                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_11.inst          786                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_11.data         1829                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_12.inst          524                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_12.data          738                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_13.inst          527                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_13.data          889                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total              6707                       # number of ReadSharedReq hits
system.l3.demand_hits::.switch_cpus_10.inst          479                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_10.data         1855                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_11.inst          786                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_11.data         3194                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_12.inst          524                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_12.data         1735                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_13.inst          527                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_13.data         1994                       # number of demand (read+write) hits
system.l3.demand_hits::total                    11094                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_10.inst          479                       # number of overall hits
system.l3.overall_hits::.switch_cpus_10.data         1855                       # number of overall hits
system.l3.overall_hits::.switch_cpus_11.inst          786                       # number of overall hits
system.l3.overall_hits::.switch_cpus_11.data         3194                       # number of overall hits
system.l3.overall_hits::.switch_cpus_12.inst          524                       # number of overall hits
system.l3.overall_hits::.switch_cpus_12.data         1735                       # number of overall hits
system.l3.overall_hits::.switch_cpus_13.inst          527                       # number of overall hits
system.l3.overall_hits::.switch_cpus_13.data         1994                       # number of overall hits
system.l3.overall_hits::total                   11094                       # number of overall hits
system.l3.ReadExReq_misses::.switch_cpus_10.data          135                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_11.data          138                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_12.data          135                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_13.data          135                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                 543                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.inst          419                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.data           97                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.inst          433                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.data          101                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.inst          434                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.data          101                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.inst          426                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.data           99                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            2110                       # number of ReadSharedReq misses
system.l3.demand_misses::.switch_cpus_10.inst          419                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_10.data          232                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.inst          433                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.data          239                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.inst          434                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.data          236                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.inst          426                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.data          234                       # number of demand (read+write) misses
system.l3.demand_misses::total                   2653                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_10.inst          419                       # number of overall misses
system.l3.overall_misses::.switch_cpus_10.data          232                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.inst          433                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.data          239                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.inst          434                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.data          236                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.inst          426                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.data          234                       # number of overall misses
system.l3.overall_misses::total                  2653                       # number of overall misses
system.l3.ReadExReq_miss_latency::.switch_cpus_10.data     11545750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_11.data     12180750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_12.data     11297000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_13.data     11438000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      46461500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.inst     80630250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.data     27666250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.inst     89573250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.data     29069250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.inst     84911250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.data     29830250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.inst     79781250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.data     31490500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    452952250                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.inst     80630250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.data     39212000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.inst     89573250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.data     41250000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.inst     84911250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.data     41127250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.inst     79781250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.data     42928500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        499413750                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.inst     80630250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.data     39212000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.inst     89573250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.data     41250000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.inst     84911250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.data     41127250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.inst     79781250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.data     42928500                       # number of overall miss cycles
system.l3.overall_miss_latency::total       499413750                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::.writebacks         8970                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total         8970                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_11.data         1165                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_12.data        13102                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_13.data        10059                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total            24326                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_10.data         1055                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_11.data         1503                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_12.data         1132                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_13.data         1240                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total              4930                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.inst          898                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.data         1032                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.inst         1219                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.data         1930                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.inst          958                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.data          839                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.inst          953                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.data          988                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          8817                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::.switch_cpus_10.inst          898                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_10.data         2087                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.inst         1219                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.data         3433                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.inst          958                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.data         1971                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.inst          953                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.data         2228                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                13747                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.inst          898                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.data         2087                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.inst         1219                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.data         3433                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.inst          958                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.data         1971                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.inst          953                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.data         2228                       # number of overall (read+write) accesses
system.l3.overall_accesses::total               13747                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_10.data     0.127962                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_11.data     0.091816                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_12.data     0.119258                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_13.data     0.108871                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.110142                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.inst     0.466592                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.093992                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.inst     0.355209                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.052332                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.inst     0.453027                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.120381                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.inst     0.447009                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.100202                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.239310                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::.switch_cpus_10.inst     0.466592                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_10.data     0.111164                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.inst     0.355209                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.data     0.069618                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.inst     0.453027                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.data     0.119736                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.inst     0.447009                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.data     0.105027                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.192988                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_10.inst     0.466592                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_10.data     0.111164                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.inst     0.355209                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.data     0.069618                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.inst     0.453027                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.data     0.119736                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.inst     0.447009                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.data     0.105027                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.192988                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_10.data 85524.074074                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_11.data 88266.304348                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_12.data 83681.481481                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_13.data 84725.925926                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 85564.456722                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst 192434.964200                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 285219.072165                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 206866.628176                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 287814.356436                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.inst 195648.041475                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 295349.009901                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.inst 187279.929577                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 318085.858586                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 214669.312796                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.inst 192434.964200                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.data 169017.241379                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.inst 206866.628176                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.data 172594.142259                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.inst 195648.041475                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.data 174268.008475                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.inst 187279.929577                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.data 183455.128205                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 188244.911421                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.inst 192434.964200                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.data 169017.241379                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.inst 206866.628176                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.data 172594.142259                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.inst 195648.041475                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.data 174268.008475                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.inst 187279.929577                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.data 183455.128205                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 188244.911421                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks                2491                       # number of writebacks
system.l3.writebacks::total                      2491                       # number of writebacks
system.l3.CleanEvict_mshr_misses::.writebacks           76                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total            76                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_10.data          135                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_11.data          138                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_12.data          135                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_13.data          135                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total            543                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.inst          419                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.data           97                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.inst          433                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.data          101                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.inst          434                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.data          101                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.inst          426                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.data           99                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         2110                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.inst          419                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.data          232                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.inst          433                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.data          239                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.inst          434                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.data          236                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.inst          426                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.data          234                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              2653                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.inst          419                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.data          232                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.inst          433                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.data          239                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.inst          434                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.data          236                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.inst          426                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.data          234                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             2653                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_10.data     10128250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_11.data     10731750                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_12.data      9879500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_13.data     10020500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     40760000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst     76230750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data     26647750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst     85026750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data     28008750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.inst     80354250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data     28769750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.inst     75308250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data     30451000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    430797250                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.inst     76230750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.data     36776000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.inst     85026750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.data     38740500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.inst     80354250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.data     38649250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.inst     75308250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.data     40471500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    471557250                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.inst     76230750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.data     36776000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.inst     85026750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.data     38740500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.inst     80354250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.data     38649250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.inst     75308250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.data     40471500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    471557250                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.127962                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.091816                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.119258                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.108871                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.110142                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst     0.466592                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.093992                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst     0.355209                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.052332                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.inst     0.453027                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.120381                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.inst     0.447009                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.100202                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.239310                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.inst     0.466592                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.data     0.111164                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.inst     0.355209                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.data     0.069618                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.inst     0.453027                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.data     0.119736                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.inst     0.447009                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.data     0.105027                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.192988                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.inst     0.466592                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.data     0.111164                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.inst     0.355209                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.data     0.069618                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.inst     0.453027                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.data     0.119736                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.inst     0.447009                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.data     0.105027                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.192988                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 75024.074074                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 77766.304348                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 73181.481481                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 74225.925926                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 75064.456722                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst 181934.964200                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 274719.072165                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 196366.628176                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 277314.356436                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.inst 185148.041475                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 284849.009901                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.inst 176779.929577                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 307585.858586                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 204169.312796                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 181934.964200                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.data 158517.241379                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 196366.628176                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.data 162094.142259                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 185148.041475                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.data 163768.008475                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 176779.929577                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.data 172955.128205                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 177744.911421                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 181934.964200                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.data 158517.241379                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 196366.628176                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.data 162094.142259                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 185148.041475                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.data 163768.008475                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 176779.929577                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.data 172955.128205                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 177744.911421                       # average overall mshr miss latency
system.l3.replacements                           2653                       # number of replacements
system.membus.snoop_filter.tot_requests          5373                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2724                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2110                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2491                       # Transaction distribution
system.membus.trans_dist::CleanEvict              229                       # Transaction distribution
system.membus.trans_dist::ReadExReq               543                       # Transaction distribution
system.membus.trans_dist::ReadExResp              543                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2110                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port         4045                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port         3981                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total         8026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   8026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port       165824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port       163392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       329216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  329216                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2653                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2653    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2653                       # Request fanout histogram
system.membus.reqLayer8.occupancy             8833730                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer9.occupancy             8737978                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14526921                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.pwrStateResidencyTicks::OFF 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts                  0                       # Number of instructions committed
system.switch_cpus0.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                   0                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_mem_refs                    0                       # number of memory refs
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_store_insts                 0                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus0.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus0.op_class::total                 0                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.pwrStateResidencyTicks::OFF 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.pwrStateResidencyTicks::OFF 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.pwrStateResidencyTicks::OFF 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.branchPred.lookups    120022305                       # Number of BP lookups
system.switch_cpus_10.branchPred.condPredicted    120022305                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.condIncorrect      9931972                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.BTBLookups     91693417                       # Number of BTB lookups
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.usedRAS     18872734                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPred.RASInCorrect      2310169                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.indirectLookups     91693417                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectHits     44559261                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectMisses     47134156                       # Number of indirect misses.
system.switch_cpus_10.branchPredindirectMispredicted      6053758                       # Number of mispredicted indirect branches.
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses        200565129                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses         82057217                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses            1333464                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses             266522                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses         96723416                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses              23085                       # TLB misses on write requests
system.switch_cpus_10.pwrStateResidencyTicks::OFF 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles             506450734                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.fetch.icacheStallCycles    294231872                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.Insts           676274577                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.Branches        120022305                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.predictedBranches     63431995                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.Cycles          202067357                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.SquashCycles     19916476                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.MiscStallCycles        20792                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_10.fetch.PendingTrapStallCycles        84839                       # Number of stall cycles due to pending traps
system.switch_cpus_10.fetch.IcacheWaitRetryStallCycles          850                       # Number of stall cycles due to full MSHR
system.switch_cpus_10.fetch.CacheLines       96700487                       # Number of cache lines fetched
system.switch_cpus_10.fetch.IcacheSquashes      4777859                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.rateDist::samples    506363948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     2.477587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     3.424709                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0     314808531     62.17%     62.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1       3885790      0.77%     62.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2       9401001      1.86%     64.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3      10194548      2.01%     66.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4      18266240      3.61%     70.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5      11195579      2.21%     72.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6      10218589      2.02%     74.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7      16214277      3.20%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8     112179393     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total    506363948                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.branchRate       0.236987                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.rate             1.335322                       # Number of inst fetches per cycle
system.switch_cpus_10.decode.IdleCycles     282077055                       # Number of cycles decode is idle
system.switch_cpus_10.decode.BlockedCycles     28664884                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.RunCycles      184557305                       # Number of cycles decode is running
system.switch_cpus_10.decode.UnblockCycles      1106459                       # Number of cycles decode is unblocking
system.switch_cpus_10.decode.SquashCycles      9958238                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.DecodedInsts   1219249042                       # Number of instructions handled by decode
system.switch_cpus_10.rename.SquashCycles      9958238                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.IdleCycles     287006619                       # Number of cycles rename is idle
system.switch_cpus_10.rename.BlockCycles     23515690                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.serializeStallCycles          786                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.RunCycles      180265476                       # Number of cycles rename is running
system.switch_cpus_10.rename.UnblockCycles      5617133                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.RenamedInsts   1185424117                       # Number of instructions processed by rename
system.switch_cpus_10.rename.ROBFullEvents        15590                       # Number of times rename has blocked due to ROB full
system.switch_cpus_10.rename.IQFullEvents       241590                       # Number of times rename has blocked due to IQ full
system.switch_cpus_10.rename.LQFullEvents       170829                       # Number of times rename has blocked due to LQ full
system.switch_cpus_10.rename.SQFullEvents      4900088                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.RenamedOperands   1190289737                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RenameLookups   2999857338                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.int_rename_lookups   1652212115                       # Number of integer rename lookups
system.switch_cpus_10.rename.fp_rename_lookups    338296186                       # Number of floating rename lookups
system.switch_cpus_10.rename.CommittedMaps    917000098                       # Number of HB maps that are committed
system.switch_cpus_10.rename.UndoneMaps     273289509                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.serializingInsts           98                       # count of serializing insts renamed
system.switch_cpus_10.rename.tempSerializingInsts          106                       # count of temporary serializing insts renamed
system.switch_cpus_10.rename.skidInsts        8558386                       # count of insts added to the skid buffer
system.switch_cpus_10.memDep0.insertedLoads    213979803                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores     87874639                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.conflictingLoads      3756085                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores      1047379                       # Number of conflicting stores.
system.switch_cpus_10.iq.iqInstsAdded      1131622364                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqNonSpecInstsAdded         5176                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_10.iq.iqInstsIssued     1069083155                       # Number of instructions issued
system.switch_cpus_10.iq.iqSquashedInstsIssued       262466                       # Number of squashed instructions issued
system.switch_cpus_10.iq.iqSquashedInstsExamined    214195224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedOperandsExamined    292454722                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.iqSquashedNonSpecRemoved         5095                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_10.iq.issued_per_cycle::samples    506363948                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     2.111294                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     2.172786                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0    174798872     34.52%     34.52% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1     69630733     13.75%     48.27% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2     77788492     15.36%     63.63% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3     53545494     10.57%     74.21% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4     51044918     10.08%     84.29% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5     31891837      6.30%     90.59% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6     23071806      4.56%     95.14% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7     15565105      3.07%     98.22% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8      9026691      1.78%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total    506363948                       # Number of insts issued each cycle
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu      2298800     30.10%     30.10% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%     30.10% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%     30.10% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd        26246      0.34%     30.44% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%     30.44% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu       942235     12.34%     42.78% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp           12      0.00%     42.78% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt          116      0.00%     42.78% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc        17474      0.23%     43.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%     43.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%     43.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            0      0.00%     43.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%     43.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%     43.01% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd        41573      0.54%     43.56% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%     43.56% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%     43.56% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt       357580      4.68%     48.24% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv         1982      0.03%     48.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%     48.27% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult        60817      0.80%     49.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead       260635      3.41%     52.48% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite       112333      1.47%     53.95% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead      3432932     44.95%     98.90% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite        84154      1.10%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.FU_type_0::No_OpClass      7175217      0.67%      0.67% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu    671636578     62.82%     63.49% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult       330227      0.03%     63.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv          506      0.00%     63.53% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd      8177280      0.76%     64.29% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu      8520622      0.80%     65.09% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp          456      0.00%     65.09% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt         2615      0.00%     65.09% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc       772155      0.07%     65.16% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     65.16% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift            0      0.00%     65.16% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     65.16% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd     31995333      2.99%     68.15% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.15% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp        95655      0.01%     68.16% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt     18169910      1.70%     69.86% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv      1244948      0.12%     69.98% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.98% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult     32220634      3.01%     72.99% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.99% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt        81282      0.01%     73.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead    127625729     11.94%     84.94% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite     71928925      6.73%     91.67% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead     77210444      7.22%     98.89% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite     11894639      1.11%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total   1069083155                       # Type of FU issued
system.switch_cpus_10.iq.rate                2.110932                       # Inst issue rate
system.switch_cpus_10.iq.fu_busy_cnt          7636889                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.007143                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.int_inst_queue_reads   2229122277                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_writes   1093578340                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses    835339811                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_reads    423307330                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_writes    252272963                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses    201730387                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.int_alu_accesses    855454303                       # Number of integer alu accesses
system.switch_cpus_10.iq.fp_alu_accesses    214090524                       # Number of floating point alu accesses
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iew.lsq.thread0.forwLoads     25305606                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.squashedLoads     40326954                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses       133025                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation        49924                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.squashedStores     14756177                       # Number of stores squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads        43932                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked       194429                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewSquashCycles      9958238                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewBlockCycles     23324661                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewUnblockCycles       217088                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.iewDispatchedInsts   1131627540                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewDispSquashedInsts      9268883                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispLoadInsts    213979803                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispStoreInsts     87874639                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts         1796                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewIQFullEvents        29551                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewLSQFullEvents       187606                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.memOrderViolationEvents        49924                       # Number of memory order violations
system.switch_cpus_10.iew.predictedTakenIncorrect      4269211                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.predictedNotTakenIncorrect      7206658                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.branchMispredicts     11475869                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.iewExecutedInsts   1052390176                       # Number of executed instructions
system.switch_cpus_10.iew.iewExecLoadInsts    200543738                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts     16692973                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_refs         282600484                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_branches      94196599                       # Number of branches executed
system.switch_cpus_10.iew.exec_stores        82056746                       # Number of stores executed
system.switch_cpus_10.iew.exec_rate          2.077971                       # Inst execution rate
system.switch_cpus_10.iew.wb_sent          1039992334                       # cumulative count of insts sent to commit
system.switch_cpus_10.iew.wb_count         1037070198                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_producers      707700631                       # num instructions producing a value
system.switch_cpus_10.iew.wb_consumers     1132245614                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_rate            2.047722                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_fanout          0.625042                       # average fanout of values written-back
system.switch_cpus_10.commit.commitSquashedInsts    214198338                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.commitNonSpecStalls           81                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_10.commit.branchMispredicts      9936231                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.committed_per_cycle::samples    473131718                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     1.939063                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     2.570820                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0    226600071     47.89%     47.89% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1     59634400     12.60%     60.50% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2     29503442      6.24%     66.73% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3     57263458     12.10%     78.84% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4     25812348      5.46%     84.29% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5     13728811      2.90%     87.19% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6     11546343      2.44%     89.63% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7      6513718      1.38%     91.01% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8     42529127      8.99%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total    473131718                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committedInsts    499039119                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps    917432205                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.refs           246771285                       # Number of memory references committed
system.switch_cpus_10.commit.loads          173652829                       # Number of loads committed
system.switch_cpus_10.commit.membars               40                       # Number of memory barriers committed
system.switch_cpus_10.commit.branches        87212556                       # Number of branches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.commit.fp_insts       188847792                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.int_insts      802091805                       # Number of committed integer instructions.
system.switch_cpus_10.commit.function_calls     14559891                       # Number of function calls committed.
system.switch_cpus_10.commit.op_class_0::No_OpClass      4117198      0.45%      0.45% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu    571551296     62.30%     62.75% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult       328135      0.04%     62.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv          392      0.00%     62.78% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd      6174374      0.67%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu      7652492      0.83%     64.29% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp          324      0.00%     64.29% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt         2398      0.00%     64.29% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc       543747      0.06%     64.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd     31047773      3.38%     67.73% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     67.73% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp        95655      0.01%     67.74% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt     17213278      1.88%     69.62% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv      1153230      0.13%     69.75% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     69.75% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult     30715463      3.35%     73.09% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.09% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt        65165      0.01%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead    107657506     11.73%     84.84% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite     61784026      6.73%     91.57% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead     65995323      7.19%     98.76% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite     11334430      1.24%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total    917432205                       # Class of committed instruction
system.switch_cpus_10.commit.bw_lim_events     42529127                       # number cycles where commit BW limit reached
system.switch_cpus_10.rob.rob_reads        1562233134                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes       2296709164                       # The number of ROB writes
system.switch_cpus_10.timesIdled                22980                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_10.idleCycles                86786                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_10.committedInsts        499039119                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps          917432205                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                    1.014852                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total              1.014852                       # CPI: Total CPI of All Threads
system.switch_cpus_10.ipc                    0.985366                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              0.985366                       # IPC: Total IPC of All Threads
system.switch_cpus_10.int_regfile_reads    1445435609                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes    668432131                       # number of integer regfile writes
system.switch_cpus_10.fp_regfile_reads      300302604                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes     178141494                       # number of floating regfile writes
system.switch_cpus_10.cc_regfile_reads      372435804                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes     193016553                       # number of cc regfile writes
system.switch_cpus_10.misc_regfile_reads    487295224                       # number of misc regfile reads
system.switch_cpus_11.branchPred.lookups    119982676                       # Number of BP lookups
system.switch_cpus_11.branchPred.condPredicted    119982676                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.condIncorrect     10017919                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.BTBLookups     92074870                       # Number of BTB lookups
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.usedRAS     18851792                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPred.RASInCorrect      2326102                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.indirectLookups     92074870                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectHits     44434052                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectMisses     47640818                       # Number of indirect misses.
system.switch_cpus_11.branchPredindirectMispredicted      6139696                       # Number of mispredicted indirect branches.
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses        200182839                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses         81892387                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses            1343751                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses             270311                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses         96742703                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses              20777                       # TLB misses on write requests
system.switch_cpus_11.pwrStateResidencyTicks::OFF 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles             506450734                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.fetch.icacheStallCycles    294269207                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.Insts           676032317                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.Branches        119982676                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.predictedBranches     63285844                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.Cycles          201946849                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.SquashCycles     20086796                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.MiscStallCycles        19110                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles        77673                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles          951                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.CacheLines       96722078                       # Number of cache lines fetched
system.switch_cpus_11.fetch.IcacheSquashes      4828807                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.rateDist::samples    506357188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     2.476652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     3.424659                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0     314919354     62.19%     62.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1       3879697      0.77%     62.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2       9375945      1.85%     64.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3      10163393      2.01%     66.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4      18244313      3.60%     70.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5      11208572      2.21%     72.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6      10191244      2.01%     74.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7      16216065      3.20%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8     112158605     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total    506357188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.branchRate       0.236909                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.rate             1.334843                       # Number of inst fetches per cycle
system.switch_cpus_11.decode.IdleCycles     281991568                       # Number of cycles decode is idle
system.switch_cpus_11.decode.BlockedCycles     28808737                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.RunCycles      184414546                       # Number of cycles decode is running
system.switch_cpus_11.decode.UnblockCycles      1098932                       # Number of cycles decode is unblocking
system.switch_cpus_11.decode.SquashCycles     10043398                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.DecodedInsts   1218554046                       # Number of instructions handled by decode
system.switch_cpus_11.rename.SquashCycles     10043398                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.IdleCycles     286952232                       # Number of cycles rename is idle
system.switch_cpus_11.rename.BlockCycles     23714965                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.serializeStallCycles          822                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.RunCycles      180084706                       # Number of cycles rename is running
system.switch_cpus_11.rename.UnblockCycles      5561059                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.RenamedInsts   1184443305                       # Number of instructions processed by rename
system.switch_cpus_11.rename.ROBFullEvents        12287                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.IQFullEvents       251196                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.LQFullEvents       163400                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.SQFullEvents      4846187                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.RenamedOperands   1189331417                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RenameLookups   2997128711                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.int_rename_lookups   1650742253                       # Number of integer rename lookups
system.switch_cpus_11.rename.fp_rename_lookups    337942887                       # Number of floating rename lookups
system.switch_cpus_11.rename.CommittedMaps    913771617                       # Number of HB maps that are committed
system.switch_cpus_11.rename.UndoneMaps     275559762                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.serializingInsts           99                       # count of serializing insts renamed
system.switch_cpus_11.rename.tempSerializingInsts          109                       # count of temporary serializing insts renamed
system.switch_cpus_11.rename.skidInsts        8492477                       # count of insts added to the skid buffer
system.switch_cpus_11.memDep0.insertedLoads    213684514                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores     87787357                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.conflictingLoads      3592081                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores      1661362                       # Number of conflicting stores.
system.switch_cpus_11.iq.iqInstsAdded      1130337998                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqNonSpecInstsAdded         6626                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqInstsIssued     1067272034                       # Number of instructions issued
system.switch_cpus_11.iq.iqSquashedInstsIssued       271855                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedInstsExamined    216145269                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedOperandsExamined    295069797                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved         6545                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.issued_per_cycle::samples    506357188                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     2.107745                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     2.173488                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0    175523078     34.66%     34.66% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1     69325421     13.69%     48.35% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2     77658274     15.34%     63.69% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3     53495406     10.56%     74.26% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4     50897232     10.05%     84.31% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5     31827193      6.29%     90.59% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6     23085154      4.56%     95.15% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7     15455410      3.05%     98.20% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8      9090020      1.80%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total    506357188                       # Number of insts issued each cycle
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu      2292092     30.04%     30.04% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     30.04% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%     30.04% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd        27714      0.36%     30.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     30.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     30.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     30.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     30.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     30.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     30.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     30.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd            0      0.00%     30.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     30.40% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu       939174     12.31%     42.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            8      0.00%     42.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt          122      0.00%     42.71% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc        17677      0.23%     42.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     42.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     42.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%     42.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     42.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     42.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd        43337      0.57%     43.51% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     43.51% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     43.51% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt       356235      4.67%     48.18% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv         2098      0.03%     48.20% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     48.20% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult        62077      0.81%     49.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     49.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     49.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     49.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     49.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     49.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     49.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     49.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     49.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     49.02% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead       263534      3.45%     52.47% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite       116419      1.53%     54.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead      3427375     44.91%     98.91% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite        83190      1.09%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.FU_type_0::No_OpClass      7196945      0.67%      0.67% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu    670551118     62.83%     63.50% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult       333398      0.03%     63.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv          512      0.00%     63.53% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd      8180826      0.77%     64.30% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu      8488877      0.80%     65.10% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp          456      0.00%     65.10% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt         2692      0.00%     65.10% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc       782255      0.07%     65.17% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     65.17% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     65.17% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift            0      0.00%     65.17% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.17% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     65.17% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd     31900005      2.99%     68.16% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.16% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp        95305      0.01%     68.17% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt     18110053      1.70%     69.86% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv      1240582      0.12%     69.98% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.98% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult     32146357      3.01%     72.99% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.99% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt        81093      0.01%     73.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead    127433819     11.94%     84.94% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite     71825202      6.73%     91.67% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead     77042746      7.22%     98.89% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite     11859793      1.11%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total   1067272034                       # Type of FU issued
system.switch_cpus_11.iq.rate                2.107356                       # Inst issue rate
system.switch_cpus_11.iq.fu_busy_cnt          7631052                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.007150                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.int_inst_queue_reads   2226457741                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_writes   1094279297                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses    833721619                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_reads    422346415                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_writes    252238762                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses    201211742                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.int_alu_accesses    854103530                       # Number of integer alu accesses
system.switch_cpus_11.iq.fp_alu_accesses    213602611                       # Number of floating point alu accesses
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iew.lsq.thread0.forwLoads     25135956                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.squashedLoads     40643030                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses       136445                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation        49671                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.squashedStores     14926411                       # Number of stores squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads        42919                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked       194622                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewSquashCycles     10043398                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewBlockCycles     23512399                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewUnblockCycles       222088                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.iewDispatchedInsts   1130344624                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewDispSquashedInsts      9255724                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispLoadInsts    213684514                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispStoreInsts     87787357                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts         2276                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewIQFullEvents        36309                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewLSQFullEvents       185829                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.memOrderViolationEvents        49671                       # Number of memory order violations
system.switch_cpus_11.iew.predictedTakenIncorrect      4300116                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.predictedNotTakenIncorrect      7285599                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.branchMispredicts     11585715                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.iewExecutedInsts   1050401659                       # Number of executed instructions
system.switch_cpus_11.iew.iewExecLoadInsts    200161160                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts     16870368                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_refs         282053075                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_branches      93951237                       # Number of branches executed
system.switch_cpus_11.iew.exec_stores        81891915                       # Number of stores executed
system.switch_cpus_11.iew.exec_rate          2.074045                       # Inst execution rate
system.switch_cpus_11.iew.wb_sent          1037880029                       # cumulative count of insts sent to commit
system.switch_cpus_11.iew.wb_count         1034933361                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_producers      706156900                       # num instructions producing a value
system.switch_cpus_11.iew.wb_consumers     1129674493                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_rate            2.043503                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_fanout          0.625098                       # average fanout of values written-back
system.switch_cpus_11.commit.commitSquashedInsts    216148426                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.commitNonSpecStalls           81                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.branchMispredicts     10021812                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.committed_per_cycle::samples    472861684                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     1.933334                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     2.567382                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0    227024830     48.01%     48.01% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1     59453625     12.57%     60.58% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2     29456115      6.23%     66.81% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3     57052425     12.07%     78.88% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4     25940741      5.49%     84.36% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5     13678731      2.89%     87.26% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6     11512696      2.43%     89.69% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7      6496754      1.37%     91.07% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8     42245767      8.93%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total    472861684                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committedInsts    497282660                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps    914199339                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.refs           245902426                       # Number of memory references committed
system.switch_cpus_11.commit.loads          173041482                       # Number of loads committed
system.switch_cpus_11.commit.membars               40                       # Number of memory barriers committed
system.switch_cpus_11.commit.branches        86906023                       # Number of branches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.commit.fp_insts       188176694                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.int_insts      799270864                       # Number of committed integer instructions.
system.switch_cpus_11.commit.function_calls     14508373                       # Number of function calls committed.
system.switch_cpus_11.commit.op_class_0::No_OpClass      4102618      0.45%      0.45% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu    569540994     62.30%     62.75% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult       326959      0.04%     62.78% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv          392      0.00%     62.78% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd      6152156      0.67%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu      7624900      0.83%     64.29% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp          324      0.00%     64.29% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt         2398      0.00%     64.29% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc       541792      0.06%     64.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd     30937196      3.38%     67.73% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     67.73% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp        95305      0.01%     67.75% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt     17151794      1.88%     69.62% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv      1149136      0.13%     69.75% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     69.75% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult     30605981      3.35%     73.09% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.09% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt        64968      0.01%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead    107279825     11.73%     84.84% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite     61565549      6.73%     91.57% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead     65761657      7.19%     98.76% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite     11295395      1.24%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total    914199339                       # Class of committed instruction
system.switch_cpus_11.commit.bw_lim_events     42245767                       # number cycles where commit BW limit reached
system.switch_cpus_11.rob.rob_reads        1560963682                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes       2294411544                       # The number of ROB writes
system.switch_cpus_11.timesIdled                23924                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_11.idleCycles                93546                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.committedInsts        497282660                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps          914199339                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    1.018436                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              1.018436                       # CPI: Total CPI of All Threads
system.switch_cpus_11.ipc                    0.981897                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.981897                       # IPC: Total IPC of All Threads
system.switch_cpus_11.int_regfile_reads    1442456049                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes    667177201                       # number of integer regfile writes
system.switch_cpus_11.fp_regfile_reads      299537722                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes     177704913                       # number of floating regfile writes
system.switch_cpus_11.cc_regfile_reads      371367835                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes     192506440                       # number of cc regfile writes
system.switch_cpus_11.misc_regfile_reads    486359389                       # number of misc regfile reads
system.switch_cpus_12.branchPred.lookups    119997923                       # Number of BP lookups
system.switch_cpus_12.branchPred.condPredicted    119997923                       # Number of conditional branches predicted
system.switch_cpus_12.branchPred.condIncorrect      9965290                       # Number of conditional branches incorrect
system.switch_cpus_12.branchPred.BTBLookups     92130673                       # Number of BTB lookups
system.switch_cpus_12.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_12.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_12.branchPred.usedRAS     18839071                       # Number of times the RAS was used to get a target.
system.switch_cpus_12.branchPred.RASInCorrect      2319562                       # Number of incorrect RAS predictions.
system.switch_cpus_12.branchPred.indirectLookups     92130673                       # Number of indirect predictor lookups.
system.switch_cpus_12.branchPred.indirectHits     44527423                       # Number of indirect target hits.
system.switch_cpus_12.branchPred.indirectMisses     47603250                       # Number of indirect misses.
system.switch_cpus_12.branchPredindirectMispredicted      6097392                       # Number of mispredicted indirect branches.
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses        200411985                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses         82019958                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses            1341600                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses             270139                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses         96757466                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses              21280                       # TLB misses on write requests
system.switch_cpus_12.pwrStateResidencyTicks::OFF 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles             506450734                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.fetch.icacheStallCycles    294300822                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_12.fetch.Insts           676298183                       # Number of instructions fetch has processed
system.switch_cpus_12.fetch.Branches        119997923                       # Number of branches that fetch encountered
system.switch_cpus_12.fetch.predictedBranches     63366494                       # Number of branches that fetch has predicted taken
system.switch_cpus_12.fetch.Cycles          201973415                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_12.fetch.SquashCycles     19981204                       # Number of cycles fetch has spent squashing
system.switch_cpus_12.fetch.MiscStallCycles        19454                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_12.fetch.PendingTrapStallCycles        77722                       # Number of stall cycles due to pending traps
system.switch_cpus_12.fetch.IcacheWaitRetryStallCycles          891                       # Number of stall cycles due to full MSHR
system.switch_cpus_12.fetch.CacheLines       96736339                       # Number of cache lines fetched
system.switch_cpus_12.fetch.IcacheSquashes      4811394                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_12.fetch.rateDist::samples    506362906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::mean     2.477126                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::stdev     3.424601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::0     314855810     62.18%     62.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::1       3881704      0.77%     62.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::2       9396907      1.86%     64.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::3      10178470      2.01%     66.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::4      18257993      3.61%     70.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::5      11198473      2.21%     72.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::6      10211081      2.02%     74.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::7      16236976      3.21%     77.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::8     112145492     22.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::total    506362906                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.branchRate       0.236939                       # Number of branch fetches per cycle
system.switch_cpus_12.fetch.rate             1.335368                       # Number of inst fetches per cycle
system.switch_cpus_12.decode.IdleCycles     282164455                       # Number of cycles decode is idle
system.switch_cpus_12.decode.BlockedCycles     28588994                       # Number of cycles decode is blocked
system.switch_cpus_12.decode.RunCycles      184516813                       # Number of cycles decode is running
system.switch_cpus_12.decode.UnblockCycles      1102035                       # Number of cycles decode is unblocking
system.switch_cpus_12.decode.SquashCycles      9990602                       # Number of cycles decode is squashing
system.switch_cpus_12.decode.DecodedInsts   1219034275                       # Number of instructions handled by decode
system.switch_cpus_12.rename.SquashCycles      9990602                       # Number of cycles rename is squashing
system.switch_cpus_12.rename.IdleCycles     287105026                       # Number of cycles rename is idle
system.switch_cpus_12.rename.BlockCycles     23497078                       # Number of cycles rename is blocking
system.switch_cpus_12.rename.serializeStallCycles          753                       # count of cycles rename stalled for serializing inst
system.switch_cpus_12.rename.RunCycles      180208035                       # Number of cycles rename is running
system.switch_cpus_12.rename.UnblockCycles      5561406                       # Number of cycles rename is unblocking
system.switch_cpus_12.rename.RenamedInsts   1185082705                       # Number of instructions processed by rename
system.switch_cpus_12.rename.ROBFullEvents        14507                       # Number of times rename has blocked due to ROB full
system.switch_cpus_12.rename.IQFullEvents       250453                       # Number of times rename has blocked due to IQ full
system.switch_cpus_12.rename.LQFullEvents       166970                       # Number of times rename has blocked due to LQ full
system.switch_cpus_12.rename.SQFullEvents      4836940                       # Number of times rename has blocked due to SQ full
system.switch_cpus_12.rename.RenamedOperands   1189963463                       # Number of destination operands rename has renamed
system.switch_cpus_12.rename.RenameLookups   2999072058                       # Number of register rename lookups that rename has made
system.switch_cpus_12.rename.int_rename_lookups   1651699650                       # Number of integer rename lookups
system.switch_cpus_12.rename.fp_rename_lookups    338355811                       # Number of floating rename lookups
system.switch_cpus_12.rename.CommittedMaps    916361804                       # Number of HB maps that are committed
system.switch_cpus_12.rename.UndoneMaps     273601643                       # Number of HB maps that are undone due to squashing
system.switch_cpus_12.rename.serializingInsts           84                       # count of serializing insts renamed
system.switch_cpus_12.rename.tempSerializingInsts           95                       # count of temporary serializing insts renamed
system.switch_cpus_12.rename.skidInsts        8523834                       # count of insts added to the skid buffer
system.switch_cpus_12.memDep0.insertedLoads    213791048                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.insertedStores     87866362                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.conflictingLoads      3611122                       # Number of conflicting loads.
system.switch_cpus_12.memDep0.conflictingStores      1222277                       # Number of conflicting stores.
system.switch_cpus_12.iq.iqInstsAdded      1131165294                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_12.iq.iqNonSpecInstsAdded         6984                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_12.iq.iqInstsIssued     1068590714                       # Number of instructions issued
system.switch_cpus_12.iq.iqSquashedInstsIssued       265869                       # Number of squashed instructions issued
system.switch_cpus_12.iq.iqSquashedInstsExamined    214379430                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_12.iq.iqSquashedOperandsExamined    292941129                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_12.iq.iqSquashedNonSpecRemoved         6903                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_12.iq.issued_per_cycle::samples    506362906                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::mean     2.110326                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::stdev     2.173175                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::0    175037945     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::1     69469763     13.72%     48.29% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::2     77818093     15.37%     63.66% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::3     53502989     10.57%     74.22% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::4     51002920     10.07%     84.29% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::5     31881412      6.30%     90.59% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::6     23075034      4.56%     95.15% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::7     15491146      3.06%     98.21% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::8      9083604      1.79%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::total    506362906                       # Number of insts issued each cycle
system.switch_cpus_12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntAlu      2298160     30.10%     30.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntMult            0      0.00%     30.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntDiv            0      0.00%     30.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatAdd        26834      0.35%     30.45% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCmp            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCvt            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMult            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMultAcc            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatDiv            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMisc            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatSqrt            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAdd            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAddAcc            0      0.00%     30.45% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAlu       941711     12.34%     42.79% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCmp            6      0.00%     42.79% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCvt          139      0.00%     42.79% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMisc        17538      0.23%     43.02% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMult            0      0.00%     43.02% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMultAcc            0      0.00%     43.02% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShift            0      0.00%     43.02% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShiftAcc            0      0.00%     43.02% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSqrt            0      0.00%     43.02% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAdd        40955      0.54%     43.56% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAlu            0      0.00%     43.56% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCmp            0      0.00%     43.56% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCvt       359926      4.71%     48.27% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatDiv         1994      0.03%     48.30% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMisc            0      0.00%     48.30% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMult        60970      0.80%     49.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatSqrt            0      0.00%     49.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAes            0      0.00%     49.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAesMix            0      0.00%     49.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash            0      0.00%     49.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash2            0      0.00%     49.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash            0      0.00%     49.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash2            0      0.00%     49.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma2            0      0.00%     49.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma3            0      0.00%     49.10% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemRead       258966      3.39%     52.49% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemWrite       113435      1.49%     53.97% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemRead      3431478     44.95%     98.92% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemWrite        82290      1.08%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.FU_type_0::No_OpClass      7188149      0.67%      0.67% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntAlu    671353814     62.83%     63.50% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntMult       331417      0.03%     63.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntDiv          537      0.00%     63.53% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatAdd      8184709      0.77%     64.30% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCmp            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCvt            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMult            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMultAcc            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatDiv            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMisc            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatSqrt            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAdd            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAddAcc            0      0.00%     64.30% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAlu      8501423      0.80%     65.09% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCmp          408      0.00%     65.09% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCvt         2667      0.00%     65.09% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMisc       777122      0.07%     65.16% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMult            0      0.00%     65.16% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMultAcc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShift            0      0.00%     65.16% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSqrt            0      0.00%     65.16% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAdd     31985945      2.99%     68.16% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.16% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCmp        95585      0.01%     68.17% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCvt     18156985      1.70%     69.87% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatDiv      1244422      0.12%     69.98% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.98% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMult     32230015      3.02%     73.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatSqrt        81894      0.01%     73.01% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAes            0      0.00%     73.01% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAesMix            0      0.00%     73.01% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.01% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.01% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.01% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.01% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.01% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.01% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemRead    127530096     11.93%     84.94% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemWrite     71910439      6.73%     91.67% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemRead     77133852      7.22%     98.89% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemWrite     11881235      1.11%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::total   1068590714                       # Type of FU issued
system.switch_cpus_12.iq.rate                2.109960                       # Inst issue rate
system.switch_cpus_12.iq.fu_busy_cnt          7634402                       # FU busy when requested
system.switch_cpus_12.iq.fu_busy_rate        0.007144                       # FU busy rate (busy events/executed inst)
system.switch_cpus_12.iq.int_inst_queue_reads   2228288018                       # Number of integer instruction queue reads
system.switch_cpus_12.iq.int_inst_queue_writes   1093303508                       # Number of integer instruction queue writes
system.switch_cpus_12.iq.int_inst_queue_wakeup_accesses    834848166                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_12.iq.fp_inst_queue_reads    423156587                       # Number of floating instruction queue reads
system.switch_cpus_12.iq.fp_inst_queue_writes    252276388                       # Number of floating instruction queue writes
system.switch_cpus_12.iq.fp_inst_queue_wakeup_accesses    201684404                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_12.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_12.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_12.iq.int_alu_accesses    855025505                       # Number of integer alu accesses
system.switch_cpus_12.iq.fp_alu_accesses    214011462                       # Number of floating point alu accesses
system.switch_cpus_12.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.iew.lsq.thread0.forwLoads     25308762                       # Number of loads that had data forwarded from stores
system.switch_cpus_12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.squashedLoads     40259192                       # Number of loads squashed
system.switch_cpus_12.iew.lsq.thread0.ignoredResponses       135072                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_12.iew.lsq.thread0.memOrderViolation        49287                       # Number of memory ordering violations
system.switch_cpus_12.iew.lsq.thread0.squashedStores     14798908                       # Number of stores squashed
system.switch_cpus_12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_12.iew.lsq.thread0.rescheduledLoads        43594                       # Number of loads that were rescheduled
system.switch_cpus_12.iew.lsq.thread0.cacheBlocked       191331                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_12.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_12.iew.iewSquashCycles      9990602                       # Number of cycles IEW is squashing
system.switch_cpus_12.iew.iewBlockCycles     23309004                       # Number of cycles IEW is blocking
system.switch_cpus_12.iew.iewUnblockCycles       216061                       # Number of cycles IEW is unblocking
system.switch_cpus_12.iew.iewDispatchedInsts   1131172278                       # Number of instructions dispatched to IQ
system.switch_cpus_12.iew.iewDispSquashedInsts      9283227                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_12.iew.iewDispLoadInsts    213791048                       # Number of dispatched load instructions
system.switch_cpus_12.iew.iewDispStoreInsts     87866362                       # Number of dispatched store instructions
system.switch_cpus_12.iew.iewDispNonSpecInsts         2394                       # Number of dispatched non-speculative instructions
system.switch_cpus_12.iew.iewIQFullEvents        30275                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_12.iew.iewLSQFullEvents       185779                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_12.iew.memOrderViolationEvents        49287                       # Number of memory order violations
system.switch_cpus_12.iew.predictedTakenIncorrect      4275878                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_12.iew.predictedNotTakenIncorrect      7237239                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_12.iew.branchMispredicts     11513117                       # Number of branch mispredicts detected at execute
system.switch_cpus_12.iew.iewExecutedInsts   1051871884                       # Number of executed instructions
system.switch_cpus_12.iew.iewExecLoadInsts    200390520                       # Number of load instructions executed
system.switch_cpus_12.iew.iewExecSquashedInsts     16718830                       # Number of squashed instructions skipped in execute
system.switch_cpus_12.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_12.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_12.iew.exec_refs         282409968                       # number of memory reference insts executed
system.switch_cpus_12.iew.exec_branches      94123585                       # Number of branches executed
system.switch_cpus_12.iew.exec_stores        82019448                       # Number of stores executed
system.switch_cpus_12.iew.exec_rate          2.076948                       # Inst execution rate
system.switch_cpus_12.iew.wb_sent          1039454508                       # cumulative count of insts sent to commit
system.switch_cpus_12.iew.wb_count         1036532570                       # cumulative count of insts written-back
system.switch_cpus_12.iew.wb_producers      707211524                       # num instructions producing a value
system.switch_cpus_12.iew.wb_consumers     1131503022                       # num instructions consuming a value
system.switch_cpus_12.iew.wb_rate            2.046660                       # insts written-back per cycle
system.switch_cpus_12.iew.wb_fanout          0.625020                       # average fanout of values written-back
system.switch_cpus_12.commit.commitSquashedInsts    214383017                       # The number of squashed insts skipped by commit
system.switch_cpus_12.commit.commitNonSpecStalls           81                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_12.commit.branchMispredicts      9968941                       # The number of times a branch was mispredicted
system.switch_cpus_12.commit.committed_per_cycle::samples    473116164                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::mean     1.937775                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::stdev     2.569831                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::0    226706600     47.92%     47.92% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::1     59576547     12.59%     60.51% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::2     29526601      6.24%     66.75% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::3     57185013     12.09%     78.84% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::4     25925762      5.48%     84.32% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::5     13694150      2.89%     87.21% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::6     11534519      2.44%     89.65% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::7      6508628      1.38%     91.03% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::8     42458344      8.97%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::total    473116164                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committedInsts    498691654                       # Number of instructions committed
system.switch_cpus_12.commit.committedOps    916792848                       # Number of ops (including micro ops) committed
system.switch_cpus_12.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_12.commit.refs           246599310                       # Number of memory references committed
system.switch_cpus_12.commit.loads          173531856                       # Number of loads committed
system.switch_cpus_12.commit.membars               40                       # Number of memory barriers committed
system.switch_cpus_12.commit.branches        87151859                       # Number of branches committed
system.switch_cpus_12.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_12.commit.fp_insts       188715596                       # Number of committed floating point instructions.
system.switch_cpus_12.commit.int_insts      801533454                       # Number of committed integer instructions.
system.switch_cpus_12.commit.function_calls     14549683                       # Number of function calls committed.
system.switch_cpus_12.commit.op_class_0::No_OpClass      4114284      0.45%      0.45% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntAlu    571153348     62.30%     62.75% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntMult       327919      0.04%     62.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntDiv          392      0.00%     62.78% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatAdd      6170246      0.67%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCmp            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCvt            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatDiv            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAdd            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAlu      7647004      0.83%     64.29% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCmp          324      0.00%     64.29% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCvt         2398      0.00%     64.29% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMisc       543378      0.06%     64.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMult            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMultAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShift            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShiftAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSqrt            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAdd     31025895      3.38%     67.73% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAlu            0      0.00%     67.73% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCmp        95585      0.01%     67.74% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCvt     17201430      1.88%     69.62% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatDiv      1152426      0.13%     69.75% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMisc            0      0.00%     69.75% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMult     30693781      3.35%     73.09% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.09% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatSqrt        65128      0.01%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAes            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAesMix            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma3            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemRead    107582726     11.73%     84.84% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemWrite     61740741      6.73%     91.57% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemRead     65949130      7.19%     98.76% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemWrite     11326713      1.24%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::total    916792848                       # Class of committed instruction
system.switch_cpus_12.commit.bw_lim_events     42458344                       # number cycles where commit BW limit reached
system.switch_cpus_12.rob.rob_reads        1561833685                       # The number of ROB reads
system.switch_cpus_12.rob.rob_writes       2295818382                       # The number of ROB writes
system.switch_cpus_12.timesIdled                23309                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_12.idleCycles                87828                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_12.committedInsts        498691654                       # Number of Instructions Simulated
system.switch_cpus_12.committedOps          916792848                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_12.cpi                    1.015559                       # CPI: Cycles Per Instruction
system.switch_cpus_12.cpi_total              1.015559                       # CPI: Total CPI of All Threads
system.switch_cpus_12.ipc                    0.984679                       # IPC: Instructions Per Cycle
system.switch_cpus_12.ipc_total              0.984679                       # IPC: Total IPC of All Threads
system.switch_cpus_12.int_regfile_reads    1444586278                       # number of integer regfile reads
system.switch_cpus_12.int_regfile_writes    668023491                       # number of integer regfile writes
system.switch_cpus_12.fp_regfile_reads      300323506                       # number of floating regfile reads
system.switch_cpus_12.fp_regfile_writes     178114092                       # number of floating regfile writes
system.switch_cpus_12.cc_regfile_reads      372108209                       # number of cc regfile reads
system.switch_cpus_12.cc_regfile_writes     192823617                       # number of cc regfile writes
system.switch_cpus_12.misc_regfile_reads    486977187                       # number of misc regfile reads
system.switch_cpus_13.branchPred.lookups    119945417                       # Number of BP lookups
system.switch_cpus_13.branchPred.condPredicted    119945417                       # Number of conditional branches predicted
system.switch_cpus_13.branchPred.condIncorrect      9877524                       # Number of conditional branches incorrect
system.switch_cpus_13.branchPred.BTBLookups     92129769                       # Number of BTB lookups
system.switch_cpus_13.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_13.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_13.branchPred.usedRAS     18845093                       # Number of times the RAS was used to get a target.
system.switch_cpus_13.branchPred.RASInCorrect      2291815                       # Number of incorrect RAS predictions.
system.switch_cpus_13.branchPred.indirectLookups     92129769                       # Number of indirect predictor lookups.
system.switch_cpus_13.branchPred.indirectHits     44691918                       # Number of indirect target hits.
system.switch_cpus_13.branchPred.indirectMisses     47437851                       # Number of indirect misses.
system.switch_cpus_13.branchPredindirectMispredicted      6039743                       # Number of mispredicted indirect branches.
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses        200645293                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses         82155620                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses            1340452                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses             267860                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses         96747896                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses              21924                       # TLB misses on write requests
system.switch_cpus_13.pwrStateResidencyTicks::OFF 183846612250                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles             506450734                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.fetch.icacheStallCycles    294322297                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_13.fetch.Insts           676112842                       # Number of instructions fetch has processed
system.switch_cpus_13.fetch.Branches        119945417                       # Number of branches that fetch encountered
system.switch_cpus_13.fetch.predictedBranches     63537011                       # Number of branches that fetch has predicted taken
system.switch_cpus_13.fetch.Cycles          202036816                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_13.fetch.SquashCycles     19806830                       # Number of cycles fetch has spent squashing
system.switch_cpus_13.fetch.MiscStallCycles        20312                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_13.fetch.PendingTrapStallCycles        78935                       # Number of stall cycles due to pending traps
system.switch_cpus_13.fetch.PendingQuiesceStallCycles           17                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus_13.fetch.IcacheWaitRetryStallCycles          861                       # Number of stall cycles due to full MSHR
system.switch_cpus_13.fetch.CacheLines       96726127                       # Number of cache lines fetched
system.switch_cpus_13.fetch.IcacheSquashes      4753305                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_13.fetch.rateDist::samples    506362653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::mean     2.476854                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::stdev     3.424152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::0     314835725     62.18%     62.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::1       3877435      0.77%     62.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::2       9405668      1.86%     64.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::3      10190241      2.01%     66.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::4      18301737      3.61%     70.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::5      11211034      2.21%     72.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::6      10221527      2.02%     74.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::7      16218453      3.20%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::8     112100833     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::total    506362653                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.branchRate       0.236835                       # Number of branch fetches per cycle
system.switch_cpus_13.fetch.rate             1.335002                       # Number of inst fetches per cycle
system.switch_cpus_13.decode.IdleCycles     282316438                       # Number of cycles decode is idle
system.switch_cpus_13.decode.BlockedCycles     28470686                       # Number of cycles decode is blocked
system.switch_cpus_13.decode.RunCycles      184563214                       # Number of cycles decode is running
system.switch_cpus_13.decode.UnblockCycles      1108893                       # Number of cycles decode is unblocking
system.switch_cpus_13.decode.SquashCycles      9903415                       # Number of cycles decode is squashing
system.switch_cpus_13.decode.DecodedInsts   1219047979                       # Number of instructions handled by decode
system.switch_cpus_13.rename.SquashCycles      9903415                       # Number of cycles rename is squashing
system.switch_cpus_13.rename.IdleCycles     287226269                       # Number of cycles rename is idle
system.switch_cpus_13.rename.BlockCycles     23305849                       # Number of cycles rename is blocking
system.switch_cpus_13.rename.serializeStallCycles          761                       # count of cycles rename stalled for serializing inst
system.switch_cpus_13.rename.RunCycles      180299765                       # Number of cycles rename is running
system.switch_cpus_13.rename.UnblockCycles      5626588                       # Number of cycles rename is unblocking
system.switch_cpus_13.rename.RenamedInsts   1185381500                       # Number of instructions processed by rename
system.switch_cpus_13.rename.ROBFullEvents        14156                       # Number of times rename has blocked due to ROB full
system.switch_cpus_13.rename.IQFullEvents       239914                       # Number of times rename has blocked due to IQ full
system.switch_cpus_13.rename.LQFullEvents       163468                       # Number of times rename has blocked due to LQ full
system.switch_cpus_13.rename.SQFullEvents      4920718                       # Number of times rename has blocked due to SQ full
system.switch_cpus_13.rename.RenamedOperands   1190185398                       # Number of destination operands rename has renamed
system.switch_cpus_13.rename.RenameLookups   2999648494                       # Number of register rename lookups that rename has made
system.switch_cpus_13.rename.int_rename_lookups   1652070376                       # Number of integer rename lookups
system.switch_cpus_13.rename.fp_rename_lookups    338637645                       # Number of floating rename lookups
system.switch_cpus_13.rename.CommittedMaps    918766318                       # Number of HB maps that are committed
system.switch_cpus_13.rename.UndoneMaps     271419050                       # Number of HB maps that are undone due to squashing
system.switch_cpus_13.rename.serializingInsts           91                       # count of serializing insts renamed
system.switch_cpus_13.rename.tempSerializingInsts           98                       # count of temporary serializing insts renamed
system.switch_cpus_13.rename.skidInsts        8542250                       # count of insts added to the skid buffer
system.switch_cpus_13.memDep0.insertedLoads    213928097                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.insertedStores     87958422                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.conflictingLoads      3693631                       # Number of conflicting loads.
system.switch_cpus_13.memDep0.conflictingStores      1206586                       # Number of conflicting stores.
system.switch_cpus_13.iq.iqInstsAdded      1131855502                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_13.iq.iqNonSpecInstsAdded         6199                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_13.iq.iqInstsIssued     1069757177                       # Number of instructions issued
system.switch_cpus_13.iq.iqSquashedInstsIssued       262316                       # Number of squashed instructions issued
system.switch_cpus_13.iq.iqSquashedInstsExamined    212660922                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_13.iq.iqSquashedOperandsExamined    290551576                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_13.iq.iqSquashedNonSpecRemoved         6118                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_13.iq.issued_per_cycle::samples    506362653                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::mean     2.112630                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::stdev     2.172609                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::0    174553142     34.47%     34.47% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::1     69671276     13.76%     48.23% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::2     77888788     15.38%     63.61% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::3     53580830     10.58%     74.19% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::4     51090647     10.09%     84.28% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::5     31904923      6.30%     90.59% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::6     23066696      4.56%     95.14% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::7     15572352      3.08%     98.22% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::8      9033999      1.78%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::total    506362653                       # Number of insts issued each cycle
system.switch_cpus_13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntAlu      2291579     30.03%     30.03% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntMult            0      0.00%     30.03% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntDiv            0      0.00%     30.03% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatAdd        26334      0.35%     30.38% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCmp            0      0.00%     30.38% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCvt            0      0.00%     30.38% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMult            0      0.00%     30.38% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMultAcc            0      0.00%     30.38% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatDiv            0      0.00%     30.38% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMisc            0      0.00%     30.38% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatSqrt            0      0.00%     30.38% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAdd            0      0.00%     30.38% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAddAcc            0      0.00%     30.38% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAlu       943400     12.36%     42.74% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCmp            7      0.00%     42.74% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCvt          136      0.00%     42.75% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMisc        17281      0.23%     42.97% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMult            0      0.00%     42.97% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMultAcc            0      0.00%     42.97% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShift            0      0.00%     42.97% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShiftAcc            0      0.00%     42.97% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSqrt            0      0.00%     42.97% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAdd        42049      0.55%     43.52% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAlu            0      0.00%     43.52% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCmp            0      0.00%     43.52% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCvt       357369      4.68%     48.21% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatDiv         1968      0.03%     48.23% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMisc            0      0.00%     48.23% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMult        62706      0.82%     49.06% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatSqrt            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAes            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAesMix            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash2            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash2            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma2            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma3            0      0.00%     49.06% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemRead       254719      3.34%     52.39% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemWrite       110979      1.45%     53.85% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemRead      3438071     45.06%     98.91% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemWrite        83165      1.09%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.FU_type_0::No_OpClass      7166027      0.67%      0.67% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntAlu    672014149     62.82%     63.49% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntMult       331048      0.03%     63.52% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntDiv          530      0.00%     63.52% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatAdd      8192885      0.77%     64.29% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCmp            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCvt            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMult            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMultAcc            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatDiv            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMisc            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatSqrt            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAdd            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAddAcc            0      0.00%     64.29% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAlu      8533647      0.80%     65.08% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCmp          432      0.00%     65.08% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCvt         2649      0.00%     65.08% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMisc       772195      0.07%     65.16% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMult            0      0.00%     65.16% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMultAcc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShift            0      0.00%     65.16% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.16% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSqrt            0      0.00%     65.16% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAdd     32052696      3.00%     68.15% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.15% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCmp        95844      0.01%     68.16% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCvt     18200417      1.70%     69.86% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatDiv      1246506      0.12%     69.98% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.98% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMult     32280816      3.02%     73.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatSqrt        81702      0.01%     73.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAes            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAesMix            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemRead    127625923     11.93%     84.93% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemWrite     71995952      6.73%     91.67% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemRead     77245244      7.22%     98.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemWrite     11918515      1.11%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::total   1069757177                       # Type of FU issued
system.switch_cpus_13.iq.rate                2.112263                       # Inst issue rate
system.switch_cpus_13.iq.fu_busy_cnt          7629763                       # FU busy when requested
system.switch_cpus_13.iq.fu_busy_rate        0.007132                       # FU busy rate (busy events/executed inst)
system.switch_cpus_13.iq.int_inst_queue_reads   2229877653                       # Number of integer instruction queue reads
system.switch_cpus_13.iq.int_inst_queue_writes   1092229070                       # Number of integer instruction queue writes
system.switch_cpus_13.iq.int_inst_queue_wakeup_accesses    835871915                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_13.iq.fp_inst_queue_reads    423891431                       # Number of floating instruction queue reads
system.switch_cpus_13.iq.fp_inst_queue_writes    252322080                       # Number of floating instruction queue writes
system.switch_cpus_13.iq.fp_inst_queue_wakeup_accesses    202101403                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_13.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_13.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_13.iq.int_alu_accesses    855836244                       # Number of integer alu accesses
system.switch_cpus_13.iq.fp_alu_accesses    214384669                       # Number of floating point alu accesses
system.switch_cpus_13.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.iew.lsq.thread0.forwLoads     25423915                       # Number of loads that had data forwarded from stores
system.switch_cpus_13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.squashedLoads     39940855                       # Number of loads squashed
system.switch_cpus_13.iew.lsq.thread0.ignoredResponses       130190                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_13.iew.lsq.thread0.memOrderViolation        48562                       # Number of memory ordering violations
system.switch_cpus_13.iew.lsq.thread0.squashedStores     14699169                       # Number of stores squashed
system.switch_cpus_13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_13.iew.lsq.thread0.rescheduledLoads        43801                       # Number of loads that were rescheduled
system.switch_cpus_13.iew.lsq.thread0.cacheBlocked       198074                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_13.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_13.iew.iewSquashCycles      9903415                       # Number of cycles IEW is squashing
system.switch_cpus_13.iew.iewBlockCycles     23120975                       # Number of cycles IEW is blocking
system.switch_cpus_13.iew.iewUnblockCycles       219919                       # Number of cycles IEW is unblocking
system.switch_cpus_13.iew.iewDispatchedInsts   1131861701                       # Number of instructions dispatched to IQ
system.switch_cpus_13.iew.iewDispSquashedInsts      9229067                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_13.iew.iewDispLoadInsts    213928097                       # Number of dispatched load instructions
system.switch_cpus_13.iew.iewDispStoreInsts     87958422                       # Number of dispatched store instructions
system.switch_cpus_13.iew.iewDispNonSpecInsts         2137                       # Number of dispatched non-speculative instructions
system.switch_cpus_13.iew.iewIQFullEvents        30901                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_13.iew.iewLSQFullEvents       188981                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_13.iew.memOrderViolationEvents        48562                       # Number of memory order violations
system.switch_cpus_13.iew.predictedTakenIncorrect      4250024                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_13.iew.predictedNotTakenIncorrect      7149511                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_13.iew.branchMispredicts     11399535                       # Number of branch mispredicts detected at execute
system.switch_cpus_13.iew.iewExecutedInsts   1053173688                       # Number of executed instructions
system.switch_cpus_13.iew.iewExecLoadInsts    200622701                       # Number of load instructions executed
system.switch_cpus_13.iew.iewExecSquashedInsts     16583487                       # Number of squashed instructions skipped in execute
system.switch_cpus_13.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_13.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_13.iew.exec_refs         282777849                       # number of memory reference insts executed
system.switch_cpus_13.iew.exec_branches      94268881                       # Number of branches executed
system.switch_cpus_13.iew.exec_stores        82155148                       # Number of stores executed
system.switch_cpus_13.iew.exec_rate          2.079519                       # Inst execution rate
system.switch_cpus_13.iew.wb_sent          1040881383                       # cumulative count of insts sent to commit
system.switch_cpus_13.iew.wb_count         1037973318                       # cumulative count of insts written-back
system.switch_cpus_13.iew.wb_producers      708257417                       # num instructions producing a value
system.switch_cpus_13.iew.wb_consumers     1133116847                       # num instructions consuming a value
system.switch_cpus_13.iew.wb_rate            2.049505                       # insts written-back per cycle
system.switch_cpus_13.iew.wb_fanout          0.625052                       # average fanout of values written-back
system.switch_cpus_13.commit.commitSquashedInsts    212663938                       # The number of squashed insts skipped by commit
system.switch_cpus_13.commit.commitNonSpecStalls           81                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_13.commit.branchMispredicts      9881428                       # The number of times a branch was mispredicted
system.switch_cpus_13.commit.committed_per_cycle::samples    473391916                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::mean     1.941733                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::stdev     2.572317                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::0    226474470     47.84%     47.84% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::1     59702986     12.61%     60.45% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::2     29559709      6.24%     66.70% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::3     57344978     12.11%     78.81% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::4     25814591      5.45%     84.26% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::5     13738804      2.90%     87.17% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::6     11564683      2.44%     89.61% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::7      6530610      1.38%     90.99% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::8     42661085      9.01%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::total    473391916                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committedInsts    500000004                       # Number of instructions committed
system.switch_cpus_13.commit.committedOps    919200770                       # Number of ops (including micro ops) committed
system.switch_cpus_13.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_13.commit.refs           247246491                       # Number of memory references committed
system.switch_cpus_13.commit.loads          173987238                       # Number of loads committed
system.switch_cpus_13.commit.membars               40                       # Number of memory barriers committed
system.switch_cpus_13.commit.branches        87380226                       # Number of branches committed
system.switch_cpus_13.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_13.commit.fp_insts       189215131                       # Number of committed floating point instructions.
system.switch_cpus_13.commit.int_insts      803634850                       # Number of committed integer instructions.
system.switch_cpus_13.commit.function_calls     14588081                       # Number of function calls committed.
system.switch_cpus_13.commit.op_class_0::No_OpClass      4125142      0.45%      0.45% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntAlu    572651005     62.30%     62.75% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntMult       328783      0.04%     62.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntDiv          392      0.00%     62.78% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatAdd      6186581      0.67%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCmp            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCvt            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatDiv            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAdd            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAlu      7667578      0.83%     64.29% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCmp          324      0.00%     64.29% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCvt         2398      0.00%     64.29% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMisc       544817      0.06%     64.35% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMult            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMultAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShift            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShiftAcc            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSqrt            0      0.00%     64.35% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAdd     31108301      3.38%     67.73% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAlu            0      0.00%     67.73% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCmp        95844      0.01%     67.74% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCvt     17246993      1.88%     69.62% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatDiv      1155470      0.13%     69.75% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMisc            0      0.00%     69.75% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMult     30775378      3.35%     73.09% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.09% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatSqrt        65273      0.01%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAes            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAesMix            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma2            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma3            0      0.00%     73.10% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemRead    107864057     11.73%     84.84% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemWrite     61903497      6.73%     91.57% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemRead     66123181      7.19%     98.76% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemWrite     11355756      1.24%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::total    919200770                       # Class of committed instruction
system.switch_cpus_13.commit.bw_lim_events     42661085                       # number cycles where commit BW limit reached
system.switch_cpus_13.rob.rob_reads        1562595539                       # The number of ROB reads
system.switch_cpus_13.rob.rob_writes       2296919457                       # The number of ROB writes
system.switch_cpus_13.timesIdled                23196                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_13.idleCycles                88081                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_13.committedInsts        500000004                       # Number of Instructions Simulated
system.switch_cpus_13.committedOps          919200770                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_13.cpi                    1.012901                       # CPI: Cycles Per Instruction
system.switch_cpus_13.cpi_total              1.012901                       # CPI: Total CPI of All Threads
system.switch_cpus_13.ipc                    0.987263                       # IPC: Instructions Per Cycle
system.switch_cpus_13.ipc_total              0.987263                       # IPC: Total IPC of All Threads
system.switch_cpus_13.int_regfile_reads    1446582588                       # number of integer regfile reads
system.switch_cpus_13.int_regfile_writes    668825029                       # number of integer regfile writes
system.switch_cpus_13.fp_regfile_reads      300894025                       # number of floating regfile reads
system.switch_cpus_13.fp_regfile_writes     178461268                       # number of floating regfile writes
system.switch_cpus_13.cc_regfile_reads      372636290                       # number of cc regfile reads
system.switch_cpus_13.cc_regfile_writes     193112828                       # number of cc regfile writes
system.switch_cpus_13.misc_regfile_reads    487555785                       # number of misc regfile reads
system.tol3bus.snoop_filter.tot_requests        52151                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests        38422                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops              9                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops            9                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 183846612250                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp              8817                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty        11461                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict            5270                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq           24326                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp          24326                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq             4930                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp            4930                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         8817                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side         9039                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side        16381                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side        35074                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side        29730                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total                 90224                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side       316544                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side       484928                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side       310208                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side       342208                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total                1453888                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                            2653                       # Total snoops (count)
system.tol3bus.snoopTraffic                    159424                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples            40726                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000221                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.014864                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                  40717     99.98%     99.98% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      9      0.02%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total              40726                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy           17523021                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           2238750                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy           3786724                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy           5504122                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy           4930380                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
