Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date             : Mon Apr  6 22:25:54 2020
| Host             : DESKTOP-FQS7EMJ running 64-bit major release  (build 9200)
| Command          : report_power -file memDatos_power_routed.rpt -pb memDatos_power_summary_routed.pb -rpx memDatos_power_routed.rpx
| Design           : memDatos
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 13.917 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 13.625                           |
| Device Static (W)        | 0.292                            |
| Effective TJA (C/W)      | 4.6                              |
| Max Ambient (C)          | 21.5                             |
| Junction Temperature (C) | 88.5                             |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.394 |      953 |       --- |             --- |
|   LUT as Distributed RAM |     0.965 |      512 |     19000 |            2.69 |
|   LUT as Logic           |     0.231 |       40 |     63400 |            0.06 |
|   F7/F8 Muxes            |     0.191 |      400 |     63400 |            0.63 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
| Signals                  |     2.762 |      182 |       --- |             --- |
| I/O                      |     9.469 |       45 |       210 |           21.43 |
| Static Power             |     0.292 |          |           |                 |
| Total                    |    13.917 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     4.446 |       4.272 |      0.174 |
| Vccaux    |       1.800 |     0.804 |       0.766 |      0.039 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     4.434 |       4.430 |      0.004 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.005 |       0.000 |      0.005 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------+-----------+
| Name                      | Power (W) |
+---------------------------+-----------+
| memDatos                  |    13.625 |
|   aux_reg_0_255_0_0       |     0.012 |
|   aux_reg_0_255_10_10     |     0.012 |
|   aux_reg_0_255_11_11     |     0.012 |
|   aux_reg_0_255_12_12     |     0.010 |
|   aux_reg_0_255_13_13     |     0.011 |
|   aux_reg_0_255_14_14     |     0.012 |
|   aux_reg_0_255_15_15     |     0.011 |
|   aux_reg_0_255_1_1       |     0.011 |
|   aux_reg_0_255_2_2       |     0.012 |
|   aux_reg_0_255_3_3       |     0.011 |
|   aux_reg_0_255_4_4       |     0.011 |
|   aux_reg_0_255_5_5       |     0.012 |
|   aux_reg_0_255_6_6       |     0.012 |
|   aux_reg_0_255_7_7       |     0.012 |
|   aux_reg_0_255_8_8       |     0.012 |
|   aux_reg_0_255_9_9       |     0.012 |
|   aux_reg_1024_1279_0_0   |     0.011 |
|   aux_reg_1024_1279_10_10 |     0.012 |
|   aux_reg_1024_1279_11_11 |     0.011 |
|   aux_reg_1024_1279_12_12 |     0.012 |
|   aux_reg_1024_1279_13_13 |     0.013 |
|   aux_reg_1024_1279_14_14 |     0.011 |
|   aux_reg_1024_1279_15_15 |     0.011 |
|   aux_reg_1024_1279_1_1   |     0.010 |
|   aux_reg_1024_1279_2_2   |     0.013 |
|   aux_reg_1024_1279_3_3   |     0.013 |
|   aux_reg_1024_1279_4_4   |     0.011 |
|   aux_reg_1024_1279_5_5   |     0.012 |
|   aux_reg_1024_1279_6_6   |     0.011 |
|   aux_reg_1024_1279_7_7   |     0.010 |
|   aux_reg_1024_1279_8_8   |     0.012 |
|   aux_reg_1024_1279_9_9   |     0.012 |
|   aux_reg_1280_1535_0_0   |     0.012 |
|   aux_reg_1280_1535_10_10 |     0.012 |
|   aux_reg_1280_1535_11_11 |     0.012 |
|   aux_reg_1280_1535_12_12 |     0.011 |
|   aux_reg_1280_1535_13_13 |     0.012 |
|   aux_reg_1280_1535_14_14 |     0.012 |
|   aux_reg_1280_1535_15_15 |     0.010 |
|   aux_reg_1280_1535_1_1   |     0.012 |
|   aux_reg_1280_1535_2_2   |     0.011 |
|   aux_reg_1280_1535_3_3   |     0.012 |
|   aux_reg_1280_1535_4_4   |     0.011 |
|   aux_reg_1280_1535_5_5   |     0.012 |
|   aux_reg_1280_1535_6_6   |     0.013 |
|   aux_reg_1280_1535_7_7   |     0.012 |
|   aux_reg_1280_1535_8_8   |     0.012 |
|   aux_reg_1280_1535_9_9   |     0.011 |
|   aux_reg_1536_1791_0_0   |     0.010 |
|   aux_reg_1536_1791_10_10 |     0.012 |
|   aux_reg_1536_1791_11_11 |     0.012 |
|   aux_reg_1536_1791_12_12 |     0.012 |
|   aux_reg_1536_1791_13_13 |     0.013 |
|   aux_reg_1536_1791_14_14 |     0.010 |
|   aux_reg_1536_1791_15_15 |     0.012 |
|   aux_reg_1536_1791_1_1   |     0.011 |
|   aux_reg_1536_1791_2_2   |     0.015 |
|   aux_reg_1536_1791_3_3   |     0.013 |
|   aux_reg_1536_1791_4_4   |     0.012 |
|   aux_reg_1536_1791_5_5   |     0.011 |
|   aux_reg_1536_1791_6_6   |     0.013 |
|   aux_reg_1536_1791_7_7   |     0.012 |
|   aux_reg_1536_1791_8_8   |     0.011 |
|   aux_reg_1536_1791_9_9   |     0.012 |
|   aux_reg_1792_2047_0_0   |     0.012 |
|   aux_reg_1792_2047_10_10 |     0.012 |
|   aux_reg_1792_2047_11_11 |     0.012 |
|   aux_reg_1792_2047_12_12 |     0.011 |
|   aux_reg_1792_2047_13_13 |     0.011 |
|   aux_reg_1792_2047_14_14 |     0.012 |
|   aux_reg_1792_2047_15_15 |     0.013 |
|   aux_reg_1792_2047_1_1   |     0.011 |
|   aux_reg_1792_2047_2_2   |     0.012 |
|   aux_reg_1792_2047_3_3   |     0.011 |
|   aux_reg_1792_2047_4_4   |     0.011 |
|   aux_reg_1792_2047_5_5   |     0.012 |
|   aux_reg_1792_2047_6_6   |     0.011 |
|   aux_reg_1792_2047_7_7   |     0.012 |
|   aux_reg_1792_2047_8_8   |     0.012 |
|   aux_reg_1792_2047_9_9   |     0.011 |
|   aux_reg_256_511_0_0     |     0.011 |
|   aux_reg_256_511_10_10   |     0.012 |
|   aux_reg_256_511_11_11   |     0.011 |
|   aux_reg_256_511_12_12   |     0.013 |
|   aux_reg_256_511_13_13   |     0.011 |
|   aux_reg_256_511_14_14   |     0.013 |
|   aux_reg_256_511_15_15   |     0.012 |
|   aux_reg_256_511_1_1     |     0.012 |
|   aux_reg_256_511_2_2     |     0.012 |
|   aux_reg_256_511_3_3     |     0.011 |
|   aux_reg_256_511_4_4     |     0.012 |
|   aux_reg_256_511_5_5     |     0.012 |
|   aux_reg_256_511_6_6     |     0.010 |
|   aux_reg_256_511_7_7     |     0.011 |
|   aux_reg_256_511_8_8     |     0.011 |
|   aux_reg_256_511_9_9     |     0.012 |
|   aux_reg_512_767_0_0     |     0.012 |
|   aux_reg_512_767_10_10   |     0.012 |
|   aux_reg_512_767_11_11   |     0.012 |
|   aux_reg_512_767_12_12   |     0.012 |
|   aux_reg_512_767_13_13   |     0.012 |
|   aux_reg_512_767_14_14   |     0.012 |
|   aux_reg_512_767_15_15   |     0.013 |
|   aux_reg_512_767_1_1     |     0.015 |
|   aux_reg_512_767_2_2     |     0.012 |
|   aux_reg_512_767_3_3     |     0.014 |
|   aux_reg_512_767_4_4     |     0.013 |
|   aux_reg_512_767_5_5     |     0.012 |
|   aux_reg_512_767_6_6     |     0.012 |
|   aux_reg_512_767_7_7     |     0.012 |
|   aux_reg_512_767_8_8     |     0.012 |
|   aux_reg_512_767_9_9     |     0.011 |
|   aux_reg_768_1023_0_0    |     0.011 |
|   aux_reg_768_1023_10_10  |     0.012 |
|   aux_reg_768_1023_11_11  |     0.012 |
|   aux_reg_768_1023_12_12  |     0.013 |
|   aux_reg_768_1023_13_13  |     0.013 |
|   aux_reg_768_1023_14_14  |     0.012 |
|   aux_reg_768_1023_15_15  |     0.012 |
|   aux_reg_768_1023_1_1    |     0.015 |
|   aux_reg_768_1023_2_2    |     0.012 |
|   aux_reg_768_1023_3_3    |     0.010 |
|   aux_reg_768_1023_4_4    |     0.013 |
|   aux_reg_768_1023_5_5    |     0.010 |
|   aux_reg_768_1023_6_6    |     0.011 |
|   aux_reg_768_1023_7_7    |     0.011 |
|   aux_reg_768_1023_8_8    |     0.010 |
|   aux_reg_768_1023_9_9    |     0.011 |
+---------------------------+-----------+


