
002_led_control_with_EXTI_FreeRTOS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054a8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08005648  08005648  00015648  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080056a8  080056a8  00020010  2**0
                  CONTENTS
  4 .ARM          00000008  080056a8  080056a8  000156a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080056b0  080056b0  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080056b0  080056b0  000156b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080056b4  080056b4  000156b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080056b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000049bc  20000010  080056c8  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200049cc  080056c8  000249cc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY
 13 .debug_info   000127c0  00000000  00000000  00020083  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e6e  00000000  00000000  00032843  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f20  00000000  00000000  000356b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000b94  00000000  00000000  000365d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00002d11  00000000  00000000  0003716c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010daa  00000000  00000000  00039e7d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008f620  00000000  00000000  0004ac27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003dd4  00000000  00000000  000da248  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  000de01c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000010 	.word	0x20000010
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005630 	.word	0x08005630

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000014 	.word	0x20000014
 80001dc:	08005630 	.word	0x08005630

080001e0 <__aeabi_uldivmod>:
 80001e0:	b953      	cbnz	r3, 80001f8 <__aeabi_uldivmod+0x18>
 80001e2:	b94a      	cbnz	r2, 80001f8 <__aeabi_uldivmod+0x18>
 80001e4:	2900      	cmp	r1, #0
 80001e6:	bf08      	it	eq
 80001e8:	2800      	cmpeq	r0, #0
 80001ea:	bf1c      	itt	ne
 80001ec:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80001f0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80001f4:	f000 b970 	b.w	80004d8 <__aeabi_idiv0>
 80001f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000200:	f000 f806 	bl	8000210 <__udivmoddi4>
 8000204:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000208:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800020c:	b004      	add	sp, #16
 800020e:	4770      	bx	lr

08000210 <__udivmoddi4>:
 8000210:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000214:	9e08      	ldr	r6, [sp, #32]
 8000216:	460d      	mov	r5, r1
 8000218:	4604      	mov	r4, r0
 800021a:	460f      	mov	r7, r1
 800021c:	2b00      	cmp	r3, #0
 800021e:	d14a      	bne.n	80002b6 <__udivmoddi4+0xa6>
 8000220:	428a      	cmp	r2, r1
 8000222:	4694      	mov	ip, r2
 8000224:	d965      	bls.n	80002f2 <__udivmoddi4+0xe2>
 8000226:	fab2 f382 	clz	r3, r2
 800022a:	b143      	cbz	r3, 800023e <__udivmoddi4+0x2e>
 800022c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000230:	f1c3 0220 	rsb	r2, r3, #32
 8000234:	409f      	lsls	r7, r3
 8000236:	fa20 f202 	lsr.w	r2, r0, r2
 800023a:	4317      	orrs	r7, r2
 800023c:	409c      	lsls	r4, r3
 800023e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000242:	fa1f f58c 	uxth.w	r5, ip
 8000246:	fbb7 f1fe 	udiv	r1, r7, lr
 800024a:	0c22      	lsrs	r2, r4, #16
 800024c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000250:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000254:	fb01 f005 	mul.w	r0, r1, r5
 8000258:	4290      	cmp	r0, r2
 800025a:	d90a      	bls.n	8000272 <__udivmoddi4+0x62>
 800025c:	eb1c 0202 	adds.w	r2, ip, r2
 8000260:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000264:	f080 811c 	bcs.w	80004a0 <__udivmoddi4+0x290>
 8000268:	4290      	cmp	r0, r2
 800026a:	f240 8119 	bls.w	80004a0 <__udivmoddi4+0x290>
 800026e:	3902      	subs	r1, #2
 8000270:	4462      	add	r2, ip
 8000272:	1a12      	subs	r2, r2, r0
 8000274:	b2a4      	uxth	r4, r4
 8000276:	fbb2 f0fe 	udiv	r0, r2, lr
 800027a:	fb0e 2210 	mls	r2, lr, r0, r2
 800027e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000282:	fb00 f505 	mul.w	r5, r0, r5
 8000286:	42a5      	cmp	r5, r4
 8000288:	d90a      	bls.n	80002a0 <__udivmoddi4+0x90>
 800028a:	eb1c 0404 	adds.w	r4, ip, r4
 800028e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000292:	f080 8107 	bcs.w	80004a4 <__udivmoddi4+0x294>
 8000296:	42a5      	cmp	r5, r4
 8000298:	f240 8104 	bls.w	80004a4 <__udivmoddi4+0x294>
 800029c:	4464      	add	r4, ip
 800029e:	3802      	subs	r0, #2
 80002a0:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002a4:	1b64      	subs	r4, r4, r5
 80002a6:	2100      	movs	r1, #0
 80002a8:	b11e      	cbz	r6, 80002b2 <__udivmoddi4+0xa2>
 80002aa:	40dc      	lsrs	r4, r3
 80002ac:	2300      	movs	r3, #0
 80002ae:	e9c6 4300 	strd	r4, r3, [r6]
 80002b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b6:	428b      	cmp	r3, r1
 80002b8:	d908      	bls.n	80002cc <__udivmoddi4+0xbc>
 80002ba:	2e00      	cmp	r6, #0
 80002bc:	f000 80ed 	beq.w	800049a <__udivmoddi4+0x28a>
 80002c0:	2100      	movs	r1, #0
 80002c2:	e9c6 0500 	strd	r0, r5, [r6]
 80002c6:	4608      	mov	r0, r1
 80002c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002cc:	fab3 f183 	clz	r1, r3
 80002d0:	2900      	cmp	r1, #0
 80002d2:	d149      	bne.n	8000368 <__udivmoddi4+0x158>
 80002d4:	42ab      	cmp	r3, r5
 80002d6:	d302      	bcc.n	80002de <__udivmoddi4+0xce>
 80002d8:	4282      	cmp	r2, r0
 80002da:	f200 80f8 	bhi.w	80004ce <__udivmoddi4+0x2be>
 80002de:	1a84      	subs	r4, r0, r2
 80002e0:	eb65 0203 	sbc.w	r2, r5, r3
 80002e4:	2001      	movs	r0, #1
 80002e6:	4617      	mov	r7, r2
 80002e8:	2e00      	cmp	r6, #0
 80002ea:	d0e2      	beq.n	80002b2 <__udivmoddi4+0xa2>
 80002ec:	e9c6 4700 	strd	r4, r7, [r6]
 80002f0:	e7df      	b.n	80002b2 <__udivmoddi4+0xa2>
 80002f2:	b902      	cbnz	r2, 80002f6 <__udivmoddi4+0xe6>
 80002f4:	deff      	udf	#255	; 0xff
 80002f6:	fab2 f382 	clz	r3, r2
 80002fa:	2b00      	cmp	r3, #0
 80002fc:	f040 8090 	bne.w	8000420 <__udivmoddi4+0x210>
 8000300:	1a8a      	subs	r2, r1, r2
 8000302:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000306:	fa1f fe8c 	uxth.w	lr, ip
 800030a:	2101      	movs	r1, #1
 800030c:	fbb2 f5f7 	udiv	r5, r2, r7
 8000310:	fb07 2015 	mls	r0, r7, r5, r2
 8000314:	0c22      	lsrs	r2, r4, #16
 8000316:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800031a:	fb0e f005 	mul.w	r0, lr, r5
 800031e:	4290      	cmp	r0, r2
 8000320:	d908      	bls.n	8000334 <__udivmoddi4+0x124>
 8000322:	eb1c 0202 	adds.w	r2, ip, r2
 8000326:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800032a:	d202      	bcs.n	8000332 <__udivmoddi4+0x122>
 800032c:	4290      	cmp	r0, r2
 800032e:	f200 80cb 	bhi.w	80004c8 <__udivmoddi4+0x2b8>
 8000332:	4645      	mov	r5, r8
 8000334:	1a12      	subs	r2, r2, r0
 8000336:	b2a4      	uxth	r4, r4
 8000338:	fbb2 f0f7 	udiv	r0, r2, r7
 800033c:	fb07 2210 	mls	r2, r7, r0, r2
 8000340:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000344:	fb0e fe00 	mul.w	lr, lr, r0
 8000348:	45a6      	cmp	lr, r4
 800034a:	d908      	bls.n	800035e <__udivmoddi4+0x14e>
 800034c:	eb1c 0404 	adds.w	r4, ip, r4
 8000350:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000354:	d202      	bcs.n	800035c <__udivmoddi4+0x14c>
 8000356:	45a6      	cmp	lr, r4
 8000358:	f200 80bb 	bhi.w	80004d2 <__udivmoddi4+0x2c2>
 800035c:	4610      	mov	r0, r2
 800035e:	eba4 040e 	sub.w	r4, r4, lr
 8000362:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000366:	e79f      	b.n	80002a8 <__udivmoddi4+0x98>
 8000368:	f1c1 0720 	rsb	r7, r1, #32
 800036c:	408b      	lsls	r3, r1
 800036e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000372:	ea4c 0c03 	orr.w	ip, ip, r3
 8000376:	fa05 f401 	lsl.w	r4, r5, r1
 800037a:	fa20 f307 	lsr.w	r3, r0, r7
 800037e:	40fd      	lsrs	r5, r7
 8000380:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000384:	4323      	orrs	r3, r4
 8000386:	fbb5 f8f9 	udiv	r8, r5, r9
 800038a:	fa1f fe8c 	uxth.w	lr, ip
 800038e:	fb09 5518 	mls	r5, r9, r8, r5
 8000392:	0c1c      	lsrs	r4, r3, #16
 8000394:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000398:	fb08 f50e 	mul.w	r5, r8, lr
 800039c:	42a5      	cmp	r5, r4
 800039e:	fa02 f201 	lsl.w	r2, r2, r1
 80003a2:	fa00 f001 	lsl.w	r0, r0, r1
 80003a6:	d90b      	bls.n	80003c0 <__udivmoddi4+0x1b0>
 80003a8:	eb1c 0404 	adds.w	r4, ip, r4
 80003ac:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003b0:	f080 8088 	bcs.w	80004c4 <__udivmoddi4+0x2b4>
 80003b4:	42a5      	cmp	r5, r4
 80003b6:	f240 8085 	bls.w	80004c4 <__udivmoddi4+0x2b4>
 80003ba:	f1a8 0802 	sub.w	r8, r8, #2
 80003be:	4464      	add	r4, ip
 80003c0:	1b64      	subs	r4, r4, r5
 80003c2:	b29d      	uxth	r5, r3
 80003c4:	fbb4 f3f9 	udiv	r3, r4, r9
 80003c8:	fb09 4413 	mls	r4, r9, r3, r4
 80003cc:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003d0:	fb03 fe0e 	mul.w	lr, r3, lr
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	d908      	bls.n	80003ea <__udivmoddi4+0x1da>
 80003d8:	eb1c 0404 	adds.w	r4, ip, r4
 80003dc:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80003e0:	d26c      	bcs.n	80004bc <__udivmoddi4+0x2ac>
 80003e2:	45a6      	cmp	lr, r4
 80003e4:	d96a      	bls.n	80004bc <__udivmoddi4+0x2ac>
 80003e6:	3b02      	subs	r3, #2
 80003e8:	4464      	add	r4, ip
 80003ea:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003ee:	fba3 9502 	umull	r9, r5, r3, r2
 80003f2:	eba4 040e 	sub.w	r4, r4, lr
 80003f6:	42ac      	cmp	r4, r5
 80003f8:	46c8      	mov	r8, r9
 80003fa:	46ae      	mov	lr, r5
 80003fc:	d356      	bcc.n	80004ac <__udivmoddi4+0x29c>
 80003fe:	d053      	beq.n	80004a8 <__udivmoddi4+0x298>
 8000400:	b156      	cbz	r6, 8000418 <__udivmoddi4+0x208>
 8000402:	ebb0 0208 	subs.w	r2, r0, r8
 8000406:	eb64 040e 	sbc.w	r4, r4, lr
 800040a:	fa04 f707 	lsl.w	r7, r4, r7
 800040e:	40ca      	lsrs	r2, r1
 8000410:	40cc      	lsrs	r4, r1
 8000412:	4317      	orrs	r7, r2
 8000414:	e9c6 7400 	strd	r7, r4, [r6]
 8000418:	4618      	mov	r0, r3
 800041a:	2100      	movs	r1, #0
 800041c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000420:	f1c3 0120 	rsb	r1, r3, #32
 8000424:	fa02 fc03 	lsl.w	ip, r2, r3
 8000428:	fa20 f201 	lsr.w	r2, r0, r1
 800042c:	fa25 f101 	lsr.w	r1, r5, r1
 8000430:	409d      	lsls	r5, r3
 8000432:	432a      	orrs	r2, r5
 8000434:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000438:	fa1f fe8c 	uxth.w	lr, ip
 800043c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000440:	fb07 1510 	mls	r5, r7, r0, r1
 8000444:	0c11      	lsrs	r1, r2, #16
 8000446:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800044a:	fb00 f50e 	mul.w	r5, r0, lr
 800044e:	428d      	cmp	r5, r1
 8000450:	fa04 f403 	lsl.w	r4, r4, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x258>
 8000456:	eb1c 0101 	adds.w	r1, ip, r1
 800045a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800045e:	d22f      	bcs.n	80004c0 <__udivmoddi4+0x2b0>
 8000460:	428d      	cmp	r5, r1
 8000462:	d92d      	bls.n	80004c0 <__udivmoddi4+0x2b0>
 8000464:	3802      	subs	r0, #2
 8000466:	4461      	add	r1, ip
 8000468:	1b49      	subs	r1, r1, r5
 800046a:	b292      	uxth	r2, r2
 800046c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000470:	fb07 1115 	mls	r1, r7, r5, r1
 8000474:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000478:	fb05 f10e 	mul.w	r1, r5, lr
 800047c:	4291      	cmp	r1, r2
 800047e:	d908      	bls.n	8000492 <__udivmoddi4+0x282>
 8000480:	eb1c 0202 	adds.w	r2, ip, r2
 8000484:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000488:	d216      	bcs.n	80004b8 <__udivmoddi4+0x2a8>
 800048a:	4291      	cmp	r1, r2
 800048c:	d914      	bls.n	80004b8 <__udivmoddi4+0x2a8>
 800048e:	3d02      	subs	r5, #2
 8000490:	4462      	add	r2, ip
 8000492:	1a52      	subs	r2, r2, r1
 8000494:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000498:	e738      	b.n	800030c <__udivmoddi4+0xfc>
 800049a:	4631      	mov	r1, r6
 800049c:	4630      	mov	r0, r6
 800049e:	e708      	b.n	80002b2 <__udivmoddi4+0xa2>
 80004a0:	4639      	mov	r1, r7
 80004a2:	e6e6      	b.n	8000272 <__udivmoddi4+0x62>
 80004a4:	4610      	mov	r0, r2
 80004a6:	e6fb      	b.n	80002a0 <__udivmoddi4+0x90>
 80004a8:	4548      	cmp	r0, r9
 80004aa:	d2a9      	bcs.n	8000400 <__udivmoddi4+0x1f0>
 80004ac:	ebb9 0802 	subs.w	r8, r9, r2
 80004b0:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004b4:	3b01      	subs	r3, #1
 80004b6:	e7a3      	b.n	8000400 <__udivmoddi4+0x1f0>
 80004b8:	4645      	mov	r5, r8
 80004ba:	e7ea      	b.n	8000492 <__udivmoddi4+0x282>
 80004bc:	462b      	mov	r3, r5
 80004be:	e794      	b.n	80003ea <__udivmoddi4+0x1da>
 80004c0:	4640      	mov	r0, r8
 80004c2:	e7d1      	b.n	8000468 <__udivmoddi4+0x258>
 80004c4:	46d0      	mov	r8, sl
 80004c6:	e77b      	b.n	80003c0 <__udivmoddi4+0x1b0>
 80004c8:	3d02      	subs	r5, #2
 80004ca:	4462      	add	r2, ip
 80004cc:	e732      	b.n	8000334 <__udivmoddi4+0x124>
 80004ce:	4608      	mov	r0, r1
 80004d0:	e70a      	b.n	80002e8 <__udivmoddi4+0xd8>
 80004d2:	4464      	add	r4, ip
 80004d4:	3802      	subs	r0, #2
 80004d6:	e742      	b.n	800035e <__udivmoddi4+0x14e>

080004d8 <__aeabi_idiv0>:
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop

080004dc <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80004dc:	b580      	push	{r7, lr}
 80004de:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN 1 */
	user_led_init();
 80004e0:	f000 fb04 	bl	8000aec <user_led_init>
	user_button_EXTI_init();
 80004e4:	f000 faa8 	bl	8000a38 <user_button_EXTI_init>
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80004e8:	f000 fbba 	bl	8000c60 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80004ec:	f000 f818 	bl	8000520 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80004f0:	f000 f8a8 	bl	8000644 <MX_GPIO_Init>
	MX_USART2_UART_Init();
 80004f4:	f000 f87c 	bl	80005f0 <MX_USART2_UART_Init>
	/* USER CODE BEGIN 2 */

	/* USER CODE END 2 */

	/* Init scheduler */
	osKernelInitialize();
 80004f8:	f002 fb2c 	bl	8002b54 <osKernelInitialize>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* creation of ledFlashh */
	ledFlashhHandle = osThreadNew(ledFlashTask, NULL,
 80004fc:	4a05      	ldr	r2, [pc, #20]	; (8000514 <main+0x38>)
 80004fe:	2100      	movs	r1, #0
 8000500:	4805      	ldr	r0, [pc, #20]	; (8000518 <main+0x3c>)
 8000502:	f002 fb71 	bl	8002be8 <osThreadNew>
 8000506:	4603      	mov	r3, r0
 8000508:	4a04      	ldr	r2, [pc, #16]	; (800051c <main+0x40>)
 800050a:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
	/* USER CODE END RTOS_EVENTS */

	/* Start scheduler */
	osKernelStart();
 800050c:	f002 fb46 	bl	8002b9c <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1) {
 8000510:	e7fe      	b.n	8000510 <main+0x34>
 8000512:	bf00      	nop
 8000514:	0800566c 	.word	0x0800566c
 8000518:	080006e9 	.word	0x080006e9
 800051c:	20000070 	.word	0x20000070

08000520 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000520:	b580      	push	{r7, lr}
 8000522:	b094      	sub	sp, #80	; 0x50
 8000524:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000526:	f107 0320 	add.w	r3, r7, #32
 800052a:	2230      	movs	r2, #48	; 0x30
 800052c:	2100      	movs	r1, #0
 800052e:	4618      	mov	r0, r3
 8000530:	f005 f844 	bl	80055bc <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8000534:	f107 030c 	add.w	r3, r7, #12
 8000538:	2200      	movs	r2, #0
 800053a:	601a      	str	r2, [r3, #0]
 800053c:	605a      	str	r2, [r3, #4]
 800053e:	609a      	str	r2, [r3, #8]
 8000540:	60da      	str	r2, [r3, #12]
 8000542:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8000544:	2300      	movs	r3, #0
 8000546:	60bb      	str	r3, [r7, #8]
 8000548:	4b27      	ldr	r3, [pc, #156]	; (80005e8 <SystemClock_Config+0xc8>)
 800054a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800054c:	4a26      	ldr	r2, [pc, #152]	; (80005e8 <SystemClock_Config+0xc8>)
 800054e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000552:	6413      	str	r3, [r2, #64]	; 0x40
 8000554:	4b24      	ldr	r3, [pc, #144]	; (80005e8 <SystemClock_Config+0xc8>)
 8000556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000558:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800055c:	60bb      	str	r3, [r7, #8]
 800055e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000560:	2300      	movs	r3, #0
 8000562:	607b      	str	r3, [r7, #4]
 8000564:	4b21      	ldr	r3, [pc, #132]	; (80005ec <SystemClock_Config+0xcc>)
 8000566:	681b      	ldr	r3, [r3, #0]
 8000568:	4a20      	ldr	r2, [pc, #128]	; (80005ec <SystemClock_Config+0xcc>)
 800056a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800056e:	6013      	str	r3, [r2, #0]
 8000570:	4b1e      	ldr	r3, [pc, #120]	; (80005ec <SystemClock_Config+0xcc>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000578:	607b      	str	r3, [r7, #4]
 800057a:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800057c:	2301      	movs	r3, #1
 800057e:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000580:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000584:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000586:	2302      	movs	r3, #2
 8000588:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800058a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800058e:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8000590:	2304      	movs	r3, #4
 8000592:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 100;
 8000594:	2364      	movs	r3, #100	; 0x64
 8000596:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000598:	2302      	movs	r3, #2
 800059a:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 800059c:	2304      	movs	r3, #4
 800059e:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80005a0:	f107 0320 	add.w	r3, r7, #32
 80005a4:	4618      	mov	r0, r3
 80005a6:	f000 fef5 	bl	8001394 <HAL_RCC_OscConfig>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d001      	beq.n	80005b4 <SystemClock_Config+0x94>
		Error_Handler();
 80005b0:	f000 f90e 	bl	80007d0 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80005b4:	230f      	movs	r3, #15
 80005b6:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005b8:	2302      	movs	r3, #2
 80005ba:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005bc:	2300      	movs	r3, #0
 80005be:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80005c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005c4:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005c6:	2300      	movs	r3, #0
 80005c8:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK) {
 80005ca:	f107 030c 	add.w	r3, r7, #12
 80005ce:	2103      	movs	r1, #3
 80005d0:	4618      	mov	r0, r3
 80005d2:	f001 f957 	bl	8001884 <HAL_RCC_ClockConfig>
 80005d6:	4603      	mov	r3, r0
 80005d8:	2b00      	cmp	r3, #0
 80005da:	d001      	beq.n	80005e0 <SystemClock_Config+0xc0>
		Error_Handler();
 80005dc:	f000 f8f8 	bl	80007d0 <Error_Handler>
	}
}
 80005e0:	bf00      	nop
 80005e2:	3750      	adds	r7, #80	; 0x50
 80005e4:	46bd      	mov	sp, r7
 80005e6:	bd80      	pop	{r7, pc}
 80005e8:	40023800 	.word	0x40023800
 80005ec:	40007000 	.word	0x40007000

080005f0 <MX_USART2_UART_Init>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 80005f0:	b580      	push	{r7, lr}
 80005f2:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80005f4:	4b11      	ldr	r3, [pc, #68]	; (800063c <MX_USART2_UART_Init+0x4c>)
 80005f6:	4a12      	ldr	r2, [pc, #72]	; (8000640 <MX_USART2_UART_Init+0x50>)
 80005f8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80005fa:	4b10      	ldr	r3, [pc, #64]	; (800063c <MX_USART2_UART_Init+0x4c>)
 80005fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000600:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000602:	4b0e      	ldr	r3, [pc, #56]	; (800063c <MX_USART2_UART_Init+0x4c>)
 8000604:	2200      	movs	r2, #0
 8000606:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8000608:	4b0c      	ldr	r3, [pc, #48]	; (800063c <MX_USART2_UART_Init+0x4c>)
 800060a:	2200      	movs	r2, #0
 800060c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800060e:	4b0b      	ldr	r3, [pc, #44]	; (800063c <MX_USART2_UART_Init+0x4c>)
 8000610:	2200      	movs	r2, #0
 8000612:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8000614:	4b09      	ldr	r3, [pc, #36]	; (800063c <MX_USART2_UART_Init+0x4c>)
 8000616:	220c      	movs	r2, #12
 8000618:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800061a:	4b08      	ldr	r3, [pc, #32]	; (800063c <MX_USART2_UART_Init+0x4c>)
 800061c:	2200      	movs	r2, #0
 800061e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000620:	4b06      	ldr	r3, [pc, #24]	; (800063c <MX_USART2_UART_Init+0x4c>)
 8000622:	2200      	movs	r2, #0
 8000624:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8000626:	4805      	ldr	r0, [pc, #20]	; (800063c <MX_USART2_UART_Init+0x4c>)
 8000628:	f001 fb4c 	bl	8001cc4 <HAL_UART_Init>
 800062c:	4603      	mov	r3, r0
 800062e:	2b00      	cmp	r3, #0
 8000630:	d001      	beq.n	8000636 <MX_USART2_UART_Init+0x46>
		Error_Handler();
 8000632:	f000 f8cd 	bl	80007d0 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	2000002c 	.word	0x2000002c
 8000640:	40004400 	.word	0x40004400

08000644 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000644:	b480      	push	{r7}
 8000646:	b083      	sub	sp, #12
 8000648:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800064a:	2300      	movs	r3, #0
 800064c:	607b      	str	r3, [r7, #4]
 800064e:	4b10      	ldr	r3, [pc, #64]	; (8000690 <MX_GPIO_Init+0x4c>)
 8000650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000652:	4a0f      	ldr	r2, [pc, #60]	; (8000690 <MX_GPIO_Init+0x4c>)
 8000654:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000658:	6313      	str	r3, [r2, #48]	; 0x30
 800065a:	4b0d      	ldr	r3, [pc, #52]	; (8000690 <MX_GPIO_Init+0x4c>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000662:	607b      	str	r3, [r7, #4]
 8000664:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000666:	2300      	movs	r3, #0
 8000668:	603b      	str	r3, [r7, #0]
 800066a:	4b09      	ldr	r3, [pc, #36]	; (8000690 <MX_GPIO_Init+0x4c>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066e:	4a08      	ldr	r2, [pc, #32]	; (8000690 <MX_GPIO_Init+0x4c>)
 8000670:	f043 0301 	orr.w	r3, r3, #1
 8000674:	6313      	str	r3, [r2, #48]	; 0x30
 8000676:	4b06      	ldr	r3, [pc, #24]	; (8000690 <MX_GPIO_Init+0x4c>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067a:	f003 0301 	and.w	r3, r3, #1
 800067e:	603b      	str	r3, [r7, #0]
 8000680:	683b      	ldr	r3, [r7, #0]

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8000682:	bf00      	nop
 8000684:	370c      	adds	r7, #12
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	40023800 	.word	0x40023800

08000694 <EXTI0_IRQHandler>:

/* USER CODE BEGIN 4 */
void EXTI0_IRQHandler(void){
 8000694:	b580      	push	{r7, lr}
 8000696:	af00      	add	r7, sp, #0

   if((EXTI->PR &EXTI_PR_PR0) == EXTI_PR_PR0){
 8000698:	4b07      	ldr	r3, [pc, #28]	; (80006b8 <EXTI0_IRQHandler+0x24>)
 800069a:	695b      	ldr	r3, [r3, #20]
 800069c:	f003 0301 	and.w	r3, r3, #1
 80006a0:	2b01      	cmp	r3, #1
 80006a2:	d107      	bne.n	80006b4 <EXTI0_IRQHandler+0x20>
	   EXTI->PR |= EXTI_PR_PR0;
 80006a4:	4b04      	ldr	r3, [pc, #16]	; (80006b8 <EXTI0_IRQHandler+0x24>)
 80006a6:	695b      	ldr	r3, [r3, #20]
 80006a8:	4a03      	ldr	r2, [pc, #12]	; (80006b8 <EXTI0_IRQHandler+0x24>)
 80006aa:	f043 0301 	orr.w	r3, r3, #1
 80006ae:	6153      	str	r3, [r2, #20]
	   ButtonHandler();
 80006b0:	f000 f804 	bl	80006bc <ButtonHandler>
   }
}
 80006b4:	bf00      	nop
 80006b6:	bd80      	pop	{r7, pc}
 80006b8:	40013c00 	.word	0x40013c00

080006bc <ButtonHandler>:
void ButtonHandler(void){
 80006bc:	b480      	push	{r7}
 80006be:	af00      	add	r7, sp, #0
	buttonCount++;
 80006c0:	4b08      	ldr	r3, [pc, #32]	; (80006e4 <ButtonHandler+0x28>)
 80006c2:	781b      	ldrb	r3, [r3, #0]
 80006c4:	3301      	adds	r3, #1
 80006c6:	b2da      	uxtb	r2, r3
 80006c8:	4b06      	ldr	r3, [pc, #24]	; (80006e4 <ButtonHandler+0x28>)
 80006ca:	701a      	strb	r2, [r3, #0]
	if(buttonCount ==5){
 80006cc:	4b05      	ldr	r3, [pc, #20]	; (80006e4 <ButtonHandler+0x28>)
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	2b05      	cmp	r3, #5
 80006d2:	d102      	bne.n	80006da <ButtonHandler+0x1e>
		buttonCount =0;
 80006d4:	4b03      	ldr	r3, [pc, #12]	; (80006e4 <ButtonHandler+0x28>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	701a      	strb	r2, [r3, #0]
	}
}
 80006da:	bf00      	nop
 80006dc:	46bd      	mov	sp, r7
 80006de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e2:	4770      	bx	lr
 80006e4:	20000074 	.word	0x20000074

080006e8 <ledFlashTask>:
 * @brief Function implementing the ledFlashh thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_ledFlashTask */
void ledFlashTask(void *argument) {
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b088      	sub	sp, #32
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN ledFlashTask */
	/* Infinite loop */
	for (;;) {
		if (buttonCount == 0) { // butun ledleri sondur
 80006f0:	4b36      	ldr	r3, [pc, #216]	; (80007cc <ledFlashTask+0xe4>)
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d10e      	bne.n	8000716 <ledFlashTask+0x2e>
			for (int i = 12; i < 16; i++) {
 80006f8:	230c      	movs	r3, #12
 80006fa:	61fb      	str	r3, [r7, #28]
 80006fc:	e007      	b.n	800070e <ledFlashTask+0x26>
				user_led_off(i);
 80006fe:	69fb      	ldr	r3, [r7, #28]
 8000700:	b2db      	uxtb	r3, r3
 8000702:	4618      	mov	r0, r3
 8000704:	f000 fa7c 	bl	8000c00 <user_led_off>
			for (int i = 12; i < 16; i++) {
 8000708:	69fb      	ldr	r3, [r7, #28]
 800070a:	3301      	adds	r3, #1
 800070c:	61fb      	str	r3, [r7, #28]
 800070e:	69fb      	ldr	r3, [r7, #28]
 8000710:	2b0f      	cmp	r3, #15
 8000712:	ddf4      	ble.n	80006fe <ledFlashTask+0x16>
 8000714:	e7ec      	b.n	80006f0 <ledFlashTask+0x8>
			}

		} else if (buttonCount == 1) { // ledleri 1 saniye yak sondur
 8000716:	4b2d      	ldr	r3, [pc, #180]	; (80007cc <ledFlashTask+0xe4>)
 8000718:	781b      	ldrb	r3, [r3, #0]
 800071a:	2b01      	cmp	r3, #1
 800071c:	d112      	bne.n	8000744 <ledFlashTask+0x5c>
			for (int i = 12; i < 16; i++) {
 800071e:	230c      	movs	r3, #12
 8000720:	61bb      	str	r3, [r7, #24]
 8000722:	e007      	b.n	8000734 <ledFlashTask+0x4c>
				user_led_toggle(i);
 8000724:	69bb      	ldr	r3, [r7, #24]
 8000726:	b2db      	uxtb	r3, r3
 8000728:	4618      	mov	r0, r3
 800072a:	f000 fa81 	bl	8000c30 <user_led_toggle>
			for (int i = 12; i < 16; i++) {
 800072e:	69bb      	ldr	r3, [r7, #24]
 8000730:	3301      	adds	r3, #1
 8000732:	61bb      	str	r3, [r7, #24]
 8000734:	69bb      	ldr	r3, [r7, #24]
 8000736:	2b0f      	cmp	r3, #15
 8000738:	ddf4      	ble.n	8000724 <ledFlashTask+0x3c>
			}
			vTaskDelay(1000);
 800073a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800073e:	f003 fa5b 	bl	8003bf8 <vTaskDelay>
 8000742:	e7d5      	b.n	80006f0 <ledFlashTask+0x8>
		} else if (buttonCount == 2) { // ledleri 750 ms yak sondur
 8000744:	4b21      	ldr	r3, [pc, #132]	; (80007cc <ledFlashTask+0xe4>)
 8000746:	781b      	ldrb	r3, [r3, #0]
 8000748:	2b02      	cmp	r3, #2
 800074a:	d112      	bne.n	8000772 <ledFlashTask+0x8a>
			for (int i = 12; i < 16; i++) {
 800074c:	230c      	movs	r3, #12
 800074e:	617b      	str	r3, [r7, #20]
 8000750:	e007      	b.n	8000762 <ledFlashTask+0x7a>
				user_led_toggle(i);
 8000752:	697b      	ldr	r3, [r7, #20]
 8000754:	b2db      	uxtb	r3, r3
 8000756:	4618      	mov	r0, r3
 8000758:	f000 fa6a 	bl	8000c30 <user_led_toggle>
			for (int i = 12; i < 16; i++) {
 800075c:	697b      	ldr	r3, [r7, #20]
 800075e:	3301      	adds	r3, #1
 8000760:	617b      	str	r3, [r7, #20]
 8000762:	697b      	ldr	r3, [r7, #20]
 8000764:	2b0f      	cmp	r3, #15
 8000766:	ddf4      	ble.n	8000752 <ledFlashTask+0x6a>
			}
			vTaskDelay(750);
 8000768:	f240 20ee 	movw	r0, #750	; 0x2ee
 800076c:	f003 fa44 	bl	8003bf8 <vTaskDelay>
 8000770:	e7be      	b.n	80006f0 <ledFlashTask+0x8>
		} else if (buttonCount == 3) { // ledleri 500 saniye yak sondur
 8000772:	4b16      	ldr	r3, [pc, #88]	; (80007cc <ledFlashTask+0xe4>)
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	2b03      	cmp	r3, #3
 8000778:	d112      	bne.n	80007a0 <ledFlashTask+0xb8>
			for (int i = 12; i < 16; i++) {
 800077a:	230c      	movs	r3, #12
 800077c:	613b      	str	r3, [r7, #16]
 800077e:	e007      	b.n	8000790 <ledFlashTask+0xa8>
				user_led_toggle(i);
 8000780:	693b      	ldr	r3, [r7, #16]
 8000782:	b2db      	uxtb	r3, r3
 8000784:	4618      	mov	r0, r3
 8000786:	f000 fa53 	bl	8000c30 <user_led_toggle>
			for (int i = 12; i < 16; i++) {
 800078a:	693b      	ldr	r3, [r7, #16]
 800078c:	3301      	adds	r3, #1
 800078e:	613b      	str	r3, [r7, #16]
 8000790:	693b      	ldr	r3, [r7, #16]
 8000792:	2b0f      	cmp	r3, #15
 8000794:	ddf4      	ble.n	8000780 <ledFlashTask+0x98>
			}
			vTaskDelay(500);
 8000796:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800079a:	f003 fa2d 	bl	8003bf8 <vTaskDelay>
 800079e:	e7a7      	b.n	80006f0 <ledFlashTask+0x8>
		} else if (buttonCount == 4) { // ledleri 250 ms yak sondur
 80007a0:	4b0a      	ldr	r3, [pc, #40]	; (80007cc <ledFlashTask+0xe4>)
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	2b04      	cmp	r3, #4
 80007a6:	d1a3      	bne.n	80006f0 <ledFlashTask+0x8>
			for (int i = 12; i < 16; i++) {
 80007a8:	230c      	movs	r3, #12
 80007aa:	60fb      	str	r3, [r7, #12]
 80007ac:	e007      	b.n	80007be <ledFlashTask+0xd6>
				user_led_toggle(i);
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	b2db      	uxtb	r3, r3
 80007b2:	4618      	mov	r0, r3
 80007b4:	f000 fa3c 	bl	8000c30 <user_led_toggle>
			for (int i = 12; i < 16; i++) {
 80007b8:	68fb      	ldr	r3, [r7, #12]
 80007ba:	3301      	adds	r3, #1
 80007bc:	60fb      	str	r3, [r7, #12]
 80007be:	68fb      	ldr	r3, [r7, #12]
 80007c0:	2b0f      	cmp	r3, #15
 80007c2:	ddf4      	ble.n	80007ae <ledFlashTask+0xc6>
			}
			vTaskDelay(250);
 80007c4:	20fa      	movs	r0, #250	; 0xfa
 80007c6:	f003 fa17 	bl	8003bf8 <vTaskDelay>
		if (buttonCount == 0) { // butun ledleri sondur
 80007ca:	e791      	b.n	80006f0 <ledFlashTask+0x8>
 80007cc:	20000074 	.word	0x20000074

080007d0 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007d4:	b672      	cpsid	i
}
 80007d6:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80007d8:	e7fe      	b.n	80007d8 <Error_Handler+0x8>
	...

080007dc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007dc:	b580      	push	{r7, lr}
 80007de:	b082      	sub	sp, #8
 80007e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007e2:	2300      	movs	r3, #0
 80007e4:	607b      	str	r3, [r7, #4]
 80007e6:	4b12      	ldr	r3, [pc, #72]	; (8000830 <HAL_MspInit+0x54>)
 80007e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007ea:	4a11      	ldr	r2, [pc, #68]	; (8000830 <HAL_MspInit+0x54>)
 80007ec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80007f0:	6453      	str	r3, [r2, #68]	; 0x44
 80007f2:	4b0f      	ldr	r3, [pc, #60]	; (8000830 <HAL_MspInit+0x54>)
 80007f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80007f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007fe:	2300      	movs	r3, #0
 8000800:	603b      	str	r3, [r7, #0]
 8000802:	4b0b      	ldr	r3, [pc, #44]	; (8000830 <HAL_MspInit+0x54>)
 8000804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000806:	4a0a      	ldr	r2, [pc, #40]	; (8000830 <HAL_MspInit+0x54>)
 8000808:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800080c:	6413      	str	r3, [r2, #64]	; 0x40
 800080e:	4b08      	ldr	r3, [pc, #32]	; (8000830 <HAL_MspInit+0x54>)
 8000810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000816:	603b      	str	r3, [r7, #0]
 8000818:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800081a:	2200      	movs	r2, #0
 800081c:	210f      	movs	r1, #15
 800081e:	f06f 0001 	mvn.w	r0, #1
 8000822:	f000 fb6a 	bl	8000efa <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000826:	bf00      	nop
 8000828:	3708      	adds	r7, #8
 800082a:	46bd      	mov	sp, r7
 800082c:	bd80      	pop	{r7, pc}
 800082e:	bf00      	nop
 8000830:	40023800 	.word	0x40023800

08000834 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b08a      	sub	sp, #40	; 0x28
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083c:	f107 0314 	add.w	r3, r7, #20
 8000840:	2200      	movs	r2, #0
 8000842:	601a      	str	r2, [r3, #0]
 8000844:	605a      	str	r2, [r3, #4]
 8000846:	609a      	str	r2, [r3, #8]
 8000848:	60da      	str	r2, [r3, #12]
 800084a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a1d      	ldr	r2, [pc, #116]	; (80008c8 <HAL_UART_MspInit+0x94>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d133      	bne.n	80008be <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000856:	2300      	movs	r3, #0
 8000858:	613b      	str	r3, [r7, #16]
 800085a:	4b1c      	ldr	r3, [pc, #112]	; (80008cc <HAL_UART_MspInit+0x98>)
 800085c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800085e:	4a1b      	ldr	r2, [pc, #108]	; (80008cc <HAL_UART_MspInit+0x98>)
 8000860:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000864:	6413      	str	r3, [r2, #64]	; 0x40
 8000866:	4b19      	ldr	r3, [pc, #100]	; (80008cc <HAL_UART_MspInit+0x98>)
 8000868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800086a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800086e:	613b      	str	r3, [r7, #16]
 8000870:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000872:	2300      	movs	r3, #0
 8000874:	60fb      	str	r3, [r7, #12]
 8000876:	4b15      	ldr	r3, [pc, #84]	; (80008cc <HAL_UART_MspInit+0x98>)
 8000878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800087a:	4a14      	ldr	r2, [pc, #80]	; (80008cc <HAL_UART_MspInit+0x98>)
 800087c:	f043 0301 	orr.w	r3, r3, #1
 8000880:	6313      	str	r3, [r2, #48]	; 0x30
 8000882:	4b12      	ldr	r3, [pc, #72]	; (80008cc <HAL_UART_MspInit+0x98>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	f003 0301 	and.w	r3, r3, #1
 800088a:	60fb      	str	r3, [r7, #12]
 800088c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800088e:	230c      	movs	r3, #12
 8000890:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000892:	2302      	movs	r3, #2
 8000894:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000896:	2300      	movs	r3, #0
 8000898:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800089a:	2303      	movs	r3, #3
 800089c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800089e:	2307      	movs	r3, #7
 80008a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008a2:	f107 0314 	add.w	r3, r7, #20
 80008a6:	4619      	mov	r1, r3
 80008a8:	4809      	ldr	r0, [pc, #36]	; (80008d0 <HAL_UART_MspInit+0x9c>)
 80008aa:	f000 fbef 	bl	800108c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 80008ae:	2200      	movs	r2, #0
 80008b0:	2105      	movs	r1, #5
 80008b2:	2026      	movs	r0, #38	; 0x26
 80008b4:	f000 fb21 	bl	8000efa <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80008b8:	2026      	movs	r0, #38	; 0x26
 80008ba:	f000 fb3a 	bl	8000f32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80008be:	bf00      	nop
 80008c0:	3728      	adds	r7, #40	; 0x28
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}
 80008c6:	bf00      	nop
 80008c8:	40004400 	.word	0x40004400
 80008cc:	40023800 	.word	0x40023800
 80008d0:	40020000 	.word	0x40020000

080008d4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80008d8:	e7fe      	b.n	80008d8 <NMI_Handler+0x4>

080008da <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008da:	b480      	push	{r7}
 80008dc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008de:	e7fe      	b.n	80008de <HardFault_Handler+0x4>

080008e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008e0:	b480      	push	{r7}
 80008e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008e4:	e7fe      	b.n	80008e4 <MemManage_Handler+0x4>

080008e6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008e6:	b480      	push	{r7}
 80008e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008ea:	e7fe      	b.n	80008ea <BusFault_Handler+0x4>

080008ec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008ec:	b480      	push	{r7}
 80008ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008f0:	e7fe      	b.n	80008f0 <UsageFault_Handler+0x4>

080008f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008f2:	b480      	push	{r7}
 80008f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008f6:	bf00      	nop
 80008f8:	46bd      	mov	sp, r7
 80008fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fe:	4770      	bx	lr

08000900 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000904:	f000 f9fe 	bl	8000d04 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8000908:	f003 fdf2 	bl	80044f0 <xTaskGetSchedulerState>
 800090c:	4603      	mov	r3, r0
 800090e:	2b01      	cmp	r3, #1
 8000910:	d001      	beq.n	8000916 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8000912:	f004 fbd9 	bl	80050c8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000916:	bf00      	nop
 8000918:	bd80      	pop	{r7, pc}
	...

0800091c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000920:	4802      	ldr	r0, [pc, #8]	; (800092c <USART2_IRQHandler+0x10>)
 8000922:	f001 fa1d 	bl	8001d60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000926:	bf00      	nop
 8000928:	bd80      	pop	{r7, pc}
 800092a:	bf00      	nop
 800092c:	2000002c 	.word	0x2000002c

08000930 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000930:	b480      	push	{r7}
 8000932:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000934:	4b06      	ldr	r3, [pc, #24]	; (8000950 <SystemInit+0x20>)
 8000936:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800093a:	4a05      	ldr	r2, [pc, #20]	; (8000950 <SystemInit+0x20>)
 800093c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000940:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000944:	bf00      	nop
 8000946:	46bd      	mov	sp, r7
 8000948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094c:	4770      	bx	lr
 800094e:	bf00      	nop
 8000950:	e000ed00 	.word	0xe000ed00

08000954 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000954:	f8df d034 	ldr.w	sp, [pc, #52]	; 800098c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000958:	480d      	ldr	r0, [pc, #52]	; (8000990 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800095a:	490e      	ldr	r1, [pc, #56]	; (8000994 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 800095c:	4a0e      	ldr	r2, [pc, #56]	; (8000998 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800095e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000960:	e002      	b.n	8000968 <LoopCopyDataInit>

08000962 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000962:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000964:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000966:	3304      	adds	r3, #4

08000968 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000968:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800096a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800096c:	d3f9      	bcc.n	8000962 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800096e:	4a0b      	ldr	r2, [pc, #44]	; (800099c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000970:	4c0b      	ldr	r4, [pc, #44]	; (80009a0 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000972:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000974:	e001      	b.n	800097a <LoopFillZerobss>

08000976 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000976:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000978:	3204      	adds	r2, #4

0800097a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800097a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800097c:	d3fb      	bcc.n	8000976 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800097e:	f7ff ffd7 	bl	8000930 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000982:	f004 fe23 	bl	80055cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000986:	f7ff fda9 	bl	80004dc <main>
  bx  lr    
 800098a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 800098c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000990:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000994:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000998:	080056b8 	.word	0x080056b8
  ldr r2, =_sbss
 800099c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80009a0:	200049cc 	.word	0x200049cc

080009a4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80009a4:	e7fe      	b.n	80009a4 <ADC_IRQHandler>
	...

080009a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80009a8:	b480      	push	{r7}
 80009aa:	b083      	sub	sp, #12
 80009ac:	af00      	add	r7, sp, #0
 80009ae:	4603      	mov	r3, r0
 80009b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	db0b      	blt.n	80009d2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80009ba:	79fb      	ldrb	r3, [r7, #7]
 80009bc:	f003 021f 	and.w	r2, r3, #31
 80009c0:	4907      	ldr	r1, [pc, #28]	; (80009e0 <__NVIC_EnableIRQ+0x38>)
 80009c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009c6:	095b      	lsrs	r3, r3, #5
 80009c8:	2001      	movs	r0, #1
 80009ca:	fa00 f202 	lsl.w	r2, r0, r2
 80009ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80009d2:	bf00      	nop
 80009d4:	370c      	adds	r7, #12
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr
 80009de:	bf00      	nop
 80009e0:	e000e100 	.word	0xe000e100

080009e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b083      	sub	sp, #12
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	4603      	mov	r3, r0
 80009ec:	6039      	str	r1, [r7, #0]
 80009ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80009f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	db0a      	blt.n	8000a0e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80009f8:	683b      	ldr	r3, [r7, #0]
 80009fa:	b2da      	uxtb	r2, r3
 80009fc:	490c      	ldr	r1, [pc, #48]	; (8000a30 <__NVIC_SetPriority+0x4c>)
 80009fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a02:	0112      	lsls	r2, r2, #4
 8000a04:	b2d2      	uxtb	r2, r2
 8000a06:	440b      	add	r3, r1
 8000a08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a0c:	e00a      	b.n	8000a24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a0e:	683b      	ldr	r3, [r7, #0]
 8000a10:	b2da      	uxtb	r2, r3
 8000a12:	4908      	ldr	r1, [pc, #32]	; (8000a34 <__NVIC_SetPriority+0x50>)
 8000a14:	79fb      	ldrb	r3, [r7, #7]
 8000a16:	f003 030f 	and.w	r3, r3, #15
 8000a1a:	3b04      	subs	r3, #4
 8000a1c:	0112      	lsls	r2, r2, #4
 8000a1e:	b2d2      	uxtb	r2, r2
 8000a20:	440b      	add	r3, r1
 8000a22:	761a      	strb	r2, [r3, #24]
}
 8000a24:	bf00      	nop
 8000a26:	370c      	adds	r7, #12
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr
 8000a30:	e000e100 	.word	0xe000e100
 8000a34:	e000ed00 	.word	0xe000ed00

08000a38 <user_button_EXTI_init>:
 *      Author: meric
 */
//PA0    ----- with HAL -----
#include "stm32f4xx_hal.h"

void user_button_EXTI_init(void) {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b082      	sub	sp, #8
 8000a3c:	af00      	add	r7, sp, #0
	// 1- SET clock  (RCC_AHB1ENR)
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	607b      	str	r3, [r7, #4]
 8000a42:	4b26      	ldr	r3, [pc, #152]	; (8000adc <user_button_EXTI_init+0xa4>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	4a25      	ldr	r2, [pc, #148]	; (8000adc <user_button_EXTI_init+0xa4>)
 8000a48:	f043 0301 	orr.w	r3, r3, #1
 8000a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a4e:	4b23      	ldr	r3, [pc, #140]	; (8000adc <user_button_EXTI_init+0xa4>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a52:	f003 0301 	and.w	r3, r3, #1
 8000a56:	607b      	str	r3, [r7, #4]
 8000a58:	687b      	ldr	r3, [r7, #4]

	// ENABLE  SYSCFG CLCOK (for EXTI)
	__HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	603b      	str	r3, [r7, #0]
 8000a5e:	4b1f      	ldr	r3, [pc, #124]	; (8000adc <user_button_EXTI_init+0xa4>)
 8000a60:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a62:	4a1e      	ldr	r2, [pc, #120]	; (8000adc <user_button_EXTI_init+0xa4>)
 8000a64:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a68:	6453      	str	r3, [r2, #68]	; 0x44
 8000a6a:	4b1c      	ldr	r3, [pc, #112]	; (8000adc <user_button_EXTI_init+0xa4>)
 8000a6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a72:	603b      	str	r3, [r7, #0]
 8000a74:	683b      	ldr	r3, [r7, #0]

	// 2- GPIO SETTINGS

	// select pin mode 00 for input Moder0(10) (GPIOx_MODER)
	GPIOA->MODER &= ~(1 << 0);
 8000a76:	4b1a      	ldr	r3, [pc, #104]	; (8000ae0 <user_button_EXTI_init+0xa8>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	4a19      	ldr	r2, [pc, #100]	; (8000ae0 <user_button_EXTI_init+0xa8>)
 8000a7c:	f023 0301 	bic.w	r3, r3, #1
 8000a80:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(1 << 1);
 8000a82:	4b17      	ldr	r3, [pc, #92]	; (8000ae0 <user_button_EXTI_init+0xa8>)
 8000a84:	681b      	ldr	r3, [r3, #0]
 8000a86:	4a16      	ldr	r2, [pc, #88]	; (8000ae0 <user_button_EXTI_init+0xa8>)
 8000a88:	f023 0302 	bic.w	r3, r3, #2
 8000a8c:	6013      	str	r3, [r2, #0]

	// PULL-UP  PULL-DOWN
	GPIOA->PUPDR &= ~(1 << 0);
 8000a8e:	4b14      	ldr	r3, [pc, #80]	; (8000ae0 <user_button_EXTI_init+0xa8>)
 8000a90:	68db      	ldr	r3, [r3, #12]
 8000a92:	4a13      	ldr	r2, [pc, #76]	; (8000ae0 <user_button_EXTI_init+0xa8>)
 8000a94:	f023 0301 	bic.w	r3, r3, #1
 8000a98:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR &= ~(1 << 1);
 8000a9a:	4b11      	ldr	r3, [pc, #68]	; (8000ae0 <user_button_EXTI_init+0xa8>)
 8000a9c:	68db      	ldr	r3, [r3, #12]
 8000a9e:	4a10      	ldr	r2, [pc, #64]	; (8000ae0 <user_button_EXTI_init+0xa8>)
 8000aa0:	f023 0302 	bic.w	r3, r3, #2
 8000aa4:	60d3      	str	r3, [r2, #12]

	// 3- EXTI SETTINGS

	// Select EXTI0   (GPIOA)  EXTICR1 0000: PA[x] pin
	SYSCFG->EXTICR[1] |= SYSCFG_EXTICR1_EXTI0_PA ;
 8000aa6:	4b0f      	ldr	r3, [pc, #60]	; (8000ae4 <user_button_EXTI_init+0xac>)
 8000aa8:	4a0e      	ldr	r2, [pc, #56]	; (8000ae4 <user_button_EXTI_init+0xac>)
 8000aaa:	68db      	ldr	r3, [r3, #12]
 8000aac:	60d3      	str	r3, [r2, #12]

	// EXTI0 Interrupt Unmask
	EXTI->IMR |= EXTI_IMR_IM0;
 8000aae:	4b0e      	ldr	r3, [pc, #56]	; (8000ae8 <user_button_EXTI_init+0xb0>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a0d      	ldr	r2, [pc, #52]	; (8000ae8 <user_button_EXTI_init+0xb0>)
 8000ab4:	f043 0301 	orr.w	r3, r3, #1
 8000ab8:	6013      	str	r3, [r2, #0]

	// EXTI0 Interrupt Falling Edge
	EXTI->FTSR |= EXTI_FTSR_TR0;  // OR EXTI->FTSR |= (1<<0);
 8000aba:	4b0b      	ldr	r3, [pc, #44]	; (8000ae8 <user_button_EXTI_init+0xb0>)
 8000abc:	68db      	ldr	r3, [r3, #12]
 8000abe:	4a0a      	ldr	r2, [pc, #40]	; (8000ae8 <user_button_EXTI_init+0xb0>)
 8000ac0:	f043 0301 	orr.w	r3, r3, #1
 8000ac4:	60d3      	str	r3, [r2, #12]

	// 4- NVIC SETTINGS
	// SET Priority
	NVIC_SetPriority(EXTI0_IRQn,2);
 8000ac6:	2102      	movs	r1, #2
 8000ac8:	2006      	movs	r0, #6
 8000aca:	f7ff ff8b 	bl	80009e4 <__NVIC_SetPriority>

	// Enable Interrupt on NVIC
	NVIC_EnableIRQ(EXTI0_IRQn);
 8000ace:	2006      	movs	r0, #6
 8000ad0:	f7ff ff6a 	bl	80009a8 <__NVIC_EnableIRQ>

}
 8000ad4:	bf00      	nop
 8000ad6:	3708      	adds	r7, #8
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bd80      	pop	{r7, pc}
 8000adc:	40023800 	.word	0x40023800
 8000ae0:	40020000 	.word	0x40020000
 8000ae4:	40013800 	.word	0x40013800
 8000ae8:	40013c00 	.word	0x40013c00

08000aec <user_led_init>:
 *      Author: meric
 */
#include "stm32f4xx_hal.h"
#include <stdint.h>

void user_led_init(void){
 8000aec:	b480      	push	{r7}
 8000aee:	af00      	add	r7, sp, #0


	// enable CLOCK for GPIOD  SET 3. pin
	RCC->AHB1ENR |= (1<<3);
 8000af0:	4b41      	ldr	r3, [pc, #260]	; (8000bf8 <user_led_init+0x10c>)
 8000af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af4:	4a40      	ldr	r2, [pc, #256]	; (8000bf8 <user_led_init+0x10c>)
 8000af6:	f043 0308 	orr.w	r3, r3, #8
 8000afa:	6313      	str	r3, [r2, #48]	; 0x30

	// for OUTPUT 01   MODER 12,13,14,15  (GPIOx_MODER)

	GPIOD->MODER |= (1<<24);  //green
 8000afc:	4b3f      	ldr	r3, [pc, #252]	; (8000bfc <user_led_init+0x110>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a3e      	ldr	r2, [pc, #248]	; (8000bfc <user_led_init+0x110>)
 8000b02:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000b06:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &= ~(1<<25); //green
 8000b08:	4b3c      	ldr	r3, [pc, #240]	; (8000bfc <user_led_init+0x110>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	4a3b      	ldr	r2, [pc, #236]	; (8000bfc <user_led_init+0x110>)
 8000b0e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000b12:	6013      	str	r3, [r2, #0]

	GPIOD->MODER |= (1<<26);  //orange
 8000b14:	4b39      	ldr	r3, [pc, #228]	; (8000bfc <user_led_init+0x110>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	4a38      	ldr	r2, [pc, #224]	; (8000bfc <user_led_init+0x110>)
 8000b1a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000b1e:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &= ~(1<<27); //orange
 8000b20:	4b36      	ldr	r3, [pc, #216]	; (8000bfc <user_led_init+0x110>)
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	4a35      	ldr	r2, [pc, #212]	; (8000bfc <user_led_init+0x110>)
 8000b26:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8000b2a:	6013      	str	r3, [r2, #0]

	GPIOD->MODER |= (1<<28);  //red
 8000b2c:	4b33      	ldr	r3, [pc, #204]	; (8000bfc <user_led_init+0x110>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
 8000b30:	4a32      	ldr	r2, [pc, #200]	; (8000bfc <user_led_init+0x110>)
 8000b32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b36:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &= ~(1<<29); //red
 8000b38:	4b30      	ldr	r3, [pc, #192]	; (8000bfc <user_led_init+0x110>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a2f      	ldr	r2, [pc, #188]	; (8000bfc <user_led_init+0x110>)
 8000b3e:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8000b42:	6013      	str	r3, [r2, #0]

	GPIOD->MODER |= (1<<30);  //blue
 8000b44:	4b2d      	ldr	r3, [pc, #180]	; (8000bfc <user_led_init+0x110>)
 8000b46:	681b      	ldr	r3, [r3, #0]
 8000b48:	4a2c      	ldr	r2, [pc, #176]	; (8000bfc <user_led_init+0x110>)
 8000b4a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000b4e:	6013      	str	r3, [r2, #0]
	GPIOD->MODER &= ~(1<<31); //blue
 8000b50:	4b2a      	ldr	r3, [pc, #168]	; (8000bfc <user_led_init+0x110>)
 8000b52:	681b      	ldr	r3, [r3, #0]
 8000b54:	4a29      	ldr	r2, [pc, #164]	; (8000bfc <user_led_init+0x110>)
 8000b56:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000b5a:	6013      	str	r3, [r2, #0]

	// select output type  0: Output push-pull (GPIOx_OTYPER)

	GPIOD->OTYPER &=~(1<<12);
 8000b5c:	4b27      	ldr	r3, [pc, #156]	; (8000bfc <user_led_init+0x110>)
 8000b5e:	685b      	ldr	r3, [r3, #4]
 8000b60:	4a26      	ldr	r2, [pc, #152]	; (8000bfc <user_led_init+0x110>)
 8000b62:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000b66:	6053      	str	r3, [r2, #4]
	GPIOD->OTYPER &=~(1<<13);
 8000b68:	4b24      	ldr	r3, [pc, #144]	; (8000bfc <user_led_init+0x110>)
 8000b6a:	685b      	ldr	r3, [r3, #4]
 8000b6c:	4a23      	ldr	r2, [pc, #140]	; (8000bfc <user_led_init+0x110>)
 8000b6e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000b72:	6053      	str	r3, [r2, #4]
	GPIOD->OTYPER &=~(1<<14);
 8000b74:	4b21      	ldr	r3, [pc, #132]	; (8000bfc <user_led_init+0x110>)
 8000b76:	685b      	ldr	r3, [r3, #4]
 8000b78:	4a20      	ldr	r2, [pc, #128]	; (8000bfc <user_led_init+0x110>)
 8000b7a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000b7e:	6053      	str	r3, [r2, #4]
	GPIOD->OTYPER &=~(1<<15);
 8000b80:	4b1e      	ldr	r3, [pc, #120]	; (8000bfc <user_led_init+0x110>)
 8000b82:	685b      	ldr	r3, [r3, #4]
 8000b84:	4a1d      	ldr	r2, [pc, #116]	; (8000bfc <user_led_init+0x110>)
 8000b86:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8000b8a:	6053      	str	r3, [r2, #4]

	// select speed MEDUM 01  (GPIOx_OSPEEDR)

	GPIOD->OSPEEDR |= (1<<24);  //green
 8000b8c:	4b1b      	ldr	r3, [pc, #108]	; (8000bfc <user_led_init+0x110>)
 8000b8e:	689b      	ldr	r3, [r3, #8]
 8000b90:	4a1a      	ldr	r2, [pc, #104]	; (8000bfc <user_led_init+0x110>)
 8000b92:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000b96:	6093      	str	r3, [r2, #8]
	GPIOD->OSPEEDR &= ~(1<<25); //green
 8000b98:	4b18      	ldr	r3, [pc, #96]	; (8000bfc <user_led_init+0x110>)
 8000b9a:	689b      	ldr	r3, [r3, #8]
 8000b9c:	4a17      	ldr	r2, [pc, #92]	; (8000bfc <user_led_init+0x110>)
 8000b9e:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8000ba2:	6093      	str	r3, [r2, #8]

	GPIOD->OSPEEDR |= (1<<26);  //orange
 8000ba4:	4b15      	ldr	r3, [pc, #84]	; (8000bfc <user_led_init+0x110>)
 8000ba6:	689b      	ldr	r3, [r3, #8]
 8000ba8:	4a14      	ldr	r2, [pc, #80]	; (8000bfc <user_led_init+0x110>)
 8000baa:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000bae:	6093      	str	r3, [r2, #8]
	GPIOD->OSPEEDR &= ~(1<<27); //orange
 8000bb0:	4b12      	ldr	r3, [pc, #72]	; (8000bfc <user_led_init+0x110>)
 8000bb2:	689b      	ldr	r3, [r3, #8]
 8000bb4:	4a11      	ldr	r2, [pc, #68]	; (8000bfc <user_led_init+0x110>)
 8000bb6:	f023 6300 	bic.w	r3, r3, #134217728	; 0x8000000
 8000bba:	6093      	str	r3, [r2, #8]

	GPIOD->OSPEEDR |= (1<<28);  //red
 8000bbc:	4b0f      	ldr	r3, [pc, #60]	; (8000bfc <user_led_init+0x110>)
 8000bbe:	689b      	ldr	r3, [r3, #8]
 8000bc0:	4a0e      	ldr	r2, [pc, #56]	; (8000bfc <user_led_init+0x110>)
 8000bc2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000bc6:	6093      	str	r3, [r2, #8]
	GPIOD->OSPEEDR &= ~(1<<29); //red
 8000bc8:	4b0c      	ldr	r3, [pc, #48]	; (8000bfc <user_led_init+0x110>)
 8000bca:	689b      	ldr	r3, [r3, #8]
 8000bcc:	4a0b      	ldr	r2, [pc, #44]	; (8000bfc <user_led_init+0x110>)
 8000bce:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8000bd2:	6093      	str	r3, [r2, #8]

	GPIOD->OSPEEDR |= (1<<30);  //blue
 8000bd4:	4b09      	ldr	r3, [pc, #36]	; (8000bfc <user_led_init+0x110>)
 8000bd6:	689b      	ldr	r3, [r3, #8]
 8000bd8:	4a08      	ldr	r2, [pc, #32]	; (8000bfc <user_led_init+0x110>)
 8000bda:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8000bde:	6093      	str	r3, [r2, #8]
	GPIOD->OSPEEDR &= ~(1<<31); //blue
 8000be0:	4b06      	ldr	r3, [pc, #24]	; (8000bfc <user_led_init+0x110>)
 8000be2:	689b      	ldr	r3, [r3, #8]
 8000be4:	4a05      	ldr	r2, [pc, #20]	; (8000bfc <user_led_init+0x110>)
 8000be6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000bea:	6093      	str	r3, [r2, #8]



}
 8000bec:	bf00      	nop
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop
 8000bf8:	40023800 	.word	0x40023800
 8000bfc:	40020c00 	.word	0x40020c00

08000c00 <user_led_off>:
	}


}

void user_led_off(uint8_t led_pin ){
 8000c00:	b480      	push	{r7}
 8000c02:	b083      	sub	sp, #12
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	4603      	mov	r3, r0
 8000c08:	71fb      	strb	r3, [r7, #7]
	if(11<led_pin <16){
	GPIOD->ODR &=~(1<<led_pin);
 8000c0a:	4b08      	ldr	r3, [pc, #32]	; (8000c2c <user_led_off+0x2c>)
 8000c0c:	695b      	ldr	r3, [r3, #20]
 8000c0e:	79fa      	ldrb	r2, [r7, #7]
 8000c10:	2101      	movs	r1, #1
 8000c12:	fa01 f202 	lsl.w	r2, r1, r2
 8000c16:	43d2      	mvns	r2, r2
 8000c18:	4611      	mov	r1, r2
 8000c1a:	4a04      	ldr	r2, [pc, #16]	; (8000c2c <user_led_off+0x2c>)
 8000c1c:	400b      	ands	r3, r1
 8000c1e:	6153      	str	r3, [r2, #20]
	}
}
 8000c20:	bf00      	nop
 8000c22:	370c      	adds	r7, #12
 8000c24:	46bd      	mov	sp, r7
 8000c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c2a:	4770      	bx	lr
 8000c2c:	40020c00 	.word	0x40020c00

08000c30 <user_led_toggle>:

void user_led_toggle(uint8_t led_pin){
 8000c30:	b480      	push	{r7}
 8000c32:	b083      	sub	sp, #12
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	4603      	mov	r3, r0
 8000c38:	71fb      	strb	r3, [r7, #7]
	if(11<led_pin <16){
	GPIOD->ODR ^= (1<<led_pin);
 8000c3a:	4b08      	ldr	r3, [pc, #32]	; (8000c5c <user_led_toggle+0x2c>)
 8000c3c:	695b      	ldr	r3, [r3, #20]
 8000c3e:	79fa      	ldrb	r2, [r7, #7]
 8000c40:	2101      	movs	r1, #1
 8000c42:	fa01 f202 	lsl.w	r2, r1, r2
 8000c46:	4611      	mov	r1, r2
 8000c48:	4a04      	ldr	r2, [pc, #16]	; (8000c5c <user_led_toggle+0x2c>)
 8000c4a:	404b      	eors	r3, r1
 8000c4c:	6153      	str	r3, [r2, #20]
	}
}
 8000c4e:	bf00      	nop
 8000c50:	370c      	adds	r7, #12
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr
 8000c5a:	bf00      	nop
 8000c5c:	40020c00 	.word	0x40020c00

08000c60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c60:	b580      	push	{r7, lr}
 8000c62:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c64:	4b0e      	ldr	r3, [pc, #56]	; (8000ca0 <HAL_Init+0x40>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	4a0d      	ldr	r2, [pc, #52]	; (8000ca0 <HAL_Init+0x40>)
 8000c6a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c6e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c70:	4b0b      	ldr	r3, [pc, #44]	; (8000ca0 <HAL_Init+0x40>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a0a      	ldr	r2, [pc, #40]	; (8000ca0 <HAL_Init+0x40>)
 8000c76:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c7a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c7c:	4b08      	ldr	r3, [pc, #32]	; (8000ca0 <HAL_Init+0x40>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a07      	ldr	r2, [pc, #28]	; (8000ca0 <HAL_Init+0x40>)
 8000c82:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c86:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c88:	2003      	movs	r0, #3
 8000c8a:	f000 f92b 	bl	8000ee4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c8e:	200f      	movs	r0, #15
 8000c90:	f000 f808 	bl	8000ca4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c94:	f7ff fda2 	bl	80007dc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c98:	2300      	movs	r3, #0
}
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	bd80      	pop	{r7, pc}
 8000c9e:	bf00      	nop
 8000ca0:	40023c00 	.word	0x40023c00

08000ca4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b082      	sub	sp, #8
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000cac:	4b12      	ldr	r3, [pc, #72]	; (8000cf8 <HAL_InitTick+0x54>)
 8000cae:	681a      	ldr	r2, [r3, #0]
 8000cb0:	4b12      	ldr	r3, [pc, #72]	; (8000cfc <HAL_InitTick+0x58>)
 8000cb2:	781b      	ldrb	r3, [r3, #0]
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000cba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000cbe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	f000 f943 	bl	8000f4e <HAL_SYSTICK_Config>
 8000cc8:	4603      	mov	r3, r0
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d001      	beq.n	8000cd2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	e00e      	b.n	8000cf0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	2b0f      	cmp	r3, #15
 8000cd6:	d80a      	bhi.n	8000cee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000cd8:	2200      	movs	r2, #0
 8000cda:	6879      	ldr	r1, [r7, #4]
 8000cdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ce0:	f000 f90b 	bl	8000efa <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ce4:	4a06      	ldr	r2, [pc, #24]	; (8000d00 <HAL_InitTick+0x5c>)
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cea:	2300      	movs	r3, #0
 8000cec:	e000      	b.n	8000cf0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cee:	2301      	movs	r3, #1
}
 8000cf0:	4618      	mov	r0, r3
 8000cf2:	3708      	adds	r7, #8
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	bd80      	pop	{r7, pc}
 8000cf8:	20000000 	.word	0x20000000
 8000cfc:	20000008 	.word	0x20000008
 8000d00:	20000004 	.word	0x20000004

08000d04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d08:	4b06      	ldr	r3, [pc, #24]	; (8000d24 <HAL_IncTick+0x20>)
 8000d0a:	781b      	ldrb	r3, [r3, #0]
 8000d0c:	461a      	mov	r2, r3
 8000d0e:	4b06      	ldr	r3, [pc, #24]	; (8000d28 <HAL_IncTick+0x24>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	4413      	add	r3, r2
 8000d14:	4a04      	ldr	r2, [pc, #16]	; (8000d28 <HAL_IncTick+0x24>)
 8000d16:	6013      	str	r3, [r2, #0]
}
 8000d18:	bf00      	nop
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d20:	4770      	bx	lr
 8000d22:	bf00      	nop
 8000d24:	20000008 	.word	0x20000008
 8000d28:	20000078 	.word	0x20000078

08000d2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d30:	4b03      	ldr	r3, [pc, #12]	; (8000d40 <HAL_GetTick+0x14>)
 8000d32:	681b      	ldr	r3, [r3, #0]
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	46bd      	mov	sp, r7
 8000d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d3c:	4770      	bx	lr
 8000d3e:	bf00      	nop
 8000d40:	20000078 	.word	0x20000078

08000d44 <__NVIC_SetPriorityGrouping>:
{
 8000d44:	b480      	push	{r7}
 8000d46:	b085      	sub	sp, #20
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	f003 0307 	and.w	r3, r3, #7
 8000d52:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d54:	4b0c      	ldr	r3, [pc, #48]	; (8000d88 <__NVIC_SetPriorityGrouping+0x44>)
 8000d56:	68db      	ldr	r3, [r3, #12]
 8000d58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d5a:	68ba      	ldr	r2, [r7, #8]
 8000d5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d60:	4013      	ands	r3, r2
 8000d62:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d64:	68fb      	ldr	r3, [r7, #12]
 8000d66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d68:	68bb      	ldr	r3, [r7, #8]
 8000d6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d76:	4a04      	ldr	r2, [pc, #16]	; (8000d88 <__NVIC_SetPriorityGrouping+0x44>)
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	60d3      	str	r3, [r2, #12]
}
 8000d7c:	bf00      	nop
 8000d7e:	3714      	adds	r7, #20
 8000d80:	46bd      	mov	sp, r7
 8000d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d86:	4770      	bx	lr
 8000d88:	e000ed00 	.word	0xe000ed00

08000d8c <__NVIC_GetPriorityGrouping>:
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d90:	4b04      	ldr	r3, [pc, #16]	; (8000da4 <__NVIC_GetPriorityGrouping+0x18>)
 8000d92:	68db      	ldr	r3, [r3, #12]
 8000d94:	0a1b      	lsrs	r3, r3, #8
 8000d96:	f003 0307 	and.w	r3, r3, #7
}
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	e000ed00 	.word	0xe000ed00

08000da8 <__NVIC_EnableIRQ>:
{
 8000da8:	b480      	push	{r7}
 8000daa:	b083      	sub	sp, #12
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	4603      	mov	r3, r0
 8000db0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db6:	2b00      	cmp	r3, #0
 8000db8:	db0b      	blt.n	8000dd2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dba:	79fb      	ldrb	r3, [r7, #7]
 8000dbc:	f003 021f 	and.w	r2, r3, #31
 8000dc0:	4907      	ldr	r1, [pc, #28]	; (8000de0 <__NVIC_EnableIRQ+0x38>)
 8000dc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dc6:	095b      	lsrs	r3, r3, #5
 8000dc8:	2001      	movs	r0, #1
 8000dca:	fa00 f202 	lsl.w	r2, r0, r2
 8000dce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000dd2:	bf00      	nop
 8000dd4:	370c      	adds	r7, #12
 8000dd6:	46bd      	mov	sp, r7
 8000dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	e000e100 	.word	0xe000e100

08000de4 <__NVIC_SetPriority>:
{
 8000de4:	b480      	push	{r7}
 8000de6:	b083      	sub	sp, #12
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	4603      	mov	r3, r0
 8000dec:	6039      	str	r1, [r7, #0]
 8000dee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df4:	2b00      	cmp	r3, #0
 8000df6:	db0a      	blt.n	8000e0e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df8:	683b      	ldr	r3, [r7, #0]
 8000dfa:	b2da      	uxtb	r2, r3
 8000dfc:	490c      	ldr	r1, [pc, #48]	; (8000e30 <__NVIC_SetPriority+0x4c>)
 8000dfe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e02:	0112      	lsls	r2, r2, #4
 8000e04:	b2d2      	uxtb	r2, r2
 8000e06:	440b      	add	r3, r1
 8000e08:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000e0c:	e00a      	b.n	8000e24 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e0e:	683b      	ldr	r3, [r7, #0]
 8000e10:	b2da      	uxtb	r2, r3
 8000e12:	4908      	ldr	r1, [pc, #32]	; (8000e34 <__NVIC_SetPriority+0x50>)
 8000e14:	79fb      	ldrb	r3, [r7, #7]
 8000e16:	f003 030f 	and.w	r3, r3, #15
 8000e1a:	3b04      	subs	r3, #4
 8000e1c:	0112      	lsls	r2, r2, #4
 8000e1e:	b2d2      	uxtb	r2, r2
 8000e20:	440b      	add	r3, r1
 8000e22:	761a      	strb	r2, [r3, #24]
}
 8000e24:	bf00      	nop
 8000e26:	370c      	adds	r7, #12
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	e000e100 	.word	0xe000e100
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	b089      	sub	sp, #36	; 0x24
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	60f8      	str	r0, [r7, #12]
 8000e40:	60b9      	str	r1, [r7, #8]
 8000e42:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e44:	68fb      	ldr	r3, [r7, #12]
 8000e46:	f003 0307 	and.w	r3, r3, #7
 8000e4a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e4c:	69fb      	ldr	r3, [r7, #28]
 8000e4e:	f1c3 0307 	rsb	r3, r3, #7
 8000e52:	2b04      	cmp	r3, #4
 8000e54:	bf28      	it	cs
 8000e56:	2304      	movcs	r3, #4
 8000e58:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e5a:	69fb      	ldr	r3, [r7, #28]
 8000e5c:	3304      	adds	r3, #4
 8000e5e:	2b06      	cmp	r3, #6
 8000e60:	d902      	bls.n	8000e68 <NVIC_EncodePriority+0x30>
 8000e62:	69fb      	ldr	r3, [r7, #28]
 8000e64:	3b03      	subs	r3, #3
 8000e66:	e000      	b.n	8000e6a <NVIC_EncodePriority+0x32>
 8000e68:	2300      	movs	r3, #0
 8000e6a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e6c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000e70:	69bb      	ldr	r3, [r7, #24]
 8000e72:	fa02 f303 	lsl.w	r3, r2, r3
 8000e76:	43da      	mvns	r2, r3
 8000e78:	68bb      	ldr	r3, [r7, #8]
 8000e7a:	401a      	ands	r2, r3
 8000e7c:	697b      	ldr	r3, [r7, #20]
 8000e7e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e80:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e84:	697b      	ldr	r3, [r7, #20]
 8000e86:	fa01 f303 	lsl.w	r3, r1, r3
 8000e8a:	43d9      	mvns	r1, r3
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e90:	4313      	orrs	r3, r2
         );
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3724      	adds	r7, #36	; 0x24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9c:	4770      	bx	lr
	...

08000ea0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b082      	sub	sp, #8
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	3b01      	subs	r3, #1
 8000eac:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000eb0:	d301      	bcc.n	8000eb6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	e00f      	b.n	8000ed6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000eb6:	4a0a      	ldr	r2, [pc, #40]	; (8000ee0 <SysTick_Config+0x40>)
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	3b01      	subs	r3, #1
 8000ebc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ebe:	210f      	movs	r1, #15
 8000ec0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000ec4:	f7ff ff8e 	bl	8000de4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ec8:	4b05      	ldr	r3, [pc, #20]	; (8000ee0 <SysTick_Config+0x40>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ece:	4b04      	ldr	r3, [pc, #16]	; (8000ee0 <SysTick_Config+0x40>)
 8000ed0:	2207      	movs	r2, #7
 8000ed2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ed4:	2300      	movs	r3, #0
}
 8000ed6:	4618      	mov	r0, r3
 8000ed8:	3708      	adds	r7, #8
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	e000e010 	.word	0xe000e010

08000ee4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b082      	sub	sp, #8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eec:	6878      	ldr	r0, [r7, #4]
 8000eee:	f7ff ff29 	bl	8000d44 <__NVIC_SetPriorityGrouping>
}
 8000ef2:	bf00      	nop
 8000ef4:	3708      	adds	r7, #8
 8000ef6:	46bd      	mov	sp, r7
 8000ef8:	bd80      	pop	{r7, pc}

08000efa <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000efa:	b580      	push	{r7, lr}
 8000efc:	b086      	sub	sp, #24
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	4603      	mov	r3, r0
 8000f02:	60b9      	str	r1, [r7, #8]
 8000f04:	607a      	str	r2, [r7, #4]
 8000f06:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000f08:	2300      	movs	r3, #0
 8000f0a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000f0c:	f7ff ff3e 	bl	8000d8c <__NVIC_GetPriorityGrouping>
 8000f10:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f12:	687a      	ldr	r2, [r7, #4]
 8000f14:	68b9      	ldr	r1, [r7, #8]
 8000f16:	6978      	ldr	r0, [r7, #20]
 8000f18:	f7ff ff8e 	bl	8000e38 <NVIC_EncodePriority>
 8000f1c:	4602      	mov	r2, r0
 8000f1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f22:	4611      	mov	r1, r2
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff ff5d 	bl	8000de4 <__NVIC_SetPriority>
}
 8000f2a:	bf00      	nop
 8000f2c:	3718      	adds	r7, #24
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}

08000f32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f32:	b580      	push	{r7, lr}
 8000f34:	b082      	sub	sp, #8
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	4603      	mov	r3, r0
 8000f3a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f3c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f40:	4618      	mov	r0, r3
 8000f42:	f7ff ff31 	bl	8000da8 <__NVIC_EnableIRQ>
}
 8000f46:	bf00      	nop
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}

08000f4e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f4e:	b580      	push	{r7, lr}
 8000f50:	b082      	sub	sp, #8
 8000f52:	af00      	add	r7, sp, #0
 8000f54:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f7ff ffa2 	bl	8000ea0 <SysTick_Config>
 8000f5c:	4603      	mov	r3, r0
}
 8000f5e:	4618      	mov	r0, r3
 8000f60:	3708      	adds	r7, #8
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000f66:	b580      	push	{r7, lr}
 8000f68:	b084      	sub	sp, #16
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f72:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000f74:	f7ff feda 	bl	8000d2c <HAL_GetTick>
 8000f78:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	2b02      	cmp	r3, #2
 8000f84:	d008      	beq.n	8000f98 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	2280      	movs	r2, #128	; 0x80
 8000f8a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2200      	movs	r2, #0
 8000f90:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8000f94:	2301      	movs	r3, #1
 8000f96:	e052      	b.n	800103e <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	681a      	ldr	r2, [r3, #0]
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	f022 0216 	bic.w	r2, r2, #22
 8000fa6:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	695a      	ldr	r2, [r3, #20]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000fb6:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d103      	bne.n	8000fc8 <HAL_DMA_Abort+0x62>
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d007      	beq.n	8000fd8 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	681a      	ldr	r2, [r3, #0]
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	f022 0208 	bic.w	r2, r2, #8
 8000fd6:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	681a      	ldr	r2, [r3, #0]
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	f022 0201 	bic.w	r2, r2, #1
 8000fe6:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000fe8:	e013      	b.n	8001012 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000fea:	f7ff fe9f 	bl	8000d2c <HAL_GetTick>
 8000fee:	4602      	mov	r2, r0
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	1ad3      	subs	r3, r2, r3
 8000ff4:	2b05      	cmp	r3, #5
 8000ff6:	d90c      	bls.n	8001012 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2220      	movs	r2, #32
 8000ffc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2203      	movs	r2, #3
 8001002:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	2200      	movs	r2, #0
 800100a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 800100e:	2303      	movs	r3, #3
 8001010:	e015      	b.n	800103e <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	681b      	ldr	r3, [r3, #0]
 8001018:	f003 0301 	and.w	r3, r3, #1
 800101c:	2b00      	cmp	r3, #0
 800101e:	d1e4      	bne.n	8000fea <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001024:	223f      	movs	r2, #63	; 0x3f
 8001026:	409a      	lsls	r2, r3
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2201      	movs	r2, #1
 8001030:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	2200      	movs	r2, #0
 8001038:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 800103c:	2300      	movs	r3, #0
}
 800103e:	4618      	mov	r0, r3
 8001040:	3710      	adds	r7, #16
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}

08001046 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001046:	b480      	push	{r7}
 8001048:	b083      	sub	sp, #12
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001054:	b2db      	uxtb	r3, r3
 8001056:	2b02      	cmp	r3, #2
 8001058:	d004      	beq.n	8001064 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	2280      	movs	r2, #128	; 0x80
 800105e:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001060:	2301      	movs	r3, #1
 8001062:	e00c      	b.n	800107e <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	2205      	movs	r2, #5
 8001068:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	681a      	ldr	r2, [r3, #0]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	681b      	ldr	r3, [r3, #0]
 8001076:	f022 0201 	bic.w	r2, r2, #1
 800107a:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800107c:	2300      	movs	r3, #0
}
 800107e:	4618      	mov	r0, r3
 8001080:	370c      	adds	r7, #12
 8001082:	46bd      	mov	sp, r7
 8001084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001088:	4770      	bx	lr
	...

0800108c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800108c:	b480      	push	{r7}
 800108e:	b089      	sub	sp, #36	; 0x24
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001096:	2300      	movs	r3, #0
 8001098:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800109a:	2300      	movs	r3, #0
 800109c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800109e:	2300      	movs	r3, #0
 80010a0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80010a2:	2300      	movs	r3, #0
 80010a4:	61fb      	str	r3, [r7, #28]
 80010a6:	e159      	b.n	800135c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80010a8:	2201      	movs	r2, #1
 80010aa:	69fb      	ldr	r3, [r7, #28]
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	697a      	ldr	r2, [r7, #20]
 80010b8:	4013      	ands	r3, r2
 80010ba:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010bc:	693a      	ldr	r2, [r7, #16]
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	f040 8148 	bne.w	8001356 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010c6:	683b      	ldr	r3, [r7, #0]
 80010c8:	685b      	ldr	r3, [r3, #4]
 80010ca:	f003 0303 	and.w	r3, r3, #3
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d005      	beq.n	80010de <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80010d2:	683b      	ldr	r3, [r7, #0]
 80010d4:	685b      	ldr	r3, [r3, #4]
 80010d6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80010da:	2b02      	cmp	r3, #2
 80010dc:	d130      	bne.n	8001140 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	689b      	ldr	r3, [r3, #8]
 80010e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80010e4:	69fb      	ldr	r3, [r7, #28]
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	2203      	movs	r2, #3
 80010ea:	fa02 f303 	lsl.w	r3, r2, r3
 80010ee:	43db      	mvns	r3, r3
 80010f0:	69ba      	ldr	r2, [r7, #24]
 80010f2:	4013      	ands	r3, r2
 80010f4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	68da      	ldr	r2, [r3, #12]
 80010fa:	69fb      	ldr	r3, [r7, #28]
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4313      	orrs	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	69ba      	ldr	r2, [r7, #24]
 800110c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	685b      	ldr	r3, [r3, #4]
 8001112:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001114:	2201      	movs	r2, #1
 8001116:	69fb      	ldr	r3, [r7, #28]
 8001118:	fa02 f303 	lsl.w	r3, r2, r3
 800111c:	43db      	mvns	r3, r3
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	4013      	ands	r3, r2
 8001122:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	091b      	lsrs	r3, r3, #4
 800112a:	f003 0201 	and.w	r2, r3, #1
 800112e:	69fb      	ldr	r3, [r7, #28]
 8001130:	fa02 f303 	lsl.w	r3, r2, r3
 8001134:	69ba      	ldr	r2, [r7, #24]
 8001136:	4313      	orrs	r3, r2
 8001138:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	69ba      	ldr	r2, [r7, #24]
 800113e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	685b      	ldr	r3, [r3, #4]
 8001144:	f003 0303 	and.w	r3, r3, #3
 8001148:	2b03      	cmp	r3, #3
 800114a:	d017      	beq.n	800117c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	68db      	ldr	r3, [r3, #12]
 8001150:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001152:	69fb      	ldr	r3, [r7, #28]
 8001154:	005b      	lsls	r3, r3, #1
 8001156:	2203      	movs	r2, #3
 8001158:	fa02 f303 	lsl.w	r3, r2, r3
 800115c:	43db      	mvns	r3, r3
 800115e:	69ba      	ldr	r2, [r7, #24]
 8001160:	4013      	ands	r3, r2
 8001162:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001164:	683b      	ldr	r3, [r7, #0]
 8001166:	689a      	ldr	r2, [r3, #8]
 8001168:	69fb      	ldr	r3, [r7, #28]
 800116a:	005b      	lsls	r3, r3, #1
 800116c:	fa02 f303 	lsl.w	r3, r2, r3
 8001170:	69ba      	ldr	r2, [r7, #24]
 8001172:	4313      	orrs	r3, r2
 8001174:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	69ba      	ldr	r2, [r7, #24]
 800117a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	685b      	ldr	r3, [r3, #4]
 8001180:	f003 0303 	and.w	r3, r3, #3
 8001184:	2b02      	cmp	r3, #2
 8001186:	d123      	bne.n	80011d0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001188:	69fb      	ldr	r3, [r7, #28]
 800118a:	08da      	lsrs	r2, r3, #3
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	3208      	adds	r2, #8
 8001190:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001194:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001196:	69fb      	ldr	r3, [r7, #28]
 8001198:	f003 0307 	and.w	r3, r3, #7
 800119c:	009b      	lsls	r3, r3, #2
 800119e:	220f      	movs	r2, #15
 80011a0:	fa02 f303 	lsl.w	r3, r2, r3
 80011a4:	43db      	mvns	r3, r3
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	4013      	ands	r3, r2
 80011aa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	691a      	ldr	r2, [r3, #16]
 80011b0:	69fb      	ldr	r3, [r7, #28]
 80011b2:	f003 0307 	and.w	r3, r3, #7
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	fa02 f303 	lsl.w	r3, r2, r3
 80011bc:	69ba      	ldr	r2, [r7, #24]
 80011be:	4313      	orrs	r3, r2
 80011c0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	08da      	lsrs	r2, r3, #3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	3208      	adds	r2, #8
 80011ca:	69b9      	ldr	r1, [r7, #24]
 80011cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80011d0:	687b      	ldr	r3, [r7, #4]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80011d6:	69fb      	ldr	r3, [r7, #28]
 80011d8:	005b      	lsls	r3, r3, #1
 80011da:	2203      	movs	r2, #3
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	43db      	mvns	r3, r3
 80011e2:	69ba      	ldr	r2, [r7, #24]
 80011e4:	4013      	ands	r3, r2
 80011e6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f003 0203 	and.w	r2, r3, #3
 80011f0:	69fb      	ldr	r3, [r7, #28]
 80011f2:	005b      	lsls	r3, r3, #1
 80011f4:	fa02 f303 	lsl.w	r3, r2, r3
 80011f8:	69ba      	ldr	r2, [r7, #24]
 80011fa:	4313      	orrs	r3, r2
 80011fc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	69ba      	ldr	r2, [r7, #24]
 8001202:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	685b      	ldr	r3, [r3, #4]
 8001208:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800120c:	2b00      	cmp	r3, #0
 800120e:	f000 80a2 	beq.w	8001356 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001212:	2300      	movs	r3, #0
 8001214:	60fb      	str	r3, [r7, #12]
 8001216:	4b57      	ldr	r3, [pc, #348]	; (8001374 <HAL_GPIO_Init+0x2e8>)
 8001218:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800121a:	4a56      	ldr	r2, [pc, #344]	; (8001374 <HAL_GPIO_Init+0x2e8>)
 800121c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001220:	6453      	str	r3, [r2, #68]	; 0x44
 8001222:	4b54      	ldr	r3, [pc, #336]	; (8001374 <HAL_GPIO_Init+0x2e8>)
 8001224:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001226:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800122a:	60fb      	str	r3, [r7, #12]
 800122c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800122e:	4a52      	ldr	r2, [pc, #328]	; (8001378 <HAL_GPIO_Init+0x2ec>)
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	089b      	lsrs	r3, r3, #2
 8001234:	3302      	adds	r3, #2
 8001236:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800123a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	f003 0303 	and.w	r3, r3, #3
 8001242:	009b      	lsls	r3, r3, #2
 8001244:	220f      	movs	r2, #15
 8001246:	fa02 f303 	lsl.w	r3, r2, r3
 800124a:	43db      	mvns	r3, r3
 800124c:	69ba      	ldr	r2, [r7, #24]
 800124e:	4013      	ands	r3, r2
 8001250:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4a49      	ldr	r2, [pc, #292]	; (800137c <HAL_GPIO_Init+0x2f0>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d019      	beq.n	800128e <HAL_GPIO_Init+0x202>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4a48      	ldr	r2, [pc, #288]	; (8001380 <HAL_GPIO_Init+0x2f4>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d013      	beq.n	800128a <HAL_GPIO_Init+0x1fe>
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	4a47      	ldr	r2, [pc, #284]	; (8001384 <HAL_GPIO_Init+0x2f8>)
 8001266:	4293      	cmp	r3, r2
 8001268:	d00d      	beq.n	8001286 <HAL_GPIO_Init+0x1fa>
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	4a46      	ldr	r2, [pc, #280]	; (8001388 <HAL_GPIO_Init+0x2fc>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d007      	beq.n	8001282 <HAL_GPIO_Init+0x1f6>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	4a45      	ldr	r2, [pc, #276]	; (800138c <HAL_GPIO_Init+0x300>)
 8001276:	4293      	cmp	r3, r2
 8001278:	d101      	bne.n	800127e <HAL_GPIO_Init+0x1f2>
 800127a:	2304      	movs	r3, #4
 800127c:	e008      	b.n	8001290 <HAL_GPIO_Init+0x204>
 800127e:	2307      	movs	r3, #7
 8001280:	e006      	b.n	8001290 <HAL_GPIO_Init+0x204>
 8001282:	2303      	movs	r3, #3
 8001284:	e004      	b.n	8001290 <HAL_GPIO_Init+0x204>
 8001286:	2302      	movs	r3, #2
 8001288:	e002      	b.n	8001290 <HAL_GPIO_Init+0x204>
 800128a:	2301      	movs	r3, #1
 800128c:	e000      	b.n	8001290 <HAL_GPIO_Init+0x204>
 800128e:	2300      	movs	r3, #0
 8001290:	69fa      	ldr	r2, [r7, #28]
 8001292:	f002 0203 	and.w	r2, r2, #3
 8001296:	0092      	lsls	r2, r2, #2
 8001298:	4093      	lsls	r3, r2
 800129a:	69ba      	ldr	r2, [r7, #24]
 800129c:	4313      	orrs	r3, r2
 800129e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80012a0:	4935      	ldr	r1, [pc, #212]	; (8001378 <HAL_GPIO_Init+0x2ec>)
 80012a2:	69fb      	ldr	r3, [r7, #28]
 80012a4:	089b      	lsrs	r3, r3, #2
 80012a6:	3302      	adds	r3, #2
 80012a8:	69ba      	ldr	r2, [r7, #24]
 80012aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012ae:	4b38      	ldr	r3, [pc, #224]	; (8001390 <HAL_GPIO_Init+0x304>)
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	43db      	mvns	r3, r3
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	4013      	ands	r3, r2
 80012bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d003      	beq.n	80012d2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80012ca:	69ba      	ldr	r2, [r7, #24]
 80012cc:	693b      	ldr	r3, [r7, #16]
 80012ce:	4313      	orrs	r3, r2
 80012d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80012d2:	4a2f      	ldr	r2, [pc, #188]	; (8001390 <HAL_GPIO_Init+0x304>)
 80012d4:	69bb      	ldr	r3, [r7, #24]
 80012d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80012d8:	4b2d      	ldr	r3, [pc, #180]	; (8001390 <HAL_GPIO_Init+0x304>)
 80012da:	68db      	ldr	r3, [r3, #12]
 80012dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	43db      	mvns	r3, r3
 80012e2:	69ba      	ldr	r2, [r7, #24]
 80012e4:	4013      	ands	r3, r2
 80012e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80012e8:	683b      	ldr	r3, [r7, #0]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d003      	beq.n	80012fc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80012f4:	69ba      	ldr	r2, [r7, #24]
 80012f6:	693b      	ldr	r3, [r7, #16]
 80012f8:	4313      	orrs	r3, r2
 80012fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80012fc:	4a24      	ldr	r2, [pc, #144]	; (8001390 <HAL_GPIO_Init+0x304>)
 80012fe:	69bb      	ldr	r3, [r7, #24]
 8001300:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001302:	4b23      	ldr	r3, [pc, #140]	; (8001390 <HAL_GPIO_Init+0x304>)
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	43db      	mvns	r3, r3
 800130c:	69ba      	ldr	r2, [r7, #24]
 800130e:	4013      	ands	r3, r2
 8001310:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	685b      	ldr	r3, [r3, #4]
 8001316:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800131a:	2b00      	cmp	r3, #0
 800131c:	d003      	beq.n	8001326 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	4313      	orrs	r3, r2
 8001324:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001326:	4a1a      	ldr	r2, [pc, #104]	; (8001390 <HAL_GPIO_Init+0x304>)
 8001328:	69bb      	ldr	r3, [r7, #24]
 800132a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800132c:	4b18      	ldr	r3, [pc, #96]	; (8001390 <HAL_GPIO_Init+0x304>)
 800132e:	681b      	ldr	r3, [r3, #0]
 8001330:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	43db      	mvns	r3, r3
 8001336:	69ba      	ldr	r2, [r7, #24]
 8001338:	4013      	ands	r3, r2
 800133a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800133c:	683b      	ldr	r3, [r7, #0]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001344:	2b00      	cmp	r3, #0
 8001346:	d003      	beq.n	8001350 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001348:	69ba      	ldr	r2, [r7, #24]
 800134a:	693b      	ldr	r3, [r7, #16]
 800134c:	4313      	orrs	r3, r2
 800134e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001350:	4a0f      	ldr	r2, [pc, #60]	; (8001390 <HAL_GPIO_Init+0x304>)
 8001352:	69bb      	ldr	r3, [r7, #24]
 8001354:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001356:	69fb      	ldr	r3, [r7, #28]
 8001358:	3301      	adds	r3, #1
 800135a:	61fb      	str	r3, [r7, #28]
 800135c:	69fb      	ldr	r3, [r7, #28]
 800135e:	2b0f      	cmp	r3, #15
 8001360:	f67f aea2 	bls.w	80010a8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001364:	bf00      	nop
 8001366:	bf00      	nop
 8001368:	3724      	adds	r7, #36	; 0x24
 800136a:	46bd      	mov	sp, r7
 800136c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001370:	4770      	bx	lr
 8001372:	bf00      	nop
 8001374:	40023800 	.word	0x40023800
 8001378:	40013800 	.word	0x40013800
 800137c:	40020000 	.word	0x40020000
 8001380:	40020400 	.word	0x40020400
 8001384:	40020800 	.word	0x40020800
 8001388:	40020c00 	.word	0x40020c00
 800138c:	40021000 	.word	0x40021000
 8001390:	40013c00 	.word	0x40013c00

08001394 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001394:	b580      	push	{r7, lr}
 8001396:	b086      	sub	sp, #24
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d101      	bne.n	80013a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013a2:	2301      	movs	r3, #1
 80013a4:	e267      	b.n	8001876 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f003 0301 	and.w	r3, r3, #1
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d075      	beq.n	800149e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80013b2:	4b88      	ldr	r3, [pc, #544]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 80013b4:	689b      	ldr	r3, [r3, #8]
 80013b6:	f003 030c 	and.w	r3, r3, #12
 80013ba:	2b04      	cmp	r3, #4
 80013bc:	d00c      	beq.n	80013d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013be:	4b85      	ldr	r3, [pc, #532]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 80013c0:	689b      	ldr	r3, [r3, #8]
 80013c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80013c6:	2b08      	cmp	r3, #8
 80013c8:	d112      	bne.n	80013f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013ca:	4b82      	ldr	r3, [pc, #520]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013d2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80013d6:	d10b      	bne.n	80013f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013d8:	4b7e      	ldr	r3, [pc, #504]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d05b      	beq.n	800149c <HAL_RCC_OscConfig+0x108>
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	685b      	ldr	r3, [r3, #4]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d157      	bne.n	800149c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	e242      	b.n	8001876 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80013f0:	687b      	ldr	r3, [r7, #4]
 80013f2:	685b      	ldr	r3, [r3, #4]
 80013f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80013f8:	d106      	bne.n	8001408 <HAL_RCC_OscConfig+0x74>
 80013fa:	4b76      	ldr	r3, [pc, #472]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	4a75      	ldr	r2, [pc, #468]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 8001400:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001404:	6013      	str	r3, [r2, #0]
 8001406:	e01d      	b.n	8001444 <HAL_RCC_OscConfig+0xb0>
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001410:	d10c      	bne.n	800142c <HAL_RCC_OscConfig+0x98>
 8001412:	4b70      	ldr	r3, [pc, #448]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4a6f      	ldr	r2, [pc, #444]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 8001418:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800141c:	6013      	str	r3, [r2, #0]
 800141e:	4b6d      	ldr	r3, [pc, #436]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	4a6c      	ldr	r2, [pc, #432]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 8001424:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001428:	6013      	str	r3, [r2, #0]
 800142a:	e00b      	b.n	8001444 <HAL_RCC_OscConfig+0xb0>
 800142c:	4b69      	ldr	r3, [pc, #420]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a68      	ldr	r2, [pc, #416]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 8001432:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001436:	6013      	str	r3, [r2, #0]
 8001438:	4b66      	ldr	r3, [pc, #408]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a65      	ldr	r2, [pc, #404]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 800143e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001442:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	685b      	ldr	r3, [r3, #4]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d013      	beq.n	8001474 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800144c:	f7ff fc6e 	bl	8000d2c <HAL_GetTick>
 8001450:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001452:	e008      	b.n	8001466 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001454:	f7ff fc6a 	bl	8000d2c <HAL_GetTick>
 8001458:	4602      	mov	r2, r0
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	1ad3      	subs	r3, r2, r3
 800145e:	2b64      	cmp	r3, #100	; 0x64
 8001460:	d901      	bls.n	8001466 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001462:	2303      	movs	r3, #3
 8001464:	e207      	b.n	8001876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001466:	4b5b      	ldr	r3, [pc, #364]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800146e:	2b00      	cmp	r3, #0
 8001470:	d0f0      	beq.n	8001454 <HAL_RCC_OscConfig+0xc0>
 8001472:	e014      	b.n	800149e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001474:	f7ff fc5a 	bl	8000d2c <HAL_GetTick>
 8001478:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800147a:	e008      	b.n	800148e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800147c:	f7ff fc56 	bl	8000d2c <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	2b64      	cmp	r3, #100	; 0x64
 8001488:	d901      	bls.n	800148e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800148a:	2303      	movs	r3, #3
 800148c:	e1f3      	b.n	8001876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800148e:	4b51      	ldr	r3, [pc, #324]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001496:	2b00      	cmp	r3, #0
 8001498:	d1f0      	bne.n	800147c <HAL_RCC_OscConfig+0xe8>
 800149a:	e000      	b.n	800149e <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800149c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	f003 0302 	and.w	r3, r3, #2
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d063      	beq.n	8001572 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014aa:	4b4a      	ldr	r3, [pc, #296]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	f003 030c 	and.w	r3, r3, #12
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d00b      	beq.n	80014ce <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014b6:	4b47      	ldr	r3, [pc, #284]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014be:	2b08      	cmp	r3, #8
 80014c0:	d11c      	bne.n	80014fc <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014c2:	4b44      	ldr	r3, [pc, #272]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 80014c4:	685b      	ldr	r3, [r3, #4]
 80014c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d116      	bne.n	80014fc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014ce:	4b41      	ldr	r3, [pc, #260]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	f003 0302 	and.w	r3, r3, #2
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d005      	beq.n	80014e6 <HAL_RCC_OscConfig+0x152>
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	68db      	ldr	r3, [r3, #12]
 80014de:	2b01      	cmp	r3, #1
 80014e0:	d001      	beq.n	80014e6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80014e2:	2301      	movs	r3, #1
 80014e4:	e1c7      	b.n	8001876 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014e6:	4b3b      	ldr	r3, [pc, #236]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	691b      	ldr	r3, [r3, #16]
 80014f2:	00db      	lsls	r3, r3, #3
 80014f4:	4937      	ldr	r1, [pc, #220]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 80014f6:	4313      	orrs	r3, r2
 80014f8:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014fa:	e03a      	b.n	8001572 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	68db      	ldr	r3, [r3, #12]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d020      	beq.n	8001546 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001504:	4b34      	ldr	r3, [pc, #208]	; (80015d8 <HAL_RCC_OscConfig+0x244>)
 8001506:	2201      	movs	r2, #1
 8001508:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800150a:	f7ff fc0f 	bl	8000d2c <HAL_GetTick>
 800150e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001510:	e008      	b.n	8001524 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001512:	f7ff fc0b 	bl	8000d2c <HAL_GetTick>
 8001516:	4602      	mov	r2, r0
 8001518:	693b      	ldr	r3, [r7, #16]
 800151a:	1ad3      	subs	r3, r2, r3
 800151c:	2b02      	cmp	r3, #2
 800151e:	d901      	bls.n	8001524 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001520:	2303      	movs	r3, #3
 8001522:	e1a8      	b.n	8001876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001524:	4b2b      	ldr	r3, [pc, #172]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f003 0302 	and.w	r3, r3, #2
 800152c:	2b00      	cmp	r3, #0
 800152e:	d0f0      	beq.n	8001512 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001530:	4b28      	ldr	r3, [pc, #160]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	691b      	ldr	r3, [r3, #16]
 800153c:	00db      	lsls	r3, r3, #3
 800153e:	4925      	ldr	r1, [pc, #148]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 8001540:	4313      	orrs	r3, r2
 8001542:	600b      	str	r3, [r1, #0]
 8001544:	e015      	b.n	8001572 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001546:	4b24      	ldr	r3, [pc, #144]	; (80015d8 <HAL_RCC_OscConfig+0x244>)
 8001548:	2200      	movs	r2, #0
 800154a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800154c:	f7ff fbee 	bl	8000d2c <HAL_GetTick>
 8001550:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001552:	e008      	b.n	8001566 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001554:	f7ff fbea 	bl	8000d2c <HAL_GetTick>
 8001558:	4602      	mov	r2, r0
 800155a:	693b      	ldr	r3, [r7, #16]
 800155c:	1ad3      	subs	r3, r2, r3
 800155e:	2b02      	cmp	r3, #2
 8001560:	d901      	bls.n	8001566 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001562:	2303      	movs	r3, #3
 8001564:	e187      	b.n	8001876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001566:	4b1b      	ldr	r3, [pc, #108]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f003 0302 	and.w	r3, r3, #2
 800156e:	2b00      	cmp	r3, #0
 8001570:	d1f0      	bne.n	8001554 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	f003 0308 	and.w	r3, r3, #8
 800157a:	2b00      	cmp	r3, #0
 800157c:	d036      	beq.n	80015ec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	695b      	ldr	r3, [r3, #20]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d016      	beq.n	80015b4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001586:	4b15      	ldr	r3, [pc, #84]	; (80015dc <HAL_RCC_OscConfig+0x248>)
 8001588:	2201      	movs	r2, #1
 800158a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800158c:	f7ff fbce 	bl	8000d2c <HAL_GetTick>
 8001590:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001592:	e008      	b.n	80015a6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001594:	f7ff fbca 	bl	8000d2c <HAL_GetTick>
 8001598:	4602      	mov	r2, r0
 800159a:	693b      	ldr	r3, [r7, #16]
 800159c:	1ad3      	subs	r3, r2, r3
 800159e:	2b02      	cmp	r3, #2
 80015a0:	d901      	bls.n	80015a6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e167      	b.n	8001876 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015a6:	4b0b      	ldr	r3, [pc, #44]	; (80015d4 <HAL_RCC_OscConfig+0x240>)
 80015a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015aa:	f003 0302 	and.w	r3, r3, #2
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d0f0      	beq.n	8001594 <HAL_RCC_OscConfig+0x200>
 80015b2:	e01b      	b.n	80015ec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015b4:	4b09      	ldr	r3, [pc, #36]	; (80015dc <HAL_RCC_OscConfig+0x248>)
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ba:	f7ff fbb7 	bl	8000d2c <HAL_GetTick>
 80015be:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015c0:	e00e      	b.n	80015e0 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015c2:	f7ff fbb3 	bl	8000d2c <HAL_GetTick>
 80015c6:	4602      	mov	r2, r0
 80015c8:	693b      	ldr	r3, [r7, #16]
 80015ca:	1ad3      	subs	r3, r2, r3
 80015cc:	2b02      	cmp	r3, #2
 80015ce:	d907      	bls.n	80015e0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80015d0:	2303      	movs	r3, #3
 80015d2:	e150      	b.n	8001876 <HAL_RCC_OscConfig+0x4e2>
 80015d4:	40023800 	.word	0x40023800
 80015d8:	42470000 	.word	0x42470000
 80015dc:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015e0:	4b88      	ldr	r3, [pc, #544]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 80015e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015e4:	f003 0302 	and.w	r3, r3, #2
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d1ea      	bne.n	80015c2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	f003 0304 	and.w	r3, r3, #4
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	f000 8097 	beq.w	8001728 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80015fa:	2300      	movs	r3, #0
 80015fc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80015fe:	4b81      	ldr	r3, [pc, #516]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 8001600:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001602:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001606:	2b00      	cmp	r3, #0
 8001608:	d10f      	bne.n	800162a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800160a:	2300      	movs	r3, #0
 800160c:	60bb      	str	r3, [r7, #8]
 800160e:	4b7d      	ldr	r3, [pc, #500]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 8001610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001612:	4a7c      	ldr	r2, [pc, #496]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 8001614:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001618:	6413      	str	r3, [r2, #64]	; 0x40
 800161a:	4b7a      	ldr	r3, [pc, #488]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001622:	60bb      	str	r3, [r7, #8]
 8001624:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001626:	2301      	movs	r3, #1
 8001628:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800162a:	4b77      	ldr	r3, [pc, #476]	; (8001808 <HAL_RCC_OscConfig+0x474>)
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001632:	2b00      	cmp	r3, #0
 8001634:	d118      	bne.n	8001668 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001636:	4b74      	ldr	r3, [pc, #464]	; (8001808 <HAL_RCC_OscConfig+0x474>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	4a73      	ldr	r2, [pc, #460]	; (8001808 <HAL_RCC_OscConfig+0x474>)
 800163c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001640:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001642:	f7ff fb73 	bl	8000d2c <HAL_GetTick>
 8001646:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001648:	e008      	b.n	800165c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800164a:	f7ff fb6f 	bl	8000d2c <HAL_GetTick>
 800164e:	4602      	mov	r2, r0
 8001650:	693b      	ldr	r3, [r7, #16]
 8001652:	1ad3      	subs	r3, r2, r3
 8001654:	2b02      	cmp	r3, #2
 8001656:	d901      	bls.n	800165c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001658:	2303      	movs	r3, #3
 800165a:	e10c      	b.n	8001876 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800165c:	4b6a      	ldr	r3, [pc, #424]	; (8001808 <HAL_RCC_OscConfig+0x474>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001664:	2b00      	cmp	r3, #0
 8001666:	d0f0      	beq.n	800164a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	689b      	ldr	r3, [r3, #8]
 800166c:	2b01      	cmp	r3, #1
 800166e:	d106      	bne.n	800167e <HAL_RCC_OscConfig+0x2ea>
 8001670:	4b64      	ldr	r3, [pc, #400]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 8001672:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001674:	4a63      	ldr	r2, [pc, #396]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 8001676:	f043 0301 	orr.w	r3, r3, #1
 800167a:	6713      	str	r3, [r2, #112]	; 0x70
 800167c:	e01c      	b.n	80016b8 <HAL_RCC_OscConfig+0x324>
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	689b      	ldr	r3, [r3, #8]
 8001682:	2b05      	cmp	r3, #5
 8001684:	d10c      	bne.n	80016a0 <HAL_RCC_OscConfig+0x30c>
 8001686:	4b5f      	ldr	r3, [pc, #380]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 8001688:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800168a:	4a5e      	ldr	r2, [pc, #376]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 800168c:	f043 0304 	orr.w	r3, r3, #4
 8001690:	6713      	str	r3, [r2, #112]	; 0x70
 8001692:	4b5c      	ldr	r3, [pc, #368]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 8001694:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001696:	4a5b      	ldr	r2, [pc, #364]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 8001698:	f043 0301 	orr.w	r3, r3, #1
 800169c:	6713      	str	r3, [r2, #112]	; 0x70
 800169e:	e00b      	b.n	80016b8 <HAL_RCC_OscConfig+0x324>
 80016a0:	4b58      	ldr	r3, [pc, #352]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 80016a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016a4:	4a57      	ldr	r2, [pc, #348]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 80016a6:	f023 0301 	bic.w	r3, r3, #1
 80016aa:	6713      	str	r3, [r2, #112]	; 0x70
 80016ac:	4b55      	ldr	r3, [pc, #340]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 80016ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016b0:	4a54      	ldr	r2, [pc, #336]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 80016b2:	f023 0304 	bic.w	r3, r3, #4
 80016b6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	689b      	ldr	r3, [r3, #8]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d015      	beq.n	80016ec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016c0:	f7ff fb34 	bl	8000d2c <HAL_GetTick>
 80016c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016c6:	e00a      	b.n	80016de <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016c8:	f7ff fb30 	bl	8000d2c <HAL_GetTick>
 80016cc:	4602      	mov	r2, r0
 80016ce:	693b      	ldr	r3, [r7, #16]
 80016d0:	1ad3      	subs	r3, r2, r3
 80016d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80016d6:	4293      	cmp	r3, r2
 80016d8:	d901      	bls.n	80016de <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80016da:	2303      	movs	r3, #3
 80016dc:	e0cb      	b.n	8001876 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016de:	4b49      	ldr	r3, [pc, #292]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 80016e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016e2:	f003 0302 	and.w	r3, r3, #2
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d0ee      	beq.n	80016c8 <HAL_RCC_OscConfig+0x334>
 80016ea:	e014      	b.n	8001716 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016ec:	f7ff fb1e 	bl	8000d2c <HAL_GetTick>
 80016f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80016f2:	e00a      	b.n	800170a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016f4:	f7ff fb1a 	bl	8000d2c <HAL_GetTick>
 80016f8:	4602      	mov	r2, r0
 80016fa:	693b      	ldr	r3, [r7, #16]
 80016fc:	1ad3      	subs	r3, r2, r3
 80016fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001702:	4293      	cmp	r3, r2
 8001704:	d901      	bls.n	800170a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001706:	2303      	movs	r3, #3
 8001708:	e0b5      	b.n	8001876 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800170a:	4b3e      	ldr	r3, [pc, #248]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 800170c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800170e:	f003 0302 	and.w	r3, r3, #2
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1ee      	bne.n	80016f4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001716:	7dfb      	ldrb	r3, [r7, #23]
 8001718:	2b01      	cmp	r3, #1
 800171a:	d105      	bne.n	8001728 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800171c:	4b39      	ldr	r3, [pc, #228]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 800171e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001720:	4a38      	ldr	r2, [pc, #224]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 8001722:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001726:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	699b      	ldr	r3, [r3, #24]
 800172c:	2b00      	cmp	r3, #0
 800172e:	f000 80a1 	beq.w	8001874 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001732:	4b34      	ldr	r3, [pc, #208]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 8001734:	689b      	ldr	r3, [r3, #8]
 8001736:	f003 030c 	and.w	r3, r3, #12
 800173a:	2b08      	cmp	r3, #8
 800173c:	d05c      	beq.n	80017f8 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	699b      	ldr	r3, [r3, #24]
 8001742:	2b02      	cmp	r3, #2
 8001744:	d141      	bne.n	80017ca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001746:	4b31      	ldr	r3, [pc, #196]	; (800180c <HAL_RCC_OscConfig+0x478>)
 8001748:	2200      	movs	r2, #0
 800174a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800174c:	f7ff faee 	bl	8000d2c <HAL_GetTick>
 8001750:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001752:	e008      	b.n	8001766 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001754:	f7ff faea 	bl	8000d2c <HAL_GetTick>
 8001758:	4602      	mov	r2, r0
 800175a:	693b      	ldr	r3, [r7, #16]
 800175c:	1ad3      	subs	r3, r2, r3
 800175e:	2b02      	cmp	r3, #2
 8001760:	d901      	bls.n	8001766 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001762:	2303      	movs	r3, #3
 8001764:	e087      	b.n	8001876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001766:	4b27      	ldr	r3, [pc, #156]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800176e:	2b00      	cmp	r3, #0
 8001770:	d1f0      	bne.n	8001754 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	69da      	ldr	r2, [r3, #28]
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	6a1b      	ldr	r3, [r3, #32]
 800177a:	431a      	orrs	r2, r3
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001780:	019b      	lsls	r3, r3, #6
 8001782:	431a      	orrs	r2, r3
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001788:	085b      	lsrs	r3, r3, #1
 800178a:	3b01      	subs	r3, #1
 800178c:	041b      	lsls	r3, r3, #16
 800178e:	431a      	orrs	r2, r3
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001794:	061b      	lsls	r3, r3, #24
 8001796:	491b      	ldr	r1, [pc, #108]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 8001798:	4313      	orrs	r3, r2
 800179a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800179c:	4b1b      	ldr	r3, [pc, #108]	; (800180c <HAL_RCC_OscConfig+0x478>)
 800179e:	2201      	movs	r2, #1
 80017a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017a2:	f7ff fac3 	bl	8000d2c <HAL_GetTick>
 80017a6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017a8:	e008      	b.n	80017bc <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017aa:	f7ff fabf 	bl	8000d2c <HAL_GetTick>
 80017ae:	4602      	mov	r2, r0
 80017b0:	693b      	ldr	r3, [r7, #16]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	2b02      	cmp	r3, #2
 80017b6:	d901      	bls.n	80017bc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80017b8:	2303      	movs	r3, #3
 80017ba:	e05c      	b.n	8001876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017bc:	4b11      	ldr	r3, [pc, #68]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d0f0      	beq.n	80017aa <HAL_RCC_OscConfig+0x416>
 80017c8:	e054      	b.n	8001874 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017ca:	4b10      	ldr	r3, [pc, #64]	; (800180c <HAL_RCC_OscConfig+0x478>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d0:	f7ff faac 	bl	8000d2c <HAL_GetTick>
 80017d4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017d6:	e008      	b.n	80017ea <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017d8:	f7ff faa8 	bl	8000d2c <HAL_GetTick>
 80017dc:	4602      	mov	r2, r0
 80017de:	693b      	ldr	r3, [r7, #16]
 80017e0:	1ad3      	subs	r3, r2, r3
 80017e2:	2b02      	cmp	r3, #2
 80017e4:	d901      	bls.n	80017ea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80017e6:	2303      	movs	r3, #3
 80017e8:	e045      	b.n	8001876 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017ea:	4b06      	ldr	r3, [pc, #24]	; (8001804 <HAL_RCC_OscConfig+0x470>)
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d1f0      	bne.n	80017d8 <HAL_RCC_OscConfig+0x444>
 80017f6:	e03d      	b.n	8001874 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	699b      	ldr	r3, [r3, #24]
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d107      	bne.n	8001810 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001800:	2301      	movs	r3, #1
 8001802:	e038      	b.n	8001876 <HAL_RCC_OscConfig+0x4e2>
 8001804:	40023800 	.word	0x40023800
 8001808:	40007000 	.word	0x40007000
 800180c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001810:	4b1b      	ldr	r3, [pc, #108]	; (8001880 <HAL_RCC_OscConfig+0x4ec>)
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	699b      	ldr	r3, [r3, #24]
 800181a:	2b01      	cmp	r3, #1
 800181c:	d028      	beq.n	8001870 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800181e:	68fb      	ldr	r3, [r7, #12]
 8001820:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001828:	429a      	cmp	r2, r3
 800182a:	d121      	bne.n	8001870 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800182c:	68fb      	ldr	r3, [r7, #12]
 800182e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001836:	429a      	cmp	r2, r3
 8001838:	d11a      	bne.n	8001870 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800183a:	68fa      	ldr	r2, [r7, #12]
 800183c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001840:	4013      	ands	r3, r2
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001846:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001848:	4293      	cmp	r3, r2
 800184a:	d111      	bne.n	8001870 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800184c:	68fb      	ldr	r3, [r7, #12]
 800184e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001856:	085b      	lsrs	r3, r3, #1
 8001858:	3b01      	subs	r3, #1
 800185a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800185c:	429a      	cmp	r2, r3
 800185e:	d107      	bne.n	8001870 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800186a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800186c:	429a      	cmp	r2, r3
 800186e:	d001      	beq.n	8001874 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001870:	2301      	movs	r3, #1
 8001872:	e000      	b.n	8001876 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001874:	2300      	movs	r3, #0
}
 8001876:	4618      	mov	r0, r3
 8001878:	3718      	adds	r7, #24
 800187a:	46bd      	mov	sp, r7
 800187c:	bd80      	pop	{r7, pc}
 800187e:	bf00      	nop
 8001880:	40023800 	.word	0x40023800

08001884 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	6078      	str	r0, [r7, #4]
 800188c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d101      	bne.n	8001898 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001894:	2301      	movs	r3, #1
 8001896:	e0cc      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001898:	4b68      	ldr	r3, [pc, #416]	; (8001a3c <HAL_RCC_ClockConfig+0x1b8>)
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	f003 0307 	and.w	r3, r3, #7
 80018a0:	683a      	ldr	r2, [r7, #0]
 80018a2:	429a      	cmp	r2, r3
 80018a4:	d90c      	bls.n	80018c0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018a6:	4b65      	ldr	r3, [pc, #404]	; (8001a3c <HAL_RCC_ClockConfig+0x1b8>)
 80018a8:	683a      	ldr	r2, [r7, #0]
 80018aa:	b2d2      	uxtb	r2, r2
 80018ac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018ae:	4b63      	ldr	r3, [pc, #396]	; (8001a3c <HAL_RCC_ClockConfig+0x1b8>)
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f003 0307 	and.w	r3, r3, #7
 80018b6:	683a      	ldr	r2, [r7, #0]
 80018b8:	429a      	cmp	r2, r3
 80018ba:	d001      	beq.n	80018c0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	e0b8      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	f003 0302 	and.w	r3, r3, #2
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d020      	beq.n	800190e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f003 0304 	and.w	r3, r3, #4
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d005      	beq.n	80018e4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80018d8:	4b59      	ldr	r3, [pc, #356]	; (8001a40 <HAL_RCC_ClockConfig+0x1bc>)
 80018da:	689b      	ldr	r3, [r3, #8]
 80018dc:	4a58      	ldr	r2, [pc, #352]	; (8001a40 <HAL_RCC_ClockConfig+0x1bc>)
 80018de:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80018e2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 0308 	and.w	r3, r3, #8
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d005      	beq.n	80018fc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80018f0:	4b53      	ldr	r3, [pc, #332]	; (8001a40 <HAL_RCC_ClockConfig+0x1bc>)
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	4a52      	ldr	r2, [pc, #328]	; (8001a40 <HAL_RCC_ClockConfig+0x1bc>)
 80018f6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80018fa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018fc:	4b50      	ldr	r3, [pc, #320]	; (8001a40 <HAL_RCC_ClockConfig+0x1bc>)
 80018fe:	689b      	ldr	r3, [r3, #8]
 8001900:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	689b      	ldr	r3, [r3, #8]
 8001908:	494d      	ldr	r1, [pc, #308]	; (8001a40 <HAL_RCC_ClockConfig+0x1bc>)
 800190a:	4313      	orrs	r3, r2
 800190c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0301 	and.w	r3, r3, #1
 8001916:	2b00      	cmp	r3, #0
 8001918:	d044      	beq.n	80019a4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	685b      	ldr	r3, [r3, #4]
 800191e:	2b01      	cmp	r3, #1
 8001920:	d107      	bne.n	8001932 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001922:	4b47      	ldr	r3, [pc, #284]	; (8001a40 <HAL_RCC_ClockConfig+0x1bc>)
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800192a:	2b00      	cmp	r3, #0
 800192c:	d119      	bne.n	8001962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	e07f      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	2b02      	cmp	r3, #2
 8001938:	d003      	beq.n	8001942 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800193e:	2b03      	cmp	r3, #3
 8001940:	d107      	bne.n	8001952 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001942:	4b3f      	ldr	r3, [pc, #252]	; (8001a40 <HAL_RCC_ClockConfig+0x1bc>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800194a:	2b00      	cmp	r3, #0
 800194c:	d109      	bne.n	8001962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800194e:	2301      	movs	r3, #1
 8001950:	e06f      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001952:	4b3b      	ldr	r3, [pc, #236]	; (8001a40 <HAL_RCC_ClockConfig+0x1bc>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	f003 0302 	and.w	r3, r3, #2
 800195a:	2b00      	cmp	r3, #0
 800195c:	d101      	bne.n	8001962 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	e067      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001962:	4b37      	ldr	r3, [pc, #220]	; (8001a40 <HAL_RCC_ClockConfig+0x1bc>)
 8001964:	689b      	ldr	r3, [r3, #8]
 8001966:	f023 0203 	bic.w	r2, r3, #3
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	685b      	ldr	r3, [r3, #4]
 800196e:	4934      	ldr	r1, [pc, #208]	; (8001a40 <HAL_RCC_ClockConfig+0x1bc>)
 8001970:	4313      	orrs	r3, r2
 8001972:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001974:	f7ff f9da 	bl	8000d2c <HAL_GetTick>
 8001978:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800197a:	e00a      	b.n	8001992 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800197c:	f7ff f9d6 	bl	8000d2c <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	f241 3288 	movw	r2, #5000	; 0x1388
 800198a:	4293      	cmp	r3, r2
 800198c:	d901      	bls.n	8001992 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800198e:	2303      	movs	r3, #3
 8001990:	e04f      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001992:	4b2b      	ldr	r3, [pc, #172]	; (8001a40 <HAL_RCC_ClockConfig+0x1bc>)
 8001994:	689b      	ldr	r3, [r3, #8]
 8001996:	f003 020c 	and.w	r2, r3, #12
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	009b      	lsls	r3, r3, #2
 80019a0:	429a      	cmp	r2, r3
 80019a2:	d1eb      	bne.n	800197c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80019a4:	4b25      	ldr	r3, [pc, #148]	; (8001a3c <HAL_RCC_ClockConfig+0x1b8>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f003 0307 	and.w	r3, r3, #7
 80019ac:	683a      	ldr	r2, [r7, #0]
 80019ae:	429a      	cmp	r2, r3
 80019b0:	d20c      	bcs.n	80019cc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019b2:	4b22      	ldr	r3, [pc, #136]	; (8001a3c <HAL_RCC_ClockConfig+0x1b8>)
 80019b4:	683a      	ldr	r2, [r7, #0]
 80019b6:	b2d2      	uxtb	r2, r2
 80019b8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019ba:	4b20      	ldr	r3, [pc, #128]	; (8001a3c <HAL_RCC_ClockConfig+0x1b8>)
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	683a      	ldr	r2, [r7, #0]
 80019c4:	429a      	cmp	r2, r3
 80019c6:	d001      	beq.n	80019cc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80019c8:	2301      	movs	r3, #1
 80019ca:	e032      	b.n	8001a32 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f003 0304 	and.w	r3, r3, #4
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d008      	beq.n	80019ea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80019d8:	4b19      	ldr	r3, [pc, #100]	; (8001a40 <HAL_RCC_ClockConfig+0x1bc>)
 80019da:	689b      	ldr	r3, [r3, #8]
 80019dc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	4916      	ldr	r1, [pc, #88]	; (8001a40 <HAL_RCC_ClockConfig+0x1bc>)
 80019e6:	4313      	orrs	r3, r2
 80019e8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	f003 0308 	and.w	r3, r3, #8
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d009      	beq.n	8001a0a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019f6:	4b12      	ldr	r3, [pc, #72]	; (8001a40 <HAL_RCC_ClockConfig+0x1bc>)
 80019f8:	689b      	ldr	r3, [r3, #8]
 80019fa:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	691b      	ldr	r3, [r3, #16]
 8001a02:	00db      	lsls	r3, r3, #3
 8001a04:	490e      	ldr	r1, [pc, #56]	; (8001a40 <HAL_RCC_ClockConfig+0x1bc>)
 8001a06:	4313      	orrs	r3, r2
 8001a08:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001a0a:	f000 f821 	bl	8001a50 <HAL_RCC_GetSysClockFreq>
 8001a0e:	4602      	mov	r2, r0
 8001a10:	4b0b      	ldr	r3, [pc, #44]	; (8001a40 <HAL_RCC_ClockConfig+0x1bc>)
 8001a12:	689b      	ldr	r3, [r3, #8]
 8001a14:	091b      	lsrs	r3, r3, #4
 8001a16:	f003 030f 	and.w	r3, r3, #15
 8001a1a:	490a      	ldr	r1, [pc, #40]	; (8001a44 <HAL_RCC_ClockConfig+0x1c0>)
 8001a1c:	5ccb      	ldrb	r3, [r1, r3]
 8001a1e:	fa22 f303 	lsr.w	r3, r2, r3
 8001a22:	4a09      	ldr	r2, [pc, #36]	; (8001a48 <HAL_RCC_ClockConfig+0x1c4>)
 8001a24:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001a26:	4b09      	ldr	r3, [pc, #36]	; (8001a4c <HAL_RCC_ClockConfig+0x1c8>)
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	f7ff f93a 	bl	8000ca4 <HAL_InitTick>

  return HAL_OK;
 8001a30:	2300      	movs	r3, #0
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	3710      	adds	r7, #16
 8001a36:	46bd      	mov	sp, r7
 8001a38:	bd80      	pop	{r7, pc}
 8001a3a:	bf00      	nop
 8001a3c:	40023c00 	.word	0x40023c00
 8001a40:	40023800 	.word	0x40023800
 8001a44:	08005690 	.word	0x08005690
 8001a48:	20000000 	.word	0x20000000
 8001a4c:	20000004 	.word	0x20000004

08001a50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001a50:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001a54:	b094      	sub	sp, #80	; 0x50
 8001a56:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	647b      	str	r3, [r7, #68]	; 0x44
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001a60:	2300      	movs	r3, #0
 8001a62:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001a64:	2300      	movs	r3, #0
 8001a66:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a68:	4b79      	ldr	r3, [pc, #484]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a6a:	689b      	ldr	r3, [r3, #8]
 8001a6c:	f003 030c 	and.w	r3, r3, #12
 8001a70:	2b08      	cmp	r3, #8
 8001a72:	d00d      	beq.n	8001a90 <HAL_RCC_GetSysClockFreq+0x40>
 8001a74:	2b08      	cmp	r3, #8
 8001a76:	f200 80e1 	bhi.w	8001c3c <HAL_RCC_GetSysClockFreq+0x1ec>
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d002      	beq.n	8001a84 <HAL_RCC_GetSysClockFreq+0x34>
 8001a7e:	2b04      	cmp	r3, #4
 8001a80:	d003      	beq.n	8001a8a <HAL_RCC_GetSysClockFreq+0x3a>
 8001a82:	e0db      	b.n	8001c3c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a84:	4b73      	ldr	r3, [pc, #460]	; (8001c54 <HAL_RCC_GetSysClockFreq+0x204>)
 8001a86:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001a88:	e0db      	b.n	8001c42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a8a:	4b73      	ldr	r3, [pc, #460]	; (8001c58 <HAL_RCC_GetSysClockFreq+0x208>)
 8001a8c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001a8e:	e0d8      	b.n	8001c42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a90:	4b6f      	ldr	r3, [pc, #444]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a92:	685b      	ldr	r3, [r3, #4]
 8001a94:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a98:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a9a:	4b6d      	ldr	r3, [pc, #436]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a9c:	685b      	ldr	r3, [r3, #4]
 8001a9e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d063      	beq.n	8001b6e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001aa6:	4b6a      	ldr	r3, [pc, #424]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x200>)
 8001aa8:	685b      	ldr	r3, [r3, #4]
 8001aaa:	099b      	lsrs	r3, r3, #6
 8001aac:	2200      	movs	r2, #0
 8001aae:	63bb      	str	r3, [r7, #56]	; 0x38
 8001ab0:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001ab2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ab4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ab8:	633b      	str	r3, [r7, #48]	; 0x30
 8001aba:	2300      	movs	r3, #0
 8001abc:	637b      	str	r3, [r7, #52]	; 0x34
 8001abe:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001ac2:	4622      	mov	r2, r4
 8001ac4:	462b      	mov	r3, r5
 8001ac6:	f04f 0000 	mov.w	r0, #0
 8001aca:	f04f 0100 	mov.w	r1, #0
 8001ace:	0159      	lsls	r1, r3, #5
 8001ad0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001ad4:	0150      	lsls	r0, r2, #5
 8001ad6:	4602      	mov	r2, r0
 8001ad8:	460b      	mov	r3, r1
 8001ada:	4621      	mov	r1, r4
 8001adc:	1a51      	subs	r1, r2, r1
 8001ade:	6139      	str	r1, [r7, #16]
 8001ae0:	4629      	mov	r1, r5
 8001ae2:	eb63 0301 	sbc.w	r3, r3, r1
 8001ae6:	617b      	str	r3, [r7, #20]
 8001ae8:	f04f 0200 	mov.w	r2, #0
 8001aec:	f04f 0300 	mov.w	r3, #0
 8001af0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001af4:	4659      	mov	r1, fp
 8001af6:	018b      	lsls	r3, r1, #6
 8001af8:	4651      	mov	r1, sl
 8001afa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001afe:	4651      	mov	r1, sl
 8001b00:	018a      	lsls	r2, r1, #6
 8001b02:	4651      	mov	r1, sl
 8001b04:	ebb2 0801 	subs.w	r8, r2, r1
 8001b08:	4659      	mov	r1, fp
 8001b0a:	eb63 0901 	sbc.w	r9, r3, r1
 8001b0e:	f04f 0200 	mov.w	r2, #0
 8001b12:	f04f 0300 	mov.w	r3, #0
 8001b16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001b1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001b1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001b22:	4690      	mov	r8, r2
 8001b24:	4699      	mov	r9, r3
 8001b26:	4623      	mov	r3, r4
 8001b28:	eb18 0303 	adds.w	r3, r8, r3
 8001b2c:	60bb      	str	r3, [r7, #8]
 8001b2e:	462b      	mov	r3, r5
 8001b30:	eb49 0303 	adc.w	r3, r9, r3
 8001b34:	60fb      	str	r3, [r7, #12]
 8001b36:	f04f 0200 	mov.w	r2, #0
 8001b3a:	f04f 0300 	mov.w	r3, #0
 8001b3e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001b42:	4629      	mov	r1, r5
 8001b44:	024b      	lsls	r3, r1, #9
 8001b46:	4621      	mov	r1, r4
 8001b48:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001b4c:	4621      	mov	r1, r4
 8001b4e:	024a      	lsls	r2, r1, #9
 8001b50:	4610      	mov	r0, r2
 8001b52:	4619      	mov	r1, r3
 8001b54:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001b56:	2200      	movs	r2, #0
 8001b58:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b5a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001b5c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001b60:	f7fe fb3e 	bl	80001e0 <__aeabi_uldivmod>
 8001b64:	4602      	mov	r2, r0
 8001b66:	460b      	mov	r3, r1
 8001b68:	4613      	mov	r3, r2
 8001b6a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001b6c:	e058      	b.n	8001c20 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b6e:	4b38      	ldr	r3, [pc, #224]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b70:	685b      	ldr	r3, [r3, #4]
 8001b72:	099b      	lsrs	r3, r3, #6
 8001b74:	2200      	movs	r2, #0
 8001b76:	4618      	mov	r0, r3
 8001b78:	4611      	mov	r1, r2
 8001b7a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001b7e:	623b      	str	r3, [r7, #32]
 8001b80:	2300      	movs	r3, #0
 8001b82:	627b      	str	r3, [r7, #36]	; 0x24
 8001b84:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001b88:	4642      	mov	r2, r8
 8001b8a:	464b      	mov	r3, r9
 8001b8c:	f04f 0000 	mov.w	r0, #0
 8001b90:	f04f 0100 	mov.w	r1, #0
 8001b94:	0159      	lsls	r1, r3, #5
 8001b96:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001b9a:	0150      	lsls	r0, r2, #5
 8001b9c:	4602      	mov	r2, r0
 8001b9e:	460b      	mov	r3, r1
 8001ba0:	4641      	mov	r1, r8
 8001ba2:	ebb2 0a01 	subs.w	sl, r2, r1
 8001ba6:	4649      	mov	r1, r9
 8001ba8:	eb63 0b01 	sbc.w	fp, r3, r1
 8001bac:	f04f 0200 	mov.w	r2, #0
 8001bb0:	f04f 0300 	mov.w	r3, #0
 8001bb4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001bb8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001bbc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001bc0:	ebb2 040a 	subs.w	r4, r2, sl
 8001bc4:	eb63 050b 	sbc.w	r5, r3, fp
 8001bc8:	f04f 0200 	mov.w	r2, #0
 8001bcc:	f04f 0300 	mov.w	r3, #0
 8001bd0:	00eb      	lsls	r3, r5, #3
 8001bd2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001bd6:	00e2      	lsls	r2, r4, #3
 8001bd8:	4614      	mov	r4, r2
 8001bda:	461d      	mov	r5, r3
 8001bdc:	4643      	mov	r3, r8
 8001bde:	18e3      	adds	r3, r4, r3
 8001be0:	603b      	str	r3, [r7, #0]
 8001be2:	464b      	mov	r3, r9
 8001be4:	eb45 0303 	adc.w	r3, r5, r3
 8001be8:	607b      	str	r3, [r7, #4]
 8001bea:	f04f 0200 	mov.w	r2, #0
 8001bee:	f04f 0300 	mov.w	r3, #0
 8001bf2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001bf6:	4629      	mov	r1, r5
 8001bf8:	028b      	lsls	r3, r1, #10
 8001bfa:	4621      	mov	r1, r4
 8001bfc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c00:	4621      	mov	r1, r4
 8001c02:	028a      	lsls	r2, r1, #10
 8001c04:	4610      	mov	r0, r2
 8001c06:	4619      	mov	r1, r3
 8001c08:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	61bb      	str	r3, [r7, #24]
 8001c0e:	61fa      	str	r2, [r7, #28]
 8001c10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c14:	f7fe fae4 	bl	80001e0 <__aeabi_uldivmod>
 8001c18:	4602      	mov	r2, r0
 8001c1a:	460b      	mov	r3, r1
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001c20:	4b0b      	ldr	r3, [pc, #44]	; (8001c50 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c22:	685b      	ldr	r3, [r3, #4]
 8001c24:	0c1b      	lsrs	r3, r3, #16
 8001c26:	f003 0303 	and.w	r3, r3, #3
 8001c2a:	3301      	adds	r3, #1
 8001c2c:	005b      	lsls	r3, r3, #1
 8001c2e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001c30:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001c32:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001c34:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c38:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c3a:	e002      	b.n	8001c42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001c3c:	4b05      	ldr	r3, [pc, #20]	; (8001c54 <HAL_RCC_GetSysClockFreq+0x204>)
 8001c3e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001c40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001c42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001c44:	4618      	mov	r0, r3
 8001c46:	3750      	adds	r7, #80	; 0x50
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001c4e:	bf00      	nop
 8001c50:	40023800 	.word	0x40023800
 8001c54:	00f42400 	.word	0x00f42400
 8001c58:	007a1200 	.word	0x007a1200

08001c5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001c60:	4b03      	ldr	r3, [pc, #12]	; (8001c70 <HAL_RCC_GetHCLKFreq+0x14>)
 8001c62:	681b      	ldr	r3, [r3, #0]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	20000000 	.word	0x20000000

08001c74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001c78:	f7ff fff0 	bl	8001c5c <HAL_RCC_GetHCLKFreq>
 8001c7c:	4602      	mov	r2, r0
 8001c7e:	4b05      	ldr	r3, [pc, #20]	; (8001c94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001c80:	689b      	ldr	r3, [r3, #8]
 8001c82:	0a9b      	lsrs	r3, r3, #10
 8001c84:	f003 0307 	and.w	r3, r3, #7
 8001c88:	4903      	ldr	r1, [pc, #12]	; (8001c98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001c8a:	5ccb      	ldrb	r3, [r1, r3]
 8001c8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001c90:	4618      	mov	r0, r3
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	40023800 	.word	0x40023800
 8001c98:	080056a0 	.word	0x080056a0

08001c9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ca0:	f7ff ffdc 	bl	8001c5c <HAL_RCC_GetHCLKFreq>
 8001ca4:	4602      	mov	r2, r0
 8001ca6:	4b05      	ldr	r3, [pc, #20]	; (8001cbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ca8:	689b      	ldr	r3, [r3, #8]
 8001caa:	0b5b      	lsrs	r3, r3, #13
 8001cac:	f003 0307 	and.w	r3, r3, #7
 8001cb0:	4903      	ldr	r1, [pc, #12]	; (8001cc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001cb2:	5ccb      	ldrb	r3, [r1, r3]
 8001cb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	40023800 	.word	0x40023800
 8001cc0:	080056a0 	.word	0x080056a0

08001cc4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d101      	bne.n	8001cd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001cd2:	2301      	movs	r3, #1
 8001cd4:	e03f      	b.n	8001d56 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	2b00      	cmp	r3, #0
 8001ce0:	d106      	bne.n	8001cf0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001cea:	6878      	ldr	r0, [r7, #4]
 8001cec:	f7fe fda2 	bl	8000834 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2224      	movs	r2, #36	; 0x24
 8001cf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	68da      	ldr	r2, [r3, #12]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f000 fc7b 	bl	8002604 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	691a      	ldr	r2, [r3, #16]
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001d1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	695a      	ldr	r2, [r3, #20]
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001d2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	68da      	ldr	r2, [r3, #12]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001d3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2200      	movs	r2, #0
 8001d42:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	2220      	movs	r2, #32
 8001d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2220      	movs	r2, #32
 8001d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001d54:	2300      	movs	r3, #0
}
 8001d56:	4618      	mov	r0, r3
 8001d58:	3708      	adds	r7, #8
 8001d5a:	46bd      	mov	sp, r7
 8001d5c:	bd80      	pop	{r7, pc}
	...

08001d60 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	b0ba      	sub	sp, #232	; 0xe8
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	68db      	ldr	r3, [r3, #12]
 8001d78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	695b      	ldr	r3, [r3, #20]
 8001d82:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8001d86:	2300      	movs	r3, #0
 8001d88:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001d92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001d96:	f003 030f 	and.w	r3, r3, #15
 8001d9a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8001d9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d10f      	bne.n	8001dc6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001daa:	f003 0320 	and.w	r3, r3, #32
 8001dae:	2b00      	cmp	r3, #0
 8001db0:	d009      	beq.n	8001dc6 <HAL_UART_IRQHandler+0x66>
 8001db2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001db6:	f003 0320 	and.w	r3, r3, #32
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	d003      	beq.n	8001dc6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f000 fb65 	bl	800248e <UART_Receive_IT>
      return;
 8001dc4:	e256      	b.n	8002274 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001dc6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	f000 80de 	beq.w	8001f8c <HAL_UART_IRQHandler+0x22c>
 8001dd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001dd4:	f003 0301 	and.w	r3, r3, #1
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d106      	bne.n	8001dea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001ddc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001de0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8001de4:	2b00      	cmp	r3, #0
 8001de6:	f000 80d1 	beq.w	8001f8c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001dee:	f003 0301 	and.w	r3, r3, #1
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d00b      	beq.n	8001e0e <HAL_UART_IRQHandler+0xae>
 8001df6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001dfa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d005      	beq.n	8001e0e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e06:	f043 0201 	orr.w	r2, r3, #1
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001e12:	f003 0304 	and.w	r3, r3, #4
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d00b      	beq.n	8001e32 <HAL_UART_IRQHandler+0xd2>
 8001e1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001e1e:	f003 0301 	and.w	r3, r3, #1
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d005      	beq.n	8001e32 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e2a:	f043 0202 	orr.w	r2, r3, #2
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001e36:	f003 0302 	and.w	r3, r3, #2
 8001e3a:	2b00      	cmp	r3, #0
 8001e3c:	d00b      	beq.n	8001e56 <HAL_UART_IRQHandler+0xf6>
 8001e3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001e42:	f003 0301 	and.w	r3, r3, #1
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d005      	beq.n	8001e56 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e4e:	f043 0204 	orr.w	r2, r3, #4
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001e5a:	f003 0308 	and.w	r3, r3, #8
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d011      	beq.n	8001e86 <HAL_UART_IRQHandler+0x126>
 8001e62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001e66:	f003 0320 	and.w	r3, r3, #32
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d105      	bne.n	8001e7a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001e6e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001e72:	f003 0301 	and.w	r3, r3, #1
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d005      	beq.n	8001e86 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e7e:	f043 0208 	orr.w	r2, r3, #8
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	f000 81ed 	beq.w	800226a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001e90:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001e94:	f003 0320 	and.w	r3, r3, #32
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d008      	beq.n	8001eae <HAL_UART_IRQHandler+0x14e>
 8001e9c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001ea0:	f003 0320 	and.w	r3, r3, #32
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d002      	beq.n	8001eae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001ea8:	6878      	ldr	r0, [r7, #4]
 8001eaa:	f000 faf0 	bl	800248e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	695b      	ldr	r3, [r3, #20]
 8001eb4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eb8:	2b40      	cmp	r3, #64	; 0x40
 8001eba:	bf0c      	ite	eq
 8001ebc:	2301      	moveq	r3, #1
 8001ebe:	2300      	movne	r3, #0
 8001ec0:	b2db      	uxtb	r3, r3
 8001ec2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eca:	f003 0308 	and.w	r3, r3, #8
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d103      	bne.n	8001eda <HAL_UART_IRQHandler+0x17a>
 8001ed2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d04f      	beq.n	8001f7a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f000 f9f8 	bl	80022d0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	695b      	ldr	r3, [r3, #20]
 8001ee6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001eea:	2b40      	cmp	r3, #64	; 0x40
 8001eec:	d141      	bne.n	8001f72 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	3314      	adds	r3, #20
 8001ef4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001ef8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001efc:	e853 3f00 	ldrex	r3, [r3]
 8001f00:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8001f04:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001f08:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001f0c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	3314      	adds	r3, #20
 8001f16:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8001f1a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8001f1e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f22:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8001f26:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8001f2a:	e841 2300 	strex	r3, r2, [r1]
 8001f2e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8001f32:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001f36:	2b00      	cmp	r3, #0
 8001f38:	d1d9      	bne.n	8001eee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d013      	beq.n	8001f6a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f46:	4a7d      	ldr	r2, [pc, #500]	; (800213c <HAL_UART_IRQHandler+0x3dc>)
 8001f48:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f7ff f879 	bl	8001046 <HAL_DMA_Abort_IT>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d016      	beq.n	8001f88 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f5e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001f64:	4610      	mov	r0, r2
 8001f66:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f68:	e00e      	b.n	8001f88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001f6a:	6878      	ldr	r0, [r7, #4]
 8001f6c:	f000 f99a 	bl	80022a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f70:	e00a      	b.n	8001f88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001f72:	6878      	ldr	r0, [r7, #4]
 8001f74:	f000 f996 	bl	80022a4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f78:	e006      	b.n	8001f88 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f000 f992 	bl	80022a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2200      	movs	r2, #0
 8001f84:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8001f86:	e170      	b.n	800226a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f88:	bf00      	nop
    return;
 8001f8a:	e16e      	b.n	800226a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	f040 814a 	bne.w	800222a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001f96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8001f9a:	f003 0310 	and.w	r3, r3, #16
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	f000 8143 	beq.w	800222a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001fa4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001fa8:	f003 0310 	and.w	r3, r3, #16
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	f000 813c 	beq.w	800222a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001fb2:	2300      	movs	r3, #0
 8001fb4:	60bb      	str	r3, [r7, #8]
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	60bb      	str	r3, [r7, #8]
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	60bb      	str	r3, [r7, #8]
 8001fc6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	695b      	ldr	r3, [r3, #20]
 8001fce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001fd2:	2b40      	cmp	r3, #64	; 0x40
 8001fd4:	f040 80b4 	bne.w	8002140 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8001fe4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	f000 8140 	beq.w	800226e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8001ff2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	f080 8139 	bcs.w	800226e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8002002:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002008:	69db      	ldr	r3, [r3, #28]
 800200a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800200e:	f000 8088 	beq.w	8002122 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	330c      	adds	r3, #12
 8002018:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800201c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002020:	e853 3f00 	ldrex	r3, [r3]
 8002024:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8002028:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800202c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002030:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	330c      	adds	r3, #12
 800203a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800203e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002042:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002046:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800204a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800204e:	e841 2300 	strex	r3, r2, [r1]
 8002052:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8002056:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800205a:	2b00      	cmp	r3, #0
 800205c:	d1d9      	bne.n	8002012 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	3314      	adds	r3, #20
 8002064:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002066:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002068:	e853 3f00 	ldrex	r3, [r3]
 800206c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800206e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002070:	f023 0301 	bic.w	r3, r3, #1
 8002074:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	3314      	adds	r3, #20
 800207e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8002082:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8002086:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002088:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800208a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800208e:	e841 2300 	strex	r3, r2, [r1]
 8002092:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8002094:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002096:	2b00      	cmp	r3, #0
 8002098:	d1e1      	bne.n	800205e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	3314      	adds	r3, #20
 80020a0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80020a4:	e853 3f00 	ldrex	r3, [r3]
 80020a8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80020aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80020b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	3314      	adds	r3, #20
 80020ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80020be:	66fa      	str	r2, [r7, #108]	; 0x6c
 80020c0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020c2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80020c4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80020c6:	e841 2300 	strex	r3, r2, [r1]
 80020ca:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80020cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d1e3      	bne.n	800209a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2220      	movs	r2, #32
 80020d6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	330c      	adds	r3, #12
 80020e6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80020ea:	e853 3f00 	ldrex	r3, [r3]
 80020ee:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80020f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80020f2:	f023 0310 	bic.w	r3, r3, #16
 80020f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	330c      	adds	r3, #12
 8002100:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8002104:	65ba      	str	r2, [r7, #88]	; 0x58
 8002106:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002108:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800210a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800210c:	e841 2300 	strex	r3, r2, [r1]
 8002110:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8002112:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002114:	2b00      	cmp	r3, #0
 8002116:	d1e3      	bne.n	80020e0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800211c:	4618      	mov	r0, r3
 800211e:	f7fe ff22 	bl	8000f66 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800212a:	b29b      	uxth	r3, r3
 800212c:	1ad3      	subs	r3, r2, r3
 800212e:	b29b      	uxth	r3, r3
 8002130:	4619      	mov	r1, r3
 8002132:	6878      	ldr	r0, [r7, #4]
 8002134:	f000 f8c0 	bl	80022b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002138:	e099      	b.n	800226e <HAL_UART_IRQHandler+0x50e>
 800213a:	bf00      	nop
 800213c:	08002397 	.word	0x08002397
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002148:	b29b      	uxth	r3, r3
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002154:	b29b      	uxth	r3, r3
 8002156:	2b00      	cmp	r3, #0
 8002158:	f000 808b 	beq.w	8002272 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800215c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002160:	2b00      	cmp	r3, #0
 8002162:	f000 8086 	beq.w	8002272 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	330c      	adds	r3, #12
 800216c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800216e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002170:	e853 3f00 	ldrex	r3, [r3]
 8002174:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8002176:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002178:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800217c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	330c      	adds	r3, #12
 8002186:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800218a:	647a      	str	r2, [r7, #68]	; 0x44
 800218c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800218e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8002190:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002192:	e841 2300 	strex	r3, r2, [r1]
 8002196:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8002198:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800219a:	2b00      	cmp	r3, #0
 800219c:	d1e3      	bne.n	8002166 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	3314      	adds	r3, #20
 80021a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80021a8:	e853 3f00 	ldrex	r3, [r3]
 80021ac:	623b      	str	r3, [r7, #32]
   return(result);
 80021ae:	6a3b      	ldr	r3, [r7, #32]
 80021b0:	f023 0301 	bic.w	r3, r3, #1
 80021b4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	681b      	ldr	r3, [r3, #0]
 80021bc:	3314      	adds	r3, #20
 80021be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80021c2:	633a      	str	r2, [r7, #48]	; 0x30
 80021c4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021c6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80021c8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80021ca:	e841 2300 	strex	r3, r2, [r1]
 80021ce:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80021d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	d1e3      	bne.n	800219e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2220      	movs	r2, #32
 80021da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2200      	movs	r2, #0
 80021e2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	330c      	adds	r3, #12
 80021ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	e853 3f00 	ldrex	r3, [r3]
 80021f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	f023 0310 	bic.w	r3, r3, #16
 80021fa:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	330c      	adds	r3, #12
 8002204:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8002208:	61fa      	str	r2, [r7, #28]
 800220a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800220c:	69b9      	ldr	r1, [r7, #24]
 800220e:	69fa      	ldr	r2, [r7, #28]
 8002210:	e841 2300 	strex	r3, r2, [r1]
 8002214:	617b      	str	r3, [r7, #20]
   return(result);
 8002216:	697b      	ldr	r3, [r7, #20]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d1e3      	bne.n	80021e4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800221c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8002220:	4619      	mov	r1, r3
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f000 f848 	bl	80022b8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002228:	e023      	b.n	8002272 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800222a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800222e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002232:	2b00      	cmp	r3, #0
 8002234:	d009      	beq.n	800224a <HAL_UART_IRQHandler+0x4ea>
 8002236:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800223a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800223e:	2b00      	cmp	r3, #0
 8002240:	d003      	beq.n	800224a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8002242:	6878      	ldr	r0, [r7, #4]
 8002244:	f000 f8bb 	bl	80023be <UART_Transmit_IT>
    return;
 8002248:	e014      	b.n	8002274 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800224a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800224e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002252:	2b00      	cmp	r3, #0
 8002254:	d00e      	beq.n	8002274 <HAL_UART_IRQHandler+0x514>
 8002256:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800225a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800225e:	2b00      	cmp	r3, #0
 8002260:	d008      	beq.n	8002274 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f000 f8fb 	bl	800245e <UART_EndTransmit_IT>
    return;
 8002268:	e004      	b.n	8002274 <HAL_UART_IRQHandler+0x514>
    return;
 800226a:	bf00      	nop
 800226c:	e002      	b.n	8002274 <HAL_UART_IRQHandler+0x514>
      return;
 800226e:	bf00      	nop
 8002270:	e000      	b.n	8002274 <HAL_UART_IRQHandler+0x514>
      return;
 8002272:	bf00      	nop
  }
}
 8002274:	37e8      	adds	r7, #232	; 0xe8
 8002276:	46bd      	mov	sp, r7
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop

0800227c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8002284:	bf00      	nop
 8002286:	370c      	adds	r7, #12
 8002288:	46bd      	mov	sp, r7
 800228a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228e:	4770      	bx	lr

08002290 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002290:	b480      	push	{r7}
 8002292:	b083      	sub	sp, #12
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8002298:	bf00      	nop
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80022a4:	b480      	push	{r7}
 80022a6:	b083      	sub	sp, #12
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80022ac:	bf00      	nop
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b083      	sub	sp, #12
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	460b      	mov	r3, r1
 80022c2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80022c4:	bf00      	nop
 80022c6:	370c      	adds	r7, #12
 80022c8:	46bd      	mov	sp, r7
 80022ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ce:	4770      	bx	lr

080022d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80022d0:	b480      	push	{r7}
 80022d2:	b095      	sub	sp, #84	; 0x54
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	330c      	adds	r3, #12
 80022de:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80022e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80022e2:	e853 3f00 	ldrex	r3, [r3]
 80022e6:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80022e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ea:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80022ee:	64fb      	str	r3, [r7, #76]	; 0x4c
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	330c      	adds	r3, #12
 80022f6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80022f8:	643a      	str	r2, [r7, #64]	; 0x40
 80022fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80022fc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80022fe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002300:	e841 2300 	strex	r3, r2, [r1]
 8002304:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002306:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002308:	2b00      	cmp	r3, #0
 800230a:	d1e5      	bne.n	80022d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	3314      	adds	r3, #20
 8002312:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002314:	6a3b      	ldr	r3, [r7, #32]
 8002316:	e853 3f00 	ldrex	r3, [r3]
 800231a:	61fb      	str	r3, [r7, #28]
   return(result);
 800231c:	69fb      	ldr	r3, [r7, #28]
 800231e:	f023 0301 	bic.w	r3, r3, #1
 8002322:	64bb      	str	r3, [r7, #72]	; 0x48
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	3314      	adds	r3, #20
 800232a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800232c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800232e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002330:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002332:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002334:	e841 2300 	strex	r3, r2, [r1]
 8002338:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800233a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800233c:	2b00      	cmp	r3, #0
 800233e:	d1e5      	bne.n	800230c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002344:	2b01      	cmp	r3, #1
 8002346:	d119      	bne.n	800237c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	330c      	adds	r3, #12
 800234e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	e853 3f00 	ldrex	r3, [r3]
 8002356:	60bb      	str	r3, [r7, #8]
   return(result);
 8002358:	68bb      	ldr	r3, [r7, #8]
 800235a:	f023 0310 	bic.w	r3, r3, #16
 800235e:	647b      	str	r3, [r7, #68]	; 0x44
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	330c      	adds	r3, #12
 8002366:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002368:	61ba      	str	r2, [r7, #24]
 800236a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800236c:	6979      	ldr	r1, [r7, #20]
 800236e:	69ba      	ldr	r2, [r7, #24]
 8002370:	e841 2300 	strex	r3, r2, [r1]
 8002374:	613b      	str	r3, [r7, #16]
   return(result);
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	2b00      	cmp	r3, #0
 800237a:	d1e5      	bne.n	8002348 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2220      	movs	r2, #32
 8002380:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	2200      	movs	r2, #0
 8002388:	631a      	str	r2, [r3, #48]	; 0x30
}
 800238a:	bf00      	nop
 800238c:	3754      	adds	r7, #84	; 0x54
 800238e:	46bd      	mov	sp, r7
 8002390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002394:	4770      	bx	lr

08002396 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002396:	b580      	push	{r7, lr}
 8002398:	b084      	sub	sp, #16
 800239a:	af00      	add	r7, sp, #0
 800239c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023a2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2200      	movs	r2, #0
 80023a8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80023aa:	68fb      	ldr	r3, [r7, #12]
 80023ac:	2200      	movs	r2, #0
 80023ae:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80023b0:	68f8      	ldr	r0, [r7, #12]
 80023b2:	f7ff ff77 	bl	80022a4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80023b6:	bf00      	nop
 80023b8:	3710      	adds	r7, #16
 80023ba:	46bd      	mov	sp, r7
 80023bc:	bd80      	pop	{r7, pc}

080023be <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80023be:	b480      	push	{r7}
 80023c0:	b085      	sub	sp, #20
 80023c2:	af00      	add	r7, sp, #0
 80023c4:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	2b21      	cmp	r3, #33	; 0x21
 80023d0:	d13e      	bne.n	8002450 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	689b      	ldr	r3, [r3, #8]
 80023d6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80023da:	d114      	bne.n	8002406 <UART_Transmit_IT+0x48>
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	691b      	ldr	r3, [r3, #16]
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d110      	bne.n	8002406 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	6a1b      	ldr	r3, [r3, #32]
 80023e8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	881b      	ldrh	r3, [r3, #0]
 80023ee:	461a      	mov	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80023f8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	6a1b      	ldr	r3, [r3, #32]
 80023fe:	1c9a      	adds	r2, r3, #2
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	621a      	str	r2, [r3, #32]
 8002404:	e008      	b.n	8002418 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	6a1b      	ldr	r3, [r3, #32]
 800240a:	1c59      	adds	r1, r3, #1
 800240c:	687a      	ldr	r2, [r7, #4]
 800240e:	6211      	str	r1, [r2, #32]
 8002410:	781a      	ldrb	r2, [r3, #0]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800241c:	b29b      	uxth	r3, r3
 800241e:	3b01      	subs	r3, #1
 8002420:	b29b      	uxth	r3, r3
 8002422:	687a      	ldr	r2, [r7, #4]
 8002424:	4619      	mov	r1, r3
 8002426:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002428:	2b00      	cmp	r3, #0
 800242a:	d10f      	bne.n	800244c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	68da      	ldr	r2, [r3, #12]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800243a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	68da      	ldr	r2, [r3, #12]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800244a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800244c:	2300      	movs	r3, #0
 800244e:	e000      	b.n	8002452 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002450:	2302      	movs	r3, #2
  }
}
 8002452:	4618      	mov	r0, r3
 8002454:	3714      	adds	r7, #20
 8002456:	46bd      	mov	sp, r7
 8002458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245c:	4770      	bx	lr

0800245e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800245e:	b580      	push	{r7, lr}
 8002460:	b082      	sub	sp, #8
 8002462:	af00      	add	r7, sp, #0
 8002464:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	68da      	ldr	r2, [r3, #12]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002474:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	2220      	movs	r2, #32
 800247a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800247e:	6878      	ldr	r0, [r7, #4]
 8002480:	f7ff fefc 	bl	800227c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002484:	2300      	movs	r3, #0
}
 8002486:	4618      	mov	r0, r3
 8002488:	3708      	adds	r7, #8
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}

0800248e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800248e:	b580      	push	{r7, lr}
 8002490:	b08c      	sub	sp, #48	; 0x30
 8002492:	af00      	add	r7, sp, #0
 8002494:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800249c:	b2db      	uxtb	r3, r3
 800249e:	2b22      	cmp	r3, #34	; 0x22
 80024a0:	f040 80ab 	bne.w	80025fa <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	689b      	ldr	r3, [r3, #8]
 80024a8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024ac:	d117      	bne.n	80024de <UART_Receive_IT+0x50>
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	691b      	ldr	r3, [r3, #16]
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d113      	bne.n	80024de <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80024b6:	2300      	movs	r3, #0
 80024b8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024be:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	b29b      	uxth	r3, r3
 80024c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80024cc:	b29a      	uxth	r2, r3
 80024ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024d0:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024d6:	1c9a      	adds	r2, r3, #2
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	629a      	str	r2, [r3, #40]	; 0x28
 80024dc:	e026      	b.n	800252c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80024e2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80024e4:	2300      	movs	r3, #0
 80024e6:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	689b      	ldr	r3, [r3, #8]
 80024ec:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80024f0:	d007      	beq.n	8002502 <UART_Receive_IT+0x74>
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	689b      	ldr	r3, [r3, #8]
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d10a      	bne.n	8002510 <UART_Receive_IT+0x82>
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	691b      	ldr	r3, [r3, #16]
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d106      	bne.n	8002510 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	b2da      	uxtb	r2, r3
 800250a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800250c:	701a      	strb	r2, [r3, #0]
 800250e:	e008      	b.n	8002522 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	b2db      	uxtb	r3, r3
 8002518:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800251c:	b2da      	uxtb	r2, r3
 800251e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002520:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002526:	1c5a      	adds	r2, r3, #1
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002530:	b29b      	uxth	r3, r3
 8002532:	3b01      	subs	r3, #1
 8002534:	b29b      	uxth	r3, r3
 8002536:	687a      	ldr	r2, [r7, #4]
 8002538:	4619      	mov	r1, r3
 800253a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800253c:	2b00      	cmp	r3, #0
 800253e:	d15a      	bne.n	80025f6 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	68da      	ldr	r2, [r3, #12]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f022 0220 	bic.w	r2, r2, #32
 800254e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	68da      	ldr	r2, [r3, #12]
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800255e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	695a      	ldr	r2, [r3, #20]
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	f022 0201 	bic.w	r2, r2, #1
 800256e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	2220      	movs	r2, #32
 8002574:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800257c:	2b01      	cmp	r3, #1
 800257e:	d135      	bne.n	80025ec <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	2200      	movs	r2, #0
 8002584:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	330c      	adds	r3, #12
 800258c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800258e:	697b      	ldr	r3, [r7, #20]
 8002590:	e853 3f00 	ldrex	r3, [r3]
 8002594:	613b      	str	r3, [r7, #16]
   return(result);
 8002596:	693b      	ldr	r3, [r7, #16]
 8002598:	f023 0310 	bic.w	r3, r3, #16
 800259c:	627b      	str	r3, [r7, #36]	; 0x24
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	330c      	adds	r3, #12
 80025a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80025a6:	623a      	str	r2, [r7, #32]
 80025a8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025aa:	69f9      	ldr	r1, [r7, #28]
 80025ac:	6a3a      	ldr	r2, [r7, #32]
 80025ae:	e841 2300 	strex	r3, r2, [r1]
 80025b2:	61bb      	str	r3, [r7, #24]
   return(result);
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1e5      	bne.n	8002586 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 0310 	and.w	r3, r3, #16
 80025c4:	2b10      	cmp	r3, #16
 80025c6:	d10a      	bne.n	80025de <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80025c8:	2300      	movs	r3, #0
 80025ca:	60fb      	str	r3, [r7, #12]
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	60fb      	str	r3, [r7, #12]
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	685b      	ldr	r3, [r3, #4]
 80025da:	60fb      	str	r3, [r7, #12]
 80025dc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80025e2:	4619      	mov	r1, r3
 80025e4:	6878      	ldr	r0, [r7, #4]
 80025e6:	f7ff fe67 	bl	80022b8 <HAL_UARTEx_RxEventCallback>
 80025ea:	e002      	b.n	80025f2 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80025ec:	6878      	ldr	r0, [r7, #4]
 80025ee:	f7ff fe4f 	bl	8002290 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80025f2:	2300      	movs	r3, #0
 80025f4:	e002      	b.n	80025fc <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80025f6:	2300      	movs	r3, #0
 80025f8:	e000      	b.n	80025fc <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80025fa:	2302      	movs	r3, #2
  }
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3730      	adds	r7, #48	; 0x30
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}

08002604 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002604:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002608:	b0c0      	sub	sp, #256	; 0x100
 800260a:	af00      	add	r7, sp, #0
 800260c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	691b      	ldr	r3, [r3, #16]
 8002618:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800261c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002620:	68d9      	ldr	r1, [r3, #12]
 8002622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	ea40 0301 	orr.w	r3, r0, r1
 800262c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800262e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002632:	689a      	ldr	r2, [r3, #8]
 8002634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002638:	691b      	ldr	r3, [r3, #16]
 800263a:	431a      	orrs	r2, r3
 800263c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002640:	695b      	ldr	r3, [r3, #20]
 8002642:	431a      	orrs	r2, r3
 8002644:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002648:	69db      	ldr	r3, [r3, #28]
 800264a:	4313      	orrs	r3, r2
 800264c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002650:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800265c:	f021 010c 	bic.w	r1, r1, #12
 8002660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800266a:	430b      	orrs	r3, r1
 800266c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800266e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800267a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800267e:	6999      	ldr	r1, [r3, #24]
 8002680:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002684:	681a      	ldr	r2, [r3, #0]
 8002686:	ea40 0301 	orr.w	r3, r0, r1
 800268a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800268c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	4b8f      	ldr	r3, [pc, #572]	; (80028d0 <UART_SetConfig+0x2cc>)
 8002694:	429a      	cmp	r2, r3
 8002696:	d005      	beq.n	80026a4 <UART_SetConfig+0xa0>
 8002698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	4b8d      	ldr	r3, [pc, #564]	; (80028d4 <UART_SetConfig+0x2d0>)
 80026a0:	429a      	cmp	r2, r3
 80026a2:	d104      	bne.n	80026ae <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80026a4:	f7ff fafa 	bl	8001c9c <HAL_RCC_GetPCLK2Freq>
 80026a8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80026ac:	e003      	b.n	80026b6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80026ae:	f7ff fae1 	bl	8001c74 <HAL_RCC_GetPCLK1Freq>
 80026b2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026ba:	69db      	ldr	r3, [r3, #28]
 80026bc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026c0:	f040 810c 	bne.w	80028dc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80026c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80026c8:	2200      	movs	r2, #0
 80026ca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80026ce:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80026d2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80026d6:	4622      	mov	r2, r4
 80026d8:	462b      	mov	r3, r5
 80026da:	1891      	adds	r1, r2, r2
 80026dc:	65b9      	str	r1, [r7, #88]	; 0x58
 80026de:	415b      	adcs	r3, r3
 80026e0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80026e2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80026e6:	4621      	mov	r1, r4
 80026e8:	eb12 0801 	adds.w	r8, r2, r1
 80026ec:	4629      	mov	r1, r5
 80026ee:	eb43 0901 	adc.w	r9, r3, r1
 80026f2:	f04f 0200 	mov.w	r2, #0
 80026f6:	f04f 0300 	mov.w	r3, #0
 80026fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80026fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002702:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002706:	4690      	mov	r8, r2
 8002708:	4699      	mov	r9, r3
 800270a:	4623      	mov	r3, r4
 800270c:	eb18 0303 	adds.w	r3, r8, r3
 8002710:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002714:	462b      	mov	r3, r5
 8002716:	eb49 0303 	adc.w	r3, r9, r3
 800271a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800271e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002722:	685b      	ldr	r3, [r3, #4]
 8002724:	2200      	movs	r2, #0
 8002726:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800272a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800272e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002732:	460b      	mov	r3, r1
 8002734:	18db      	adds	r3, r3, r3
 8002736:	653b      	str	r3, [r7, #80]	; 0x50
 8002738:	4613      	mov	r3, r2
 800273a:	eb42 0303 	adc.w	r3, r2, r3
 800273e:	657b      	str	r3, [r7, #84]	; 0x54
 8002740:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002744:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002748:	f7fd fd4a 	bl	80001e0 <__aeabi_uldivmod>
 800274c:	4602      	mov	r2, r0
 800274e:	460b      	mov	r3, r1
 8002750:	4b61      	ldr	r3, [pc, #388]	; (80028d8 <UART_SetConfig+0x2d4>)
 8002752:	fba3 2302 	umull	r2, r3, r3, r2
 8002756:	095b      	lsrs	r3, r3, #5
 8002758:	011c      	lsls	r4, r3, #4
 800275a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800275e:	2200      	movs	r2, #0
 8002760:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002764:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002768:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800276c:	4642      	mov	r2, r8
 800276e:	464b      	mov	r3, r9
 8002770:	1891      	adds	r1, r2, r2
 8002772:	64b9      	str	r1, [r7, #72]	; 0x48
 8002774:	415b      	adcs	r3, r3
 8002776:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002778:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800277c:	4641      	mov	r1, r8
 800277e:	eb12 0a01 	adds.w	sl, r2, r1
 8002782:	4649      	mov	r1, r9
 8002784:	eb43 0b01 	adc.w	fp, r3, r1
 8002788:	f04f 0200 	mov.w	r2, #0
 800278c:	f04f 0300 	mov.w	r3, #0
 8002790:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002794:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002798:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800279c:	4692      	mov	sl, r2
 800279e:	469b      	mov	fp, r3
 80027a0:	4643      	mov	r3, r8
 80027a2:	eb1a 0303 	adds.w	r3, sl, r3
 80027a6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80027aa:	464b      	mov	r3, r9
 80027ac:	eb4b 0303 	adc.w	r3, fp, r3
 80027b0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80027b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	2200      	movs	r2, #0
 80027bc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80027c0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80027c4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80027c8:	460b      	mov	r3, r1
 80027ca:	18db      	adds	r3, r3, r3
 80027cc:	643b      	str	r3, [r7, #64]	; 0x40
 80027ce:	4613      	mov	r3, r2
 80027d0:	eb42 0303 	adc.w	r3, r2, r3
 80027d4:	647b      	str	r3, [r7, #68]	; 0x44
 80027d6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80027da:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80027de:	f7fd fcff 	bl	80001e0 <__aeabi_uldivmod>
 80027e2:	4602      	mov	r2, r0
 80027e4:	460b      	mov	r3, r1
 80027e6:	4611      	mov	r1, r2
 80027e8:	4b3b      	ldr	r3, [pc, #236]	; (80028d8 <UART_SetConfig+0x2d4>)
 80027ea:	fba3 2301 	umull	r2, r3, r3, r1
 80027ee:	095b      	lsrs	r3, r3, #5
 80027f0:	2264      	movs	r2, #100	; 0x64
 80027f2:	fb02 f303 	mul.w	r3, r2, r3
 80027f6:	1acb      	subs	r3, r1, r3
 80027f8:	00db      	lsls	r3, r3, #3
 80027fa:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80027fe:	4b36      	ldr	r3, [pc, #216]	; (80028d8 <UART_SetConfig+0x2d4>)
 8002800:	fba3 2302 	umull	r2, r3, r3, r2
 8002804:	095b      	lsrs	r3, r3, #5
 8002806:	005b      	lsls	r3, r3, #1
 8002808:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800280c:	441c      	add	r4, r3
 800280e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002812:	2200      	movs	r2, #0
 8002814:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002818:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800281c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002820:	4642      	mov	r2, r8
 8002822:	464b      	mov	r3, r9
 8002824:	1891      	adds	r1, r2, r2
 8002826:	63b9      	str	r1, [r7, #56]	; 0x38
 8002828:	415b      	adcs	r3, r3
 800282a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800282c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002830:	4641      	mov	r1, r8
 8002832:	1851      	adds	r1, r2, r1
 8002834:	6339      	str	r1, [r7, #48]	; 0x30
 8002836:	4649      	mov	r1, r9
 8002838:	414b      	adcs	r3, r1
 800283a:	637b      	str	r3, [r7, #52]	; 0x34
 800283c:	f04f 0200 	mov.w	r2, #0
 8002840:	f04f 0300 	mov.w	r3, #0
 8002844:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002848:	4659      	mov	r1, fp
 800284a:	00cb      	lsls	r3, r1, #3
 800284c:	4651      	mov	r1, sl
 800284e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002852:	4651      	mov	r1, sl
 8002854:	00ca      	lsls	r2, r1, #3
 8002856:	4610      	mov	r0, r2
 8002858:	4619      	mov	r1, r3
 800285a:	4603      	mov	r3, r0
 800285c:	4642      	mov	r2, r8
 800285e:	189b      	adds	r3, r3, r2
 8002860:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8002864:	464b      	mov	r3, r9
 8002866:	460a      	mov	r2, r1
 8002868:	eb42 0303 	adc.w	r3, r2, r3
 800286c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002870:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	2200      	movs	r2, #0
 8002878:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800287c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002880:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8002884:	460b      	mov	r3, r1
 8002886:	18db      	adds	r3, r3, r3
 8002888:	62bb      	str	r3, [r7, #40]	; 0x28
 800288a:	4613      	mov	r3, r2
 800288c:	eb42 0303 	adc.w	r3, r2, r3
 8002890:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002892:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8002896:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800289a:	f7fd fca1 	bl	80001e0 <__aeabi_uldivmod>
 800289e:	4602      	mov	r2, r0
 80028a0:	460b      	mov	r3, r1
 80028a2:	4b0d      	ldr	r3, [pc, #52]	; (80028d8 <UART_SetConfig+0x2d4>)
 80028a4:	fba3 1302 	umull	r1, r3, r3, r2
 80028a8:	095b      	lsrs	r3, r3, #5
 80028aa:	2164      	movs	r1, #100	; 0x64
 80028ac:	fb01 f303 	mul.w	r3, r1, r3
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	00db      	lsls	r3, r3, #3
 80028b4:	3332      	adds	r3, #50	; 0x32
 80028b6:	4a08      	ldr	r2, [pc, #32]	; (80028d8 <UART_SetConfig+0x2d4>)
 80028b8:	fba2 2303 	umull	r2, r3, r2, r3
 80028bc:	095b      	lsrs	r3, r3, #5
 80028be:	f003 0207 	and.w	r2, r3, #7
 80028c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4422      	add	r2, r4
 80028ca:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80028cc:	e106      	b.n	8002adc <UART_SetConfig+0x4d8>
 80028ce:	bf00      	nop
 80028d0:	40011000 	.word	0x40011000
 80028d4:	40011400 	.word	0x40011400
 80028d8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80028dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80028e0:	2200      	movs	r2, #0
 80028e2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80028e6:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80028ea:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80028ee:	4642      	mov	r2, r8
 80028f0:	464b      	mov	r3, r9
 80028f2:	1891      	adds	r1, r2, r2
 80028f4:	6239      	str	r1, [r7, #32]
 80028f6:	415b      	adcs	r3, r3
 80028f8:	627b      	str	r3, [r7, #36]	; 0x24
 80028fa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80028fe:	4641      	mov	r1, r8
 8002900:	1854      	adds	r4, r2, r1
 8002902:	4649      	mov	r1, r9
 8002904:	eb43 0501 	adc.w	r5, r3, r1
 8002908:	f04f 0200 	mov.w	r2, #0
 800290c:	f04f 0300 	mov.w	r3, #0
 8002910:	00eb      	lsls	r3, r5, #3
 8002912:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002916:	00e2      	lsls	r2, r4, #3
 8002918:	4614      	mov	r4, r2
 800291a:	461d      	mov	r5, r3
 800291c:	4643      	mov	r3, r8
 800291e:	18e3      	adds	r3, r4, r3
 8002920:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8002924:	464b      	mov	r3, r9
 8002926:	eb45 0303 	adc.w	r3, r5, r3
 800292a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800292e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800293a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800293e:	f04f 0200 	mov.w	r2, #0
 8002942:	f04f 0300 	mov.w	r3, #0
 8002946:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800294a:	4629      	mov	r1, r5
 800294c:	008b      	lsls	r3, r1, #2
 800294e:	4621      	mov	r1, r4
 8002950:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002954:	4621      	mov	r1, r4
 8002956:	008a      	lsls	r2, r1, #2
 8002958:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800295c:	f7fd fc40 	bl	80001e0 <__aeabi_uldivmod>
 8002960:	4602      	mov	r2, r0
 8002962:	460b      	mov	r3, r1
 8002964:	4b60      	ldr	r3, [pc, #384]	; (8002ae8 <UART_SetConfig+0x4e4>)
 8002966:	fba3 2302 	umull	r2, r3, r3, r2
 800296a:	095b      	lsrs	r3, r3, #5
 800296c:	011c      	lsls	r4, r3, #4
 800296e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002972:	2200      	movs	r2, #0
 8002974:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002978:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800297c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002980:	4642      	mov	r2, r8
 8002982:	464b      	mov	r3, r9
 8002984:	1891      	adds	r1, r2, r2
 8002986:	61b9      	str	r1, [r7, #24]
 8002988:	415b      	adcs	r3, r3
 800298a:	61fb      	str	r3, [r7, #28]
 800298c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002990:	4641      	mov	r1, r8
 8002992:	1851      	adds	r1, r2, r1
 8002994:	6139      	str	r1, [r7, #16]
 8002996:	4649      	mov	r1, r9
 8002998:	414b      	adcs	r3, r1
 800299a:	617b      	str	r3, [r7, #20]
 800299c:	f04f 0200 	mov.w	r2, #0
 80029a0:	f04f 0300 	mov.w	r3, #0
 80029a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80029a8:	4659      	mov	r1, fp
 80029aa:	00cb      	lsls	r3, r1, #3
 80029ac:	4651      	mov	r1, sl
 80029ae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029b2:	4651      	mov	r1, sl
 80029b4:	00ca      	lsls	r2, r1, #3
 80029b6:	4610      	mov	r0, r2
 80029b8:	4619      	mov	r1, r3
 80029ba:	4603      	mov	r3, r0
 80029bc:	4642      	mov	r2, r8
 80029be:	189b      	adds	r3, r3, r2
 80029c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80029c4:	464b      	mov	r3, r9
 80029c6:	460a      	mov	r2, r1
 80029c8:	eb42 0303 	adc.w	r3, r2, r3
 80029cc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80029d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029d4:	685b      	ldr	r3, [r3, #4]
 80029d6:	2200      	movs	r2, #0
 80029d8:	67bb      	str	r3, [r7, #120]	; 0x78
 80029da:	67fa      	str	r2, [r7, #124]	; 0x7c
 80029dc:	f04f 0200 	mov.w	r2, #0
 80029e0:	f04f 0300 	mov.w	r3, #0
 80029e4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80029e8:	4649      	mov	r1, r9
 80029ea:	008b      	lsls	r3, r1, #2
 80029ec:	4641      	mov	r1, r8
 80029ee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029f2:	4641      	mov	r1, r8
 80029f4:	008a      	lsls	r2, r1, #2
 80029f6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80029fa:	f7fd fbf1 	bl	80001e0 <__aeabi_uldivmod>
 80029fe:	4602      	mov	r2, r0
 8002a00:	460b      	mov	r3, r1
 8002a02:	4611      	mov	r1, r2
 8002a04:	4b38      	ldr	r3, [pc, #224]	; (8002ae8 <UART_SetConfig+0x4e4>)
 8002a06:	fba3 2301 	umull	r2, r3, r3, r1
 8002a0a:	095b      	lsrs	r3, r3, #5
 8002a0c:	2264      	movs	r2, #100	; 0x64
 8002a0e:	fb02 f303 	mul.w	r3, r2, r3
 8002a12:	1acb      	subs	r3, r1, r3
 8002a14:	011b      	lsls	r3, r3, #4
 8002a16:	3332      	adds	r3, #50	; 0x32
 8002a18:	4a33      	ldr	r2, [pc, #204]	; (8002ae8 <UART_SetConfig+0x4e4>)
 8002a1a:	fba2 2303 	umull	r2, r3, r2, r3
 8002a1e:	095b      	lsrs	r3, r3, #5
 8002a20:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a24:	441c      	add	r4, r3
 8002a26:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	673b      	str	r3, [r7, #112]	; 0x70
 8002a2e:	677a      	str	r2, [r7, #116]	; 0x74
 8002a30:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002a34:	4642      	mov	r2, r8
 8002a36:	464b      	mov	r3, r9
 8002a38:	1891      	adds	r1, r2, r2
 8002a3a:	60b9      	str	r1, [r7, #8]
 8002a3c:	415b      	adcs	r3, r3
 8002a3e:	60fb      	str	r3, [r7, #12]
 8002a40:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a44:	4641      	mov	r1, r8
 8002a46:	1851      	adds	r1, r2, r1
 8002a48:	6039      	str	r1, [r7, #0]
 8002a4a:	4649      	mov	r1, r9
 8002a4c:	414b      	adcs	r3, r1
 8002a4e:	607b      	str	r3, [r7, #4]
 8002a50:	f04f 0200 	mov.w	r2, #0
 8002a54:	f04f 0300 	mov.w	r3, #0
 8002a58:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002a5c:	4659      	mov	r1, fp
 8002a5e:	00cb      	lsls	r3, r1, #3
 8002a60:	4651      	mov	r1, sl
 8002a62:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a66:	4651      	mov	r1, sl
 8002a68:	00ca      	lsls	r2, r1, #3
 8002a6a:	4610      	mov	r0, r2
 8002a6c:	4619      	mov	r1, r3
 8002a6e:	4603      	mov	r3, r0
 8002a70:	4642      	mov	r2, r8
 8002a72:	189b      	adds	r3, r3, r2
 8002a74:	66bb      	str	r3, [r7, #104]	; 0x68
 8002a76:	464b      	mov	r3, r9
 8002a78:	460a      	mov	r2, r1
 8002a7a:	eb42 0303 	adc.w	r3, r2, r3
 8002a7e:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002a80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a84:	685b      	ldr	r3, [r3, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	663b      	str	r3, [r7, #96]	; 0x60
 8002a8a:	667a      	str	r2, [r7, #100]	; 0x64
 8002a8c:	f04f 0200 	mov.w	r2, #0
 8002a90:	f04f 0300 	mov.w	r3, #0
 8002a94:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002a98:	4649      	mov	r1, r9
 8002a9a:	008b      	lsls	r3, r1, #2
 8002a9c:	4641      	mov	r1, r8
 8002a9e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002aa2:	4641      	mov	r1, r8
 8002aa4:	008a      	lsls	r2, r1, #2
 8002aa6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002aaa:	f7fd fb99 	bl	80001e0 <__aeabi_uldivmod>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	460b      	mov	r3, r1
 8002ab2:	4b0d      	ldr	r3, [pc, #52]	; (8002ae8 <UART_SetConfig+0x4e4>)
 8002ab4:	fba3 1302 	umull	r1, r3, r3, r2
 8002ab8:	095b      	lsrs	r3, r3, #5
 8002aba:	2164      	movs	r1, #100	; 0x64
 8002abc:	fb01 f303 	mul.w	r3, r1, r3
 8002ac0:	1ad3      	subs	r3, r2, r3
 8002ac2:	011b      	lsls	r3, r3, #4
 8002ac4:	3332      	adds	r3, #50	; 0x32
 8002ac6:	4a08      	ldr	r2, [pc, #32]	; (8002ae8 <UART_SetConfig+0x4e4>)
 8002ac8:	fba2 2303 	umull	r2, r3, r2, r3
 8002acc:	095b      	lsrs	r3, r3, #5
 8002ace:	f003 020f 	and.w	r2, r3, #15
 8002ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	4422      	add	r2, r4
 8002ada:	609a      	str	r2, [r3, #8]
}
 8002adc:	bf00      	nop
 8002ade:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ae8:	51eb851f 	.word	0x51eb851f

08002aec <__NVIC_SetPriority>:
{
 8002aec:	b480      	push	{r7}
 8002aee:	b083      	sub	sp, #12
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	4603      	mov	r3, r0
 8002af4:	6039      	str	r1, [r7, #0]
 8002af6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002af8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	db0a      	blt.n	8002b16 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	b2da      	uxtb	r2, r3
 8002b04:	490c      	ldr	r1, [pc, #48]	; (8002b38 <__NVIC_SetPriority+0x4c>)
 8002b06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0a:	0112      	lsls	r2, r2, #4
 8002b0c:	b2d2      	uxtb	r2, r2
 8002b0e:	440b      	add	r3, r1
 8002b10:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002b14:	e00a      	b.n	8002b2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	b2da      	uxtb	r2, r3
 8002b1a:	4908      	ldr	r1, [pc, #32]	; (8002b3c <__NVIC_SetPriority+0x50>)
 8002b1c:	79fb      	ldrb	r3, [r7, #7]
 8002b1e:	f003 030f 	and.w	r3, r3, #15
 8002b22:	3b04      	subs	r3, #4
 8002b24:	0112      	lsls	r2, r2, #4
 8002b26:	b2d2      	uxtb	r2, r2
 8002b28:	440b      	add	r3, r1
 8002b2a:	761a      	strb	r2, [r3, #24]
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr
 8002b38:	e000e100 	.word	0xe000e100
 8002b3c:	e000ed00 	.word	0xe000ed00

08002b40 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8002b40:	b580      	push	{r7, lr}
 8002b42:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8002b44:	2100      	movs	r1, #0
 8002b46:	f06f 0004 	mvn.w	r0, #4
 8002b4a:	f7ff ffcf 	bl	8002aec <__NVIC_SetPriority>
#endif
}
 8002b4e:	bf00      	nop
 8002b50:	bd80      	pop	{r7, pc}
	...

08002b54 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8002b54:	b480      	push	{r7}
 8002b56:	b083      	sub	sp, #12
 8002b58:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002b5a:	f3ef 8305 	mrs	r3, IPSR
 8002b5e:	603b      	str	r3, [r7, #0]
  return(result);
 8002b60:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d003      	beq.n	8002b6e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8002b66:	f06f 0305 	mvn.w	r3, #5
 8002b6a:	607b      	str	r3, [r7, #4]
 8002b6c:	e00c      	b.n	8002b88 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8002b6e:	4b0a      	ldr	r3, [pc, #40]	; (8002b98 <osKernelInitialize+0x44>)
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d105      	bne.n	8002b82 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8002b76:	4b08      	ldr	r3, [pc, #32]	; (8002b98 <osKernelInitialize+0x44>)
 8002b78:	2201      	movs	r2, #1
 8002b7a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	607b      	str	r3, [r7, #4]
 8002b80:	e002      	b.n	8002b88 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8002b82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002b86:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002b88:	687b      	ldr	r3, [r7, #4]
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	370c      	adds	r7, #12
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	2000007c 	.word	0x2000007c

08002b9c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8002b9c:	b580      	push	{r7, lr}
 8002b9e:	b082      	sub	sp, #8
 8002ba0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002ba2:	f3ef 8305 	mrs	r3, IPSR
 8002ba6:	603b      	str	r3, [r7, #0]
  return(result);
 8002ba8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d003      	beq.n	8002bb6 <osKernelStart+0x1a>
    stat = osErrorISR;
 8002bae:	f06f 0305 	mvn.w	r3, #5
 8002bb2:	607b      	str	r3, [r7, #4]
 8002bb4:	e010      	b.n	8002bd8 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8002bb6:	4b0b      	ldr	r3, [pc, #44]	; (8002be4 <osKernelStart+0x48>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d109      	bne.n	8002bd2 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8002bbe:	f7ff ffbf 	bl	8002b40 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8002bc2:	4b08      	ldr	r3, [pc, #32]	; (8002be4 <osKernelStart+0x48>)
 8002bc4:	2202      	movs	r2, #2
 8002bc6:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8002bc8:	f001 f84a 	bl	8003c60 <vTaskStartScheduler>
      stat = osOK;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	607b      	str	r3, [r7, #4]
 8002bd0:	e002      	b.n	8002bd8 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8002bd2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002bd6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8002bd8:	687b      	ldr	r3, [r7, #4]
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3708      	adds	r7, #8
 8002bde:	46bd      	mov	sp, r7
 8002be0:	bd80      	pop	{r7, pc}
 8002be2:	bf00      	nop
 8002be4:	2000007c 	.word	0x2000007c

08002be8 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b08e      	sub	sp, #56	; 0x38
 8002bec:	af04      	add	r7, sp, #16
 8002bee:	60f8      	str	r0, [r7, #12]
 8002bf0:	60b9      	str	r1, [r7, #8]
 8002bf2:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002bf8:	f3ef 8305 	mrs	r3, IPSR
 8002bfc:	617b      	str	r3, [r7, #20]
  return(result);
 8002bfe:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d17e      	bne.n	8002d02 <osThreadNew+0x11a>
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d07b      	beq.n	8002d02 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8002c0a:	2380      	movs	r3, #128	; 0x80
 8002c0c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8002c0e:	2318      	movs	r3, #24
 8002c10:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8002c12:	2300      	movs	r3, #0
 8002c14:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8002c16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002c1a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d045      	beq.n	8002cae <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d002      	beq.n	8002c30 <osThreadNew+0x48>
        name = attr->name;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	699b      	ldr	r3, [r3, #24]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d002      	beq.n	8002c3e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	699b      	ldr	r3, [r3, #24]
 8002c3c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d008      	beq.n	8002c56 <osThreadNew+0x6e>
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	2b38      	cmp	r3, #56	; 0x38
 8002c48:	d805      	bhi.n	8002c56 <osThreadNew+0x6e>
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f003 0301 	and.w	r3, r3, #1
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d001      	beq.n	8002c5a <osThreadNew+0x72>
        return (NULL);
 8002c56:	2300      	movs	r3, #0
 8002c58:	e054      	b.n	8002d04 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	695b      	ldr	r3, [r3, #20]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d003      	beq.n	8002c6a <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	695b      	ldr	r3, [r3, #20]
 8002c66:	089b      	lsrs	r3, r3, #2
 8002c68:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	689b      	ldr	r3, [r3, #8]
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d00e      	beq.n	8002c90 <osThreadNew+0xa8>
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	68db      	ldr	r3, [r3, #12]
 8002c76:	2b5b      	cmp	r3, #91	; 0x5b
 8002c78:	d90a      	bls.n	8002c90 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d006      	beq.n	8002c90 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	695b      	ldr	r3, [r3, #20]
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d002      	beq.n	8002c90 <osThreadNew+0xa8>
        mem = 1;
 8002c8a:	2301      	movs	r3, #1
 8002c8c:	61bb      	str	r3, [r7, #24]
 8002c8e:	e010      	b.n	8002cb2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d10c      	bne.n	8002cb2 <osThreadNew+0xca>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d108      	bne.n	8002cb2 <osThreadNew+0xca>
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	691b      	ldr	r3, [r3, #16]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d104      	bne.n	8002cb2 <osThreadNew+0xca>
          mem = 0;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	61bb      	str	r3, [r7, #24]
 8002cac:	e001      	b.n	8002cb2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8002cb2:	69bb      	ldr	r3, [r7, #24]
 8002cb4:	2b01      	cmp	r3, #1
 8002cb6:	d110      	bne.n	8002cda <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8002cbc:	687a      	ldr	r2, [r7, #4]
 8002cbe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8002cc0:	9202      	str	r2, [sp, #8]
 8002cc2:	9301      	str	r3, [sp, #4]
 8002cc4:	69fb      	ldr	r3, [r7, #28]
 8002cc6:	9300      	str	r3, [sp, #0]
 8002cc8:	68bb      	ldr	r3, [r7, #8]
 8002cca:	6a3a      	ldr	r2, [r7, #32]
 8002ccc:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002cce:	68f8      	ldr	r0, [r7, #12]
 8002cd0:	f000 fdf0 	bl	80038b4 <xTaskCreateStatic>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	613b      	str	r3, [r7, #16]
 8002cd8:	e013      	b.n	8002d02 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8002cda:	69bb      	ldr	r3, [r7, #24]
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d110      	bne.n	8002d02 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8002ce0:	6a3b      	ldr	r3, [r7, #32]
 8002ce2:	b29a      	uxth	r2, r3
 8002ce4:	f107 0310 	add.w	r3, r7, #16
 8002ce8:	9301      	str	r3, [sp, #4]
 8002cea:	69fb      	ldr	r3, [r7, #28]
 8002cec:	9300      	str	r3, [sp, #0]
 8002cee:	68bb      	ldr	r3, [r7, #8]
 8002cf0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002cf2:	68f8      	ldr	r0, [r7, #12]
 8002cf4:	f000 fe3b 	bl	800396e <xTaskCreate>
 8002cf8:	4603      	mov	r3, r0
 8002cfa:	2b01      	cmp	r3, #1
 8002cfc:	d001      	beq.n	8002d02 <osThreadNew+0x11a>
            hTask = NULL;
 8002cfe:	2300      	movs	r3, #0
 8002d00:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8002d02:	693b      	ldr	r3, [r7, #16]
}
 8002d04:	4618      	mov	r0, r3
 8002d06:	3728      	adds	r7, #40	; 0x28
 8002d08:	46bd      	mov	sp, r7
 8002d0a:	bd80      	pop	{r7, pc}

08002d0c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8002d0c:	b480      	push	{r7}
 8002d0e:	b085      	sub	sp, #20
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	60b9      	str	r1, [r7, #8]
 8002d16:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	4a07      	ldr	r2, [pc, #28]	; (8002d38 <vApplicationGetIdleTaskMemory+0x2c>)
 8002d1c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8002d1e:	68bb      	ldr	r3, [r7, #8]
 8002d20:	4a06      	ldr	r2, [pc, #24]	; (8002d3c <vApplicationGetIdleTaskMemory+0x30>)
 8002d22:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2280      	movs	r2, #128	; 0x80
 8002d28:	601a      	str	r2, [r3, #0]
}
 8002d2a:	bf00      	nop
 8002d2c:	3714      	adds	r7, #20
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d34:	4770      	bx	lr
 8002d36:	bf00      	nop
 8002d38:	20000080 	.word	0x20000080
 8002d3c:	200000dc 	.word	0x200000dc

08002d40 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8002d40:	b480      	push	{r7}
 8002d42:	b085      	sub	sp, #20
 8002d44:	af00      	add	r7, sp, #0
 8002d46:	60f8      	str	r0, [r7, #12]
 8002d48:	60b9      	str	r1, [r7, #8]
 8002d4a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	4a07      	ldr	r2, [pc, #28]	; (8002d6c <vApplicationGetTimerTaskMemory+0x2c>)
 8002d50:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	4a06      	ldr	r2, [pc, #24]	; (8002d70 <vApplicationGetTimerTaskMemory+0x30>)
 8002d56:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002d5e:	601a      	str	r2, [r3, #0]
}
 8002d60:	bf00      	nop
 8002d62:	3714      	adds	r7, #20
 8002d64:	46bd      	mov	sp, r7
 8002d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d6a:	4770      	bx	lr
 8002d6c:	200002dc 	.word	0x200002dc
 8002d70:	20000338 	.word	0x20000338

08002d74 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002d74:	b480      	push	{r7}
 8002d76:	b083      	sub	sp, #12
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	f103 0208 	add.w	r2, r3, #8
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002d8c:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f103 0208 	add.w	r2, r3, #8
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	f103 0208 	add.w	r2, r3, #8
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	2200      	movs	r2, #0
 8002da6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002da8:	bf00      	nop
 8002daa:	370c      	adds	r7, #12
 8002dac:	46bd      	mov	sp, r7
 8002dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db2:	4770      	bx	lr

08002db4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002db4:	b480      	push	{r7}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002dc2:	bf00      	nop
 8002dc4:	370c      	adds	r7, #12
 8002dc6:	46bd      	mov	sp, r7
 8002dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dcc:	4770      	bx	lr

08002dce <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002dce:	b480      	push	{r7}
 8002dd0:	b085      	sub	sp, #20
 8002dd2:	af00      	add	r7, sp, #0
 8002dd4:	6078      	str	r0, [r7, #4]
 8002dd6:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	68fa      	ldr	r2, [r7, #12]
 8002de2:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	689a      	ldr	r2, [r3, #8]
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	683a      	ldr	r2, [r7, #0]
 8002df8:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	1c5a      	adds	r2, r3, #1
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	601a      	str	r2, [r3, #0]
}
 8002e0a:	bf00      	nop
 8002e0c:	3714      	adds	r7, #20
 8002e0e:	46bd      	mov	sp, r7
 8002e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e14:	4770      	bx	lr

08002e16 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002e16:	b480      	push	{r7}
 8002e18:	b085      	sub	sp, #20
 8002e1a:	af00      	add	r7, sp, #0
 8002e1c:	6078      	str	r0, [r7, #4]
 8002e1e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002e2c:	d103      	bne.n	8002e36 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	691b      	ldr	r3, [r3, #16]
 8002e32:	60fb      	str	r3, [r7, #12]
 8002e34:	e00c      	b.n	8002e50 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	3308      	adds	r3, #8
 8002e3a:	60fb      	str	r3, [r7, #12]
 8002e3c:	e002      	b.n	8002e44 <vListInsert+0x2e>
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	685b      	ldr	r3, [r3, #4]
 8002e42:	60fb      	str	r3, [r7, #12]
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	685b      	ldr	r3, [r3, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	68ba      	ldr	r2, [r7, #8]
 8002e4c:	429a      	cmp	r2, r3
 8002e4e:	d2f6      	bcs.n	8002e3e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	685a      	ldr	r2, [r3, #4]
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	683a      	ldr	r2, [r7, #0]
 8002e5e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	68fa      	ldr	r2, [r7, #12]
 8002e64:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	683a      	ldr	r2, [r7, #0]
 8002e6a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002e6c:	683b      	ldr	r3, [r7, #0]
 8002e6e:	687a      	ldr	r2, [r7, #4]
 8002e70:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	1c5a      	adds	r2, r3, #1
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	601a      	str	r2, [r3, #0]
}
 8002e7c:	bf00      	nop
 8002e7e:	3714      	adds	r7, #20
 8002e80:	46bd      	mov	sp, r7
 8002e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e86:	4770      	bx	lr

08002e88 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b085      	sub	sp, #20
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	691b      	ldr	r3, [r3, #16]
 8002e94:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	687a      	ldr	r2, [r7, #4]
 8002e9c:	6892      	ldr	r2, [r2, #8]
 8002e9e:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	687a      	ldr	r2, [r7, #4]
 8002ea6:	6852      	ldr	r2, [r2, #4]
 8002ea8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	687a      	ldr	r2, [r7, #4]
 8002eb0:	429a      	cmp	r2, r3
 8002eb2:	d103      	bne.n	8002ebc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	689a      	ldr	r2, [r3, #8]
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	1e5a      	subs	r2, r3, #1
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	681b      	ldr	r3, [r3, #0]
}
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	3714      	adds	r7, #20
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d10a      	bne.n	8002f06 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002ef0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ef4:	f383 8811 	msr	BASEPRI, r3
 8002ef8:	f3bf 8f6f 	isb	sy
 8002efc:	f3bf 8f4f 	dsb	sy
 8002f00:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002f02:	bf00      	nop
 8002f04:	e7fe      	b.n	8002f04 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8002f06:	f002 f84d 	bl	8004fa4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681a      	ldr	r2, [r3, #0]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f12:	68f9      	ldr	r1, [r7, #12]
 8002f14:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002f16:	fb01 f303 	mul.w	r3, r1, r3
 8002f1a:	441a      	add	r2, r3
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	2200      	movs	r2, #0
 8002f24:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8002f26:	68fb      	ldr	r3, [r7, #12]
 8002f28:	681a      	ldr	r2, [r3, #0]
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8002f2e:	68fb      	ldr	r3, [r7, #12]
 8002f30:	681a      	ldr	r2, [r3, #0]
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f36:	3b01      	subs	r3, #1
 8002f38:	68f9      	ldr	r1, [r7, #12]
 8002f3a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8002f3c:	fb01 f303 	mul.w	r3, r1, r3
 8002f40:	441a      	add	r2, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	22ff      	movs	r2, #255	; 0xff
 8002f4a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	22ff      	movs	r2, #255	; 0xff
 8002f52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d114      	bne.n	8002f86 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	691b      	ldr	r3, [r3, #16]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d01a      	beq.n	8002f9a <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	3310      	adds	r3, #16
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f001 f903 	bl	8004174 <xTaskRemoveFromEventList>
 8002f6e:	4603      	mov	r3, r0
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d012      	beq.n	8002f9a <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8002f74:	4b0c      	ldr	r3, [pc, #48]	; (8002fa8 <xQueueGenericReset+0xcc>)
 8002f76:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f7a:	601a      	str	r2, [r3, #0]
 8002f7c:	f3bf 8f4f 	dsb	sy
 8002f80:	f3bf 8f6f 	isb	sy
 8002f84:	e009      	b.n	8002f9a <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	3310      	adds	r3, #16
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f7ff fef2 	bl	8002d74 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	3324      	adds	r3, #36	; 0x24
 8002f94:	4618      	mov	r0, r3
 8002f96:	f7ff feed 	bl	8002d74 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8002f9a:	f002 f833 	bl	8005004 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8002f9e:	2301      	movs	r3, #1
}
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3710      	adds	r7, #16
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}
 8002fa8:	e000ed04 	.word	0xe000ed04

08002fac <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8002fac:	b580      	push	{r7, lr}
 8002fae:	b08e      	sub	sp, #56	; 0x38
 8002fb0:	af02      	add	r7, sp, #8
 8002fb2:	60f8      	str	r0, [r7, #12]
 8002fb4:	60b9      	str	r1, [r7, #8]
 8002fb6:	607a      	str	r2, [r7, #4]
 8002fb8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d10a      	bne.n	8002fd6 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8002fc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc4:	f383 8811 	msr	BASEPRI, r3
 8002fc8:	f3bf 8f6f 	isb	sy
 8002fcc:	f3bf 8f4f 	dsb	sy
 8002fd0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8002fd2:	bf00      	nop
 8002fd4:	e7fe      	b.n	8002fd4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d10a      	bne.n	8002ff2 <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8002fdc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fe0:	f383 8811 	msr	BASEPRI, r3
 8002fe4:	f3bf 8f6f 	isb	sy
 8002fe8:	f3bf 8f4f 	dsb	sy
 8002fec:	627b      	str	r3, [r7, #36]	; 0x24
}
 8002fee:	bf00      	nop
 8002ff0:	e7fe      	b.n	8002ff0 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d002      	beq.n	8002ffe <xQueueGenericCreateStatic+0x52>
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d001      	beq.n	8003002 <xQueueGenericCreateStatic+0x56>
 8002ffe:	2301      	movs	r3, #1
 8003000:	e000      	b.n	8003004 <xQueueGenericCreateStatic+0x58>
 8003002:	2300      	movs	r3, #0
 8003004:	2b00      	cmp	r3, #0
 8003006:	d10a      	bne.n	800301e <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8003008:	f04f 0350 	mov.w	r3, #80	; 0x50
 800300c:	f383 8811 	msr	BASEPRI, r3
 8003010:	f3bf 8f6f 	isb	sy
 8003014:	f3bf 8f4f 	dsb	sy
 8003018:	623b      	str	r3, [r7, #32]
}
 800301a:	bf00      	nop
 800301c:	e7fe      	b.n	800301c <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d102      	bne.n	800302a <xQueueGenericCreateStatic+0x7e>
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	2b00      	cmp	r3, #0
 8003028:	d101      	bne.n	800302e <xQueueGenericCreateStatic+0x82>
 800302a:	2301      	movs	r3, #1
 800302c:	e000      	b.n	8003030 <xQueueGenericCreateStatic+0x84>
 800302e:	2300      	movs	r3, #0
 8003030:	2b00      	cmp	r3, #0
 8003032:	d10a      	bne.n	800304a <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8003034:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003038:	f383 8811 	msr	BASEPRI, r3
 800303c:	f3bf 8f6f 	isb	sy
 8003040:	f3bf 8f4f 	dsb	sy
 8003044:	61fb      	str	r3, [r7, #28]
}
 8003046:	bf00      	nop
 8003048:	e7fe      	b.n	8003048 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800304a:	2350      	movs	r3, #80	; 0x50
 800304c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	2b50      	cmp	r3, #80	; 0x50
 8003052:	d00a      	beq.n	800306a <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8003054:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003058:	f383 8811 	msr	BASEPRI, r3
 800305c:	f3bf 8f6f 	isb	sy
 8003060:	f3bf 8f4f 	dsb	sy
 8003064:	61bb      	str	r3, [r7, #24]
}
 8003066:	bf00      	nop
 8003068:	e7fe      	b.n	8003068 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800306a:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8003070:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003072:	2b00      	cmp	r3, #0
 8003074:	d00d      	beq.n	8003092 <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003076:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003078:	2201      	movs	r2, #1
 800307a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800307e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8003082:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003084:	9300      	str	r3, [sp, #0]
 8003086:	4613      	mov	r3, r2
 8003088:	687a      	ldr	r2, [r7, #4]
 800308a:	68b9      	ldr	r1, [r7, #8]
 800308c:	68f8      	ldr	r0, [r7, #12]
 800308e:	f000 f805 	bl	800309c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8003094:	4618      	mov	r0, r3
 8003096:	3730      	adds	r7, #48	; 0x30
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}

0800309c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800309c:	b580      	push	{r7, lr}
 800309e:	b084      	sub	sp, #16
 80030a0:	af00      	add	r7, sp, #0
 80030a2:	60f8      	str	r0, [r7, #12]
 80030a4:	60b9      	str	r1, [r7, #8]
 80030a6:	607a      	str	r2, [r7, #4]
 80030a8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80030aa:	68bb      	ldr	r3, [r7, #8]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d103      	bne.n	80030b8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80030b0:	69bb      	ldr	r3, [r7, #24]
 80030b2:	69ba      	ldr	r2, [r7, #24]
 80030b4:	601a      	str	r2, [r3, #0]
 80030b6:	e002      	b.n	80030be <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80030b8:	69bb      	ldr	r3, [r7, #24]
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80030be:	69bb      	ldr	r3, [r7, #24]
 80030c0:	68fa      	ldr	r2, [r7, #12]
 80030c2:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80030c4:	69bb      	ldr	r3, [r7, #24]
 80030c6:	68ba      	ldr	r2, [r7, #8]
 80030c8:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80030ca:	2101      	movs	r1, #1
 80030cc:	69b8      	ldr	r0, [r7, #24]
 80030ce:	f7ff ff05 	bl	8002edc <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80030d2:	69bb      	ldr	r3, [r7, #24]
 80030d4:	78fa      	ldrb	r2, [r7, #3]
 80030d6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80030da:	bf00      	nop
 80030dc:	3710      	adds	r7, #16
 80030de:	46bd      	mov	sp, r7
 80030e0:	bd80      	pop	{r7, pc}
	...

080030e4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b08e      	sub	sp, #56	; 0x38
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	60f8      	str	r0, [r7, #12]
 80030ec:	60b9      	str	r1, [r7, #8]
 80030ee:	607a      	str	r2, [r7, #4]
 80030f0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80030f2:	2300      	movs	r3, #0
 80030f4:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 80030fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d10a      	bne.n	8003116 <xQueueGenericSend+0x32>
	__asm volatile
 8003100:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003104:	f383 8811 	msr	BASEPRI, r3
 8003108:	f3bf 8f6f 	isb	sy
 800310c:	f3bf 8f4f 	dsb	sy
 8003110:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8003112:	bf00      	nop
 8003114:	e7fe      	b.n	8003114 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003116:	68bb      	ldr	r3, [r7, #8]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d103      	bne.n	8003124 <xQueueGenericSend+0x40>
 800311c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800311e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003120:	2b00      	cmp	r3, #0
 8003122:	d101      	bne.n	8003128 <xQueueGenericSend+0x44>
 8003124:	2301      	movs	r3, #1
 8003126:	e000      	b.n	800312a <xQueueGenericSend+0x46>
 8003128:	2300      	movs	r3, #0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d10a      	bne.n	8003144 <xQueueGenericSend+0x60>
	__asm volatile
 800312e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003132:	f383 8811 	msr	BASEPRI, r3
 8003136:	f3bf 8f6f 	isb	sy
 800313a:	f3bf 8f4f 	dsb	sy
 800313e:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003140:	bf00      	nop
 8003142:	e7fe      	b.n	8003142 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003144:	683b      	ldr	r3, [r7, #0]
 8003146:	2b02      	cmp	r3, #2
 8003148:	d103      	bne.n	8003152 <xQueueGenericSend+0x6e>
 800314a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800314c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800314e:	2b01      	cmp	r3, #1
 8003150:	d101      	bne.n	8003156 <xQueueGenericSend+0x72>
 8003152:	2301      	movs	r3, #1
 8003154:	e000      	b.n	8003158 <xQueueGenericSend+0x74>
 8003156:	2300      	movs	r3, #0
 8003158:	2b00      	cmp	r3, #0
 800315a:	d10a      	bne.n	8003172 <xQueueGenericSend+0x8e>
	__asm volatile
 800315c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003160:	f383 8811 	msr	BASEPRI, r3
 8003164:	f3bf 8f6f 	isb	sy
 8003168:	f3bf 8f4f 	dsb	sy
 800316c:	623b      	str	r3, [r7, #32]
}
 800316e:	bf00      	nop
 8003170:	e7fe      	b.n	8003170 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003172:	f001 f9bd 	bl	80044f0 <xTaskGetSchedulerState>
 8003176:	4603      	mov	r3, r0
 8003178:	2b00      	cmp	r3, #0
 800317a:	d102      	bne.n	8003182 <xQueueGenericSend+0x9e>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d101      	bne.n	8003186 <xQueueGenericSend+0xa2>
 8003182:	2301      	movs	r3, #1
 8003184:	e000      	b.n	8003188 <xQueueGenericSend+0xa4>
 8003186:	2300      	movs	r3, #0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d10a      	bne.n	80031a2 <xQueueGenericSend+0xbe>
	__asm volatile
 800318c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003190:	f383 8811 	msr	BASEPRI, r3
 8003194:	f3bf 8f6f 	isb	sy
 8003198:	f3bf 8f4f 	dsb	sy
 800319c:	61fb      	str	r3, [r7, #28]
}
 800319e:	bf00      	nop
 80031a0:	e7fe      	b.n	80031a0 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80031a2:	f001 feff 	bl	8004fa4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80031a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031a8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80031aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ae:	429a      	cmp	r2, r3
 80031b0:	d302      	bcc.n	80031b8 <xQueueGenericSend+0xd4>
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	2b02      	cmp	r3, #2
 80031b6:	d129      	bne.n	800320c <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80031b8:	683a      	ldr	r2, [r7, #0]
 80031ba:	68b9      	ldr	r1, [r7, #8]
 80031bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80031be:	f000 fa0b 	bl	80035d8 <prvCopyDataToQueue>
 80031c2:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80031c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c8:	2b00      	cmp	r3, #0
 80031ca:	d010      	beq.n	80031ee <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80031cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80031ce:	3324      	adds	r3, #36	; 0x24
 80031d0:	4618      	mov	r0, r3
 80031d2:	f000 ffcf 	bl	8004174 <xTaskRemoveFromEventList>
 80031d6:	4603      	mov	r3, r0
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d013      	beq.n	8003204 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80031dc:	4b3f      	ldr	r3, [pc, #252]	; (80032dc <xQueueGenericSend+0x1f8>)
 80031de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031e2:	601a      	str	r2, [r3, #0]
 80031e4:	f3bf 8f4f 	dsb	sy
 80031e8:	f3bf 8f6f 	isb	sy
 80031ec:	e00a      	b.n	8003204 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80031ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d007      	beq.n	8003204 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80031f4:	4b39      	ldr	r3, [pc, #228]	; (80032dc <xQueueGenericSend+0x1f8>)
 80031f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80031fa:	601a      	str	r2, [r3, #0]
 80031fc:	f3bf 8f4f 	dsb	sy
 8003200:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003204:	f001 fefe 	bl	8005004 <vPortExitCritical>
				return pdPASS;
 8003208:	2301      	movs	r3, #1
 800320a:	e063      	b.n	80032d4 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d103      	bne.n	800321a <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003212:	f001 fef7 	bl	8005004 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003216:	2300      	movs	r3, #0
 8003218:	e05c      	b.n	80032d4 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 800321a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800321c:	2b00      	cmp	r3, #0
 800321e:	d106      	bne.n	800322e <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003220:	f107 0314 	add.w	r3, r7, #20
 8003224:	4618      	mov	r0, r3
 8003226:	f001 f809 	bl	800423c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800322a:	2301      	movs	r3, #1
 800322c:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800322e:	f001 fee9 	bl	8005004 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003232:	f000 fd7b 	bl	8003d2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003236:	f001 feb5 	bl	8004fa4 <vPortEnterCritical>
 800323a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800323c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003240:	b25b      	sxtb	r3, r3
 8003242:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003246:	d103      	bne.n	8003250 <xQueueGenericSend+0x16c>
 8003248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800324a:	2200      	movs	r2, #0
 800324c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003250:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003252:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003256:	b25b      	sxtb	r3, r3
 8003258:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800325c:	d103      	bne.n	8003266 <xQueueGenericSend+0x182>
 800325e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003260:	2200      	movs	r2, #0
 8003262:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003266:	f001 fecd 	bl	8005004 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800326a:	1d3a      	adds	r2, r7, #4
 800326c:	f107 0314 	add.w	r3, r7, #20
 8003270:	4611      	mov	r1, r2
 8003272:	4618      	mov	r0, r3
 8003274:	f000 fff8 	bl	8004268 <xTaskCheckForTimeOut>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d124      	bne.n	80032c8 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800327e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8003280:	f000 faa2 	bl	80037c8 <prvIsQueueFull>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d018      	beq.n	80032bc <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800328a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800328c:	3310      	adds	r3, #16
 800328e:	687a      	ldr	r2, [r7, #4]
 8003290:	4611      	mov	r1, r2
 8003292:	4618      	mov	r0, r3
 8003294:	f000 ff1e 	bl	80040d4 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003298:	6b38      	ldr	r0, [r7, #48]	; 0x30
 800329a:	f000 fa2d 	bl	80036f8 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 800329e:	f000 fd53 	bl	8003d48 <xTaskResumeAll>
 80032a2:	4603      	mov	r3, r0
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	f47f af7c 	bne.w	80031a2 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80032aa:	4b0c      	ldr	r3, [pc, #48]	; (80032dc <xQueueGenericSend+0x1f8>)
 80032ac:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80032b0:	601a      	str	r2, [r3, #0]
 80032b2:	f3bf 8f4f 	dsb	sy
 80032b6:	f3bf 8f6f 	isb	sy
 80032ba:	e772      	b.n	80031a2 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80032bc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80032be:	f000 fa1b 	bl	80036f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80032c2:	f000 fd41 	bl	8003d48 <xTaskResumeAll>
 80032c6:	e76c      	b.n	80031a2 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80032c8:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80032ca:	f000 fa15 	bl	80036f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80032ce:	f000 fd3b 	bl	8003d48 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80032d2:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80032d4:	4618      	mov	r0, r3
 80032d6:	3738      	adds	r7, #56	; 0x38
 80032d8:	46bd      	mov	sp, r7
 80032da:	bd80      	pop	{r7, pc}
 80032dc:	e000ed04 	.word	0xe000ed04

080032e0 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b090      	sub	sp, #64	; 0x40
 80032e4:	af00      	add	r7, sp, #0
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	60b9      	str	r1, [r7, #8]
 80032ea:	607a      	str	r2, [r7, #4]
 80032ec:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80032f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d10a      	bne.n	800330e <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80032f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032fc:	f383 8811 	msr	BASEPRI, r3
 8003300:	f3bf 8f6f 	isb	sy
 8003304:	f3bf 8f4f 	dsb	sy
 8003308:	62bb      	str	r3, [r7, #40]	; 0x28
}
 800330a:	bf00      	nop
 800330c:	e7fe      	b.n	800330c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d103      	bne.n	800331c <xQueueGenericSendFromISR+0x3c>
 8003314:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003316:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003318:	2b00      	cmp	r3, #0
 800331a:	d101      	bne.n	8003320 <xQueueGenericSendFromISR+0x40>
 800331c:	2301      	movs	r3, #1
 800331e:	e000      	b.n	8003322 <xQueueGenericSendFromISR+0x42>
 8003320:	2300      	movs	r3, #0
 8003322:	2b00      	cmp	r3, #0
 8003324:	d10a      	bne.n	800333c <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8003326:	f04f 0350 	mov.w	r3, #80	; 0x50
 800332a:	f383 8811 	msr	BASEPRI, r3
 800332e:	f3bf 8f6f 	isb	sy
 8003332:	f3bf 8f4f 	dsb	sy
 8003336:	627b      	str	r3, [r7, #36]	; 0x24
}
 8003338:	bf00      	nop
 800333a:	e7fe      	b.n	800333a <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	2b02      	cmp	r3, #2
 8003340:	d103      	bne.n	800334a <xQueueGenericSendFromISR+0x6a>
 8003342:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003344:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003346:	2b01      	cmp	r3, #1
 8003348:	d101      	bne.n	800334e <xQueueGenericSendFromISR+0x6e>
 800334a:	2301      	movs	r3, #1
 800334c:	e000      	b.n	8003350 <xQueueGenericSendFromISR+0x70>
 800334e:	2300      	movs	r3, #0
 8003350:	2b00      	cmp	r3, #0
 8003352:	d10a      	bne.n	800336a <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8003354:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003358:	f383 8811 	msr	BASEPRI, r3
 800335c:	f3bf 8f6f 	isb	sy
 8003360:	f3bf 8f4f 	dsb	sy
 8003364:	623b      	str	r3, [r7, #32]
}
 8003366:	bf00      	nop
 8003368:	e7fe      	b.n	8003368 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800336a:	f001 fefd 	bl	8005168 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800336e:	f3ef 8211 	mrs	r2, BASEPRI
 8003372:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003376:	f383 8811 	msr	BASEPRI, r3
 800337a:	f3bf 8f6f 	isb	sy
 800337e:	f3bf 8f4f 	dsb	sy
 8003382:	61fa      	str	r2, [r7, #28]
 8003384:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003386:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003388:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800338a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800338c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800338e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003390:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003392:	429a      	cmp	r2, r3
 8003394:	d302      	bcc.n	800339c <xQueueGenericSendFromISR+0xbc>
 8003396:	683b      	ldr	r3, [r7, #0]
 8003398:	2b02      	cmp	r3, #2
 800339a:	d12f      	bne.n	80033fc <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800339c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800339e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80033a2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80033a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033aa:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80033ac:	683a      	ldr	r2, [r7, #0]
 80033ae:	68b9      	ldr	r1, [r7, #8]
 80033b0:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80033b2:	f000 f911 	bl	80035d8 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80033b6:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 80033ba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80033be:	d112      	bne.n	80033e6 <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80033c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d016      	beq.n	80033f6 <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80033c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033ca:	3324      	adds	r3, #36	; 0x24
 80033cc:	4618      	mov	r0, r3
 80033ce:	f000 fed1 	bl	8004174 <xTaskRemoveFromEventList>
 80033d2:	4603      	mov	r3, r0
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d00e      	beq.n	80033f6 <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d00b      	beq.n	80033f6 <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	2201      	movs	r2, #1
 80033e2:	601a      	str	r2, [r3, #0]
 80033e4:	e007      	b.n	80033f6 <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80033e6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80033ea:	3301      	adds	r3, #1
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	b25a      	sxtb	r2, r3
 80033f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033f2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80033f6:	2301      	movs	r3, #1
 80033f8:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80033fa:	e001      	b.n	8003400 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80033fc:	2300      	movs	r3, #0
 80033fe:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003400:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003402:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800340a:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800340c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 800340e:	4618      	mov	r0, r3
 8003410:	3740      	adds	r7, #64	; 0x40
 8003412:	46bd      	mov	sp, r7
 8003414:	bd80      	pop	{r7, pc}
	...

08003418 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b08c      	sub	sp, #48	; 0x30
 800341c:	af00      	add	r7, sp, #0
 800341e:	60f8      	str	r0, [r7, #12]
 8003420:	60b9      	str	r1, [r7, #8]
 8003422:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003424:	2300      	movs	r3, #0
 8003426:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800342c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800342e:	2b00      	cmp	r3, #0
 8003430:	d10a      	bne.n	8003448 <xQueueReceive+0x30>
	__asm volatile
 8003432:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003436:	f383 8811 	msr	BASEPRI, r3
 800343a:	f3bf 8f6f 	isb	sy
 800343e:	f3bf 8f4f 	dsb	sy
 8003442:	623b      	str	r3, [r7, #32]
}
 8003444:	bf00      	nop
 8003446:	e7fe      	b.n	8003446 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003448:	68bb      	ldr	r3, [r7, #8]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d103      	bne.n	8003456 <xQueueReceive+0x3e>
 800344e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003452:	2b00      	cmp	r3, #0
 8003454:	d101      	bne.n	800345a <xQueueReceive+0x42>
 8003456:	2301      	movs	r3, #1
 8003458:	e000      	b.n	800345c <xQueueReceive+0x44>
 800345a:	2300      	movs	r3, #0
 800345c:	2b00      	cmp	r3, #0
 800345e:	d10a      	bne.n	8003476 <xQueueReceive+0x5e>
	__asm volatile
 8003460:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003464:	f383 8811 	msr	BASEPRI, r3
 8003468:	f3bf 8f6f 	isb	sy
 800346c:	f3bf 8f4f 	dsb	sy
 8003470:	61fb      	str	r3, [r7, #28]
}
 8003472:	bf00      	nop
 8003474:	e7fe      	b.n	8003474 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003476:	f001 f83b 	bl	80044f0 <xTaskGetSchedulerState>
 800347a:	4603      	mov	r3, r0
 800347c:	2b00      	cmp	r3, #0
 800347e:	d102      	bne.n	8003486 <xQueueReceive+0x6e>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	2b00      	cmp	r3, #0
 8003484:	d101      	bne.n	800348a <xQueueReceive+0x72>
 8003486:	2301      	movs	r3, #1
 8003488:	e000      	b.n	800348c <xQueueReceive+0x74>
 800348a:	2300      	movs	r3, #0
 800348c:	2b00      	cmp	r3, #0
 800348e:	d10a      	bne.n	80034a6 <xQueueReceive+0x8e>
	__asm volatile
 8003490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003494:	f383 8811 	msr	BASEPRI, r3
 8003498:	f3bf 8f6f 	isb	sy
 800349c:	f3bf 8f4f 	dsb	sy
 80034a0:	61bb      	str	r3, [r7, #24]
}
 80034a2:	bf00      	nop
 80034a4:	e7fe      	b.n	80034a4 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80034a6:	f001 fd7d 	bl	8004fa4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80034aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034ae:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80034b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d01f      	beq.n	80034f6 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80034b6:	68b9      	ldr	r1, [r7, #8]
 80034b8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80034ba:	f000 f8f7 	bl	80036ac <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80034be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034c0:	1e5a      	subs	r2, r3, #1
 80034c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034c4:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80034c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034c8:	691b      	ldr	r3, [r3, #16]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d00f      	beq.n	80034ee <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80034ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034d0:	3310      	adds	r3, #16
 80034d2:	4618      	mov	r0, r3
 80034d4:	f000 fe4e 	bl	8004174 <xTaskRemoveFromEventList>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d007      	beq.n	80034ee <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80034de:	4b3d      	ldr	r3, [pc, #244]	; (80035d4 <xQueueReceive+0x1bc>)
 80034e0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80034e4:	601a      	str	r2, [r3, #0]
 80034e6:	f3bf 8f4f 	dsb	sy
 80034ea:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80034ee:	f001 fd89 	bl	8005004 <vPortExitCritical>
				return pdPASS;
 80034f2:	2301      	movs	r3, #1
 80034f4:	e069      	b.n	80035ca <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d103      	bne.n	8003504 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80034fc:	f001 fd82 	bl	8005004 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003500:	2300      	movs	r3, #0
 8003502:	e062      	b.n	80035ca <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003504:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003506:	2b00      	cmp	r3, #0
 8003508:	d106      	bne.n	8003518 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800350a:	f107 0310 	add.w	r3, r7, #16
 800350e:	4618      	mov	r0, r3
 8003510:	f000 fe94 	bl	800423c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003514:	2301      	movs	r3, #1
 8003516:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003518:	f001 fd74 	bl	8005004 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800351c:	f000 fc06 	bl	8003d2c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003520:	f001 fd40 	bl	8004fa4 <vPortEnterCritical>
 8003524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003526:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800352a:	b25b      	sxtb	r3, r3
 800352c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003530:	d103      	bne.n	800353a <xQueueReceive+0x122>
 8003532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003534:	2200      	movs	r2, #0
 8003536:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800353a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800353c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8003540:	b25b      	sxtb	r3, r3
 8003542:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003546:	d103      	bne.n	8003550 <xQueueReceive+0x138>
 8003548:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800354a:	2200      	movs	r2, #0
 800354c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003550:	f001 fd58 	bl	8005004 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003554:	1d3a      	adds	r2, r7, #4
 8003556:	f107 0310 	add.w	r3, r7, #16
 800355a:	4611      	mov	r1, r2
 800355c:	4618      	mov	r0, r3
 800355e:	f000 fe83 	bl	8004268 <xTaskCheckForTimeOut>
 8003562:	4603      	mov	r3, r0
 8003564:	2b00      	cmp	r3, #0
 8003566:	d123      	bne.n	80035b0 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003568:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800356a:	f000 f917 	bl	800379c <prvIsQueueEmpty>
 800356e:	4603      	mov	r3, r0
 8003570:	2b00      	cmp	r3, #0
 8003572:	d017      	beq.n	80035a4 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003576:	3324      	adds	r3, #36	; 0x24
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	4611      	mov	r1, r2
 800357c:	4618      	mov	r0, r3
 800357e:	f000 fda9 	bl	80040d4 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003582:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003584:	f000 f8b8 	bl	80036f8 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003588:	f000 fbde 	bl	8003d48 <xTaskResumeAll>
 800358c:	4603      	mov	r3, r0
 800358e:	2b00      	cmp	r3, #0
 8003590:	d189      	bne.n	80034a6 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8003592:	4b10      	ldr	r3, [pc, #64]	; (80035d4 <xQueueReceive+0x1bc>)
 8003594:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003598:	601a      	str	r2, [r3, #0]
 800359a:	f3bf 8f4f 	dsb	sy
 800359e:	f3bf 8f6f 	isb	sy
 80035a2:	e780      	b.n	80034a6 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80035a4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80035a6:	f000 f8a7 	bl	80036f8 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80035aa:	f000 fbcd 	bl	8003d48 <xTaskResumeAll>
 80035ae:	e77a      	b.n	80034a6 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80035b0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80035b2:	f000 f8a1 	bl	80036f8 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80035b6:	f000 fbc7 	bl	8003d48 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80035ba:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80035bc:	f000 f8ee 	bl	800379c <prvIsQueueEmpty>
 80035c0:	4603      	mov	r3, r0
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	f43f af6f 	beq.w	80034a6 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80035c8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80035ca:	4618      	mov	r0, r3
 80035cc:	3730      	adds	r7, #48	; 0x30
 80035ce:	46bd      	mov	sp, r7
 80035d0:	bd80      	pop	{r7, pc}
 80035d2:	bf00      	nop
 80035d4:	e000ed04 	.word	0xe000ed04

080035d8 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80035d8:	b580      	push	{r7, lr}
 80035da:	b086      	sub	sp, #24
 80035dc:	af00      	add	r7, sp, #0
 80035de:	60f8      	str	r0, [r7, #12]
 80035e0:	60b9      	str	r1, [r7, #8]
 80035e2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80035e4:	2300      	movs	r3, #0
 80035e6:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035ec:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d10d      	bne.n	8003612 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d14d      	bne.n	800369a <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	689b      	ldr	r3, [r3, #8]
 8003602:	4618      	mov	r0, r3
 8003604:	f000 ff92 	bl	800452c <xTaskPriorityDisinherit>
 8003608:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2200      	movs	r2, #0
 800360e:	609a      	str	r2, [r3, #8]
 8003610:	e043      	b.n	800369a <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	2b00      	cmp	r3, #0
 8003616:	d119      	bne.n	800364c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	6858      	ldr	r0, [r3, #4]
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003620:	461a      	mov	r2, r3
 8003622:	68b9      	ldr	r1, [r7, #8]
 8003624:	f001 fff6 	bl	8005614 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	685a      	ldr	r2, [r3, #4]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003630:	441a      	add	r2, r3
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	685a      	ldr	r2, [r3, #4]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	689b      	ldr	r3, [r3, #8]
 800363e:	429a      	cmp	r2, r3
 8003640:	d32b      	bcc.n	800369a <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681a      	ldr	r2, [r3, #0]
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	605a      	str	r2, [r3, #4]
 800364a:	e026      	b.n	800369a <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	68d8      	ldr	r0, [r3, #12]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003654:	461a      	mov	r2, r3
 8003656:	68b9      	ldr	r1, [r7, #8]
 8003658:	f001 ffdc 	bl	8005614 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	68da      	ldr	r2, [r3, #12]
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003664:	425b      	negs	r3, r3
 8003666:	441a      	add	r2, r3
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	68da      	ldr	r2, [r3, #12]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	429a      	cmp	r2, r3
 8003676:	d207      	bcs.n	8003688 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	689a      	ldr	r2, [r3, #8]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003680:	425b      	negs	r3, r3
 8003682:	441a      	add	r2, r3
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2b02      	cmp	r3, #2
 800368c:	d105      	bne.n	800369a <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800368e:	693b      	ldr	r3, [r7, #16]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d002      	beq.n	800369a <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	3b01      	subs	r3, #1
 8003698:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	1c5a      	adds	r2, r3, #1
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80036a2:	697b      	ldr	r3, [r7, #20]
}
 80036a4:	4618      	mov	r0, r3
 80036a6:	3718      	adds	r7, #24
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bd80      	pop	{r7, pc}

080036ac <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80036ac:	b580      	push	{r7, lr}
 80036ae:	b082      	sub	sp, #8
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
 80036b4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d018      	beq.n	80036f0 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	68da      	ldr	r2, [r3, #12]
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036c6:	441a      	add	r2, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	68da      	ldr	r2, [r3, #12]
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	689b      	ldr	r3, [r3, #8]
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d303      	bcc.n	80036e0 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681a      	ldr	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	68d9      	ldr	r1, [r3, #12]
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036e8:	461a      	mov	r2, r3
 80036ea:	6838      	ldr	r0, [r7, #0]
 80036ec:	f001 ff92 	bl	8005614 <memcpy>
	}
}
 80036f0:	bf00      	nop
 80036f2:	3708      	adds	r7, #8
 80036f4:	46bd      	mov	sp, r7
 80036f6:	bd80      	pop	{r7, pc}

080036f8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003700:	f001 fc50 	bl	8004fa4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800370a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800370c:	e011      	b.n	8003732 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003712:	2b00      	cmp	r3, #0
 8003714:	d012      	beq.n	800373c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	3324      	adds	r3, #36	; 0x24
 800371a:	4618      	mov	r0, r3
 800371c:	f000 fd2a 	bl	8004174 <xTaskRemoveFromEventList>
 8003720:	4603      	mov	r3, r0
 8003722:	2b00      	cmp	r3, #0
 8003724:	d001      	beq.n	800372a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003726:	f000 fe01 	bl	800432c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800372a:	7bfb      	ldrb	r3, [r7, #15]
 800372c:	3b01      	subs	r3, #1
 800372e:	b2db      	uxtb	r3, r3
 8003730:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003732:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003736:	2b00      	cmp	r3, #0
 8003738:	dce9      	bgt.n	800370e <prvUnlockQueue+0x16>
 800373a:	e000      	b.n	800373e <prvUnlockQueue+0x46>
					break;
 800373c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	22ff      	movs	r2, #255	; 0xff
 8003742:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8003746:	f001 fc5d 	bl	8005004 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800374a:	f001 fc2b 	bl	8004fa4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003754:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003756:	e011      	b.n	800377c <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	691b      	ldr	r3, [r3, #16]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d012      	beq.n	8003786 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	3310      	adds	r3, #16
 8003764:	4618      	mov	r0, r3
 8003766:	f000 fd05 	bl	8004174 <xTaskRemoveFromEventList>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d001      	beq.n	8003774 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003770:	f000 fddc 	bl	800432c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003774:	7bbb      	ldrb	r3, [r7, #14]
 8003776:	3b01      	subs	r3, #1
 8003778:	b2db      	uxtb	r3, r3
 800377a:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 800377c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003780:	2b00      	cmp	r3, #0
 8003782:	dce9      	bgt.n	8003758 <prvUnlockQueue+0x60>
 8003784:	e000      	b.n	8003788 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003786:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	22ff      	movs	r2, #255	; 0xff
 800378c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8003790:	f001 fc38 	bl	8005004 <vPortExitCritical>
}
 8003794:	bf00      	nop
 8003796:	3710      	adds	r7, #16
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b084      	sub	sp, #16
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80037a4:	f001 fbfe 	bl	8004fa4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d102      	bne.n	80037b6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80037b0:	2301      	movs	r3, #1
 80037b2:	60fb      	str	r3, [r7, #12]
 80037b4:	e001      	b.n	80037ba <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80037b6:	2300      	movs	r3, #0
 80037b8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80037ba:	f001 fc23 	bl	8005004 <vPortExitCritical>

	return xReturn;
 80037be:	68fb      	ldr	r3, [r7, #12]
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	3710      	adds	r7, #16
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd80      	pop	{r7, pc}

080037c8 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	b084      	sub	sp, #16
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80037d0:	f001 fbe8 	bl	8004fa4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80037dc:	429a      	cmp	r2, r3
 80037de:	d102      	bne.n	80037e6 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80037e0:	2301      	movs	r3, #1
 80037e2:	60fb      	str	r3, [r7, #12]
 80037e4:	e001      	b.n	80037ea <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80037e6:	2300      	movs	r3, #0
 80037e8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80037ea:	f001 fc0b 	bl	8005004 <vPortExitCritical>

	return xReturn;
 80037ee:	68fb      	ldr	r3, [r7, #12]
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3710      	adds	r7, #16
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80037f8:	b480      	push	{r7}
 80037fa:	b085      	sub	sp, #20
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
 8003800:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003802:	2300      	movs	r3, #0
 8003804:	60fb      	str	r3, [r7, #12]
 8003806:	e014      	b.n	8003832 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003808:	4a0f      	ldr	r2, [pc, #60]	; (8003848 <vQueueAddToRegistry+0x50>)
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003810:	2b00      	cmp	r3, #0
 8003812:	d10b      	bne.n	800382c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003814:	490c      	ldr	r1, [pc, #48]	; (8003848 <vQueueAddToRegistry+0x50>)
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	683a      	ldr	r2, [r7, #0]
 800381a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800381e:	4a0a      	ldr	r2, [pc, #40]	; (8003848 <vQueueAddToRegistry+0x50>)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	00db      	lsls	r3, r3, #3
 8003824:	4413      	add	r3, r2
 8003826:	687a      	ldr	r2, [r7, #4]
 8003828:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800382a:	e006      	b.n	800383a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	3301      	adds	r3, #1
 8003830:	60fb      	str	r3, [r7, #12]
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2b07      	cmp	r3, #7
 8003836:	d9e7      	bls.n	8003808 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003838:	bf00      	nop
 800383a:	bf00      	nop
 800383c:	3714      	adds	r7, #20
 800383e:	46bd      	mov	sp, r7
 8003840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003844:	4770      	bx	lr
 8003846:	bf00      	nop
 8003848:	20000738 	.word	0x20000738

0800384c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800384c:	b580      	push	{r7, lr}
 800384e:	b086      	sub	sp, #24
 8003850:	af00      	add	r7, sp, #0
 8003852:	60f8      	str	r0, [r7, #12]
 8003854:	60b9      	str	r1, [r7, #8]
 8003856:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800385c:	f001 fba2 	bl	8004fa4 <vPortEnterCritical>
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8003866:	b25b      	sxtb	r3, r3
 8003868:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800386c:	d103      	bne.n	8003876 <vQueueWaitForMessageRestricted+0x2a>
 800386e:	697b      	ldr	r3, [r7, #20]
 8003870:	2200      	movs	r2, #0
 8003872:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003876:	697b      	ldr	r3, [r7, #20]
 8003878:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800387c:	b25b      	sxtb	r3, r3
 800387e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003882:	d103      	bne.n	800388c <vQueueWaitForMessageRestricted+0x40>
 8003884:	697b      	ldr	r3, [r7, #20]
 8003886:	2200      	movs	r2, #0
 8003888:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800388c:	f001 fbba 	bl	8005004 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003890:	697b      	ldr	r3, [r7, #20]
 8003892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003894:	2b00      	cmp	r3, #0
 8003896:	d106      	bne.n	80038a6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	3324      	adds	r3, #36	; 0x24
 800389c:	687a      	ldr	r2, [r7, #4]
 800389e:	68b9      	ldr	r1, [r7, #8]
 80038a0:	4618      	mov	r0, r3
 80038a2:	f000 fc3b 	bl	800411c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80038a6:	6978      	ldr	r0, [r7, #20]
 80038a8:	f7ff ff26 	bl	80036f8 <prvUnlockQueue>
	}
 80038ac:	bf00      	nop
 80038ae:	3718      	adds	r7, #24
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b08e      	sub	sp, #56	; 0x38
 80038b8:	af04      	add	r7, sp, #16
 80038ba:	60f8      	str	r0, [r7, #12]
 80038bc:	60b9      	str	r1, [r7, #8]
 80038be:	607a      	str	r2, [r7, #4]
 80038c0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80038c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d10a      	bne.n	80038de <xTaskCreateStatic+0x2a>
	__asm volatile
 80038c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038cc:	f383 8811 	msr	BASEPRI, r3
 80038d0:	f3bf 8f6f 	isb	sy
 80038d4:	f3bf 8f4f 	dsb	sy
 80038d8:	623b      	str	r3, [r7, #32]
}
 80038da:	bf00      	nop
 80038dc:	e7fe      	b.n	80038dc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80038de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d10a      	bne.n	80038fa <xTaskCreateStatic+0x46>
	__asm volatile
 80038e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038e8:	f383 8811 	msr	BASEPRI, r3
 80038ec:	f3bf 8f6f 	isb	sy
 80038f0:	f3bf 8f4f 	dsb	sy
 80038f4:	61fb      	str	r3, [r7, #28]
}
 80038f6:	bf00      	nop
 80038f8:	e7fe      	b.n	80038f8 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80038fa:	235c      	movs	r3, #92	; 0x5c
 80038fc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	2b5c      	cmp	r3, #92	; 0x5c
 8003902:	d00a      	beq.n	800391a <xTaskCreateStatic+0x66>
	__asm volatile
 8003904:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003908:	f383 8811 	msr	BASEPRI, r3
 800390c:	f3bf 8f6f 	isb	sy
 8003910:	f3bf 8f4f 	dsb	sy
 8003914:	61bb      	str	r3, [r7, #24]
}
 8003916:	bf00      	nop
 8003918:	e7fe      	b.n	8003918 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800391a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800391c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800391e:	2b00      	cmp	r3, #0
 8003920:	d01e      	beq.n	8003960 <xTaskCreateStatic+0xac>
 8003922:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003924:	2b00      	cmp	r3, #0
 8003926:	d01b      	beq.n	8003960 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800392a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800392c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003930:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8003932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003934:	2202      	movs	r2, #2
 8003936:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800393a:	2300      	movs	r3, #0
 800393c:	9303      	str	r3, [sp, #12]
 800393e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003940:	9302      	str	r3, [sp, #8]
 8003942:	f107 0314 	add.w	r3, r7, #20
 8003946:	9301      	str	r3, [sp, #4]
 8003948:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800394a:	9300      	str	r3, [sp, #0]
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	687a      	ldr	r2, [r7, #4]
 8003950:	68b9      	ldr	r1, [r7, #8]
 8003952:	68f8      	ldr	r0, [r7, #12]
 8003954:	f000 f850 	bl	80039f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8003958:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800395a:	f000 f8dd 	bl	8003b18 <prvAddNewTaskToReadyList>
 800395e:	e001      	b.n	8003964 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8003960:	2300      	movs	r3, #0
 8003962:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8003964:	697b      	ldr	r3, [r7, #20]
	}
 8003966:	4618      	mov	r0, r3
 8003968:	3728      	adds	r7, #40	; 0x28
 800396a:	46bd      	mov	sp, r7
 800396c:	bd80      	pop	{r7, pc}

0800396e <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800396e:	b580      	push	{r7, lr}
 8003970:	b08c      	sub	sp, #48	; 0x30
 8003972:	af04      	add	r7, sp, #16
 8003974:	60f8      	str	r0, [r7, #12]
 8003976:	60b9      	str	r1, [r7, #8]
 8003978:	603b      	str	r3, [r7, #0]
 800397a:	4613      	mov	r3, r2
 800397c:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800397e:	88fb      	ldrh	r3, [r7, #6]
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	4618      	mov	r0, r3
 8003984:	f001 fc30 	bl	80051e8 <pvPortMalloc>
 8003988:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d00e      	beq.n	80039ae <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8003990:	205c      	movs	r0, #92	; 0x5c
 8003992:	f001 fc29 	bl	80051e8 <pvPortMalloc>
 8003996:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d003      	beq.n	80039a6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800399e:	69fb      	ldr	r3, [r7, #28]
 80039a0:	697a      	ldr	r2, [r7, #20]
 80039a2:	631a      	str	r2, [r3, #48]	; 0x30
 80039a4:	e005      	b.n	80039b2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80039a6:	6978      	ldr	r0, [r7, #20]
 80039a8:	f001 fcea 	bl	8005380 <vPortFree>
 80039ac:	e001      	b.n	80039b2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80039ae:	2300      	movs	r3, #0
 80039b0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80039b2:	69fb      	ldr	r3, [r7, #28]
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d017      	beq.n	80039e8 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80039b8:	69fb      	ldr	r3, [r7, #28]
 80039ba:	2200      	movs	r2, #0
 80039bc:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80039c0:	88fa      	ldrh	r2, [r7, #6]
 80039c2:	2300      	movs	r3, #0
 80039c4:	9303      	str	r3, [sp, #12]
 80039c6:	69fb      	ldr	r3, [r7, #28]
 80039c8:	9302      	str	r3, [sp, #8]
 80039ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039cc:	9301      	str	r3, [sp, #4]
 80039ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039d0:	9300      	str	r3, [sp, #0]
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	68b9      	ldr	r1, [r7, #8]
 80039d6:	68f8      	ldr	r0, [r7, #12]
 80039d8:	f000 f80e 	bl	80039f8 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80039dc:	69f8      	ldr	r0, [r7, #28]
 80039de:	f000 f89b 	bl	8003b18 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80039e2:	2301      	movs	r3, #1
 80039e4:	61bb      	str	r3, [r7, #24]
 80039e6:	e002      	b.n	80039ee <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80039e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80039ec:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80039ee:	69bb      	ldr	r3, [r7, #24]
	}
 80039f0:	4618      	mov	r0, r3
 80039f2:	3720      	adds	r7, #32
 80039f4:	46bd      	mov	sp, r7
 80039f6:	bd80      	pop	{r7, pc}

080039f8 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b088      	sub	sp, #32
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	60f8      	str	r0, [r7, #12]
 8003a00:	60b9      	str	r1, [r7, #8]
 8003a02:	607a      	str	r2, [r7, #4]
 8003a04:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8003a06:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a08:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	009b      	lsls	r3, r3, #2
 8003a0e:	461a      	mov	r2, r3
 8003a10:	21a5      	movs	r1, #165	; 0xa5
 8003a12:	f001 fdd3 	bl	80055bc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8003a16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003a20:	3b01      	subs	r3, #1
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	4413      	add	r3, r2
 8003a26:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	f023 0307 	bic.w	r3, r3, #7
 8003a2e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	f003 0307 	and.w	r3, r3, #7
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d00a      	beq.n	8003a50 <prvInitialiseNewTask+0x58>
	__asm volatile
 8003a3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a3e:	f383 8811 	msr	BASEPRI, r3
 8003a42:	f3bf 8f6f 	isb	sy
 8003a46:	f3bf 8f4f 	dsb	sy
 8003a4a:	617b      	str	r3, [r7, #20]
}
 8003a4c:	bf00      	nop
 8003a4e:	e7fe      	b.n	8003a4e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d01f      	beq.n	8003a96 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a56:	2300      	movs	r3, #0
 8003a58:	61fb      	str	r3, [r7, #28]
 8003a5a:	e012      	b.n	8003a82 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8003a5c:	68ba      	ldr	r2, [r7, #8]
 8003a5e:	69fb      	ldr	r3, [r7, #28]
 8003a60:	4413      	add	r3, r2
 8003a62:	7819      	ldrb	r1, [r3, #0]
 8003a64:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a66:	69fb      	ldr	r3, [r7, #28]
 8003a68:	4413      	add	r3, r2
 8003a6a:	3334      	adds	r3, #52	; 0x34
 8003a6c:	460a      	mov	r2, r1
 8003a6e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8003a70:	68ba      	ldr	r2, [r7, #8]
 8003a72:	69fb      	ldr	r3, [r7, #28]
 8003a74:	4413      	add	r3, r2
 8003a76:	781b      	ldrb	r3, [r3, #0]
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d006      	beq.n	8003a8a <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8003a7c:	69fb      	ldr	r3, [r7, #28]
 8003a7e:	3301      	adds	r3, #1
 8003a80:	61fb      	str	r3, [r7, #28]
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	2b0f      	cmp	r3, #15
 8003a86:	d9e9      	bls.n	8003a5c <prvInitialiseNewTask+0x64>
 8003a88:	e000      	b.n	8003a8c <prvInitialiseNewTask+0x94>
			{
				break;
 8003a8a:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8003a8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a8e:	2200      	movs	r2, #0
 8003a90:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003a94:	e003      	b.n	8003a9e <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8003a96:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003a98:	2200      	movs	r2, #0
 8003a9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8003a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003aa0:	2b37      	cmp	r3, #55	; 0x37
 8003aa2:	d901      	bls.n	8003aa8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8003aa4:	2337      	movs	r3, #55	; 0x37
 8003aa6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8003aa8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aaa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003aac:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8003aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ab0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ab2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8003ab4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8003aba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003abc:	3304      	adds	r3, #4
 8003abe:	4618      	mov	r0, r3
 8003ac0:	f7ff f978 	bl	8002db4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8003ac4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ac6:	3318      	adds	r3, #24
 8003ac8:	4618      	mov	r0, r3
 8003aca:	f7ff f973 	bl	8002db4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8003ace:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ad0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ad2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ad6:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8003ada:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003adc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8003ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ae0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003ae2:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8003ae4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8003aea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003aec:	2200      	movs	r2, #0
 8003aee:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8003af2:	683a      	ldr	r2, [r7, #0]
 8003af4:	68f9      	ldr	r1, [r7, #12]
 8003af6:	69b8      	ldr	r0, [r7, #24]
 8003af8:	f001 f928 	bl	8004d4c <pxPortInitialiseStack>
 8003afc:	4602      	mov	r2, r0
 8003afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003b00:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8003b02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d002      	beq.n	8003b0e <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8003b08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b0a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003b0c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003b0e:	bf00      	nop
 8003b10:	3720      	adds	r7, #32
 8003b12:	46bd      	mov	sp, r7
 8003b14:	bd80      	pop	{r7, pc}
	...

08003b18 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	b082      	sub	sp, #8
 8003b1c:	af00      	add	r7, sp, #0
 8003b1e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8003b20:	f001 fa40 	bl	8004fa4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8003b24:	4b2d      	ldr	r3, [pc, #180]	; (8003bdc <prvAddNewTaskToReadyList+0xc4>)
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	3301      	adds	r3, #1
 8003b2a:	4a2c      	ldr	r2, [pc, #176]	; (8003bdc <prvAddNewTaskToReadyList+0xc4>)
 8003b2c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8003b2e:	4b2c      	ldr	r3, [pc, #176]	; (8003be0 <prvAddNewTaskToReadyList+0xc8>)
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d109      	bne.n	8003b4a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8003b36:	4a2a      	ldr	r2, [pc, #168]	; (8003be0 <prvAddNewTaskToReadyList+0xc8>)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8003b3c:	4b27      	ldr	r3, [pc, #156]	; (8003bdc <prvAddNewTaskToReadyList+0xc4>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	2b01      	cmp	r3, #1
 8003b42:	d110      	bne.n	8003b66 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8003b44:	f000 fc16 	bl	8004374 <prvInitialiseTaskLists>
 8003b48:	e00d      	b.n	8003b66 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8003b4a:	4b26      	ldr	r3, [pc, #152]	; (8003be4 <prvAddNewTaskToReadyList+0xcc>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d109      	bne.n	8003b66 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8003b52:	4b23      	ldr	r3, [pc, #140]	; (8003be0 <prvAddNewTaskToReadyList+0xc8>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b5c:	429a      	cmp	r2, r3
 8003b5e:	d802      	bhi.n	8003b66 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8003b60:	4a1f      	ldr	r2, [pc, #124]	; (8003be0 <prvAddNewTaskToReadyList+0xc8>)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8003b66:	4b20      	ldr	r3, [pc, #128]	; (8003be8 <prvAddNewTaskToReadyList+0xd0>)
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	3301      	adds	r3, #1
 8003b6c:	4a1e      	ldr	r2, [pc, #120]	; (8003be8 <prvAddNewTaskToReadyList+0xd0>)
 8003b6e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8003b70:	4b1d      	ldr	r3, [pc, #116]	; (8003be8 <prvAddNewTaskToReadyList+0xd0>)
 8003b72:	681a      	ldr	r2, [r3, #0]
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b7c:	4b1b      	ldr	r3, [pc, #108]	; (8003bec <prvAddNewTaskToReadyList+0xd4>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	429a      	cmp	r2, r3
 8003b82:	d903      	bls.n	8003b8c <prvAddNewTaskToReadyList+0x74>
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b88:	4a18      	ldr	r2, [pc, #96]	; (8003bec <prvAddNewTaskToReadyList+0xd4>)
 8003b8a:	6013      	str	r3, [r2, #0]
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003b90:	4613      	mov	r3, r2
 8003b92:	009b      	lsls	r3, r3, #2
 8003b94:	4413      	add	r3, r2
 8003b96:	009b      	lsls	r3, r3, #2
 8003b98:	4a15      	ldr	r2, [pc, #84]	; (8003bf0 <prvAddNewTaskToReadyList+0xd8>)
 8003b9a:	441a      	add	r2, r3
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	3304      	adds	r3, #4
 8003ba0:	4619      	mov	r1, r3
 8003ba2:	4610      	mov	r0, r2
 8003ba4:	f7ff f913 	bl	8002dce <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8003ba8:	f001 fa2c 	bl	8005004 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8003bac:	4b0d      	ldr	r3, [pc, #52]	; (8003be4 <prvAddNewTaskToReadyList+0xcc>)
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d00e      	beq.n	8003bd2 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8003bb4:	4b0a      	ldr	r3, [pc, #40]	; (8003be0 <prvAddNewTaskToReadyList+0xc8>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d207      	bcs.n	8003bd2 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8003bc2:	4b0c      	ldr	r3, [pc, #48]	; (8003bf4 <prvAddNewTaskToReadyList+0xdc>)
 8003bc4:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003bc8:	601a      	str	r2, [r3, #0]
 8003bca:	f3bf 8f4f 	dsb	sy
 8003bce:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003bd2:	bf00      	nop
 8003bd4:	3708      	adds	r7, #8
 8003bd6:	46bd      	mov	sp, r7
 8003bd8:	bd80      	pop	{r7, pc}
 8003bda:	bf00      	nop
 8003bdc:	20000c4c 	.word	0x20000c4c
 8003be0:	20000778 	.word	0x20000778
 8003be4:	20000c58 	.word	0x20000c58
 8003be8:	20000c68 	.word	0x20000c68
 8003bec:	20000c54 	.word	0x20000c54
 8003bf0:	2000077c 	.word	0x2000077c
 8003bf4:	e000ed04 	.word	0xe000ed04

08003bf8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b084      	sub	sp, #16
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8003c00:	2300      	movs	r3, #0
 8003c02:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d017      	beq.n	8003c3a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8003c0a:	4b13      	ldr	r3, [pc, #76]	; (8003c58 <vTaskDelay+0x60>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d00a      	beq.n	8003c28 <vTaskDelay+0x30>
	__asm volatile
 8003c12:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c16:	f383 8811 	msr	BASEPRI, r3
 8003c1a:	f3bf 8f6f 	isb	sy
 8003c1e:	f3bf 8f4f 	dsb	sy
 8003c22:	60bb      	str	r3, [r7, #8]
}
 8003c24:	bf00      	nop
 8003c26:	e7fe      	b.n	8003c26 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8003c28:	f000 f880 	bl	8003d2c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8003c2c:	2100      	movs	r1, #0
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f000 fcea 	bl	8004608 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8003c34:	f000 f888 	bl	8003d48 <xTaskResumeAll>
 8003c38:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d107      	bne.n	8003c50 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8003c40:	4b06      	ldr	r3, [pc, #24]	; (8003c5c <vTaskDelay+0x64>)
 8003c42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003c46:	601a      	str	r2, [r3, #0]
 8003c48:	f3bf 8f4f 	dsb	sy
 8003c4c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8003c50:	bf00      	nop
 8003c52:	3710      	adds	r7, #16
 8003c54:	46bd      	mov	sp, r7
 8003c56:	bd80      	pop	{r7, pc}
 8003c58:	20000c74 	.word	0x20000c74
 8003c5c:	e000ed04 	.word	0xe000ed04

08003c60 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8003c60:	b580      	push	{r7, lr}
 8003c62:	b08a      	sub	sp, #40	; 0x28
 8003c64:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8003c66:	2300      	movs	r3, #0
 8003c68:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8003c6e:	463a      	mov	r2, r7
 8003c70:	1d39      	adds	r1, r7, #4
 8003c72:	f107 0308 	add.w	r3, r7, #8
 8003c76:	4618      	mov	r0, r3
 8003c78:	f7ff f848 	bl	8002d0c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8003c7c:	6839      	ldr	r1, [r7, #0]
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	68ba      	ldr	r2, [r7, #8]
 8003c82:	9202      	str	r2, [sp, #8]
 8003c84:	9301      	str	r3, [sp, #4]
 8003c86:	2300      	movs	r3, #0
 8003c88:	9300      	str	r3, [sp, #0]
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	460a      	mov	r2, r1
 8003c8e:	4921      	ldr	r1, [pc, #132]	; (8003d14 <vTaskStartScheduler+0xb4>)
 8003c90:	4821      	ldr	r0, [pc, #132]	; (8003d18 <vTaskStartScheduler+0xb8>)
 8003c92:	f7ff fe0f 	bl	80038b4 <xTaskCreateStatic>
 8003c96:	4603      	mov	r3, r0
 8003c98:	4a20      	ldr	r2, [pc, #128]	; (8003d1c <vTaskStartScheduler+0xbc>)
 8003c9a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8003c9c:	4b1f      	ldr	r3, [pc, #124]	; (8003d1c <vTaskStartScheduler+0xbc>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d002      	beq.n	8003caa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	617b      	str	r3, [r7, #20]
 8003ca8:	e001      	b.n	8003cae <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8003caa:	2300      	movs	r3, #0
 8003cac:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	2b01      	cmp	r3, #1
 8003cb2:	d102      	bne.n	8003cba <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8003cb4:	f000 fcfc 	bl	80046b0 <xTimerCreateTimerTask>
 8003cb8:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8003cba:	697b      	ldr	r3, [r7, #20]
 8003cbc:	2b01      	cmp	r3, #1
 8003cbe:	d116      	bne.n	8003cee <vTaskStartScheduler+0x8e>
	__asm volatile
 8003cc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cc4:	f383 8811 	msr	BASEPRI, r3
 8003cc8:	f3bf 8f6f 	isb	sy
 8003ccc:	f3bf 8f4f 	dsb	sy
 8003cd0:	613b      	str	r3, [r7, #16]
}
 8003cd2:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8003cd4:	4b12      	ldr	r3, [pc, #72]	; (8003d20 <vTaskStartScheduler+0xc0>)
 8003cd6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003cda:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8003cdc:	4b11      	ldr	r3, [pc, #68]	; (8003d24 <vTaskStartScheduler+0xc4>)
 8003cde:	2201      	movs	r2, #1
 8003ce0:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8003ce2:	4b11      	ldr	r3, [pc, #68]	; (8003d28 <vTaskStartScheduler+0xc8>)
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8003ce8:	f001 f8ba 	bl	8004e60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8003cec:	e00e      	b.n	8003d0c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003cf4:	d10a      	bne.n	8003d0c <vTaskStartScheduler+0xac>
	__asm volatile
 8003cf6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003cfa:	f383 8811 	msr	BASEPRI, r3
 8003cfe:	f3bf 8f6f 	isb	sy
 8003d02:	f3bf 8f4f 	dsb	sy
 8003d06:	60fb      	str	r3, [r7, #12]
}
 8003d08:	bf00      	nop
 8003d0a:	e7fe      	b.n	8003d0a <vTaskStartScheduler+0xaa>
}
 8003d0c:	bf00      	nop
 8003d0e:	3718      	adds	r7, #24
 8003d10:	46bd      	mov	sp, r7
 8003d12:	bd80      	pop	{r7, pc}
 8003d14:	08005654 	.word	0x08005654
 8003d18:	08004345 	.word	0x08004345
 8003d1c:	20000c70 	.word	0x20000c70
 8003d20:	20000c6c 	.word	0x20000c6c
 8003d24:	20000c58 	.word	0x20000c58
 8003d28:	20000c50 	.word	0x20000c50

08003d2c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8003d2c:	b480      	push	{r7}
 8003d2e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003d30:	4b04      	ldr	r3, [pc, #16]	; (8003d44 <vTaskSuspendAll+0x18>)
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	3301      	adds	r3, #1
 8003d36:	4a03      	ldr	r2, [pc, #12]	; (8003d44 <vTaskSuspendAll+0x18>)
 8003d38:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8003d3a:	bf00      	nop
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr
 8003d44:	20000c74 	.word	0x20000c74

08003d48 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b084      	sub	sp, #16
 8003d4c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8003d4e:	2300      	movs	r3, #0
 8003d50:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003d52:	2300      	movs	r3, #0
 8003d54:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003d56:	4b42      	ldr	r3, [pc, #264]	; (8003e60 <xTaskResumeAll+0x118>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d10a      	bne.n	8003d74 <xTaskResumeAll+0x2c>
	__asm volatile
 8003d5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003d62:	f383 8811 	msr	BASEPRI, r3
 8003d66:	f3bf 8f6f 	isb	sy
 8003d6a:	f3bf 8f4f 	dsb	sy
 8003d6e:	603b      	str	r3, [r7, #0]
}
 8003d70:	bf00      	nop
 8003d72:	e7fe      	b.n	8003d72 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003d74:	f001 f916 	bl	8004fa4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003d78:	4b39      	ldr	r3, [pc, #228]	; (8003e60 <xTaskResumeAll+0x118>)
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	3b01      	subs	r3, #1
 8003d7e:	4a38      	ldr	r2, [pc, #224]	; (8003e60 <xTaskResumeAll+0x118>)
 8003d80:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003d82:	4b37      	ldr	r3, [pc, #220]	; (8003e60 <xTaskResumeAll+0x118>)
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d162      	bne.n	8003e50 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8003d8a:	4b36      	ldr	r3, [pc, #216]	; (8003e64 <xTaskResumeAll+0x11c>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d05e      	beq.n	8003e50 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003d92:	e02f      	b.n	8003df4 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003d94:	4b34      	ldr	r3, [pc, #208]	; (8003e68 <xTaskResumeAll+0x120>)
 8003d96:	68db      	ldr	r3, [r3, #12]
 8003d98:	68db      	ldr	r3, [r3, #12]
 8003d9a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	3318      	adds	r3, #24
 8003da0:	4618      	mov	r0, r3
 8003da2:	f7ff f871 	bl	8002e88 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	3304      	adds	r3, #4
 8003daa:	4618      	mov	r0, r3
 8003dac:	f7ff f86c 	bl	8002e88 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003db4:	4b2d      	ldr	r3, [pc, #180]	; (8003e6c <xTaskResumeAll+0x124>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	429a      	cmp	r2, r3
 8003dba:	d903      	bls.n	8003dc4 <xTaskResumeAll+0x7c>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dc0:	4a2a      	ldr	r2, [pc, #168]	; (8003e6c <xTaskResumeAll+0x124>)
 8003dc2:	6013      	str	r3, [r2, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003dc8:	4613      	mov	r3, r2
 8003dca:	009b      	lsls	r3, r3, #2
 8003dcc:	4413      	add	r3, r2
 8003dce:	009b      	lsls	r3, r3, #2
 8003dd0:	4a27      	ldr	r2, [pc, #156]	; (8003e70 <xTaskResumeAll+0x128>)
 8003dd2:	441a      	add	r2, r3
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	3304      	adds	r3, #4
 8003dd8:	4619      	mov	r1, r3
 8003dda:	4610      	mov	r0, r2
 8003ddc:	f7fe fff7 	bl	8002dce <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003de4:	4b23      	ldr	r3, [pc, #140]	; (8003e74 <xTaskResumeAll+0x12c>)
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dea:	429a      	cmp	r2, r3
 8003dec:	d302      	bcc.n	8003df4 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8003dee:	4b22      	ldr	r3, [pc, #136]	; (8003e78 <xTaskResumeAll+0x130>)
 8003df0:	2201      	movs	r2, #1
 8003df2:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003df4:	4b1c      	ldr	r3, [pc, #112]	; (8003e68 <xTaskResumeAll+0x120>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d1cb      	bne.n	8003d94 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d001      	beq.n	8003e06 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8003e02:	f000 fb55 	bl	80044b0 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8003e06:	4b1d      	ldr	r3, [pc, #116]	; (8003e7c <xTaskResumeAll+0x134>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d010      	beq.n	8003e34 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8003e12:	f000 f847 	bl	8003ea4 <xTaskIncrementTick>
 8003e16:	4603      	mov	r3, r0
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d002      	beq.n	8003e22 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8003e1c:	4b16      	ldr	r3, [pc, #88]	; (8003e78 <xTaskResumeAll+0x130>)
 8003e1e:	2201      	movs	r2, #1
 8003e20:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	3b01      	subs	r3, #1
 8003e26:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d1f1      	bne.n	8003e12 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8003e2e:	4b13      	ldr	r3, [pc, #76]	; (8003e7c <xTaskResumeAll+0x134>)
 8003e30:	2200      	movs	r2, #0
 8003e32:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003e34:	4b10      	ldr	r3, [pc, #64]	; (8003e78 <xTaskResumeAll+0x130>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d009      	beq.n	8003e50 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8003e40:	4b0f      	ldr	r3, [pc, #60]	; (8003e80 <xTaskResumeAll+0x138>)
 8003e42:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003e46:	601a      	str	r2, [r3, #0]
 8003e48:	f3bf 8f4f 	dsb	sy
 8003e4c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8003e50:	f001 f8d8 	bl	8005004 <vPortExitCritical>

	return xAlreadyYielded;
 8003e54:	68bb      	ldr	r3, [r7, #8]
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3710      	adds	r7, #16
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	20000c74 	.word	0x20000c74
 8003e64:	20000c4c 	.word	0x20000c4c
 8003e68:	20000c0c 	.word	0x20000c0c
 8003e6c:	20000c54 	.word	0x20000c54
 8003e70:	2000077c 	.word	0x2000077c
 8003e74:	20000778 	.word	0x20000778
 8003e78:	20000c60 	.word	0x20000c60
 8003e7c:	20000c5c 	.word	0x20000c5c
 8003e80:	e000ed04 	.word	0xe000ed04

08003e84 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8003e84:	b480      	push	{r7}
 8003e86:	b083      	sub	sp, #12
 8003e88:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8003e8a:	4b05      	ldr	r3, [pc, #20]	; (8003ea0 <xTaskGetTickCount+0x1c>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8003e90:	687b      	ldr	r3, [r7, #4]
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	370c      	adds	r7, #12
 8003e96:	46bd      	mov	sp, r7
 8003e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e9c:	4770      	bx	lr
 8003e9e:	bf00      	nop
 8003ea0:	20000c50 	.word	0x20000c50

08003ea4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003ea4:	b580      	push	{r7, lr}
 8003ea6:	b086      	sub	sp, #24
 8003ea8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003eaa:	2300      	movs	r3, #0
 8003eac:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003eae:	4b4f      	ldr	r3, [pc, #316]	; (8003fec <xTaskIncrementTick+0x148>)
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	f040 808f 	bne.w	8003fd6 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003eb8:	4b4d      	ldr	r3, [pc, #308]	; (8003ff0 <xTaskIncrementTick+0x14c>)
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8003ec0:	4a4b      	ldr	r2, [pc, #300]	; (8003ff0 <xTaskIncrementTick+0x14c>)
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003ec6:	693b      	ldr	r3, [r7, #16]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d120      	bne.n	8003f0e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003ecc:	4b49      	ldr	r3, [pc, #292]	; (8003ff4 <xTaskIncrementTick+0x150>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d00a      	beq.n	8003eec <xTaskIncrementTick+0x48>
	__asm volatile
 8003ed6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003eda:	f383 8811 	msr	BASEPRI, r3
 8003ede:	f3bf 8f6f 	isb	sy
 8003ee2:	f3bf 8f4f 	dsb	sy
 8003ee6:	603b      	str	r3, [r7, #0]
}
 8003ee8:	bf00      	nop
 8003eea:	e7fe      	b.n	8003eea <xTaskIncrementTick+0x46>
 8003eec:	4b41      	ldr	r3, [pc, #260]	; (8003ff4 <xTaskIncrementTick+0x150>)
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	60fb      	str	r3, [r7, #12]
 8003ef2:	4b41      	ldr	r3, [pc, #260]	; (8003ff8 <xTaskIncrementTick+0x154>)
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4a3f      	ldr	r2, [pc, #252]	; (8003ff4 <xTaskIncrementTick+0x150>)
 8003ef8:	6013      	str	r3, [r2, #0]
 8003efa:	4a3f      	ldr	r2, [pc, #252]	; (8003ff8 <xTaskIncrementTick+0x154>)
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	6013      	str	r3, [r2, #0]
 8003f00:	4b3e      	ldr	r3, [pc, #248]	; (8003ffc <xTaskIncrementTick+0x158>)
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	3301      	adds	r3, #1
 8003f06:	4a3d      	ldr	r2, [pc, #244]	; (8003ffc <xTaskIncrementTick+0x158>)
 8003f08:	6013      	str	r3, [r2, #0]
 8003f0a:	f000 fad1 	bl	80044b0 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8003f0e:	4b3c      	ldr	r3, [pc, #240]	; (8004000 <xTaskIncrementTick+0x15c>)
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	693a      	ldr	r2, [r7, #16]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	d349      	bcc.n	8003fac <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003f18:	4b36      	ldr	r3, [pc, #216]	; (8003ff4 <xTaskIncrementTick+0x150>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d104      	bne.n	8003f2c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003f22:	4b37      	ldr	r3, [pc, #220]	; (8004000 <xTaskIncrementTick+0x15c>)
 8003f24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003f28:	601a      	str	r2, [r3, #0]
					break;
 8003f2a:	e03f      	b.n	8003fac <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003f2c:	4b31      	ldr	r3, [pc, #196]	; (8003ff4 <xTaskIncrementTick+0x150>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	68db      	ldr	r3, [r3, #12]
 8003f34:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8003f36:	68bb      	ldr	r3, [r7, #8]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8003f3c:	693a      	ldr	r2, [r7, #16]
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d203      	bcs.n	8003f4c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8003f44:	4a2e      	ldr	r2, [pc, #184]	; (8004000 <xTaskIncrementTick+0x15c>)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8003f4a:	e02f      	b.n	8003fac <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	3304      	adds	r3, #4
 8003f50:	4618      	mov	r0, r3
 8003f52:	f7fe ff99 	bl	8002e88 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003f56:	68bb      	ldr	r3, [r7, #8]
 8003f58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d004      	beq.n	8003f68 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	3318      	adds	r3, #24
 8003f62:	4618      	mov	r0, r3
 8003f64:	f7fe ff90 	bl	8002e88 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003f68:	68bb      	ldr	r3, [r7, #8]
 8003f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f6c:	4b25      	ldr	r3, [pc, #148]	; (8004004 <xTaskIncrementTick+0x160>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	429a      	cmp	r2, r3
 8003f72:	d903      	bls.n	8003f7c <xTaskIncrementTick+0xd8>
 8003f74:	68bb      	ldr	r3, [r7, #8]
 8003f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f78:	4a22      	ldr	r2, [pc, #136]	; (8004004 <xTaskIncrementTick+0x160>)
 8003f7a:	6013      	str	r3, [r2, #0]
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f80:	4613      	mov	r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	4413      	add	r3, r2
 8003f86:	009b      	lsls	r3, r3, #2
 8003f88:	4a1f      	ldr	r2, [pc, #124]	; (8004008 <xTaskIncrementTick+0x164>)
 8003f8a:	441a      	add	r2, r3
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	3304      	adds	r3, #4
 8003f90:	4619      	mov	r1, r3
 8003f92:	4610      	mov	r0, r2
 8003f94:	f7fe ff1b 	bl	8002dce <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003f9c:	4b1b      	ldr	r3, [pc, #108]	; (800400c <xTaskIncrementTick+0x168>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fa2:	429a      	cmp	r2, r3
 8003fa4:	d3b8      	bcc.n	8003f18 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003fa6:	2301      	movs	r3, #1
 8003fa8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003faa:	e7b5      	b.n	8003f18 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003fac:	4b17      	ldr	r3, [pc, #92]	; (800400c <xTaskIncrementTick+0x168>)
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fb2:	4915      	ldr	r1, [pc, #84]	; (8004008 <xTaskIncrementTick+0x164>)
 8003fb4:	4613      	mov	r3, r2
 8003fb6:	009b      	lsls	r3, r3, #2
 8003fb8:	4413      	add	r3, r2
 8003fba:	009b      	lsls	r3, r3, #2
 8003fbc:	440b      	add	r3, r1
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d901      	bls.n	8003fc8 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8003fc4:	2301      	movs	r3, #1
 8003fc6:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003fc8:	4b11      	ldr	r3, [pc, #68]	; (8004010 <xTaskIncrementTick+0x16c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	2b00      	cmp	r3, #0
 8003fce:	d007      	beq.n	8003fe0 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8003fd0:	2301      	movs	r3, #1
 8003fd2:	617b      	str	r3, [r7, #20]
 8003fd4:	e004      	b.n	8003fe0 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003fd6:	4b0f      	ldr	r3, [pc, #60]	; (8004014 <xTaskIncrementTick+0x170>)
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	3301      	adds	r3, #1
 8003fdc:	4a0d      	ldr	r2, [pc, #52]	; (8004014 <xTaskIncrementTick+0x170>)
 8003fde:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8003fe0:	697b      	ldr	r3, [r7, #20]
}
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	3718      	adds	r7, #24
 8003fe6:	46bd      	mov	sp, r7
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	20000c74 	.word	0x20000c74
 8003ff0:	20000c50 	.word	0x20000c50
 8003ff4:	20000c04 	.word	0x20000c04
 8003ff8:	20000c08 	.word	0x20000c08
 8003ffc:	20000c64 	.word	0x20000c64
 8004000:	20000c6c 	.word	0x20000c6c
 8004004:	20000c54 	.word	0x20000c54
 8004008:	2000077c 	.word	0x2000077c
 800400c:	20000778 	.word	0x20000778
 8004010:	20000c60 	.word	0x20000c60
 8004014:	20000c5c 	.word	0x20000c5c

08004018 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004018:	b480      	push	{r7}
 800401a:	b085      	sub	sp, #20
 800401c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800401e:	4b28      	ldr	r3, [pc, #160]	; (80040c0 <vTaskSwitchContext+0xa8>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	2b00      	cmp	r3, #0
 8004024:	d003      	beq.n	800402e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004026:	4b27      	ldr	r3, [pc, #156]	; (80040c4 <vTaskSwitchContext+0xac>)
 8004028:	2201      	movs	r2, #1
 800402a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800402c:	e041      	b.n	80040b2 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 800402e:	4b25      	ldr	r3, [pc, #148]	; (80040c4 <vTaskSwitchContext+0xac>)
 8004030:	2200      	movs	r2, #0
 8004032:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004034:	4b24      	ldr	r3, [pc, #144]	; (80040c8 <vTaskSwitchContext+0xb0>)
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	60fb      	str	r3, [r7, #12]
 800403a:	e010      	b.n	800405e <vTaskSwitchContext+0x46>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	2b00      	cmp	r3, #0
 8004040:	d10a      	bne.n	8004058 <vTaskSwitchContext+0x40>
	__asm volatile
 8004042:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004046:	f383 8811 	msr	BASEPRI, r3
 800404a:	f3bf 8f6f 	isb	sy
 800404e:	f3bf 8f4f 	dsb	sy
 8004052:	607b      	str	r3, [r7, #4]
}
 8004054:	bf00      	nop
 8004056:	e7fe      	b.n	8004056 <vTaskSwitchContext+0x3e>
 8004058:	68fb      	ldr	r3, [r7, #12]
 800405a:	3b01      	subs	r3, #1
 800405c:	60fb      	str	r3, [r7, #12]
 800405e:	491b      	ldr	r1, [pc, #108]	; (80040cc <vTaskSwitchContext+0xb4>)
 8004060:	68fa      	ldr	r2, [r7, #12]
 8004062:	4613      	mov	r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	4413      	add	r3, r2
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	440b      	add	r3, r1
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d0e4      	beq.n	800403c <vTaskSwitchContext+0x24>
 8004072:	68fa      	ldr	r2, [r7, #12]
 8004074:	4613      	mov	r3, r2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	4413      	add	r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4a13      	ldr	r2, [pc, #76]	; (80040cc <vTaskSwitchContext+0xb4>)
 800407e:	4413      	add	r3, r2
 8004080:	60bb      	str	r3, [r7, #8]
 8004082:	68bb      	ldr	r3, [r7, #8]
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	685a      	ldr	r2, [r3, #4]
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	605a      	str	r2, [r3, #4]
 800408c:	68bb      	ldr	r3, [r7, #8]
 800408e:	685a      	ldr	r2, [r3, #4]
 8004090:	68bb      	ldr	r3, [r7, #8]
 8004092:	3308      	adds	r3, #8
 8004094:	429a      	cmp	r2, r3
 8004096:	d104      	bne.n	80040a2 <vTaskSwitchContext+0x8a>
 8004098:	68bb      	ldr	r3, [r7, #8]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	685a      	ldr	r2, [r3, #4]
 800409e:	68bb      	ldr	r3, [r7, #8]
 80040a0:	605a      	str	r2, [r3, #4]
 80040a2:	68bb      	ldr	r3, [r7, #8]
 80040a4:	685b      	ldr	r3, [r3, #4]
 80040a6:	68db      	ldr	r3, [r3, #12]
 80040a8:	4a09      	ldr	r2, [pc, #36]	; (80040d0 <vTaskSwitchContext+0xb8>)
 80040aa:	6013      	str	r3, [r2, #0]
 80040ac:	4a06      	ldr	r2, [pc, #24]	; (80040c8 <vTaskSwitchContext+0xb0>)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	6013      	str	r3, [r2, #0]
}
 80040b2:	bf00      	nop
 80040b4:	3714      	adds	r7, #20
 80040b6:	46bd      	mov	sp, r7
 80040b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040bc:	4770      	bx	lr
 80040be:	bf00      	nop
 80040c0:	20000c74 	.word	0x20000c74
 80040c4:	20000c60 	.word	0x20000c60
 80040c8:	20000c54 	.word	0x20000c54
 80040cc:	2000077c 	.word	0x2000077c
 80040d0:	20000778 	.word	0x20000778

080040d4 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80040d4:	b580      	push	{r7, lr}
 80040d6:	b084      	sub	sp, #16
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]
 80040dc:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	d10a      	bne.n	80040fa <vTaskPlaceOnEventList+0x26>
	__asm volatile
 80040e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80040e8:	f383 8811 	msr	BASEPRI, r3
 80040ec:	f3bf 8f6f 	isb	sy
 80040f0:	f3bf 8f4f 	dsb	sy
 80040f4:	60fb      	str	r3, [r7, #12]
}
 80040f6:	bf00      	nop
 80040f8:	e7fe      	b.n	80040f8 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80040fa:	4b07      	ldr	r3, [pc, #28]	; (8004118 <vTaskPlaceOnEventList+0x44>)
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	3318      	adds	r3, #24
 8004100:	4619      	mov	r1, r3
 8004102:	6878      	ldr	r0, [r7, #4]
 8004104:	f7fe fe87 	bl	8002e16 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004108:	2101      	movs	r1, #1
 800410a:	6838      	ldr	r0, [r7, #0]
 800410c:	f000 fa7c 	bl	8004608 <prvAddCurrentTaskToDelayedList>
}
 8004110:	bf00      	nop
 8004112:	3710      	adds	r7, #16
 8004114:	46bd      	mov	sp, r7
 8004116:	bd80      	pop	{r7, pc}
 8004118:	20000778 	.word	0x20000778

0800411c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800411c:	b580      	push	{r7, lr}
 800411e:	b086      	sub	sp, #24
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d10a      	bne.n	8004144 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 800412e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004132:	f383 8811 	msr	BASEPRI, r3
 8004136:	f3bf 8f6f 	isb	sy
 800413a:	f3bf 8f4f 	dsb	sy
 800413e:	617b      	str	r3, [r7, #20]
}
 8004140:	bf00      	nop
 8004142:	e7fe      	b.n	8004142 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004144:	4b0a      	ldr	r3, [pc, #40]	; (8004170 <vTaskPlaceOnEventListRestricted+0x54>)
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	3318      	adds	r3, #24
 800414a:	4619      	mov	r1, r3
 800414c:	68f8      	ldr	r0, [r7, #12]
 800414e:	f7fe fe3e 	bl	8002dce <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d002      	beq.n	800415e <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8004158:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800415c:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800415e:	6879      	ldr	r1, [r7, #4]
 8004160:	68b8      	ldr	r0, [r7, #8]
 8004162:	f000 fa51 	bl	8004608 <prvAddCurrentTaskToDelayedList>
	}
 8004166:	bf00      	nop
 8004168:	3718      	adds	r7, #24
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	20000778 	.word	0x20000778

08004174 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	68db      	ldr	r3, [r3, #12]
 8004182:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d10a      	bne.n	80041a0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 800418a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800418e:	f383 8811 	msr	BASEPRI, r3
 8004192:	f3bf 8f6f 	isb	sy
 8004196:	f3bf 8f4f 	dsb	sy
 800419a:	60fb      	str	r3, [r7, #12]
}
 800419c:	bf00      	nop
 800419e:	e7fe      	b.n	800419e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	3318      	adds	r3, #24
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7fe fe6f 	bl	8002e88 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80041aa:	4b1e      	ldr	r3, [pc, #120]	; (8004224 <xTaskRemoveFromEventList+0xb0>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d11d      	bne.n	80041ee <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80041b2:	693b      	ldr	r3, [r7, #16]
 80041b4:	3304      	adds	r3, #4
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7fe fe66 	bl	8002e88 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80041bc:	693b      	ldr	r3, [r7, #16]
 80041be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041c0:	4b19      	ldr	r3, [pc, #100]	; (8004228 <xTaskRemoveFromEventList+0xb4>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	d903      	bls.n	80041d0 <xTaskRemoveFromEventList+0x5c>
 80041c8:	693b      	ldr	r3, [r7, #16]
 80041ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041cc:	4a16      	ldr	r2, [pc, #88]	; (8004228 <xTaskRemoveFromEventList+0xb4>)
 80041ce:	6013      	str	r3, [r2, #0]
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041d4:	4613      	mov	r3, r2
 80041d6:	009b      	lsls	r3, r3, #2
 80041d8:	4413      	add	r3, r2
 80041da:	009b      	lsls	r3, r3, #2
 80041dc:	4a13      	ldr	r2, [pc, #76]	; (800422c <xTaskRemoveFromEventList+0xb8>)
 80041de:	441a      	add	r2, r3
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	3304      	adds	r3, #4
 80041e4:	4619      	mov	r1, r3
 80041e6:	4610      	mov	r0, r2
 80041e8:	f7fe fdf1 	bl	8002dce <vListInsertEnd>
 80041ec:	e005      	b.n	80041fa <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80041ee:	693b      	ldr	r3, [r7, #16]
 80041f0:	3318      	adds	r3, #24
 80041f2:	4619      	mov	r1, r3
 80041f4:	480e      	ldr	r0, [pc, #56]	; (8004230 <xTaskRemoveFromEventList+0xbc>)
 80041f6:	f7fe fdea 	bl	8002dce <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80041fe:	4b0d      	ldr	r3, [pc, #52]	; (8004234 <xTaskRemoveFromEventList+0xc0>)
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004204:	429a      	cmp	r2, r3
 8004206:	d905      	bls.n	8004214 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004208:	2301      	movs	r3, #1
 800420a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800420c:	4b0a      	ldr	r3, [pc, #40]	; (8004238 <xTaskRemoveFromEventList+0xc4>)
 800420e:	2201      	movs	r2, #1
 8004210:	601a      	str	r2, [r3, #0]
 8004212:	e001      	b.n	8004218 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8004214:	2300      	movs	r3, #0
 8004216:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004218:	697b      	ldr	r3, [r7, #20]
}
 800421a:	4618      	mov	r0, r3
 800421c:	3718      	adds	r7, #24
 800421e:	46bd      	mov	sp, r7
 8004220:	bd80      	pop	{r7, pc}
 8004222:	bf00      	nop
 8004224:	20000c74 	.word	0x20000c74
 8004228:	20000c54 	.word	0x20000c54
 800422c:	2000077c 	.word	0x2000077c
 8004230:	20000c0c 	.word	0x20000c0c
 8004234:	20000778 	.word	0x20000778
 8004238:	20000c60 	.word	0x20000c60

0800423c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004244:	4b06      	ldr	r3, [pc, #24]	; (8004260 <vTaskInternalSetTimeOutState+0x24>)
 8004246:	681a      	ldr	r2, [r3, #0]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800424c:	4b05      	ldr	r3, [pc, #20]	; (8004264 <vTaskInternalSetTimeOutState+0x28>)
 800424e:	681a      	ldr	r2, [r3, #0]
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	605a      	str	r2, [r3, #4]
}
 8004254:	bf00      	nop
 8004256:	370c      	adds	r7, #12
 8004258:	46bd      	mov	sp, r7
 800425a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800425e:	4770      	bx	lr
 8004260:	20000c64 	.word	0x20000c64
 8004264:	20000c50 	.word	0x20000c50

08004268 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b088      	sub	sp, #32
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2b00      	cmp	r3, #0
 8004276:	d10a      	bne.n	800428e <xTaskCheckForTimeOut+0x26>
	__asm volatile
 8004278:	f04f 0350 	mov.w	r3, #80	; 0x50
 800427c:	f383 8811 	msr	BASEPRI, r3
 8004280:	f3bf 8f6f 	isb	sy
 8004284:	f3bf 8f4f 	dsb	sy
 8004288:	613b      	str	r3, [r7, #16]
}
 800428a:	bf00      	nop
 800428c:	e7fe      	b.n	800428c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d10a      	bne.n	80042aa <xTaskCheckForTimeOut+0x42>
	__asm volatile
 8004294:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004298:	f383 8811 	msr	BASEPRI, r3
 800429c:	f3bf 8f6f 	isb	sy
 80042a0:	f3bf 8f4f 	dsb	sy
 80042a4:	60fb      	str	r3, [r7, #12]
}
 80042a6:	bf00      	nop
 80042a8:	e7fe      	b.n	80042a8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 80042aa:	f000 fe7b 	bl	8004fa4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80042ae:	4b1d      	ldr	r3, [pc, #116]	; (8004324 <xTaskCheckForTimeOut+0xbc>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	69ba      	ldr	r2, [r7, #24]
 80042ba:	1ad3      	subs	r3, r2, r3
 80042bc:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80042be:	683b      	ldr	r3, [r7, #0]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80042c6:	d102      	bne.n	80042ce <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80042c8:	2300      	movs	r3, #0
 80042ca:	61fb      	str	r3, [r7, #28]
 80042cc:	e023      	b.n	8004316 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681a      	ldr	r2, [r3, #0]
 80042d2:	4b15      	ldr	r3, [pc, #84]	; (8004328 <xTaskCheckForTimeOut+0xc0>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	429a      	cmp	r2, r3
 80042d8:	d007      	beq.n	80042ea <xTaskCheckForTimeOut+0x82>
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	685b      	ldr	r3, [r3, #4]
 80042de:	69ba      	ldr	r2, [r7, #24]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d302      	bcc.n	80042ea <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80042e4:	2301      	movs	r3, #1
 80042e6:	61fb      	str	r3, [r7, #28]
 80042e8:	e015      	b.n	8004316 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	429a      	cmp	r2, r3
 80042f2:	d20b      	bcs.n	800430c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80042f4:	683b      	ldr	r3, [r7, #0]
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	1ad2      	subs	r2, r2, r3
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	f7ff ff9b 	bl	800423c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004306:	2300      	movs	r3, #0
 8004308:	61fb      	str	r3, [r7, #28]
 800430a:	e004      	b.n	8004316 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	2200      	movs	r2, #0
 8004310:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004312:	2301      	movs	r3, #1
 8004314:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004316:	f000 fe75 	bl	8005004 <vPortExitCritical>

	return xReturn;
 800431a:	69fb      	ldr	r3, [r7, #28]
}
 800431c:	4618      	mov	r0, r3
 800431e:	3720      	adds	r7, #32
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	20000c50 	.word	0x20000c50
 8004328:	20000c64 	.word	0x20000c64

0800432c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800432c:	b480      	push	{r7}
 800432e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004330:	4b03      	ldr	r3, [pc, #12]	; (8004340 <vTaskMissedYield+0x14>)
 8004332:	2201      	movs	r2, #1
 8004334:	601a      	str	r2, [r3, #0]
}
 8004336:	bf00      	nop
 8004338:	46bd      	mov	sp, r7
 800433a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800433e:	4770      	bx	lr
 8004340:	20000c60 	.word	0x20000c60

08004344 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b082      	sub	sp, #8
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800434c:	f000 f852 	bl	80043f4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004350:	4b06      	ldr	r3, [pc, #24]	; (800436c <prvIdleTask+0x28>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	2b01      	cmp	r3, #1
 8004356:	d9f9      	bls.n	800434c <prvIdleTask+0x8>
			{
				taskYIELD();
 8004358:	4b05      	ldr	r3, [pc, #20]	; (8004370 <prvIdleTask+0x2c>)
 800435a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800435e:	601a      	str	r2, [r3, #0]
 8004360:	f3bf 8f4f 	dsb	sy
 8004364:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004368:	e7f0      	b.n	800434c <prvIdleTask+0x8>
 800436a:	bf00      	nop
 800436c:	2000077c 	.word	0x2000077c
 8004370:	e000ed04 	.word	0xe000ed04

08004374 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b082      	sub	sp, #8
 8004378:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800437a:	2300      	movs	r3, #0
 800437c:	607b      	str	r3, [r7, #4]
 800437e:	e00c      	b.n	800439a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004380:	687a      	ldr	r2, [r7, #4]
 8004382:	4613      	mov	r3, r2
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	4413      	add	r3, r2
 8004388:	009b      	lsls	r3, r3, #2
 800438a:	4a12      	ldr	r2, [pc, #72]	; (80043d4 <prvInitialiseTaskLists+0x60>)
 800438c:	4413      	add	r3, r2
 800438e:	4618      	mov	r0, r3
 8004390:	f7fe fcf0 	bl	8002d74 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	3301      	adds	r3, #1
 8004398:	607b      	str	r3, [r7, #4]
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	2b37      	cmp	r3, #55	; 0x37
 800439e:	d9ef      	bls.n	8004380 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80043a0:	480d      	ldr	r0, [pc, #52]	; (80043d8 <prvInitialiseTaskLists+0x64>)
 80043a2:	f7fe fce7 	bl	8002d74 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80043a6:	480d      	ldr	r0, [pc, #52]	; (80043dc <prvInitialiseTaskLists+0x68>)
 80043a8:	f7fe fce4 	bl	8002d74 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80043ac:	480c      	ldr	r0, [pc, #48]	; (80043e0 <prvInitialiseTaskLists+0x6c>)
 80043ae:	f7fe fce1 	bl	8002d74 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80043b2:	480c      	ldr	r0, [pc, #48]	; (80043e4 <prvInitialiseTaskLists+0x70>)
 80043b4:	f7fe fcde 	bl	8002d74 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80043b8:	480b      	ldr	r0, [pc, #44]	; (80043e8 <prvInitialiseTaskLists+0x74>)
 80043ba:	f7fe fcdb 	bl	8002d74 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80043be:	4b0b      	ldr	r3, [pc, #44]	; (80043ec <prvInitialiseTaskLists+0x78>)
 80043c0:	4a05      	ldr	r2, [pc, #20]	; (80043d8 <prvInitialiseTaskLists+0x64>)
 80043c2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80043c4:	4b0a      	ldr	r3, [pc, #40]	; (80043f0 <prvInitialiseTaskLists+0x7c>)
 80043c6:	4a05      	ldr	r2, [pc, #20]	; (80043dc <prvInitialiseTaskLists+0x68>)
 80043c8:	601a      	str	r2, [r3, #0]
}
 80043ca:	bf00      	nop
 80043cc:	3708      	adds	r7, #8
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	2000077c 	.word	0x2000077c
 80043d8:	20000bdc 	.word	0x20000bdc
 80043dc:	20000bf0 	.word	0x20000bf0
 80043e0:	20000c0c 	.word	0x20000c0c
 80043e4:	20000c20 	.word	0x20000c20
 80043e8:	20000c38 	.word	0x20000c38
 80043ec:	20000c04 	.word	0x20000c04
 80043f0:	20000c08 	.word	0x20000c08

080043f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b082      	sub	sp, #8
 80043f8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80043fa:	e019      	b.n	8004430 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80043fc:	f000 fdd2 	bl	8004fa4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004400:	4b10      	ldr	r3, [pc, #64]	; (8004444 <prvCheckTasksWaitingTermination+0x50>)
 8004402:	68db      	ldr	r3, [r3, #12]
 8004404:	68db      	ldr	r3, [r3, #12]
 8004406:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	3304      	adds	r3, #4
 800440c:	4618      	mov	r0, r3
 800440e:	f7fe fd3b 	bl	8002e88 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004412:	4b0d      	ldr	r3, [pc, #52]	; (8004448 <prvCheckTasksWaitingTermination+0x54>)
 8004414:	681b      	ldr	r3, [r3, #0]
 8004416:	3b01      	subs	r3, #1
 8004418:	4a0b      	ldr	r2, [pc, #44]	; (8004448 <prvCheckTasksWaitingTermination+0x54>)
 800441a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800441c:	4b0b      	ldr	r3, [pc, #44]	; (800444c <prvCheckTasksWaitingTermination+0x58>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	3b01      	subs	r3, #1
 8004422:	4a0a      	ldr	r2, [pc, #40]	; (800444c <prvCheckTasksWaitingTermination+0x58>)
 8004424:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004426:	f000 fded 	bl	8005004 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800442a:	6878      	ldr	r0, [r7, #4]
 800442c:	f000 f810 	bl	8004450 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004430:	4b06      	ldr	r3, [pc, #24]	; (800444c <prvCheckTasksWaitingTermination+0x58>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d1e1      	bne.n	80043fc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004438:	bf00      	nop
 800443a:	bf00      	nop
 800443c:	3708      	adds	r7, #8
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
 8004442:	bf00      	nop
 8004444:	20000c20 	.word	0x20000c20
 8004448:	20000c4c 	.word	0x20000c4c
 800444c:	20000c34 	.word	0x20000c34

08004450 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004450:	b580      	push	{r7, lr}
 8004452:	b084      	sub	sp, #16
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800445e:	2b00      	cmp	r3, #0
 8004460:	d108      	bne.n	8004474 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004466:	4618      	mov	r0, r3
 8004468:	f000 ff8a 	bl	8005380 <vPortFree>
				vPortFree( pxTCB );
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 ff87 	bl	8005380 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004472:	e018      	b.n	80044a6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800447a:	2b01      	cmp	r3, #1
 800447c:	d103      	bne.n	8004486 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800447e:	6878      	ldr	r0, [r7, #4]
 8004480:	f000 ff7e 	bl	8005380 <vPortFree>
	}
 8004484:	e00f      	b.n	80044a6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800448c:	2b02      	cmp	r3, #2
 800448e:	d00a      	beq.n	80044a6 <prvDeleteTCB+0x56>
	__asm volatile
 8004490:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004494:	f383 8811 	msr	BASEPRI, r3
 8004498:	f3bf 8f6f 	isb	sy
 800449c:	f3bf 8f4f 	dsb	sy
 80044a0:	60fb      	str	r3, [r7, #12]
}
 80044a2:	bf00      	nop
 80044a4:	e7fe      	b.n	80044a4 <prvDeleteTCB+0x54>
	}
 80044a6:	bf00      	nop
 80044a8:	3710      	adds	r7, #16
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
	...

080044b0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80044b0:	b480      	push	{r7}
 80044b2:	b083      	sub	sp, #12
 80044b4:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80044b6:	4b0c      	ldr	r3, [pc, #48]	; (80044e8 <prvResetNextTaskUnblockTime+0x38>)
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d104      	bne.n	80044ca <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80044c0:	4b0a      	ldr	r3, [pc, #40]	; (80044ec <prvResetNextTaskUnblockTime+0x3c>)
 80044c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80044c6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80044c8:	e008      	b.n	80044dc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80044ca:	4b07      	ldr	r3, [pc, #28]	; (80044e8 <prvResetNextTaskUnblockTime+0x38>)
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68db      	ldr	r3, [r3, #12]
 80044d0:	68db      	ldr	r3, [r3, #12]
 80044d2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685b      	ldr	r3, [r3, #4]
 80044d8:	4a04      	ldr	r2, [pc, #16]	; (80044ec <prvResetNextTaskUnblockTime+0x3c>)
 80044da:	6013      	str	r3, [r2, #0]
}
 80044dc:	bf00      	nop
 80044de:	370c      	adds	r7, #12
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr
 80044e8:	20000c04 	.word	0x20000c04
 80044ec:	20000c6c 	.word	0x20000c6c

080044f0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80044f6:	4b0b      	ldr	r3, [pc, #44]	; (8004524 <xTaskGetSchedulerState+0x34>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d102      	bne.n	8004504 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80044fe:	2301      	movs	r3, #1
 8004500:	607b      	str	r3, [r7, #4]
 8004502:	e008      	b.n	8004516 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004504:	4b08      	ldr	r3, [pc, #32]	; (8004528 <xTaskGetSchedulerState+0x38>)
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	2b00      	cmp	r3, #0
 800450a:	d102      	bne.n	8004512 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800450c:	2302      	movs	r3, #2
 800450e:	607b      	str	r3, [r7, #4]
 8004510:	e001      	b.n	8004516 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004512:	2300      	movs	r3, #0
 8004514:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004516:	687b      	ldr	r3, [r7, #4]
	}
 8004518:	4618      	mov	r0, r3
 800451a:	370c      	adds	r7, #12
 800451c:	46bd      	mov	sp, r7
 800451e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004522:	4770      	bx	lr
 8004524:	20000c58 	.word	0x20000c58
 8004528:	20000c74 	.word	0x20000c74

0800452c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800452c:	b580      	push	{r7, lr}
 800452e:	b086      	sub	sp, #24
 8004530:	af00      	add	r7, sp, #0
 8004532:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004538:	2300      	movs	r3, #0
 800453a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2b00      	cmp	r3, #0
 8004540:	d056      	beq.n	80045f0 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004542:	4b2e      	ldr	r3, [pc, #184]	; (80045fc <xTaskPriorityDisinherit+0xd0>)
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	693a      	ldr	r2, [r7, #16]
 8004548:	429a      	cmp	r2, r3
 800454a:	d00a      	beq.n	8004562 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800454c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004550:	f383 8811 	msr	BASEPRI, r3
 8004554:	f3bf 8f6f 	isb	sy
 8004558:	f3bf 8f4f 	dsb	sy
 800455c:	60fb      	str	r3, [r7, #12]
}
 800455e:	bf00      	nop
 8004560:	e7fe      	b.n	8004560 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004562:	693b      	ldr	r3, [r7, #16]
 8004564:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004566:	2b00      	cmp	r3, #0
 8004568:	d10a      	bne.n	8004580 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800456a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800456e:	f383 8811 	msr	BASEPRI, r3
 8004572:	f3bf 8f6f 	isb	sy
 8004576:	f3bf 8f4f 	dsb	sy
 800457a:	60bb      	str	r3, [r7, #8]
}
 800457c:	bf00      	nop
 800457e:	e7fe      	b.n	800457e <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004584:	1e5a      	subs	r2, r3, #1
 8004586:	693b      	ldr	r3, [r7, #16]
 8004588:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800458a:	693b      	ldr	r3, [r7, #16]
 800458c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800458e:	693b      	ldr	r3, [r7, #16]
 8004590:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004592:	429a      	cmp	r2, r3
 8004594:	d02c      	beq.n	80045f0 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004596:	693b      	ldr	r3, [r7, #16]
 8004598:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800459a:	2b00      	cmp	r3, #0
 800459c:	d128      	bne.n	80045f0 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800459e:	693b      	ldr	r3, [r7, #16]
 80045a0:	3304      	adds	r3, #4
 80045a2:	4618      	mov	r0, r3
 80045a4:	f7fe fc70 	bl	8002e88 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80045a8:	693b      	ldr	r3, [r7, #16]
 80045aa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80045ac:	693b      	ldr	r3, [r7, #16]
 80045ae:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045b4:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80045b8:	693b      	ldr	r3, [r7, #16]
 80045ba:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 80045bc:	693b      	ldr	r3, [r7, #16]
 80045be:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045c0:	4b0f      	ldr	r3, [pc, #60]	; (8004600 <xTaskPriorityDisinherit+0xd4>)
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	429a      	cmp	r2, r3
 80045c6:	d903      	bls.n	80045d0 <xTaskPriorityDisinherit+0xa4>
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045cc:	4a0c      	ldr	r2, [pc, #48]	; (8004600 <xTaskPriorityDisinherit+0xd4>)
 80045ce:	6013      	str	r3, [r2, #0]
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80045d4:	4613      	mov	r3, r2
 80045d6:	009b      	lsls	r3, r3, #2
 80045d8:	4413      	add	r3, r2
 80045da:	009b      	lsls	r3, r3, #2
 80045dc:	4a09      	ldr	r2, [pc, #36]	; (8004604 <xTaskPriorityDisinherit+0xd8>)
 80045de:	441a      	add	r2, r3
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	3304      	adds	r3, #4
 80045e4:	4619      	mov	r1, r3
 80045e6:	4610      	mov	r0, r2
 80045e8:	f7fe fbf1 	bl	8002dce <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80045ec:	2301      	movs	r3, #1
 80045ee:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80045f0:	697b      	ldr	r3, [r7, #20]
	}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3718      	adds	r7, #24
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	20000778 	.word	0x20000778
 8004600:	20000c54 	.word	0x20000c54
 8004604:	2000077c 	.word	0x2000077c

08004608 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b084      	sub	sp, #16
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004612:	4b21      	ldr	r3, [pc, #132]	; (8004698 <prvAddCurrentTaskToDelayedList+0x90>)
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004618:	4b20      	ldr	r3, [pc, #128]	; (800469c <prvAddCurrentTaskToDelayedList+0x94>)
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	3304      	adds	r3, #4
 800461e:	4618      	mov	r0, r3
 8004620:	f7fe fc32 	bl	8002e88 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800462a:	d10a      	bne.n	8004642 <prvAddCurrentTaskToDelayedList+0x3a>
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d007      	beq.n	8004642 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004632:	4b1a      	ldr	r3, [pc, #104]	; (800469c <prvAddCurrentTaskToDelayedList+0x94>)
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	3304      	adds	r3, #4
 8004638:	4619      	mov	r1, r3
 800463a:	4819      	ldr	r0, [pc, #100]	; (80046a0 <prvAddCurrentTaskToDelayedList+0x98>)
 800463c:	f7fe fbc7 	bl	8002dce <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004640:	e026      	b.n	8004690 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004642:	68fa      	ldr	r2, [r7, #12]
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	4413      	add	r3, r2
 8004648:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800464a:	4b14      	ldr	r3, [pc, #80]	; (800469c <prvAddCurrentTaskToDelayedList+0x94>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	68ba      	ldr	r2, [r7, #8]
 8004650:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004652:	68ba      	ldr	r2, [r7, #8]
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	429a      	cmp	r2, r3
 8004658:	d209      	bcs.n	800466e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800465a:	4b12      	ldr	r3, [pc, #72]	; (80046a4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	4b0f      	ldr	r3, [pc, #60]	; (800469c <prvAddCurrentTaskToDelayedList+0x94>)
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	3304      	adds	r3, #4
 8004664:	4619      	mov	r1, r3
 8004666:	4610      	mov	r0, r2
 8004668:	f7fe fbd5 	bl	8002e16 <vListInsert>
}
 800466c:	e010      	b.n	8004690 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800466e:	4b0e      	ldr	r3, [pc, #56]	; (80046a8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8004670:	681a      	ldr	r2, [r3, #0]
 8004672:	4b0a      	ldr	r3, [pc, #40]	; (800469c <prvAddCurrentTaskToDelayedList+0x94>)
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	3304      	adds	r3, #4
 8004678:	4619      	mov	r1, r3
 800467a:	4610      	mov	r0, r2
 800467c:	f7fe fbcb 	bl	8002e16 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004680:	4b0a      	ldr	r3, [pc, #40]	; (80046ac <prvAddCurrentTaskToDelayedList+0xa4>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	68ba      	ldr	r2, [r7, #8]
 8004686:	429a      	cmp	r2, r3
 8004688:	d202      	bcs.n	8004690 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800468a:	4a08      	ldr	r2, [pc, #32]	; (80046ac <prvAddCurrentTaskToDelayedList+0xa4>)
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	6013      	str	r3, [r2, #0]
}
 8004690:	bf00      	nop
 8004692:	3710      	adds	r7, #16
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}
 8004698:	20000c50 	.word	0x20000c50
 800469c:	20000778 	.word	0x20000778
 80046a0:	20000c38 	.word	0x20000c38
 80046a4:	20000c08 	.word	0x20000c08
 80046a8:	20000c04 	.word	0x20000c04
 80046ac:	20000c6c 	.word	0x20000c6c

080046b0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b08a      	sub	sp, #40	; 0x28
 80046b4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80046b6:	2300      	movs	r3, #0
 80046b8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80046ba:	f000 fb07 	bl	8004ccc <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80046be:	4b1c      	ldr	r3, [pc, #112]	; (8004730 <xTimerCreateTimerTask+0x80>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d021      	beq.n	800470a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80046c6:	2300      	movs	r3, #0
 80046c8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80046ca:	2300      	movs	r3, #0
 80046cc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80046ce:	1d3a      	adds	r2, r7, #4
 80046d0:	f107 0108 	add.w	r1, r7, #8
 80046d4:	f107 030c 	add.w	r3, r7, #12
 80046d8:	4618      	mov	r0, r3
 80046da:	f7fe fb31 	bl	8002d40 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80046de:	6879      	ldr	r1, [r7, #4]
 80046e0:	68bb      	ldr	r3, [r7, #8]
 80046e2:	68fa      	ldr	r2, [r7, #12]
 80046e4:	9202      	str	r2, [sp, #8]
 80046e6:	9301      	str	r3, [sp, #4]
 80046e8:	2302      	movs	r3, #2
 80046ea:	9300      	str	r3, [sp, #0]
 80046ec:	2300      	movs	r3, #0
 80046ee:	460a      	mov	r2, r1
 80046f0:	4910      	ldr	r1, [pc, #64]	; (8004734 <xTimerCreateTimerTask+0x84>)
 80046f2:	4811      	ldr	r0, [pc, #68]	; (8004738 <xTimerCreateTimerTask+0x88>)
 80046f4:	f7ff f8de 	bl	80038b4 <xTaskCreateStatic>
 80046f8:	4603      	mov	r3, r0
 80046fa:	4a10      	ldr	r2, [pc, #64]	; (800473c <xTimerCreateTimerTask+0x8c>)
 80046fc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80046fe:	4b0f      	ldr	r3, [pc, #60]	; (800473c <xTimerCreateTimerTask+0x8c>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	2b00      	cmp	r3, #0
 8004704:	d001      	beq.n	800470a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004706:	2301      	movs	r3, #1
 8004708:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	2b00      	cmp	r3, #0
 800470e:	d10a      	bne.n	8004726 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8004710:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004714:	f383 8811 	msr	BASEPRI, r3
 8004718:	f3bf 8f6f 	isb	sy
 800471c:	f3bf 8f4f 	dsb	sy
 8004720:	613b      	str	r3, [r7, #16]
}
 8004722:	bf00      	nop
 8004724:	e7fe      	b.n	8004724 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004726:	697b      	ldr	r3, [r7, #20]
}
 8004728:	4618      	mov	r0, r3
 800472a:	3718      	adds	r7, #24
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	20000ca8 	.word	0x20000ca8
 8004734:	0800565c 	.word	0x0800565c
 8004738:	08004875 	.word	0x08004875
 800473c:	20000cac 	.word	0x20000cac

08004740 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b08a      	sub	sp, #40	; 0x28
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
 800474c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800474e:	2300      	movs	r3, #0
 8004750:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2b00      	cmp	r3, #0
 8004756:	d10a      	bne.n	800476e <xTimerGenericCommand+0x2e>
	__asm volatile
 8004758:	f04f 0350 	mov.w	r3, #80	; 0x50
 800475c:	f383 8811 	msr	BASEPRI, r3
 8004760:	f3bf 8f6f 	isb	sy
 8004764:	f3bf 8f4f 	dsb	sy
 8004768:	623b      	str	r3, [r7, #32]
}
 800476a:	bf00      	nop
 800476c:	e7fe      	b.n	800476c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800476e:	4b1a      	ldr	r3, [pc, #104]	; (80047d8 <xTimerGenericCommand+0x98>)
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	2b00      	cmp	r3, #0
 8004774:	d02a      	beq.n	80047cc <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004776:	68bb      	ldr	r3, [r7, #8]
 8004778:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004782:	68bb      	ldr	r3, [r7, #8]
 8004784:	2b05      	cmp	r3, #5
 8004786:	dc18      	bgt.n	80047ba <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004788:	f7ff feb2 	bl	80044f0 <xTaskGetSchedulerState>
 800478c:	4603      	mov	r3, r0
 800478e:	2b02      	cmp	r3, #2
 8004790:	d109      	bne.n	80047a6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004792:	4b11      	ldr	r3, [pc, #68]	; (80047d8 <xTimerGenericCommand+0x98>)
 8004794:	6818      	ldr	r0, [r3, #0]
 8004796:	f107 0110 	add.w	r1, r7, #16
 800479a:	2300      	movs	r3, #0
 800479c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800479e:	f7fe fca1 	bl	80030e4 <xQueueGenericSend>
 80047a2:	6278      	str	r0, [r7, #36]	; 0x24
 80047a4:	e012      	b.n	80047cc <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80047a6:	4b0c      	ldr	r3, [pc, #48]	; (80047d8 <xTimerGenericCommand+0x98>)
 80047a8:	6818      	ldr	r0, [r3, #0]
 80047aa:	f107 0110 	add.w	r1, r7, #16
 80047ae:	2300      	movs	r3, #0
 80047b0:	2200      	movs	r2, #0
 80047b2:	f7fe fc97 	bl	80030e4 <xQueueGenericSend>
 80047b6:	6278      	str	r0, [r7, #36]	; 0x24
 80047b8:	e008      	b.n	80047cc <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80047ba:	4b07      	ldr	r3, [pc, #28]	; (80047d8 <xTimerGenericCommand+0x98>)
 80047bc:	6818      	ldr	r0, [r3, #0]
 80047be:	f107 0110 	add.w	r1, r7, #16
 80047c2:	2300      	movs	r3, #0
 80047c4:	683a      	ldr	r2, [r7, #0]
 80047c6:	f7fe fd8b 	bl	80032e0 <xQueueGenericSendFromISR>
 80047ca:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80047cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80047ce:	4618      	mov	r0, r3
 80047d0:	3728      	adds	r7, #40	; 0x28
 80047d2:	46bd      	mov	sp, r7
 80047d4:	bd80      	pop	{r7, pc}
 80047d6:	bf00      	nop
 80047d8:	20000ca8 	.word	0x20000ca8

080047dc <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80047dc:	b580      	push	{r7, lr}
 80047de:	b088      	sub	sp, #32
 80047e0:	af02      	add	r7, sp, #8
 80047e2:	6078      	str	r0, [r7, #4]
 80047e4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047e6:	4b22      	ldr	r3, [pc, #136]	; (8004870 <prvProcessExpiredTimer+0x94>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	68db      	ldr	r3, [r3, #12]
 80047ec:	68db      	ldr	r3, [r3, #12]
 80047ee:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	3304      	adds	r3, #4
 80047f4:	4618      	mov	r0, r3
 80047f6:	f7fe fb47 	bl	8002e88 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80047fa:	697b      	ldr	r3, [r7, #20]
 80047fc:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004800:	f003 0304 	and.w	r3, r3, #4
 8004804:	2b00      	cmp	r3, #0
 8004806:	d022      	beq.n	800484e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004808:	697b      	ldr	r3, [r7, #20]
 800480a:	699a      	ldr	r2, [r3, #24]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	18d1      	adds	r1, r2, r3
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	683a      	ldr	r2, [r7, #0]
 8004814:	6978      	ldr	r0, [r7, #20]
 8004816:	f000 f8d1 	bl	80049bc <prvInsertTimerInActiveList>
 800481a:	4603      	mov	r3, r0
 800481c:	2b00      	cmp	r3, #0
 800481e:	d01f      	beq.n	8004860 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004820:	2300      	movs	r3, #0
 8004822:	9300      	str	r3, [sp, #0]
 8004824:	2300      	movs	r3, #0
 8004826:	687a      	ldr	r2, [r7, #4]
 8004828:	2100      	movs	r1, #0
 800482a:	6978      	ldr	r0, [r7, #20]
 800482c:	f7ff ff88 	bl	8004740 <xTimerGenericCommand>
 8004830:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d113      	bne.n	8004860 <prvProcessExpiredTimer+0x84>
	__asm volatile
 8004838:	f04f 0350 	mov.w	r3, #80	; 0x50
 800483c:	f383 8811 	msr	BASEPRI, r3
 8004840:	f3bf 8f6f 	isb	sy
 8004844:	f3bf 8f4f 	dsb	sy
 8004848:	60fb      	str	r3, [r7, #12]
}
 800484a:	bf00      	nop
 800484c:	e7fe      	b.n	800484c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004854:	f023 0301 	bic.w	r3, r3, #1
 8004858:	b2da      	uxtb	r2, r3
 800485a:	697b      	ldr	r3, [r7, #20]
 800485c:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004860:	697b      	ldr	r3, [r7, #20]
 8004862:	6a1b      	ldr	r3, [r3, #32]
 8004864:	6978      	ldr	r0, [r7, #20]
 8004866:	4798      	blx	r3
}
 8004868:	bf00      	nop
 800486a:	3718      	adds	r7, #24
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	20000ca0 	.word	0x20000ca0

08004874 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800487c:	f107 0308 	add.w	r3, r7, #8
 8004880:	4618      	mov	r0, r3
 8004882:	f000 f857 	bl	8004934 <prvGetNextExpireTime>
 8004886:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	4619      	mov	r1, r3
 800488c:	68f8      	ldr	r0, [r7, #12]
 800488e:	f000 f803 	bl	8004898 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8004892:	f000 f8d5 	bl	8004a40 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8004896:	e7f1      	b.n	800487c <prvTimerTask+0x8>

08004898 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8004898:	b580      	push	{r7, lr}
 800489a:	b084      	sub	sp, #16
 800489c:	af00      	add	r7, sp, #0
 800489e:	6078      	str	r0, [r7, #4]
 80048a0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80048a2:	f7ff fa43 	bl	8003d2c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80048a6:	f107 0308 	add.w	r3, r7, #8
 80048aa:	4618      	mov	r0, r3
 80048ac:	f000 f866 	bl	800497c <prvSampleTimeNow>
 80048b0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d130      	bne.n	800491a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d10a      	bne.n	80048d4 <prvProcessTimerOrBlockTask+0x3c>
 80048be:	687a      	ldr	r2, [r7, #4]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	429a      	cmp	r2, r3
 80048c4:	d806      	bhi.n	80048d4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80048c6:	f7ff fa3f 	bl	8003d48 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80048ca:	68f9      	ldr	r1, [r7, #12]
 80048cc:	6878      	ldr	r0, [r7, #4]
 80048ce:	f7ff ff85 	bl	80047dc <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80048d2:	e024      	b.n	800491e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d008      	beq.n	80048ec <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80048da:	4b13      	ldr	r3, [pc, #76]	; (8004928 <prvProcessTimerOrBlockTask+0x90>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d101      	bne.n	80048e8 <prvProcessTimerOrBlockTask+0x50>
 80048e4:	2301      	movs	r3, #1
 80048e6:	e000      	b.n	80048ea <prvProcessTimerOrBlockTask+0x52>
 80048e8:	2300      	movs	r3, #0
 80048ea:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80048ec:	4b0f      	ldr	r3, [pc, #60]	; (800492c <prvProcessTimerOrBlockTask+0x94>)
 80048ee:	6818      	ldr	r0, [r3, #0]
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	1ad3      	subs	r3, r2, r3
 80048f6:	683a      	ldr	r2, [r7, #0]
 80048f8:	4619      	mov	r1, r3
 80048fa:	f7fe ffa7 	bl	800384c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80048fe:	f7ff fa23 	bl	8003d48 <xTaskResumeAll>
 8004902:	4603      	mov	r3, r0
 8004904:	2b00      	cmp	r3, #0
 8004906:	d10a      	bne.n	800491e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8004908:	4b09      	ldr	r3, [pc, #36]	; (8004930 <prvProcessTimerOrBlockTask+0x98>)
 800490a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800490e:	601a      	str	r2, [r3, #0]
 8004910:	f3bf 8f4f 	dsb	sy
 8004914:	f3bf 8f6f 	isb	sy
}
 8004918:	e001      	b.n	800491e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800491a:	f7ff fa15 	bl	8003d48 <xTaskResumeAll>
}
 800491e:	bf00      	nop
 8004920:	3710      	adds	r7, #16
 8004922:	46bd      	mov	sp, r7
 8004924:	bd80      	pop	{r7, pc}
 8004926:	bf00      	nop
 8004928:	20000ca4 	.word	0x20000ca4
 800492c:	20000ca8 	.word	0x20000ca8
 8004930:	e000ed04 	.word	0xe000ed04

08004934 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8004934:	b480      	push	{r7}
 8004936:	b085      	sub	sp, #20
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800493c:	4b0e      	ldr	r3, [pc, #56]	; (8004978 <prvGetNextExpireTime+0x44>)
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	2b00      	cmp	r3, #0
 8004944:	d101      	bne.n	800494a <prvGetNextExpireTime+0x16>
 8004946:	2201      	movs	r2, #1
 8004948:	e000      	b.n	800494c <prvGetNextExpireTime+0x18>
 800494a:	2200      	movs	r2, #0
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	2b00      	cmp	r3, #0
 8004956:	d105      	bne.n	8004964 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004958:	4b07      	ldr	r3, [pc, #28]	; (8004978 <prvGetNextExpireTime+0x44>)
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	68db      	ldr	r3, [r3, #12]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	60fb      	str	r3, [r7, #12]
 8004962:	e001      	b.n	8004968 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8004964:	2300      	movs	r3, #0
 8004966:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8004968:	68fb      	ldr	r3, [r7, #12]
}
 800496a:	4618      	mov	r0, r3
 800496c:	3714      	adds	r7, #20
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	20000ca0 	.word	0x20000ca0

0800497c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800497c:	b580      	push	{r7, lr}
 800497e:	b084      	sub	sp, #16
 8004980:	af00      	add	r7, sp, #0
 8004982:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8004984:	f7ff fa7e 	bl	8003e84 <xTaskGetTickCount>
 8004988:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800498a:	4b0b      	ldr	r3, [pc, #44]	; (80049b8 <prvSampleTimeNow+0x3c>)
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	68fa      	ldr	r2, [r7, #12]
 8004990:	429a      	cmp	r2, r3
 8004992:	d205      	bcs.n	80049a0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8004994:	f000 f936 	bl	8004c04 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2201      	movs	r2, #1
 800499c:	601a      	str	r2, [r3, #0]
 800499e:	e002      	b.n	80049a6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80049a6:	4a04      	ldr	r2, [pc, #16]	; (80049b8 <prvSampleTimeNow+0x3c>)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80049ac:	68fb      	ldr	r3, [r7, #12]
}
 80049ae:	4618      	mov	r0, r3
 80049b0:	3710      	adds	r7, #16
 80049b2:	46bd      	mov	sp, r7
 80049b4:	bd80      	pop	{r7, pc}
 80049b6:	bf00      	nop
 80049b8:	20000cb0 	.word	0x20000cb0

080049bc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b086      	sub	sp, #24
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	607a      	str	r2, [r7, #4]
 80049c8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80049ca:	2300      	movs	r3, #0
 80049cc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	68ba      	ldr	r2, [r7, #8]
 80049d2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	68fa      	ldr	r2, [r7, #12]
 80049d8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80049da:	68ba      	ldr	r2, [r7, #8]
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	429a      	cmp	r2, r3
 80049e0:	d812      	bhi.n	8004a08 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049e2:	687a      	ldr	r2, [r7, #4]
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	1ad2      	subs	r2, r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	699b      	ldr	r3, [r3, #24]
 80049ec:	429a      	cmp	r2, r3
 80049ee:	d302      	bcc.n	80049f6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80049f0:	2301      	movs	r3, #1
 80049f2:	617b      	str	r3, [r7, #20]
 80049f4:	e01b      	b.n	8004a2e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80049f6:	4b10      	ldr	r3, [pc, #64]	; (8004a38 <prvInsertTimerInActiveList+0x7c>)
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	3304      	adds	r3, #4
 80049fe:	4619      	mov	r1, r3
 8004a00:	4610      	mov	r0, r2
 8004a02:	f7fe fa08 	bl	8002e16 <vListInsert>
 8004a06:	e012      	b.n	8004a2e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	429a      	cmp	r2, r3
 8004a0e:	d206      	bcs.n	8004a1e <prvInsertTimerInActiveList+0x62>
 8004a10:	68ba      	ldr	r2, [r7, #8]
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	429a      	cmp	r2, r3
 8004a16:	d302      	bcc.n	8004a1e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8004a18:	2301      	movs	r3, #1
 8004a1a:	617b      	str	r3, [r7, #20]
 8004a1c:	e007      	b.n	8004a2e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004a1e:	4b07      	ldr	r3, [pc, #28]	; (8004a3c <prvInsertTimerInActiveList+0x80>)
 8004a20:	681a      	ldr	r2, [r3, #0]
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	3304      	adds	r3, #4
 8004a26:	4619      	mov	r1, r3
 8004a28:	4610      	mov	r0, r2
 8004a2a:	f7fe f9f4 	bl	8002e16 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8004a2e:	697b      	ldr	r3, [r7, #20]
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3718      	adds	r7, #24
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}
 8004a38:	20000ca4 	.word	0x20000ca4
 8004a3c:	20000ca0 	.word	0x20000ca0

08004a40 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8004a40:	b580      	push	{r7, lr}
 8004a42:	b08e      	sub	sp, #56	; 0x38
 8004a44:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004a46:	e0ca      	b.n	8004bde <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	da18      	bge.n	8004a80 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8004a4e:	1d3b      	adds	r3, r7, #4
 8004a50:	3304      	adds	r3, #4
 8004a52:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8004a54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d10a      	bne.n	8004a70 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8004a5a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004a5e:	f383 8811 	msr	BASEPRI, r3
 8004a62:	f3bf 8f6f 	isb	sy
 8004a66:	f3bf 8f4f 	dsb	sy
 8004a6a:	61fb      	str	r3, [r7, #28]
}
 8004a6c:	bf00      	nop
 8004a6e:	e7fe      	b.n	8004a6e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8004a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a76:	6850      	ldr	r0, [r2, #4]
 8004a78:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004a7a:	6892      	ldr	r2, [r2, #8]
 8004a7c:	4611      	mov	r1, r2
 8004a7e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	f2c0 80ab 	blt.w	8004bde <prvProcessReceivedCommands+0x19e>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8004a8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a8e:	695b      	ldr	r3, [r3, #20]
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d004      	beq.n	8004a9e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004a94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a96:	3304      	adds	r3, #4
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f7fe f9f5 	bl	8002e88 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8004a9e:	463b      	mov	r3, r7
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f7ff ff6b 	bl	800497c <prvSampleTimeNow>
 8004aa6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2b09      	cmp	r3, #9
 8004aac:	f200 8096 	bhi.w	8004bdc <prvProcessReceivedCommands+0x19c>
 8004ab0:	a201      	add	r2, pc, #4	; (adr r2, 8004ab8 <prvProcessReceivedCommands+0x78>)
 8004ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ab6:	bf00      	nop
 8004ab8:	08004ae1 	.word	0x08004ae1
 8004abc:	08004ae1 	.word	0x08004ae1
 8004ac0:	08004ae1 	.word	0x08004ae1
 8004ac4:	08004b55 	.word	0x08004b55
 8004ac8:	08004b69 	.word	0x08004b69
 8004acc:	08004bb3 	.word	0x08004bb3
 8004ad0:	08004ae1 	.word	0x08004ae1
 8004ad4:	08004ae1 	.word	0x08004ae1
 8004ad8:	08004b55 	.word	0x08004b55
 8004adc:	08004b69 	.word	0x08004b69
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004ae0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae2:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004ae6:	f043 0301 	orr.w	r3, r3, #1
 8004aea:	b2da      	uxtb	r2, r3
 8004aec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aee:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8004af2:	68ba      	ldr	r2, [r7, #8]
 8004af4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004af6:	699b      	ldr	r3, [r3, #24]
 8004af8:	18d1      	adds	r1, r2, r3
 8004afa:	68bb      	ldr	r3, [r7, #8]
 8004afc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004afe:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b00:	f7ff ff5c 	bl	80049bc <prvInsertTimerInActiveList>
 8004b04:	4603      	mov	r3, r0
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	d069      	beq.n	8004bde <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b0c:	6a1b      	ldr	r3, [r3, #32]
 8004b0e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b10:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004b12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b14:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004b18:	f003 0304 	and.w	r3, r3, #4
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d05e      	beq.n	8004bde <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8004b20:	68ba      	ldr	r2, [r7, #8]
 8004b22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b24:	699b      	ldr	r3, [r3, #24]
 8004b26:	441a      	add	r2, r3
 8004b28:	2300      	movs	r3, #0
 8004b2a:	9300      	str	r3, [sp, #0]
 8004b2c:	2300      	movs	r3, #0
 8004b2e:	2100      	movs	r1, #0
 8004b30:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004b32:	f7ff fe05 	bl	8004740 <xTimerGenericCommand>
 8004b36:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8004b38:	6a3b      	ldr	r3, [r7, #32]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d14f      	bne.n	8004bde <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8004b3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b42:	f383 8811 	msr	BASEPRI, r3
 8004b46:	f3bf 8f6f 	isb	sy
 8004b4a:	f3bf 8f4f 	dsb	sy
 8004b4e:	61bb      	str	r3, [r7, #24]
}
 8004b50:	bf00      	nop
 8004b52:	e7fe      	b.n	8004b52 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004b54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b56:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004b5a:	f023 0301 	bic.w	r3, r3, #1
 8004b5e:	b2da      	uxtb	r2, r3
 8004b60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b62:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8004b66:	e03a      	b.n	8004bde <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8004b68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b6a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004b6e:	f043 0301 	orr.w	r3, r3, #1
 8004b72:	b2da      	uxtb	r2, r3
 8004b74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b76:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8004b7a:	68ba      	ldr	r2, [r7, #8]
 8004b7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b7e:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8004b80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b82:	699b      	ldr	r3, [r3, #24]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d10a      	bne.n	8004b9e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8004b88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004b8c:	f383 8811 	msr	BASEPRI, r3
 8004b90:	f3bf 8f6f 	isb	sy
 8004b94:	f3bf 8f4f 	dsb	sy
 8004b98:	617b      	str	r3, [r7, #20]
}
 8004b9a:	bf00      	nop
 8004b9c:	e7fe      	b.n	8004b9c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8004b9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ba0:	699a      	ldr	r2, [r3, #24]
 8004ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba4:	18d1      	adds	r1, r2, r3
 8004ba6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ba8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004baa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004bac:	f7ff ff06 	bl	80049bc <prvInsertTimerInActiveList>
					break;
 8004bb0:	e015      	b.n	8004bde <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8004bb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bb4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004bb8:	f003 0302 	and.w	r3, r3, #2
 8004bbc:	2b00      	cmp	r3, #0
 8004bbe:	d103      	bne.n	8004bc8 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8004bc0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8004bc2:	f000 fbdd 	bl	8005380 <vPortFree>
 8004bc6:	e00a      	b.n	8004bde <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8004bc8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bca:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004bce:	f023 0301 	bic.w	r3, r3, #1
 8004bd2:	b2da      	uxtb	r2, r3
 8004bd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004bd6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8004bda:	e000      	b.n	8004bde <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
 8004bdc:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8004bde:	4b08      	ldr	r3, [pc, #32]	; (8004c00 <prvProcessReceivedCommands+0x1c0>)
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	1d39      	adds	r1, r7, #4
 8004be4:	2200      	movs	r2, #0
 8004be6:	4618      	mov	r0, r3
 8004be8:	f7fe fc16 	bl	8003418 <xQueueReceive>
 8004bec:	4603      	mov	r3, r0
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	f47f af2a 	bne.w	8004a48 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8004bf4:	bf00      	nop
 8004bf6:	bf00      	nop
 8004bf8:	3730      	adds	r7, #48	; 0x30
 8004bfa:	46bd      	mov	sp, r7
 8004bfc:	bd80      	pop	{r7, pc}
 8004bfe:	bf00      	nop
 8004c00:	20000ca8 	.word	0x20000ca8

08004c04 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b088      	sub	sp, #32
 8004c08:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004c0a:	e048      	b.n	8004c9e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8004c0c:	4b2d      	ldr	r3, [pc, #180]	; (8004cc4 <prvSwitchTimerLists+0xc0>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c16:	4b2b      	ldr	r3, [pc, #172]	; (8004cc4 <prvSwitchTimerLists+0xc0>)
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	68db      	ldr	r3, [r3, #12]
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	3304      	adds	r3, #4
 8004c24:	4618      	mov	r0, r3
 8004c26:	f7fe f92f 	bl	8002e88 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	6a1b      	ldr	r3, [r3, #32]
 8004c2e:	68f8      	ldr	r0, [r7, #12]
 8004c30:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004c38:	f003 0304 	and.w	r3, r3, #4
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d02e      	beq.n	8004c9e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	699b      	ldr	r3, [r3, #24]
 8004c44:	693a      	ldr	r2, [r7, #16]
 8004c46:	4413      	add	r3, r2
 8004c48:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8004c4a:	68ba      	ldr	r2, [r7, #8]
 8004c4c:	693b      	ldr	r3, [r7, #16]
 8004c4e:	429a      	cmp	r2, r3
 8004c50:	d90e      	bls.n	8004c70 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	68ba      	ldr	r2, [r7, #8]
 8004c56:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	68fa      	ldr	r2, [r7, #12]
 8004c5c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8004c5e:	4b19      	ldr	r3, [pc, #100]	; (8004cc4 <prvSwitchTimerLists+0xc0>)
 8004c60:	681a      	ldr	r2, [r3, #0]
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	3304      	adds	r3, #4
 8004c66:	4619      	mov	r1, r3
 8004c68:	4610      	mov	r0, r2
 8004c6a:	f7fe f8d4 	bl	8002e16 <vListInsert>
 8004c6e:	e016      	b.n	8004c9e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004c70:	2300      	movs	r3, #0
 8004c72:	9300      	str	r3, [sp, #0]
 8004c74:	2300      	movs	r3, #0
 8004c76:	693a      	ldr	r2, [r7, #16]
 8004c78:	2100      	movs	r1, #0
 8004c7a:	68f8      	ldr	r0, [r7, #12]
 8004c7c:	f7ff fd60 	bl	8004740 <xTimerGenericCommand>
 8004c80:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d10a      	bne.n	8004c9e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8004c88:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c8c:	f383 8811 	msr	BASEPRI, r3
 8004c90:	f3bf 8f6f 	isb	sy
 8004c94:	f3bf 8f4f 	dsb	sy
 8004c98:	603b      	str	r3, [r7, #0]
}
 8004c9a:	bf00      	nop
 8004c9c:	e7fe      	b.n	8004c9c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8004c9e:	4b09      	ldr	r3, [pc, #36]	; (8004cc4 <prvSwitchTimerLists+0xc0>)
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d1b1      	bne.n	8004c0c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8004ca8:	4b06      	ldr	r3, [pc, #24]	; (8004cc4 <prvSwitchTimerLists+0xc0>)
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8004cae:	4b06      	ldr	r3, [pc, #24]	; (8004cc8 <prvSwitchTimerLists+0xc4>)
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	4a04      	ldr	r2, [pc, #16]	; (8004cc4 <prvSwitchTimerLists+0xc0>)
 8004cb4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8004cb6:	4a04      	ldr	r2, [pc, #16]	; (8004cc8 <prvSwitchTimerLists+0xc4>)
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	6013      	str	r3, [r2, #0]
}
 8004cbc:	bf00      	nop
 8004cbe:	3718      	adds	r7, #24
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bd80      	pop	{r7, pc}
 8004cc4:	20000ca0 	.word	0x20000ca0
 8004cc8:	20000ca4 	.word	0x20000ca4

08004ccc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b082      	sub	sp, #8
 8004cd0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8004cd2:	f000 f967 	bl	8004fa4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8004cd6:	4b15      	ldr	r3, [pc, #84]	; (8004d2c <prvCheckForValidListAndQueue+0x60>)
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d120      	bne.n	8004d20 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8004cde:	4814      	ldr	r0, [pc, #80]	; (8004d30 <prvCheckForValidListAndQueue+0x64>)
 8004ce0:	f7fe f848 	bl	8002d74 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8004ce4:	4813      	ldr	r0, [pc, #76]	; (8004d34 <prvCheckForValidListAndQueue+0x68>)
 8004ce6:	f7fe f845 	bl	8002d74 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004cea:	4b13      	ldr	r3, [pc, #76]	; (8004d38 <prvCheckForValidListAndQueue+0x6c>)
 8004cec:	4a10      	ldr	r2, [pc, #64]	; (8004d30 <prvCheckForValidListAndQueue+0x64>)
 8004cee:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004cf0:	4b12      	ldr	r3, [pc, #72]	; (8004d3c <prvCheckForValidListAndQueue+0x70>)
 8004cf2:	4a10      	ldr	r2, [pc, #64]	; (8004d34 <prvCheckForValidListAndQueue+0x68>)
 8004cf4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	9300      	str	r3, [sp, #0]
 8004cfa:	4b11      	ldr	r3, [pc, #68]	; (8004d40 <prvCheckForValidListAndQueue+0x74>)
 8004cfc:	4a11      	ldr	r2, [pc, #68]	; (8004d44 <prvCheckForValidListAndQueue+0x78>)
 8004cfe:	2110      	movs	r1, #16
 8004d00:	200a      	movs	r0, #10
 8004d02:	f7fe f953 	bl	8002fac <xQueueGenericCreateStatic>
 8004d06:	4603      	mov	r3, r0
 8004d08:	4a08      	ldr	r2, [pc, #32]	; (8004d2c <prvCheckForValidListAndQueue+0x60>)
 8004d0a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8004d0c:	4b07      	ldr	r3, [pc, #28]	; (8004d2c <prvCheckForValidListAndQueue+0x60>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d005      	beq.n	8004d20 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004d14:	4b05      	ldr	r3, [pc, #20]	; (8004d2c <prvCheckForValidListAndQueue+0x60>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	490b      	ldr	r1, [pc, #44]	; (8004d48 <prvCheckForValidListAndQueue+0x7c>)
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	f7fe fd6c 	bl	80037f8 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004d20:	f000 f970 	bl	8005004 <vPortExitCritical>
}
 8004d24:	bf00      	nop
 8004d26:	46bd      	mov	sp, r7
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	20000ca8 	.word	0x20000ca8
 8004d30:	20000c78 	.word	0x20000c78
 8004d34:	20000c8c 	.word	0x20000c8c
 8004d38:	20000ca0 	.word	0x20000ca0
 8004d3c:	20000ca4 	.word	0x20000ca4
 8004d40:	20000d54 	.word	0x20000d54
 8004d44:	20000cb4 	.word	0x20000cb4
 8004d48:	08005664 	.word	0x08005664

08004d4c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b085      	sub	sp, #20
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	60f8      	str	r0, [r7, #12]
 8004d54:	60b9      	str	r1, [r7, #8]
 8004d56:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	3b04      	subs	r3, #4
 8004d5c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004d64:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	3b04      	subs	r3, #4
 8004d6a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004d6c:	68bb      	ldr	r3, [r7, #8]
 8004d6e:	f023 0201 	bic.w	r2, r3, #1
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	3b04      	subs	r3, #4
 8004d7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004d7c:	4a0c      	ldr	r2, [pc, #48]	; (8004db0 <pxPortInitialiseStack+0x64>)
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	3b14      	subs	r3, #20
 8004d86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	3b04      	subs	r3, #4
 8004d92:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	f06f 0202 	mvn.w	r2, #2
 8004d9a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	3b20      	subs	r3, #32
 8004da0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004da2:	68fb      	ldr	r3, [r7, #12]
}
 8004da4:	4618      	mov	r0, r3
 8004da6:	3714      	adds	r7, #20
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr
 8004db0:	08004db5 	.word	0x08004db5

08004db4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004db4:	b480      	push	{r7}
 8004db6:	b085      	sub	sp, #20
 8004db8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004dba:	2300      	movs	r3, #0
 8004dbc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004dbe:	4b12      	ldr	r3, [pc, #72]	; (8004e08 <prvTaskExitError+0x54>)
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004dc6:	d00a      	beq.n	8004dde <prvTaskExitError+0x2a>
	__asm volatile
 8004dc8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004dcc:	f383 8811 	msr	BASEPRI, r3
 8004dd0:	f3bf 8f6f 	isb	sy
 8004dd4:	f3bf 8f4f 	dsb	sy
 8004dd8:	60fb      	str	r3, [r7, #12]
}
 8004dda:	bf00      	nop
 8004ddc:	e7fe      	b.n	8004ddc <prvTaskExitError+0x28>
	__asm volatile
 8004dde:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004de2:	f383 8811 	msr	BASEPRI, r3
 8004de6:	f3bf 8f6f 	isb	sy
 8004dea:	f3bf 8f4f 	dsb	sy
 8004dee:	60bb      	str	r3, [r7, #8]
}
 8004df0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8004df2:	bf00      	nop
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d0fc      	beq.n	8004df4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8004dfa:	bf00      	nop
 8004dfc:	bf00      	nop
 8004dfe:	3714      	adds	r7, #20
 8004e00:	46bd      	mov	sp, r7
 8004e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e06:	4770      	bx	lr
 8004e08:	2000000c 	.word	0x2000000c
 8004e0c:	00000000 	.word	0x00000000

08004e10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8004e10:	4b07      	ldr	r3, [pc, #28]	; (8004e30 <pxCurrentTCBConst2>)
 8004e12:	6819      	ldr	r1, [r3, #0]
 8004e14:	6808      	ldr	r0, [r1, #0]
 8004e16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e1a:	f380 8809 	msr	PSP, r0
 8004e1e:	f3bf 8f6f 	isb	sy
 8004e22:	f04f 0000 	mov.w	r0, #0
 8004e26:	f380 8811 	msr	BASEPRI, r0
 8004e2a:	4770      	bx	lr
 8004e2c:	f3af 8000 	nop.w

08004e30 <pxCurrentTCBConst2>:
 8004e30:	20000778 	.word	0x20000778
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8004e34:	bf00      	nop
 8004e36:	bf00      	nop

08004e38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8004e38:	4808      	ldr	r0, [pc, #32]	; (8004e5c <prvPortStartFirstTask+0x24>)
 8004e3a:	6800      	ldr	r0, [r0, #0]
 8004e3c:	6800      	ldr	r0, [r0, #0]
 8004e3e:	f380 8808 	msr	MSP, r0
 8004e42:	f04f 0000 	mov.w	r0, #0
 8004e46:	f380 8814 	msr	CONTROL, r0
 8004e4a:	b662      	cpsie	i
 8004e4c:	b661      	cpsie	f
 8004e4e:	f3bf 8f4f 	dsb	sy
 8004e52:	f3bf 8f6f 	isb	sy
 8004e56:	df00      	svc	0
 8004e58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8004e5a:	bf00      	nop
 8004e5c:	e000ed08 	.word	0xe000ed08

08004e60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b086      	sub	sp, #24
 8004e64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8004e66:	4b46      	ldr	r3, [pc, #280]	; (8004f80 <xPortStartScheduler+0x120>)
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	4a46      	ldr	r2, [pc, #280]	; (8004f84 <xPortStartScheduler+0x124>)
 8004e6c:	4293      	cmp	r3, r2
 8004e6e:	d10a      	bne.n	8004e86 <xPortStartScheduler+0x26>
	__asm volatile
 8004e70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e74:	f383 8811 	msr	BASEPRI, r3
 8004e78:	f3bf 8f6f 	isb	sy
 8004e7c:	f3bf 8f4f 	dsb	sy
 8004e80:	613b      	str	r3, [r7, #16]
}
 8004e82:	bf00      	nop
 8004e84:	e7fe      	b.n	8004e84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8004e86:	4b3e      	ldr	r3, [pc, #248]	; (8004f80 <xPortStartScheduler+0x120>)
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	4a3f      	ldr	r2, [pc, #252]	; (8004f88 <xPortStartScheduler+0x128>)
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d10a      	bne.n	8004ea6 <xPortStartScheduler+0x46>
	__asm volatile
 8004e90:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e94:	f383 8811 	msr	BASEPRI, r3
 8004e98:	f3bf 8f6f 	isb	sy
 8004e9c:	f3bf 8f4f 	dsb	sy
 8004ea0:	60fb      	str	r3, [r7, #12]
}
 8004ea2:	bf00      	nop
 8004ea4:	e7fe      	b.n	8004ea4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8004ea6:	4b39      	ldr	r3, [pc, #228]	; (8004f8c <xPortStartScheduler+0x12c>)
 8004ea8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	781b      	ldrb	r3, [r3, #0]
 8004eae:	b2db      	uxtb	r3, r3
 8004eb0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8004eb2:	697b      	ldr	r3, [r7, #20]
 8004eb4:	22ff      	movs	r2, #255	; 0xff
 8004eb6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	781b      	ldrb	r3, [r3, #0]
 8004ebc:	b2db      	uxtb	r3, r3
 8004ebe:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8004ec0:	78fb      	ldrb	r3, [r7, #3]
 8004ec2:	b2db      	uxtb	r3, r3
 8004ec4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004ec8:	b2da      	uxtb	r2, r3
 8004eca:	4b31      	ldr	r3, [pc, #196]	; (8004f90 <xPortStartScheduler+0x130>)
 8004ecc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8004ece:	4b31      	ldr	r3, [pc, #196]	; (8004f94 <xPortStartScheduler+0x134>)
 8004ed0:	2207      	movs	r2, #7
 8004ed2:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004ed4:	e009      	b.n	8004eea <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8004ed6:	4b2f      	ldr	r3, [pc, #188]	; (8004f94 <xPortStartScheduler+0x134>)
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	3b01      	subs	r3, #1
 8004edc:	4a2d      	ldr	r2, [pc, #180]	; (8004f94 <xPortStartScheduler+0x134>)
 8004ede:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8004ee0:	78fb      	ldrb	r3, [r7, #3]
 8004ee2:	b2db      	uxtb	r3, r3
 8004ee4:	005b      	lsls	r3, r3, #1
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8004eea:	78fb      	ldrb	r3, [r7, #3]
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ef2:	2b80      	cmp	r3, #128	; 0x80
 8004ef4:	d0ef      	beq.n	8004ed6 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8004ef6:	4b27      	ldr	r3, [pc, #156]	; (8004f94 <xPortStartScheduler+0x134>)
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f1c3 0307 	rsb	r3, r3, #7
 8004efe:	2b04      	cmp	r3, #4
 8004f00:	d00a      	beq.n	8004f18 <xPortStartScheduler+0xb8>
	__asm volatile
 8004f02:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004f06:	f383 8811 	msr	BASEPRI, r3
 8004f0a:	f3bf 8f6f 	isb	sy
 8004f0e:	f3bf 8f4f 	dsb	sy
 8004f12:	60bb      	str	r3, [r7, #8]
}
 8004f14:	bf00      	nop
 8004f16:	e7fe      	b.n	8004f16 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8004f18:	4b1e      	ldr	r3, [pc, #120]	; (8004f94 <xPortStartScheduler+0x134>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	021b      	lsls	r3, r3, #8
 8004f1e:	4a1d      	ldr	r2, [pc, #116]	; (8004f94 <xPortStartScheduler+0x134>)
 8004f20:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8004f22:	4b1c      	ldr	r3, [pc, #112]	; (8004f94 <xPortStartScheduler+0x134>)
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8004f2a:	4a1a      	ldr	r2, [pc, #104]	; (8004f94 <xPortStartScheduler+0x134>)
 8004f2c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	b2da      	uxtb	r2, r3
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8004f36:	4b18      	ldr	r3, [pc, #96]	; (8004f98 <xPortStartScheduler+0x138>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a17      	ldr	r2, [pc, #92]	; (8004f98 <xPortStartScheduler+0x138>)
 8004f3c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004f40:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8004f42:	4b15      	ldr	r3, [pc, #84]	; (8004f98 <xPortStartScheduler+0x138>)
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	4a14      	ldr	r2, [pc, #80]	; (8004f98 <xPortStartScheduler+0x138>)
 8004f48:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8004f4c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8004f4e:	f000 f8dd 	bl	800510c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8004f52:	4b12      	ldr	r3, [pc, #72]	; (8004f9c <xPortStartScheduler+0x13c>)
 8004f54:	2200      	movs	r2, #0
 8004f56:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8004f58:	f000 f8fc 	bl	8005154 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8004f5c:	4b10      	ldr	r3, [pc, #64]	; (8004fa0 <xPortStartScheduler+0x140>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a0f      	ldr	r2, [pc, #60]	; (8004fa0 <xPortStartScheduler+0x140>)
 8004f62:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8004f66:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8004f68:	f7ff ff66 	bl	8004e38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8004f6c:	f7ff f854 	bl	8004018 <vTaskSwitchContext>
	prvTaskExitError();
 8004f70:	f7ff ff20 	bl	8004db4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8004f74:	2300      	movs	r3, #0
}
 8004f76:	4618      	mov	r0, r3
 8004f78:	3718      	adds	r7, #24
 8004f7a:	46bd      	mov	sp, r7
 8004f7c:	bd80      	pop	{r7, pc}
 8004f7e:	bf00      	nop
 8004f80:	e000ed00 	.word	0xe000ed00
 8004f84:	410fc271 	.word	0x410fc271
 8004f88:	410fc270 	.word	0x410fc270
 8004f8c:	e000e400 	.word	0xe000e400
 8004f90:	20000da4 	.word	0x20000da4
 8004f94:	20000da8 	.word	0x20000da8
 8004f98:	e000ed20 	.word	0xe000ed20
 8004f9c:	2000000c 	.word	0x2000000c
 8004fa0:	e000ef34 	.word	0xe000ef34

08004fa4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8004fa4:	b480      	push	{r7}
 8004fa6:	b083      	sub	sp, #12
 8004fa8:	af00      	add	r7, sp, #0
	__asm volatile
 8004faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fae:	f383 8811 	msr	BASEPRI, r3
 8004fb2:	f3bf 8f6f 	isb	sy
 8004fb6:	f3bf 8f4f 	dsb	sy
 8004fba:	607b      	str	r3, [r7, #4]
}
 8004fbc:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8004fbe:	4b0f      	ldr	r3, [pc, #60]	; (8004ffc <vPortEnterCritical+0x58>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	3301      	adds	r3, #1
 8004fc4:	4a0d      	ldr	r2, [pc, #52]	; (8004ffc <vPortEnterCritical+0x58>)
 8004fc6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8004fc8:	4b0c      	ldr	r3, [pc, #48]	; (8004ffc <vPortEnterCritical+0x58>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d10f      	bne.n	8004ff0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8004fd0:	4b0b      	ldr	r3, [pc, #44]	; (8005000 <vPortEnterCritical+0x5c>)
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	b2db      	uxtb	r3, r3
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d00a      	beq.n	8004ff0 <vPortEnterCritical+0x4c>
	__asm volatile
 8004fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004fde:	f383 8811 	msr	BASEPRI, r3
 8004fe2:	f3bf 8f6f 	isb	sy
 8004fe6:	f3bf 8f4f 	dsb	sy
 8004fea:	603b      	str	r3, [r7, #0]
}
 8004fec:	bf00      	nop
 8004fee:	e7fe      	b.n	8004fee <vPortEnterCritical+0x4a>
	}
}
 8004ff0:	bf00      	nop
 8004ff2:	370c      	adds	r7, #12
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ffa:	4770      	bx	lr
 8004ffc:	2000000c 	.word	0x2000000c
 8005000:	e000ed04 	.word	0xe000ed04

08005004 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005004:	b480      	push	{r7}
 8005006:	b083      	sub	sp, #12
 8005008:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800500a:	4b12      	ldr	r3, [pc, #72]	; (8005054 <vPortExitCritical+0x50>)
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d10a      	bne.n	8005028 <vPortExitCritical+0x24>
	__asm volatile
 8005012:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005016:	f383 8811 	msr	BASEPRI, r3
 800501a:	f3bf 8f6f 	isb	sy
 800501e:	f3bf 8f4f 	dsb	sy
 8005022:	607b      	str	r3, [r7, #4]
}
 8005024:	bf00      	nop
 8005026:	e7fe      	b.n	8005026 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005028:	4b0a      	ldr	r3, [pc, #40]	; (8005054 <vPortExitCritical+0x50>)
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	3b01      	subs	r3, #1
 800502e:	4a09      	ldr	r2, [pc, #36]	; (8005054 <vPortExitCritical+0x50>)
 8005030:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005032:	4b08      	ldr	r3, [pc, #32]	; (8005054 <vPortExitCritical+0x50>)
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d105      	bne.n	8005046 <vPortExitCritical+0x42>
 800503a:	2300      	movs	r3, #0
 800503c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	f383 8811 	msr	BASEPRI, r3
}
 8005044:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005046:	bf00      	nop
 8005048:	370c      	adds	r7, #12
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr
 8005052:	bf00      	nop
 8005054:	2000000c 	.word	0x2000000c
	...

08005060 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005060:	f3ef 8009 	mrs	r0, PSP
 8005064:	f3bf 8f6f 	isb	sy
 8005068:	4b15      	ldr	r3, [pc, #84]	; (80050c0 <pxCurrentTCBConst>)
 800506a:	681a      	ldr	r2, [r3, #0]
 800506c:	f01e 0f10 	tst.w	lr, #16
 8005070:	bf08      	it	eq
 8005072:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005076:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800507a:	6010      	str	r0, [r2, #0]
 800507c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005080:	f04f 0050 	mov.w	r0, #80	; 0x50
 8005084:	f380 8811 	msr	BASEPRI, r0
 8005088:	f3bf 8f4f 	dsb	sy
 800508c:	f3bf 8f6f 	isb	sy
 8005090:	f7fe ffc2 	bl	8004018 <vTaskSwitchContext>
 8005094:	f04f 0000 	mov.w	r0, #0
 8005098:	f380 8811 	msr	BASEPRI, r0
 800509c:	bc09      	pop	{r0, r3}
 800509e:	6819      	ldr	r1, [r3, #0]
 80050a0:	6808      	ldr	r0, [r1, #0]
 80050a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80050a6:	f01e 0f10 	tst.w	lr, #16
 80050aa:	bf08      	it	eq
 80050ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80050b0:	f380 8809 	msr	PSP, r0
 80050b4:	f3bf 8f6f 	isb	sy
 80050b8:	4770      	bx	lr
 80050ba:	bf00      	nop
 80050bc:	f3af 8000 	nop.w

080050c0 <pxCurrentTCBConst>:
 80050c0:	20000778 	.word	0x20000778
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80050c4:	bf00      	nop
 80050c6:	bf00      	nop

080050c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b082      	sub	sp, #8
 80050cc:	af00      	add	r7, sp, #0
	__asm volatile
 80050ce:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050d2:	f383 8811 	msr	BASEPRI, r3
 80050d6:	f3bf 8f6f 	isb	sy
 80050da:	f3bf 8f4f 	dsb	sy
 80050de:	607b      	str	r3, [r7, #4]
}
 80050e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80050e2:	f7fe fedf 	bl	8003ea4 <xTaskIncrementTick>
 80050e6:	4603      	mov	r3, r0
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	d003      	beq.n	80050f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80050ec:	4b06      	ldr	r3, [pc, #24]	; (8005108 <xPortSysTickHandler+0x40>)
 80050ee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80050f2:	601a      	str	r2, [r3, #0]
 80050f4:	2300      	movs	r3, #0
 80050f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	f383 8811 	msr	BASEPRI, r3
}
 80050fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005100:	bf00      	nop
 8005102:	3708      	adds	r7, #8
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}
 8005108:	e000ed04 	.word	0xe000ed04

0800510c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800510c:	b480      	push	{r7}
 800510e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005110:	4b0b      	ldr	r3, [pc, #44]	; (8005140 <vPortSetupTimerInterrupt+0x34>)
 8005112:	2200      	movs	r2, #0
 8005114:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005116:	4b0b      	ldr	r3, [pc, #44]	; (8005144 <vPortSetupTimerInterrupt+0x38>)
 8005118:	2200      	movs	r2, #0
 800511a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800511c:	4b0a      	ldr	r3, [pc, #40]	; (8005148 <vPortSetupTimerInterrupt+0x3c>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	4a0a      	ldr	r2, [pc, #40]	; (800514c <vPortSetupTimerInterrupt+0x40>)
 8005122:	fba2 2303 	umull	r2, r3, r2, r3
 8005126:	099b      	lsrs	r3, r3, #6
 8005128:	4a09      	ldr	r2, [pc, #36]	; (8005150 <vPortSetupTimerInterrupt+0x44>)
 800512a:	3b01      	subs	r3, #1
 800512c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800512e:	4b04      	ldr	r3, [pc, #16]	; (8005140 <vPortSetupTimerInterrupt+0x34>)
 8005130:	2207      	movs	r2, #7
 8005132:	601a      	str	r2, [r3, #0]
}
 8005134:	bf00      	nop
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr
 800513e:	bf00      	nop
 8005140:	e000e010 	.word	0xe000e010
 8005144:	e000e018 	.word	0xe000e018
 8005148:	20000000 	.word	0x20000000
 800514c:	10624dd3 	.word	0x10624dd3
 8005150:	e000e014 	.word	0xe000e014

08005154 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005154:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005164 <vPortEnableVFP+0x10>
 8005158:	6801      	ldr	r1, [r0, #0]
 800515a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800515e:	6001      	str	r1, [r0, #0]
 8005160:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005162:	bf00      	nop
 8005164:	e000ed88 	.word	0xe000ed88

08005168 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005168:	b480      	push	{r7}
 800516a:	b085      	sub	sp, #20
 800516c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800516e:	f3ef 8305 	mrs	r3, IPSR
 8005172:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	2b0f      	cmp	r3, #15
 8005178:	d914      	bls.n	80051a4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800517a:	4a17      	ldr	r2, [pc, #92]	; (80051d8 <vPortValidateInterruptPriority+0x70>)
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	4413      	add	r3, r2
 8005180:	781b      	ldrb	r3, [r3, #0]
 8005182:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005184:	4b15      	ldr	r3, [pc, #84]	; (80051dc <vPortValidateInterruptPriority+0x74>)
 8005186:	781b      	ldrb	r3, [r3, #0]
 8005188:	7afa      	ldrb	r2, [r7, #11]
 800518a:	429a      	cmp	r2, r3
 800518c:	d20a      	bcs.n	80051a4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800518e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005192:	f383 8811 	msr	BASEPRI, r3
 8005196:	f3bf 8f6f 	isb	sy
 800519a:	f3bf 8f4f 	dsb	sy
 800519e:	607b      	str	r3, [r7, #4]
}
 80051a0:	bf00      	nop
 80051a2:	e7fe      	b.n	80051a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80051a4:	4b0e      	ldr	r3, [pc, #56]	; (80051e0 <vPortValidateInterruptPriority+0x78>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80051ac:	4b0d      	ldr	r3, [pc, #52]	; (80051e4 <vPortValidateInterruptPriority+0x7c>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	429a      	cmp	r2, r3
 80051b2:	d90a      	bls.n	80051ca <vPortValidateInterruptPriority+0x62>
	__asm volatile
 80051b4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051b8:	f383 8811 	msr	BASEPRI, r3
 80051bc:	f3bf 8f6f 	isb	sy
 80051c0:	f3bf 8f4f 	dsb	sy
 80051c4:	603b      	str	r3, [r7, #0]
}
 80051c6:	bf00      	nop
 80051c8:	e7fe      	b.n	80051c8 <vPortValidateInterruptPriority+0x60>
	}
 80051ca:	bf00      	nop
 80051cc:	3714      	adds	r7, #20
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr
 80051d6:	bf00      	nop
 80051d8:	e000e3f0 	.word	0xe000e3f0
 80051dc:	20000da4 	.word	0x20000da4
 80051e0:	e000ed0c 	.word	0xe000ed0c
 80051e4:	20000da8 	.word	0x20000da8

080051e8 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80051e8:	b580      	push	{r7, lr}
 80051ea:	b08a      	sub	sp, #40	; 0x28
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80051f0:	2300      	movs	r3, #0
 80051f2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80051f4:	f7fe fd9a 	bl	8003d2c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80051f8:	4b5b      	ldr	r3, [pc, #364]	; (8005368 <pvPortMalloc+0x180>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d101      	bne.n	8005204 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005200:	f000 f920 	bl	8005444 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005204:	4b59      	ldr	r3, [pc, #356]	; (800536c <pvPortMalloc+0x184>)
 8005206:	681a      	ldr	r2, [r3, #0]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	4013      	ands	r3, r2
 800520c:	2b00      	cmp	r3, #0
 800520e:	f040 8093 	bne.w	8005338 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	2b00      	cmp	r3, #0
 8005216:	d01d      	beq.n	8005254 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8005218:	2208      	movs	r2, #8
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	4413      	add	r3, r2
 800521e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	f003 0307 	and.w	r3, r3, #7
 8005226:	2b00      	cmp	r3, #0
 8005228:	d014      	beq.n	8005254 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	f023 0307 	bic.w	r3, r3, #7
 8005230:	3308      	adds	r3, #8
 8005232:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f003 0307 	and.w	r3, r3, #7
 800523a:	2b00      	cmp	r3, #0
 800523c:	d00a      	beq.n	8005254 <pvPortMalloc+0x6c>
	__asm volatile
 800523e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005242:	f383 8811 	msr	BASEPRI, r3
 8005246:	f3bf 8f6f 	isb	sy
 800524a:	f3bf 8f4f 	dsb	sy
 800524e:	617b      	str	r3, [r7, #20]
}
 8005250:	bf00      	nop
 8005252:	e7fe      	b.n	8005252 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2b00      	cmp	r3, #0
 8005258:	d06e      	beq.n	8005338 <pvPortMalloc+0x150>
 800525a:	4b45      	ldr	r3, [pc, #276]	; (8005370 <pvPortMalloc+0x188>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	687a      	ldr	r2, [r7, #4]
 8005260:	429a      	cmp	r2, r3
 8005262:	d869      	bhi.n	8005338 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005264:	4b43      	ldr	r3, [pc, #268]	; (8005374 <pvPortMalloc+0x18c>)
 8005266:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005268:	4b42      	ldr	r3, [pc, #264]	; (8005374 <pvPortMalloc+0x18c>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800526e:	e004      	b.n	800527a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005270:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005272:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005274:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800527a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800527c:	685b      	ldr	r3, [r3, #4]
 800527e:	687a      	ldr	r2, [r7, #4]
 8005280:	429a      	cmp	r2, r3
 8005282:	d903      	bls.n	800528c <pvPortMalloc+0xa4>
 8005284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d1f1      	bne.n	8005270 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800528c:	4b36      	ldr	r3, [pc, #216]	; (8005368 <pvPortMalloc+0x180>)
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005292:	429a      	cmp	r2, r3
 8005294:	d050      	beq.n	8005338 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005296:	6a3b      	ldr	r3, [r7, #32]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	2208      	movs	r2, #8
 800529c:	4413      	add	r3, r2
 800529e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80052a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	6a3b      	ldr	r3, [r7, #32]
 80052a6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80052a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052aa:	685a      	ldr	r2, [r3, #4]
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	1ad2      	subs	r2, r2, r3
 80052b0:	2308      	movs	r3, #8
 80052b2:	005b      	lsls	r3, r3, #1
 80052b4:	429a      	cmp	r2, r3
 80052b6:	d91f      	bls.n	80052f8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80052b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	4413      	add	r3, r2
 80052be:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80052c0:	69bb      	ldr	r3, [r7, #24]
 80052c2:	f003 0307 	and.w	r3, r3, #7
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d00a      	beq.n	80052e0 <pvPortMalloc+0xf8>
	__asm volatile
 80052ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80052ce:	f383 8811 	msr	BASEPRI, r3
 80052d2:	f3bf 8f6f 	isb	sy
 80052d6:	f3bf 8f4f 	dsb	sy
 80052da:	613b      	str	r3, [r7, #16]
}
 80052dc:	bf00      	nop
 80052de:	e7fe      	b.n	80052de <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80052e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052e2:	685a      	ldr	r2, [r3, #4]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	1ad2      	subs	r2, r2, r3
 80052e8:	69bb      	ldr	r3, [r7, #24]
 80052ea:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80052ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052ee:	687a      	ldr	r2, [r7, #4]
 80052f0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80052f2:	69b8      	ldr	r0, [r7, #24]
 80052f4:	f000 f908 	bl	8005508 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80052f8:	4b1d      	ldr	r3, [pc, #116]	; (8005370 <pvPortMalloc+0x188>)
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80052fe:	685b      	ldr	r3, [r3, #4]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	4a1b      	ldr	r2, [pc, #108]	; (8005370 <pvPortMalloc+0x188>)
 8005304:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005306:	4b1a      	ldr	r3, [pc, #104]	; (8005370 <pvPortMalloc+0x188>)
 8005308:	681a      	ldr	r2, [r3, #0]
 800530a:	4b1b      	ldr	r3, [pc, #108]	; (8005378 <pvPortMalloc+0x190>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	429a      	cmp	r2, r3
 8005310:	d203      	bcs.n	800531a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005312:	4b17      	ldr	r3, [pc, #92]	; (8005370 <pvPortMalloc+0x188>)
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	4a18      	ldr	r2, [pc, #96]	; (8005378 <pvPortMalloc+0x190>)
 8005318:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800531a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800531c:	685a      	ldr	r2, [r3, #4]
 800531e:	4b13      	ldr	r3, [pc, #76]	; (800536c <pvPortMalloc+0x184>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	431a      	orrs	r2, r3
 8005324:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005326:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800532a:	2200      	movs	r2, #0
 800532c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800532e:	4b13      	ldr	r3, [pc, #76]	; (800537c <pvPortMalloc+0x194>)
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	3301      	adds	r3, #1
 8005334:	4a11      	ldr	r2, [pc, #68]	; (800537c <pvPortMalloc+0x194>)
 8005336:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005338:	f7fe fd06 	bl	8003d48 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800533c:	69fb      	ldr	r3, [r7, #28]
 800533e:	f003 0307 	and.w	r3, r3, #7
 8005342:	2b00      	cmp	r3, #0
 8005344:	d00a      	beq.n	800535c <pvPortMalloc+0x174>
	__asm volatile
 8005346:	f04f 0350 	mov.w	r3, #80	; 0x50
 800534a:	f383 8811 	msr	BASEPRI, r3
 800534e:	f3bf 8f6f 	isb	sy
 8005352:	f3bf 8f4f 	dsb	sy
 8005356:	60fb      	str	r3, [r7, #12]
}
 8005358:	bf00      	nop
 800535a:	e7fe      	b.n	800535a <pvPortMalloc+0x172>
	return pvReturn;
 800535c:	69fb      	ldr	r3, [r7, #28]
}
 800535e:	4618      	mov	r0, r3
 8005360:	3728      	adds	r7, #40	; 0x28
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
 8005366:	bf00      	nop
 8005368:	200049b4 	.word	0x200049b4
 800536c:	200049c8 	.word	0x200049c8
 8005370:	200049b8 	.word	0x200049b8
 8005374:	200049ac 	.word	0x200049ac
 8005378:	200049bc 	.word	0x200049bc
 800537c:	200049c0 	.word	0x200049c0

08005380 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b086      	sub	sp, #24
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d04d      	beq.n	800542e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005392:	2308      	movs	r3, #8
 8005394:	425b      	negs	r3, r3
 8005396:	697a      	ldr	r2, [r7, #20]
 8005398:	4413      	add	r3, r2
 800539a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80053a0:	693b      	ldr	r3, [r7, #16]
 80053a2:	685a      	ldr	r2, [r3, #4]
 80053a4:	4b24      	ldr	r3, [pc, #144]	; (8005438 <vPortFree+0xb8>)
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	4013      	ands	r3, r2
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d10a      	bne.n	80053c4 <vPortFree+0x44>
	__asm volatile
 80053ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053b2:	f383 8811 	msr	BASEPRI, r3
 80053b6:	f3bf 8f6f 	isb	sy
 80053ba:	f3bf 8f4f 	dsb	sy
 80053be:	60fb      	str	r3, [r7, #12]
}
 80053c0:	bf00      	nop
 80053c2:	e7fe      	b.n	80053c2 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80053c4:	693b      	ldr	r3, [r7, #16]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d00a      	beq.n	80053e2 <vPortFree+0x62>
	__asm volatile
 80053cc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053d0:	f383 8811 	msr	BASEPRI, r3
 80053d4:	f3bf 8f6f 	isb	sy
 80053d8:	f3bf 8f4f 	dsb	sy
 80053dc:	60bb      	str	r3, [r7, #8]
}
 80053de:	bf00      	nop
 80053e0:	e7fe      	b.n	80053e0 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80053e2:	693b      	ldr	r3, [r7, #16]
 80053e4:	685a      	ldr	r2, [r3, #4]
 80053e6:	4b14      	ldr	r3, [pc, #80]	; (8005438 <vPortFree+0xb8>)
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	4013      	ands	r3, r2
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d01e      	beq.n	800542e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80053f0:	693b      	ldr	r3, [r7, #16]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d11a      	bne.n	800542e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80053f8:	693b      	ldr	r3, [r7, #16]
 80053fa:	685a      	ldr	r2, [r3, #4]
 80053fc:	4b0e      	ldr	r3, [pc, #56]	; (8005438 <vPortFree+0xb8>)
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	43db      	mvns	r3, r3
 8005402:	401a      	ands	r2, r3
 8005404:	693b      	ldr	r3, [r7, #16]
 8005406:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005408:	f7fe fc90 	bl	8003d2c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800540c:	693b      	ldr	r3, [r7, #16]
 800540e:	685a      	ldr	r2, [r3, #4]
 8005410:	4b0a      	ldr	r3, [pc, #40]	; (800543c <vPortFree+0xbc>)
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	4413      	add	r3, r2
 8005416:	4a09      	ldr	r2, [pc, #36]	; (800543c <vPortFree+0xbc>)
 8005418:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800541a:	6938      	ldr	r0, [r7, #16]
 800541c:	f000 f874 	bl	8005508 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005420:	4b07      	ldr	r3, [pc, #28]	; (8005440 <vPortFree+0xc0>)
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	3301      	adds	r3, #1
 8005426:	4a06      	ldr	r2, [pc, #24]	; (8005440 <vPortFree+0xc0>)
 8005428:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800542a:	f7fe fc8d 	bl	8003d48 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800542e:	bf00      	nop
 8005430:	3718      	adds	r7, #24
 8005432:	46bd      	mov	sp, r7
 8005434:	bd80      	pop	{r7, pc}
 8005436:	bf00      	nop
 8005438:	200049c8 	.word	0x200049c8
 800543c:	200049b8 	.word	0x200049b8
 8005440:	200049c4 	.word	0x200049c4

08005444 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005444:	b480      	push	{r7}
 8005446:	b085      	sub	sp, #20
 8005448:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800544a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 800544e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005450:	4b27      	ldr	r3, [pc, #156]	; (80054f0 <prvHeapInit+0xac>)
 8005452:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	f003 0307 	and.w	r3, r3, #7
 800545a:	2b00      	cmp	r3, #0
 800545c:	d00c      	beq.n	8005478 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	3307      	adds	r3, #7
 8005462:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	f023 0307 	bic.w	r3, r3, #7
 800546a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800546c:	68ba      	ldr	r2, [r7, #8]
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	1ad3      	subs	r3, r2, r3
 8005472:	4a1f      	ldr	r2, [pc, #124]	; (80054f0 <prvHeapInit+0xac>)
 8005474:	4413      	add	r3, r2
 8005476:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800547c:	4a1d      	ldr	r2, [pc, #116]	; (80054f4 <prvHeapInit+0xb0>)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005482:	4b1c      	ldr	r3, [pc, #112]	; (80054f4 <prvHeapInit+0xb0>)
 8005484:	2200      	movs	r2, #0
 8005486:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	68ba      	ldr	r2, [r7, #8]
 800548c:	4413      	add	r3, r2
 800548e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005490:	2208      	movs	r2, #8
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	1a9b      	subs	r3, r3, r2
 8005496:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f023 0307 	bic.w	r3, r3, #7
 800549e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	4a15      	ldr	r2, [pc, #84]	; (80054f8 <prvHeapInit+0xb4>)
 80054a4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80054a6:	4b14      	ldr	r3, [pc, #80]	; (80054f8 <prvHeapInit+0xb4>)
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	2200      	movs	r2, #0
 80054ac:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80054ae:	4b12      	ldr	r3, [pc, #72]	; (80054f8 <prvHeapInit+0xb4>)
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	2200      	movs	r2, #0
 80054b4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	68fa      	ldr	r2, [r7, #12]
 80054be:	1ad2      	subs	r2, r2, r3
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80054c4:	4b0c      	ldr	r3, [pc, #48]	; (80054f8 <prvHeapInit+0xb4>)
 80054c6:	681a      	ldr	r2, [r3, #0]
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80054cc:	683b      	ldr	r3, [r7, #0]
 80054ce:	685b      	ldr	r3, [r3, #4]
 80054d0:	4a0a      	ldr	r2, [pc, #40]	; (80054fc <prvHeapInit+0xb8>)
 80054d2:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	685b      	ldr	r3, [r3, #4]
 80054d8:	4a09      	ldr	r2, [pc, #36]	; (8005500 <prvHeapInit+0xbc>)
 80054da:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80054dc:	4b09      	ldr	r3, [pc, #36]	; (8005504 <prvHeapInit+0xc0>)
 80054de:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80054e2:	601a      	str	r2, [r3, #0]
}
 80054e4:	bf00      	nop
 80054e6:	3714      	adds	r7, #20
 80054e8:	46bd      	mov	sp, r7
 80054ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ee:	4770      	bx	lr
 80054f0:	20000dac 	.word	0x20000dac
 80054f4:	200049ac 	.word	0x200049ac
 80054f8:	200049b4 	.word	0x200049b4
 80054fc:	200049bc 	.word	0x200049bc
 8005500:	200049b8 	.word	0x200049b8
 8005504:	200049c8 	.word	0x200049c8

08005508 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005508:	b480      	push	{r7}
 800550a:	b085      	sub	sp, #20
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005510:	4b28      	ldr	r3, [pc, #160]	; (80055b4 <prvInsertBlockIntoFreeList+0xac>)
 8005512:	60fb      	str	r3, [r7, #12]
 8005514:	e002      	b.n	800551c <prvInsertBlockIntoFreeList+0x14>
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	60fb      	str	r3, [r7, #12]
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	687a      	ldr	r2, [r7, #4]
 8005522:	429a      	cmp	r2, r3
 8005524:	d8f7      	bhi.n	8005516 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	68ba      	ldr	r2, [r7, #8]
 8005530:	4413      	add	r3, r2
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	429a      	cmp	r2, r3
 8005536:	d108      	bne.n	800554a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	685a      	ldr	r2, [r3, #4]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	441a      	add	r2, r3
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	68ba      	ldr	r2, [r7, #8]
 8005554:	441a      	add	r2, r3
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	429a      	cmp	r2, r3
 800555c:	d118      	bne.n	8005590 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	4b15      	ldr	r3, [pc, #84]	; (80055b8 <prvInsertBlockIntoFreeList+0xb0>)
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	429a      	cmp	r2, r3
 8005568:	d00d      	beq.n	8005586 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	685a      	ldr	r2, [r3, #4]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	441a      	add	r2, r3
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	681a      	ldr	r2, [r3, #0]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	601a      	str	r2, [r3, #0]
 8005584:	e008      	b.n	8005598 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005586:	4b0c      	ldr	r3, [pc, #48]	; (80055b8 <prvInsertBlockIntoFreeList+0xb0>)
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	601a      	str	r2, [r3, #0]
 800558e:	e003      	b.n	8005598 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681a      	ldr	r2, [r3, #0]
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005598:	68fa      	ldr	r2, [r7, #12]
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	429a      	cmp	r2, r3
 800559e:	d002      	beq.n	80055a6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	687a      	ldr	r2, [r7, #4]
 80055a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80055a6:	bf00      	nop
 80055a8:	3714      	adds	r7, #20
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr
 80055b2:	bf00      	nop
 80055b4:	200049ac 	.word	0x200049ac
 80055b8:	200049b4 	.word	0x200049b4

080055bc <memset>:
 80055bc:	4402      	add	r2, r0
 80055be:	4603      	mov	r3, r0
 80055c0:	4293      	cmp	r3, r2
 80055c2:	d100      	bne.n	80055c6 <memset+0xa>
 80055c4:	4770      	bx	lr
 80055c6:	f803 1b01 	strb.w	r1, [r3], #1
 80055ca:	e7f9      	b.n	80055c0 <memset+0x4>

080055cc <__libc_init_array>:
 80055cc:	b570      	push	{r4, r5, r6, lr}
 80055ce:	4d0d      	ldr	r5, [pc, #52]	; (8005604 <__libc_init_array+0x38>)
 80055d0:	4c0d      	ldr	r4, [pc, #52]	; (8005608 <__libc_init_array+0x3c>)
 80055d2:	1b64      	subs	r4, r4, r5
 80055d4:	10a4      	asrs	r4, r4, #2
 80055d6:	2600      	movs	r6, #0
 80055d8:	42a6      	cmp	r6, r4
 80055da:	d109      	bne.n	80055f0 <__libc_init_array+0x24>
 80055dc:	4d0b      	ldr	r5, [pc, #44]	; (800560c <__libc_init_array+0x40>)
 80055de:	4c0c      	ldr	r4, [pc, #48]	; (8005610 <__libc_init_array+0x44>)
 80055e0:	f000 f826 	bl	8005630 <_init>
 80055e4:	1b64      	subs	r4, r4, r5
 80055e6:	10a4      	asrs	r4, r4, #2
 80055e8:	2600      	movs	r6, #0
 80055ea:	42a6      	cmp	r6, r4
 80055ec:	d105      	bne.n	80055fa <__libc_init_array+0x2e>
 80055ee:	bd70      	pop	{r4, r5, r6, pc}
 80055f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80055f4:	4798      	blx	r3
 80055f6:	3601      	adds	r6, #1
 80055f8:	e7ee      	b.n	80055d8 <__libc_init_array+0xc>
 80055fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80055fe:	4798      	blx	r3
 8005600:	3601      	adds	r6, #1
 8005602:	e7f2      	b.n	80055ea <__libc_init_array+0x1e>
 8005604:	080056b0 	.word	0x080056b0
 8005608:	080056b0 	.word	0x080056b0
 800560c:	080056b0 	.word	0x080056b0
 8005610:	080056b4 	.word	0x080056b4

08005614 <memcpy>:
 8005614:	440a      	add	r2, r1
 8005616:	4291      	cmp	r1, r2
 8005618:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800561c:	d100      	bne.n	8005620 <memcpy+0xc>
 800561e:	4770      	bx	lr
 8005620:	b510      	push	{r4, lr}
 8005622:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005626:	f803 4f01 	strb.w	r4, [r3, #1]!
 800562a:	4291      	cmp	r1, r2
 800562c:	d1f9      	bne.n	8005622 <memcpy+0xe>
 800562e:	bd10      	pop	{r4, pc}

08005630 <_init>:
 8005630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005632:	bf00      	nop
 8005634:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005636:	bc08      	pop	{r3}
 8005638:	469e      	mov	lr, r3
 800563a:	4770      	bx	lr

0800563c <_fini>:
 800563c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800563e:	bf00      	nop
 8005640:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005642:	bc08      	pop	{r3}
 8005644:	469e      	mov	lr, r3
 8005646:	4770      	bx	lr
