// Seed: 4010003797
module module_0;
  logic [7:0] id_1, id_2;
  reg id_3;
  assign id_3 = -1;
  logic id_4;
  ;
  always id_3 = id_1[1];
  logic [-1 'b0 : -1] id_5;
endmodule
module module_1 #(
    parameter id_1 = 32'd71
);
  wire [-1 : -1] _id_1, id_2;
  logic id_3[-1 : -1 'd0];
  ;
  wire [-1  **  -1 : id_1] id_4, id_5[-1 : ""], id_6, id_7;
  logic id_8;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_3 = 0;
  assign id_2 = id_1;
endmodule
