
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 2924.09

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
  37.50 source latency vtype[8]$_DFF_PP0_/CLK ^
 -35.96 target latency vtype[8]$_DFF_PP0_/CLK ^
  -1.40 CRPR
--------------
   0.13 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vl[5]$_DFF_PP0_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.17    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.19    0.06 1000.06 v input1/A (BUFx6f_ASAP7_75t_R)
     1    8.71   11.48   12.74 1012.80 v input1/Y (BUFx6f_ASAP7_75t_R)
                                         net1 (net)
                 11.60    0.65 1013.45 v _085_/A (CKINVDCx20_ASAP7_75t_R)
    37   38.47   20.28   10.22 1023.67 ^ _085_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _037_ (net)
                 20.45    1.16 1024.83 ^ vl[5]$_DFF_PP0_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1024.83   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    3.43    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.31    0.41    0.41 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   12.10   10.81   16.34   16.76 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 11.35    1.19   17.95 ^ clkbuf_2_3__f_clk/A (BUFx24_ASAP7_75t_R)
    10    7.06    8.74   18.71   36.65 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_3__leaf_clk (net)
                  8.84    0.56   37.22 ^ vl[5]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00   37.22   clock reconvergence pessimism
                         17.09   54.31   library removal time
                                 54.31   data required time
-----------------------------------------------------------------------------
                                 54.31   data required time
                               -1024.83   data arrival time
-----------------------------------------------------------------------------
                                970.51   slack (MET)


Startpoint: vtype[8]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vtype[8]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    2.83    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.04    0.33    0.33 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.70    9.66   15.89   16.22 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.26    1.11   17.34 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    11    5.45    8.10   18.11   35.45 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                  8.15    0.51   35.96 ^ vtype[8]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
     1    0.82   13.80   38.37   74.34 ^ vtype[8]$_DFF_PP0_/QN (DFFASRHQNx1_ASAP7_75t_R)
                                         _003_ (net)
                 13.81    0.06   74.40 ^ _160_/A (NOR2x1_ASAP7_75t_R)
     1    0.58    7.60    9.88   84.28 v _160_/Y (NOR2x1_ASAP7_75t_R)
                                         _079_ (net)
                  7.60    0.04   84.33 v _161_/B (AO21x1_ASAP7_75t_R)
     2    1.22    9.11   14.48   98.81 v _161_/Y (AO21x1_ASAP7_75t_R)
                                         net85 (net)
                  9.12    0.13   98.94 v vtype[8]$_DFF_PP0_/D (DFFASRHQNx1_ASAP7_75t_R)
                                 98.94   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    3.43    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  1.31    0.41    0.41 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4   12.10   10.81   16.34   16.76 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 11.52    1.38   18.14 ^ clkbuf_2_1__f_clk/A (BUFx24_ASAP7_75t_R)
    11    6.78    8.63   18.71   36.85 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_1__leaf_clk (net)
                  8.75    0.65   37.50 ^ vtype[8]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                         -1.40   36.09   clock reconvergence pessimism
                         11.14   47.23   library hold time
                                 47.23   data required time
-----------------------------------------------------------------------------
                                 47.23   data required time
                                -98.94   data arrival time
-----------------------------------------------------------------------------
                                 51.70   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vsstatus[5]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.46    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.24    0.08 1000.08 v input1/A (BUFx6f_ASAP7_75t_R)
     1   13.26   16.16   14.95 1015.03 v input1/Y (BUFx6f_ASAP7_75t_R)
                                         net1 (net)
                 16.36    0.99 1016.02 v _085_/A (CKINVDCx20_ASAP7_75t_R)
    37   47.40   24.68   12.48 1028.50 ^ _085_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _037_ (net)
                 44.32   12.19 1040.69 ^ vsstatus[5]$_DFF_PP0_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1040.69   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock source latency
     1    2.83    0.00    0.00 5000.00 ^ clk (in)
                                         clk (net)
                  1.04    0.33 5000.33 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.70    9.66   15.89 5016.22 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.16    0.98 5017.20 ^ clkbuf_2_0__f_clk/A (BUFx24_ASAP7_75t_R)
     8    5.15    7.97   18.04 5035.24 ^ clkbuf_2_0__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0__leaf_clk (net)
                  7.99    0.33 5035.57 ^ vsstatus[5]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 5035.57   clock reconvergence pessimism
                          0.81 5036.38   library recovery time
                               5036.38   data required time
-----------------------------------------------------------------------------
                               5036.38   data required time
                               -1040.69   data arrival time
-----------------------------------------------------------------------------
                               3995.69   slack (MET)


Startpoint: vl_wr_en (input port clocked by clk)
Endpoint: vlenb_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 ^ input external delay
     1    1.46    0.00    0.00 1000.00 ^ vl_wr_en (in)
                                         vl_wr_en (net)
                  0.26    0.08 1000.08 ^ input9/A (BUFx6f_ASAP7_75t_R)
    14   13.63   18.26   14.52 1014.60 ^ input9/Y (BUFx6f_ASAP7_75t_R)
                                         net9 (net)
                 18.30    0.54 1015.14 ^ _098_/B (NOR2x1_ASAP7_75t_R)
     1    0.70   10.43    9.61 1024.75 v _098_/Y (NOR2x1_ASAP7_75t_R)
                                         _045_ (net)
                 10.44    0.06 1024.81 v _099_/B (AO21x1_ASAP7_75t_R)
     3    2.95   18.31   22.16 1046.97 v _099_/Y (AO21x1_ASAP7_75t_R)
                                         net53 (net)
                 18.33    0.46 1047.42 v _173_/A (BUFx2_ASAP7_75t_R)
     1    0.62    5.28   16.37 1063.79 v _173_/Y (BUFx2_ASAP7_75t_R)
                                         net57 (net)
                  5.28    0.03 1063.81 v output57/A (BUFx2_ASAP7_75t_R)
     1    0.50    4.70   12.04 1075.86 v output57/Y (BUFx2_ASAP7_75t_R)
                                         vlenb_data_out[2] (net)
                  4.70    0.05 1075.91 v vlenb_data_out[2] (out)
                               1075.91   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (propagated)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1075.91   data arrival time
-----------------------------------------------------------------------------
                               2924.09   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: vsstatus[5]$_DFF_PP0_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 v input external delay
     1    1.46    0.00    0.00 1000.00 v rst (in)
                                         rst (net)
                  0.24    0.08 1000.08 v input1/A (BUFx6f_ASAP7_75t_R)
     1   13.26   16.16   14.95 1015.03 v input1/Y (BUFx6f_ASAP7_75t_R)
                                         net1 (net)
                 16.36    0.99 1016.02 v _085_/A (CKINVDCx20_ASAP7_75t_R)
    37   47.40   24.68   12.48 1028.50 ^ _085_/Y (CKINVDCx20_ASAP7_75t_R)
                                         _037_ (net)
                 44.32   12.19 1040.69 ^ vsstatus[5]$_DFF_PP0_/SETN (DFFASRHQNx1_ASAP7_75t_R)
                               1040.69   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock source latency
     1    2.83    0.00    0.00 5000.00 ^ clk (in)
                                         clk (net)
                  1.04    0.33 5000.33 ^ clkbuf_0_clk/A (BUFx24_ASAP7_75t_R)
     4    9.70    9.66   15.89 5016.22 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_0_clk (net)
                 10.16    0.98 5017.20 ^ clkbuf_2_0__f_clk/A (BUFx24_ASAP7_75t_R)
     8    5.15    7.97   18.04 5035.24 ^ clkbuf_2_0__f_clk/Y (BUFx24_ASAP7_75t_R)
                                         clknet_2_0__leaf_clk (net)
                  7.99    0.33 5035.57 ^ vsstatus[5]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
                          0.00 5035.57   clock reconvergence pessimism
                          0.81 5036.38   library recovery time
                               5036.38   data required time
-----------------------------------------------------------------------------
                               5036.38   data required time
                               -1040.69   data arrival time
-----------------------------------------------------------------------------
                               3995.69   slack (MET)


Startpoint: vl_wr_en (input port clocked by clk)
Endpoint: vlenb_data_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                       1000.00 1000.00 ^ input external delay
     1    1.46    0.00    0.00 1000.00 ^ vl_wr_en (in)
                                         vl_wr_en (net)
                  0.26    0.08 1000.08 ^ input9/A (BUFx6f_ASAP7_75t_R)
    14   13.63   18.26   14.52 1014.60 ^ input9/Y (BUFx6f_ASAP7_75t_R)
                                         net9 (net)
                 18.30    0.54 1015.14 ^ _098_/B (NOR2x1_ASAP7_75t_R)
     1    0.70   10.43    9.61 1024.75 v _098_/Y (NOR2x1_ASAP7_75t_R)
                                         _045_ (net)
                 10.44    0.06 1024.81 v _099_/B (AO21x1_ASAP7_75t_R)
     3    2.95   18.31   22.16 1046.97 v _099_/Y (AO21x1_ASAP7_75t_R)
                                         net53 (net)
                 18.33    0.46 1047.42 v _173_/A (BUFx2_ASAP7_75t_R)
     1    0.62    5.28   16.37 1063.79 v _173_/Y (BUFx2_ASAP7_75t_R)
                                         net57 (net)
                  5.28    0.03 1063.81 v output57/A (BUFx2_ASAP7_75t_R)
     1    0.50    4.70   12.04 1075.86 v output57/Y (BUFx2_ASAP7_75t_R)
                                         vlenb_data_out[2] (net)
                  4.70    0.05 1075.91 v vlenb_data_out[2] (out)
                               1075.91   data arrival time

                       5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (propagated)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1075.91   data arrival time
-----------------------------------------------------------------------------
                               2924.09   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
275.676025390625

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8615

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
1.0000

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: vl[5]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vl[5]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  16.76   16.76 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  19.90   36.65 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.56   37.22 ^ vl[5]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  39.97   77.18 v vl[5]$_DFF_PP0_/QN (DFFASRHQNx1_ASAP7_75t_R)
  10.82   88.00 ^ _098_/Y (NOR2x1_ASAP7_75t_R)
  18.24  106.24 ^ _099_/Y (AO21x1_ASAP7_75t_R)
   0.33  106.57 ^ vl[5]$_DFF_PP0_/D (DFFASRHQNx1_ASAP7_75t_R)
         106.57   data arrival time

5000.00 5000.00   clock clk (rise edge)
   0.00 5000.00   clock source latency
   0.00 5000.00 ^ clk (in)
  16.22 5016.22 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  19.07 5035.30 ^ clkbuf_2_3__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.46 5035.76 ^ vl[5]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
   1.36 5037.12   clock reconvergence pessimism
 -13.77 5023.35   library setup time
        5023.35   data required time
---------------------------------------------------------
        5023.35   data required time
        -106.57   data arrival time
---------------------------------------------------------
        4916.77   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: vtype[8]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: vtype[8]$_DFF_PP0_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  16.22   16.22 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  19.22   35.45 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.51   35.96 ^ vtype[8]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  38.37   74.34 ^ vtype[8]$_DFF_PP0_/QN (DFFASRHQNx1_ASAP7_75t_R)
   9.94   84.28 v _160_/Y (NOR2x1_ASAP7_75t_R)
  14.53   98.81 v _161_/Y (AO21x1_ASAP7_75t_R)
   0.13   98.94 v vtype[8]$_DFF_PP0_/D (DFFASRHQNx1_ASAP7_75t_R)
          98.94   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
  16.76   16.76 ^ clkbuf_0_clk/Y (BUFx24_ASAP7_75t_R)
  20.10   36.85 ^ clkbuf_2_1__f_clk/Y (BUFx24_ASAP7_75t_R)
   0.65   37.50 ^ vtype[8]$_DFF_PP0_/CLK (DFFASRHQNx1_ASAP7_75t_R)
  -1.40   36.09   clock reconvergence pessimism
  11.14   47.23   library hold time
          47.23   data required time
---------------------------------------------------------
          47.23   data required time
         -98.94   data arrival time
---------------------------------------------------------
          51.70   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
35.5738

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
37.2168

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
1075.9124

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2924.0876

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
271.777479

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.09e-06   4.58e-07   3.58e-09   9.55e-06  28.5%
Combinational          2.86e-06   2.05e-06   9.53e-09   4.92e-06  14.7%
Clock                  1.44e-05   4.71e-06   2.50e-09   1.91e-05  56.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.63e-05   7.22e-06   1.56e-08   3.35e-05 100.0%
                          78.4%      21.5%       0.0%
