|matriz_interface
csi_csink_clock => MotorMatrixControl:matriz_inst.clock
csi_csink_clock => enable[0].CLK
csi_csink_clock => enable[1].CLK
csi_csink_clock => enable[2].CLK
rsi_rsink_resetn => MotorMatrixControl:matriz_inst.reset
avs_aslave_read => MotorMatrixControl:matriz_inst.readwrite[1]
avs_aslave_write => MotorMatrixControl:matriz_inst.readwrite[0]
avs_aslave_write => enable[0].DATAIN
avs_aslave_address => ~NO_FANOUT~
avs_aslave_writedata[0] => MotorMatrixControl:matriz_inst.writedata[0]
avs_aslave_writedata[1] => MotorMatrixControl:matriz_inst.writedata[1]
avs_aslave_writedata[2] => MotorMatrixControl:matriz_inst.writedata[2]
avs_aslave_writedata[3] => MotorMatrixControl:matriz_inst.writedata[3]
avs_aslave_writedata[4] => MotorMatrixControl:matriz_inst.writedata[4]
avs_aslave_writedata[5] => MotorMatrixControl:matriz_inst.writedata[5]
avs_aslave_writedata[6] => MotorMatrixControl:matriz_inst.writedata[6]
avs_aslave_writedata[7] => MotorMatrixControl:matriz_inst.writedata[7]
avs_aslave_writedata[8] => MotorMatrixControl:matriz_inst.writedata[8]
avs_aslave_writedata[9] => MotorMatrixControl:matriz_inst.writedata[9]
avs_aslave_writedata[10] => MotorMatrixControl:matriz_inst.writedata[10]
avs_aslave_writedata[11] => MotorMatrixControl:matriz_inst.writedata[11]
avs_aslave_writedata[12] => MotorMatrixControl:matriz_inst.writedata[12]
avs_aslave_writedata[13] => MotorMatrixControl:matriz_inst.writedata[13]
avs_aslave_writedata[14] => MotorMatrixControl:matriz_inst.writedata[14]
avs_aslave_writedata[15] => MotorMatrixControl:matriz_inst.writedata[15]
avs_aslave_writedata[16] => MotorMatrixControl:matriz_inst.writedata[16]
avs_aslave_writedata[17] => MotorMatrixControl:matriz_inst.writedata[17]
avs_aslave_writedata[18] => MotorMatrixControl:matriz_inst.writedata[18]
avs_aslave_writedata[19] => MotorMatrixControl:matriz_inst.writedata[19]
avs_aslave_writedata[20] => MotorMatrixControl:matriz_inst.writedata[20]
avs_aslave_writedata[21] => MotorMatrixControl:matriz_inst.writedata[21]
avs_aslave_writedata[22] => MotorMatrixControl:matriz_inst.writedata[22]
avs_aslave_writedata[23] => MotorMatrixControl:matriz_inst.writedata[23]
avs_aslave_writedata[24] => MotorMatrixControl:matriz_inst.writedata[24]
avs_aslave_writedata[25] => MotorMatrixControl:matriz_inst.writedata[25]
avs_aslave_writedata[26] => MotorMatrixControl:matriz_inst.writedata[26]
avs_aslave_writedata[27] => MotorMatrixControl:matriz_inst.writedata[27]
avs_aslave_writedata[28] => MotorMatrixControl:matriz_inst.writedata[28]
avs_aslave_writedata[29] => MotorMatrixControl:matriz_inst.writedata[29]
avs_aslave_writedata[30] => MotorMatrixControl:matriz_inst.writedata[30]
avs_aslave_writedata[31] => MotorMatrixControl:matriz_inst.writedata[31]
avs_aslave_readdata[0] <= MotorMatrixControl:matriz_inst.readdata[0]
avs_aslave_readdata[1] <= MotorMatrixControl:matriz_inst.readdata[1]
avs_aslave_readdata[2] <= MotorMatrixControl:matriz_inst.readdata[2]
avs_aslave_readdata[3] <= MotorMatrixControl:matriz_inst.readdata[3]
avs_aslave_readdata[4] <= MotorMatrixControl:matriz_inst.readdata[4]
avs_aslave_readdata[5] <= MotorMatrixControl:matriz_inst.readdata[5]
avs_aslave_readdata[6] <= MotorMatrixControl:matriz_inst.readdata[6]
avs_aslave_readdata[7] <= MotorMatrixControl:matriz_inst.readdata[7]
avs_aslave_readdata[8] <= MotorMatrixControl:matriz_inst.readdata[8]
avs_aslave_readdata[9] <= MotorMatrixControl:matriz_inst.readdata[9]
avs_aslave_readdata[10] <= MotorMatrixControl:matriz_inst.readdata[10]
avs_aslave_readdata[11] <= MotorMatrixControl:matriz_inst.readdata[11]
avs_aslave_readdata[12] <= MotorMatrixControl:matriz_inst.readdata[12]
avs_aslave_readdata[13] <= MotorMatrixControl:matriz_inst.readdata[13]
avs_aslave_readdata[14] <= MotorMatrixControl:matriz_inst.readdata[14]
avs_aslave_readdata[15] <= MotorMatrixControl:matriz_inst.readdata[15]
avs_aslave_readdata[16] <= MotorMatrixControl:matriz_inst.readdata[16]
avs_aslave_readdata[17] <= MotorMatrixControl:matriz_inst.readdata[17]
avs_aslave_readdata[18] <= MotorMatrixControl:matriz_inst.readdata[18]
avs_aslave_readdata[19] <= MotorMatrixControl:matriz_inst.readdata[19]
avs_aslave_readdata[20] <= MotorMatrixControl:matriz_inst.readdata[20]
avs_aslave_readdata[21] <= MotorMatrixControl:matriz_inst.readdata[21]
avs_aslave_readdata[22] <= MotorMatrixControl:matriz_inst.readdata[22]
avs_aslave_readdata[23] <= MotorMatrixControl:matriz_inst.readdata[23]
avs_aslave_readdata[24] <= MotorMatrixControl:matriz_inst.readdata[24]
avs_aslave_readdata[25] <= MotorMatrixControl:matriz_inst.readdata[25]
avs_aslave_readdata[26] <= MotorMatrixControl:matriz_inst.readdata[26]
avs_aslave_readdata[27] <= MotorMatrixControl:matriz_inst.readdata[27]
avs_aslave_readdata[28] <= MotorMatrixControl:matriz_inst.readdata[28]
avs_aslave_readdata[29] <= MotorMatrixControl:matriz_inst.readdata[29]
avs_aslave_readdata[30] <= MotorMatrixControl:matriz_inst.readdata[30]
avs_aslave_readdata[31] <= MotorMatrixControl:matriz_inst.readdata[31]
coe_pwms_export[0] <= MotorMatrixControl:matriz_inst.motors_out[0]
coe_pwms_export[1] <= MotorMatrixControl:matriz_inst.motors_out[1]
coe_pwms_export[2] <= MotorMatrixControl:matriz_inst.motors_out[2]
coe_pwms_export[3] <= MotorMatrixControl:matriz_inst.motors_out[3]
coe_pwms_export[4] <= MotorMatrixControl:matriz_inst.motors_out[4]
coe_pwms_export[5] <= MotorMatrixControl:matriz_inst.motors_out[5]
coe_pwms_export[6] <= MotorMatrixControl:matriz_inst.motors_out[6]
coe_pwms_export[7] <= MotorMatrixControl:matriz_inst.motors_out[7]
coe_pwms_export[8] <= MotorMatrixControl:matriz_inst.motors_out[8]
coe_pwms_export[9] <= MotorMatrixControl:matriz_inst.motors_out[9]
coe_pwms_export[10] <= MotorMatrixControl:matriz_inst.motors_out[10]
coe_pwms_export[11] <= MotorMatrixControl:matriz_inst.motors_out[11]
coe_pwms_export[12] <= MotorMatrixControl:matriz_inst.motors_out[12]
coe_pwms_export[13] <= MotorMatrixControl:matriz_inst.motors_out[13]
coe_pwms_export[14] <= MotorMatrixControl:matriz_inst.motors_out[14]
coe_pwms_export[15] <= MotorMatrixControl:matriz_inst.motors_out[15]


|matriz_interface|MotorMatrixControl:matriz_inst
clock => timer_pwm:timer_8_bits.clock
clock => temporizador:gerador_delay.clock
clock => register_data_width:reg_command_data.clock
clock => register_data_width:reg_status.clock
clock => fsm_commands:commands_control.clock
clock => motor:motor_0x0.clock
clock => motor:motors_0xi:1:n_motors_0xi.clock
clock => motor:motors_0xi:2:n_motors_0xi.clock
clock => motor:motors_0xi:3:n_motors_0xi.clock
clock => motor:motors_ix0:1:n_motors_ix0.clock
clock => motor:motors_ix0:2:n_motors_ix0.clock
clock => motor:motors_ix0:3:n_motors_ix0.clock
clock => motor:motors_ixj:1:i_motors_ixj:1:j_motors_ixj.clock
clock => motor:motors_ixj:1:i_motors_ixj:2:j_motors_ixj.clock
clock => motor:motors_ixj:1:i_motors_ixj:3:j_motors_ixj.clock
clock => motor:motors_ixj:2:i_motors_ixj:1:j_motors_ixj.clock
clock => motor:motors_ixj:2:i_motors_ixj:2:j_motors_ixj.clock
clock => motor:motors_ixj:2:i_motors_ixj:3:j_motors_ixj.clock
clock => motor:motors_ixj:3:i_motors_ixj:1:j_motors_ixj.clock
clock => motor:motors_ixj:3:i_motors_ixj:2:j_motors_ixj.clock
clock => motor:motors_ixj:3:i_motors_ixj:3:j_motors_ixj.clock
reset => temporizador:gerador_delay.reset
reset => register_data_width:reg_command_data.reset
reset => register_data_width:reg_status.reset
reset => fsm_commands:commands_control.reset
reset => motor:motor_0x0.reset
reset => motor:motors_0xi:1:n_motors_0xi.reset
reset => motor:motors_0xi:2:n_motors_0xi.reset
reset => motor:motors_0xi:3:n_motors_0xi.reset
reset => motor:motors_ix0:1:n_motors_ix0.reset
reset => motor:motors_ix0:2:n_motors_ix0.reset
reset => motor:motors_ix0:3:n_motors_ix0.reset
reset => motor:motors_ixj:1:i_motors_ixj:1:j_motors_ixj.reset
reset => motor:motors_ixj:1:i_motors_ixj:2:j_motors_ixj.reset
reset => motor:motors_ixj:1:i_motors_ixj:3:j_motors_ixj.reset
reset => motor:motors_ixj:2:i_motors_ixj:1:j_motors_ixj.reset
reset => motor:motors_ixj:2:i_motors_ixj:2:j_motors_ixj.reset
reset => motor:motors_ixj:2:i_motors_ixj:3:j_motors_ixj.reset
reset => motor:motors_ixj:3:i_motors_ixj:1:j_motors_ixj.reset
reset => motor:motors_ixj:3:i_motors_ixj:2:j_motors_ixj.reset
reset => motor:motors_ixj:3:i_motors_ixj:3:j_motors_ixj.reset
enable => fsm_commands:commands_control.enable
acknowledge => fsm_commands:commands_control.acknowledge
test => ~NO_FANOUT~
bistIn => ~NO_FANOUT~
readwrite[0] => register_data_width:reg_command_data.enable
readwrite[1] => register_data_width:reg_status.enable
writedata[0] => register_data_width:reg_command_data.inpt[0]
writedata[1] => register_data_width:reg_command_data.inpt[1]
writedata[2] => register_data_width:reg_command_data.inpt[2]
writedata[3] => register_data_width:reg_command_data.inpt[3]
writedata[4] => register_data_width:reg_command_data.inpt[4]
writedata[5] => register_data_width:reg_command_data.inpt[5]
writedata[6] => register_data_width:reg_command_data.inpt[6]
writedata[7] => register_data_width:reg_command_data.inpt[7]
writedata[8] => register_data_width:reg_command_data.inpt[8]
writedata[9] => register_data_width:reg_command_data.inpt[9]
writedata[10] => register_data_width:reg_command_data.inpt[10]
writedata[11] => register_data_width:reg_command_data.inpt[11]
writedata[12] => register_data_width:reg_command_data.inpt[12]
writedata[13] => register_data_width:reg_command_data.inpt[13]
writedata[14] => register_data_width:reg_command_data.inpt[14]
writedata[15] => register_data_width:reg_command_data.inpt[15]
writedata[16] => register_data_width:reg_command_data.inpt[16]
writedata[17] => register_data_width:reg_command_data.inpt[17]
writedata[18] => register_data_width:reg_command_data.inpt[18]
writedata[19] => register_data_width:reg_command_data.inpt[19]
writedata[20] => register_data_width:reg_command_data.inpt[20]
writedata[21] => register_data_width:reg_command_data.inpt[21]
writedata[22] => register_data_width:reg_command_data.inpt[22]
writedata[23] => register_data_width:reg_command_data.inpt[23]
writedata[24] => register_data_width:reg_command_data.inpt[24]
writedata[25] => register_data_width:reg_command_data.inpt[25]
writedata[26] => register_data_width:reg_command_data.inpt[26]
writedata[27] => register_data_width:reg_command_data.inpt[27]
writedata[28] => register_data_width:reg_command_data.inpt[28]
writedata[29] => register_data_width:reg_command_data.inpt[29]
writedata[30] => register_data_width:reg_command_data.inpt[30]
writedata[31] => register_data_width:reg_command_data.inpt[31]
readdata[0] <= register_data_width:reg_status.outpt[0]
readdata[1] <= register_data_width:reg_status.outpt[1]
readdata[2] <= register_data_width:reg_status.outpt[2]
readdata[3] <= register_data_width:reg_status.outpt[3]
readdata[4] <= register_data_width:reg_status.outpt[4]
readdata[5] <= register_data_width:reg_status.outpt[5]
readdata[6] <= register_data_width:reg_status.outpt[6]
readdata[7] <= register_data_width:reg_status.outpt[7]
readdata[8] <= register_data_width:reg_status.outpt[8]
readdata[9] <= register_data_width:reg_status.outpt[9]
readdata[10] <= register_data_width:reg_status.outpt[10]
readdata[11] <= register_data_width:reg_status.outpt[11]
readdata[12] <= register_data_width:reg_status.outpt[12]
readdata[13] <= register_data_width:reg_status.outpt[13]
readdata[14] <= register_data_width:reg_status.outpt[14]
readdata[15] <= register_data_width:reg_status.outpt[15]
readdata[16] <= register_data_width:reg_status.outpt[16]
readdata[17] <= register_data_width:reg_status.outpt[17]
readdata[18] <= register_data_width:reg_status.outpt[18]
readdata[19] <= register_data_width:reg_status.outpt[19]
readdata[20] <= register_data_width:reg_status.outpt[20]
readdata[21] <= register_data_width:reg_status.outpt[21]
readdata[22] <= register_data_width:reg_status.outpt[22]
readdata[23] <= register_data_width:reg_status.outpt[23]
readdata[24] <= register_data_width:reg_status.outpt[24]
readdata[25] <= register_data_width:reg_status.outpt[25]
readdata[26] <= register_data_width:reg_status.outpt[26]
readdata[27] <= register_data_width:reg_status.outpt[27]
readdata[28] <= register_data_width:reg_status.outpt[28]
readdata[29] <= register_data_width:reg_status.outpt[29]
readdata[30] <= register_data_width:reg_status.outpt[30]
readdata[31] <= register_data_width:reg_status.outpt[31]
interrupt <= fsm_commands:commands_control.command_done
bistOut <= comb.DB_MAX_OUTPUT_PORT_TYPE
motors_out[0] <= motor:motor_0x0.power_wave
motors_out[1] <= motor:motors_0xi:1:n_motors_0xi.power_wave
motors_out[2] <= motor:motors_0xi:2:n_motors_0xi.power_wave
motors_out[3] <= motor:motors_0xi:3:n_motors_0xi.power_wave
motors_out[4] <= motor:motors_ix0:1:n_motors_ix0.power_wave
motors_out[5] <= motor:motors_ixj:1:i_motors_ixj:1:j_motors_ixj.power_wave
motors_out[6] <= motor:motors_ixj:1:i_motors_ixj:2:j_motors_ixj.power_wave
motors_out[7] <= motor:motors_ixj:1:i_motors_ixj:3:j_motors_ixj.power_wave
motors_out[8] <= motor:motors_ix0:2:n_motors_ix0.power_wave
motors_out[9] <= motor:motors_ixj:2:i_motors_ixj:1:j_motors_ixj.power_wave
motors_out[10] <= motor:motors_ixj:2:i_motors_ixj:2:j_motors_ixj.power_wave
motors_out[11] <= motor:motors_ixj:2:i_motors_ixj:3:j_motors_ixj.power_wave
motors_out[12] <= motor:motors_ix0:3:n_motors_ix0.power_wave
motors_out[13] <= motor:motors_ixj:3:i_motors_ixj:1:j_motors_ixj.power_wave
motors_out[14] <= motor:motors_ixj:3:i_motors_ixj:2:j_motors_ixj.power_wave
motors_out[15] <= motor:motors_ixj:3:i_motors_ixj:3:j_motors_ixj.power_wave


|matriz_interface|MotorMatrixControl:matriz_inst|timer_pwm:timer_8_bits
clock => current_timer[0].CLK
clock => current_timer[1].CLK
clock => current_timer[2].CLK
clock => current_timer[3].CLK
clock => current_timer[4].CLK
clock => current_timer[5].CLK
clock => current_timer[6].CLK
clock => current_timer[7].CLK
timer[0] <= current_timer[0].DB_MAX_OUTPUT_PORT_TYPE
timer[1] <= current_timer[1].DB_MAX_OUTPUT_PORT_TYPE
timer[2] <= current_timer[2].DB_MAX_OUTPUT_PORT_TYPE
timer[3] <= current_timer[3].DB_MAX_OUTPUT_PORT_TYPE
timer[4] <= current_timer[4].DB_MAX_OUTPUT_PORT_TYPE
timer[5] <= current_timer[5].DB_MAX_OUTPUT_PORT_TYPE
timer[6] <= current_timer[6].DB_MAX_OUTPUT_PORT_TYPE
timer[7] <= current_timer[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|temporizador:gerador_delay
clock => current_timer[0].CLK
clock => current_timer[1].CLK
clock => current_timer[2].CLK
clock => current_timer[3].CLK
clock => current_timer[4].CLK
clock => current_timer[5].CLK
clock => current_timer[6].CLK
clock => current_timer[7].CLK
clock => current_timer[8].CLK
clock => current_timer[9].CLK
clock => current_timer[10].CLK
clock => current_timer[11].CLK
clock => current_timer[12].CLK
clock => current_timer[13].CLK
clock => current_timer[14].CLK
clock => current_timer[15].CLK
clock => current_timer[16].CLK
clock => current_timer[17].CLK
clock => current_timer[18].CLK
clock => current_timer[19].CLK
clock => current_timer[20].CLK
clock => current_timer[21].CLK
clock => current_timer[22].CLK
clock => current_timer[23].CLK
clock => current_timer[24].CLK
clock => current_timer[25].CLK
clock => current_timer[26].CLK
clock => current_timer[27].CLK
clock => current_timer[28].CLK
clock => current_timer[29].CLK
clock => current_timer[30].CLK
clock => current_timer[31].CLK
reset => current_timer[0].ACLR
reset => current_timer[1].ACLR
reset => current_timer[2].ACLR
reset => current_timer[3].ACLR
reset => current_timer[4].ACLR
reset => current_timer[5].ACLR
reset => current_timer[6].ACLR
reset => current_timer[7].ACLR
reset => current_timer[8].ACLR
reset => current_timer[9].ACLR
reset => current_timer[10].ACLR
reset => current_timer[11].ACLR
reset => current_timer[12].ACLR
reset => current_timer[13].ACLR
reset => current_timer[14].ACLR
reset => current_timer[15].ACLR
reset => current_timer[16].ACLR
reset => current_timer[17].ACLR
reset => current_timer[18].ACLR
reset => current_timer[19].ACLR
reset => current_timer[20].ACLR
reset => current_timer[21].ACLR
reset => current_timer[22].ACLR
reset => current_timer[23].ACLR
reset => current_timer[24].ACLR
reset => current_timer[25].ACLR
reset => current_timer[26].ACLR
reset => current_timer[27].ACLR
reset => current_timer[28].ACLR
reset => current_timer[29].ACLR
reset => current_timer[30].ACLR
reset => current_timer[31].ACLR
clock_timer <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|register_data_width:reg_command_data
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
clock => current_state_reg[8].CLK
clock => current_state_reg[9].CLK
clock => current_state_reg[10].CLK
clock => current_state_reg[11].CLK
clock => current_state_reg[12].CLK
clock => current_state_reg[13].CLK
clock => current_state_reg[14].CLK
clock => current_state_reg[15].CLK
clock => current_state_reg[16].CLK
clock => current_state_reg[17].CLK
clock => current_state_reg[18].CLK
clock => current_state_reg[19].CLK
clock => current_state_reg[20].CLK
clock => current_state_reg[21].CLK
clock => current_state_reg[22].CLK
clock => current_state_reg[23].CLK
clock => current_state_reg[24].CLK
clock => current_state_reg[25].CLK
clock => current_state_reg[26].CLK
clock => current_state_reg[27].CLK
clock => current_state_reg[28].CLK
clock => current_state_reg[29].CLK
clock => current_state_reg[30].CLK
clock => current_state_reg[31].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
reset => current_state_reg[8].ACLR
reset => current_state_reg[9].ACLR
reset => current_state_reg[10].ACLR
reset => current_state_reg[11].ACLR
reset => current_state_reg[12].ACLR
reset => current_state_reg[13].ACLR
reset => current_state_reg[14].ACLR
reset => current_state_reg[15].ACLR
reset => current_state_reg[16].ACLR
reset => current_state_reg[17].ACLR
reset => current_state_reg[18].ACLR
reset => current_state_reg[19].ACLR
reset => current_state_reg[20].ACLR
reset => current_state_reg[21].ACLR
reset => current_state_reg[22].ACLR
reset => current_state_reg[23].ACLR
reset => current_state_reg[24].ACLR
reset => current_state_reg[25].ACLR
reset => current_state_reg[26].ACLR
reset => current_state_reg[27].ACLR
reset => current_state_reg[28].ACLR
reset => current_state_reg[29].ACLR
reset => current_state_reg[30].ACLR
reset => current_state_reg[31].ACLR
enable => current_state_reg[31].ENA
enable => current_state_reg[30].ENA
enable => current_state_reg[29].ENA
enable => current_state_reg[28].ENA
enable => current_state_reg[27].ENA
enable => current_state_reg[26].ENA
enable => current_state_reg[25].ENA
enable => current_state_reg[24].ENA
enable => current_state_reg[23].ENA
enable => current_state_reg[22].ENA
enable => current_state_reg[21].ENA
enable => current_state_reg[20].ENA
enable => current_state_reg[19].ENA
enable => current_state_reg[18].ENA
enable => current_state_reg[17].ENA
enable => current_state_reg[16].ENA
enable => current_state_reg[15].ENA
enable => current_state_reg[14].ENA
enable => current_state_reg[13].ENA
enable => current_state_reg[12].ENA
enable => current_state_reg[11].ENA
enable => current_state_reg[10].ENA
enable => current_state_reg[9].ENA
enable => current_state_reg[8].ENA
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
inpt[8] => current_state_reg[8].DATAIN
inpt[9] => current_state_reg[9].DATAIN
inpt[10] => current_state_reg[10].DATAIN
inpt[11] => current_state_reg[11].DATAIN
inpt[12] => current_state_reg[12].DATAIN
inpt[13] => current_state_reg[13].DATAIN
inpt[14] => current_state_reg[14].DATAIN
inpt[15] => current_state_reg[15].DATAIN
inpt[16] => current_state_reg[16].DATAIN
inpt[17] => current_state_reg[17].DATAIN
inpt[18] => current_state_reg[18].DATAIN
inpt[19] => current_state_reg[19].DATAIN
inpt[20] => current_state_reg[20].DATAIN
inpt[21] => current_state_reg[21].DATAIN
inpt[22] => current_state_reg[22].DATAIN
inpt[23] => current_state_reg[23].DATAIN
inpt[24] => current_state_reg[24].DATAIN
inpt[25] => current_state_reg[25].DATAIN
inpt[26] => current_state_reg[26].DATAIN
inpt[27] => current_state_reg[27].DATAIN
inpt[28] => current_state_reg[28].DATAIN
inpt[29] => current_state_reg[29].DATAIN
inpt[30] => current_state_reg[30].DATAIN
inpt[31] => current_state_reg[31].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
outpt[8] <= current_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
outpt[9] <= current_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
outpt[10] <= current_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
outpt[11] <= current_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
outpt[12] <= current_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
outpt[13] <= current_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
outpt[14] <= current_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
outpt[15] <= current_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
outpt[16] <= current_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
outpt[17] <= current_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
outpt[18] <= current_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
outpt[19] <= current_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
outpt[20] <= current_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
outpt[21] <= current_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
outpt[22] <= current_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
outpt[23] <= current_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
outpt[24] <= current_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
outpt[25] <= current_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
outpt[26] <= current_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
outpt[27] <= current_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
outpt[28] <= current_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
outpt[29] <= current_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
outpt[30] <= current_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
outpt[31] <= current_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|register_data_width:reg_status
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
clock => current_state_reg[8].CLK
clock => current_state_reg[9].CLK
clock => current_state_reg[10].CLK
clock => current_state_reg[11].CLK
clock => current_state_reg[12].CLK
clock => current_state_reg[13].CLK
clock => current_state_reg[14].CLK
clock => current_state_reg[15].CLK
clock => current_state_reg[16].CLK
clock => current_state_reg[17].CLK
clock => current_state_reg[18].CLK
clock => current_state_reg[19].CLK
clock => current_state_reg[20].CLK
clock => current_state_reg[21].CLK
clock => current_state_reg[22].CLK
clock => current_state_reg[23].CLK
clock => current_state_reg[24].CLK
clock => current_state_reg[25].CLK
clock => current_state_reg[26].CLK
clock => current_state_reg[27].CLK
clock => current_state_reg[28].CLK
clock => current_state_reg[29].CLK
clock => current_state_reg[30].CLK
clock => current_state_reg[31].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
reset => current_state_reg[8].ACLR
reset => current_state_reg[9].ACLR
reset => current_state_reg[10].ACLR
reset => current_state_reg[11].ACLR
reset => current_state_reg[12].ACLR
reset => current_state_reg[13].ACLR
reset => current_state_reg[14].ACLR
reset => current_state_reg[15].ACLR
reset => current_state_reg[16].ACLR
reset => current_state_reg[17].ACLR
reset => current_state_reg[18].ACLR
reset => current_state_reg[19].ACLR
reset => current_state_reg[20].ACLR
reset => current_state_reg[21].ACLR
reset => current_state_reg[22].ACLR
reset => current_state_reg[23].ACLR
reset => current_state_reg[24].ACLR
reset => current_state_reg[25].ACLR
reset => current_state_reg[26].ACLR
reset => current_state_reg[27].ACLR
reset => current_state_reg[28].ACLR
reset => current_state_reg[29].ACLR
reset => current_state_reg[30].ACLR
reset => current_state_reg[31].ACLR
enable => current_state_reg[31].ENA
enable => current_state_reg[30].ENA
enable => current_state_reg[29].ENA
enable => current_state_reg[28].ENA
enable => current_state_reg[27].ENA
enable => current_state_reg[26].ENA
enable => current_state_reg[25].ENA
enable => current_state_reg[24].ENA
enable => current_state_reg[23].ENA
enable => current_state_reg[22].ENA
enable => current_state_reg[21].ENA
enable => current_state_reg[20].ENA
enable => current_state_reg[19].ENA
enable => current_state_reg[18].ENA
enable => current_state_reg[17].ENA
enable => current_state_reg[16].ENA
enable => current_state_reg[15].ENA
enable => current_state_reg[14].ENA
enable => current_state_reg[13].ENA
enable => current_state_reg[12].ENA
enable => current_state_reg[11].ENA
enable => current_state_reg[10].ENA
enable => current_state_reg[9].ENA
enable => current_state_reg[8].ENA
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
inpt[8] => current_state_reg[8].DATAIN
inpt[9] => current_state_reg[9].DATAIN
inpt[10] => current_state_reg[10].DATAIN
inpt[11] => current_state_reg[11].DATAIN
inpt[12] => current_state_reg[12].DATAIN
inpt[13] => current_state_reg[13].DATAIN
inpt[14] => current_state_reg[14].DATAIN
inpt[15] => current_state_reg[15].DATAIN
inpt[16] => current_state_reg[16].DATAIN
inpt[17] => current_state_reg[17].DATAIN
inpt[18] => current_state_reg[18].DATAIN
inpt[19] => current_state_reg[19].DATAIN
inpt[20] => current_state_reg[20].DATAIN
inpt[21] => current_state_reg[21].DATAIN
inpt[22] => current_state_reg[22].DATAIN
inpt[23] => current_state_reg[23].DATAIN
inpt[24] => current_state_reg[24].DATAIN
inpt[25] => current_state_reg[25].DATAIN
inpt[26] => current_state_reg[26].DATAIN
inpt[27] => current_state_reg[27].DATAIN
inpt[28] => current_state_reg[28].DATAIN
inpt[29] => current_state_reg[29].DATAIN
inpt[30] => current_state_reg[30].DATAIN
inpt[31] => current_state_reg[31].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE
outpt[8] <= current_state_reg[8].DB_MAX_OUTPUT_PORT_TYPE
outpt[9] <= current_state_reg[9].DB_MAX_OUTPUT_PORT_TYPE
outpt[10] <= current_state_reg[10].DB_MAX_OUTPUT_PORT_TYPE
outpt[11] <= current_state_reg[11].DB_MAX_OUTPUT_PORT_TYPE
outpt[12] <= current_state_reg[12].DB_MAX_OUTPUT_PORT_TYPE
outpt[13] <= current_state_reg[13].DB_MAX_OUTPUT_PORT_TYPE
outpt[14] <= current_state_reg[14].DB_MAX_OUTPUT_PORT_TYPE
outpt[15] <= current_state_reg[15].DB_MAX_OUTPUT_PORT_TYPE
outpt[16] <= current_state_reg[16].DB_MAX_OUTPUT_PORT_TYPE
outpt[17] <= current_state_reg[17].DB_MAX_OUTPUT_PORT_TYPE
outpt[18] <= current_state_reg[18].DB_MAX_OUTPUT_PORT_TYPE
outpt[19] <= current_state_reg[19].DB_MAX_OUTPUT_PORT_TYPE
outpt[20] <= current_state_reg[20].DB_MAX_OUTPUT_PORT_TYPE
outpt[21] <= current_state_reg[21].DB_MAX_OUTPUT_PORT_TYPE
outpt[22] <= current_state_reg[22].DB_MAX_OUTPUT_PORT_TYPE
outpt[23] <= current_state_reg[23].DB_MAX_OUTPUT_PORT_TYPE
outpt[24] <= current_state_reg[24].DB_MAX_OUTPUT_PORT_TYPE
outpt[25] <= current_state_reg[25].DB_MAX_OUTPUT_PORT_TYPE
outpt[26] <= current_state_reg[26].DB_MAX_OUTPUT_PORT_TYPE
outpt[27] <= current_state_reg[27].DB_MAX_OUTPUT_PORT_TYPE
outpt[28] <= current_state_reg[28].DB_MAX_OUTPUT_PORT_TYPE
outpt[29] <= current_state_reg[29].DB_MAX_OUTPUT_PORT_TYPE
outpt[30] <= current_state_reg[30].DB_MAX_OUTPUT_PORT_TYPE
outpt[31] <= current_state_reg[31].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|fsm_commands:commands_control
clock => current_state~1.DATAIN
reset => current_state~3.DATAIN
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
enable => next_state.OUTPUTSELECT
acknowledge => Selector0.IN3
acknowledge => Selector1.IN2
command[0] => Mux0.IN263
command[0] => Mux1.IN263
command[0] => Mux2.IN263
command[0] => Mux3.IN263
command[0] => Mux4.IN263
command[0] => Mux5.IN263
command[1] => Mux0.IN262
command[1] => Mux1.IN262
command[1] => Mux2.IN262
command[1] => Mux3.IN262
command[1] => Mux4.IN262
command[1] => Mux5.IN262
command[2] => Mux0.IN261
command[2] => Mux1.IN261
command[2] => Mux2.IN261
command[2] => Mux3.IN261
command[2] => Mux4.IN261
command[2] => Mux5.IN261
command[3] => Mux0.IN260
command[3] => Mux1.IN260
command[3] => Mux2.IN260
command[3] => Mux3.IN260
command[3] => Mux4.IN260
command[3] => Mux5.IN260
command[4] => Mux0.IN259
command[4] => Mux1.IN259
command[4] => Mux2.IN259
command[4] => Mux3.IN259
command[4] => Mux4.IN259
command[4] => Mux5.IN259
command[5] => Mux0.IN258
command[5] => Mux1.IN258
command[5] => Mux2.IN258
command[5] => Mux3.IN258
command[5] => Mux4.IN258
command[5] => Mux5.IN258
command[6] => Mux0.IN257
command[6] => Mux1.IN257
command[6] => Mux2.IN257
command[6] => Mux3.IN257
command[6] => Mux4.IN257
command[6] => Mux5.IN257
command[7] => Mux0.IN256
command[7] => Mux1.IN256
command[7] => Mux2.IN256
command[7] => Mux3.IN256
command[7] => Mux4.IN256
command[7] => Mux5.IN256
row[0] => Add0.IN16
row[0] => row_out.DATAB
row[0] => col_out.DATAB
row[0] => Selector9.IN7
row[0] => Equal0.IN7
row[1] => Add0.IN15
row[1] => row_out.DATAB
row[1] => col_out.DATAB
row[1] => Selector8.IN6
row[1] => Equal0.IN6
row[2] => Add0.IN14
row[2] => row_out.DATAB
row[2] => col_out.DATAB
row[2] => Selector7.IN6
row[2] => Equal0.IN5
row[3] => Add0.IN13
row[3] => row_out.DATAB
row[3] => col_out.DATAB
row[3] => Selector6.IN6
row[3] => Equal0.IN4
row[4] => Add0.IN12
row[4] => row_out.DATAB
row[4] => col_out.DATAB
row[4] => Selector5.IN6
row[4] => Equal0.IN3
row[5] => Add0.IN11
row[5] => row_out.DATAB
row[5] => col_out.DATAB
row[5] => Selector4.IN6
row[5] => Equal0.IN2
row[6] => Add0.IN10
row[6] => row_out.DATAB
row[6] => col_out.DATAB
row[6] => Selector3.IN6
row[6] => Equal0.IN1
row[7] => Add0.IN9
row[7] => row_out.DATAB
row[7] => col_out.DATAB
row[7] => Selector2.IN6
row[7] => Equal0.IN0
col[0] => Add1.IN16
col[0] => Selector17.IN7
col[0] => Equal1.IN7
col[1] => Add1.IN15
col[1] => Selector16.IN6
col[1] => Equal1.IN6
col[2] => Add1.IN14
col[2] => Selector15.IN6
col[2] => Equal1.IN5
col[3] => Add1.IN13
col[3] => Selector14.IN6
col[3] => Equal1.IN4
col[4] => Add1.IN12
col[4] => Selector13.IN6
col[4] => Equal1.IN3
col[5] => Add1.IN11
col[5] => Selector12.IN6
col[5] => Equal1.IN2
col[6] => Add1.IN10
col[6] => Selector11.IN6
col[6] => Equal1.IN1
col[7] => Add1.IN9
col[7] => Selector10.IN6
col[7] => Equal1.IN0
row_out[0] <= Selector9.DB_MAX_OUTPUT_PORT_TYPE
row_out[1] <= Selector8.DB_MAX_OUTPUT_PORT_TYPE
row_out[2] <= Selector7.DB_MAX_OUTPUT_PORT_TYPE
row_out[3] <= Selector6.DB_MAX_OUTPUT_PORT_TYPE
row_out[4] <= Selector5.DB_MAX_OUTPUT_PORT_TYPE
row_out[5] <= Selector4.DB_MAX_OUTPUT_PORT_TYPE
row_out[6] <= Selector3.DB_MAX_OUTPUT_PORT_TYPE
row_out[7] <= Selector2.DB_MAX_OUTPUT_PORT_TYPE
col_out[0] <= Selector17.DB_MAX_OUTPUT_PORT_TYPE
col_out[1] <= Selector16.DB_MAX_OUTPUT_PORT_TYPE
col_out[2] <= Selector15.DB_MAX_OUTPUT_PORT_TYPE
col_out[3] <= Selector14.DB_MAX_OUTPUT_PORT_TYPE
col_out[4] <= Selector13.DB_MAX_OUTPUT_PORT_TYPE
col_out[5] <= Selector12.DB_MAX_OUTPUT_PORT_TYPE
col_out[6] <= Selector11.DB_MAX_OUTPUT_PORT_TYPE
col_out[7] <= Selector10.DB_MAX_OUTPUT_PORT_TYPE
status[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
status[1] <= status[1].DB_MAX_OUTPUT_PORT_TYPE
status[2] <= status[2].DB_MAX_OUTPUT_PORT_TYPE
status[3] <= status[3].DB_MAX_OUTPUT_PORT_TYPE
status[4] <= status[4].DB_MAX_OUTPUT_PORT_TYPE
status[5] <= status[5].DB_MAX_OUTPUT_PORT_TYPE
status[6] <= status[6].DB_MAX_OUTPUT_PORT_TYPE
status[7] <= status[7].DB_MAX_OUTPUT_PORT_TYPE
status[8] <= status[8].DB_MAX_OUTPUT_PORT_TYPE
status[9] <= status[9].DB_MAX_OUTPUT_PORT_TYPE
status[10] <= status[10].DB_MAX_OUTPUT_PORT_TYPE
status[11] <= status[11].DB_MAX_OUTPUT_PORT_TYPE
status[12] <= status[12].DB_MAX_OUTPUT_PORT_TYPE
status[13] <= status[13].DB_MAX_OUTPUT_PORT_TYPE
status[14] <= status[14].DB_MAX_OUTPUT_PORT_TYPE
status[15] <= status[15].DB_MAX_OUTPUT_PORT_TYPE
status[16] <= status[16].DB_MAX_OUTPUT_PORT_TYPE
status[17] <= status[17].DB_MAX_OUTPUT_PORT_TYPE
status[18] <= status[18].DB_MAX_OUTPUT_PORT_TYPE
status[19] <= status[19].DB_MAX_OUTPUT_PORT_TYPE
status[20] <= status[20].DB_MAX_OUTPUT_PORT_TYPE
status[21] <= status[21].DB_MAX_OUTPUT_PORT_TYPE
status[22] <= status[22].DB_MAX_OUTPUT_PORT_TYPE
status[23] <= status[23].DB_MAX_OUTPUT_PORT_TYPE
status[24] <= status[24].DB_MAX_OUTPUT_PORT_TYPE
status[25] <= status[25].DB_MAX_OUTPUT_PORT_TYPE
status[26] <= status[26].DB_MAX_OUTPUT_PORT_TYPE
status[27] <= status[27].DB_MAX_OUTPUT_PORT_TYPE
status[28] <= status[28].DB_MAX_OUTPUT_PORT_TYPE
status[29] <= status[29].DB_MAX_OUTPUT_PORT_TYPE
status[30] <= status[30].DB_MAX_OUTPUT_PORT_TYPE
status[31] <= status[31].DB_MAX_OUTPUT_PORT_TYPE
sel_data_registers[0] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
sel_data_registers[1] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
sel_input_data_registers[0] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
sel_input_data_registers[1] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
command_done <= command_done.DB_MAX_OUTPUT_PORT_TYPE
new_command <= row_out.DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:motor_0x0
clock => register_data_width:reg_power.clock
clock => register_data_width:reg_power_shift_amount.clock
clock => register_data_width:reg_power_decay.clock
clock => motor_fsm:fsm_motor.clock
reset => register_data_width:reg_power.reset
reset => register_data_width:reg_power_shift_amount.reset
reset => register_data_width:reg_power_decay.reset
reset => motor_fsm:fsm_motor.reset
new_command => new_command_acknowledged.IN1
clock_timer => motor_fsm:fsm_motor.clock_timer
timer[0] => motor_fsm:fsm_motor.timer[0]
timer[1] => motor_fsm:fsm_motor.timer[1]
timer[2] => motor_fsm:fsm_motor.timer[2]
timer[3] => motor_fsm:fsm_motor.timer[3]
timer[4] => motor_fsm:fsm_motor.timer[4]
timer[5] => motor_fsm:fsm_motor.timer[5]
timer[6] => motor_fsm:fsm_motor.timer[6]
timer[7] => motor_fsm:fsm_motor.timer[7]
row[0] => Equal2.IN7
row[0] => Equal3.IN7
row[1] => Equal2.IN6
row[1] => Equal3.IN6
row[2] => Equal2.IN5
row[2] => Equal3.IN5
row[3] => Equal2.IN4
row[3] => Equal3.IN4
row[4] => Equal2.IN3
row[4] => Equal3.IN3
row[5] => Equal2.IN2
row[5] => Equal3.IN2
row[6] => Equal2.IN1
row[6] => Equal3.IN1
row[7] => Equal2.IN0
row[7] => Equal3.IN0
col[0] => Equal0.IN7
col[0] => Equal1.IN7
col[1] => Equal0.IN6
col[1] => Equal1.IN6
col[2] => Equal0.IN5
col[2] => Equal1.IN5
col[3] => Equal0.IN4
col[3] => Equal1.IN4
col[4] => Equal0.IN3
col[4] => Equal1.IN3
col[5] => Equal0.IN2
col[5] => Equal1.IN2
col[6] => Equal0.IN1
col[6] => Equal1.IN1
col[7] => Equal0.IN0
col[7] => Equal1.IN0
sel_data_registers[0] => Mux8.IN1
sel_data_registers[0] => Mux9.IN1
sel_data_registers[0] => Mux10.IN1
sel_data_registers[0] => Mux11.IN1
sel_data_registers[0] => Mux12.IN1
sel_data_registers[0] => Mux13.IN1
sel_data_registers[0] => Mux14.IN1
sel_data_registers[0] => Mux15.IN1
sel_data_registers[0] => Equal4.IN1
sel_data_registers[0] => Equal5.IN1
sel_data_registers[0] => Equal6.IN0
sel_data_registers[1] => Mux8.IN0
sel_data_registers[1] => Mux9.IN0
sel_data_registers[1] => Mux10.IN0
sel_data_registers[1] => Mux11.IN0
sel_data_registers[1] => Mux12.IN0
sel_data_registers[1] => Mux13.IN0
sel_data_registers[1] => Mux14.IN0
sel_data_registers[1] => Mux15.IN0
sel_data_registers[1] => Equal4.IN0
sel_data_registers[1] => Equal5.IN0
sel_data_registers[1] => Equal6.IN1
sel_input_data_registers[0] => Mux0.IN1
sel_input_data_registers[0] => Mux1.IN1
sel_input_data_registers[0] => Mux2.IN1
sel_input_data_registers[0] => Mux3.IN1
sel_input_data_registers[0] => Mux4.IN1
sel_input_data_registers[0] => Mux5.IN1
sel_input_data_registers[0] => Mux6.IN1
sel_input_data_registers[0] => Mux7.IN1
sel_input_data_registers[1] => Mux0.IN0
sel_input_data_registers[1] => Mux1.IN0
sel_input_data_registers[1] => Mux2.IN0
sel_input_data_registers[1] => Mux3.IN0
sel_input_data_registers[1] => Mux4.IN0
sel_input_data_registers[1] => Mux5.IN0
sel_input_data_registers[1] => Mux6.IN0
sel_input_data_registers[1] => Mux7.IN0
motor_data[0] => Mux7.IN2
motor_data[0] => Mux7.IN3
motor_data[1] => Mux6.IN2
motor_data[1] => Mux6.IN3
motor_data[2] => Mux5.IN2
motor_data[2] => Mux5.IN3
motor_data[3] => Mux4.IN2
motor_data[3] => Mux4.IN3
motor_data[4] => Mux3.IN2
motor_data[4] => Mux3.IN3
motor_data[5] => Mux2.IN2
motor_data[5] => Mux2.IN3
motor_data[6] => Mux1.IN2
motor_data[6] => Mux1.IN3
motor_data[7] => Mux0.IN2
motor_data[7] => Mux0.IN3
motor_up_data[0] => Mux7.IN4
motor_up_data[1] => Mux6.IN4
motor_up_data[2] => Mux5.IN4
motor_up_data[3] => Mux4.IN4
motor_up_data[4] => Mux3.IN4
motor_up_data[5] => Mux2.IN4
motor_up_data[6] => Mux1.IN4
motor_up_data[7] => Mux0.IN4
motor_left_data[0] => Mux7.IN5
motor_left_data[1] => Mux6.IN5
motor_left_data[2] => Mux5.IN5
motor_left_data[3] => Mux4.IN5
motor_left_data[4] => Mux3.IN5
motor_left_data[5] => Mux2.IN5
motor_left_data[6] => Mux1.IN5
motor_left_data[7] => Mux0.IN5
motor_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
power_wave <= motor_fsm:fsm_motor.power_wave


|matriz_interface|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power_shift_amount
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:motor_0x0|register_data_width:reg_power_decay
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:motor_0x0|motor_fsm:fsm_motor
clock => current_power[0].CLK
clock => current_power[1].CLK
clock => current_power[2].CLK
clock => current_power[3].CLK
clock => current_power[4].CLK
clock => current_power[5].CLK
clock => current_power[6].CLK
clock => current_power[7].CLK
clock => current_state~1.DATAIN
reset => memory_element_states.IN0
reset => current_power[0].ACLR
reset => current_power[1].ACLR
reset => current_power[2].ACLR
reset => current_power[3].ACLR
reset => current_power[4].ACLR
reset => current_power[5].ACLR
reset => current_power[6].ACLR
reset => current_power[7].ACLR
new_command_acknowledged => memory_element_states.IN1
clock_timer => next_state.test_shift_amount.DATAB
clock_timer => Selector1.IN4
clock_timer => Selector0.IN2
clock_timer => Selector2.IN2
timer[0] => LessThan0.IN8
timer[1] => LessThan0.IN7
timer[2] => LessThan0.IN6
timer[3] => LessThan0.IN5
timer[4] => LessThan0.IN4
timer[5] => LessThan0.IN3
timer[6] => LessThan0.IN2
timer[7] => LessThan0.IN1
saved_power[0] => Equal0.IN7
saved_power[0] => LessThan1.IN8
saved_power[0] => Add1.IN16
saved_power[0] => Selector11.IN5
saved_power[0] => Add0.IN8
saved_power[1] => Equal0.IN6
saved_power[1] => LessThan1.IN7
saved_power[1] => Add1.IN15
saved_power[1] => Selector10.IN5
saved_power[1] => Add0.IN7
saved_power[2] => Equal0.IN5
saved_power[2] => LessThan1.IN6
saved_power[2] => Add1.IN14
saved_power[2] => Selector9.IN5
saved_power[2] => Add0.IN6
saved_power[3] => Equal0.IN4
saved_power[3] => LessThan1.IN5
saved_power[3] => Add1.IN13
saved_power[3] => Selector8.IN5
saved_power[3] => Add0.IN5
saved_power[4] => Equal0.IN3
saved_power[4] => LessThan1.IN4
saved_power[4] => Add1.IN12
saved_power[4] => Selector7.IN5
saved_power[4] => Add0.IN4
saved_power[5] => Equal0.IN2
saved_power[5] => LessThan1.IN3
saved_power[5] => Add1.IN11
saved_power[5] => Selector6.IN5
saved_power[5] => Add0.IN3
saved_power[6] => Equal0.IN1
saved_power[6] => LessThan1.IN2
saved_power[6] => Add1.IN10
saved_power[6] => Selector5.IN5
saved_power[6] => Add0.IN2
saved_power[7] => Equal0.IN0
saved_power[7] => LessThan1.IN1
saved_power[7] => Add1.IN9
saved_power[7] => Selector4.IN5
saved_power[7] => Add0.IN1
power_shift_amount[0] => Equal1.IN15
power_shift_amount[0] => LessThan2.IN16
power_shift_amount[0] => LessThan3.IN16
power_shift_amount[0] => Add2.IN8
power_shift_amount[0] => Add3.IN8
power_shift_amount[1] => Equal1.IN14
power_shift_amount[1] => LessThan2.IN15
power_shift_amount[1] => LessThan3.IN15
power_shift_amount[1] => Add2.IN7
power_shift_amount[1] => Add3.IN7
power_shift_amount[2] => Equal1.IN13
power_shift_amount[2] => LessThan2.IN14
power_shift_amount[2] => LessThan3.IN14
power_shift_amount[2] => Add2.IN6
power_shift_amount[2] => Add3.IN6
power_shift_amount[3] => Equal1.IN12
power_shift_amount[3] => LessThan2.IN13
power_shift_amount[3] => LessThan3.IN13
power_shift_amount[3] => Add2.IN5
power_shift_amount[3] => Add3.IN5
power_shift_amount[4] => Equal1.IN11
power_shift_amount[4] => LessThan2.IN12
power_shift_amount[4] => LessThan3.IN12
power_shift_amount[4] => Add2.IN4
power_shift_amount[4] => Add3.IN4
power_shift_amount[5] => Equal1.IN10
power_shift_amount[5] => LessThan2.IN11
power_shift_amount[5] => LessThan3.IN11
power_shift_amount[5] => Add2.IN3
power_shift_amount[5] => Add3.IN3
power_shift_amount[6] => Equal1.IN9
power_shift_amount[6] => LessThan2.IN10
power_shift_amount[6] => LessThan3.IN10
power_shift_amount[6] => Add2.IN2
power_shift_amount[6] => Add3.IN2
power_shift_amount[7] => Equal1.IN8
power_shift_amount[7] => LessThan2.IN9
power_shift_amount[7] => LessThan3.IN9
power_shift_amount[7] => Add2.IN1
power_shift_amount[7] => Add3.IN1
power_decay[0] => Equal2.IN15
power_decay[0] => LessThan4.IN8
power_decay[0] => Add4.IN8
power_decay[1] => Equal2.IN14
power_decay[1] => LessThan4.IN7
power_decay[1] => Add4.IN7
power_decay[2] => Equal2.IN13
power_decay[2] => LessThan4.IN6
power_decay[2] => Add4.IN6
power_decay[3] => Equal2.IN12
power_decay[3] => LessThan4.IN5
power_decay[3] => Add4.IN5
power_decay[4] => Equal2.IN11
power_decay[4] => LessThan4.IN4
power_decay[4] => Add4.IN4
power_decay[5] => Equal2.IN10
power_decay[5] => LessThan4.IN3
power_decay[5] => Add4.IN3
power_decay[6] => Equal2.IN9
power_decay[6] => LessThan4.IN2
power_decay[6] => Add4.IN2
power_decay[7] => Equal2.IN8
power_decay[7] => LessThan4.IN1
power_decay[7] => Add4.IN1
power_wave <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi
clock => register_data_width:reg_power.clock
clock => register_data_width:reg_power_shift_amount.clock
clock => register_data_width:reg_power_decay.clock
clock => motor_fsm:fsm_motor.clock
reset => register_data_width:reg_power.reset
reset => register_data_width:reg_power_shift_amount.reset
reset => register_data_width:reg_power_decay.reset
reset => motor_fsm:fsm_motor.reset
new_command => new_command_acknowledged.IN1
clock_timer => motor_fsm:fsm_motor.clock_timer
timer[0] => motor_fsm:fsm_motor.timer[0]
timer[1] => motor_fsm:fsm_motor.timer[1]
timer[2] => motor_fsm:fsm_motor.timer[2]
timer[3] => motor_fsm:fsm_motor.timer[3]
timer[4] => motor_fsm:fsm_motor.timer[4]
timer[5] => motor_fsm:fsm_motor.timer[5]
timer[6] => motor_fsm:fsm_motor.timer[6]
timer[7] => motor_fsm:fsm_motor.timer[7]
row[0] => Equal2.IN7
row[0] => Equal3.IN7
row[1] => Equal2.IN6
row[1] => Equal3.IN6
row[2] => Equal2.IN5
row[2] => Equal3.IN5
row[3] => Equal2.IN4
row[3] => Equal3.IN4
row[4] => Equal2.IN3
row[4] => Equal3.IN3
row[5] => Equal2.IN2
row[5] => Equal3.IN2
row[6] => Equal2.IN1
row[6] => Equal3.IN1
row[7] => Equal2.IN0
row[7] => Equal3.IN0
col[0] => Equal0.IN7
col[0] => Equal1.IN7
col[1] => Equal0.IN6
col[1] => Equal1.IN6
col[2] => Equal0.IN5
col[2] => Equal1.IN5
col[3] => Equal0.IN4
col[3] => Equal1.IN4
col[4] => Equal0.IN3
col[4] => Equal1.IN3
col[5] => Equal0.IN2
col[5] => Equal1.IN2
col[6] => Equal0.IN1
col[6] => Equal1.IN1
col[7] => Equal0.IN0
col[7] => Equal1.IN0
sel_data_registers[0] => Mux8.IN1
sel_data_registers[0] => Mux9.IN1
sel_data_registers[0] => Mux10.IN1
sel_data_registers[0] => Mux11.IN1
sel_data_registers[0] => Mux12.IN1
sel_data_registers[0] => Mux13.IN1
sel_data_registers[0] => Mux14.IN1
sel_data_registers[0] => Mux15.IN1
sel_data_registers[0] => Equal4.IN1
sel_data_registers[0] => Equal5.IN1
sel_data_registers[0] => Equal6.IN0
sel_data_registers[1] => Mux8.IN0
sel_data_registers[1] => Mux9.IN0
sel_data_registers[1] => Mux10.IN0
sel_data_registers[1] => Mux11.IN0
sel_data_registers[1] => Mux12.IN0
sel_data_registers[1] => Mux13.IN0
sel_data_registers[1] => Mux14.IN0
sel_data_registers[1] => Mux15.IN0
sel_data_registers[1] => Equal4.IN0
sel_data_registers[1] => Equal5.IN0
sel_data_registers[1] => Equal6.IN1
sel_input_data_registers[0] => Mux0.IN1
sel_input_data_registers[0] => Mux1.IN1
sel_input_data_registers[0] => Mux2.IN1
sel_input_data_registers[0] => Mux3.IN1
sel_input_data_registers[0] => Mux4.IN1
sel_input_data_registers[0] => Mux5.IN1
sel_input_data_registers[0] => Mux6.IN1
sel_input_data_registers[0] => Mux7.IN1
sel_input_data_registers[1] => Mux0.IN0
sel_input_data_registers[1] => Mux1.IN0
sel_input_data_registers[1] => Mux2.IN0
sel_input_data_registers[1] => Mux3.IN0
sel_input_data_registers[1] => Mux4.IN0
sel_input_data_registers[1] => Mux5.IN0
sel_input_data_registers[1] => Mux6.IN0
sel_input_data_registers[1] => Mux7.IN0
motor_data[0] => Mux7.IN2
motor_data[0] => Mux7.IN3
motor_data[1] => Mux6.IN2
motor_data[1] => Mux6.IN3
motor_data[2] => Mux5.IN2
motor_data[2] => Mux5.IN3
motor_data[3] => Mux4.IN2
motor_data[3] => Mux4.IN3
motor_data[4] => Mux3.IN2
motor_data[4] => Mux3.IN3
motor_data[5] => Mux2.IN2
motor_data[5] => Mux2.IN3
motor_data[6] => Mux1.IN2
motor_data[6] => Mux1.IN3
motor_data[7] => Mux0.IN2
motor_data[7] => Mux0.IN3
motor_up_data[0] => Mux7.IN4
motor_up_data[1] => Mux6.IN4
motor_up_data[2] => Mux5.IN4
motor_up_data[3] => Mux4.IN4
motor_up_data[4] => Mux3.IN4
motor_up_data[5] => Mux2.IN4
motor_up_data[6] => Mux1.IN4
motor_up_data[7] => Mux0.IN4
motor_left_data[0] => Mux7.IN5
motor_left_data[1] => Mux6.IN5
motor_left_data[2] => Mux5.IN5
motor_left_data[3] => Mux4.IN5
motor_left_data[4] => Mux3.IN5
motor_left_data[5] => Mux2.IN5
motor_left_data[6] => Mux1.IN5
motor_left_data[7] => Mux0.IN5
motor_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
power_wave <= motor_fsm:fsm_motor.power_wave


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power_shift_amount
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|register_data_width:reg_power_decay
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_0xi:1:n_motors_0xi|motor_fsm:fsm_motor
clock => current_power[0].CLK
clock => current_power[1].CLK
clock => current_power[2].CLK
clock => current_power[3].CLK
clock => current_power[4].CLK
clock => current_power[5].CLK
clock => current_power[6].CLK
clock => current_power[7].CLK
clock => current_state~1.DATAIN
reset => memory_element_states.IN0
reset => current_power[0].ACLR
reset => current_power[1].ACLR
reset => current_power[2].ACLR
reset => current_power[3].ACLR
reset => current_power[4].ACLR
reset => current_power[5].ACLR
reset => current_power[6].ACLR
reset => current_power[7].ACLR
new_command_acknowledged => memory_element_states.IN1
clock_timer => next_state.test_shift_amount.DATAB
clock_timer => Selector1.IN4
clock_timer => Selector0.IN2
clock_timer => Selector2.IN2
timer[0] => LessThan0.IN8
timer[1] => LessThan0.IN7
timer[2] => LessThan0.IN6
timer[3] => LessThan0.IN5
timer[4] => LessThan0.IN4
timer[5] => LessThan0.IN3
timer[6] => LessThan0.IN2
timer[7] => LessThan0.IN1
saved_power[0] => Equal0.IN7
saved_power[0] => LessThan1.IN8
saved_power[0] => Add1.IN16
saved_power[0] => Selector11.IN5
saved_power[0] => Add0.IN8
saved_power[1] => Equal0.IN6
saved_power[1] => LessThan1.IN7
saved_power[1] => Add1.IN15
saved_power[1] => Selector10.IN5
saved_power[1] => Add0.IN7
saved_power[2] => Equal0.IN5
saved_power[2] => LessThan1.IN6
saved_power[2] => Add1.IN14
saved_power[2] => Selector9.IN5
saved_power[2] => Add0.IN6
saved_power[3] => Equal0.IN4
saved_power[3] => LessThan1.IN5
saved_power[3] => Add1.IN13
saved_power[3] => Selector8.IN5
saved_power[3] => Add0.IN5
saved_power[4] => Equal0.IN3
saved_power[4] => LessThan1.IN4
saved_power[4] => Add1.IN12
saved_power[4] => Selector7.IN5
saved_power[4] => Add0.IN4
saved_power[5] => Equal0.IN2
saved_power[5] => LessThan1.IN3
saved_power[5] => Add1.IN11
saved_power[5] => Selector6.IN5
saved_power[5] => Add0.IN3
saved_power[6] => Equal0.IN1
saved_power[6] => LessThan1.IN2
saved_power[6] => Add1.IN10
saved_power[6] => Selector5.IN5
saved_power[6] => Add0.IN2
saved_power[7] => Equal0.IN0
saved_power[7] => LessThan1.IN1
saved_power[7] => Add1.IN9
saved_power[7] => Selector4.IN5
saved_power[7] => Add0.IN1
power_shift_amount[0] => Equal1.IN15
power_shift_amount[0] => LessThan2.IN16
power_shift_amount[0] => LessThan3.IN16
power_shift_amount[0] => Add2.IN8
power_shift_amount[0] => Add3.IN8
power_shift_amount[1] => Equal1.IN14
power_shift_amount[1] => LessThan2.IN15
power_shift_amount[1] => LessThan3.IN15
power_shift_amount[1] => Add2.IN7
power_shift_amount[1] => Add3.IN7
power_shift_amount[2] => Equal1.IN13
power_shift_amount[2] => LessThan2.IN14
power_shift_amount[2] => LessThan3.IN14
power_shift_amount[2] => Add2.IN6
power_shift_amount[2] => Add3.IN6
power_shift_amount[3] => Equal1.IN12
power_shift_amount[3] => LessThan2.IN13
power_shift_amount[3] => LessThan3.IN13
power_shift_amount[3] => Add2.IN5
power_shift_amount[3] => Add3.IN5
power_shift_amount[4] => Equal1.IN11
power_shift_amount[4] => LessThan2.IN12
power_shift_amount[4] => LessThan3.IN12
power_shift_amount[4] => Add2.IN4
power_shift_amount[4] => Add3.IN4
power_shift_amount[5] => Equal1.IN10
power_shift_amount[5] => LessThan2.IN11
power_shift_amount[5] => LessThan3.IN11
power_shift_amount[5] => Add2.IN3
power_shift_amount[5] => Add3.IN3
power_shift_amount[6] => Equal1.IN9
power_shift_amount[6] => LessThan2.IN10
power_shift_amount[6] => LessThan3.IN10
power_shift_amount[6] => Add2.IN2
power_shift_amount[6] => Add3.IN2
power_shift_amount[7] => Equal1.IN8
power_shift_amount[7] => LessThan2.IN9
power_shift_amount[7] => LessThan3.IN9
power_shift_amount[7] => Add2.IN1
power_shift_amount[7] => Add3.IN1
power_decay[0] => Equal2.IN15
power_decay[0] => LessThan4.IN8
power_decay[0] => Add4.IN8
power_decay[1] => Equal2.IN14
power_decay[1] => LessThan4.IN7
power_decay[1] => Add4.IN7
power_decay[2] => Equal2.IN13
power_decay[2] => LessThan4.IN6
power_decay[2] => Add4.IN6
power_decay[3] => Equal2.IN12
power_decay[3] => LessThan4.IN5
power_decay[3] => Add4.IN5
power_decay[4] => Equal2.IN11
power_decay[4] => LessThan4.IN4
power_decay[4] => Add4.IN4
power_decay[5] => Equal2.IN10
power_decay[5] => LessThan4.IN3
power_decay[5] => Add4.IN3
power_decay[6] => Equal2.IN9
power_decay[6] => LessThan4.IN2
power_decay[6] => Add4.IN2
power_decay[7] => Equal2.IN8
power_decay[7] => LessThan4.IN1
power_decay[7] => Add4.IN1
power_wave <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi
clock => register_data_width:reg_power.clock
clock => register_data_width:reg_power_shift_amount.clock
clock => register_data_width:reg_power_decay.clock
clock => motor_fsm:fsm_motor.clock
reset => register_data_width:reg_power.reset
reset => register_data_width:reg_power_shift_amount.reset
reset => register_data_width:reg_power_decay.reset
reset => motor_fsm:fsm_motor.reset
new_command => new_command_acknowledged.IN1
clock_timer => motor_fsm:fsm_motor.clock_timer
timer[0] => motor_fsm:fsm_motor.timer[0]
timer[1] => motor_fsm:fsm_motor.timer[1]
timer[2] => motor_fsm:fsm_motor.timer[2]
timer[3] => motor_fsm:fsm_motor.timer[3]
timer[4] => motor_fsm:fsm_motor.timer[4]
timer[5] => motor_fsm:fsm_motor.timer[5]
timer[6] => motor_fsm:fsm_motor.timer[6]
timer[7] => motor_fsm:fsm_motor.timer[7]
row[0] => Equal2.IN7
row[0] => Equal3.IN7
row[1] => Equal2.IN6
row[1] => Equal3.IN6
row[2] => Equal2.IN5
row[2] => Equal3.IN5
row[3] => Equal2.IN4
row[3] => Equal3.IN4
row[4] => Equal2.IN3
row[4] => Equal3.IN3
row[5] => Equal2.IN2
row[5] => Equal3.IN2
row[6] => Equal2.IN1
row[6] => Equal3.IN1
row[7] => Equal2.IN0
row[7] => Equal3.IN0
col[0] => Equal0.IN6
col[0] => Equal1.IN7
col[1] => Equal0.IN7
col[1] => Equal1.IN6
col[2] => Equal0.IN5
col[2] => Equal1.IN5
col[3] => Equal0.IN4
col[3] => Equal1.IN4
col[4] => Equal0.IN3
col[4] => Equal1.IN3
col[5] => Equal0.IN2
col[5] => Equal1.IN2
col[6] => Equal0.IN1
col[6] => Equal1.IN1
col[7] => Equal0.IN0
col[7] => Equal1.IN0
sel_data_registers[0] => Mux8.IN1
sel_data_registers[0] => Mux9.IN1
sel_data_registers[0] => Mux10.IN1
sel_data_registers[0] => Mux11.IN1
sel_data_registers[0] => Mux12.IN1
sel_data_registers[0] => Mux13.IN1
sel_data_registers[0] => Mux14.IN1
sel_data_registers[0] => Mux15.IN1
sel_data_registers[0] => Equal4.IN1
sel_data_registers[0] => Equal5.IN1
sel_data_registers[0] => Equal6.IN0
sel_data_registers[1] => Mux8.IN0
sel_data_registers[1] => Mux9.IN0
sel_data_registers[1] => Mux10.IN0
sel_data_registers[1] => Mux11.IN0
sel_data_registers[1] => Mux12.IN0
sel_data_registers[1] => Mux13.IN0
sel_data_registers[1] => Mux14.IN0
sel_data_registers[1] => Mux15.IN0
sel_data_registers[1] => Equal4.IN0
sel_data_registers[1] => Equal5.IN0
sel_data_registers[1] => Equal6.IN1
sel_input_data_registers[0] => Mux0.IN1
sel_input_data_registers[0] => Mux1.IN1
sel_input_data_registers[0] => Mux2.IN1
sel_input_data_registers[0] => Mux3.IN1
sel_input_data_registers[0] => Mux4.IN1
sel_input_data_registers[0] => Mux5.IN1
sel_input_data_registers[0] => Mux6.IN1
sel_input_data_registers[0] => Mux7.IN1
sel_input_data_registers[1] => Mux0.IN0
sel_input_data_registers[1] => Mux1.IN0
sel_input_data_registers[1] => Mux2.IN0
sel_input_data_registers[1] => Mux3.IN0
sel_input_data_registers[1] => Mux4.IN0
sel_input_data_registers[1] => Mux5.IN0
sel_input_data_registers[1] => Mux6.IN0
sel_input_data_registers[1] => Mux7.IN0
motor_data[0] => Mux7.IN2
motor_data[0] => Mux7.IN3
motor_data[1] => Mux6.IN2
motor_data[1] => Mux6.IN3
motor_data[2] => Mux5.IN2
motor_data[2] => Mux5.IN3
motor_data[3] => Mux4.IN2
motor_data[3] => Mux4.IN3
motor_data[4] => Mux3.IN2
motor_data[4] => Mux3.IN3
motor_data[5] => Mux2.IN2
motor_data[5] => Mux2.IN3
motor_data[6] => Mux1.IN2
motor_data[6] => Mux1.IN3
motor_data[7] => Mux0.IN2
motor_data[7] => Mux0.IN3
motor_up_data[0] => Mux7.IN4
motor_up_data[1] => Mux6.IN4
motor_up_data[2] => Mux5.IN4
motor_up_data[3] => Mux4.IN4
motor_up_data[4] => Mux3.IN4
motor_up_data[5] => Mux2.IN4
motor_up_data[6] => Mux1.IN4
motor_up_data[7] => Mux0.IN4
motor_left_data[0] => Mux7.IN5
motor_left_data[1] => Mux6.IN5
motor_left_data[2] => Mux5.IN5
motor_left_data[3] => Mux4.IN5
motor_left_data[4] => Mux3.IN5
motor_left_data[5] => Mux2.IN5
motor_left_data[6] => Mux1.IN5
motor_left_data[7] => Mux0.IN5
motor_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
power_wave <= motor_fsm:fsm_motor.power_wave


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power_shift_amount
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|register_data_width:reg_power_decay
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_0xi:2:n_motors_0xi|motor_fsm:fsm_motor
clock => current_power[0].CLK
clock => current_power[1].CLK
clock => current_power[2].CLK
clock => current_power[3].CLK
clock => current_power[4].CLK
clock => current_power[5].CLK
clock => current_power[6].CLK
clock => current_power[7].CLK
clock => current_state~1.DATAIN
reset => memory_element_states.IN0
reset => current_power[0].ACLR
reset => current_power[1].ACLR
reset => current_power[2].ACLR
reset => current_power[3].ACLR
reset => current_power[4].ACLR
reset => current_power[5].ACLR
reset => current_power[6].ACLR
reset => current_power[7].ACLR
new_command_acknowledged => memory_element_states.IN1
clock_timer => next_state.test_shift_amount.DATAB
clock_timer => Selector1.IN4
clock_timer => Selector0.IN2
clock_timer => Selector2.IN2
timer[0] => LessThan0.IN8
timer[1] => LessThan0.IN7
timer[2] => LessThan0.IN6
timer[3] => LessThan0.IN5
timer[4] => LessThan0.IN4
timer[5] => LessThan0.IN3
timer[6] => LessThan0.IN2
timer[7] => LessThan0.IN1
saved_power[0] => Equal0.IN7
saved_power[0] => LessThan1.IN8
saved_power[0] => Add1.IN16
saved_power[0] => Selector11.IN5
saved_power[0] => Add0.IN8
saved_power[1] => Equal0.IN6
saved_power[1] => LessThan1.IN7
saved_power[1] => Add1.IN15
saved_power[1] => Selector10.IN5
saved_power[1] => Add0.IN7
saved_power[2] => Equal0.IN5
saved_power[2] => LessThan1.IN6
saved_power[2] => Add1.IN14
saved_power[2] => Selector9.IN5
saved_power[2] => Add0.IN6
saved_power[3] => Equal0.IN4
saved_power[3] => LessThan1.IN5
saved_power[3] => Add1.IN13
saved_power[3] => Selector8.IN5
saved_power[3] => Add0.IN5
saved_power[4] => Equal0.IN3
saved_power[4] => LessThan1.IN4
saved_power[4] => Add1.IN12
saved_power[4] => Selector7.IN5
saved_power[4] => Add0.IN4
saved_power[5] => Equal0.IN2
saved_power[5] => LessThan1.IN3
saved_power[5] => Add1.IN11
saved_power[5] => Selector6.IN5
saved_power[5] => Add0.IN3
saved_power[6] => Equal0.IN1
saved_power[6] => LessThan1.IN2
saved_power[6] => Add1.IN10
saved_power[6] => Selector5.IN5
saved_power[6] => Add0.IN2
saved_power[7] => Equal0.IN0
saved_power[7] => LessThan1.IN1
saved_power[7] => Add1.IN9
saved_power[7] => Selector4.IN5
saved_power[7] => Add0.IN1
power_shift_amount[0] => Equal1.IN15
power_shift_amount[0] => LessThan2.IN16
power_shift_amount[0] => LessThan3.IN16
power_shift_amount[0] => Add2.IN8
power_shift_amount[0] => Add3.IN8
power_shift_amount[1] => Equal1.IN14
power_shift_amount[1] => LessThan2.IN15
power_shift_amount[1] => LessThan3.IN15
power_shift_amount[1] => Add2.IN7
power_shift_amount[1] => Add3.IN7
power_shift_amount[2] => Equal1.IN13
power_shift_amount[2] => LessThan2.IN14
power_shift_amount[2] => LessThan3.IN14
power_shift_amount[2] => Add2.IN6
power_shift_amount[2] => Add3.IN6
power_shift_amount[3] => Equal1.IN12
power_shift_amount[3] => LessThan2.IN13
power_shift_amount[3] => LessThan3.IN13
power_shift_amount[3] => Add2.IN5
power_shift_amount[3] => Add3.IN5
power_shift_amount[4] => Equal1.IN11
power_shift_amount[4] => LessThan2.IN12
power_shift_amount[4] => LessThan3.IN12
power_shift_amount[4] => Add2.IN4
power_shift_amount[4] => Add3.IN4
power_shift_amount[5] => Equal1.IN10
power_shift_amount[5] => LessThan2.IN11
power_shift_amount[5] => LessThan3.IN11
power_shift_amount[5] => Add2.IN3
power_shift_amount[5] => Add3.IN3
power_shift_amount[6] => Equal1.IN9
power_shift_amount[6] => LessThan2.IN10
power_shift_amount[6] => LessThan3.IN10
power_shift_amount[6] => Add2.IN2
power_shift_amount[6] => Add3.IN2
power_shift_amount[7] => Equal1.IN8
power_shift_amount[7] => LessThan2.IN9
power_shift_amount[7] => LessThan3.IN9
power_shift_amount[7] => Add2.IN1
power_shift_amount[7] => Add3.IN1
power_decay[0] => Equal2.IN15
power_decay[0] => LessThan4.IN8
power_decay[0] => Add4.IN8
power_decay[1] => Equal2.IN14
power_decay[1] => LessThan4.IN7
power_decay[1] => Add4.IN7
power_decay[2] => Equal2.IN13
power_decay[2] => LessThan4.IN6
power_decay[2] => Add4.IN6
power_decay[3] => Equal2.IN12
power_decay[3] => LessThan4.IN5
power_decay[3] => Add4.IN5
power_decay[4] => Equal2.IN11
power_decay[4] => LessThan4.IN4
power_decay[4] => Add4.IN4
power_decay[5] => Equal2.IN10
power_decay[5] => LessThan4.IN3
power_decay[5] => Add4.IN3
power_decay[6] => Equal2.IN9
power_decay[6] => LessThan4.IN2
power_decay[6] => Add4.IN2
power_decay[7] => Equal2.IN8
power_decay[7] => LessThan4.IN1
power_decay[7] => Add4.IN1
power_wave <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi
clock => register_data_width:reg_power.clock
clock => register_data_width:reg_power_shift_amount.clock
clock => register_data_width:reg_power_decay.clock
clock => motor_fsm:fsm_motor.clock
reset => register_data_width:reg_power.reset
reset => register_data_width:reg_power_shift_amount.reset
reset => register_data_width:reg_power_decay.reset
reset => motor_fsm:fsm_motor.reset
new_command => new_command_acknowledged.IN1
clock_timer => motor_fsm:fsm_motor.clock_timer
timer[0] => motor_fsm:fsm_motor.timer[0]
timer[1] => motor_fsm:fsm_motor.timer[1]
timer[2] => motor_fsm:fsm_motor.timer[2]
timer[3] => motor_fsm:fsm_motor.timer[3]
timer[4] => motor_fsm:fsm_motor.timer[4]
timer[5] => motor_fsm:fsm_motor.timer[5]
timer[6] => motor_fsm:fsm_motor.timer[6]
timer[7] => motor_fsm:fsm_motor.timer[7]
row[0] => Equal2.IN7
row[0] => Equal3.IN7
row[1] => Equal2.IN6
row[1] => Equal3.IN6
row[2] => Equal2.IN5
row[2] => Equal3.IN5
row[3] => Equal2.IN4
row[3] => Equal3.IN4
row[4] => Equal2.IN3
row[4] => Equal3.IN3
row[5] => Equal2.IN2
row[5] => Equal3.IN2
row[6] => Equal2.IN1
row[6] => Equal3.IN1
row[7] => Equal2.IN0
row[7] => Equal3.IN0
col[0] => Equal0.IN7
col[0] => Equal1.IN7
col[1] => Equal0.IN6
col[1] => Equal1.IN6
col[2] => Equal0.IN5
col[2] => Equal1.IN5
col[3] => Equal0.IN4
col[3] => Equal1.IN4
col[4] => Equal0.IN3
col[4] => Equal1.IN3
col[5] => Equal0.IN2
col[5] => Equal1.IN2
col[6] => Equal0.IN1
col[6] => Equal1.IN1
col[7] => Equal0.IN0
col[7] => Equal1.IN0
sel_data_registers[0] => Mux8.IN1
sel_data_registers[0] => Mux9.IN1
sel_data_registers[0] => Mux10.IN1
sel_data_registers[0] => Mux11.IN1
sel_data_registers[0] => Mux12.IN1
sel_data_registers[0] => Mux13.IN1
sel_data_registers[0] => Mux14.IN1
sel_data_registers[0] => Mux15.IN1
sel_data_registers[0] => Equal4.IN1
sel_data_registers[0] => Equal5.IN1
sel_data_registers[0] => Equal6.IN0
sel_data_registers[1] => Mux8.IN0
sel_data_registers[1] => Mux9.IN0
sel_data_registers[1] => Mux10.IN0
sel_data_registers[1] => Mux11.IN0
sel_data_registers[1] => Mux12.IN0
sel_data_registers[1] => Mux13.IN0
sel_data_registers[1] => Mux14.IN0
sel_data_registers[1] => Mux15.IN0
sel_data_registers[1] => Equal4.IN0
sel_data_registers[1] => Equal5.IN0
sel_data_registers[1] => Equal6.IN1
sel_input_data_registers[0] => Mux0.IN1
sel_input_data_registers[0] => Mux1.IN1
sel_input_data_registers[0] => Mux2.IN1
sel_input_data_registers[0] => Mux3.IN1
sel_input_data_registers[0] => Mux4.IN1
sel_input_data_registers[0] => Mux5.IN1
sel_input_data_registers[0] => Mux6.IN1
sel_input_data_registers[0] => Mux7.IN1
sel_input_data_registers[1] => Mux0.IN0
sel_input_data_registers[1] => Mux1.IN0
sel_input_data_registers[1] => Mux2.IN0
sel_input_data_registers[1] => Mux3.IN0
sel_input_data_registers[1] => Mux4.IN0
sel_input_data_registers[1] => Mux5.IN0
sel_input_data_registers[1] => Mux6.IN0
sel_input_data_registers[1] => Mux7.IN0
motor_data[0] => Mux7.IN2
motor_data[0] => Mux7.IN3
motor_data[1] => Mux6.IN2
motor_data[1] => Mux6.IN3
motor_data[2] => Mux5.IN2
motor_data[2] => Mux5.IN3
motor_data[3] => Mux4.IN2
motor_data[3] => Mux4.IN3
motor_data[4] => Mux3.IN2
motor_data[4] => Mux3.IN3
motor_data[5] => Mux2.IN2
motor_data[5] => Mux2.IN3
motor_data[6] => Mux1.IN2
motor_data[6] => Mux1.IN3
motor_data[7] => Mux0.IN2
motor_data[7] => Mux0.IN3
motor_up_data[0] => Mux7.IN4
motor_up_data[1] => Mux6.IN4
motor_up_data[2] => Mux5.IN4
motor_up_data[3] => Mux4.IN4
motor_up_data[4] => Mux3.IN4
motor_up_data[5] => Mux2.IN4
motor_up_data[6] => Mux1.IN4
motor_up_data[7] => Mux0.IN4
motor_left_data[0] => Mux7.IN5
motor_left_data[1] => Mux6.IN5
motor_left_data[2] => Mux5.IN5
motor_left_data[3] => Mux4.IN5
motor_left_data[4] => Mux3.IN5
motor_left_data[5] => Mux2.IN5
motor_left_data[6] => Mux1.IN5
motor_left_data[7] => Mux0.IN5
motor_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
power_wave <= motor_fsm:fsm_motor.power_wave


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power_shift_amount
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|register_data_width:reg_power_decay
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_0xi:3:n_motors_0xi|motor_fsm:fsm_motor
clock => current_power[0].CLK
clock => current_power[1].CLK
clock => current_power[2].CLK
clock => current_power[3].CLK
clock => current_power[4].CLK
clock => current_power[5].CLK
clock => current_power[6].CLK
clock => current_power[7].CLK
clock => current_state~1.DATAIN
reset => memory_element_states.IN0
reset => current_power[0].ACLR
reset => current_power[1].ACLR
reset => current_power[2].ACLR
reset => current_power[3].ACLR
reset => current_power[4].ACLR
reset => current_power[5].ACLR
reset => current_power[6].ACLR
reset => current_power[7].ACLR
new_command_acknowledged => memory_element_states.IN1
clock_timer => next_state.test_shift_amount.DATAB
clock_timer => Selector1.IN4
clock_timer => Selector0.IN2
clock_timer => Selector2.IN2
timer[0] => LessThan0.IN8
timer[1] => LessThan0.IN7
timer[2] => LessThan0.IN6
timer[3] => LessThan0.IN5
timer[4] => LessThan0.IN4
timer[5] => LessThan0.IN3
timer[6] => LessThan0.IN2
timer[7] => LessThan0.IN1
saved_power[0] => Equal0.IN7
saved_power[0] => LessThan1.IN8
saved_power[0] => Add1.IN16
saved_power[0] => Selector11.IN5
saved_power[0] => Add0.IN8
saved_power[1] => Equal0.IN6
saved_power[1] => LessThan1.IN7
saved_power[1] => Add1.IN15
saved_power[1] => Selector10.IN5
saved_power[1] => Add0.IN7
saved_power[2] => Equal0.IN5
saved_power[2] => LessThan1.IN6
saved_power[2] => Add1.IN14
saved_power[2] => Selector9.IN5
saved_power[2] => Add0.IN6
saved_power[3] => Equal0.IN4
saved_power[3] => LessThan1.IN5
saved_power[3] => Add1.IN13
saved_power[3] => Selector8.IN5
saved_power[3] => Add0.IN5
saved_power[4] => Equal0.IN3
saved_power[4] => LessThan1.IN4
saved_power[4] => Add1.IN12
saved_power[4] => Selector7.IN5
saved_power[4] => Add0.IN4
saved_power[5] => Equal0.IN2
saved_power[5] => LessThan1.IN3
saved_power[5] => Add1.IN11
saved_power[5] => Selector6.IN5
saved_power[5] => Add0.IN3
saved_power[6] => Equal0.IN1
saved_power[6] => LessThan1.IN2
saved_power[6] => Add1.IN10
saved_power[6] => Selector5.IN5
saved_power[6] => Add0.IN2
saved_power[7] => Equal0.IN0
saved_power[7] => LessThan1.IN1
saved_power[7] => Add1.IN9
saved_power[7] => Selector4.IN5
saved_power[7] => Add0.IN1
power_shift_amount[0] => Equal1.IN15
power_shift_amount[0] => LessThan2.IN16
power_shift_amount[0] => LessThan3.IN16
power_shift_amount[0] => Add2.IN8
power_shift_amount[0] => Add3.IN8
power_shift_amount[1] => Equal1.IN14
power_shift_amount[1] => LessThan2.IN15
power_shift_amount[1] => LessThan3.IN15
power_shift_amount[1] => Add2.IN7
power_shift_amount[1] => Add3.IN7
power_shift_amount[2] => Equal1.IN13
power_shift_amount[2] => LessThan2.IN14
power_shift_amount[2] => LessThan3.IN14
power_shift_amount[2] => Add2.IN6
power_shift_amount[2] => Add3.IN6
power_shift_amount[3] => Equal1.IN12
power_shift_amount[3] => LessThan2.IN13
power_shift_amount[3] => LessThan3.IN13
power_shift_amount[3] => Add2.IN5
power_shift_amount[3] => Add3.IN5
power_shift_amount[4] => Equal1.IN11
power_shift_amount[4] => LessThan2.IN12
power_shift_amount[4] => LessThan3.IN12
power_shift_amount[4] => Add2.IN4
power_shift_amount[4] => Add3.IN4
power_shift_amount[5] => Equal1.IN10
power_shift_amount[5] => LessThan2.IN11
power_shift_amount[5] => LessThan3.IN11
power_shift_amount[5] => Add2.IN3
power_shift_amount[5] => Add3.IN3
power_shift_amount[6] => Equal1.IN9
power_shift_amount[6] => LessThan2.IN10
power_shift_amount[6] => LessThan3.IN10
power_shift_amount[6] => Add2.IN2
power_shift_amount[6] => Add3.IN2
power_shift_amount[7] => Equal1.IN8
power_shift_amount[7] => LessThan2.IN9
power_shift_amount[7] => LessThan3.IN9
power_shift_amount[7] => Add2.IN1
power_shift_amount[7] => Add3.IN1
power_decay[0] => Equal2.IN15
power_decay[0] => LessThan4.IN8
power_decay[0] => Add4.IN8
power_decay[1] => Equal2.IN14
power_decay[1] => LessThan4.IN7
power_decay[1] => Add4.IN7
power_decay[2] => Equal2.IN13
power_decay[2] => LessThan4.IN6
power_decay[2] => Add4.IN6
power_decay[3] => Equal2.IN12
power_decay[3] => LessThan4.IN5
power_decay[3] => Add4.IN5
power_decay[4] => Equal2.IN11
power_decay[4] => LessThan4.IN4
power_decay[4] => Add4.IN4
power_decay[5] => Equal2.IN10
power_decay[5] => LessThan4.IN3
power_decay[5] => Add4.IN3
power_decay[6] => Equal2.IN9
power_decay[6] => LessThan4.IN2
power_decay[6] => Add4.IN2
power_decay[7] => Equal2.IN8
power_decay[7] => LessThan4.IN1
power_decay[7] => Add4.IN1
power_wave <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0
clock => register_data_width:reg_power.clock
clock => register_data_width:reg_power_shift_amount.clock
clock => register_data_width:reg_power_decay.clock
clock => motor_fsm:fsm_motor.clock
reset => register_data_width:reg_power.reset
reset => register_data_width:reg_power_shift_amount.reset
reset => register_data_width:reg_power_decay.reset
reset => motor_fsm:fsm_motor.reset
new_command => new_command_acknowledged.IN1
clock_timer => motor_fsm:fsm_motor.clock_timer
timer[0] => motor_fsm:fsm_motor.timer[0]
timer[1] => motor_fsm:fsm_motor.timer[1]
timer[2] => motor_fsm:fsm_motor.timer[2]
timer[3] => motor_fsm:fsm_motor.timer[3]
timer[4] => motor_fsm:fsm_motor.timer[4]
timer[5] => motor_fsm:fsm_motor.timer[5]
timer[6] => motor_fsm:fsm_motor.timer[6]
timer[7] => motor_fsm:fsm_motor.timer[7]
row[0] => Equal2.IN7
row[0] => Equal3.IN7
row[1] => Equal2.IN6
row[1] => Equal3.IN6
row[2] => Equal2.IN5
row[2] => Equal3.IN5
row[3] => Equal2.IN4
row[3] => Equal3.IN4
row[4] => Equal2.IN3
row[4] => Equal3.IN3
row[5] => Equal2.IN2
row[5] => Equal3.IN2
row[6] => Equal2.IN1
row[6] => Equal3.IN1
row[7] => Equal2.IN0
row[7] => Equal3.IN0
col[0] => Equal0.IN7
col[0] => Equal1.IN7
col[1] => Equal0.IN6
col[1] => Equal1.IN6
col[2] => Equal0.IN5
col[2] => Equal1.IN5
col[3] => Equal0.IN4
col[3] => Equal1.IN4
col[4] => Equal0.IN3
col[4] => Equal1.IN3
col[5] => Equal0.IN2
col[5] => Equal1.IN2
col[6] => Equal0.IN1
col[6] => Equal1.IN1
col[7] => Equal0.IN0
col[7] => Equal1.IN0
sel_data_registers[0] => Mux8.IN1
sel_data_registers[0] => Mux9.IN1
sel_data_registers[0] => Mux10.IN1
sel_data_registers[0] => Mux11.IN1
sel_data_registers[0] => Mux12.IN1
sel_data_registers[0] => Mux13.IN1
sel_data_registers[0] => Mux14.IN1
sel_data_registers[0] => Mux15.IN1
sel_data_registers[0] => Equal4.IN1
sel_data_registers[0] => Equal5.IN1
sel_data_registers[0] => Equal6.IN0
sel_data_registers[1] => Mux8.IN0
sel_data_registers[1] => Mux9.IN0
sel_data_registers[1] => Mux10.IN0
sel_data_registers[1] => Mux11.IN0
sel_data_registers[1] => Mux12.IN0
sel_data_registers[1] => Mux13.IN0
sel_data_registers[1] => Mux14.IN0
sel_data_registers[1] => Mux15.IN0
sel_data_registers[1] => Equal4.IN0
sel_data_registers[1] => Equal5.IN0
sel_data_registers[1] => Equal6.IN1
sel_input_data_registers[0] => Mux0.IN1
sel_input_data_registers[0] => Mux1.IN1
sel_input_data_registers[0] => Mux2.IN1
sel_input_data_registers[0] => Mux3.IN1
sel_input_data_registers[0] => Mux4.IN1
sel_input_data_registers[0] => Mux5.IN1
sel_input_data_registers[0] => Mux6.IN1
sel_input_data_registers[0] => Mux7.IN1
sel_input_data_registers[1] => Mux0.IN0
sel_input_data_registers[1] => Mux1.IN0
sel_input_data_registers[1] => Mux2.IN0
sel_input_data_registers[1] => Mux3.IN0
sel_input_data_registers[1] => Mux4.IN0
sel_input_data_registers[1] => Mux5.IN0
sel_input_data_registers[1] => Mux6.IN0
sel_input_data_registers[1] => Mux7.IN0
motor_data[0] => Mux7.IN2
motor_data[0] => Mux7.IN3
motor_data[1] => Mux6.IN2
motor_data[1] => Mux6.IN3
motor_data[2] => Mux5.IN2
motor_data[2] => Mux5.IN3
motor_data[3] => Mux4.IN2
motor_data[3] => Mux4.IN3
motor_data[4] => Mux3.IN2
motor_data[4] => Mux3.IN3
motor_data[5] => Mux2.IN2
motor_data[5] => Mux2.IN3
motor_data[6] => Mux1.IN2
motor_data[6] => Mux1.IN3
motor_data[7] => Mux0.IN2
motor_data[7] => Mux0.IN3
motor_up_data[0] => Mux7.IN4
motor_up_data[1] => Mux6.IN4
motor_up_data[2] => Mux5.IN4
motor_up_data[3] => Mux4.IN4
motor_up_data[4] => Mux3.IN4
motor_up_data[5] => Mux2.IN4
motor_up_data[6] => Mux1.IN4
motor_up_data[7] => Mux0.IN4
motor_left_data[0] => Mux7.IN5
motor_left_data[1] => Mux6.IN5
motor_left_data[2] => Mux5.IN5
motor_left_data[3] => Mux4.IN5
motor_left_data[4] => Mux3.IN5
motor_left_data[5] => Mux2.IN5
motor_left_data[6] => Mux1.IN5
motor_left_data[7] => Mux0.IN5
motor_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
power_wave <= motor_fsm:fsm_motor.power_wave


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power_shift_amount
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|register_data_width:reg_power_decay
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ix0:1:n_motors_ix0|motor_fsm:fsm_motor
clock => current_power[0].CLK
clock => current_power[1].CLK
clock => current_power[2].CLK
clock => current_power[3].CLK
clock => current_power[4].CLK
clock => current_power[5].CLK
clock => current_power[6].CLK
clock => current_power[7].CLK
clock => current_state~1.DATAIN
reset => memory_element_states.IN0
reset => current_power[0].ACLR
reset => current_power[1].ACLR
reset => current_power[2].ACLR
reset => current_power[3].ACLR
reset => current_power[4].ACLR
reset => current_power[5].ACLR
reset => current_power[6].ACLR
reset => current_power[7].ACLR
new_command_acknowledged => memory_element_states.IN1
clock_timer => next_state.test_shift_amount.DATAB
clock_timer => Selector1.IN4
clock_timer => Selector0.IN2
clock_timer => Selector2.IN2
timer[0] => LessThan0.IN8
timer[1] => LessThan0.IN7
timer[2] => LessThan0.IN6
timer[3] => LessThan0.IN5
timer[4] => LessThan0.IN4
timer[5] => LessThan0.IN3
timer[6] => LessThan0.IN2
timer[7] => LessThan0.IN1
saved_power[0] => Equal0.IN7
saved_power[0] => LessThan1.IN8
saved_power[0] => Add1.IN16
saved_power[0] => Selector11.IN5
saved_power[0] => Add0.IN8
saved_power[1] => Equal0.IN6
saved_power[1] => LessThan1.IN7
saved_power[1] => Add1.IN15
saved_power[1] => Selector10.IN5
saved_power[1] => Add0.IN7
saved_power[2] => Equal0.IN5
saved_power[2] => LessThan1.IN6
saved_power[2] => Add1.IN14
saved_power[2] => Selector9.IN5
saved_power[2] => Add0.IN6
saved_power[3] => Equal0.IN4
saved_power[3] => LessThan1.IN5
saved_power[3] => Add1.IN13
saved_power[3] => Selector8.IN5
saved_power[3] => Add0.IN5
saved_power[4] => Equal0.IN3
saved_power[4] => LessThan1.IN4
saved_power[4] => Add1.IN12
saved_power[4] => Selector7.IN5
saved_power[4] => Add0.IN4
saved_power[5] => Equal0.IN2
saved_power[5] => LessThan1.IN3
saved_power[5] => Add1.IN11
saved_power[5] => Selector6.IN5
saved_power[5] => Add0.IN3
saved_power[6] => Equal0.IN1
saved_power[6] => LessThan1.IN2
saved_power[6] => Add1.IN10
saved_power[6] => Selector5.IN5
saved_power[6] => Add0.IN2
saved_power[7] => Equal0.IN0
saved_power[7] => LessThan1.IN1
saved_power[7] => Add1.IN9
saved_power[7] => Selector4.IN5
saved_power[7] => Add0.IN1
power_shift_amount[0] => Equal1.IN15
power_shift_amount[0] => LessThan2.IN16
power_shift_amount[0] => LessThan3.IN16
power_shift_amount[0] => Add2.IN8
power_shift_amount[0] => Add3.IN8
power_shift_amount[1] => Equal1.IN14
power_shift_amount[1] => LessThan2.IN15
power_shift_amount[1] => LessThan3.IN15
power_shift_amount[1] => Add2.IN7
power_shift_amount[1] => Add3.IN7
power_shift_amount[2] => Equal1.IN13
power_shift_amount[2] => LessThan2.IN14
power_shift_amount[2] => LessThan3.IN14
power_shift_amount[2] => Add2.IN6
power_shift_amount[2] => Add3.IN6
power_shift_amount[3] => Equal1.IN12
power_shift_amount[3] => LessThan2.IN13
power_shift_amount[3] => LessThan3.IN13
power_shift_amount[3] => Add2.IN5
power_shift_amount[3] => Add3.IN5
power_shift_amount[4] => Equal1.IN11
power_shift_amount[4] => LessThan2.IN12
power_shift_amount[4] => LessThan3.IN12
power_shift_amount[4] => Add2.IN4
power_shift_amount[4] => Add3.IN4
power_shift_amount[5] => Equal1.IN10
power_shift_amount[5] => LessThan2.IN11
power_shift_amount[5] => LessThan3.IN11
power_shift_amount[5] => Add2.IN3
power_shift_amount[5] => Add3.IN3
power_shift_amount[6] => Equal1.IN9
power_shift_amount[6] => LessThan2.IN10
power_shift_amount[6] => LessThan3.IN10
power_shift_amount[6] => Add2.IN2
power_shift_amount[6] => Add3.IN2
power_shift_amount[7] => Equal1.IN8
power_shift_amount[7] => LessThan2.IN9
power_shift_amount[7] => LessThan3.IN9
power_shift_amount[7] => Add2.IN1
power_shift_amount[7] => Add3.IN1
power_decay[0] => Equal2.IN15
power_decay[0] => LessThan4.IN8
power_decay[0] => Add4.IN8
power_decay[1] => Equal2.IN14
power_decay[1] => LessThan4.IN7
power_decay[1] => Add4.IN7
power_decay[2] => Equal2.IN13
power_decay[2] => LessThan4.IN6
power_decay[2] => Add4.IN6
power_decay[3] => Equal2.IN12
power_decay[3] => LessThan4.IN5
power_decay[3] => Add4.IN5
power_decay[4] => Equal2.IN11
power_decay[4] => LessThan4.IN4
power_decay[4] => Add4.IN4
power_decay[5] => Equal2.IN10
power_decay[5] => LessThan4.IN3
power_decay[5] => Add4.IN3
power_decay[6] => Equal2.IN9
power_decay[6] => LessThan4.IN2
power_decay[6] => Add4.IN2
power_decay[7] => Equal2.IN8
power_decay[7] => LessThan4.IN1
power_decay[7] => Add4.IN1
power_wave <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0
clock => register_data_width:reg_power.clock
clock => register_data_width:reg_power_shift_amount.clock
clock => register_data_width:reg_power_decay.clock
clock => motor_fsm:fsm_motor.clock
reset => register_data_width:reg_power.reset
reset => register_data_width:reg_power_shift_amount.reset
reset => register_data_width:reg_power_decay.reset
reset => motor_fsm:fsm_motor.reset
new_command => new_command_acknowledged.IN1
clock_timer => motor_fsm:fsm_motor.clock_timer
timer[0] => motor_fsm:fsm_motor.timer[0]
timer[1] => motor_fsm:fsm_motor.timer[1]
timer[2] => motor_fsm:fsm_motor.timer[2]
timer[3] => motor_fsm:fsm_motor.timer[3]
timer[4] => motor_fsm:fsm_motor.timer[4]
timer[5] => motor_fsm:fsm_motor.timer[5]
timer[6] => motor_fsm:fsm_motor.timer[6]
timer[7] => motor_fsm:fsm_motor.timer[7]
row[0] => Equal2.IN6
row[0] => Equal3.IN7
row[1] => Equal2.IN7
row[1] => Equal3.IN6
row[2] => Equal2.IN5
row[2] => Equal3.IN5
row[3] => Equal2.IN4
row[3] => Equal3.IN4
row[4] => Equal2.IN3
row[4] => Equal3.IN3
row[5] => Equal2.IN2
row[5] => Equal3.IN2
row[6] => Equal2.IN1
row[6] => Equal3.IN1
row[7] => Equal2.IN0
row[7] => Equal3.IN0
col[0] => Equal0.IN7
col[0] => Equal1.IN7
col[1] => Equal0.IN6
col[1] => Equal1.IN6
col[2] => Equal0.IN5
col[2] => Equal1.IN5
col[3] => Equal0.IN4
col[3] => Equal1.IN4
col[4] => Equal0.IN3
col[4] => Equal1.IN3
col[5] => Equal0.IN2
col[5] => Equal1.IN2
col[6] => Equal0.IN1
col[6] => Equal1.IN1
col[7] => Equal0.IN0
col[7] => Equal1.IN0
sel_data_registers[0] => Mux8.IN1
sel_data_registers[0] => Mux9.IN1
sel_data_registers[0] => Mux10.IN1
sel_data_registers[0] => Mux11.IN1
sel_data_registers[0] => Mux12.IN1
sel_data_registers[0] => Mux13.IN1
sel_data_registers[0] => Mux14.IN1
sel_data_registers[0] => Mux15.IN1
sel_data_registers[0] => Equal4.IN1
sel_data_registers[0] => Equal5.IN1
sel_data_registers[0] => Equal6.IN0
sel_data_registers[1] => Mux8.IN0
sel_data_registers[1] => Mux9.IN0
sel_data_registers[1] => Mux10.IN0
sel_data_registers[1] => Mux11.IN0
sel_data_registers[1] => Mux12.IN0
sel_data_registers[1] => Mux13.IN0
sel_data_registers[1] => Mux14.IN0
sel_data_registers[1] => Mux15.IN0
sel_data_registers[1] => Equal4.IN0
sel_data_registers[1] => Equal5.IN0
sel_data_registers[1] => Equal6.IN1
sel_input_data_registers[0] => Mux0.IN1
sel_input_data_registers[0] => Mux1.IN1
sel_input_data_registers[0] => Mux2.IN1
sel_input_data_registers[0] => Mux3.IN1
sel_input_data_registers[0] => Mux4.IN1
sel_input_data_registers[0] => Mux5.IN1
sel_input_data_registers[0] => Mux6.IN1
sel_input_data_registers[0] => Mux7.IN1
sel_input_data_registers[1] => Mux0.IN0
sel_input_data_registers[1] => Mux1.IN0
sel_input_data_registers[1] => Mux2.IN0
sel_input_data_registers[1] => Mux3.IN0
sel_input_data_registers[1] => Mux4.IN0
sel_input_data_registers[1] => Mux5.IN0
sel_input_data_registers[1] => Mux6.IN0
sel_input_data_registers[1] => Mux7.IN0
motor_data[0] => Mux7.IN2
motor_data[0] => Mux7.IN3
motor_data[1] => Mux6.IN2
motor_data[1] => Mux6.IN3
motor_data[2] => Mux5.IN2
motor_data[2] => Mux5.IN3
motor_data[3] => Mux4.IN2
motor_data[3] => Mux4.IN3
motor_data[4] => Mux3.IN2
motor_data[4] => Mux3.IN3
motor_data[5] => Mux2.IN2
motor_data[5] => Mux2.IN3
motor_data[6] => Mux1.IN2
motor_data[6] => Mux1.IN3
motor_data[7] => Mux0.IN2
motor_data[7] => Mux0.IN3
motor_up_data[0] => Mux7.IN4
motor_up_data[1] => Mux6.IN4
motor_up_data[2] => Mux5.IN4
motor_up_data[3] => Mux4.IN4
motor_up_data[4] => Mux3.IN4
motor_up_data[5] => Mux2.IN4
motor_up_data[6] => Mux1.IN4
motor_up_data[7] => Mux0.IN4
motor_left_data[0] => Mux7.IN5
motor_left_data[1] => Mux6.IN5
motor_left_data[2] => Mux5.IN5
motor_left_data[3] => Mux4.IN5
motor_left_data[4] => Mux3.IN5
motor_left_data[5] => Mux2.IN5
motor_left_data[6] => Mux1.IN5
motor_left_data[7] => Mux0.IN5
motor_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
power_wave <= motor_fsm:fsm_motor.power_wave


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power_shift_amount
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|register_data_width:reg_power_decay
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ix0:2:n_motors_ix0|motor_fsm:fsm_motor
clock => current_power[0].CLK
clock => current_power[1].CLK
clock => current_power[2].CLK
clock => current_power[3].CLK
clock => current_power[4].CLK
clock => current_power[5].CLK
clock => current_power[6].CLK
clock => current_power[7].CLK
clock => current_state~1.DATAIN
reset => memory_element_states.IN0
reset => current_power[0].ACLR
reset => current_power[1].ACLR
reset => current_power[2].ACLR
reset => current_power[3].ACLR
reset => current_power[4].ACLR
reset => current_power[5].ACLR
reset => current_power[6].ACLR
reset => current_power[7].ACLR
new_command_acknowledged => memory_element_states.IN1
clock_timer => next_state.test_shift_amount.DATAB
clock_timer => Selector1.IN4
clock_timer => Selector0.IN2
clock_timer => Selector2.IN2
timer[0] => LessThan0.IN8
timer[1] => LessThan0.IN7
timer[2] => LessThan0.IN6
timer[3] => LessThan0.IN5
timer[4] => LessThan0.IN4
timer[5] => LessThan0.IN3
timer[6] => LessThan0.IN2
timer[7] => LessThan0.IN1
saved_power[0] => Equal0.IN7
saved_power[0] => LessThan1.IN8
saved_power[0] => Add1.IN16
saved_power[0] => Selector11.IN5
saved_power[0] => Add0.IN8
saved_power[1] => Equal0.IN6
saved_power[1] => LessThan1.IN7
saved_power[1] => Add1.IN15
saved_power[1] => Selector10.IN5
saved_power[1] => Add0.IN7
saved_power[2] => Equal0.IN5
saved_power[2] => LessThan1.IN6
saved_power[2] => Add1.IN14
saved_power[2] => Selector9.IN5
saved_power[2] => Add0.IN6
saved_power[3] => Equal0.IN4
saved_power[3] => LessThan1.IN5
saved_power[3] => Add1.IN13
saved_power[3] => Selector8.IN5
saved_power[3] => Add0.IN5
saved_power[4] => Equal0.IN3
saved_power[4] => LessThan1.IN4
saved_power[4] => Add1.IN12
saved_power[4] => Selector7.IN5
saved_power[4] => Add0.IN4
saved_power[5] => Equal0.IN2
saved_power[5] => LessThan1.IN3
saved_power[5] => Add1.IN11
saved_power[5] => Selector6.IN5
saved_power[5] => Add0.IN3
saved_power[6] => Equal0.IN1
saved_power[6] => LessThan1.IN2
saved_power[6] => Add1.IN10
saved_power[6] => Selector5.IN5
saved_power[6] => Add0.IN2
saved_power[7] => Equal0.IN0
saved_power[7] => LessThan1.IN1
saved_power[7] => Add1.IN9
saved_power[7] => Selector4.IN5
saved_power[7] => Add0.IN1
power_shift_amount[0] => Equal1.IN15
power_shift_amount[0] => LessThan2.IN16
power_shift_amount[0] => LessThan3.IN16
power_shift_amount[0] => Add2.IN8
power_shift_amount[0] => Add3.IN8
power_shift_amount[1] => Equal1.IN14
power_shift_amount[1] => LessThan2.IN15
power_shift_amount[1] => LessThan3.IN15
power_shift_amount[1] => Add2.IN7
power_shift_amount[1] => Add3.IN7
power_shift_amount[2] => Equal1.IN13
power_shift_amount[2] => LessThan2.IN14
power_shift_amount[2] => LessThan3.IN14
power_shift_amount[2] => Add2.IN6
power_shift_amount[2] => Add3.IN6
power_shift_amount[3] => Equal1.IN12
power_shift_amount[3] => LessThan2.IN13
power_shift_amount[3] => LessThan3.IN13
power_shift_amount[3] => Add2.IN5
power_shift_amount[3] => Add3.IN5
power_shift_amount[4] => Equal1.IN11
power_shift_amount[4] => LessThan2.IN12
power_shift_amount[4] => LessThan3.IN12
power_shift_amount[4] => Add2.IN4
power_shift_amount[4] => Add3.IN4
power_shift_amount[5] => Equal1.IN10
power_shift_amount[5] => LessThan2.IN11
power_shift_amount[5] => LessThan3.IN11
power_shift_amount[5] => Add2.IN3
power_shift_amount[5] => Add3.IN3
power_shift_amount[6] => Equal1.IN9
power_shift_amount[6] => LessThan2.IN10
power_shift_amount[6] => LessThan3.IN10
power_shift_amount[6] => Add2.IN2
power_shift_amount[6] => Add3.IN2
power_shift_amount[7] => Equal1.IN8
power_shift_amount[7] => LessThan2.IN9
power_shift_amount[7] => LessThan3.IN9
power_shift_amount[7] => Add2.IN1
power_shift_amount[7] => Add3.IN1
power_decay[0] => Equal2.IN15
power_decay[0] => LessThan4.IN8
power_decay[0] => Add4.IN8
power_decay[1] => Equal2.IN14
power_decay[1] => LessThan4.IN7
power_decay[1] => Add4.IN7
power_decay[2] => Equal2.IN13
power_decay[2] => LessThan4.IN6
power_decay[2] => Add4.IN6
power_decay[3] => Equal2.IN12
power_decay[3] => LessThan4.IN5
power_decay[3] => Add4.IN5
power_decay[4] => Equal2.IN11
power_decay[4] => LessThan4.IN4
power_decay[4] => Add4.IN4
power_decay[5] => Equal2.IN10
power_decay[5] => LessThan4.IN3
power_decay[5] => Add4.IN3
power_decay[6] => Equal2.IN9
power_decay[6] => LessThan4.IN2
power_decay[6] => Add4.IN2
power_decay[7] => Equal2.IN8
power_decay[7] => LessThan4.IN1
power_decay[7] => Add4.IN1
power_wave <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0
clock => register_data_width:reg_power.clock
clock => register_data_width:reg_power_shift_amount.clock
clock => register_data_width:reg_power_decay.clock
clock => motor_fsm:fsm_motor.clock
reset => register_data_width:reg_power.reset
reset => register_data_width:reg_power_shift_amount.reset
reset => register_data_width:reg_power_decay.reset
reset => motor_fsm:fsm_motor.reset
new_command => new_command_acknowledged.IN1
clock_timer => motor_fsm:fsm_motor.clock_timer
timer[0] => motor_fsm:fsm_motor.timer[0]
timer[1] => motor_fsm:fsm_motor.timer[1]
timer[2] => motor_fsm:fsm_motor.timer[2]
timer[3] => motor_fsm:fsm_motor.timer[3]
timer[4] => motor_fsm:fsm_motor.timer[4]
timer[5] => motor_fsm:fsm_motor.timer[5]
timer[6] => motor_fsm:fsm_motor.timer[6]
timer[7] => motor_fsm:fsm_motor.timer[7]
row[0] => Equal2.IN7
row[0] => Equal3.IN7
row[1] => Equal2.IN6
row[1] => Equal3.IN6
row[2] => Equal2.IN5
row[2] => Equal3.IN5
row[3] => Equal2.IN4
row[3] => Equal3.IN4
row[4] => Equal2.IN3
row[4] => Equal3.IN3
row[5] => Equal2.IN2
row[5] => Equal3.IN2
row[6] => Equal2.IN1
row[6] => Equal3.IN1
row[7] => Equal2.IN0
row[7] => Equal3.IN0
col[0] => Equal0.IN7
col[0] => Equal1.IN7
col[1] => Equal0.IN6
col[1] => Equal1.IN6
col[2] => Equal0.IN5
col[2] => Equal1.IN5
col[3] => Equal0.IN4
col[3] => Equal1.IN4
col[4] => Equal0.IN3
col[4] => Equal1.IN3
col[5] => Equal0.IN2
col[5] => Equal1.IN2
col[6] => Equal0.IN1
col[6] => Equal1.IN1
col[7] => Equal0.IN0
col[7] => Equal1.IN0
sel_data_registers[0] => Mux8.IN1
sel_data_registers[0] => Mux9.IN1
sel_data_registers[0] => Mux10.IN1
sel_data_registers[0] => Mux11.IN1
sel_data_registers[0] => Mux12.IN1
sel_data_registers[0] => Mux13.IN1
sel_data_registers[0] => Mux14.IN1
sel_data_registers[0] => Mux15.IN1
sel_data_registers[0] => Equal4.IN1
sel_data_registers[0] => Equal5.IN1
sel_data_registers[0] => Equal6.IN0
sel_data_registers[1] => Mux8.IN0
sel_data_registers[1] => Mux9.IN0
sel_data_registers[1] => Mux10.IN0
sel_data_registers[1] => Mux11.IN0
sel_data_registers[1] => Mux12.IN0
sel_data_registers[1] => Mux13.IN0
sel_data_registers[1] => Mux14.IN0
sel_data_registers[1] => Mux15.IN0
sel_data_registers[1] => Equal4.IN0
sel_data_registers[1] => Equal5.IN0
sel_data_registers[1] => Equal6.IN1
sel_input_data_registers[0] => Mux0.IN1
sel_input_data_registers[0] => Mux1.IN1
sel_input_data_registers[0] => Mux2.IN1
sel_input_data_registers[0] => Mux3.IN1
sel_input_data_registers[0] => Mux4.IN1
sel_input_data_registers[0] => Mux5.IN1
sel_input_data_registers[0] => Mux6.IN1
sel_input_data_registers[0] => Mux7.IN1
sel_input_data_registers[1] => Mux0.IN0
sel_input_data_registers[1] => Mux1.IN0
sel_input_data_registers[1] => Mux2.IN0
sel_input_data_registers[1] => Mux3.IN0
sel_input_data_registers[1] => Mux4.IN0
sel_input_data_registers[1] => Mux5.IN0
sel_input_data_registers[1] => Mux6.IN0
sel_input_data_registers[1] => Mux7.IN0
motor_data[0] => Mux7.IN2
motor_data[0] => Mux7.IN3
motor_data[1] => Mux6.IN2
motor_data[1] => Mux6.IN3
motor_data[2] => Mux5.IN2
motor_data[2] => Mux5.IN3
motor_data[3] => Mux4.IN2
motor_data[3] => Mux4.IN3
motor_data[4] => Mux3.IN2
motor_data[4] => Mux3.IN3
motor_data[5] => Mux2.IN2
motor_data[5] => Mux2.IN3
motor_data[6] => Mux1.IN2
motor_data[6] => Mux1.IN3
motor_data[7] => Mux0.IN2
motor_data[7] => Mux0.IN3
motor_up_data[0] => Mux7.IN4
motor_up_data[1] => Mux6.IN4
motor_up_data[2] => Mux5.IN4
motor_up_data[3] => Mux4.IN4
motor_up_data[4] => Mux3.IN4
motor_up_data[5] => Mux2.IN4
motor_up_data[6] => Mux1.IN4
motor_up_data[7] => Mux0.IN4
motor_left_data[0] => Mux7.IN5
motor_left_data[1] => Mux6.IN5
motor_left_data[2] => Mux5.IN5
motor_left_data[3] => Mux4.IN5
motor_left_data[4] => Mux3.IN5
motor_left_data[5] => Mux2.IN5
motor_left_data[6] => Mux1.IN5
motor_left_data[7] => Mux0.IN5
motor_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
power_wave <= motor_fsm:fsm_motor.power_wave


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power_shift_amount
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|register_data_width:reg_power_decay
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ix0:3:n_motors_ix0|motor_fsm:fsm_motor
clock => current_power[0].CLK
clock => current_power[1].CLK
clock => current_power[2].CLK
clock => current_power[3].CLK
clock => current_power[4].CLK
clock => current_power[5].CLK
clock => current_power[6].CLK
clock => current_power[7].CLK
clock => current_state~1.DATAIN
reset => memory_element_states.IN0
reset => current_power[0].ACLR
reset => current_power[1].ACLR
reset => current_power[2].ACLR
reset => current_power[3].ACLR
reset => current_power[4].ACLR
reset => current_power[5].ACLR
reset => current_power[6].ACLR
reset => current_power[7].ACLR
new_command_acknowledged => memory_element_states.IN1
clock_timer => next_state.test_shift_amount.DATAB
clock_timer => Selector1.IN4
clock_timer => Selector0.IN2
clock_timer => Selector2.IN2
timer[0] => LessThan0.IN8
timer[1] => LessThan0.IN7
timer[2] => LessThan0.IN6
timer[3] => LessThan0.IN5
timer[4] => LessThan0.IN4
timer[5] => LessThan0.IN3
timer[6] => LessThan0.IN2
timer[7] => LessThan0.IN1
saved_power[0] => Equal0.IN7
saved_power[0] => LessThan1.IN8
saved_power[0] => Add1.IN16
saved_power[0] => Selector11.IN5
saved_power[0] => Add0.IN8
saved_power[1] => Equal0.IN6
saved_power[1] => LessThan1.IN7
saved_power[1] => Add1.IN15
saved_power[1] => Selector10.IN5
saved_power[1] => Add0.IN7
saved_power[2] => Equal0.IN5
saved_power[2] => LessThan1.IN6
saved_power[2] => Add1.IN14
saved_power[2] => Selector9.IN5
saved_power[2] => Add0.IN6
saved_power[3] => Equal0.IN4
saved_power[3] => LessThan1.IN5
saved_power[3] => Add1.IN13
saved_power[3] => Selector8.IN5
saved_power[3] => Add0.IN5
saved_power[4] => Equal0.IN3
saved_power[4] => LessThan1.IN4
saved_power[4] => Add1.IN12
saved_power[4] => Selector7.IN5
saved_power[4] => Add0.IN4
saved_power[5] => Equal0.IN2
saved_power[5] => LessThan1.IN3
saved_power[5] => Add1.IN11
saved_power[5] => Selector6.IN5
saved_power[5] => Add0.IN3
saved_power[6] => Equal0.IN1
saved_power[6] => LessThan1.IN2
saved_power[6] => Add1.IN10
saved_power[6] => Selector5.IN5
saved_power[6] => Add0.IN2
saved_power[7] => Equal0.IN0
saved_power[7] => LessThan1.IN1
saved_power[7] => Add1.IN9
saved_power[7] => Selector4.IN5
saved_power[7] => Add0.IN1
power_shift_amount[0] => Equal1.IN15
power_shift_amount[0] => LessThan2.IN16
power_shift_amount[0] => LessThan3.IN16
power_shift_amount[0] => Add2.IN8
power_shift_amount[0] => Add3.IN8
power_shift_amount[1] => Equal1.IN14
power_shift_amount[1] => LessThan2.IN15
power_shift_amount[1] => LessThan3.IN15
power_shift_amount[1] => Add2.IN7
power_shift_amount[1] => Add3.IN7
power_shift_amount[2] => Equal1.IN13
power_shift_amount[2] => LessThan2.IN14
power_shift_amount[2] => LessThan3.IN14
power_shift_amount[2] => Add2.IN6
power_shift_amount[2] => Add3.IN6
power_shift_amount[3] => Equal1.IN12
power_shift_amount[3] => LessThan2.IN13
power_shift_amount[3] => LessThan3.IN13
power_shift_amount[3] => Add2.IN5
power_shift_amount[3] => Add3.IN5
power_shift_amount[4] => Equal1.IN11
power_shift_amount[4] => LessThan2.IN12
power_shift_amount[4] => LessThan3.IN12
power_shift_amount[4] => Add2.IN4
power_shift_amount[4] => Add3.IN4
power_shift_amount[5] => Equal1.IN10
power_shift_amount[5] => LessThan2.IN11
power_shift_amount[5] => LessThan3.IN11
power_shift_amount[5] => Add2.IN3
power_shift_amount[5] => Add3.IN3
power_shift_amount[6] => Equal1.IN9
power_shift_amount[6] => LessThan2.IN10
power_shift_amount[6] => LessThan3.IN10
power_shift_amount[6] => Add2.IN2
power_shift_amount[6] => Add3.IN2
power_shift_amount[7] => Equal1.IN8
power_shift_amount[7] => LessThan2.IN9
power_shift_amount[7] => LessThan3.IN9
power_shift_amount[7] => Add2.IN1
power_shift_amount[7] => Add3.IN1
power_decay[0] => Equal2.IN15
power_decay[0] => LessThan4.IN8
power_decay[0] => Add4.IN8
power_decay[1] => Equal2.IN14
power_decay[1] => LessThan4.IN7
power_decay[1] => Add4.IN7
power_decay[2] => Equal2.IN13
power_decay[2] => LessThan4.IN6
power_decay[2] => Add4.IN6
power_decay[3] => Equal2.IN12
power_decay[3] => LessThan4.IN5
power_decay[3] => Add4.IN5
power_decay[4] => Equal2.IN11
power_decay[4] => LessThan4.IN4
power_decay[4] => Add4.IN4
power_decay[5] => Equal2.IN10
power_decay[5] => LessThan4.IN3
power_decay[5] => Add4.IN3
power_decay[6] => Equal2.IN9
power_decay[6] => LessThan4.IN2
power_decay[6] => Add4.IN2
power_decay[7] => Equal2.IN8
power_decay[7] => LessThan4.IN1
power_decay[7] => Add4.IN1
power_wave <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj
clock => register_data_width:reg_power.clock
clock => register_data_width:reg_power_shift_amount.clock
clock => register_data_width:reg_power_decay.clock
clock => motor_fsm:fsm_motor.clock
reset => register_data_width:reg_power.reset
reset => register_data_width:reg_power_shift_amount.reset
reset => register_data_width:reg_power_decay.reset
reset => motor_fsm:fsm_motor.reset
new_command => new_command_acknowledged.IN1
clock_timer => motor_fsm:fsm_motor.clock_timer
timer[0] => motor_fsm:fsm_motor.timer[0]
timer[1] => motor_fsm:fsm_motor.timer[1]
timer[2] => motor_fsm:fsm_motor.timer[2]
timer[3] => motor_fsm:fsm_motor.timer[3]
timer[4] => motor_fsm:fsm_motor.timer[4]
timer[5] => motor_fsm:fsm_motor.timer[5]
timer[6] => motor_fsm:fsm_motor.timer[6]
timer[7] => motor_fsm:fsm_motor.timer[7]
row[0] => Equal2.IN7
row[0] => Equal3.IN7
row[1] => Equal2.IN6
row[1] => Equal3.IN6
row[2] => Equal2.IN5
row[2] => Equal3.IN5
row[3] => Equal2.IN4
row[3] => Equal3.IN4
row[4] => Equal2.IN3
row[4] => Equal3.IN3
row[5] => Equal2.IN2
row[5] => Equal3.IN2
row[6] => Equal2.IN1
row[6] => Equal3.IN1
row[7] => Equal2.IN0
row[7] => Equal3.IN0
col[0] => Equal0.IN7
col[0] => Equal1.IN7
col[1] => Equal0.IN6
col[1] => Equal1.IN6
col[2] => Equal0.IN5
col[2] => Equal1.IN5
col[3] => Equal0.IN4
col[3] => Equal1.IN4
col[4] => Equal0.IN3
col[4] => Equal1.IN3
col[5] => Equal0.IN2
col[5] => Equal1.IN2
col[6] => Equal0.IN1
col[6] => Equal1.IN1
col[7] => Equal0.IN0
col[7] => Equal1.IN0
sel_data_registers[0] => Mux8.IN1
sel_data_registers[0] => Mux9.IN1
sel_data_registers[0] => Mux10.IN1
sel_data_registers[0] => Mux11.IN1
sel_data_registers[0] => Mux12.IN1
sel_data_registers[0] => Mux13.IN1
sel_data_registers[0] => Mux14.IN1
sel_data_registers[0] => Mux15.IN1
sel_data_registers[0] => Equal4.IN1
sel_data_registers[0] => Equal5.IN1
sel_data_registers[0] => Equal6.IN0
sel_data_registers[1] => Mux8.IN0
sel_data_registers[1] => Mux9.IN0
sel_data_registers[1] => Mux10.IN0
sel_data_registers[1] => Mux11.IN0
sel_data_registers[1] => Mux12.IN0
sel_data_registers[1] => Mux13.IN0
sel_data_registers[1] => Mux14.IN0
sel_data_registers[1] => Mux15.IN0
sel_data_registers[1] => Equal4.IN0
sel_data_registers[1] => Equal5.IN0
sel_data_registers[1] => Equal6.IN1
sel_input_data_registers[0] => Mux0.IN1
sel_input_data_registers[0] => Mux1.IN1
sel_input_data_registers[0] => Mux2.IN1
sel_input_data_registers[0] => Mux3.IN1
sel_input_data_registers[0] => Mux4.IN1
sel_input_data_registers[0] => Mux5.IN1
sel_input_data_registers[0] => Mux6.IN1
sel_input_data_registers[0] => Mux7.IN1
sel_input_data_registers[1] => Mux0.IN0
sel_input_data_registers[1] => Mux1.IN0
sel_input_data_registers[1] => Mux2.IN0
sel_input_data_registers[1] => Mux3.IN0
sel_input_data_registers[1] => Mux4.IN0
sel_input_data_registers[1] => Mux5.IN0
sel_input_data_registers[1] => Mux6.IN0
sel_input_data_registers[1] => Mux7.IN0
motor_data[0] => Mux7.IN2
motor_data[0] => Mux7.IN3
motor_data[1] => Mux6.IN2
motor_data[1] => Mux6.IN3
motor_data[2] => Mux5.IN2
motor_data[2] => Mux5.IN3
motor_data[3] => Mux4.IN2
motor_data[3] => Mux4.IN3
motor_data[4] => Mux3.IN2
motor_data[4] => Mux3.IN3
motor_data[5] => Mux2.IN2
motor_data[5] => Mux2.IN3
motor_data[6] => Mux1.IN2
motor_data[6] => Mux1.IN3
motor_data[7] => Mux0.IN2
motor_data[7] => Mux0.IN3
motor_up_data[0] => Mux7.IN4
motor_up_data[1] => Mux6.IN4
motor_up_data[2] => Mux5.IN4
motor_up_data[3] => Mux4.IN4
motor_up_data[4] => Mux3.IN4
motor_up_data[5] => Mux2.IN4
motor_up_data[6] => Mux1.IN4
motor_up_data[7] => Mux0.IN4
motor_left_data[0] => Mux7.IN5
motor_left_data[1] => Mux6.IN5
motor_left_data[2] => Mux5.IN5
motor_left_data[3] => Mux4.IN5
motor_left_data[4] => Mux3.IN5
motor_left_data[5] => Mux2.IN5
motor_left_data[6] => Mux1.IN5
motor_left_data[7] => Mux0.IN5
motor_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
power_wave <= motor_fsm:fsm_motor.power_wave


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_decay
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor
clock => current_power[0].CLK
clock => current_power[1].CLK
clock => current_power[2].CLK
clock => current_power[3].CLK
clock => current_power[4].CLK
clock => current_power[5].CLK
clock => current_power[6].CLK
clock => current_power[7].CLK
clock => current_state~1.DATAIN
reset => memory_element_states.IN0
reset => current_power[0].ACLR
reset => current_power[1].ACLR
reset => current_power[2].ACLR
reset => current_power[3].ACLR
reset => current_power[4].ACLR
reset => current_power[5].ACLR
reset => current_power[6].ACLR
reset => current_power[7].ACLR
new_command_acknowledged => memory_element_states.IN1
clock_timer => next_state.test_shift_amount.DATAB
clock_timer => Selector1.IN4
clock_timer => Selector0.IN2
clock_timer => Selector2.IN2
timer[0] => LessThan0.IN8
timer[1] => LessThan0.IN7
timer[2] => LessThan0.IN6
timer[3] => LessThan0.IN5
timer[4] => LessThan0.IN4
timer[5] => LessThan0.IN3
timer[6] => LessThan0.IN2
timer[7] => LessThan0.IN1
saved_power[0] => Equal0.IN7
saved_power[0] => LessThan1.IN8
saved_power[0] => Add1.IN16
saved_power[0] => Selector11.IN5
saved_power[0] => Add0.IN8
saved_power[1] => Equal0.IN6
saved_power[1] => LessThan1.IN7
saved_power[1] => Add1.IN15
saved_power[1] => Selector10.IN5
saved_power[1] => Add0.IN7
saved_power[2] => Equal0.IN5
saved_power[2] => LessThan1.IN6
saved_power[2] => Add1.IN14
saved_power[2] => Selector9.IN5
saved_power[2] => Add0.IN6
saved_power[3] => Equal0.IN4
saved_power[3] => LessThan1.IN5
saved_power[3] => Add1.IN13
saved_power[3] => Selector8.IN5
saved_power[3] => Add0.IN5
saved_power[4] => Equal0.IN3
saved_power[4] => LessThan1.IN4
saved_power[4] => Add1.IN12
saved_power[4] => Selector7.IN5
saved_power[4] => Add0.IN4
saved_power[5] => Equal0.IN2
saved_power[5] => LessThan1.IN3
saved_power[5] => Add1.IN11
saved_power[5] => Selector6.IN5
saved_power[5] => Add0.IN3
saved_power[6] => Equal0.IN1
saved_power[6] => LessThan1.IN2
saved_power[6] => Add1.IN10
saved_power[6] => Selector5.IN5
saved_power[6] => Add0.IN2
saved_power[7] => Equal0.IN0
saved_power[7] => LessThan1.IN1
saved_power[7] => Add1.IN9
saved_power[7] => Selector4.IN5
saved_power[7] => Add0.IN1
power_shift_amount[0] => Equal1.IN15
power_shift_amount[0] => LessThan2.IN16
power_shift_amount[0] => LessThan3.IN16
power_shift_amount[0] => Add2.IN8
power_shift_amount[0] => Add3.IN8
power_shift_amount[1] => Equal1.IN14
power_shift_amount[1] => LessThan2.IN15
power_shift_amount[1] => LessThan3.IN15
power_shift_amount[1] => Add2.IN7
power_shift_amount[1] => Add3.IN7
power_shift_amount[2] => Equal1.IN13
power_shift_amount[2] => LessThan2.IN14
power_shift_amount[2] => LessThan3.IN14
power_shift_amount[2] => Add2.IN6
power_shift_amount[2] => Add3.IN6
power_shift_amount[3] => Equal1.IN12
power_shift_amount[3] => LessThan2.IN13
power_shift_amount[3] => LessThan3.IN13
power_shift_amount[3] => Add2.IN5
power_shift_amount[3] => Add3.IN5
power_shift_amount[4] => Equal1.IN11
power_shift_amount[4] => LessThan2.IN12
power_shift_amount[4] => LessThan3.IN12
power_shift_amount[4] => Add2.IN4
power_shift_amount[4] => Add3.IN4
power_shift_amount[5] => Equal1.IN10
power_shift_amount[5] => LessThan2.IN11
power_shift_amount[5] => LessThan3.IN11
power_shift_amount[5] => Add2.IN3
power_shift_amount[5] => Add3.IN3
power_shift_amount[6] => Equal1.IN9
power_shift_amount[6] => LessThan2.IN10
power_shift_amount[6] => LessThan3.IN10
power_shift_amount[6] => Add2.IN2
power_shift_amount[6] => Add3.IN2
power_shift_amount[7] => Equal1.IN8
power_shift_amount[7] => LessThan2.IN9
power_shift_amount[7] => LessThan3.IN9
power_shift_amount[7] => Add2.IN1
power_shift_amount[7] => Add3.IN1
power_decay[0] => Equal2.IN15
power_decay[0] => LessThan4.IN8
power_decay[0] => Add4.IN8
power_decay[1] => Equal2.IN14
power_decay[1] => LessThan4.IN7
power_decay[1] => Add4.IN7
power_decay[2] => Equal2.IN13
power_decay[2] => LessThan4.IN6
power_decay[2] => Add4.IN6
power_decay[3] => Equal2.IN12
power_decay[3] => LessThan4.IN5
power_decay[3] => Add4.IN5
power_decay[4] => Equal2.IN11
power_decay[4] => LessThan4.IN4
power_decay[4] => Add4.IN4
power_decay[5] => Equal2.IN10
power_decay[5] => LessThan4.IN3
power_decay[5] => Add4.IN3
power_decay[6] => Equal2.IN9
power_decay[6] => LessThan4.IN2
power_decay[6] => Add4.IN2
power_decay[7] => Equal2.IN8
power_decay[7] => LessThan4.IN1
power_decay[7] => Add4.IN1
power_wave <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj
clock => register_data_width:reg_power.clock
clock => register_data_width:reg_power_shift_amount.clock
clock => register_data_width:reg_power_decay.clock
clock => motor_fsm:fsm_motor.clock
reset => register_data_width:reg_power.reset
reset => register_data_width:reg_power_shift_amount.reset
reset => register_data_width:reg_power_decay.reset
reset => motor_fsm:fsm_motor.reset
new_command => new_command_acknowledged.IN1
clock_timer => motor_fsm:fsm_motor.clock_timer
timer[0] => motor_fsm:fsm_motor.timer[0]
timer[1] => motor_fsm:fsm_motor.timer[1]
timer[2] => motor_fsm:fsm_motor.timer[2]
timer[3] => motor_fsm:fsm_motor.timer[3]
timer[4] => motor_fsm:fsm_motor.timer[4]
timer[5] => motor_fsm:fsm_motor.timer[5]
timer[6] => motor_fsm:fsm_motor.timer[6]
timer[7] => motor_fsm:fsm_motor.timer[7]
row[0] => Equal2.IN7
row[0] => Equal3.IN7
row[1] => Equal2.IN6
row[1] => Equal3.IN6
row[2] => Equal2.IN5
row[2] => Equal3.IN5
row[3] => Equal2.IN4
row[3] => Equal3.IN4
row[4] => Equal2.IN3
row[4] => Equal3.IN3
row[5] => Equal2.IN2
row[5] => Equal3.IN2
row[6] => Equal2.IN1
row[6] => Equal3.IN1
row[7] => Equal2.IN0
row[7] => Equal3.IN0
col[0] => Equal0.IN6
col[0] => Equal1.IN7
col[1] => Equal0.IN7
col[1] => Equal1.IN6
col[2] => Equal0.IN5
col[2] => Equal1.IN5
col[3] => Equal0.IN4
col[3] => Equal1.IN4
col[4] => Equal0.IN3
col[4] => Equal1.IN3
col[5] => Equal0.IN2
col[5] => Equal1.IN2
col[6] => Equal0.IN1
col[6] => Equal1.IN1
col[7] => Equal0.IN0
col[7] => Equal1.IN0
sel_data_registers[0] => Mux8.IN1
sel_data_registers[0] => Mux9.IN1
sel_data_registers[0] => Mux10.IN1
sel_data_registers[0] => Mux11.IN1
sel_data_registers[0] => Mux12.IN1
sel_data_registers[0] => Mux13.IN1
sel_data_registers[0] => Mux14.IN1
sel_data_registers[0] => Mux15.IN1
sel_data_registers[0] => Equal4.IN1
sel_data_registers[0] => Equal5.IN1
sel_data_registers[0] => Equal6.IN0
sel_data_registers[1] => Mux8.IN0
sel_data_registers[1] => Mux9.IN0
sel_data_registers[1] => Mux10.IN0
sel_data_registers[1] => Mux11.IN0
sel_data_registers[1] => Mux12.IN0
sel_data_registers[1] => Mux13.IN0
sel_data_registers[1] => Mux14.IN0
sel_data_registers[1] => Mux15.IN0
sel_data_registers[1] => Equal4.IN0
sel_data_registers[1] => Equal5.IN0
sel_data_registers[1] => Equal6.IN1
sel_input_data_registers[0] => Mux0.IN1
sel_input_data_registers[0] => Mux1.IN1
sel_input_data_registers[0] => Mux2.IN1
sel_input_data_registers[0] => Mux3.IN1
sel_input_data_registers[0] => Mux4.IN1
sel_input_data_registers[0] => Mux5.IN1
sel_input_data_registers[0] => Mux6.IN1
sel_input_data_registers[0] => Mux7.IN1
sel_input_data_registers[1] => Mux0.IN0
sel_input_data_registers[1] => Mux1.IN0
sel_input_data_registers[1] => Mux2.IN0
sel_input_data_registers[1] => Mux3.IN0
sel_input_data_registers[1] => Mux4.IN0
sel_input_data_registers[1] => Mux5.IN0
sel_input_data_registers[1] => Mux6.IN0
sel_input_data_registers[1] => Mux7.IN0
motor_data[0] => Mux7.IN2
motor_data[0] => Mux7.IN3
motor_data[1] => Mux6.IN2
motor_data[1] => Mux6.IN3
motor_data[2] => Mux5.IN2
motor_data[2] => Mux5.IN3
motor_data[3] => Mux4.IN2
motor_data[3] => Mux4.IN3
motor_data[4] => Mux3.IN2
motor_data[4] => Mux3.IN3
motor_data[5] => Mux2.IN2
motor_data[5] => Mux2.IN3
motor_data[6] => Mux1.IN2
motor_data[6] => Mux1.IN3
motor_data[7] => Mux0.IN2
motor_data[7] => Mux0.IN3
motor_up_data[0] => Mux7.IN4
motor_up_data[1] => Mux6.IN4
motor_up_data[2] => Mux5.IN4
motor_up_data[3] => Mux4.IN4
motor_up_data[4] => Mux3.IN4
motor_up_data[5] => Mux2.IN4
motor_up_data[6] => Mux1.IN4
motor_up_data[7] => Mux0.IN4
motor_left_data[0] => Mux7.IN5
motor_left_data[1] => Mux6.IN5
motor_left_data[2] => Mux5.IN5
motor_left_data[3] => Mux4.IN5
motor_left_data[4] => Mux3.IN5
motor_left_data[5] => Mux2.IN5
motor_left_data[6] => Mux1.IN5
motor_left_data[7] => Mux0.IN5
motor_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
power_wave <= motor_fsm:fsm_motor.power_wave


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_decay
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor
clock => current_power[0].CLK
clock => current_power[1].CLK
clock => current_power[2].CLK
clock => current_power[3].CLK
clock => current_power[4].CLK
clock => current_power[5].CLK
clock => current_power[6].CLK
clock => current_power[7].CLK
clock => current_state~1.DATAIN
reset => memory_element_states.IN0
reset => current_power[0].ACLR
reset => current_power[1].ACLR
reset => current_power[2].ACLR
reset => current_power[3].ACLR
reset => current_power[4].ACLR
reset => current_power[5].ACLR
reset => current_power[6].ACLR
reset => current_power[7].ACLR
new_command_acknowledged => memory_element_states.IN1
clock_timer => next_state.test_shift_amount.DATAB
clock_timer => Selector1.IN4
clock_timer => Selector0.IN2
clock_timer => Selector2.IN2
timer[0] => LessThan0.IN8
timer[1] => LessThan0.IN7
timer[2] => LessThan0.IN6
timer[3] => LessThan0.IN5
timer[4] => LessThan0.IN4
timer[5] => LessThan0.IN3
timer[6] => LessThan0.IN2
timer[7] => LessThan0.IN1
saved_power[0] => Equal0.IN7
saved_power[0] => LessThan1.IN8
saved_power[0] => Add1.IN16
saved_power[0] => Selector11.IN5
saved_power[0] => Add0.IN8
saved_power[1] => Equal0.IN6
saved_power[1] => LessThan1.IN7
saved_power[1] => Add1.IN15
saved_power[1] => Selector10.IN5
saved_power[1] => Add0.IN7
saved_power[2] => Equal0.IN5
saved_power[2] => LessThan1.IN6
saved_power[2] => Add1.IN14
saved_power[2] => Selector9.IN5
saved_power[2] => Add0.IN6
saved_power[3] => Equal0.IN4
saved_power[3] => LessThan1.IN5
saved_power[3] => Add1.IN13
saved_power[3] => Selector8.IN5
saved_power[3] => Add0.IN5
saved_power[4] => Equal0.IN3
saved_power[4] => LessThan1.IN4
saved_power[4] => Add1.IN12
saved_power[4] => Selector7.IN5
saved_power[4] => Add0.IN4
saved_power[5] => Equal0.IN2
saved_power[5] => LessThan1.IN3
saved_power[5] => Add1.IN11
saved_power[5] => Selector6.IN5
saved_power[5] => Add0.IN3
saved_power[6] => Equal0.IN1
saved_power[6] => LessThan1.IN2
saved_power[6] => Add1.IN10
saved_power[6] => Selector5.IN5
saved_power[6] => Add0.IN2
saved_power[7] => Equal0.IN0
saved_power[7] => LessThan1.IN1
saved_power[7] => Add1.IN9
saved_power[7] => Selector4.IN5
saved_power[7] => Add0.IN1
power_shift_amount[0] => Equal1.IN15
power_shift_amount[0] => LessThan2.IN16
power_shift_amount[0] => LessThan3.IN16
power_shift_amount[0] => Add2.IN8
power_shift_amount[0] => Add3.IN8
power_shift_amount[1] => Equal1.IN14
power_shift_amount[1] => LessThan2.IN15
power_shift_amount[1] => LessThan3.IN15
power_shift_amount[1] => Add2.IN7
power_shift_amount[1] => Add3.IN7
power_shift_amount[2] => Equal1.IN13
power_shift_amount[2] => LessThan2.IN14
power_shift_amount[2] => LessThan3.IN14
power_shift_amount[2] => Add2.IN6
power_shift_amount[2] => Add3.IN6
power_shift_amount[3] => Equal1.IN12
power_shift_amount[3] => LessThan2.IN13
power_shift_amount[3] => LessThan3.IN13
power_shift_amount[3] => Add2.IN5
power_shift_amount[3] => Add3.IN5
power_shift_amount[4] => Equal1.IN11
power_shift_amount[4] => LessThan2.IN12
power_shift_amount[4] => LessThan3.IN12
power_shift_amount[4] => Add2.IN4
power_shift_amount[4] => Add3.IN4
power_shift_amount[5] => Equal1.IN10
power_shift_amount[5] => LessThan2.IN11
power_shift_amount[5] => LessThan3.IN11
power_shift_amount[5] => Add2.IN3
power_shift_amount[5] => Add3.IN3
power_shift_amount[6] => Equal1.IN9
power_shift_amount[6] => LessThan2.IN10
power_shift_amount[6] => LessThan3.IN10
power_shift_amount[6] => Add2.IN2
power_shift_amount[6] => Add3.IN2
power_shift_amount[7] => Equal1.IN8
power_shift_amount[7] => LessThan2.IN9
power_shift_amount[7] => LessThan3.IN9
power_shift_amount[7] => Add2.IN1
power_shift_amount[7] => Add3.IN1
power_decay[0] => Equal2.IN15
power_decay[0] => LessThan4.IN8
power_decay[0] => Add4.IN8
power_decay[1] => Equal2.IN14
power_decay[1] => LessThan4.IN7
power_decay[1] => Add4.IN7
power_decay[2] => Equal2.IN13
power_decay[2] => LessThan4.IN6
power_decay[2] => Add4.IN6
power_decay[3] => Equal2.IN12
power_decay[3] => LessThan4.IN5
power_decay[3] => Add4.IN5
power_decay[4] => Equal2.IN11
power_decay[4] => LessThan4.IN4
power_decay[4] => Add4.IN4
power_decay[5] => Equal2.IN10
power_decay[5] => LessThan4.IN3
power_decay[5] => Add4.IN3
power_decay[6] => Equal2.IN9
power_decay[6] => LessThan4.IN2
power_decay[6] => Add4.IN2
power_decay[7] => Equal2.IN8
power_decay[7] => LessThan4.IN1
power_decay[7] => Add4.IN1
power_wave <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj
clock => register_data_width:reg_power.clock
clock => register_data_width:reg_power_shift_amount.clock
clock => register_data_width:reg_power_decay.clock
clock => motor_fsm:fsm_motor.clock
reset => register_data_width:reg_power.reset
reset => register_data_width:reg_power_shift_amount.reset
reset => register_data_width:reg_power_decay.reset
reset => motor_fsm:fsm_motor.reset
new_command => new_command_acknowledged.IN1
clock_timer => motor_fsm:fsm_motor.clock_timer
timer[0] => motor_fsm:fsm_motor.timer[0]
timer[1] => motor_fsm:fsm_motor.timer[1]
timer[2] => motor_fsm:fsm_motor.timer[2]
timer[3] => motor_fsm:fsm_motor.timer[3]
timer[4] => motor_fsm:fsm_motor.timer[4]
timer[5] => motor_fsm:fsm_motor.timer[5]
timer[6] => motor_fsm:fsm_motor.timer[6]
timer[7] => motor_fsm:fsm_motor.timer[7]
row[0] => Equal2.IN7
row[0] => Equal3.IN7
row[1] => Equal2.IN6
row[1] => Equal3.IN6
row[2] => Equal2.IN5
row[2] => Equal3.IN5
row[3] => Equal2.IN4
row[3] => Equal3.IN4
row[4] => Equal2.IN3
row[4] => Equal3.IN3
row[5] => Equal2.IN2
row[5] => Equal3.IN2
row[6] => Equal2.IN1
row[6] => Equal3.IN1
row[7] => Equal2.IN0
row[7] => Equal3.IN0
col[0] => Equal0.IN7
col[0] => Equal1.IN7
col[1] => Equal0.IN6
col[1] => Equal1.IN6
col[2] => Equal0.IN5
col[2] => Equal1.IN5
col[3] => Equal0.IN4
col[3] => Equal1.IN4
col[4] => Equal0.IN3
col[4] => Equal1.IN3
col[5] => Equal0.IN2
col[5] => Equal1.IN2
col[6] => Equal0.IN1
col[6] => Equal1.IN1
col[7] => Equal0.IN0
col[7] => Equal1.IN0
sel_data_registers[0] => Mux8.IN1
sel_data_registers[0] => Mux9.IN1
sel_data_registers[0] => Mux10.IN1
sel_data_registers[0] => Mux11.IN1
sel_data_registers[0] => Mux12.IN1
sel_data_registers[0] => Mux13.IN1
sel_data_registers[0] => Mux14.IN1
sel_data_registers[0] => Mux15.IN1
sel_data_registers[0] => Equal4.IN1
sel_data_registers[0] => Equal5.IN1
sel_data_registers[0] => Equal6.IN0
sel_data_registers[1] => Mux8.IN0
sel_data_registers[1] => Mux9.IN0
sel_data_registers[1] => Mux10.IN0
sel_data_registers[1] => Mux11.IN0
sel_data_registers[1] => Mux12.IN0
sel_data_registers[1] => Mux13.IN0
sel_data_registers[1] => Mux14.IN0
sel_data_registers[1] => Mux15.IN0
sel_data_registers[1] => Equal4.IN0
sel_data_registers[1] => Equal5.IN0
sel_data_registers[1] => Equal6.IN1
sel_input_data_registers[0] => Mux0.IN1
sel_input_data_registers[0] => Mux1.IN1
sel_input_data_registers[0] => Mux2.IN1
sel_input_data_registers[0] => Mux3.IN1
sel_input_data_registers[0] => Mux4.IN1
sel_input_data_registers[0] => Mux5.IN1
sel_input_data_registers[0] => Mux6.IN1
sel_input_data_registers[0] => Mux7.IN1
sel_input_data_registers[1] => Mux0.IN0
sel_input_data_registers[1] => Mux1.IN0
sel_input_data_registers[1] => Mux2.IN0
sel_input_data_registers[1] => Mux3.IN0
sel_input_data_registers[1] => Mux4.IN0
sel_input_data_registers[1] => Mux5.IN0
sel_input_data_registers[1] => Mux6.IN0
sel_input_data_registers[1] => Mux7.IN0
motor_data[0] => Mux7.IN2
motor_data[0] => Mux7.IN3
motor_data[1] => Mux6.IN2
motor_data[1] => Mux6.IN3
motor_data[2] => Mux5.IN2
motor_data[2] => Mux5.IN3
motor_data[3] => Mux4.IN2
motor_data[3] => Mux4.IN3
motor_data[4] => Mux3.IN2
motor_data[4] => Mux3.IN3
motor_data[5] => Mux2.IN2
motor_data[5] => Mux2.IN3
motor_data[6] => Mux1.IN2
motor_data[6] => Mux1.IN3
motor_data[7] => Mux0.IN2
motor_data[7] => Mux0.IN3
motor_up_data[0] => Mux7.IN4
motor_up_data[1] => Mux6.IN4
motor_up_data[2] => Mux5.IN4
motor_up_data[3] => Mux4.IN4
motor_up_data[4] => Mux3.IN4
motor_up_data[5] => Mux2.IN4
motor_up_data[6] => Mux1.IN4
motor_up_data[7] => Mux0.IN4
motor_left_data[0] => Mux7.IN5
motor_left_data[1] => Mux6.IN5
motor_left_data[2] => Mux5.IN5
motor_left_data[3] => Mux4.IN5
motor_left_data[4] => Mux3.IN5
motor_left_data[5] => Mux2.IN5
motor_left_data[6] => Mux1.IN5
motor_left_data[7] => Mux0.IN5
motor_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
power_wave <= motor_fsm:fsm_motor.power_wave


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_decay
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:1:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor
clock => current_power[0].CLK
clock => current_power[1].CLK
clock => current_power[2].CLK
clock => current_power[3].CLK
clock => current_power[4].CLK
clock => current_power[5].CLK
clock => current_power[6].CLK
clock => current_power[7].CLK
clock => current_state~1.DATAIN
reset => memory_element_states.IN0
reset => current_power[0].ACLR
reset => current_power[1].ACLR
reset => current_power[2].ACLR
reset => current_power[3].ACLR
reset => current_power[4].ACLR
reset => current_power[5].ACLR
reset => current_power[6].ACLR
reset => current_power[7].ACLR
new_command_acknowledged => memory_element_states.IN1
clock_timer => next_state.test_shift_amount.DATAB
clock_timer => Selector1.IN4
clock_timer => Selector0.IN2
clock_timer => Selector2.IN2
timer[0] => LessThan0.IN8
timer[1] => LessThan0.IN7
timer[2] => LessThan0.IN6
timer[3] => LessThan0.IN5
timer[4] => LessThan0.IN4
timer[5] => LessThan0.IN3
timer[6] => LessThan0.IN2
timer[7] => LessThan0.IN1
saved_power[0] => Equal0.IN7
saved_power[0] => LessThan1.IN8
saved_power[0] => Add1.IN16
saved_power[0] => Selector11.IN5
saved_power[0] => Add0.IN8
saved_power[1] => Equal0.IN6
saved_power[1] => LessThan1.IN7
saved_power[1] => Add1.IN15
saved_power[1] => Selector10.IN5
saved_power[1] => Add0.IN7
saved_power[2] => Equal0.IN5
saved_power[2] => LessThan1.IN6
saved_power[2] => Add1.IN14
saved_power[2] => Selector9.IN5
saved_power[2] => Add0.IN6
saved_power[3] => Equal0.IN4
saved_power[3] => LessThan1.IN5
saved_power[3] => Add1.IN13
saved_power[3] => Selector8.IN5
saved_power[3] => Add0.IN5
saved_power[4] => Equal0.IN3
saved_power[4] => LessThan1.IN4
saved_power[4] => Add1.IN12
saved_power[4] => Selector7.IN5
saved_power[4] => Add0.IN4
saved_power[5] => Equal0.IN2
saved_power[5] => LessThan1.IN3
saved_power[5] => Add1.IN11
saved_power[5] => Selector6.IN5
saved_power[5] => Add0.IN3
saved_power[6] => Equal0.IN1
saved_power[6] => LessThan1.IN2
saved_power[6] => Add1.IN10
saved_power[6] => Selector5.IN5
saved_power[6] => Add0.IN2
saved_power[7] => Equal0.IN0
saved_power[7] => LessThan1.IN1
saved_power[7] => Add1.IN9
saved_power[7] => Selector4.IN5
saved_power[7] => Add0.IN1
power_shift_amount[0] => Equal1.IN15
power_shift_amount[0] => LessThan2.IN16
power_shift_amount[0] => LessThan3.IN16
power_shift_amount[0] => Add2.IN8
power_shift_amount[0] => Add3.IN8
power_shift_amount[1] => Equal1.IN14
power_shift_amount[1] => LessThan2.IN15
power_shift_amount[1] => LessThan3.IN15
power_shift_amount[1] => Add2.IN7
power_shift_amount[1] => Add3.IN7
power_shift_amount[2] => Equal1.IN13
power_shift_amount[2] => LessThan2.IN14
power_shift_amount[2] => LessThan3.IN14
power_shift_amount[2] => Add2.IN6
power_shift_amount[2] => Add3.IN6
power_shift_amount[3] => Equal1.IN12
power_shift_amount[3] => LessThan2.IN13
power_shift_amount[3] => LessThan3.IN13
power_shift_amount[3] => Add2.IN5
power_shift_amount[3] => Add3.IN5
power_shift_amount[4] => Equal1.IN11
power_shift_amount[4] => LessThan2.IN12
power_shift_amount[4] => LessThan3.IN12
power_shift_amount[4] => Add2.IN4
power_shift_amount[4] => Add3.IN4
power_shift_amount[5] => Equal1.IN10
power_shift_amount[5] => LessThan2.IN11
power_shift_amount[5] => LessThan3.IN11
power_shift_amount[5] => Add2.IN3
power_shift_amount[5] => Add3.IN3
power_shift_amount[6] => Equal1.IN9
power_shift_amount[6] => LessThan2.IN10
power_shift_amount[6] => LessThan3.IN10
power_shift_amount[6] => Add2.IN2
power_shift_amount[6] => Add3.IN2
power_shift_amount[7] => Equal1.IN8
power_shift_amount[7] => LessThan2.IN9
power_shift_amount[7] => LessThan3.IN9
power_shift_amount[7] => Add2.IN1
power_shift_amount[7] => Add3.IN1
power_decay[0] => Equal2.IN15
power_decay[0] => LessThan4.IN8
power_decay[0] => Add4.IN8
power_decay[1] => Equal2.IN14
power_decay[1] => LessThan4.IN7
power_decay[1] => Add4.IN7
power_decay[2] => Equal2.IN13
power_decay[2] => LessThan4.IN6
power_decay[2] => Add4.IN6
power_decay[3] => Equal2.IN12
power_decay[3] => LessThan4.IN5
power_decay[3] => Add4.IN5
power_decay[4] => Equal2.IN11
power_decay[4] => LessThan4.IN4
power_decay[4] => Add4.IN4
power_decay[5] => Equal2.IN10
power_decay[5] => LessThan4.IN3
power_decay[5] => Add4.IN3
power_decay[6] => Equal2.IN9
power_decay[6] => LessThan4.IN2
power_decay[6] => Add4.IN2
power_decay[7] => Equal2.IN8
power_decay[7] => LessThan4.IN1
power_decay[7] => Add4.IN1
power_wave <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj
clock => register_data_width:reg_power.clock
clock => register_data_width:reg_power_shift_amount.clock
clock => register_data_width:reg_power_decay.clock
clock => motor_fsm:fsm_motor.clock
reset => register_data_width:reg_power.reset
reset => register_data_width:reg_power_shift_amount.reset
reset => register_data_width:reg_power_decay.reset
reset => motor_fsm:fsm_motor.reset
new_command => new_command_acknowledged.IN1
clock_timer => motor_fsm:fsm_motor.clock_timer
timer[0] => motor_fsm:fsm_motor.timer[0]
timer[1] => motor_fsm:fsm_motor.timer[1]
timer[2] => motor_fsm:fsm_motor.timer[2]
timer[3] => motor_fsm:fsm_motor.timer[3]
timer[4] => motor_fsm:fsm_motor.timer[4]
timer[5] => motor_fsm:fsm_motor.timer[5]
timer[6] => motor_fsm:fsm_motor.timer[6]
timer[7] => motor_fsm:fsm_motor.timer[7]
row[0] => Equal2.IN6
row[0] => Equal3.IN7
row[1] => Equal2.IN7
row[1] => Equal3.IN6
row[2] => Equal2.IN5
row[2] => Equal3.IN5
row[3] => Equal2.IN4
row[3] => Equal3.IN4
row[4] => Equal2.IN3
row[4] => Equal3.IN3
row[5] => Equal2.IN2
row[5] => Equal3.IN2
row[6] => Equal2.IN1
row[6] => Equal3.IN1
row[7] => Equal2.IN0
row[7] => Equal3.IN0
col[0] => Equal0.IN7
col[0] => Equal1.IN7
col[1] => Equal0.IN6
col[1] => Equal1.IN6
col[2] => Equal0.IN5
col[2] => Equal1.IN5
col[3] => Equal0.IN4
col[3] => Equal1.IN4
col[4] => Equal0.IN3
col[4] => Equal1.IN3
col[5] => Equal0.IN2
col[5] => Equal1.IN2
col[6] => Equal0.IN1
col[6] => Equal1.IN1
col[7] => Equal0.IN0
col[7] => Equal1.IN0
sel_data_registers[0] => Mux8.IN1
sel_data_registers[0] => Mux9.IN1
sel_data_registers[0] => Mux10.IN1
sel_data_registers[0] => Mux11.IN1
sel_data_registers[0] => Mux12.IN1
sel_data_registers[0] => Mux13.IN1
sel_data_registers[0] => Mux14.IN1
sel_data_registers[0] => Mux15.IN1
sel_data_registers[0] => Equal4.IN1
sel_data_registers[0] => Equal5.IN1
sel_data_registers[0] => Equal6.IN0
sel_data_registers[1] => Mux8.IN0
sel_data_registers[1] => Mux9.IN0
sel_data_registers[1] => Mux10.IN0
sel_data_registers[1] => Mux11.IN0
sel_data_registers[1] => Mux12.IN0
sel_data_registers[1] => Mux13.IN0
sel_data_registers[1] => Mux14.IN0
sel_data_registers[1] => Mux15.IN0
sel_data_registers[1] => Equal4.IN0
sel_data_registers[1] => Equal5.IN0
sel_data_registers[1] => Equal6.IN1
sel_input_data_registers[0] => Mux0.IN1
sel_input_data_registers[0] => Mux1.IN1
sel_input_data_registers[0] => Mux2.IN1
sel_input_data_registers[0] => Mux3.IN1
sel_input_data_registers[0] => Mux4.IN1
sel_input_data_registers[0] => Mux5.IN1
sel_input_data_registers[0] => Mux6.IN1
sel_input_data_registers[0] => Mux7.IN1
sel_input_data_registers[1] => Mux0.IN0
sel_input_data_registers[1] => Mux1.IN0
sel_input_data_registers[1] => Mux2.IN0
sel_input_data_registers[1] => Mux3.IN0
sel_input_data_registers[1] => Mux4.IN0
sel_input_data_registers[1] => Mux5.IN0
sel_input_data_registers[1] => Mux6.IN0
sel_input_data_registers[1] => Mux7.IN0
motor_data[0] => Mux7.IN2
motor_data[0] => Mux7.IN3
motor_data[1] => Mux6.IN2
motor_data[1] => Mux6.IN3
motor_data[2] => Mux5.IN2
motor_data[2] => Mux5.IN3
motor_data[3] => Mux4.IN2
motor_data[3] => Mux4.IN3
motor_data[4] => Mux3.IN2
motor_data[4] => Mux3.IN3
motor_data[5] => Mux2.IN2
motor_data[5] => Mux2.IN3
motor_data[6] => Mux1.IN2
motor_data[6] => Mux1.IN3
motor_data[7] => Mux0.IN2
motor_data[7] => Mux0.IN3
motor_up_data[0] => Mux7.IN4
motor_up_data[1] => Mux6.IN4
motor_up_data[2] => Mux5.IN4
motor_up_data[3] => Mux4.IN4
motor_up_data[4] => Mux3.IN4
motor_up_data[5] => Mux2.IN4
motor_up_data[6] => Mux1.IN4
motor_up_data[7] => Mux0.IN4
motor_left_data[0] => Mux7.IN5
motor_left_data[1] => Mux6.IN5
motor_left_data[2] => Mux5.IN5
motor_left_data[3] => Mux4.IN5
motor_left_data[4] => Mux3.IN5
motor_left_data[5] => Mux2.IN5
motor_left_data[6] => Mux1.IN5
motor_left_data[7] => Mux0.IN5
motor_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
power_wave <= motor_fsm:fsm_motor.power_wave


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_decay
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor
clock => current_power[0].CLK
clock => current_power[1].CLK
clock => current_power[2].CLK
clock => current_power[3].CLK
clock => current_power[4].CLK
clock => current_power[5].CLK
clock => current_power[6].CLK
clock => current_power[7].CLK
clock => current_state~1.DATAIN
reset => memory_element_states.IN0
reset => current_power[0].ACLR
reset => current_power[1].ACLR
reset => current_power[2].ACLR
reset => current_power[3].ACLR
reset => current_power[4].ACLR
reset => current_power[5].ACLR
reset => current_power[6].ACLR
reset => current_power[7].ACLR
new_command_acknowledged => memory_element_states.IN1
clock_timer => next_state.test_shift_amount.DATAB
clock_timer => Selector1.IN4
clock_timer => Selector0.IN2
clock_timer => Selector2.IN2
timer[0] => LessThan0.IN8
timer[1] => LessThan0.IN7
timer[2] => LessThan0.IN6
timer[3] => LessThan0.IN5
timer[4] => LessThan0.IN4
timer[5] => LessThan0.IN3
timer[6] => LessThan0.IN2
timer[7] => LessThan0.IN1
saved_power[0] => Equal0.IN7
saved_power[0] => LessThan1.IN8
saved_power[0] => Add1.IN16
saved_power[0] => Selector11.IN5
saved_power[0] => Add0.IN8
saved_power[1] => Equal0.IN6
saved_power[1] => LessThan1.IN7
saved_power[1] => Add1.IN15
saved_power[1] => Selector10.IN5
saved_power[1] => Add0.IN7
saved_power[2] => Equal0.IN5
saved_power[2] => LessThan1.IN6
saved_power[2] => Add1.IN14
saved_power[2] => Selector9.IN5
saved_power[2] => Add0.IN6
saved_power[3] => Equal0.IN4
saved_power[3] => LessThan1.IN5
saved_power[3] => Add1.IN13
saved_power[3] => Selector8.IN5
saved_power[3] => Add0.IN5
saved_power[4] => Equal0.IN3
saved_power[4] => LessThan1.IN4
saved_power[4] => Add1.IN12
saved_power[4] => Selector7.IN5
saved_power[4] => Add0.IN4
saved_power[5] => Equal0.IN2
saved_power[5] => LessThan1.IN3
saved_power[5] => Add1.IN11
saved_power[5] => Selector6.IN5
saved_power[5] => Add0.IN3
saved_power[6] => Equal0.IN1
saved_power[6] => LessThan1.IN2
saved_power[6] => Add1.IN10
saved_power[6] => Selector5.IN5
saved_power[6] => Add0.IN2
saved_power[7] => Equal0.IN0
saved_power[7] => LessThan1.IN1
saved_power[7] => Add1.IN9
saved_power[7] => Selector4.IN5
saved_power[7] => Add0.IN1
power_shift_amount[0] => Equal1.IN15
power_shift_amount[0] => LessThan2.IN16
power_shift_amount[0] => LessThan3.IN16
power_shift_amount[0] => Add2.IN8
power_shift_amount[0] => Add3.IN8
power_shift_amount[1] => Equal1.IN14
power_shift_amount[1] => LessThan2.IN15
power_shift_amount[1] => LessThan3.IN15
power_shift_amount[1] => Add2.IN7
power_shift_amount[1] => Add3.IN7
power_shift_amount[2] => Equal1.IN13
power_shift_amount[2] => LessThan2.IN14
power_shift_amount[2] => LessThan3.IN14
power_shift_amount[2] => Add2.IN6
power_shift_amount[2] => Add3.IN6
power_shift_amount[3] => Equal1.IN12
power_shift_amount[3] => LessThan2.IN13
power_shift_amount[3] => LessThan3.IN13
power_shift_amount[3] => Add2.IN5
power_shift_amount[3] => Add3.IN5
power_shift_amount[4] => Equal1.IN11
power_shift_amount[4] => LessThan2.IN12
power_shift_amount[4] => LessThan3.IN12
power_shift_amount[4] => Add2.IN4
power_shift_amount[4] => Add3.IN4
power_shift_amount[5] => Equal1.IN10
power_shift_amount[5] => LessThan2.IN11
power_shift_amount[5] => LessThan3.IN11
power_shift_amount[5] => Add2.IN3
power_shift_amount[5] => Add3.IN3
power_shift_amount[6] => Equal1.IN9
power_shift_amount[6] => LessThan2.IN10
power_shift_amount[6] => LessThan3.IN10
power_shift_amount[6] => Add2.IN2
power_shift_amount[6] => Add3.IN2
power_shift_amount[7] => Equal1.IN8
power_shift_amount[7] => LessThan2.IN9
power_shift_amount[7] => LessThan3.IN9
power_shift_amount[7] => Add2.IN1
power_shift_amount[7] => Add3.IN1
power_decay[0] => Equal2.IN15
power_decay[0] => LessThan4.IN8
power_decay[0] => Add4.IN8
power_decay[1] => Equal2.IN14
power_decay[1] => LessThan4.IN7
power_decay[1] => Add4.IN7
power_decay[2] => Equal2.IN13
power_decay[2] => LessThan4.IN6
power_decay[2] => Add4.IN6
power_decay[3] => Equal2.IN12
power_decay[3] => LessThan4.IN5
power_decay[3] => Add4.IN5
power_decay[4] => Equal2.IN11
power_decay[4] => LessThan4.IN4
power_decay[4] => Add4.IN4
power_decay[5] => Equal2.IN10
power_decay[5] => LessThan4.IN3
power_decay[5] => Add4.IN3
power_decay[6] => Equal2.IN9
power_decay[6] => LessThan4.IN2
power_decay[6] => Add4.IN2
power_decay[7] => Equal2.IN8
power_decay[7] => LessThan4.IN1
power_decay[7] => Add4.IN1
power_wave <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj
clock => register_data_width:reg_power.clock
clock => register_data_width:reg_power_shift_amount.clock
clock => register_data_width:reg_power_decay.clock
clock => motor_fsm:fsm_motor.clock
reset => register_data_width:reg_power.reset
reset => register_data_width:reg_power_shift_amount.reset
reset => register_data_width:reg_power_decay.reset
reset => motor_fsm:fsm_motor.reset
new_command => new_command_acknowledged.IN1
clock_timer => motor_fsm:fsm_motor.clock_timer
timer[0] => motor_fsm:fsm_motor.timer[0]
timer[1] => motor_fsm:fsm_motor.timer[1]
timer[2] => motor_fsm:fsm_motor.timer[2]
timer[3] => motor_fsm:fsm_motor.timer[3]
timer[4] => motor_fsm:fsm_motor.timer[4]
timer[5] => motor_fsm:fsm_motor.timer[5]
timer[6] => motor_fsm:fsm_motor.timer[6]
timer[7] => motor_fsm:fsm_motor.timer[7]
row[0] => Equal2.IN6
row[0] => Equal3.IN7
row[1] => Equal2.IN7
row[1] => Equal3.IN6
row[2] => Equal2.IN5
row[2] => Equal3.IN5
row[3] => Equal2.IN4
row[3] => Equal3.IN4
row[4] => Equal2.IN3
row[4] => Equal3.IN3
row[5] => Equal2.IN2
row[5] => Equal3.IN2
row[6] => Equal2.IN1
row[6] => Equal3.IN1
row[7] => Equal2.IN0
row[7] => Equal3.IN0
col[0] => Equal0.IN6
col[0] => Equal1.IN7
col[1] => Equal0.IN7
col[1] => Equal1.IN6
col[2] => Equal0.IN5
col[2] => Equal1.IN5
col[3] => Equal0.IN4
col[3] => Equal1.IN4
col[4] => Equal0.IN3
col[4] => Equal1.IN3
col[5] => Equal0.IN2
col[5] => Equal1.IN2
col[6] => Equal0.IN1
col[6] => Equal1.IN1
col[7] => Equal0.IN0
col[7] => Equal1.IN0
sel_data_registers[0] => Mux8.IN1
sel_data_registers[0] => Mux9.IN1
sel_data_registers[0] => Mux10.IN1
sel_data_registers[0] => Mux11.IN1
sel_data_registers[0] => Mux12.IN1
sel_data_registers[0] => Mux13.IN1
sel_data_registers[0] => Mux14.IN1
sel_data_registers[0] => Mux15.IN1
sel_data_registers[0] => Equal4.IN1
sel_data_registers[0] => Equal5.IN1
sel_data_registers[0] => Equal6.IN0
sel_data_registers[1] => Mux8.IN0
sel_data_registers[1] => Mux9.IN0
sel_data_registers[1] => Mux10.IN0
sel_data_registers[1] => Mux11.IN0
sel_data_registers[1] => Mux12.IN0
sel_data_registers[1] => Mux13.IN0
sel_data_registers[1] => Mux14.IN0
sel_data_registers[1] => Mux15.IN0
sel_data_registers[1] => Equal4.IN0
sel_data_registers[1] => Equal5.IN0
sel_data_registers[1] => Equal6.IN1
sel_input_data_registers[0] => Mux0.IN1
sel_input_data_registers[0] => Mux1.IN1
sel_input_data_registers[0] => Mux2.IN1
sel_input_data_registers[0] => Mux3.IN1
sel_input_data_registers[0] => Mux4.IN1
sel_input_data_registers[0] => Mux5.IN1
sel_input_data_registers[0] => Mux6.IN1
sel_input_data_registers[0] => Mux7.IN1
sel_input_data_registers[1] => Mux0.IN0
sel_input_data_registers[1] => Mux1.IN0
sel_input_data_registers[1] => Mux2.IN0
sel_input_data_registers[1] => Mux3.IN0
sel_input_data_registers[1] => Mux4.IN0
sel_input_data_registers[1] => Mux5.IN0
sel_input_data_registers[1] => Mux6.IN0
sel_input_data_registers[1] => Mux7.IN0
motor_data[0] => Mux7.IN2
motor_data[0] => Mux7.IN3
motor_data[1] => Mux6.IN2
motor_data[1] => Mux6.IN3
motor_data[2] => Mux5.IN2
motor_data[2] => Mux5.IN3
motor_data[3] => Mux4.IN2
motor_data[3] => Mux4.IN3
motor_data[4] => Mux3.IN2
motor_data[4] => Mux3.IN3
motor_data[5] => Mux2.IN2
motor_data[5] => Mux2.IN3
motor_data[6] => Mux1.IN2
motor_data[6] => Mux1.IN3
motor_data[7] => Mux0.IN2
motor_data[7] => Mux0.IN3
motor_up_data[0] => Mux7.IN4
motor_up_data[1] => Mux6.IN4
motor_up_data[2] => Mux5.IN4
motor_up_data[3] => Mux4.IN4
motor_up_data[4] => Mux3.IN4
motor_up_data[5] => Mux2.IN4
motor_up_data[6] => Mux1.IN4
motor_up_data[7] => Mux0.IN4
motor_left_data[0] => Mux7.IN5
motor_left_data[1] => Mux6.IN5
motor_left_data[2] => Mux5.IN5
motor_left_data[3] => Mux4.IN5
motor_left_data[4] => Mux3.IN5
motor_left_data[5] => Mux2.IN5
motor_left_data[6] => Mux1.IN5
motor_left_data[7] => Mux0.IN5
motor_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
power_wave <= motor_fsm:fsm_motor.power_wave


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_decay
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor
clock => current_power[0].CLK
clock => current_power[1].CLK
clock => current_power[2].CLK
clock => current_power[3].CLK
clock => current_power[4].CLK
clock => current_power[5].CLK
clock => current_power[6].CLK
clock => current_power[7].CLK
clock => current_state~1.DATAIN
reset => memory_element_states.IN0
reset => current_power[0].ACLR
reset => current_power[1].ACLR
reset => current_power[2].ACLR
reset => current_power[3].ACLR
reset => current_power[4].ACLR
reset => current_power[5].ACLR
reset => current_power[6].ACLR
reset => current_power[7].ACLR
new_command_acknowledged => memory_element_states.IN1
clock_timer => next_state.test_shift_amount.DATAB
clock_timer => Selector1.IN4
clock_timer => Selector0.IN2
clock_timer => Selector2.IN2
timer[0] => LessThan0.IN8
timer[1] => LessThan0.IN7
timer[2] => LessThan0.IN6
timer[3] => LessThan0.IN5
timer[4] => LessThan0.IN4
timer[5] => LessThan0.IN3
timer[6] => LessThan0.IN2
timer[7] => LessThan0.IN1
saved_power[0] => Equal0.IN7
saved_power[0] => LessThan1.IN8
saved_power[0] => Add1.IN16
saved_power[0] => Selector11.IN5
saved_power[0] => Add0.IN8
saved_power[1] => Equal0.IN6
saved_power[1] => LessThan1.IN7
saved_power[1] => Add1.IN15
saved_power[1] => Selector10.IN5
saved_power[1] => Add0.IN7
saved_power[2] => Equal0.IN5
saved_power[2] => LessThan1.IN6
saved_power[2] => Add1.IN14
saved_power[2] => Selector9.IN5
saved_power[2] => Add0.IN6
saved_power[3] => Equal0.IN4
saved_power[3] => LessThan1.IN5
saved_power[3] => Add1.IN13
saved_power[3] => Selector8.IN5
saved_power[3] => Add0.IN5
saved_power[4] => Equal0.IN3
saved_power[4] => LessThan1.IN4
saved_power[4] => Add1.IN12
saved_power[4] => Selector7.IN5
saved_power[4] => Add0.IN4
saved_power[5] => Equal0.IN2
saved_power[5] => LessThan1.IN3
saved_power[5] => Add1.IN11
saved_power[5] => Selector6.IN5
saved_power[5] => Add0.IN3
saved_power[6] => Equal0.IN1
saved_power[6] => LessThan1.IN2
saved_power[6] => Add1.IN10
saved_power[6] => Selector5.IN5
saved_power[6] => Add0.IN2
saved_power[7] => Equal0.IN0
saved_power[7] => LessThan1.IN1
saved_power[7] => Add1.IN9
saved_power[7] => Selector4.IN5
saved_power[7] => Add0.IN1
power_shift_amount[0] => Equal1.IN15
power_shift_amount[0] => LessThan2.IN16
power_shift_amount[0] => LessThan3.IN16
power_shift_amount[0] => Add2.IN8
power_shift_amount[0] => Add3.IN8
power_shift_amount[1] => Equal1.IN14
power_shift_amount[1] => LessThan2.IN15
power_shift_amount[1] => LessThan3.IN15
power_shift_amount[1] => Add2.IN7
power_shift_amount[1] => Add3.IN7
power_shift_amount[2] => Equal1.IN13
power_shift_amount[2] => LessThan2.IN14
power_shift_amount[2] => LessThan3.IN14
power_shift_amount[2] => Add2.IN6
power_shift_amount[2] => Add3.IN6
power_shift_amount[3] => Equal1.IN12
power_shift_amount[3] => LessThan2.IN13
power_shift_amount[3] => LessThan3.IN13
power_shift_amount[3] => Add2.IN5
power_shift_amount[3] => Add3.IN5
power_shift_amount[4] => Equal1.IN11
power_shift_amount[4] => LessThan2.IN12
power_shift_amount[4] => LessThan3.IN12
power_shift_amount[4] => Add2.IN4
power_shift_amount[4] => Add3.IN4
power_shift_amount[5] => Equal1.IN10
power_shift_amount[5] => LessThan2.IN11
power_shift_amount[5] => LessThan3.IN11
power_shift_amount[5] => Add2.IN3
power_shift_amount[5] => Add3.IN3
power_shift_amount[6] => Equal1.IN9
power_shift_amount[6] => LessThan2.IN10
power_shift_amount[6] => LessThan3.IN10
power_shift_amount[6] => Add2.IN2
power_shift_amount[6] => Add3.IN2
power_shift_amount[7] => Equal1.IN8
power_shift_amount[7] => LessThan2.IN9
power_shift_amount[7] => LessThan3.IN9
power_shift_amount[7] => Add2.IN1
power_shift_amount[7] => Add3.IN1
power_decay[0] => Equal2.IN15
power_decay[0] => LessThan4.IN8
power_decay[0] => Add4.IN8
power_decay[1] => Equal2.IN14
power_decay[1] => LessThan4.IN7
power_decay[1] => Add4.IN7
power_decay[2] => Equal2.IN13
power_decay[2] => LessThan4.IN6
power_decay[2] => Add4.IN6
power_decay[3] => Equal2.IN12
power_decay[3] => LessThan4.IN5
power_decay[3] => Add4.IN5
power_decay[4] => Equal2.IN11
power_decay[4] => LessThan4.IN4
power_decay[4] => Add4.IN4
power_decay[5] => Equal2.IN10
power_decay[5] => LessThan4.IN3
power_decay[5] => Add4.IN3
power_decay[6] => Equal2.IN9
power_decay[6] => LessThan4.IN2
power_decay[6] => Add4.IN2
power_decay[7] => Equal2.IN8
power_decay[7] => LessThan4.IN1
power_decay[7] => Add4.IN1
power_wave <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj
clock => register_data_width:reg_power.clock
clock => register_data_width:reg_power_shift_amount.clock
clock => register_data_width:reg_power_decay.clock
clock => motor_fsm:fsm_motor.clock
reset => register_data_width:reg_power.reset
reset => register_data_width:reg_power_shift_amount.reset
reset => register_data_width:reg_power_decay.reset
reset => motor_fsm:fsm_motor.reset
new_command => new_command_acknowledged.IN1
clock_timer => motor_fsm:fsm_motor.clock_timer
timer[0] => motor_fsm:fsm_motor.timer[0]
timer[1] => motor_fsm:fsm_motor.timer[1]
timer[2] => motor_fsm:fsm_motor.timer[2]
timer[3] => motor_fsm:fsm_motor.timer[3]
timer[4] => motor_fsm:fsm_motor.timer[4]
timer[5] => motor_fsm:fsm_motor.timer[5]
timer[6] => motor_fsm:fsm_motor.timer[6]
timer[7] => motor_fsm:fsm_motor.timer[7]
row[0] => Equal2.IN6
row[0] => Equal3.IN7
row[1] => Equal2.IN7
row[1] => Equal3.IN6
row[2] => Equal2.IN5
row[2] => Equal3.IN5
row[3] => Equal2.IN4
row[3] => Equal3.IN4
row[4] => Equal2.IN3
row[4] => Equal3.IN3
row[5] => Equal2.IN2
row[5] => Equal3.IN2
row[6] => Equal2.IN1
row[6] => Equal3.IN1
row[7] => Equal2.IN0
row[7] => Equal3.IN0
col[0] => Equal0.IN7
col[0] => Equal1.IN7
col[1] => Equal0.IN6
col[1] => Equal1.IN6
col[2] => Equal0.IN5
col[2] => Equal1.IN5
col[3] => Equal0.IN4
col[3] => Equal1.IN4
col[4] => Equal0.IN3
col[4] => Equal1.IN3
col[5] => Equal0.IN2
col[5] => Equal1.IN2
col[6] => Equal0.IN1
col[6] => Equal1.IN1
col[7] => Equal0.IN0
col[7] => Equal1.IN0
sel_data_registers[0] => Mux8.IN1
sel_data_registers[0] => Mux9.IN1
sel_data_registers[0] => Mux10.IN1
sel_data_registers[0] => Mux11.IN1
sel_data_registers[0] => Mux12.IN1
sel_data_registers[0] => Mux13.IN1
sel_data_registers[0] => Mux14.IN1
sel_data_registers[0] => Mux15.IN1
sel_data_registers[0] => Equal4.IN1
sel_data_registers[0] => Equal5.IN1
sel_data_registers[0] => Equal6.IN0
sel_data_registers[1] => Mux8.IN0
sel_data_registers[1] => Mux9.IN0
sel_data_registers[1] => Mux10.IN0
sel_data_registers[1] => Mux11.IN0
sel_data_registers[1] => Mux12.IN0
sel_data_registers[1] => Mux13.IN0
sel_data_registers[1] => Mux14.IN0
sel_data_registers[1] => Mux15.IN0
sel_data_registers[1] => Equal4.IN0
sel_data_registers[1] => Equal5.IN0
sel_data_registers[1] => Equal6.IN1
sel_input_data_registers[0] => Mux0.IN1
sel_input_data_registers[0] => Mux1.IN1
sel_input_data_registers[0] => Mux2.IN1
sel_input_data_registers[0] => Mux3.IN1
sel_input_data_registers[0] => Mux4.IN1
sel_input_data_registers[0] => Mux5.IN1
sel_input_data_registers[0] => Mux6.IN1
sel_input_data_registers[0] => Mux7.IN1
sel_input_data_registers[1] => Mux0.IN0
sel_input_data_registers[1] => Mux1.IN0
sel_input_data_registers[1] => Mux2.IN0
sel_input_data_registers[1] => Mux3.IN0
sel_input_data_registers[1] => Mux4.IN0
sel_input_data_registers[1] => Mux5.IN0
sel_input_data_registers[1] => Mux6.IN0
sel_input_data_registers[1] => Mux7.IN0
motor_data[0] => Mux7.IN2
motor_data[0] => Mux7.IN3
motor_data[1] => Mux6.IN2
motor_data[1] => Mux6.IN3
motor_data[2] => Mux5.IN2
motor_data[2] => Mux5.IN3
motor_data[3] => Mux4.IN2
motor_data[3] => Mux4.IN3
motor_data[4] => Mux3.IN2
motor_data[4] => Mux3.IN3
motor_data[5] => Mux2.IN2
motor_data[5] => Mux2.IN3
motor_data[6] => Mux1.IN2
motor_data[6] => Mux1.IN3
motor_data[7] => Mux0.IN2
motor_data[7] => Mux0.IN3
motor_up_data[0] => Mux7.IN4
motor_up_data[1] => Mux6.IN4
motor_up_data[2] => Mux5.IN4
motor_up_data[3] => Mux4.IN4
motor_up_data[4] => Mux3.IN4
motor_up_data[5] => Mux2.IN4
motor_up_data[6] => Mux1.IN4
motor_up_data[7] => Mux0.IN4
motor_left_data[0] => Mux7.IN5
motor_left_data[1] => Mux6.IN5
motor_left_data[2] => Mux5.IN5
motor_left_data[3] => Mux4.IN5
motor_left_data[4] => Mux3.IN5
motor_left_data[5] => Mux2.IN5
motor_left_data[6] => Mux1.IN5
motor_left_data[7] => Mux0.IN5
motor_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
power_wave <= motor_fsm:fsm_motor.power_wave


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_decay
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:2:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor
clock => current_power[0].CLK
clock => current_power[1].CLK
clock => current_power[2].CLK
clock => current_power[3].CLK
clock => current_power[4].CLK
clock => current_power[5].CLK
clock => current_power[6].CLK
clock => current_power[7].CLK
clock => current_state~1.DATAIN
reset => memory_element_states.IN0
reset => current_power[0].ACLR
reset => current_power[1].ACLR
reset => current_power[2].ACLR
reset => current_power[3].ACLR
reset => current_power[4].ACLR
reset => current_power[5].ACLR
reset => current_power[6].ACLR
reset => current_power[7].ACLR
new_command_acknowledged => memory_element_states.IN1
clock_timer => next_state.test_shift_amount.DATAB
clock_timer => Selector1.IN4
clock_timer => Selector0.IN2
clock_timer => Selector2.IN2
timer[0] => LessThan0.IN8
timer[1] => LessThan0.IN7
timer[2] => LessThan0.IN6
timer[3] => LessThan0.IN5
timer[4] => LessThan0.IN4
timer[5] => LessThan0.IN3
timer[6] => LessThan0.IN2
timer[7] => LessThan0.IN1
saved_power[0] => Equal0.IN7
saved_power[0] => LessThan1.IN8
saved_power[0] => Add1.IN16
saved_power[0] => Selector11.IN5
saved_power[0] => Add0.IN8
saved_power[1] => Equal0.IN6
saved_power[1] => LessThan1.IN7
saved_power[1] => Add1.IN15
saved_power[1] => Selector10.IN5
saved_power[1] => Add0.IN7
saved_power[2] => Equal0.IN5
saved_power[2] => LessThan1.IN6
saved_power[2] => Add1.IN14
saved_power[2] => Selector9.IN5
saved_power[2] => Add0.IN6
saved_power[3] => Equal0.IN4
saved_power[3] => LessThan1.IN5
saved_power[3] => Add1.IN13
saved_power[3] => Selector8.IN5
saved_power[3] => Add0.IN5
saved_power[4] => Equal0.IN3
saved_power[4] => LessThan1.IN4
saved_power[4] => Add1.IN12
saved_power[4] => Selector7.IN5
saved_power[4] => Add0.IN4
saved_power[5] => Equal0.IN2
saved_power[5] => LessThan1.IN3
saved_power[5] => Add1.IN11
saved_power[5] => Selector6.IN5
saved_power[5] => Add0.IN3
saved_power[6] => Equal0.IN1
saved_power[6] => LessThan1.IN2
saved_power[6] => Add1.IN10
saved_power[6] => Selector5.IN5
saved_power[6] => Add0.IN2
saved_power[7] => Equal0.IN0
saved_power[7] => LessThan1.IN1
saved_power[7] => Add1.IN9
saved_power[7] => Selector4.IN5
saved_power[7] => Add0.IN1
power_shift_amount[0] => Equal1.IN15
power_shift_amount[0] => LessThan2.IN16
power_shift_amount[0] => LessThan3.IN16
power_shift_amount[0] => Add2.IN8
power_shift_amount[0] => Add3.IN8
power_shift_amount[1] => Equal1.IN14
power_shift_amount[1] => LessThan2.IN15
power_shift_amount[1] => LessThan3.IN15
power_shift_amount[1] => Add2.IN7
power_shift_amount[1] => Add3.IN7
power_shift_amount[2] => Equal1.IN13
power_shift_amount[2] => LessThan2.IN14
power_shift_amount[2] => LessThan3.IN14
power_shift_amount[2] => Add2.IN6
power_shift_amount[2] => Add3.IN6
power_shift_amount[3] => Equal1.IN12
power_shift_amount[3] => LessThan2.IN13
power_shift_amount[3] => LessThan3.IN13
power_shift_amount[3] => Add2.IN5
power_shift_amount[3] => Add3.IN5
power_shift_amount[4] => Equal1.IN11
power_shift_amount[4] => LessThan2.IN12
power_shift_amount[4] => LessThan3.IN12
power_shift_amount[4] => Add2.IN4
power_shift_amount[4] => Add3.IN4
power_shift_amount[5] => Equal1.IN10
power_shift_amount[5] => LessThan2.IN11
power_shift_amount[5] => LessThan3.IN11
power_shift_amount[5] => Add2.IN3
power_shift_amount[5] => Add3.IN3
power_shift_amount[6] => Equal1.IN9
power_shift_amount[6] => LessThan2.IN10
power_shift_amount[6] => LessThan3.IN10
power_shift_amount[6] => Add2.IN2
power_shift_amount[6] => Add3.IN2
power_shift_amount[7] => Equal1.IN8
power_shift_amount[7] => LessThan2.IN9
power_shift_amount[7] => LessThan3.IN9
power_shift_amount[7] => Add2.IN1
power_shift_amount[7] => Add3.IN1
power_decay[0] => Equal2.IN15
power_decay[0] => LessThan4.IN8
power_decay[0] => Add4.IN8
power_decay[1] => Equal2.IN14
power_decay[1] => LessThan4.IN7
power_decay[1] => Add4.IN7
power_decay[2] => Equal2.IN13
power_decay[2] => LessThan4.IN6
power_decay[2] => Add4.IN6
power_decay[3] => Equal2.IN12
power_decay[3] => LessThan4.IN5
power_decay[3] => Add4.IN5
power_decay[4] => Equal2.IN11
power_decay[4] => LessThan4.IN4
power_decay[4] => Add4.IN4
power_decay[5] => Equal2.IN10
power_decay[5] => LessThan4.IN3
power_decay[5] => Add4.IN3
power_decay[6] => Equal2.IN9
power_decay[6] => LessThan4.IN2
power_decay[6] => Add4.IN2
power_decay[7] => Equal2.IN8
power_decay[7] => LessThan4.IN1
power_decay[7] => Add4.IN1
power_wave <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj
clock => register_data_width:reg_power.clock
clock => register_data_width:reg_power_shift_amount.clock
clock => register_data_width:reg_power_decay.clock
clock => motor_fsm:fsm_motor.clock
reset => register_data_width:reg_power.reset
reset => register_data_width:reg_power_shift_amount.reset
reset => register_data_width:reg_power_decay.reset
reset => motor_fsm:fsm_motor.reset
new_command => new_command_acknowledged.IN1
clock_timer => motor_fsm:fsm_motor.clock_timer
timer[0] => motor_fsm:fsm_motor.timer[0]
timer[1] => motor_fsm:fsm_motor.timer[1]
timer[2] => motor_fsm:fsm_motor.timer[2]
timer[3] => motor_fsm:fsm_motor.timer[3]
timer[4] => motor_fsm:fsm_motor.timer[4]
timer[5] => motor_fsm:fsm_motor.timer[5]
timer[6] => motor_fsm:fsm_motor.timer[6]
timer[7] => motor_fsm:fsm_motor.timer[7]
row[0] => Equal2.IN7
row[0] => Equal3.IN7
row[1] => Equal2.IN6
row[1] => Equal3.IN6
row[2] => Equal2.IN5
row[2] => Equal3.IN5
row[3] => Equal2.IN4
row[3] => Equal3.IN4
row[4] => Equal2.IN3
row[4] => Equal3.IN3
row[5] => Equal2.IN2
row[5] => Equal3.IN2
row[6] => Equal2.IN1
row[6] => Equal3.IN1
row[7] => Equal2.IN0
row[7] => Equal3.IN0
col[0] => Equal0.IN7
col[0] => Equal1.IN7
col[1] => Equal0.IN6
col[1] => Equal1.IN6
col[2] => Equal0.IN5
col[2] => Equal1.IN5
col[3] => Equal0.IN4
col[3] => Equal1.IN4
col[4] => Equal0.IN3
col[4] => Equal1.IN3
col[5] => Equal0.IN2
col[5] => Equal1.IN2
col[6] => Equal0.IN1
col[6] => Equal1.IN1
col[7] => Equal0.IN0
col[7] => Equal1.IN0
sel_data_registers[0] => Mux8.IN1
sel_data_registers[0] => Mux9.IN1
sel_data_registers[0] => Mux10.IN1
sel_data_registers[0] => Mux11.IN1
sel_data_registers[0] => Mux12.IN1
sel_data_registers[0] => Mux13.IN1
sel_data_registers[0] => Mux14.IN1
sel_data_registers[0] => Mux15.IN1
sel_data_registers[0] => Equal4.IN1
sel_data_registers[0] => Equal5.IN1
sel_data_registers[0] => Equal6.IN0
sel_data_registers[1] => Mux8.IN0
sel_data_registers[1] => Mux9.IN0
sel_data_registers[1] => Mux10.IN0
sel_data_registers[1] => Mux11.IN0
sel_data_registers[1] => Mux12.IN0
sel_data_registers[1] => Mux13.IN0
sel_data_registers[1] => Mux14.IN0
sel_data_registers[1] => Mux15.IN0
sel_data_registers[1] => Equal4.IN0
sel_data_registers[1] => Equal5.IN0
sel_data_registers[1] => Equal6.IN1
sel_input_data_registers[0] => Mux0.IN1
sel_input_data_registers[0] => Mux1.IN1
sel_input_data_registers[0] => Mux2.IN1
sel_input_data_registers[0] => Mux3.IN1
sel_input_data_registers[0] => Mux4.IN1
sel_input_data_registers[0] => Mux5.IN1
sel_input_data_registers[0] => Mux6.IN1
sel_input_data_registers[0] => Mux7.IN1
sel_input_data_registers[1] => Mux0.IN0
sel_input_data_registers[1] => Mux1.IN0
sel_input_data_registers[1] => Mux2.IN0
sel_input_data_registers[1] => Mux3.IN0
sel_input_data_registers[1] => Mux4.IN0
sel_input_data_registers[1] => Mux5.IN0
sel_input_data_registers[1] => Mux6.IN0
sel_input_data_registers[1] => Mux7.IN0
motor_data[0] => Mux7.IN2
motor_data[0] => Mux7.IN3
motor_data[1] => Mux6.IN2
motor_data[1] => Mux6.IN3
motor_data[2] => Mux5.IN2
motor_data[2] => Mux5.IN3
motor_data[3] => Mux4.IN2
motor_data[3] => Mux4.IN3
motor_data[4] => Mux3.IN2
motor_data[4] => Mux3.IN3
motor_data[5] => Mux2.IN2
motor_data[5] => Mux2.IN3
motor_data[6] => Mux1.IN2
motor_data[6] => Mux1.IN3
motor_data[7] => Mux0.IN2
motor_data[7] => Mux0.IN3
motor_up_data[0] => Mux7.IN4
motor_up_data[1] => Mux6.IN4
motor_up_data[2] => Mux5.IN4
motor_up_data[3] => Mux4.IN4
motor_up_data[4] => Mux3.IN4
motor_up_data[5] => Mux2.IN4
motor_up_data[6] => Mux1.IN4
motor_up_data[7] => Mux0.IN4
motor_left_data[0] => Mux7.IN5
motor_left_data[1] => Mux6.IN5
motor_left_data[2] => Mux5.IN5
motor_left_data[3] => Mux4.IN5
motor_left_data[4] => Mux3.IN5
motor_left_data[5] => Mux2.IN5
motor_left_data[6] => Mux1.IN5
motor_left_data[7] => Mux0.IN5
motor_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
power_wave <= motor_fsm:fsm_motor.power_wave


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_shift_amount
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|register_data_width:reg_power_decay
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:1:j_motors_ixj|motor_fsm:fsm_motor
clock => current_power[0].CLK
clock => current_power[1].CLK
clock => current_power[2].CLK
clock => current_power[3].CLK
clock => current_power[4].CLK
clock => current_power[5].CLK
clock => current_power[6].CLK
clock => current_power[7].CLK
clock => current_state~1.DATAIN
reset => memory_element_states.IN0
reset => current_power[0].ACLR
reset => current_power[1].ACLR
reset => current_power[2].ACLR
reset => current_power[3].ACLR
reset => current_power[4].ACLR
reset => current_power[5].ACLR
reset => current_power[6].ACLR
reset => current_power[7].ACLR
new_command_acknowledged => memory_element_states.IN1
clock_timer => next_state.test_shift_amount.DATAB
clock_timer => Selector1.IN4
clock_timer => Selector0.IN2
clock_timer => Selector2.IN2
timer[0] => LessThan0.IN8
timer[1] => LessThan0.IN7
timer[2] => LessThan0.IN6
timer[3] => LessThan0.IN5
timer[4] => LessThan0.IN4
timer[5] => LessThan0.IN3
timer[6] => LessThan0.IN2
timer[7] => LessThan0.IN1
saved_power[0] => Equal0.IN7
saved_power[0] => LessThan1.IN8
saved_power[0] => Add1.IN16
saved_power[0] => Selector11.IN5
saved_power[0] => Add0.IN8
saved_power[1] => Equal0.IN6
saved_power[1] => LessThan1.IN7
saved_power[1] => Add1.IN15
saved_power[1] => Selector10.IN5
saved_power[1] => Add0.IN7
saved_power[2] => Equal0.IN5
saved_power[2] => LessThan1.IN6
saved_power[2] => Add1.IN14
saved_power[2] => Selector9.IN5
saved_power[2] => Add0.IN6
saved_power[3] => Equal0.IN4
saved_power[3] => LessThan1.IN5
saved_power[3] => Add1.IN13
saved_power[3] => Selector8.IN5
saved_power[3] => Add0.IN5
saved_power[4] => Equal0.IN3
saved_power[4] => LessThan1.IN4
saved_power[4] => Add1.IN12
saved_power[4] => Selector7.IN5
saved_power[4] => Add0.IN4
saved_power[5] => Equal0.IN2
saved_power[5] => LessThan1.IN3
saved_power[5] => Add1.IN11
saved_power[5] => Selector6.IN5
saved_power[5] => Add0.IN3
saved_power[6] => Equal0.IN1
saved_power[6] => LessThan1.IN2
saved_power[6] => Add1.IN10
saved_power[6] => Selector5.IN5
saved_power[6] => Add0.IN2
saved_power[7] => Equal0.IN0
saved_power[7] => LessThan1.IN1
saved_power[7] => Add1.IN9
saved_power[7] => Selector4.IN5
saved_power[7] => Add0.IN1
power_shift_amount[0] => Equal1.IN15
power_shift_amount[0] => LessThan2.IN16
power_shift_amount[0] => LessThan3.IN16
power_shift_amount[0] => Add2.IN8
power_shift_amount[0] => Add3.IN8
power_shift_amount[1] => Equal1.IN14
power_shift_amount[1] => LessThan2.IN15
power_shift_amount[1] => LessThan3.IN15
power_shift_amount[1] => Add2.IN7
power_shift_amount[1] => Add3.IN7
power_shift_amount[2] => Equal1.IN13
power_shift_amount[2] => LessThan2.IN14
power_shift_amount[2] => LessThan3.IN14
power_shift_amount[2] => Add2.IN6
power_shift_amount[2] => Add3.IN6
power_shift_amount[3] => Equal1.IN12
power_shift_amount[3] => LessThan2.IN13
power_shift_amount[3] => LessThan3.IN13
power_shift_amount[3] => Add2.IN5
power_shift_amount[3] => Add3.IN5
power_shift_amount[4] => Equal1.IN11
power_shift_amount[4] => LessThan2.IN12
power_shift_amount[4] => LessThan3.IN12
power_shift_amount[4] => Add2.IN4
power_shift_amount[4] => Add3.IN4
power_shift_amount[5] => Equal1.IN10
power_shift_amount[5] => LessThan2.IN11
power_shift_amount[5] => LessThan3.IN11
power_shift_amount[5] => Add2.IN3
power_shift_amount[5] => Add3.IN3
power_shift_amount[6] => Equal1.IN9
power_shift_amount[6] => LessThan2.IN10
power_shift_amount[6] => LessThan3.IN10
power_shift_amount[6] => Add2.IN2
power_shift_amount[6] => Add3.IN2
power_shift_amount[7] => Equal1.IN8
power_shift_amount[7] => LessThan2.IN9
power_shift_amount[7] => LessThan3.IN9
power_shift_amount[7] => Add2.IN1
power_shift_amount[7] => Add3.IN1
power_decay[0] => Equal2.IN15
power_decay[0] => LessThan4.IN8
power_decay[0] => Add4.IN8
power_decay[1] => Equal2.IN14
power_decay[1] => LessThan4.IN7
power_decay[1] => Add4.IN7
power_decay[2] => Equal2.IN13
power_decay[2] => LessThan4.IN6
power_decay[2] => Add4.IN6
power_decay[3] => Equal2.IN12
power_decay[3] => LessThan4.IN5
power_decay[3] => Add4.IN5
power_decay[4] => Equal2.IN11
power_decay[4] => LessThan4.IN4
power_decay[4] => Add4.IN4
power_decay[5] => Equal2.IN10
power_decay[5] => LessThan4.IN3
power_decay[5] => Add4.IN3
power_decay[6] => Equal2.IN9
power_decay[6] => LessThan4.IN2
power_decay[6] => Add4.IN2
power_decay[7] => Equal2.IN8
power_decay[7] => LessThan4.IN1
power_decay[7] => Add4.IN1
power_wave <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj
clock => register_data_width:reg_power.clock
clock => register_data_width:reg_power_shift_amount.clock
clock => register_data_width:reg_power_decay.clock
clock => motor_fsm:fsm_motor.clock
reset => register_data_width:reg_power.reset
reset => register_data_width:reg_power_shift_amount.reset
reset => register_data_width:reg_power_decay.reset
reset => motor_fsm:fsm_motor.reset
new_command => new_command_acknowledged.IN1
clock_timer => motor_fsm:fsm_motor.clock_timer
timer[0] => motor_fsm:fsm_motor.timer[0]
timer[1] => motor_fsm:fsm_motor.timer[1]
timer[2] => motor_fsm:fsm_motor.timer[2]
timer[3] => motor_fsm:fsm_motor.timer[3]
timer[4] => motor_fsm:fsm_motor.timer[4]
timer[5] => motor_fsm:fsm_motor.timer[5]
timer[6] => motor_fsm:fsm_motor.timer[6]
timer[7] => motor_fsm:fsm_motor.timer[7]
row[0] => Equal2.IN7
row[0] => Equal3.IN7
row[1] => Equal2.IN6
row[1] => Equal3.IN6
row[2] => Equal2.IN5
row[2] => Equal3.IN5
row[3] => Equal2.IN4
row[3] => Equal3.IN4
row[4] => Equal2.IN3
row[4] => Equal3.IN3
row[5] => Equal2.IN2
row[5] => Equal3.IN2
row[6] => Equal2.IN1
row[6] => Equal3.IN1
row[7] => Equal2.IN0
row[7] => Equal3.IN0
col[0] => Equal0.IN6
col[0] => Equal1.IN7
col[1] => Equal0.IN7
col[1] => Equal1.IN6
col[2] => Equal0.IN5
col[2] => Equal1.IN5
col[3] => Equal0.IN4
col[3] => Equal1.IN4
col[4] => Equal0.IN3
col[4] => Equal1.IN3
col[5] => Equal0.IN2
col[5] => Equal1.IN2
col[6] => Equal0.IN1
col[6] => Equal1.IN1
col[7] => Equal0.IN0
col[7] => Equal1.IN0
sel_data_registers[0] => Mux8.IN1
sel_data_registers[0] => Mux9.IN1
sel_data_registers[0] => Mux10.IN1
sel_data_registers[0] => Mux11.IN1
sel_data_registers[0] => Mux12.IN1
sel_data_registers[0] => Mux13.IN1
sel_data_registers[0] => Mux14.IN1
sel_data_registers[0] => Mux15.IN1
sel_data_registers[0] => Equal4.IN1
sel_data_registers[0] => Equal5.IN1
sel_data_registers[0] => Equal6.IN0
sel_data_registers[1] => Mux8.IN0
sel_data_registers[1] => Mux9.IN0
sel_data_registers[1] => Mux10.IN0
sel_data_registers[1] => Mux11.IN0
sel_data_registers[1] => Mux12.IN0
sel_data_registers[1] => Mux13.IN0
sel_data_registers[1] => Mux14.IN0
sel_data_registers[1] => Mux15.IN0
sel_data_registers[1] => Equal4.IN0
sel_data_registers[1] => Equal5.IN0
sel_data_registers[1] => Equal6.IN1
sel_input_data_registers[0] => Mux0.IN1
sel_input_data_registers[0] => Mux1.IN1
sel_input_data_registers[0] => Mux2.IN1
sel_input_data_registers[0] => Mux3.IN1
sel_input_data_registers[0] => Mux4.IN1
sel_input_data_registers[0] => Mux5.IN1
sel_input_data_registers[0] => Mux6.IN1
sel_input_data_registers[0] => Mux7.IN1
sel_input_data_registers[1] => Mux0.IN0
sel_input_data_registers[1] => Mux1.IN0
sel_input_data_registers[1] => Mux2.IN0
sel_input_data_registers[1] => Mux3.IN0
sel_input_data_registers[1] => Mux4.IN0
sel_input_data_registers[1] => Mux5.IN0
sel_input_data_registers[1] => Mux6.IN0
sel_input_data_registers[1] => Mux7.IN0
motor_data[0] => Mux7.IN2
motor_data[0] => Mux7.IN3
motor_data[1] => Mux6.IN2
motor_data[1] => Mux6.IN3
motor_data[2] => Mux5.IN2
motor_data[2] => Mux5.IN3
motor_data[3] => Mux4.IN2
motor_data[3] => Mux4.IN3
motor_data[4] => Mux3.IN2
motor_data[4] => Mux3.IN3
motor_data[5] => Mux2.IN2
motor_data[5] => Mux2.IN3
motor_data[6] => Mux1.IN2
motor_data[6] => Mux1.IN3
motor_data[7] => Mux0.IN2
motor_data[7] => Mux0.IN3
motor_up_data[0] => Mux7.IN4
motor_up_data[1] => Mux6.IN4
motor_up_data[2] => Mux5.IN4
motor_up_data[3] => Mux4.IN4
motor_up_data[4] => Mux3.IN4
motor_up_data[5] => Mux2.IN4
motor_up_data[6] => Mux1.IN4
motor_up_data[7] => Mux0.IN4
motor_left_data[0] => Mux7.IN5
motor_left_data[1] => Mux6.IN5
motor_left_data[2] => Mux5.IN5
motor_left_data[3] => Mux4.IN5
motor_left_data[4] => Mux3.IN5
motor_left_data[5] => Mux2.IN5
motor_left_data[6] => Mux1.IN5
motor_left_data[7] => Mux0.IN5
motor_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
power_wave <= motor_fsm:fsm_motor.power_wave


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_shift_amount
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|register_data_width:reg_power_decay
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:2:j_motors_ixj|motor_fsm:fsm_motor
clock => current_power[0].CLK
clock => current_power[1].CLK
clock => current_power[2].CLK
clock => current_power[3].CLK
clock => current_power[4].CLK
clock => current_power[5].CLK
clock => current_power[6].CLK
clock => current_power[7].CLK
clock => current_state~1.DATAIN
reset => memory_element_states.IN0
reset => current_power[0].ACLR
reset => current_power[1].ACLR
reset => current_power[2].ACLR
reset => current_power[3].ACLR
reset => current_power[4].ACLR
reset => current_power[5].ACLR
reset => current_power[6].ACLR
reset => current_power[7].ACLR
new_command_acknowledged => memory_element_states.IN1
clock_timer => next_state.test_shift_amount.DATAB
clock_timer => Selector1.IN4
clock_timer => Selector0.IN2
clock_timer => Selector2.IN2
timer[0] => LessThan0.IN8
timer[1] => LessThan0.IN7
timer[2] => LessThan0.IN6
timer[3] => LessThan0.IN5
timer[4] => LessThan0.IN4
timer[5] => LessThan0.IN3
timer[6] => LessThan0.IN2
timer[7] => LessThan0.IN1
saved_power[0] => Equal0.IN7
saved_power[0] => LessThan1.IN8
saved_power[0] => Add1.IN16
saved_power[0] => Selector11.IN5
saved_power[0] => Add0.IN8
saved_power[1] => Equal0.IN6
saved_power[1] => LessThan1.IN7
saved_power[1] => Add1.IN15
saved_power[1] => Selector10.IN5
saved_power[1] => Add0.IN7
saved_power[2] => Equal0.IN5
saved_power[2] => LessThan1.IN6
saved_power[2] => Add1.IN14
saved_power[2] => Selector9.IN5
saved_power[2] => Add0.IN6
saved_power[3] => Equal0.IN4
saved_power[3] => LessThan1.IN5
saved_power[3] => Add1.IN13
saved_power[3] => Selector8.IN5
saved_power[3] => Add0.IN5
saved_power[4] => Equal0.IN3
saved_power[4] => LessThan1.IN4
saved_power[4] => Add1.IN12
saved_power[4] => Selector7.IN5
saved_power[4] => Add0.IN4
saved_power[5] => Equal0.IN2
saved_power[5] => LessThan1.IN3
saved_power[5] => Add1.IN11
saved_power[5] => Selector6.IN5
saved_power[5] => Add0.IN3
saved_power[6] => Equal0.IN1
saved_power[6] => LessThan1.IN2
saved_power[6] => Add1.IN10
saved_power[6] => Selector5.IN5
saved_power[6] => Add0.IN2
saved_power[7] => Equal0.IN0
saved_power[7] => LessThan1.IN1
saved_power[7] => Add1.IN9
saved_power[7] => Selector4.IN5
saved_power[7] => Add0.IN1
power_shift_amount[0] => Equal1.IN15
power_shift_amount[0] => LessThan2.IN16
power_shift_amount[0] => LessThan3.IN16
power_shift_amount[0] => Add2.IN8
power_shift_amount[0] => Add3.IN8
power_shift_amount[1] => Equal1.IN14
power_shift_amount[1] => LessThan2.IN15
power_shift_amount[1] => LessThan3.IN15
power_shift_amount[1] => Add2.IN7
power_shift_amount[1] => Add3.IN7
power_shift_amount[2] => Equal1.IN13
power_shift_amount[2] => LessThan2.IN14
power_shift_amount[2] => LessThan3.IN14
power_shift_amount[2] => Add2.IN6
power_shift_amount[2] => Add3.IN6
power_shift_amount[3] => Equal1.IN12
power_shift_amount[3] => LessThan2.IN13
power_shift_amount[3] => LessThan3.IN13
power_shift_amount[3] => Add2.IN5
power_shift_amount[3] => Add3.IN5
power_shift_amount[4] => Equal1.IN11
power_shift_amount[4] => LessThan2.IN12
power_shift_amount[4] => LessThan3.IN12
power_shift_amount[4] => Add2.IN4
power_shift_amount[4] => Add3.IN4
power_shift_amount[5] => Equal1.IN10
power_shift_amount[5] => LessThan2.IN11
power_shift_amount[5] => LessThan3.IN11
power_shift_amount[5] => Add2.IN3
power_shift_amount[5] => Add3.IN3
power_shift_amount[6] => Equal1.IN9
power_shift_amount[6] => LessThan2.IN10
power_shift_amount[6] => LessThan3.IN10
power_shift_amount[6] => Add2.IN2
power_shift_amount[6] => Add3.IN2
power_shift_amount[7] => Equal1.IN8
power_shift_amount[7] => LessThan2.IN9
power_shift_amount[7] => LessThan3.IN9
power_shift_amount[7] => Add2.IN1
power_shift_amount[7] => Add3.IN1
power_decay[0] => Equal2.IN15
power_decay[0] => LessThan4.IN8
power_decay[0] => Add4.IN8
power_decay[1] => Equal2.IN14
power_decay[1] => LessThan4.IN7
power_decay[1] => Add4.IN7
power_decay[2] => Equal2.IN13
power_decay[2] => LessThan4.IN6
power_decay[2] => Add4.IN6
power_decay[3] => Equal2.IN12
power_decay[3] => LessThan4.IN5
power_decay[3] => Add4.IN5
power_decay[4] => Equal2.IN11
power_decay[4] => LessThan4.IN4
power_decay[4] => Add4.IN4
power_decay[5] => Equal2.IN10
power_decay[5] => LessThan4.IN3
power_decay[5] => Add4.IN3
power_decay[6] => Equal2.IN9
power_decay[6] => LessThan4.IN2
power_decay[6] => Add4.IN2
power_decay[7] => Equal2.IN8
power_decay[7] => LessThan4.IN1
power_decay[7] => Add4.IN1
power_wave <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj
clock => register_data_width:reg_power.clock
clock => register_data_width:reg_power_shift_amount.clock
clock => register_data_width:reg_power_decay.clock
clock => motor_fsm:fsm_motor.clock
reset => register_data_width:reg_power.reset
reset => register_data_width:reg_power_shift_amount.reset
reset => register_data_width:reg_power_decay.reset
reset => motor_fsm:fsm_motor.reset
new_command => new_command_acknowledged.IN1
clock_timer => motor_fsm:fsm_motor.clock_timer
timer[0] => motor_fsm:fsm_motor.timer[0]
timer[1] => motor_fsm:fsm_motor.timer[1]
timer[2] => motor_fsm:fsm_motor.timer[2]
timer[3] => motor_fsm:fsm_motor.timer[3]
timer[4] => motor_fsm:fsm_motor.timer[4]
timer[5] => motor_fsm:fsm_motor.timer[5]
timer[6] => motor_fsm:fsm_motor.timer[6]
timer[7] => motor_fsm:fsm_motor.timer[7]
row[0] => Equal2.IN7
row[0] => Equal3.IN7
row[1] => Equal2.IN6
row[1] => Equal3.IN6
row[2] => Equal2.IN5
row[2] => Equal3.IN5
row[3] => Equal2.IN4
row[3] => Equal3.IN4
row[4] => Equal2.IN3
row[4] => Equal3.IN3
row[5] => Equal2.IN2
row[5] => Equal3.IN2
row[6] => Equal2.IN1
row[6] => Equal3.IN1
row[7] => Equal2.IN0
row[7] => Equal3.IN0
col[0] => Equal0.IN7
col[0] => Equal1.IN7
col[1] => Equal0.IN6
col[1] => Equal1.IN6
col[2] => Equal0.IN5
col[2] => Equal1.IN5
col[3] => Equal0.IN4
col[3] => Equal1.IN4
col[4] => Equal0.IN3
col[4] => Equal1.IN3
col[5] => Equal0.IN2
col[5] => Equal1.IN2
col[6] => Equal0.IN1
col[6] => Equal1.IN1
col[7] => Equal0.IN0
col[7] => Equal1.IN0
sel_data_registers[0] => Mux8.IN1
sel_data_registers[0] => Mux9.IN1
sel_data_registers[0] => Mux10.IN1
sel_data_registers[0] => Mux11.IN1
sel_data_registers[0] => Mux12.IN1
sel_data_registers[0] => Mux13.IN1
sel_data_registers[0] => Mux14.IN1
sel_data_registers[0] => Mux15.IN1
sel_data_registers[0] => Equal4.IN1
sel_data_registers[0] => Equal5.IN1
sel_data_registers[0] => Equal6.IN0
sel_data_registers[1] => Mux8.IN0
sel_data_registers[1] => Mux9.IN0
sel_data_registers[1] => Mux10.IN0
sel_data_registers[1] => Mux11.IN0
sel_data_registers[1] => Mux12.IN0
sel_data_registers[1] => Mux13.IN0
sel_data_registers[1] => Mux14.IN0
sel_data_registers[1] => Mux15.IN0
sel_data_registers[1] => Equal4.IN0
sel_data_registers[1] => Equal5.IN0
sel_data_registers[1] => Equal6.IN1
sel_input_data_registers[0] => Mux0.IN1
sel_input_data_registers[0] => Mux1.IN1
sel_input_data_registers[0] => Mux2.IN1
sel_input_data_registers[0] => Mux3.IN1
sel_input_data_registers[0] => Mux4.IN1
sel_input_data_registers[0] => Mux5.IN1
sel_input_data_registers[0] => Mux6.IN1
sel_input_data_registers[0] => Mux7.IN1
sel_input_data_registers[1] => Mux0.IN0
sel_input_data_registers[1] => Mux1.IN0
sel_input_data_registers[1] => Mux2.IN0
sel_input_data_registers[1] => Mux3.IN0
sel_input_data_registers[1] => Mux4.IN0
sel_input_data_registers[1] => Mux5.IN0
sel_input_data_registers[1] => Mux6.IN0
sel_input_data_registers[1] => Mux7.IN0
motor_data[0] => Mux7.IN2
motor_data[0] => Mux7.IN3
motor_data[1] => Mux6.IN2
motor_data[1] => Mux6.IN3
motor_data[2] => Mux5.IN2
motor_data[2] => Mux5.IN3
motor_data[3] => Mux4.IN2
motor_data[3] => Mux4.IN3
motor_data[4] => Mux3.IN2
motor_data[4] => Mux3.IN3
motor_data[5] => Mux2.IN2
motor_data[5] => Mux2.IN3
motor_data[6] => Mux1.IN2
motor_data[6] => Mux1.IN3
motor_data[7] => Mux0.IN2
motor_data[7] => Mux0.IN3
motor_up_data[0] => Mux7.IN4
motor_up_data[1] => Mux6.IN4
motor_up_data[2] => Mux5.IN4
motor_up_data[3] => Mux4.IN4
motor_up_data[4] => Mux3.IN4
motor_up_data[5] => Mux2.IN4
motor_up_data[6] => Mux1.IN4
motor_up_data[7] => Mux0.IN4
motor_left_data[0] => Mux7.IN5
motor_left_data[1] => Mux6.IN5
motor_left_data[2] => Mux5.IN5
motor_left_data[3] => Mux4.IN5
motor_left_data[4] => Mux3.IN5
motor_left_data[5] => Mux2.IN5
motor_left_data[6] => Mux1.IN5
motor_left_data[7] => Mux0.IN5
motor_data_out[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
motor_data_out[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
power_wave <= motor_fsm:fsm_motor.power_wave


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_shift_amount
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|register_data_width:reg_power_decay
clock => current_state_reg[0].CLK
clock => current_state_reg[1].CLK
clock => current_state_reg[2].CLK
clock => current_state_reg[3].CLK
clock => current_state_reg[4].CLK
clock => current_state_reg[5].CLK
clock => current_state_reg[6].CLK
clock => current_state_reg[7].CLK
reset => current_state_reg[0].ACLR
reset => current_state_reg[1].ACLR
reset => current_state_reg[2].ACLR
reset => current_state_reg[3].ACLR
reset => current_state_reg[4].ACLR
reset => current_state_reg[5].ACLR
reset => current_state_reg[6].ACLR
reset => current_state_reg[7].ACLR
enable => current_state_reg[7].ENA
enable => current_state_reg[6].ENA
enable => current_state_reg[5].ENA
enable => current_state_reg[4].ENA
enable => current_state_reg[3].ENA
enable => current_state_reg[2].ENA
enable => current_state_reg[1].ENA
enable => current_state_reg[0].ENA
inpt[0] => current_state_reg[0].DATAIN
inpt[1] => current_state_reg[1].DATAIN
inpt[2] => current_state_reg[2].DATAIN
inpt[3] => current_state_reg[3].DATAIN
inpt[4] => current_state_reg[4].DATAIN
inpt[5] => current_state_reg[5].DATAIN
inpt[6] => current_state_reg[6].DATAIN
inpt[7] => current_state_reg[7].DATAIN
outpt[0] <= current_state_reg[0].DB_MAX_OUTPUT_PORT_TYPE
outpt[1] <= current_state_reg[1].DB_MAX_OUTPUT_PORT_TYPE
outpt[2] <= current_state_reg[2].DB_MAX_OUTPUT_PORT_TYPE
outpt[3] <= current_state_reg[3].DB_MAX_OUTPUT_PORT_TYPE
outpt[4] <= current_state_reg[4].DB_MAX_OUTPUT_PORT_TYPE
outpt[5] <= current_state_reg[5].DB_MAX_OUTPUT_PORT_TYPE
outpt[6] <= current_state_reg[6].DB_MAX_OUTPUT_PORT_TYPE
outpt[7] <= current_state_reg[7].DB_MAX_OUTPUT_PORT_TYPE


|matriz_interface|MotorMatrixControl:matriz_inst|motor:\motors_ixj:3:i_motors_ixj:3:j_motors_ixj|motor_fsm:fsm_motor
clock => current_power[0].CLK
clock => current_power[1].CLK
clock => current_power[2].CLK
clock => current_power[3].CLK
clock => current_power[4].CLK
clock => current_power[5].CLK
clock => current_power[6].CLK
clock => current_power[7].CLK
clock => current_state~1.DATAIN
reset => memory_element_states.IN0
reset => current_power[0].ACLR
reset => current_power[1].ACLR
reset => current_power[2].ACLR
reset => current_power[3].ACLR
reset => current_power[4].ACLR
reset => current_power[5].ACLR
reset => current_power[6].ACLR
reset => current_power[7].ACLR
new_command_acknowledged => memory_element_states.IN1
clock_timer => next_state.test_shift_amount.DATAB
clock_timer => Selector1.IN4
clock_timer => Selector0.IN2
clock_timer => Selector2.IN2
timer[0] => LessThan0.IN8
timer[1] => LessThan0.IN7
timer[2] => LessThan0.IN6
timer[3] => LessThan0.IN5
timer[4] => LessThan0.IN4
timer[5] => LessThan0.IN3
timer[6] => LessThan0.IN2
timer[7] => LessThan0.IN1
saved_power[0] => Equal0.IN7
saved_power[0] => LessThan1.IN8
saved_power[0] => Add1.IN16
saved_power[0] => Selector11.IN5
saved_power[0] => Add0.IN8
saved_power[1] => Equal0.IN6
saved_power[1] => LessThan1.IN7
saved_power[1] => Add1.IN15
saved_power[1] => Selector10.IN5
saved_power[1] => Add0.IN7
saved_power[2] => Equal0.IN5
saved_power[2] => LessThan1.IN6
saved_power[2] => Add1.IN14
saved_power[2] => Selector9.IN5
saved_power[2] => Add0.IN6
saved_power[3] => Equal0.IN4
saved_power[3] => LessThan1.IN5
saved_power[3] => Add1.IN13
saved_power[3] => Selector8.IN5
saved_power[3] => Add0.IN5
saved_power[4] => Equal0.IN3
saved_power[4] => LessThan1.IN4
saved_power[4] => Add1.IN12
saved_power[4] => Selector7.IN5
saved_power[4] => Add0.IN4
saved_power[5] => Equal0.IN2
saved_power[5] => LessThan1.IN3
saved_power[5] => Add1.IN11
saved_power[5] => Selector6.IN5
saved_power[5] => Add0.IN3
saved_power[6] => Equal0.IN1
saved_power[6] => LessThan1.IN2
saved_power[6] => Add1.IN10
saved_power[6] => Selector5.IN5
saved_power[6] => Add0.IN2
saved_power[7] => Equal0.IN0
saved_power[7] => LessThan1.IN1
saved_power[7] => Add1.IN9
saved_power[7] => Selector4.IN5
saved_power[7] => Add0.IN1
power_shift_amount[0] => Equal1.IN15
power_shift_amount[0] => LessThan2.IN16
power_shift_amount[0] => LessThan3.IN16
power_shift_amount[0] => Add2.IN8
power_shift_amount[0] => Add3.IN8
power_shift_amount[1] => Equal1.IN14
power_shift_amount[1] => LessThan2.IN15
power_shift_amount[1] => LessThan3.IN15
power_shift_amount[1] => Add2.IN7
power_shift_amount[1] => Add3.IN7
power_shift_amount[2] => Equal1.IN13
power_shift_amount[2] => LessThan2.IN14
power_shift_amount[2] => LessThan3.IN14
power_shift_amount[2] => Add2.IN6
power_shift_amount[2] => Add3.IN6
power_shift_amount[3] => Equal1.IN12
power_shift_amount[3] => LessThan2.IN13
power_shift_amount[3] => LessThan3.IN13
power_shift_amount[3] => Add2.IN5
power_shift_amount[3] => Add3.IN5
power_shift_amount[4] => Equal1.IN11
power_shift_amount[4] => LessThan2.IN12
power_shift_amount[4] => LessThan3.IN12
power_shift_amount[4] => Add2.IN4
power_shift_amount[4] => Add3.IN4
power_shift_amount[5] => Equal1.IN10
power_shift_amount[5] => LessThan2.IN11
power_shift_amount[5] => LessThan3.IN11
power_shift_amount[5] => Add2.IN3
power_shift_amount[5] => Add3.IN3
power_shift_amount[6] => Equal1.IN9
power_shift_amount[6] => LessThan2.IN10
power_shift_amount[6] => LessThan3.IN10
power_shift_amount[6] => Add2.IN2
power_shift_amount[6] => Add3.IN2
power_shift_amount[7] => Equal1.IN8
power_shift_amount[7] => LessThan2.IN9
power_shift_amount[7] => LessThan3.IN9
power_shift_amount[7] => Add2.IN1
power_shift_amount[7] => Add3.IN1
power_decay[0] => Equal2.IN15
power_decay[0] => LessThan4.IN8
power_decay[0] => Add4.IN8
power_decay[1] => Equal2.IN14
power_decay[1] => LessThan4.IN7
power_decay[1] => Add4.IN7
power_decay[2] => Equal2.IN13
power_decay[2] => LessThan4.IN6
power_decay[2] => Add4.IN6
power_decay[3] => Equal2.IN12
power_decay[3] => LessThan4.IN5
power_decay[3] => Add4.IN5
power_decay[4] => Equal2.IN11
power_decay[4] => LessThan4.IN4
power_decay[4] => Add4.IN4
power_decay[5] => Equal2.IN10
power_decay[5] => LessThan4.IN3
power_decay[5] => Add4.IN3
power_decay[6] => Equal2.IN9
power_decay[6] => LessThan4.IN2
power_decay[6] => Add4.IN2
power_decay[7] => Equal2.IN8
power_decay[7] => LessThan4.IN1
power_decay[7] => Add4.IN1
power_wave <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


