

================================================================
== Vivado HLS Report for 'max_pool_1'
================================================================
* Date:           Thu Aug 10 11:29:08 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        pool
* Solution:       Pool_Row_unroll
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  | 40.00 ns | 19.668 ns |   5.00 ns  |
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      101|      101| 4.040 us | 4.040 us |  101|  101|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Filter_Loop         |      100|      100|        50|          -|          -|     2|    no    |
        | + Row_Loop           |       48|       48|        24|          -|          -|     2|    no    |
        |  ++ Col_Loop         |       22|       22|        11|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        4|        4|         2|          -|          -|     2|    no    |
        |   +++ Pool_Col_Loop  |        4|        4|         2|          -|          -|     2|    no    |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     371|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      0|       0|      66|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     137|    -|
|Register         |        -|      -|     101|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     101|     574|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E| FF| LUT| URAM|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |max_pool_1_fcmp_3bkb_U1  |max_pool_1_fcmp_3bkb  |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+
    |Total                    |                      |        0|      0|  0|  66|    0|
    +-------------------------+----------------------+---------+-------+---+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln23_1_fu_399_p2     |     +    |      0|  0|  10|           2|           1|
    |add_ln23_fu_265_p2       |     +    |      0|  0|  10|           2|           1|
    |add_ln26_1_fu_405_p2     |     +    |      0|  0|  10|           2|           2|
    |add_ln26_fu_271_p2       |     +    |      0|  0|  10|           2|           2|
    |add_ln28_1_fu_423_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln28_fu_291_p2       |     +    |      0|  0|  15|           6|           6|
    |add_ln35_1_fu_450_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln35_fu_437_p2       |     +    |      0|  0|  13|           4|           4|
    |c_fu_247_p2              |     +    |      0|  0|  10|           2|           1|
    |f_fu_187_p2              |     +    |      0|  0|  10|           2|           1|
    |r_fu_207_p2              |     +    |      0|  0|  10|           2|           1|
    |and_ln28_1_fu_379_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_2_fu_532_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_3_fu_538_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln28_fu_373_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln10_fu_181_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln13_fu_201_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln16_fu_241_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_1_fu_393_p2    |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln23_fu_259_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln28_1_fu_343_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_2_fu_355_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_3_fu_361_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_4_fu_496_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_5_fu_502_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_6_fu_514_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln28_7_fu_520_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln28_fu_337_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln25_fu_235_p2        |    or    |      0|  0|   2|           2|           1|
    |or_ln28_1_fu_367_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_2_fu_508_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_3_fu_526_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln28_fu_349_p2        |    or    |      0|  0|   2|           1|           1|
    |select_ln28_1_fu_544_p3  |  select  |      0|  0|  32|           1|          32|
    |select_ln28_fu_385_p3    |  select  |      0|  0|  32|           1|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 371|         181|         130|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------+----+-----------+-----+-----------+
    |         Name        | LUT| Input Size| Bits| Total Bits|
    +---------------------+----+-----------+-----+-----------+
    |ap_NS_fsm            |  44|          9|    1|          9|
    |c_0_reg_116          |   9|          2|    2|          4|
    |conv_1_out_address0  |  15|          3|    5|         15|
    |f_0_reg_94           |   9|          2|    2|          4|
    |grp_fu_174_p1        |  15|          3|   32|         96|
    |max_1_0_reg_128      |   9|          2|   32|         64|
    |max_1_1_reg_151      |   9|          2|   32|         64|
    |mpc_0_0_reg_140      |   9|          2|    2|          4|
    |mpc_0_1_reg_163      |   9|          2|    2|          4|
    |r_0_reg_105          |   9|          2|    2|          4|
    +---------------------+----+-----------+-----+-----------+
    |Total                | 137|         29|  112|        268|
    +---------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln23_1_reg_629   |   2|   0|    2|          0|
    |add_ln23_reg_611     |   2|   0|    2|          0|
    |ap_CS_fsm            |   8|   0|    8|          0|
    |c_0_reg_116          |   2|   0|    2|          0|
    |c_reg_597            |   2|   0|    2|          0|
    |f_0_reg_94           |   2|   0|    2|          0|
    |f_reg_555            |   2|   0|    2|          0|
    |max_1_0_reg_128      |  32|   0|   32|          0|
    |max_1_1_reg_151      |  32|   0|   32|          0|
    |mpc_0_0_reg_140      |   2|   0|    2|          0|
    |mpc_0_1_reg_163      |   2|   0|    2|          0|
    |or_ln25_reg_589      |   1|   0|    2|          1|
    |r_0_reg_105          |   2|   0|    2|          0|
    |r_reg_574            |   2|   0|    2|          0|
    |shl_ln26_reg_602     |   1|   0|    2|          1|
    |trunc_ln25_reg_579   |   1|   0|    1|          0|
    |zext_ln13_1_reg_566  |   2|   0|    5|          3|
    |zext_ln13_reg_560    |   2|   0|    6|          4|
    |zext_ln25_reg_584    |   2|   0|    4|          2|
    +---------------------+----+----+-----+-----------+
    |Total                | 101|   0|  112|         11|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   max_pool_1   | return value |
|conv_1_out_address0      | out |    5|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_ce0           | out |    1|  ap_memory |   conv_1_out   |     array    |
|conv_1_out_q0            |  in |   32|  ap_memory |   conv_1_out   |     array    |
|max_pool_1_out_address0  | out |    3|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_ce0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_we0       | out |    1|  ap_memory | max_pool_1_out |     array    |
|max_pool_1_out_d0        | out |   32|  ap_memory | max_pool_1_out |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

