Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Jun  6 15:44:40 2024
| Host         : Lenovo-Jochem running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1           
TIMING-18  Warning           Missing input or output delay   10          
TIMING-20  Warning           Non-clocked latch               10          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (49)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11)
5. checking no_input_delay (2)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (49)
-------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/status_led/clk_divider_0/U0/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11)
-------------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.414        0.000                      0                 5522        0.011        0.000                      0                 5522        4.020        0.000                       0                  2797  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.414        0.000                      0                 5522        0.011        0.000                      0                 5522        4.020        0.000                       0                  2797  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    
(none)        clk_fpga_0    clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_fpga_0                  
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[67]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 0.671ns (9.471%)  route 6.414ns (90.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.652     2.946    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=434, routed)         2.975     6.439    design_1_i/decoder_5b4b_0/U0/counter_temp
    SLICE_X45Y103        LUT2 (Prop_lut2_I1_O)        0.153     6.592 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1/O
                         net (fo=241, routed)         3.439    10.031    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1_n_0
    SLICE_X28Y103        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[67]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.699    12.878    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X28Y103        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[67]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X28Y103        FDRE (Setup_fdre_C_CE)      -0.408    12.445    design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[67]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[72]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.085ns  (logic 0.671ns (9.471%)  route 6.414ns (90.529%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns = ( 12.878 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.652     2.946    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=434, routed)         2.975     6.439    design_1_i/decoder_5b4b_0/U0/counter_temp
    SLICE_X45Y103        LUT2 (Prop_lut2_I1_O)        0.153     6.592 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1/O
                         net (fo=241, routed)         3.439    10.031    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1_n_0
    SLICE_X28Y103        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[72]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.699    12.878    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X28Y103        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[72]/C
                         clock pessimism              0.129    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X28Y103        FDRE (Setup_fdre_C_CE)      -0.408    12.445    design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[72]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.429ns  (required time - arrival time)
  Source:                 design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.987ns  (logic 1.998ns (28.597%)  route 4.989ns (71.403%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.641ns = ( 12.641 - 10.000 ) 
    Source Clock Delay      (SCD):    2.937ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.643     2.937    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X49Y84         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y84         FDRE (Prop_fdre_C_Q)         0.456     3.393 r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[52]/Q
                         net (fo=6, routed)           1.083     4.476    design_1_i/communicatie_protoco_0/U0/p_2_in
    SLICE_X48Y95         LUT4 (Prop_lut4_I3_O)        0.124     4.600 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_96/O
                         net (fo=1, routed)           0.633     5.233    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_96_n_0
    SLICE_X48Y95         LUT4 (Prop_lut4_I3_O)        0.150     5.383 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_42/O
                         net (fo=3, routed)           0.975     6.358    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_42_n_0
    SLICE_X51Y94         LUT6 (Prop_lut6_I2_O)        0.326     6.684 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_10/O
                         net (fo=1, routed)           0.772     7.457    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_10_n_0
    SLICE_X46Y95         LUT5 (Prop_lut5_I1_O)        0.124     7.581 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_4/O
                         net (fo=1, routed)           0.000     7.581    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[5]_i_4_n_0
    SLICE_X46Y95         CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.492     8.073 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[5]_i_2/CO[1]
                         net (fo=2, routed)           0.953     9.026    design_1_i/communicatie_protoco_0/U0/NS1
    SLICE_X51Y87         LUT2 (Prop_lut2_I1_O)        0.326     9.352 r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[4]_i_1/O
                         net (fo=1, routed)           0.572     9.924    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS[4]_i_1_n_0
    SLICE_X51Y87         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.462    12.641    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X51Y87         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]/C
                         clock pessimism              0.129    12.770    
                         clock uncertainty           -0.154    12.616    
    SLICE_X51Y87         FDRE (Setup_fdre_C_D)       -0.263    12.353    design_1_i/communicatie_protoco_0/U0/FSM_onehot_PS_reg[4]
  -------------------------------------------------------------------
                         required time                         12.353    
                         arrival time                          -9.924    
  -------------------------------------------------------------------
                         slack                                  2.429    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 0.671ns (9.622%)  route 6.303ns (90.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.652     2.946    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=434, routed)         2.975     6.439    design_1_i/decoder_5b4b_0/U0/counter_temp
    SLICE_X45Y103        LUT2 (Prop_lut2_I1_O)        0.153     6.592 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1/O
                         net (fo=241, routed)         3.328     9.920    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1_n_0
    SLICE_X32Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.480    12.659    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[14]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y97         FDRE (Setup_fdre_C_CE)      -0.372    12.362    design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[14]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 0.671ns (9.622%)  route 6.303ns (90.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.652     2.946    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=434, routed)         2.975     6.439    design_1_i/decoder_5b4b_0/U0/counter_temp
    SLICE_X45Y103        LUT2 (Prop_lut2_I1_O)        0.153     6.592 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1/O
                         net (fo=241, routed)         3.328     9.920    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1_n_0
    SLICE_X32Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.480    12.659    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[19]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y97         FDRE (Setup_fdre_C_CE)      -0.372    12.362    design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 0.671ns (9.622%)  route 6.303ns (90.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.652     2.946    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=434, routed)         2.975     6.439    design_1_i/decoder_5b4b_0/U0/counter_temp
    SLICE_X45Y103        LUT2 (Prop_lut2_I1_O)        0.153     6.592 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1/O
                         net (fo=241, routed)         3.328     9.920    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1_n_0
    SLICE_X32Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.480    12.659    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[4]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y97         FDRE (Setup_fdre_C_CE)      -0.372    12.362    design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[4]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.442ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.974ns  (logic 0.671ns (9.622%)  route 6.303ns (90.378%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.652     2.946    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=434, routed)         2.975     6.439    design_1_i/decoder_5b4b_0/U0/counter_temp
    SLICE_X45Y103        LUT2 (Prop_lut2_I1_O)        0.153     6.592 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1/O
                         net (fo=241, routed)         3.328     9.920    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1_n_0
    SLICE_X32Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.480    12.659    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X32Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[9]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X32Y97         FDRE (Setup_fdre_C_CE)      -0.372    12.362    design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[9]
  -------------------------------------------------------------------
                         required time                         12.362    
                         arrival time                          -9.920    
  -------------------------------------------------------------------
                         slack                                  2.442    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 0.671ns (9.890%)  route 6.114ns (90.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.652     2.946    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=434, routed)         2.975     6.439    design_1_i/decoder_5b4b_0/U0/counter_temp
    SLICE_X45Y103        LUT2 (Prop_lut2_I1_O)        0.153     6.592 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1/O
                         net (fo=241, routed)         3.139     9.731    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.480    12.659    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X33Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[0]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y97         FDRE (Setup_fdre_C_CE)      -0.408    12.326    design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[0]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 0.671ns (9.890%)  route 6.114ns (90.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.652     2.946    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=434, routed)         2.975     6.439    design_1_i/decoder_5b4b_0/U0/counter_temp
    SLICE_X45Y103        LUT2 (Prop_lut2_I1_O)        0.153     6.592 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1/O
                         net (fo=241, routed)         3.139     9.731    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.480    12.659    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X33Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[10]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y97         FDRE (Setup_fdre_C_CE)      -0.408    12.326    design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  2.595    

Slack (MET) :             2.595ns  (required time - arrival time)
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 0.671ns (9.890%)  route 6.114ns (90.110%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.652     2.946    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=434, routed)         2.975     6.439    design_1_i/decoder_5b4b_0/U0/counter_temp
    SLICE_X45Y103        LUT2 (Prop_lut2_I1_O)        0.153     6.592 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1/O
                         net (fo=241, routed)         3.139     9.731    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1_n_0
    SLICE_X33Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.480    12.659    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X33Y97         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[15]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X33Y97         FDRE (Setup_fdre_C_CE)      -0.408    12.326    design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         12.326    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                  2.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[86]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[86]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.148ns (48.724%)  route 0.156ns (51.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.550     0.886    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X50Y88         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[86]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[86]/Q
                         net (fo=1, routed)           0.156     1.189    design_1_i/communicatie_protoco_0/U0/data_in[86]
    SLICE_X49Y89         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[86]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.822     1.188    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X49Y89         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[86]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.025     1.178    design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[86]
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[92]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[92]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.148ns (48.284%)  route 0.159ns (51.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.551     0.887    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X50Y90         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[92]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[92]/Q
                         net (fo=1, routed)           0.159     1.193    design_1_i/communicatie_protoco_0/U0/data_in[92]
    SLICE_X49Y91         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[92]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.823     1.189    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X49Y91         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[92]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.022     1.176    design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[92]
  -------------------------------------------------------------------
                         required time                         -1.176    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.148ns (48.326%)  route 0.158ns (51.674%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.550     0.886    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X50Y88         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y88         FDRE (Prop_fdre_C_Q)         0.148     1.034 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[82]/Q
                         net (fo=1, routed)           0.158     1.192    design_1_i/communicatie_protoco_0/U0/data_in[82]
    SLICE_X49Y89         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.822     1.188    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X49Y89         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[82]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.018     1.171    design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[82]
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.697%)  route 0.214ns (60.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.177ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.550     0.886    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X47Y82         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y82         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[42]/Q
                         net (fo=1, routed)           0.214     1.241    design_1_i/communicatie_protoco_0/U0/data_in[42]
    SLICE_X53Y81         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.811     1.177    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X53Y81         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[42]/C
                         clock pessimism             -0.035     1.142    
    SLICE_X53Y81         FDRE (Hold_fdre_C_D)         0.075     1.217    design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.241    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[74]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[74]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.213%)  route 0.207ns (55.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.548     0.884    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X50Y86         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[74]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     1.048 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[74]/Q
                         net (fo=1, routed)           0.207     1.255    design_1_i/communicatie_protoco_0/U0/data_in[74]
    SLICE_X48Y87         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[74]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.820     1.186    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X48Y87         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[74]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X48Y87         FDRE (Hold_fdre_C_D)         0.076     1.227    design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[74]
  -------------------------------------------------------------------
                         required time                         -1.227    
                         arrival time                           1.255    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[88]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.164ns (44.214%)  route 0.207ns (55.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.551     0.887    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X50Y90         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.164     1.051 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[88]/Q
                         net (fo=1, routed)           0.207     1.258    design_1_i/communicatie_protoco_0/U0/data_in[88]
    SLICE_X49Y91         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[88]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.823     1.189    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X49Y91         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[88]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.072     1.226    design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[88]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.258    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[121]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.606%)  route 0.170ns (53.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.551     0.887    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X50Y92         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[121]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.148     1.035 r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[121]/Q
                         net (fo=2, routed)           0.170     1.204    design_1_i/decoder_5b4b_0/U0/Data_out_buffer[121]
    SLICE_X49Y92         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.823     1.189    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X49Y92         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[121]/C
                         clock pessimism             -0.035     1.154    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.018     1.172    design_1_i/decoder_5b4b_0/U0/Data_out_reg[121]
  -------------------------------------------------------------------
                         required time                         -1.172    
                         arrival time                           1.204    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.838%)  route 0.222ns (61.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.176ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.547     0.883    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X48Y80         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y80         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/decoder_5b4b_0/U0/Data_out_reg[27]/Q
                         net (fo=1, routed)           0.222     1.246    design_1_i/communicatie_protoco_0/U0/data_in[27]
    SLICE_X52Y80         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.810     1.176    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X52Y80         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[27]/C
                         clock pessimism             -0.035     1.141    
    SLICE_X52Y80         FDRE (Hold_fdre_C_D)         0.072     1.213    design_1_i/communicatie_protoco_0/U0/buffer_data_intput_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.073%)  route 0.173ns (53.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.548     0.884    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X50Y85         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.148     1.032 r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[66]/Q
                         net (fo=2, routed)           0.173     1.205    design_1_i/decoder_5b4b_0/U0/Data_out_buffer[66]
    SLICE_X48Y85         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.819     1.185    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X48Y85         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[62]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.017     1.167    design_1_i/decoder_5b4b_0/U0/Data_out_buffer_reg[62]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[110]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.520%)  route 0.162ns (46.480%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.639     0.975    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X41Y101        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[110]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[110]/Q
                         net (fo=1, routed)           0.162     1.278    design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg_n_0_[110]
    SLICE_X42Y99         LUT4 (Prop_lut4_I3_O)        0.045     1.323 r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer[105]_i_1/O
                         net (fo=1, routed)           0.000     1.323    design_1_i/decoder_5b4b_0/U0/Data_in_buffer[105]_i_1_n_0
    SLICE_X42Y99         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.825     1.191    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X42Y99         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[105]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X42Y99         FDRE (Hold_fdre_C_D)         0.121     1.277    design_1_i/decoder_5b4b_0/U0/Data_in_buffer_reg[105]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y86    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y92    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[100]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y95    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[101]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y93    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[102]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y93    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[103]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y97    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[104]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y95    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[105]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X40Y95    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[106]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y95    design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[107]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/connection_embedded/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.487ns  (logic 1.533ns (27.932%)  route 3.954ns (72.068%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           3.954     5.487    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X40Y98         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.480     2.659    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X40Y98         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.575ns  (logic 0.124ns (7.873%)  route 1.451ns (92.127%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.451     1.451    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y94         LUT1 (Prop_lut1_I0_O)        0.124     1.575 r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.575    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y94         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.479     2.658    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y94         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.614ns  (logic 0.045ns (7.329%)  route 0.569ns (92.671%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.569     0.569    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X32Y94         LUT1 (Prop_lut1_I0_O)        0.045     0.614 r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.614    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X32Y94         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.825     1.191    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X32Y94         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.167ns  (logic 0.300ns (13.839%)  route 1.867ns (86.161%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           1.867     2.167    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X40Y98         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.825     1.191    design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X40Y98         FDRE                                         r  design_1_i/connection_embedded/proc_sys_reset_0/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.144ns  (logic 2.180ns (52.600%)  route 1.964ns (47.400%))
  Logic Levels:           11  (CARRY4=10 LUT3=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.650     2.944    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y92         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y92         FDRE (Prop_fdre_C_Q)         0.518     3.462 f  design_1_i/Karakter_FIFO_0/U0/dataBuffer_reg[20]/Q
                         net (fo=3, routed)           1.527     4.989    design_1_i/Karakter_FIFO_0/U0/dataBuffer[20]
    SLICE_X45Y88         LUT3 (Prop_lut3_I0_O)        0.124     5.113 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_47/O
                         net (fo=1, routed)           0.000     5.113    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_47_n_0
    SLICE_X45Y88         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     5.511 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_40/CO[3]
                         net (fo=1, routed)           0.000     5.511    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_40_n_0
    SLICE_X45Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.625 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_35/CO[3]
                         net (fo=1, routed)           0.000     5.625    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_35_n_0
    SLICE_X45Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.739 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000     5.739    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_30_n_0
    SLICE_X45Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.853 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_25/CO[3]
                         net (fo=1, routed)           0.000     5.853    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_25_n_0
    SLICE_X45Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.967 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.967    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_20_n_0
    SLICE_X45Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.081 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_15/CO[3]
                         net (fo=1, routed)           0.000     6.081    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_15_n_0
    SLICE_X45Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.195 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.195    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_10_n_0
    SLICE_X45Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.309 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000     6.309    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_5_n_0
    SLICE_X45Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.423 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.423    design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0_i_1_n_0
    SLICE_X45Y97         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.651 r  design_1_i/Karakter_FIFO_0/U0/dataAvailable_INST_0/CO[2]
                         net (fo=1, routed)           0.438     7.088    design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X41Y96         FDRE                                         r  design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.479     2.658    design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X41Y96         FDRE                                         r  design_1_i/connection_embedded/rsa_communicatie/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.144ns  (logic 0.518ns (45.268%)  route 0.626ns (54.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.649     2.943    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[27]/Q
                         net (fo=1, routed)           0.626     4.087    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[27]
    SLICE_X41Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.476     2.655    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[27].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.098ns  (logic 0.518ns (47.169%)  route 0.580ns (52.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.649     2.943    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.518     3.461 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[26]/Q
                         net (fo=1, routed)           0.580     4.041    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[26]
    SLICE_X37Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.477     2.656    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X37Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[26].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.089ns  (logic 0.456ns (41.871%)  route 0.633ns (58.129%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.649     2.943    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[23]/Q
                         net (fo=1, routed)           0.633     4.032    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[23]
    SLICE_X38Y92         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.478     2.657    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X38Y92         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[23].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.081ns  (logic 0.456ns (42.185%)  route 0.625ns (57.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.649     2.943    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[20]/Q
                         net (fo=1, routed)           0.625     4.024    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[20]
    SLICE_X40Y92         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.478     2.657    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y92         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[20].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.071ns  (logic 0.456ns (42.565%)  route 0.615ns (57.435%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.649     2.943    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X41Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[29]/Q
                         net (fo=1, routed)           0.615     4.014    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[29]
    SLICE_X40Y89         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.477     2.656    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y89         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[29].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.070ns  (logic 0.456ns (42.612%)  route 0.614ns (57.388%))
  Logic Levels:           0  
  Clock Path Skew:        -0.287ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.649     2.943    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X45Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y89         FDRE (Prop_fdre_C_Q)         0.456     3.399 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[14]/Q
                         net (fo=1, routed)           0.614     4.013    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[14]
    SLICE_X39Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.477     2.656    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[14].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.069ns  (logic 0.456ns (42.651%)  route 0.613ns (57.349%))
  Logic Levels:           0  
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.647     2.941    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X44Y87         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[11]/Q
                         net (fo=1, routed)           0.613     4.010    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[11]
    SLICE_X36Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.476     2.655    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[11].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.058ns  (logic 0.478ns (45.166%)  route 0.580ns (54.834%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns
    Source Clock Delay      (SCD):    2.943ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.649     2.943    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.478     3.421 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[31]/Q
                         net (fo=1, routed)           0.580     4.001    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[31]
    SLICE_X40Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.476     2.655    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y88         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[31].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.056ns  (logic 0.456ns (43.169%)  route 0.600ns (56.831%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.941ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.647     2.941    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X44Y87         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y87         FDRE (Prop_fdre_C_Q)         0.456     3.397 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[15]/Q
                         net (fo=1, routed)           0.600     3.997    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[15]
    SLICE_X40Y89         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.477     2.656    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y89         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.236ns  (logic 0.141ns (59.702%)  route 0.095ns (40.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.552     0.888    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[2]/Q
                         net (fo=1, routed)           0.095     1.124    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[2]
    SLICE_X41Y86         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.819     1.185    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y86         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.128ns (50.995%)  route 0.123ns (49.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.555     0.891    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[28]/Q
                         net (fo=1, routed)           0.123     1.142    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[28]
    SLICE_X40Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.823     1.189    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[28].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.783%)  route 0.116ns (45.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.552     0.888    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X44Y86         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[1]/Q
                         net (fo=1, routed)           0.116     1.145    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[1]
    SLICE_X42Y86         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.819     1.185    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y86         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.690%)  route 0.122ns (46.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.555     0.891    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X44Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[22]/Q
                         net (fo=1, routed)           0.122     1.153    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[22]
    SLICE_X40Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.823     1.189    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[22].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.087%)  route 0.116ns (43.913%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.554     0.890    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X42Y89         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y89         FDRE (Prop_fdre_C_Q)         0.148     1.038 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[30]/Q
                         net (fo=1, routed)           0.116     1.153    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[30]
    SLICE_X39Y89         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.822     1.188    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X39Y89         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[30].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.445%)  route 0.150ns (51.555%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.552     0.888    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[6]/Q
                         net (fo=1, routed)           0.150     1.179    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[6]
    SLICE_X41Y87         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.820     1.186    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y87         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[6].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.370%)  route 0.157ns (52.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.552     0.888    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X43Y86         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[0]/Q
                         net (fo=1, routed)           0.157     1.185    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[0]
    SLICE_X40Y84         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.818     1.184    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X40Y84         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.062%)  route 0.159ns (52.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.552     0.888    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X44Y86         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y86         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[5]/Q
                         net (fo=1, routed)           0.159     1.187    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[5]
    SLICE_X41Y87         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.820     1.186    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X41Y87         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.228%)  route 0.158ns (52.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.555     0.891    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X41Y90         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[24]/Q
                         net (fo=1, routed)           0.158     1.189    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[24]
    SLICE_X36Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.823     1.189    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X36Y90         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/Karakter_FIFO_0/U0/karakter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.749%)  route 0.167ns (54.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.554     0.890    design_1_i/Karakter_FIFO_0/U0/clk
    SLICE_X45Y88         FDRE                                         r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Karakter_FIFO_0/U0/karakter_reg[3]/Q
                         net (fo=1, routed)           0.167     1.198    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/gpio_io_i[3]
    SLICE_X42Y86         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.819     1.185    design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X42Y86         FDRE                                         r  design_1_i/connection_embedded/rsa_versleuteld_karakter_RnM/U0/gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            digitaal_status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.076ns  (logic 4.155ns (45.779%)  route 4.921ns (54.220%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE                         0.000     0.000 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/Q
                         net (fo=2, routed)           0.510     0.966    design_1_i/status_led/rgb_led_controller_0/U0/blink_active
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.124     1.090 r  design_1_i/status_led/rgb_led_controller_0/U0/rgb_out[0]_INST_0/O
                         net (fo=1, routed)           4.411     5.501    digitaal_status_led_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         3.575     9.076 r  digitaal_status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.076    digitaal_status_led[0]
    N15                                                               r  digitaal_status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.135ns  (logic 0.917ns (29.247%)  route 2.218ns (70.753%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
    SLICE_X28Y109        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/Q
                         net (fo=3, routed)           1.567     2.334    design_1_i/decoder_5b4b_0/U0/Data_rdy
    SLICE_X35Y97         LUT3 (Prop_lut3_I1_O)        0.150     2.484 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]_i_1/O
                         net (fo=1, routed)           0.652     3.135    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]_i_1_n_0
    SLICE_X36Y100        LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.458ns  (logic 0.891ns (36.252%)  route 1.567ns (63.748%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
    SLICE_X28Y109        LDCE (EnToQ_ldce_G_Q)        0.767     0.767 f  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/Q
                         net (fo=3, routed)           1.567     2.334    design_1_i/decoder_5b4b_0/U0/Data_rdy
    SLICE_X35Y97         LUT4 (Prop_lut4_I2_O)        0.124     2.458 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.458    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1_n_0
    SLICE_X35Y97         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.116ns  (logic 0.606ns (54.321%)  route 0.510ns (45.679%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE                         0.000     0.000 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/Q
                         net (fo=2, routed)           0.510     0.966    design_1_i/status_led/rgb_led_controller_0/U0/blink_active
    SLICE_X44Y85         LUT1 (Prop_lut1_I0_O)        0.150     1.116 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_i_1/O
                         net (fo=1, routed)           0.000     1.116    design_1_i/status_led/rgb_led_controller_0/U0/p_0_in
    SLICE_X44Y85         FDRE                                         r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE                         0.000     0.000 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/Q
                         net (fo=2, routed)           0.173     0.314    design_1_i/status_led/rgb_led_controller_0/U0/blink_active
    SLICE_X44Y85         LUT1 (Prop_lut1_I0_O)        0.042     0.356 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_i_1/O
                         net (fo=1, routed)           0.000     0.356    design_1_i/status_led/rgb_led_controller_0/U0/p_0_in
    SLICE_X44Y85         FDRE                                         r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.916ns  (logic 0.270ns (29.483%)  route 0.646ns (70.517%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
    SLICE_X28Y109        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 f  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/Q
                         net (fo=3, routed)           0.646     0.871    design_1_i/decoder_5b4b_0/U0/Data_rdy
    SLICE_X35Y97         LUT4 (Prop_lut4_I2_O)        0.045     0.916 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.916    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1_n_0
    SLICE_X35Y97         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.138ns  (logic 0.267ns (23.455%)  route 0.871ns (76.545%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/G
    SLICE_X28Y109        LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/Q
                         net (fo=3, routed)           0.646     0.871    design_1_i/decoder_5b4b_0/U0/Data_rdy
    SLICE_X35Y97         LUT3 (Prop_lut3_I1_O)        0.042     0.913 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]_i_1/O
                         net (fo=1, routed)           0.226     1.138    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]_i_1_n_0
    SLICE_X36Y100        LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            digitaal_status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.294ns  (logic 1.461ns (44.359%)  route 1.833ns (55.641%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDRE                         0.000     0.000 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/C
    SLICE_X44Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/status_led/rgb_led_controller_0/U0/blink_active_reg/Q
                         net (fo=2, routed)           0.173     0.314    design_1_i/status_led/rgb_led_controller_0/U0/blink_active
    SLICE_X44Y85         LUT2 (Prop_lut2_I1_O)        0.045     0.359 r  design_1_i/status_led/rgb_led_controller_0/U0/rgb_out[0]_INST_0/O
                         net (fo=1, routed)           1.660     2.019    digitaal_status_led_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         1.275     3.294 r  digitaal_status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.294    digitaal_status_led[0]
    N15                                                               r  digitaal_status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digitaal_status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.937ns  (logic 4.279ns (39.123%)  route 6.658ns (60.877%))
  Logic Levels:           3  (LUT2=2 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.635     2.929    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X51Y87         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.456     3.385 r  design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/Q
                         net (fo=3, routed)           1.320     4.705    design_1_i/status_led/util_vector_logic_0/Op1[0]
    SLICE_X53Y87         LUT2 (Prop_lut2_I0_O)        0.124     4.829 f  design_1_i/status_led/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2, routed)           0.926     5.756    design_1_i/status_led/rgb_led_controller_0/U0/blink
    SLICE_X44Y85         LUT2 (Prop_lut2_I0_O)        0.124     5.880 r  design_1_i/status_led/rgb_led_controller_0/U0/rgb_out[0]_INST_0/O
                         net (fo=1, routed)           4.411    10.291    digitaal_status_led_OBUF[0]
    N15                  OBUF (Prop_obuf_I_O)         3.575    13.866 r  digitaal_status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.866    digitaal_status_led[0]
    N15                                                               r  digitaal_status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digitaal_status_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.718ns  (logic 4.093ns (42.114%)  route 5.626ns (57.886%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.635     2.929    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X51Y87         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.456     3.385 f  design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/Q
                         net (fo=3, routed)           1.320     4.705    design_1_i/status_led/util_vector_logic_0/Op1[0]
    SLICE_X53Y87         LUT2 (Prop_lut2_I0_O)        0.124     4.829 r  design_1_i/status_led/util_vector_logic_0/Res[0]_INST_0/O
                         net (fo=2, routed)           4.305     9.135    digitaal_status_led_OBUF[1]
    G17                  OBUF (Prop_obuf_I_O)         3.513    12.647 r  digitaal_status_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.647    digitaal_status_led[1]
    G17                                                               r  digitaal_status_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_status_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.497ns  (logic 4.018ns (42.312%)  route 5.478ns (57.688%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.647     2.941    design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y85         FDRE                                         r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           5.478     8.937    embedded_status_led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.438 r  embedded_status_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.438    embedded_status_led[2]
    G14                                                               r  embedded_status_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_status_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.374ns  (logic 4.101ns (48.971%)  route 4.273ns (51.029%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.647     2.941    design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y85         FDRE                                         r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]/Q
                         net (fo=3, routed)           4.273     7.732    embedded_status_led_OBUF[0]
    M15                  OBUF (Prop_obuf_I_O)         3.583    11.315 r  embedded_status_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.315    embedded_status_led[0]
    M15                                                               r  embedded_status_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            embedded_status_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.300ns  (logic 4.113ns (49.557%)  route 4.187ns (50.443%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.647     2.941    design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/s_axi_aclk
    SLICE_X38Y85         FDRE                                         r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y85         FDRE (Prop_fdre_C_Q)         0.518     3.459 r  design_1_i/connection_embedded/status_led_RnM/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=3, routed)           4.187     7.646    embedded_status_led_OBUF[1]
    L14                  OBUF (Prop_obuf_I_O)         3.595    11.241 r  embedded_status_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.241    embedded_status_led[1]
    L14                                                               r  embedded_status_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.615ns  (logic 4.013ns (52.706%)  route 3.601ns (47.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.635     2.929    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X53Y87         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y87         FDRE (Prop_fdre_C_Q)         0.456     3.385 r  design_1_i/communicatie_protoco_0/U0/crc_d_fail_reg/Q
                         net (fo=3, routed)           3.601     6.986    LED_1_OBUF
    P14                  OBUF (Prop_obuf_I_O)         3.557    10.544 r  LED_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.544    LED_1
    P14                                                               r  LED_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.581ns  (logic 3.986ns (52.578%)  route 3.595ns (47.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.635     2.929    design_1_i/communicatie_protoco_0/U0/clk
    SLICE_X51Y87         FDRE                                         r  design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y87         FDRE (Prop_fdre_C_Q)         0.456     3.385 r  design_1_i/communicatie_protoco_0/U0/crc_h_fail_reg/Q
                         net (fo=3, routed)           3.595     6.980    LED_0_OBUF
    R14                  OBUF (Prop_obuf_I_O)         3.530    10.510 r  LED_0_OBUF_inst/O
                         net (fo=0)                   0.000    10.510    LED_0
    R14                                                               r  LED_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.995ns  (logic 0.671ns (9.593%)  route 6.324ns (90.407%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.652     2.946    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.518     3.464 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/Q
                         net (fo=434, routed)         2.975     6.439    design_1_i/decoder_5b4b_0/U0/counter_temp
    SLICE_X45Y103        LUT2 (Prop_lut2_I1_O)        0.153     6.592 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1/O
                         net (fo=241, routed)         3.349     9.941    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1_n_0
    SLICE_X30Y99         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/counter_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.747ns  (logic 0.730ns (26.576%)  route 2.017ns (73.424%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.652     2.946    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X35Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.456     3.402 f  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[3]/Q
                         net (fo=4, routed)           0.879     4.281    design_1_i/decoder_5b4b_0/U0/counter_temp_reg[3]
    SLICE_X35Y96         LUT4 (Prop_lut4_I3_O)        0.124     4.405 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_3/O
                         net (fo=2, routed)           0.433     4.838    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_3_n_0
    SLICE_X35Y96         LUT4 (Prop_lut4_I0_O)        0.150     4.988 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_1/O
                         net (fo=1, routed)           0.705     5.693    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_1_n_0
    SLICE_X35Y97         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/counter_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.677ns  (logic 0.704ns (26.300%)  route 1.973ns (73.700%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.652     2.946    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X35Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.456     3.402 r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[3]/Q
                         net (fo=4, routed)           0.879     4.281    design_1_i/decoder_5b4b_0/U0/counter_temp_reg[3]
    SLICE_X35Y96         LUT4 (Prop_lut4_I3_O)        0.124     4.405 f  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_3/O
                         net (fo=2, routed)           0.433     4.838    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_3_n_0
    SLICE_X35Y96         LUT4 (Prop_lut4_I1_O)        0.124     4.962 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]_i_1/O
                         net (fo=1, routed)           0.661     5.623    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]_i_1_n_0
    SLICE_X35Y97         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.148ns (39.727%)  route 0.225ns (60.273%))
  Logic Levels:           0  
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.559     0.895    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDRE (Prop_fdre_C_Q)         0.148     1.043 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[2]/Q
                         net (fo=7, routed)           0.225     1.267    design_1_i/decoder_5b4b_0/U0/Data_in_temp_0
    SLICE_X35Y97         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.209ns (42.652%)  route 0.281ns (57.348%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.556     0.892    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y96         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/Q
                         net (fo=201, routed)         0.281     1.337    design_1_i/decoder_5b4b_0/U0/counter_temp0
    SLICE_X35Y97         LUT4 (Prop_lut4_I3_O)        0.045     1.382 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.382    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]_i_1_n_0
    SLICE_X35Y97         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.186ns (45.055%)  route 0.227ns (54.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.657     0.993    design_1_i/module_demodulator/demodulator_0/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.227     1.361    design_1_i/module_demodulator/demodulator_0/U0/state[1]
    SLICE_X31Y109        LUT3 (Prop_lut3_I2_O)        0.045     1.406 r  design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg_i_1/O
                         net (fo=1, routed)           0.000     1.406    design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg_i_1_n_0
    SLICE_X31Y109        LDCE                                         r  design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.441ns  (logic 0.186ns (42.188%)  route 0.255ns (57.812%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.657     0.993    design_1_i/module_demodulator/demodulator_0/U0/clk
    SLICE_X29Y109        FDRE                                         r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y109        FDRE (Prop_fdre_C_Q)         0.141     1.134 f  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[0]/Q
                         net (fo=19, routed)          0.133     1.267    design_1_i/module_demodulator/demodulator_0/U0/state[0]
    SLICE_X28Y109        LUT2 (Prop_lut2_I0_O)        0.045     1.312 r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg_i_1/O
                         net (fo=1, routed)           0.122     1.434    design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg_i_1_n_0
    SLICE_X28Y109        LDCE                                         r  design_1_i/module_demodulator/demodulator_0/U0/output_ready_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.190ns (35.424%)  route 0.346ns (64.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.657     0.993    design_1_i/module_demodulator/demodulator_0/U0/clk
    SLICE_X31Y108        FDRE                                         r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 f  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[1]/Q
                         net (fo=19, routed)          0.227     1.361    design_1_i/module_demodulator/demodulator_0/U0/state[1]
    SLICE_X31Y109        LUT3 (Prop_lut3_I0_O)        0.049     1.410 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg_i_1/O
                         net (fo=1, routed)           0.120     1.529    design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg_i_1_n_0
    SLICE_X31Y109        LDCE                                         r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.189ns (33.688%)  route 0.372ns (66.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.657     0.993    design_1_i/module_demodulator/demodulator_0/U0/clk
    SLICE_X29Y108        FDRE                                         r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141     1.134 r  design_1_i/module_demodulator/demodulator_0/U0/FSM_sequential_state_reg[2]/Q
                         net (fo=17, routed)          0.210     1.344    design_1_i/module_demodulator/demodulator_0/U0/state[2]
    SLICE_X28Y109        LUT3 (Prop_lut3_I2_O)        0.048     1.392 r  design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg_i_1/O
                         net (fo=1, routed)           0.162     1.554    design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg_i_1_n_0
    SLICE_X31Y109        LDCE                                         r  design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/counter_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.702ns  (logic 0.186ns (26.504%)  route 0.516ns (73.496%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.558     0.894    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X35Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[5]/Q
                         net (fo=3, routed)           0.290     1.325    design_1_i/decoder_5b4b_0/U0/counter_temp_reg[5]
    SLICE_X35Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.370 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]_i_1/O
                         net (fo=1, routed)           0.225     1.595    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]_i_1_n_0
    SLICE_X35Y97         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/counter_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.721ns  (logic 0.185ns (25.666%)  route 0.536ns (74.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.558     0.894    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X35Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y96         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  design_1_i/decoder_5b4b_0/U0/counter_temp_reg[5]/Q
                         net (fo=3, routed)           0.290     1.325    design_1_i/decoder_5b4b_0/U0/counter_temp_reg[5]
    SLICE_X35Y96         LUT4 (Prop_lut4_I2_O)        0.044     1.369 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_1/O
                         net (fo=1, routed)           0.245     1.614    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]_i_1_n_0
    SLICE_X35Y97         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/data_rdy_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.734ns  (logic 0.225ns (30.671%)  route 0.509ns (69.329%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.559     0.895    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X33Y98         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/data_rdy_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.128     1.023 f  design_1_i/decoder_5b4b_0/U0/data_rdy_r_reg/Q
                         net (fo=2, routed)           0.283     1.306    design_1_i/decoder_5b4b_0/U0/data_rdy_r
    SLICE_X35Y97         LUT3 (Prop_lut3_I2_O)        0.097     1.403 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]_i_1/O
                         net (fo=1, routed)           0.226     1.628    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]_i_1_n_0
    SLICE_X36Y100        LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.549ns  (logic 0.184ns (7.220%)  route 2.365ns (92.780%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.639     0.975    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X37Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/Q
                         net (fo=431, routed)         0.885     2.001    design_1_i/decoder_5b4b_0/U0/Data_out0
    SLICE_X45Y103        LUT2 (Prop_lut2_I0_O)        0.043     2.044 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1/O
                         net (fo=241, routed)         1.480     3.524    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]_i_1_n_0
    SLICE_X30Y99         LDCE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            74 Endpoints
Min Delay            74 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 signal_i
                            (input port)
  Destination:            design_1_i/module_demodulator/io_buffer_0/U0/signal_o_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.061ns  (logic 1.511ns (24.931%)  route 4.550ns (75.069%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.878ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.878ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  signal_i (IN)
                         net (fo=0)                   0.000     0.000    signal_i
    V17                  IBUF (Prop_ibuf_I_O)         1.511     1.511 r  signal_i_IBUF_inst/O
                         net (fo=1, routed)           4.550     6.061    design_1_i/module_demodulator/io_buffer_0/U0/signal_i
    SLICE_X31Y106        FDRE                                         r  design_1_i/module_demodulator/io_buffer_0/U0/signal_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.699     2.878    design_1_i/module_demodulator/io_buffer_0/U0/clk
    SLICE_X31Y106        FDRE                                         r  design_1_i/module_demodulator/io_buffer_0/U0/signal_o_reg/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.890ns  (logic 1.034ns (26.578%)  route 2.856ns (73.422%))
  Logic Levels:           3  (LDCE=1 LUT2=1 LUT3=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/G
    SLICE_X31Y109        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/module_demodulator/demodulator_0/U0/data_o_save_reg/Q
                         net (fo=2, routed)           1.289     2.050    design_1_i/module_demodulator/fifo_buffer_0/U0/write_en
    SLICE_X42Y108        LUT2 (Prop_lut2_I0_O)        0.124     2.174 r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state[2]_i_2/O
                         net (fo=1, routed)           1.177     3.351    design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state[2]_i_2_n_0
    SLICE_X40Y103        LUT3 (Prop_lut3_I2_O)        0.149     3.500 r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.391     3.890    design_1_i/module_demodulator/fifo_buffer_0/U0/next_state[0]
    SLICE_X40Y103        FDRE                                         r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.653     2.832    design_1_i/module_demodulator/fifo_buffer_0/U0/clk
    SLICE_X40Y103        FDRE                                         r  design_1_i/module_demodulator/fifo_buffer_0/U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.287ns  (logic 0.761ns (33.274%)  route 1.526ns (66.726%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X31Y109        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          1.526     2.287    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X32Y111        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.650     2.829    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X32Y111        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[17]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.287ns  (logic 0.761ns (33.274%)  route 1.526ns (66.726%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X31Y109        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          1.526     2.287    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X32Y111        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.650     2.829    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X32Y111        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[18]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.287ns  (logic 0.761ns (33.274%)  route 1.526ns (66.726%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X31Y109        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          1.526     2.287    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X32Y111        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.650     2.829    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X32Y111        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[19]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.287ns  (logic 0.761ns (33.274%)  route 1.526ns (66.726%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X31Y109        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          1.526     2.287    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X32Y111        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.650     2.829    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X32Y111        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.272ns  (logic 0.761ns (33.495%)  route 1.511ns (66.505%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X31Y109        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          1.511     2.272    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X34Y113        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.649     2.828    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X34Y113        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[28]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.272ns  (logic 0.761ns (33.495%)  route 1.511ns (66.505%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X31Y109        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          1.511     2.272    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X34Y113        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.649     2.828    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X34Y113        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[30]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.272ns  (logic 0.761ns (33.495%)  route 1.511ns (66.505%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X31Y109        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          1.511     2.272    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X34Y113        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.649     2.828    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X34Y113        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[31]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.271ns  (logic 0.761ns (33.516%)  route 1.510ns (66.484%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X31Y109        LDCE (EnToQ_ldce_G_Q)        0.761     0.761 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          1.510     2.271    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X32Y113        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        1.648     2.827    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X32Y113        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.158ns (48.499%)  route 0.168ns (51.501%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         LDCE                         0.000     0.000 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/G
    SLICE_X35Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[4]/Q
                         net (fo=1, routed)           0.168     0.326    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg_n_0_[4]
    SLICE_X36Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.824     1.190    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.158ns (47.386%)  route 0.175ns (52.614%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         LDCE                         0.000     0.000 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[3]/G
    SLICE_X35Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[3]/Q
                         net (fo=1, routed)           0.175     0.333    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg_n_0_[3]
    SLICE_X33Y98         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.826     1.192    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X33Y98         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[3]/C

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.380ns  (logic 0.158ns (41.528%)  route 0.222ns (58.472%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         LDCE                         0.000     0.000 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/G
    SLICE_X35Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[5]/Q
                         net (fo=1, routed)           0.222     0.380    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg_n_0_[5]
    SLICE_X36Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.824     1.190    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X36Y96         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[5]/C

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.390ns  (logic 0.158ns (40.556%)  route 0.232ns (59.444%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         LDCE                         0.000     0.000 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/G
    SLICE_X35Y97         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[0]/Q
                         net (fo=1, routed)           0.232     0.390    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg_n_0_[0]
    SLICE_X32Y98         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.826     1.192    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.178ns (44.058%)  route 0.226ns (55.942%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y100        LDCE                         0.000     0.000 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/G
    SLICE_X36Y100        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[1]/Q
                         net (fo=1, routed)           0.226     0.404    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg_n_0_[1]
    SLICE_X37Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.911     1.277    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X37Y100        FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.178ns (42.238%)  route 0.243ns (57.762%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         LDCE                         0.000     0.000 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]/G
    SLICE_X30Y99         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg[2]/Q
                         net (fo=1, routed)           0.243     0.421    design_1_i/decoder_5b4b_0/U0/FSM_onehot_NS_reg_n_0_[2]
    SLICE_X32Y98         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.826     1.192    design_1_i/decoder_5b4b_0/U0/clk
    SLICE_X32Y98         FDRE                                         r  design_1_i/decoder_5b4b_0/U0/FSM_onehot_PS_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.220ns (46.396%)  route 0.254ns (53.604%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/G
    SLICE_X31Y109        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/Q
                         net (fo=32, routed)          0.254     0.474    design_1_i/module_demodulator/resetting_timer_0/U0/enable
    SLICE_X32Y109        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.910     1.276    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X32Y109        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.474ns  (logic 0.220ns (46.396%)  route 0.254ns (53.604%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/G
    SLICE_X31Y109        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/module_demodulator/demodulator_0/U0/timer_enable_o_reg/Q
                         net (fo=32, routed)          0.254     0.474    design_1_i/module_demodulator/resetting_timer_0/U0/enable
    SLICE_X32Y109        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.910     1.276    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X32Y109        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[7]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.220ns (44.247%)  route 0.277ns (55.753%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X31Y109        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          0.277     0.497    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X32Y109        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.910     1.276    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X32Y109        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.220ns (44.247%)  route 0.277ns (55.753%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y109        LDCE                         0.000     0.000 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/G
    SLICE_X31Y109        LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  design_1_i/module_demodulator/demodulator_0/U0/timer_reset_o_reg/Q
                         net (fo=32, routed)          0.277     0.497    design_1_i/module_demodulator/resetting_timer_0/U0/reset
    SLICE_X32Y109        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/connection_embedded/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/connection_embedded/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/connection_embedded/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2797, routed)        0.910     1.276    design_1_i/module_demodulator/resetting_timer_0/U0/clk
    SLICE_X32Y109        FDRE                                         r  design_1_i/module_demodulator/resetting_timer_0/U0/counter_reg[7]/C





