
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _293_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  1.000000    1.000000 v input external delay
     2    0.008519    0.020987    0.005925    1.005925 v rst (in)
                                                         rst (net)
                      0.020987    0.000000    1.005925 v fanout80/A (sg13g2_buf_4)
     8    0.032021    0.037807    0.085030    1.090955 v fanout80/X (sg13g2_buf_4)
                                                         net80 (net)
                      0.037807    0.000170    1.091125 v _129_/A (sg13g2_inv_1)
     1    0.005515    0.034175    0.039429    1.130554 ^ _129_/Y (sg13g2_inv_1)
                                                         _000_ (net)
                      0.034175    0.000008    1.130562 ^ _293_/RESET_B (sg13g2_dfrbpq_1)
                                              1.130562   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     9    0.039933    0.054010    0.032699    5.032699 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    5.032699 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.250000    4.782699   clock uncertainty
                                  0.000000    4.782699   clock reconvergence pessimism
                                 -0.119589    4.663110   library recovery time
                                              4.663110   data required time
---------------------------------------------------------------------------------------------
                                              4.663110   data required time
                                             -1.130562   data arrival time
---------------------------------------------------------------------------------------------
                                              3.532548   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     9    0.039933    0.054010    0.032705    0.032705 ^ clk (in)
                                                         clk (net)
                      0.054015    0.000000    0.032705 ^ _294_/CLK (sg13g2_dfrbpq_1)
     2    0.007407    0.041752    0.192108    0.224813 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.041752    0.000004    0.224817 ^ fanout77/A (sg13g2_buf_4)
     8    0.040444    0.055514    0.115523    0.340340 ^ fanout77/X (sg13g2_buf_4)
                                                         net77 (net)
                      0.055514    0.000140    0.340480 ^ fanout76/A (sg13g2_buf_4)
     8    0.039319    0.054846    0.121963    0.462443 ^ fanout76/X (sg13g2_buf_4)
                                                         net76 (net)
                      0.054848    0.000410    0.462852 ^ _140_/A (sg13g2_nor2_2)
     5    0.018218    0.045652    0.061945    0.524797 v _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.045652    0.000008    0.524805 v _224_/B (sg13g2_nand2_1)
     2    0.006223    0.043528    0.051692    0.576497 ^ _224_/Y (sg13g2_nand2_1)
                                                         _049_ (net)
                      0.043528    0.000014    0.576512 ^ _243_/C (sg13g2_nand3_1)
     2    0.007121    0.086654    0.102846    0.679358 v _243_/Y (sg13g2_nand3_1)
                                                         _068_ (net)
                      0.086654    0.000018    0.679376 v _247_/A2 (sg13g2_o21ai_1)
     1    0.003317    0.078910    0.101039    0.780414 ^ _247_/Y (sg13g2_o21ai_1)
                                                         _072_ (net)
                      0.078910    0.000004    0.780418 ^ _248_/C (sg13g2_nor3_1)
     1    0.003638    0.038422    0.049956    0.830374 v _248_/Y (sg13g2_nor3_1)
                                                         _073_ (net)
                      0.038422    0.000008    0.830382 v _255_/B (sg13g2_nor4_1)
     1    0.003156    0.117716    0.143058    0.973440 ^ _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.117716    0.000000    0.973441 ^ _256_/B2 (sg13g2_a22oi_1)
     1    0.012062    0.104413    0.121212    1.094653 v _256_/Y (sg13g2_a22oi_1)
                                                         sine_out[0] (net)
                      0.104413    0.000195    1.094847 v sine_out[0] (out)
                                              1.094847   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.250000    4.750000   clock uncertainty
                                  0.000000    4.750000   clock reconvergence pessimism
                                 -1.000000    3.750000   output external delay
                                              3.750000   data required time
---------------------------------------------------------------------------------------------
                                              3.750000   data required time
                                             -1.094847   data arrival time
---------------------------------------------------------------------------------------------
                                              2.655153   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
clk                                       8      9        (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 0 unannotated drivers.
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_typ_1p20V_25C: 0
max fanout violation count 1
Writing metric design__max_fanout_violation__count__corner:nom_typ_1p20V_25C: 1
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_typ_1p20V_25C: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
