
*** Running vivado
    with args -log design_1_matrix_processor_ctrl_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_matrix_processor_ctrl_0_2.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_matrix_processor_ctrl_0_2.tcl -notrace
Command: synth_design -top design_1_matrix_processor_ctrl_0_2 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4192 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 447.602 ; gain = 93.914
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_matrix_processor_ctrl_0_2' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_matrix_processor_ctrl_0_2/synth/design_1_matrix_processor_ctrl_0_2.v:58]
INFO: [Synth 8-6157] synthesizing module 'matrix_processor_ctrl' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:1]
	Parameter ope_Wai bound to: 0 - type: integer 
	Parameter ope_Mul bound to: 1 - type: integer 
	Parameter ope_Add bound to: 2 - type: integer 
	Parameter ope_Min bound to: 3 - type: integer 
	Parameter ope_Tra bound to: 4 - type: integer 
	Parameter ope_Det bound to: 5 - type: integer 
	Parameter s_wai bound to: 0 - type: integer 
	Parameter s_rea bound to: 1 - type: integer 
	Parameter s_wri bound to: 2 - type: integer 
	Parameter s_ope bound to: 3 - type: integer 
	Parameter s_fin bound to: 4 - type: integer 
	Parameter cmd_read bound to: 1 - type: integer 
	Parameter cmd_write bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'bram_control' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/bram_control_2.0/bram_control.v:1]
INFO: [Synth 8-6155] done synthesizing module 'bram_control' (1#1) [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/bram_control_2.0/bram_control.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:158]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:174]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:235]
WARNING: [Synth 8-3848] Net data_to_A in module/entity matrix_processor_ctrl does not have driver. [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:31]
WARNING: [Synth 8-3848] Net data_to_B in module/entity matrix_processor_ctrl does not have driver. [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:39]
INFO: [Synth 8-6155] done synthesizing module 'matrix_processor_ctrl' (2#1) [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'design_1_matrix_processor_ctrl_0_2' (3#1) [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ip/design_1_matrix_processor_ctrl_0_2/synth/design_1_matrix_processor_ctrl_0_2.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 502.520 ; gain = 148.832
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[31] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[30] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[29] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[28] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[27] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[26] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[25] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[24] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[23] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[22] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[21] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[20] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[19] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[18] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[17] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[16] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[15] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[14] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[13] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[12] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[11] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[10] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[9] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[8] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[7] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[6] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[5] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[4] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[3] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[2] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[1] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramA:data_in[0] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:53]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[31] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[30] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[29] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[28] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[27] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[26] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[25] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[24] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[23] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[22] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[21] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[20] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[19] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[18] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[17] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[16] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[15] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[14] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[13] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[12] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[11] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[10] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[9] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[8] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[7] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[6] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[5] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[4] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[3] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[2] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[1] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
WARNING: [Synth 8-3295] tying undriven pin bramB:data_in[0] to constant 0 [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:72]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 502.520 ; gain = 148.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 502.520 ; gain = 148.832
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/constrs_1/imports/bram_control_2.0/bram_control_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/constrs_1/imports/bram_control_2.0/bram_control_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.154 . Memory (MB): peak = 859.250 ; gain = 1.133
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 859.250 ; gain = 505.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 859.250 ; gain = 505.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 859.250 ; gain = 505.563
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "mem_byte_we" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_A" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_A" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "index" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_valid_A" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_valid_A" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "address_C" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cmd_valid_C" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_nstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_nstate" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'ope_nstate_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:208]
WARNING: [Synth 8-327] inferring latch for variable 's_nstate_reg' [c:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.srcs/sources_1/bd/design_1/ipshared/a231/matrix_processor_ctrl.v:209]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 859.250 ; gain = 505.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bram_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
Module matrix_processor_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ope_nstate_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cmdC_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\cmdC_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\cmdB_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cmdB_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\cmdA_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\cmdA_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[6]' (FDE) to 'inst/address_A_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[7]' (FDE) to 'inst/address_A_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[8]' (FDE) to 'inst/address_A_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[9]' (FDE) to 'inst/address_A_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[10]' (FDE) to 'inst/address_A_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[11]' (FDE) to 'inst/address_A_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[12]' (FDE) to 'inst/address_A_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[13]' (FDE) to 'inst/address_A_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[14]' (FDE) to 'inst/address_A_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[15]' (FDE) to 'inst/address_A_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[16]' (FDE) to 'inst/address_A_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[17]' (FDE) to 'inst/address_A_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[18]' (FDE) to 'inst/address_A_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[19]' (FDE) to 'inst/address_A_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[20]' (FDE) to 'inst/address_A_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[21]' (FDE) to 'inst/address_A_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[22]' (FDE) to 'inst/address_A_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[23]' (FDE) to 'inst/address_A_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[24]' (FDE) to 'inst/address_A_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[25]' (FDE) to 'inst/address_A_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[26]' (FDE) to 'inst/address_A_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[27]' (FDE) to 'inst/address_A_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[28]' (FDE) to 'inst/address_A_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[29]' (FDE) to 'inst/address_A_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/address_A_reg[30]' (FDE) to 'inst/address_A_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\address_A_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\ope_cstate_reg[3] )
WARNING: [Synth 8-3332] Sequential element (ope_nstate_reg[3]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (ope_cstate_reg[3]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (address_A_reg[31]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (cmdA_reg[1]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (cmdA_reg[0]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (cmdB_reg[1]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (cmdB_reg[0]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (cmdC_reg[1]) is unused and will be removed from module matrix_processor_ctrl.
WARNING: [Synth 8-3332] Sequential element (cmdC_reg[0]) is unused and will be removed from module matrix_processor_ctrl.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 859.250 ; gain = 505.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 859.250 ; gain = 505.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 877.242 ; gain = 523.555
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 878.387 ; gain = 524.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[28] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[27] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[26] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[25] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[24] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[23] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[22] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[21] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[20] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[19] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[18] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[17] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[16] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[15] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[14] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[13] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[12] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[11] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[10] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[9] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[8] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[7] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[6] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[5] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[4] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[3] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[2] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[1] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramA:data_in[0] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramB:data_in[31] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramB:data_in[30] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramB:data_in[29] to constant 0
INFO: [Synth 8-3295] tying undriven pin bramB:data_in[28] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 878.387 ; gain = 524.699
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 878.387 ; gain = 524.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 878.387 ; gain = 524.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 878.387 ; gain = 524.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 878.387 ; gain = 524.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 878.387 ; gain = 524.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    10|
|2     |LUT1   |     6|
|3     |LUT2   |    51|
|4     |LUT3   |    99|
|5     |LUT4   |    12|
|6     |LUT5   |     7|
|7     |LUT6   |    20|
|8     |FDCE   |    12|
|9     |FDRE   |    71|
|10    |LD     |     6|
+------+-------+------+

Report Instance Areas: 
+------+----------+----------------------+------+
|      |Instance  |Module                |Cells |
+------+----------+----------------------+------+
|1     |top       |                      |   294|
|2     |  inst    |matrix_processor_ctrl |   294|
|3     |    bramA |bram_control__1       |    43|
|4     |    bramB |bram_control__2       |    43|
|5     |    bramC |bram_control          |    43|
+------+----------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 878.387 ; gain = 524.699
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 878.387 ; gain = 167.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 878.387 ; gain = 524.699
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 16 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  LD => LDCE: 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 77 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 880.699 ; gain = 538.484
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/ricky/Desktop/Xilinx-designtool/project/Lab6/Lab6.runs/design_1_matrix_processor_ctrl_0_2_synth_1/design_1_matrix_processor_ctrl_0_2.dcp' has been generated.
