

Implementation tool: Xilinx Vivado v.2018.3
Project:             device
Solution:            device
Device target:       xcvu9p-fsgd2104-3-e
Report date:         Wed Feb 05 14:21:25 PST 2020

#=== Post-Implementation Resource usage ===
CLB:           1237
LUT:           3441
FF:            2967
DSP:              0
BRAM:           983
SRL:             57
#=== Final timing ===
CP required:    3.300
CP achieved post-synthesis:    2.871
CP achieved post-implementation:    4.230
Timing not met
