$date
	Fri Jul  7 21:51:44 2023
$end
$version
	GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
$end
$timescale
	1ns
$end
$scope module DCacheWraper $end
$scope module DCache $end
$var wire 2 & io_coreReq_bits_setIdx[1:0] $end
$var wire 7 2 io_memReq_bits_a_source[6:0] $end
$var wire 3 3 io_memReq_bits_a_opcode[2:0] $end
$var wire 32 / io_memRsp_bits_d_data_0[31:0] $end
$var wire 1 1 io_memReq_ready $end
$var wire 1 . io_memRsp_ready $end
$scope module MshrAccess $end
$var wire 2 < io_probeOut_st1_probeStatus[1:0] $end
$upscope $end
$var wire 26 % io_coreReq_bits_tag[25:0] $end
$var wire 3 ' io_coreReq_bits_opcode[2:0] $end
$var wire 1 9 memRsp_st1_valid $end
$scope module MshrAccess $end
$var wire 1 = io_missReq_valid $end
$upscope $end
$var wire 1 * io_coreRsp_ready $end
$var wire 1 " clock $end
$scope module MshrAccess $end
$var wire 3 : mshrStatus_st1[2:0] $end
$upscope $end
$var wire 4 ( io_coreReq_bits_param[3:0] $end
$scope module MshrAccess $end
$var wire 1 7 subentry_valid_3_0 $end
$var wire 1 > io_probe_valid $end
$upscope $end
$var wire 1 0 io_memReq_valid $end
$var wire 1 - io_memRsp_valid $end
$var wire 1 + io_coreRsp_bits_isWrite $end
$var wire 1 $ io_coreReq_ready $end
$scope module MshrAccess $end
$var wire 1 4 subentry_valid_0_0 $end
$upscope $end
$var wire 3 , io_coreRsp_bits_instrId[2:0] $end
$var wire 1 ) io_coreRsp_valid $end
$scope module MshrAccess $end
$var wire 1 8 io_missRspIn_valid $end
$var wire 1 6 subentry_valid_2_0 $end
$upscope $end
$var wire 1 ; mshrProbeAvail $end
$var wire 1 # io_coreReq_valid $end
$scope module MshrAccess $end
$var wire 1 5 subentry_valid_1_0 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
04
b0 '
b0 /
b0 &
b0 2
0>
b0 %
07
0=
01
00
0-
1$
09
0+
05
0"
1.
b0 ,
b0 3
08
0*
0)
0#
b0 <
06
1;
b0 :
$end
#1
1"
#6
0"
11
1*
#11
1"
#16
0"
#21
1"
#26
0"
#31
1"
#36
0"
#41
1"
#46
0"
#51
1"
#56
0"
#61
1"
#66
0"
1>
b1 &
b1 %
1#
#71
1"
1=
#76
0"
b10 &
#81
1"
14
b10001 2
10
b100 3
#86
0"
b11 &
#91
1"
b10110 2
15
#96
0"
b0 &
b10 %
#101
1"
0>
0$
b11011 2
0;
16
b1 <
#106
0"
b1 &
#111
0=
17
1"
b1 :
b11100 2
#116
0"
#121
1"
b0 3
b0 2
00
#126
0"
#131
1"
b10100 /
1-
#136
0"
#141
1"
b11000 /
18
#146
0"
#151
1"
b0 <
19
04
b11100 /
b0 :
1;
#156
0"
#161
1"
05
b100000 /
1)
#166
0"
#171
1"
0-
b0 /
06
#176
0"
#181
1"
08
07
#186
0"
#191
1"
09
1>
1$
#196
0"
#201
1"
1=
0)
#206
0"
0#
0>
#211
1"
10
0=
b10001 2
b100 3
14
#216
0"
#221
1"
00
b0 3
b0 2
#226
0"
#231
1"
#236
0"
#241
1"
#246
0"
#251
1"
#256
0"
#261
1"
1-
b100100 /
#266
0"
#271
1"
b0 /
18
0-
#276
0"
#281
1"
0$
04
19
08
#286
0"
#291
1"
1$
1)
09
#296
0"
#301
1"
0)
#306
0"
#311
1"
#316
0"
#321
1"
#326
0"
#331
1"
#336
0"
#341
1"
#346
0"
#351
1"
#356
