_svd: ../svd/stm32g070.svd

_clear_fields: "*"

_modify:
  name: STM32G070

  # Remove TIM3 and rename TIM2 to TIM3. Because TIM3 was derive from TIM2
  TIM2:
    name: TIM3
    baseAddress: "0x40000400"

  SYSCFG_VREFBUF:
    name: SYSCFG

_delete:
  - TIM3
  - LPTIM1
  - LPTIM2
  - COMP
  - DAC
  - LPUART
  - UCPD1
  - UCPD2
  - HDMI_CEC

_derive:
  TIM7: TIM6
  USART3: USART1

ADC:
  _strip: ADC_
  _modify:
    _interrupts:
      ADC_COMP:
        name: ADC
        description: ADC Interrupt
    CHSELR_0:
      name: CHSELR0
    CHSELR_1:
      name: CHSELR1
      alternateRegister: CHSELR0
  _include:
    - fields/adc/c0_g0_wl.yaml
    - collect/adc/c0_g0_wl.yaml

CRC: {}

DBG: {}

DMA1:
  _strip: DMA_
  _include:
    - fields/dma/v1.yaml
    - collect/dma/v1.yaml

DMAMUX:
  _strip: DMAMUX_
  _include:
    - patches/dma/dmamux_split.yaml
    - fields/dma/dmamux_v1.yaml
    - collect/dma/dmamux.yaml

EXTI:
  _include:
    - patches/exti/exti_rename.yaml
    - fields/exti/exti_g0.yaml
  _delete:
    - VERR
    - IPIDR
    - SIDR

FLASH:
  _include:
    - patches/flash/g0.yaml

GPIO[AB]:
  _include:
    - fields/gpio/gpio_g0_l0.yaml
    - collect/gpio/v2.yaml

GPIO[A]:
  _include: collect/gpio/gpioa_afr.yaml
GPIO[B]:
  _include: collect/gpio/v2_derive.yaml

I2C1:
  _include:
    - patches/i2c/g0.yaml
    - fields/i2c/v2.yaml

IWDG:
  _modify:
    "KR,PR,RLR,SR,WINR":
      size: 16
  _include: fields/iwdg/iwdg_with_WINR.yaml

PWR: {}

RCC:
  _include:
    - patches/rcc/g0x0_delete.yaml
    - patches/rcc/g0.yaml
    - fields/rcc/rcc_g0.yaml

RTC:
  _strip: RTC_
  _include:
    - patches/rtc/alarm.yaml
    - fields/rtc/v3/common.yaml
    - collect/rtc/alarm.yaml

SPI1:
  _include:
    - patches/spi/dr8.yaml
    - patches/spi/g0_rename_registers.yaml
    - fields/spi/spi_v2.yaml
  _modify:
    "CR1,CR2,SR,DR,CRCPR,RXCRCR,TXCRCR,I2SCFGR,I2SPR":
      size: 16

SYSCFG:
  _include: fields/syscfg/syscfg_g0_usart4.yaml
  _delete:
    - VREFBUF_CSR
    - VREFBUF_CCR

TAMP:
  _strip: TAMP_
  _include:
    - collect/rtc/tamp_bkpr.yaml

TIM1:
  _include:
    - patches/tim/g0_tim1_ts.yaml
    - patches/tim/v2/g0_tim1_ccmr_input.yaml
    - patches/tim/v2/oc5m_bit3.yaml
    - patches/tim/dmab_32.yaml
    - fields/tim/v2/tim1.yaml
    - collect/tim/ccr.yaml
  _modify:
    _interrupts:
      TIM1_BRK_UP_TRG_COMP:
        name: TIM1_BRK_UP_TRG_COM
        description: TIM1 break, update, trigger and commutation interrupts

# After changing the name, remove TIM2 interrupt from TIM3 block (it already has the TIM3 interrupt)
TIM3:
  _delete:
    _interrupts:
      - TIM2
  _include:
    - patches/tim/ts.yaml
    - patches/tim/tim_ch_16bit_l.yaml
    - fields/tim/v2/tim3.yaml
    - collect/tim/ccr.yaml

TIM6:
  _include:
    - fields/tim/v2/tim6.yaml
  _modify:
    _interrupts:
      TIM6_DAC_LPTIM1:
        name: TIM6
        description: TIM6 global interrupt
  _add:
    _interrupts:
      TIM7:
        description: TIM7 global interrupt
        value: 18

TIM7:
  _delete:
    _interrupts: "*"

TIM14:
  _include:
    - patches/tim/icpsc.yaml
    - fields/tim/v2/tim13.yaml
    - collect/tim/ccr.yaml

TIM15:
  _include:
    - patches/tim/sms.yaml
    - patches/tim/ts.yaml
    - patches/tim/v2/oc1m.yaml
    - patches/tim/v2/oc2m.yaml
    - fields/tim/v2/tim15.yaml
    - collect/tim/ccr.yaml

TIM16:
  _include:
    - fields/tim/v2/tim16.yaml
    - collect/tim/ccr.yaml
  CCMR1_Output:
    _modify:
      OC1M_2:
        name: OC1M_3

USART1:
  _add:
    _interrupts:
      USART3_USART4:
        description: USART3 + USART4 interrupt
        value: 29
  _include:
    - patches/usart/g0.yaml
    - fields/usart/v4/B.yaml

USART3:
  _delete:
    _interrupts: "*"

WWDG:
  _modify:
    "CR,CFR,SR":
      size: 16
  _include: fields/wwdg/wwdg_v2.yaml

_include:
  - patches/nvic/2_prio_bits.yaml
  - patches/dma/g0_dma1_7ch_only.yaml
  - patches/tim/group.yaml
