// Seed: 1296614718
module module_0 (
    input supply1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    output supply1 id_3,
    input wand id_4
    , id_14,
    output tri id_5,
    input wor id_6,
    output wor id_7
    , id_15,
    input wire id_8,
    input wand id_9,
    output tri id_10,
    input uwire id_11,
    output uwire id_12
);
  assign id_10 = 1;
  supply1 id_16;
  wire id_17;
  assign id_7 = 1'b0;
  wire id_18;
  wire id_19;
  assign id_12 = (id_16);
endmodule
module module_1 (
    output wand id_0
    , id_7,
    input uwire id_1,
    output supply1 id_2,
    input tri0 id_3,
    input tri0 id_4,
    input supply0 id_5
);
  module_0(
      id_3, id_2, id_5, id_2, id_5, id_0, id_1, id_0, id_5, id_5, id_0, id_4, id_2
  );
endmodule
