Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Mar 20 22:49:48 2019
| Host         : LAPTOP-P6DBKN0G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Voice_Scope_TOP_control_sets_placed.rpt
| Design       : Voice_Scope_TOP
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    28 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      6 |            1 |
|    16+ |           27 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             128 |           30 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              82 |           11 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+--------------------------------------------+----------------------------+------------------+----------------+
|        Clock Signal       |                Enable Signal               |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+---------------------------+--------------------------------------------+----------------------------+------------------+----------------+
|  CLK_IBUF_BUFG            |                                            |                            |                2 |              6 |
|  CLK_IBUF_BUFG            |                                            | c0/counter[11]_i_1_n_0     |                3 |             22 |
|  d3/VGA_CLK_108M/clk_out1 | d3/VGA_CONTROL/eqOp2_in                    | d3/VGA_CONTROL/v_cntr_reg0 |                3 |             24 |
| ~vc1/J_MIC3_Pin4_OBUF     |                                            |                            |                6 |             24 |
|  CLK_IBUF_BUFG            |                                            | J_MIC3_Pin1_OBUF_BUFG      |                3 |             24 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_0_63_0_2_i_4_n_0      |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_192_255_0_2_i_1_n_0   |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_1152_1215_0_2_i_1_n_0 |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_1024_1087_0_2_i_1_n_0 |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_128_191_0_2_i_1_n_0   |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_1088_1151_0_2_i_1_n_0 |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_1216_1279_0_2_i_1_n_0 |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_384_447_0_2_i_1_n_0   |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_320_383_0_2_i_1_n_0   |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_256_319_0_2_i_1_n_0   |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_512_575_0_2_i_1_n_0   |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_576_639_0_2_i_1_n_0   |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_448_511_0_2_i_1_n_0   |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_896_959_0_2_i_1_n_0   |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_64_127_0_2_i_1_n_0    |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_704_767_0_2_i_1_n_0   |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_768_831_0_2_i_1_n_0   |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_640_703_0_2_i_1_n_0   |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_832_895_0_2_i_1_n_0   |                            |                4 |             28 |
|  J_MIC3_Pin1_OBUF_BUFG    | d1/Sample_Memory_reg_960_1023_0_2_i_1_n_0  |                            |                4 |             28 |
|  d3/VGA_CLK_108M/clk_out1 |                                            |                            |                8 |             32 |
|  d3/VGA_CLK_108M/clk_out1 |                                            | d3/VGA_CONTROL/eqOp2_in    |                5 |             36 |
|  J_MIC3_Pin1_OBUF_BUFG    |                                            |                            |               14 |             66 |
+---------------------------+--------------------------------------------+----------------------------+------------------+----------------+


