;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	MOV 0, 332
	CMP #48, -33
	CMP 0, 332
	ADD @1, 0
	SUB @121, 106
	SUB <0, @2
	ADD 210, 30
	SUB 21, 101
	SUB @127, 106
	CMP 210, 32
	SLT <-30, 0
	DJN 300, 90
	SUB 10, 223
	ADD <308, @90
	DJN 0, <2
	CMP #48, -33
	SUB 41, 107
	CMP @127, 106
	ADD 210, 32
	SPL 0, #758
	SUB 1, 22
	ADD <0, @2
	ADD <0, @2
	SUB 21, 101
	ADD 210, 32
	SUB 21, 101
	SUB @127, 506
	ADD <308, @90
	JMN <127, 106
	SUB @127, 106
	SUB @127, 106
	SPL 480, <-331
	ADD <308, @90
	SLT <0, @2
	ADD <0, @2
	JMP -7, @-20
	JMP -7, @-20
	SUB @127, 106
	SUB #48, -33
	CMP @127, 106
	DJN 300, 90
	SPL 0, <332
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
