
stmDemoDemo.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a110  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c4  0800a2b0  0800a2b0  0001a2b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a374  0800a374  000200d0  2**0
                  CONTENTS
  4 .ARM          00000008  0800a374  0800a374  0001a374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a37c  0800a37c  000200d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a37c  0800a37c  0001a37c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a380  0800a380  0001a380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d0  20000000  0800a384  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b44  200000d0  0800a454  000200d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000c14  0800a454  00020c14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000200d0  2**0
                  CONTENTS, READONLY
 12 .comment      00000093  00000000  00000000  00020100  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001acd2  00000000  00000000  00020193  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004037  00000000  00000000  0003ae65  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a08  00000000  00000000  0003eea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001416  00000000  00000000  000408a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a13a  00000000  00000000  00041cbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f167  00000000  00000000  0005bdf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009b7ea  00000000  00000000  0007af5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00007568  00000000  00000000  0011674c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  0011dcb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000d0 	.word	0x200000d0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a298 	.word	0x0800a298

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000d4 	.word	0x200000d4
 80001dc:	0800a298 	.word	0x0800a298

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_dmul>:
 8000280:	b570      	push	{r4, r5, r6, lr}
 8000282:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000286:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800028a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800028e:	bf1d      	ittte	ne
 8000290:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000294:	ea94 0f0c 	teqne	r4, ip
 8000298:	ea95 0f0c 	teqne	r5, ip
 800029c:	f000 f8de 	bleq	800045c <__aeabi_dmul+0x1dc>
 80002a0:	442c      	add	r4, r5
 80002a2:	ea81 0603 	eor.w	r6, r1, r3
 80002a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002b2:	bf18      	it	ne
 80002b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002bc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002c0:	d038      	beq.n	8000334 <__aeabi_dmul+0xb4>
 80002c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002c6:	f04f 0500 	mov.w	r5, #0
 80002ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002ce:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002d6:	f04f 0600 	mov.w	r6, #0
 80002da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002de:	f09c 0f00 	teq	ip, #0
 80002e2:	bf18      	it	ne
 80002e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002e8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002ec:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80002f0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80002f4:	d204      	bcs.n	8000300 <__aeabi_dmul+0x80>
 80002f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002fa:	416d      	adcs	r5, r5
 80002fc:	eb46 0606 	adc.w	r6, r6, r6
 8000300:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000304:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000308:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800030c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000310:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000314:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000318:	bf88      	it	hi
 800031a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800031e:	d81e      	bhi.n	800035e <__aeabi_dmul+0xde>
 8000320:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	bd70      	pop	{r4, r5, r6, pc}
 8000334:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000338:	ea46 0101 	orr.w	r1, r6, r1
 800033c:	ea40 0002 	orr.w	r0, r0, r2
 8000340:	ea81 0103 	eor.w	r1, r1, r3
 8000344:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000348:	bfc2      	ittt	gt
 800034a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800034e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000352:	bd70      	popgt	{r4, r5, r6, pc}
 8000354:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000358:	f04f 0e00 	mov.w	lr, #0
 800035c:	3c01      	subs	r4, #1
 800035e:	f300 80ab 	bgt.w	80004b8 <__aeabi_dmul+0x238>
 8000362:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000366:	bfde      	ittt	le
 8000368:	2000      	movle	r0, #0
 800036a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800036e:	bd70      	pople	{r4, r5, r6, pc}
 8000370:	f1c4 0400 	rsb	r4, r4, #0
 8000374:	3c20      	subs	r4, #32
 8000376:	da35      	bge.n	80003e4 <__aeabi_dmul+0x164>
 8000378:	340c      	adds	r4, #12
 800037a:	dc1b      	bgt.n	80003b4 <__aeabi_dmul+0x134>
 800037c:	f104 0414 	add.w	r4, r4, #20
 8000380:	f1c4 0520 	rsb	r5, r4, #32
 8000384:	fa00 f305 	lsl.w	r3, r0, r5
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea40 0002 	orr.w	r0, r0, r2
 8000394:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000398:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800039c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003a0:	fa21 f604 	lsr.w	r6, r1, r4
 80003a4:	eb42 0106 	adc.w	r1, r2, r6
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f1c4 040c 	rsb	r4, r4, #12
 80003b8:	f1c4 0520 	rsb	r5, r4, #32
 80003bc:	fa00 f304 	lsl.w	r3, r0, r4
 80003c0:	fa20 f005 	lsr.w	r0, r0, r5
 80003c4:	fa01 f204 	lsl.w	r2, r1, r4
 80003c8:	ea40 0002 	orr.w	r0, r0, r2
 80003cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003d4:	f141 0100 	adc.w	r1, r1, #0
 80003d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003dc:	bf08      	it	eq
 80003de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003e2:	bd70      	pop	{r4, r5, r6, pc}
 80003e4:	f1c4 0520 	rsb	r5, r4, #32
 80003e8:	fa00 f205 	lsl.w	r2, r0, r5
 80003ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80003f0:	fa20 f304 	lsr.w	r3, r0, r4
 80003f4:	fa01 f205 	lsl.w	r2, r1, r5
 80003f8:	ea43 0302 	orr.w	r3, r3, r2
 80003fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	fa21 f204 	lsr.w	r2, r1, r4
 8000408:	ea20 0002 	bic.w	r0, r0, r2
 800040c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000410:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000414:	bf08      	it	eq
 8000416:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800041a:	bd70      	pop	{r4, r5, r6, pc}
 800041c:	f094 0f00 	teq	r4, #0
 8000420:	d10f      	bne.n	8000442 <__aeabi_dmul+0x1c2>
 8000422:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000426:	0040      	lsls	r0, r0, #1
 8000428:	eb41 0101 	adc.w	r1, r1, r1
 800042c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000430:	bf08      	it	eq
 8000432:	3c01      	subeq	r4, #1
 8000434:	d0f7      	beq.n	8000426 <__aeabi_dmul+0x1a6>
 8000436:	ea41 0106 	orr.w	r1, r1, r6
 800043a:	f095 0f00 	teq	r5, #0
 800043e:	bf18      	it	ne
 8000440:	4770      	bxne	lr
 8000442:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000446:	0052      	lsls	r2, r2, #1
 8000448:	eb43 0303 	adc.w	r3, r3, r3
 800044c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000450:	bf08      	it	eq
 8000452:	3d01      	subeq	r5, #1
 8000454:	d0f7      	beq.n	8000446 <__aeabi_dmul+0x1c6>
 8000456:	ea43 0306 	orr.w	r3, r3, r6
 800045a:	4770      	bx	lr
 800045c:	ea94 0f0c 	teq	r4, ip
 8000460:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000464:	bf18      	it	ne
 8000466:	ea95 0f0c 	teqne	r5, ip
 800046a:	d00c      	beq.n	8000486 <__aeabi_dmul+0x206>
 800046c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000470:	bf18      	it	ne
 8000472:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000476:	d1d1      	bne.n	800041c <__aeabi_dmul+0x19c>
 8000478:	ea81 0103 	eor.w	r1, r1, r3
 800047c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000480:	f04f 0000 	mov.w	r0, #0
 8000484:	bd70      	pop	{r4, r5, r6, pc}
 8000486:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800048a:	bf06      	itte	eq
 800048c:	4610      	moveq	r0, r2
 800048e:	4619      	moveq	r1, r3
 8000490:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000494:	d019      	beq.n	80004ca <__aeabi_dmul+0x24a>
 8000496:	ea94 0f0c 	teq	r4, ip
 800049a:	d102      	bne.n	80004a2 <__aeabi_dmul+0x222>
 800049c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004a0:	d113      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004a2:	ea95 0f0c 	teq	r5, ip
 80004a6:	d105      	bne.n	80004b4 <__aeabi_dmul+0x234>
 80004a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004ac:	bf1c      	itt	ne
 80004ae:	4610      	movne	r0, r2
 80004b0:	4619      	movne	r1, r3
 80004b2:	d10a      	bne.n	80004ca <__aeabi_dmul+0x24a>
 80004b4:	ea81 0103 	eor.w	r1, r1, r3
 80004b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004bc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd70      	pop	{r4, r5, r6, pc}
 80004ca:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004ce:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004d2:	bd70      	pop	{r4, r5, r6, pc}

080004d4 <__aeabi_drsub>:
 80004d4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004d8:	e002      	b.n	80004e0 <__adddf3>
 80004da:	bf00      	nop

080004dc <__aeabi_dsub>:
 80004dc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004e0 <__adddf3>:
 80004e0:	b530      	push	{r4, r5, lr}
 80004e2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004e6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004ea:	ea94 0f05 	teq	r4, r5
 80004ee:	bf08      	it	eq
 80004f0:	ea90 0f02 	teqeq	r0, r2
 80004f4:	bf1f      	itttt	ne
 80004f6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004fa:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004fe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000502:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000506:	f000 80e2 	beq.w	80006ce <__adddf3+0x1ee>
 800050a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800050e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000512:	bfb8      	it	lt
 8000514:	426d      	neglt	r5, r5
 8000516:	dd0c      	ble.n	8000532 <__adddf3+0x52>
 8000518:	442c      	add	r4, r5
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	ea82 0000 	eor.w	r0, r2, r0
 8000526:	ea83 0101 	eor.w	r1, r3, r1
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	2d36      	cmp	r5, #54	; 0x36
 8000534:	bf88      	it	hi
 8000536:	bd30      	pophi	{r4, r5, pc}
 8000538:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800053c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000540:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000544:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000548:	d002      	beq.n	8000550 <__adddf3+0x70>
 800054a:	4240      	negs	r0, r0
 800054c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000550:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000554:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000558:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800055c:	d002      	beq.n	8000564 <__adddf3+0x84>
 800055e:	4252      	negs	r2, r2
 8000560:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000564:	ea94 0f05 	teq	r4, r5
 8000568:	f000 80a7 	beq.w	80006ba <__adddf3+0x1da>
 800056c:	f1a4 0401 	sub.w	r4, r4, #1
 8000570:	f1d5 0e20 	rsbs	lr, r5, #32
 8000574:	db0d      	blt.n	8000592 <__adddf3+0xb2>
 8000576:	fa02 fc0e 	lsl.w	ip, r2, lr
 800057a:	fa22 f205 	lsr.w	r2, r2, r5
 800057e:	1880      	adds	r0, r0, r2
 8000580:	f141 0100 	adc.w	r1, r1, #0
 8000584:	fa03 f20e 	lsl.w	r2, r3, lr
 8000588:	1880      	adds	r0, r0, r2
 800058a:	fa43 f305 	asr.w	r3, r3, r5
 800058e:	4159      	adcs	r1, r3
 8000590:	e00e      	b.n	80005b0 <__adddf3+0xd0>
 8000592:	f1a5 0520 	sub.w	r5, r5, #32
 8000596:	f10e 0e20 	add.w	lr, lr, #32
 800059a:	2a01      	cmp	r2, #1
 800059c:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005a0:	bf28      	it	cs
 80005a2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005a6:	fa43 f305 	asr.w	r3, r3, r5
 80005aa:	18c0      	adds	r0, r0, r3
 80005ac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005b0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005b4:	d507      	bpl.n	80005c6 <__adddf3+0xe6>
 80005b6:	f04f 0e00 	mov.w	lr, #0
 80005ba:	f1dc 0c00 	rsbs	ip, ip, #0
 80005be:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005c2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005c6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005ca:	d31b      	bcc.n	8000604 <__adddf3+0x124>
 80005cc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005d0:	d30c      	bcc.n	80005ec <__adddf3+0x10c>
 80005d2:	0849      	lsrs	r1, r1, #1
 80005d4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005d8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005dc:	f104 0401 	add.w	r4, r4, #1
 80005e0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005e4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005e8:	f080 809a 	bcs.w	8000720 <__adddf3+0x240>
 80005ec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80005f0:	bf08      	it	eq
 80005f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005f6:	f150 0000 	adcs.w	r0, r0, #0
 80005fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005fe:	ea41 0105 	orr.w	r1, r1, r5
 8000602:	bd30      	pop	{r4, r5, pc}
 8000604:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000608:	4140      	adcs	r0, r0
 800060a:	eb41 0101 	adc.w	r1, r1, r1
 800060e:	3c01      	subs	r4, #1
 8000610:	bf28      	it	cs
 8000612:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000616:	d2e9      	bcs.n	80005ec <__adddf3+0x10c>
 8000618:	f091 0f00 	teq	r1, #0
 800061c:	bf04      	itt	eq
 800061e:	4601      	moveq	r1, r0
 8000620:	2000      	moveq	r0, #0
 8000622:	fab1 f381 	clz	r3, r1
 8000626:	bf08      	it	eq
 8000628:	3320      	addeq	r3, #32
 800062a:	f1a3 030b 	sub.w	r3, r3, #11
 800062e:	f1b3 0220 	subs.w	r2, r3, #32
 8000632:	da0c      	bge.n	800064e <__adddf3+0x16e>
 8000634:	320c      	adds	r2, #12
 8000636:	dd08      	ble.n	800064a <__adddf3+0x16a>
 8000638:	f102 0c14 	add.w	ip, r2, #20
 800063c:	f1c2 020c 	rsb	r2, r2, #12
 8000640:	fa01 f00c 	lsl.w	r0, r1, ip
 8000644:	fa21 f102 	lsr.w	r1, r1, r2
 8000648:	e00c      	b.n	8000664 <__adddf3+0x184>
 800064a:	f102 0214 	add.w	r2, r2, #20
 800064e:	bfd8      	it	le
 8000650:	f1c2 0c20 	rsble	ip, r2, #32
 8000654:	fa01 f102 	lsl.w	r1, r1, r2
 8000658:	fa20 fc0c 	lsr.w	ip, r0, ip
 800065c:	bfdc      	itt	le
 800065e:	ea41 010c 	orrle.w	r1, r1, ip
 8000662:	4090      	lslle	r0, r2
 8000664:	1ae4      	subs	r4, r4, r3
 8000666:	bfa2      	ittt	ge
 8000668:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800066c:	4329      	orrge	r1, r5
 800066e:	bd30      	popge	{r4, r5, pc}
 8000670:	ea6f 0404 	mvn.w	r4, r4
 8000674:	3c1f      	subs	r4, #31
 8000676:	da1c      	bge.n	80006b2 <__adddf3+0x1d2>
 8000678:	340c      	adds	r4, #12
 800067a:	dc0e      	bgt.n	800069a <__adddf3+0x1ba>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0220 	rsb	r2, r4, #32
 8000684:	fa20 f004 	lsr.w	r0, r0, r4
 8000688:	fa01 f302 	lsl.w	r3, r1, r2
 800068c:	ea40 0003 	orr.w	r0, r0, r3
 8000690:	fa21 f304 	lsr.w	r3, r1, r4
 8000694:	ea45 0103 	orr.w	r1, r5, r3
 8000698:	bd30      	pop	{r4, r5, pc}
 800069a:	f1c4 040c 	rsb	r4, r4, #12
 800069e:	f1c4 0220 	rsb	r2, r4, #32
 80006a2:	fa20 f002 	lsr.w	r0, r0, r2
 80006a6:	fa01 f304 	lsl.w	r3, r1, r4
 80006aa:	ea40 0003 	orr.w	r0, r0, r3
 80006ae:	4629      	mov	r1, r5
 80006b0:	bd30      	pop	{r4, r5, pc}
 80006b2:	fa21 f004 	lsr.w	r0, r1, r4
 80006b6:	4629      	mov	r1, r5
 80006b8:	bd30      	pop	{r4, r5, pc}
 80006ba:	f094 0f00 	teq	r4, #0
 80006be:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006c2:	bf06      	itte	eq
 80006c4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006c8:	3401      	addeq	r4, #1
 80006ca:	3d01      	subne	r5, #1
 80006cc:	e74e      	b.n	800056c <__adddf3+0x8c>
 80006ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006d2:	bf18      	it	ne
 80006d4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006d8:	d029      	beq.n	800072e <__adddf3+0x24e>
 80006da:	ea94 0f05 	teq	r4, r5
 80006de:	bf08      	it	eq
 80006e0:	ea90 0f02 	teqeq	r0, r2
 80006e4:	d005      	beq.n	80006f2 <__adddf3+0x212>
 80006e6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006ea:	bf04      	itt	eq
 80006ec:	4619      	moveq	r1, r3
 80006ee:	4610      	moveq	r0, r2
 80006f0:	bd30      	pop	{r4, r5, pc}
 80006f2:	ea91 0f03 	teq	r1, r3
 80006f6:	bf1e      	ittt	ne
 80006f8:	2100      	movne	r1, #0
 80006fa:	2000      	movne	r0, #0
 80006fc:	bd30      	popne	{r4, r5, pc}
 80006fe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000702:	d105      	bne.n	8000710 <__adddf3+0x230>
 8000704:	0040      	lsls	r0, r0, #1
 8000706:	4149      	adcs	r1, r1
 8000708:	bf28      	it	cs
 800070a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800070e:	bd30      	pop	{r4, r5, pc}
 8000710:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000714:	bf3c      	itt	cc
 8000716:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800071a:	bd30      	popcc	{r4, r5, pc}
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000724:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000728:	f04f 0000 	mov.w	r0, #0
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000732:	bf1a      	itte	ne
 8000734:	4619      	movne	r1, r3
 8000736:	4610      	movne	r0, r2
 8000738:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800073c:	bf1c      	itt	ne
 800073e:	460b      	movne	r3, r1
 8000740:	4602      	movne	r2, r0
 8000742:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000746:	bf06      	itte	eq
 8000748:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800074c:	ea91 0f03 	teqeq	r1, r3
 8000750:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000754:	bd30      	pop	{r4, r5, pc}
 8000756:	bf00      	nop

08000758 <__aeabi_ui2d>:
 8000758:	f090 0f00 	teq	r0, #0
 800075c:	bf04      	itt	eq
 800075e:	2100      	moveq	r1, #0
 8000760:	4770      	bxeq	lr
 8000762:	b530      	push	{r4, r5, lr}
 8000764:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000768:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800076c:	f04f 0500 	mov.w	r5, #0
 8000770:	f04f 0100 	mov.w	r1, #0
 8000774:	e750      	b.n	8000618 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_i2d>:
 8000778:	f090 0f00 	teq	r0, #0
 800077c:	bf04      	itt	eq
 800077e:	2100      	moveq	r1, #0
 8000780:	4770      	bxeq	lr
 8000782:	b530      	push	{r4, r5, lr}
 8000784:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000788:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800078c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000790:	bf48      	it	mi
 8000792:	4240      	negmi	r0, r0
 8000794:	f04f 0100 	mov.w	r1, #0
 8000798:	e73e      	b.n	8000618 <__adddf3+0x138>
 800079a:	bf00      	nop

0800079c <__aeabi_f2d>:
 800079c:	0042      	lsls	r2, r0, #1
 800079e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007a2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007aa:	bf1f      	itttt	ne
 80007ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007b8:	4770      	bxne	lr
 80007ba:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007be:	bf08      	it	eq
 80007c0:	4770      	bxeq	lr
 80007c2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007c6:	bf04      	itt	eq
 80007c8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007cc:	4770      	bxeq	lr
 80007ce:	b530      	push	{r4, r5, lr}
 80007d0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007d4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007d8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007dc:	e71c      	b.n	8000618 <__adddf3+0x138>
 80007de:	bf00      	nop

080007e0 <__aeabi_ul2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f04f 0500 	mov.w	r5, #0
 80007ee:	e00a      	b.n	8000806 <__aeabi_l2d+0x16>

080007f0 <__aeabi_l2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80007fe:	d502      	bpl.n	8000806 <__aeabi_l2d+0x16>
 8000800:	4240      	negs	r0, r0
 8000802:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000806:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800080a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800080e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000812:	f43f aed8 	beq.w	80005c6 <__adddf3+0xe6>
 8000816:	f04f 0203 	mov.w	r2, #3
 800081a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800081e:	bf18      	it	ne
 8000820:	3203      	addne	r2, #3
 8000822:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000826:	bf18      	it	ne
 8000828:	3203      	addne	r2, #3
 800082a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800082e:	f1c2 0320 	rsb	r3, r2, #32
 8000832:	fa00 fc03 	lsl.w	ip, r0, r3
 8000836:	fa20 f002 	lsr.w	r0, r0, r2
 800083a:	fa01 fe03 	lsl.w	lr, r1, r3
 800083e:	ea40 000e 	orr.w	r0, r0, lr
 8000842:	fa21 f102 	lsr.w	r1, r1, r2
 8000846:	4414      	add	r4, r2
 8000848:	e6bd      	b.n	80005c6 <__adddf3+0xe6>
 800084a:	bf00      	nop

0800084c <__gedf2>:
 800084c:	f04f 3cff 	mov.w	ip, #4294967295
 8000850:	e006      	b.n	8000860 <__cmpdf2+0x4>
 8000852:	bf00      	nop

08000854 <__ledf2>:
 8000854:	f04f 0c01 	mov.w	ip, #1
 8000858:	e002      	b.n	8000860 <__cmpdf2+0x4>
 800085a:	bf00      	nop

0800085c <__cmpdf2>:
 800085c:	f04f 0c01 	mov.w	ip, #1
 8000860:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000864:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000868:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800086c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000870:	bf18      	it	ne
 8000872:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000876:	d01b      	beq.n	80008b0 <__cmpdf2+0x54>
 8000878:	b001      	add	sp, #4
 800087a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800087e:	bf0c      	ite	eq
 8000880:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000884:	ea91 0f03 	teqne	r1, r3
 8000888:	bf02      	ittt	eq
 800088a:	ea90 0f02 	teqeq	r0, r2
 800088e:	2000      	moveq	r0, #0
 8000890:	4770      	bxeq	lr
 8000892:	f110 0f00 	cmn.w	r0, #0
 8000896:	ea91 0f03 	teq	r1, r3
 800089a:	bf58      	it	pl
 800089c:	4299      	cmppl	r1, r3
 800089e:	bf08      	it	eq
 80008a0:	4290      	cmpeq	r0, r2
 80008a2:	bf2c      	ite	cs
 80008a4:	17d8      	asrcs	r0, r3, #31
 80008a6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80008aa:	f040 0001 	orr.w	r0, r0, #1
 80008ae:	4770      	bx	lr
 80008b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008b8:	d102      	bne.n	80008c0 <__cmpdf2+0x64>
 80008ba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008be:	d107      	bne.n	80008d0 <__cmpdf2+0x74>
 80008c0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008c8:	d1d6      	bne.n	8000878 <__cmpdf2+0x1c>
 80008ca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80008ce:	d0d3      	beq.n	8000878 <__cmpdf2+0x1c>
 80008d0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80008d4:	4770      	bx	lr
 80008d6:	bf00      	nop

080008d8 <__aeabi_cdrcmple>:
 80008d8:	4684      	mov	ip, r0
 80008da:	4610      	mov	r0, r2
 80008dc:	4662      	mov	r2, ip
 80008de:	468c      	mov	ip, r1
 80008e0:	4619      	mov	r1, r3
 80008e2:	4663      	mov	r3, ip
 80008e4:	e000      	b.n	80008e8 <__aeabi_cdcmpeq>
 80008e6:	bf00      	nop

080008e8 <__aeabi_cdcmpeq>:
 80008e8:	b501      	push	{r0, lr}
 80008ea:	f7ff ffb7 	bl	800085c <__cmpdf2>
 80008ee:	2800      	cmp	r0, #0
 80008f0:	bf48      	it	mi
 80008f2:	f110 0f00 	cmnmi.w	r0, #0
 80008f6:	bd01      	pop	{r0, pc}

080008f8 <__aeabi_dcmpeq>:
 80008f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008fc:	f7ff fff4 	bl	80008e8 <__aeabi_cdcmpeq>
 8000900:	bf0c      	ite	eq
 8000902:	2001      	moveq	r0, #1
 8000904:	2000      	movne	r0, #0
 8000906:	f85d fb08 	ldr.w	pc, [sp], #8
 800090a:	bf00      	nop

0800090c <__aeabi_dcmplt>:
 800090c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000910:	f7ff ffea 	bl	80008e8 <__aeabi_cdcmpeq>
 8000914:	bf34      	ite	cc
 8000916:	2001      	movcc	r0, #1
 8000918:	2000      	movcs	r0, #0
 800091a:	f85d fb08 	ldr.w	pc, [sp], #8
 800091e:	bf00      	nop

08000920 <__aeabi_dcmple>:
 8000920:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000924:	f7ff ffe0 	bl	80008e8 <__aeabi_cdcmpeq>
 8000928:	bf94      	ite	ls
 800092a:	2001      	movls	r0, #1
 800092c:	2000      	movhi	r0, #0
 800092e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000932:	bf00      	nop

08000934 <__aeabi_dcmpge>:
 8000934:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000938:	f7ff ffce 	bl	80008d8 <__aeabi_cdrcmple>
 800093c:	bf94      	ite	ls
 800093e:	2001      	movls	r0, #1
 8000940:	2000      	movhi	r0, #0
 8000942:	f85d fb08 	ldr.w	pc, [sp], #8
 8000946:	bf00      	nop

08000948 <__aeabi_dcmpgt>:
 8000948:	f84d ed08 	str.w	lr, [sp, #-8]!
 800094c:	f7ff ffc4 	bl	80008d8 <__aeabi_cdrcmple>
 8000950:	bf34      	ite	cc
 8000952:	2001      	movcc	r0, #1
 8000954:	2000      	movcs	r0, #0
 8000956:	f85d fb08 	ldr.w	pc, [sp], #8
 800095a:	bf00      	nop

0800095c <__aeabi_uldivmod>:
 800095c:	b953      	cbnz	r3, 8000974 <__aeabi_uldivmod+0x18>
 800095e:	b94a      	cbnz	r2, 8000974 <__aeabi_uldivmod+0x18>
 8000960:	2900      	cmp	r1, #0
 8000962:	bf08      	it	eq
 8000964:	2800      	cmpeq	r0, #0
 8000966:	bf1c      	itt	ne
 8000968:	f04f 31ff 	movne.w	r1, #4294967295
 800096c:	f04f 30ff 	movne.w	r0, #4294967295
 8000970:	f000 b970 	b.w	8000c54 <__aeabi_idiv0>
 8000974:	f1ad 0c08 	sub.w	ip, sp, #8
 8000978:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800097c:	f000 f806 	bl	800098c <__udivmoddi4>
 8000980:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000984:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000988:	b004      	add	sp, #16
 800098a:	4770      	bx	lr

0800098c <__udivmoddi4>:
 800098c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000990:	9e08      	ldr	r6, [sp, #32]
 8000992:	460d      	mov	r5, r1
 8000994:	4604      	mov	r4, r0
 8000996:	460f      	mov	r7, r1
 8000998:	2b00      	cmp	r3, #0
 800099a:	d14a      	bne.n	8000a32 <__udivmoddi4+0xa6>
 800099c:	428a      	cmp	r2, r1
 800099e:	4694      	mov	ip, r2
 80009a0:	d965      	bls.n	8000a6e <__udivmoddi4+0xe2>
 80009a2:	fab2 f382 	clz	r3, r2
 80009a6:	b143      	cbz	r3, 80009ba <__udivmoddi4+0x2e>
 80009a8:	fa02 fc03 	lsl.w	ip, r2, r3
 80009ac:	f1c3 0220 	rsb	r2, r3, #32
 80009b0:	409f      	lsls	r7, r3
 80009b2:	fa20 f202 	lsr.w	r2, r0, r2
 80009b6:	4317      	orrs	r7, r2
 80009b8:	409c      	lsls	r4, r3
 80009ba:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80009be:	fa1f f58c 	uxth.w	r5, ip
 80009c2:	fbb7 f1fe 	udiv	r1, r7, lr
 80009c6:	0c22      	lsrs	r2, r4, #16
 80009c8:	fb0e 7711 	mls	r7, lr, r1, r7
 80009cc:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80009d0:	fb01 f005 	mul.w	r0, r1, r5
 80009d4:	4290      	cmp	r0, r2
 80009d6:	d90a      	bls.n	80009ee <__udivmoddi4+0x62>
 80009d8:	eb1c 0202 	adds.w	r2, ip, r2
 80009dc:	f101 37ff 	add.w	r7, r1, #4294967295
 80009e0:	f080 811c 	bcs.w	8000c1c <__udivmoddi4+0x290>
 80009e4:	4290      	cmp	r0, r2
 80009e6:	f240 8119 	bls.w	8000c1c <__udivmoddi4+0x290>
 80009ea:	3902      	subs	r1, #2
 80009ec:	4462      	add	r2, ip
 80009ee:	1a12      	subs	r2, r2, r0
 80009f0:	b2a4      	uxth	r4, r4
 80009f2:	fbb2 f0fe 	udiv	r0, r2, lr
 80009f6:	fb0e 2210 	mls	r2, lr, r0, r2
 80009fa:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80009fe:	fb00 f505 	mul.w	r5, r0, r5
 8000a02:	42a5      	cmp	r5, r4
 8000a04:	d90a      	bls.n	8000a1c <__udivmoddi4+0x90>
 8000a06:	eb1c 0404 	adds.w	r4, ip, r4
 8000a0a:	f100 32ff 	add.w	r2, r0, #4294967295
 8000a0e:	f080 8107 	bcs.w	8000c20 <__udivmoddi4+0x294>
 8000a12:	42a5      	cmp	r5, r4
 8000a14:	f240 8104 	bls.w	8000c20 <__udivmoddi4+0x294>
 8000a18:	4464      	add	r4, ip
 8000a1a:	3802      	subs	r0, #2
 8000a1c:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a20:	1b64      	subs	r4, r4, r5
 8000a22:	2100      	movs	r1, #0
 8000a24:	b11e      	cbz	r6, 8000a2e <__udivmoddi4+0xa2>
 8000a26:	40dc      	lsrs	r4, r3
 8000a28:	2300      	movs	r3, #0
 8000a2a:	e9c6 4300 	strd	r4, r3, [r6]
 8000a2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a32:	428b      	cmp	r3, r1
 8000a34:	d908      	bls.n	8000a48 <__udivmoddi4+0xbc>
 8000a36:	2e00      	cmp	r6, #0
 8000a38:	f000 80ed 	beq.w	8000c16 <__udivmoddi4+0x28a>
 8000a3c:	2100      	movs	r1, #0
 8000a3e:	e9c6 0500 	strd	r0, r5, [r6]
 8000a42:	4608      	mov	r0, r1
 8000a44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a48:	fab3 f183 	clz	r1, r3
 8000a4c:	2900      	cmp	r1, #0
 8000a4e:	d149      	bne.n	8000ae4 <__udivmoddi4+0x158>
 8000a50:	42ab      	cmp	r3, r5
 8000a52:	d302      	bcc.n	8000a5a <__udivmoddi4+0xce>
 8000a54:	4282      	cmp	r2, r0
 8000a56:	f200 80f8 	bhi.w	8000c4a <__udivmoddi4+0x2be>
 8000a5a:	1a84      	subs	r4, r0, r2
 8000a5c:	eb65 0203 	sbc.w	r2, r5, r3
 8000a60:	2001      	movs	r0, #1
 8000a62:	4617      	mov	r7, r2
 8000a64:	2e00      	cmp	r6, #0
 8000a66:	d0e2      	beq.n	8000a2e <__udivmoddi4+0xa2>
 8000a68:	e9c6 4700 	strd	r4, r7, [r6]
 8000a6c:	e7df      	b.n	8000a2e <__udivmoddi4+0xa2>
 8000a6e:	b902      	cbnz	r2, 8000a72 <__udivmoddi4+0xe6>
 8000a70:	deff      	udf	#255	; 0xff
 8000a72:	fab2 f382 	clz	r3, r2
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	f040 8090 	bne.w	8000b9c <__udivmoddi4+0x210>
 8000a7c:	1a8a      	subs	r2, r1, r2
 8000a7e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000a82:	fa1f fe8c 	uxth.w	lr, ip
 8000a86:	2101      	movs	r1, #1
 8000a88:	fbb2 f5f7 	udiv	r5, r2, r7
 8000a8c:	fb07 2015 	mls	r0, r7, r5, r2
 8000a90:	0c22      	lsrs	r2, r4, #16
 8000a92:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000a96:	fb0e f005 	mul.w	r0, lr, r5
 8000a9a:	4290      	cmp	r0, r2
 8000a9c:	d908      	bls.n	8000ab0 <__udivmoddi4+0x124>
 8000a9e:	eb1c 0202 	adds.w	r2, ip, r2
 8000aa2:	f105 38ff 	add.w	r8, r5, #4294967295
 8000aa6:	d202      	bcs.n	8000aae <__udivmoddi4+0x122>
 8000aa8:	4290      	cmp	r0, r2
 8000aaa:	f200 80cb 	bhi.w	8000c44 <__udivmoddi4+0x2b8>
 8000aae:	4645      	mov	r5, r8
 8000ab0:	1a12      	subs	r2, r2, r0
 8000ab2:	b2a4      	uxth	r4, r4
 8000ab4:	fbb2 f0f7 	udiv	r0, r2, r7
 8000ab8:	fb07 2210 	mls	r2, r7, r0, r2
 8000abc:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000ac0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ac4:	45a6      	cmp	lr, r4
 8000ac6:	d908      	bls.n	8000ada <__udivmoddi4+0x14e>
 8000ac8:	eb1c 0404 	adds.w	r4, ip, r4
 8000acc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000ad0:	d202      	bcs.n	8000ad8 <__udivmoddi4+0x14c>
 8000ad2:	45a6      	cmp	lr, r4
 8000ad4:	f200 80bb 	bhi.w	8000c4e <__udivmoddi4+0x2c2>
 8000ad8:	4610      	mov	r0, r2
 8000ada:	eba4 040e 	sub.w	r4, r4, lr
 8000ade:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000ae2:	e79f      	b.n	8000a24 <__udivmoddi4+0x98>
 8000ae4:	f1c1 0720 	rsb	r7, r1, #32
 8000ae8:	408b      	lsls	r3, r1
 8000aea:	fa22 fc07 	lsr.w	ip, r2, r7
 8000aee:	ea4c 0c03 	orr.w	ip, ip, r3
 8000af2:	fa05 f401 	lsl.w	r4, r5, r1
 8000af6:	fa20 f307 	lsr.w	r3, r0, r7
 8000afa:	40fd      	lsrs	r5, r7
 8000afc:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000b00:	4323      	orrs	r3, r4
 8000b02:	fbb5 f8f9 	udiv	r8, r5, r9
 8000b06:	fa1f fe8c 	uxth.w	lr, ip
 8000b0a:	fb09 5518 	mls	r5, r9, r8, r5
 8000b0e:	0c1c      	lsrs	r4, r3, #16
 8000b10:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b14:	fb08 f50e 	mul.w	r5, r8, lr
 8000b18:	42a5      	cmp	r5, r4
 8000b1a:	fa02 f201 	lsl.w	r2, r2, r1
 8000b1e:	fa00 f001 	lsl.w	r0, r0, r1
 8000b22:	d90b      	bls.n	8000b3c <__udivmoddi4+0x1b0>
 8000b24:	eb1c 0404 	adds.w	r4, ip, r4
 8000b28:	f108 3aff 	add.w	sl, r8, #4294967295
 8000b2c:	f080 8088 	bcs.w	8000c40 <__udivmoddi4+0x2b4>
 8000b30:	42a5      	cmp	r5, r4
 8000b32:	f240 8085 	bls.w	8000c40 <__udivmoddi4+0x2b4>
 8000b36:	f1a8 0802 	sub.w	r8, r8, #2
 8000b3a:	4464      	add	r4, ip
 8000b3c:	1b64      	subs	r4, r4, r5
 8000b3e:	b29d      	uxth	r5, r3
 8000b40:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b44:	fb09 4413 	mls	r4, r9, r3, r4
 8000b48:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000b4c:	fb03 fe0e 	mul.w	lr, r3, lr
 8000b50:	45a6      	cmp	lr, r4
 8000b52:	d908      	bls.n	8000b66 <__udivmoddi4+0x1da>
 8000b54:	eb1c 0404 	adds.w	r4, ip, r4
 8000b58:	f103 35ff 	add.w	r5, r3, #4294967295
 8000b5c:	d26c      	bcs.n	8000c38 <__udivmoddi4+0x2ac>
 8000b5e:	45a6      	cmp	lr, r4
 8000b60:	d96a      	bls.n	8000c38 <__udivmoddi4+0x2ac>
 8000b62:	3b02      	subs	r3, #2
 8000b64:	4464      	add	r4, ip
 8000b66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b6a:	fba3 9502 	umull	r9, r5, r3, r2
 8000b6e:	eba4 040e 	sub.w	r4, r4, lr
 8000b72:	42ac      	cmp	r4, r5
 8000b74:	46c8      	mov	r8, r9
 8000b76:	46ae      	mov	lr, r5
 8000b78:	d356      	bcc.n	8000c28 <__udivmoddi4+0x29c>
 8000b7a:	d053      	beq.n	8000c24 <__udivmoddi4+0x298>
 8000b7c:	b156      	cbz	r6, 8000b94 <__udivmoddi4+0x208>
 8000b7e:	ebb0 0208 	subs.w	r2, r0, r8
 8000b82:	eb64 040e 	sbc.w	r4, r4, lr
 8000b86:	fa04 f707 	lsl.w	r7, r4, r7
 8000b8a:	40ca      	lsrs	r2, r1
 8000b8c:	40cc      	lsrs	r4, r1
 8000b8e:	4317      	orrs	r7, r2
 8000b90:	e9c6 7400 	strd	r7, r4, [r6]
 8000b94:	4618      	mov	r0, r3
 8000b96:	2100      	movs	r1, #0
 8000b98:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9c:	f1c3 0120 	rsb	r1, r3, #32
 8000ba0:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ba4:	fa20 f201 	lsr.w	r2, r0, r1
 8000ba8:	fa25 f101 	lsr.w	r1, r5, r1
 8000bac:	409d      	lsls	r5, r3
 8000bae:	432a      	orrs	r2, r5
 8000bb0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000bb4:	fa1f fe8c 	uxth.w	lr, ip
 8000bb8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000bbc:	fb07 1510 	mls	r5, r7, r0, r1
 8000bc0:	0c11      	lsrs	r1, r2, #16
 8000bc2:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000bc6:	fb00 f50e 	mul.w	r5, r0, lr
 8000bca:	428d      	cmp	r5, r1
 8000bcc:	fa04 f403 	lsl.w	r4, r4, r3
 8000bd0:	d908      	bls.n	8000be4 <__udivmoddi4+0x258>
 8000bd2:	eb1c 0101 	adds.w	r1, ip, r1
 8000bd6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000bda:	d22f      	bcs.n	8000c3c <__udivmoddi4+0x2b0>
 8000bdc:	428d      	cmp	r5, r1
 8000bde:	d92d      	bls.n	8000c3c <__udivmoddi4+0x2b0>
 8000be0:	3802      	subs	r0, #2
 8000be2:	4461      	add	r1, ip
 8000be4:	1b49      	subs	r1, r1, r5
 8000be6:	b292      	uxth	r2, r2
 8000be8:	fbb1 f5f7 	udiv	r5, r1, r7
 8000bec:	fb07 1115 	mls	r1, r7, r5, r1
 8000bf0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000bf4:	fb05 f10e 	mul.w	r1, r5, lr
 8000bf8:	4291      	cmp	r1, r2
 8000bfa:	d908      	bls.n	8000c0e <__udivmoddi4+0x282>
 8000bfc:	eb1c 0202 	adds.w	r2, ip, r2
 8000c00:	f105 38ff 	add.w	r8, r5, #4294967295
 8000c04:	d216      	bcs.n	8000c34 <__udivmoddi4+0x2a8>
 8000c06:	4291      	cmp	r1, r2
 8000c08:	d914      	bls.n	8000c34 <__udivmoddi4+0x2a8>
 8000c0a:	3d02      	subs	r5, #2
 8000c0c:	4462      	add	r2, ip
 8000c0e:	1a52      	subs	r2, r2, r1
 8000c10:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000c14:	e738      	b.n	8000a88 <__udivmoddi4+0xfc>
 8000c16:	4631      	mov	r1, r6
 8000c18:	4630      	mov	r0, r6
 8000c1a:	e708      	b.n	8000a2e <__udivmoddi4+0xa2>
 8000c1c:	4639      	mov	r1, r7
 8000c1e:	e6e6      	b.n	80009ee <__udivmoddi4+0x62>
 8000c20:	4610      	mov	r0, r2
 8000c22:	e6fb      	b.n	8000a1c <__udivmoddi4+0x90>
 8000c24:	4548      	cmp	r0, r9
 8000c26:	d2a9      	bcs.n	8000b7c <__udivmoddi4+0x1f0>
 8000c28:	ebb9 0802 	subs.w	r8, r9, r2
 8000c2c:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000c30:	3b01      	subs	r3, #1
 8000c32:	e7a3      	b.n	8000b7c <__udivmoddi4+0x1f0>
 8000c34:	4645      	mov	r5, r8
 8000c36:	e7ea      	b.n	8000c0e <__udivmoddi4+0x282>
 8000c38:	462b      	mov	r3, r5
 8000c3a:	e794      	b.n	8000b66 <__udivmoddi4+0x1da>
 8000c3c:	4640      	mov	r0, r8
 8000c3e:	e7d1      	b.n	8000be4 <__udivmoddi4+0x258>
 8000c40:	46d0      	mov	r8, sl
 8000c42:	e77b      	b.n	8000b3c <__udivmoddi4+0x1b0>
 8000c44:	3d02      	subs	r5, #2
 8000c46:	4462      	add	r2, ip
 8000c48:	e732      	b.n	8000ab0 <__udivmoddi4+0x124>
 8000c4a:	4608      	mov	r0, r1
 8000c4c:	e70a      	b.n	8000a64 <__udivmoddi4+0xd8>
 8000c4e:	4464      	add	r4, ip
 8000c50:	3802      	subs	r0, #2
 8000c52:	e742      	b.n	8000ada <__udivmoddi4+0x14e>

08000c54 <__aeabi_idiv0>:
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c5c:	f001 fc80 	bl	8002560 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c60:	f000 f80e 	bl	8000c80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c64:	f000 f922 	bl	8000eac <MX_GPIO_Init>
  MX_DMA_Init();
 8000c68:	f000 f900 	bl	8000e6c <MX_DMA_Init>
  MX_CRC_Init();
 8000c6c:	f000 f876 	bl	8000d5c <MX_CRC_Init>
  MX_RTC_Init();
 8000c70:	f000 f888 	bl	8000d84 <MX_RTC_Init>
  MX_MEMS_Init();
 8000c74:	f005 ffcc 	bl	8006c10 <MX_MEMS_Init>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */

  MX_MEMS_Process();
 8000c78:	f005 ffd0 	bl	8006c1c <MX_MEMS_Process>
 8000c7c:	e7fc      	b.n	8000c78 <main+0x20>
	...

08000c80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b094      	sub	sp, #80	; 0x50
 8000c84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c86:	f107 0320 	add.w	r3, r7, #32
 8000c8a:	2230      	movs	r2, #48	; 0x30
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f008 fdb4 	bl	80097fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c94:	f107 030c 	add.w	r3, r7, #12
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]
 8000c9c:	605a      	str	r2, [r3, #4]
 8000c9e:	609a      	str	r2, [r3, #8]
 8000ca0:	60da      	str	r2, [r3, #12]
 8000ca2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60bb      	str	r3, [r7, #8]
 8000ca8:	4b2a      	ldr	r3, [pc, #168]	; (8000d54 <SystemClock_Config+0xd4>)
 8000caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cac:	4a29      	ldr	r2, [pc, #164]	; (8000d54 <SystemClock_Config+0xd4>)
 8000cae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cb2:	6413      	str	r3, [r2, #64]	; 0x40
 8000cb4:	4b27      	ldr	r3, [pc, #156]	; (8000d54 <SystemClock_Config+0xd4>)
 8000cb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cbc:	60bb      	str	r3, [r7, #8]
 8000cbe:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	607b      	str	r3, [r7, #4]
 8000cc4:	4b24      	ldr	r3, [pc, #144]	; (8000d58 <SystemClock_Config+0xd8>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000ccc:	4a22      	ldr	r2, [pc, #136]	; (8000d58 <SystemClock_Config+0xd8>)
 8000cce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000cd2:	6013      	str	r3, [r2, #0]
 8000cd4:	4b20      	ldr	r3, [pc, #128]	; (8000d58 <SystemClock_Config+0xd8>)
 8000cd6:	681b      	ldr	r3, [r3, #0]
 8000cd8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000cdc:	607b      	str	r3, [r7, #4]
 8000cde:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000ce0:	230a      	movs	r3, #10
 8000ce2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ce4:	2301      	movs	r3, #1
 8000ce6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ce8:	2310      	movs	r3, #16
 8000cea:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000cec:	2301      	movs	r3, #1
 8000cee:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cf0:	2302      	movs	r3, #2
 8000cf2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000cf8:	2310      	movs	r3, #16
 8000cfa:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000cfc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000d00:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000d02:	2304      	movs	r3, #4
 8000d04:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000d06:	2307      	movs	r3, #7
 8000d08:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d0a:	f107 0320 	add.w	r3, r7, #32
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f003 fc5e 	bl	80045d0 <HAL_RCC_OscConfig>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000d1a:	f000 f921 	bl	8000f60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d1e:	230f      	movs	r3, #15
 8000d20:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d22:	2302      	movs	r3, #2
 8000d24:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d26:	2300      	movs	r3, #0
 8000d28:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d2a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d2e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d30:	2300      	movs	r3, #0
 8000d32:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d34:	f107 030c 	add.w	r3, r7, #12
 8000d38:	2102      	movs	r1, #2
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	f003 fec0 	bl	8004ac0 <HAL_RCC_ClockConfig>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <SystemClock_Config+0xca>
  {
    Error_Handler();
 8000d46:	f000 f90b 	bl	8000f60 <Error_Handler>
  }
}
 8000d4a:	bf00      	nop
 8000d4c:	3750      	adds	r7, #80	; 0x50
 8000d4e:	46bd      	mov	sp, r7
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	bf00      	nop
 8000d54:	40023800 	.word	0x40023800
 8000d58:	40007000 	.word	0x40007000

08000d5c <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000d60:	4b06      	ldr	r3, [pc, #24]	; (8000d7c <MX_CRC_Init+0x20>)
 8000d62:	4a07      	ldr	r2, [pc, #28]	; (8000d80 <MX_CRC_Init+0x24>)
 8000d64:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000d66:	4805      	ldr	r0, [pc, #20]	; (8000d7c <MX_CRC_Init+0x20>)
 8000d68:	f001 fda1 	bl	80028ae <HAL_CRC_Init>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	d001      	beq.n	8000d76 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000d72:	f000 f8f5 	bl	8000f60 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000d76:	bf00      	nop
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	200000f0 	.word	0x200000f0
 8000d80:	40023000 	.word	0x40023000

08000d84 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8000d84:	b580      	push	{r7, lr}
 8000d86:	af00      	add	r7, sp, #0

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000d88:	4b0f      	ldr	r3, [pc, #60]	; (8000dc8 <MX_RTC_Init+0x44>)
 8000d8a:	4a10      	ldr	r2, [pc, #64]	; (8000dcc <MX_RTC_Init+0x48>)
 8000d8c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000d8e:	4b0e      	ldr	r3, [pc, #56]	; (8000dc8 <MX_RTC_Init+0x44>)
 8000d90:	2200      	movs	r2, #0
 8000d92:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000d94:	4b0c      	ldr	r3, [pc, #48]	; (8000dc8 <MX_RTC_Init+0x44>)
 8000d96:	227f      	movs	r2, #127	; 0x7f
 8000d98:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000d9a:	4b0b      	ldr	r3, [pc, #44]	; (8000dc8 <MX_RTC_Init+0x44>)
 8000d9c:	22ff      	movs	r2, #255	; 0xff
 8000d9e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000da0:	4b09      	ldr	r3, [pc, #36]	; (8000dc8 <MX_RTC_Init+0x44>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000da6:	4b08      	ldr	r3, [pc, #32]	; (8000dc8 <MX_RTC_Init+0x44>)
 8000da8:	2200      	movs	r2, #0
 8000daa:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000dac:	4b06      	ldr	r3, [pc, #24]	; (8000dc8 <MX_RTC_Init+0x44>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000db2:	4805      	ldr	r0, [pc, #20]	; (8000dc8 <MX_RTC_Init+0x44>)
 8000db4:	f004 f992 	bl	80050dc <HAL_RTC_Init>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <MX_RTC_Init+0x3e>
  {
    Error_Handler();
 8000dbe:	f000 f8cf 	bl	8000f60 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000dc2:	bf00      	nop
 8000dc4:	bd80      	pop	{r7, pc}
 8000dc6:	bf00      	nop
 8000dc8:	200000f8 	.word	0x200000f8
 8000dcc:	40002800 	.word	0x40002800

08000dd0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
void MX_TIM3_Init(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	b086      	sub	sp, #24
 8000dd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000dd6:	f107 0308 	add.w	r3, r7, #8
 8000dda:	2200      	movs	r2, #0
 8000ddc:	601a      	str	r2, [r3, #0]
 8000dde:	605a      	str	r2, [r3, #4]
 8000de0:	609a      	str	r2, [r3, #8]
 8000de2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000de4:	463b      	mov	r3, r7
 8000de6:	2200      	movs	r2, #0
 8000de8:	601a      	str	r2, [r3, #0]
 8000dea:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000dec:	4b1d      	ldr	r3, [pc, #116]	; (8000e64 <MX_TIM3_Init+0x94>)
 8000dee:	4a1e      	ldr	r2, [pc, #120]	; (8000e68 <MX_TIM3_Init+0x98>)
 8000df0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000df2:	4b1c      	ldr	r3, [pc, #112]	; (8000e64 <MX_TIM3_Init+0x94>)
 8000df4:	2200      	movs	r2, #0
 8000df6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000df8:	4b1a      	ldr	r3, [pc, #104]	; (8000e64 <MX_TIM3_Init+0x94>)
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000dfe:	4b19      	ldr	r3, [pc, #100]	; (8000e64 <MX_TIM3_Init+0x94>)
 8000e00:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e04:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e06:	4b17      	ldr	r3, [pc, #92]	; (8000e64 <MX_TIM3_Init+0x94>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e0c:	4b15      	ldr	r3, [pc, #84]	; (8000e64 <MX_TIM3_Init+0x94>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000e12:	4814      	ldr	r0, [pc, #80]	; (8000e64 <MX_TIM3_Init+0x94>)
 8000e14:	f004 fc6e 	bl	80056f4 <HAL_TIM_Base_Init>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d001      	beq.n	8000e22 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8000e1e:	f000 f89f 	bl	8000f60 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000e22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e26:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8000e28:	f107 0308 	add.w	r3, r7, #8
 8000e2c:	4619      	mov	r1, r3
 8000e2e:	480d      	ldr	r0, [pc, #52]	; (8000e64 <MX_TIM3_Init+0x94>)
 8000e30:	f004 fe31 	bl	8005a96 <HAL_TIM_ConfigClockSource>
 8000e34:	4603      	mov	r3, r0
 8000e36:	2b00      	cmp	r3, #0
 8000e38:	d001      	beq.n	8000e3e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8000e3a:	f000 f891 	bl	8000f60 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e3e:	2300      	movs	r3, #0
 8000e40:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e42:	2300      	movs	r3, #0
 8000e44:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000e46:	463b      	mov	r3, r7
 8000e48:	4619      	mov	r1, r3
 8000e4a:	4806      	ldr	r0, [pc, #24]	; (8000e64 <MX_TIM3_Init+0x94>)
 8000e4c:	f005 f838 	bl	8005ec0 <HAL_TIMEx_MasterConfigSynchronization>
 8000e50:	4603      	mov	r3, r0
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d001      	beq.n	8000e5a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8000e56:	f000 f883 	bl	8000f60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000e5a:	bf00      	nop
 8000e5c:	3718      	adds	r7, #24
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}
 8000e62:	bf00      	nop
 8000e64:	20000118 	.word	0x20000118
 8000e68:	40000400 	.word	0x40000400

08000e6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e72:	2300      	movs	r3, #0
 8000e74:	607b      	str	r3, [r7, #4]
 8000e76:	4b0c      	ldr	r3, [pc, #48]	; (8000ea8 <MX_DMA_Init+0x3c>)
 8000e78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e7a:	4a0b      	ldr	r2, [pc, #44]	; (8000ea8 <MX_DMA_Init+0x3c>)
 8000e7c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e80:	6313      	str	r3, [r2, #48]	; 0x30
 8000e82:	4b09      	ldr	r3, [pc, #36]	; (8000ea8 <MX_DMA_Init+0x3c>)
 8000e84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e8a:	607b      	str	r3, [r7, #4]
 8000e8c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	2100      	movs	r1, #0
 8000e92:	2010      	movs	r0, #16
 8000e94:	f001 fcd5 	bl	8002842 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000e98:	2010      	movs	r0, #16
 8000e9a:	f001 fcee 	bl	800287a <HAL_NVIC_EnableIRQ>

}
 8000e9e:	bf00      	nop
 8000ea0:	3708      	adds	r7, #8
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40023800 	.word	0x40023800

08000eac <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000eac:	b580      	push	{r7, lr}
 8000eae:	b08a      	sub	sp, #40	; 0x28
 8000eb0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eb2:	f107 0314 	add.w	r3, r7, #20
 8000eb6:	2200      	movs	r2, #0
 8000eb8:	601a      	str	r2, [r3, #0]
 8000eba:	605a      	str	r2, [r3, #4]
 8000ebc:	609a      	str	r2, [r3, #8]
 8000ebe:	60da      	str	r2, [r3, #12]
 8000ec0:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	613b      	str	r3, [r7, #16]
 8000ec6:	4b24      	ldr	r3, [pc, #144]	; (8000f58 <MX_GPIO_Init+0xac>)
 8000ec8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eca:	4a23      	ldr	r2, [pc, #140]	; (8000f58 <MX_GPIO_Init+0xac>)
 8000ecc:	f043 0304 	orr.w	r3, r3, #4
 8000ed0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ed2:	4b21      	ldr	r3, [pc, #132]	; (8000f58 <MX_GPIO_Init+0xac>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed6:	f003 0304 	and.w	r3, r3, #4
 8000eda:	613b      	str	r3, [r7, #16]
 8000edc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ede:	2300      	movs	r3, #0
 8000ee0:	60fb      	str	r3, [r7, #12]
 8000ee2:	4b1d      	ldr	r3, [pc, #116]	; (8000f58 <MX_GPIO_Init+0xac>)
 8000ee4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee6:	4a1c      	ldr	r2, [pc, #112]	; (8000f58 <MX_GPIO_Init+0xac>)
 8000ee8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000eec:	6313      	str	r3, [r2, #48]	; 0x30
 8000eee:	4b1a      	ldr	r3, [pc, #104]	; (8000f58 <MX_GPIO_Init+0xac>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ef6:	60fb      	str	r3, [r7, #12]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000efa:	2300      	movs	r3, #0
 8000efc:	60bb      	str	r3, [r7, #8]
 8000efe:	4b16      	ldr	r3, [pc, #88]	; (8000f58 <MX_GPIO_Init+0xac>)
 8000f00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f02:	4a15      	ldr	r2, [pc, #84]	; (8000f58 <MX_GPIO_Init+0xac>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0a:	4b13      	ldr	r3, [pc, #76]	; (8000f58 <MX_GPIO_Init+0xac>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f0e:	f003 0301 	and.w	r3, r3, #1
 8000f12:	60bb      	str	r3, [r7, #8]
 8000f14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f16:	2300      	movs	r3, #0
 8000f18:	607b      	str	r3, [r7, #4]
 8000f1a:	4b0f      	ldr	r3, [pc, #60]	; (8000f58 <MX_GPIO_Init+0xac>)
 8000f1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1e:	4a0e      	ldr	r2, [pc, #56]	; (8000f58 <MX_GPIO_Init+0xac>)
 8000f20:	f043 0302 	orr.w	r3, r3, #2
 8000f24:	6313      	str	r3, [r2, #48]	; 0x30
 8000f26:	4b0c      	ldr	r3, [pc, #48]	; (8000f58 <MX_GPIO_Init+0xac>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f2a:	f003 0302 	and.w	r3, r3, #2
 8000f2e:	607b      	str	r3, [r7, #4]
 8000f30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000f32:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f36:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f38:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000f3c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000f42:	f107 0314 	add.w	r3, r7, #20
 8000f46:	4619      	mov	r1, r3
 8000f48:	4804      	ldr	r0, [pc, #16]	; (8000f5c <MX_GPIO_Init+0xb0>)
 8000f4a:	f002 f83d 	bl	8002fc8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f4e:	bf00      	nop
 8000f50:	3728      	adds	r7, #40	; 0x28
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bd80      	pop	{r7, pc}
 8000f56:	bf00      	nop
 8000f58:	40023800 	.word	0x40023800
 8000f5c:	40020800 	.word	0x40020800

08000f60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f64:	b672      	cpsid	i
}
 8000f66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f68:	e7fe      	b.n	8000f68 <Error_Handler+0x8>
	...

08000f6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	b082      	sub	sp, #8
 8000f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f72:	2300      	movs	r3, #0
 8000f74:	607b      	str	r3, [r7, #4]
 8000f76:	4b10      	ldr	r3, [pc, #64]	; (8000fb8 <HAL_MspInit+0x4c>)
 8000f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f7a:	4a0f      	ldr	r2, [pc, #60]	; (8000fb8 <HAL_MspInit+0x4c>)
 8000f7c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f80:	6453      	str	r3, [r2, #68]	; 0x44
 8000f82:	4b0d      	ldr	r3, [pc, #52]	; (8000fb8 <HAL_MspInit+0x4c>)
 8000f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f86:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f8a:	607b      	str	r3, [r7, #4]
 8000f8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f8e:	2300      	movs	r3, #0
 8000f90:	603b      	str	r3, [r7, #0]
 8000f92:	4b09      	ldr	r3, [pc, #36]	; (8000fb8 <HAL_MspInit+0x4c>)
 8000f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f96:	4a08      	ldr	r2, [pc, #32]	; (8000fb8 <HAL_MspInit+0x4c>)
 8000f98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f9c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f9e:	4b06      	ldr	r3, [pc, #24]	; (8000fb8 <HAL_MspInit+0x4c>)
 8000fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fa6:	603b      	str	r3, [r7, #0]
 8000fa8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000faa:	2007      	movs	r0, #7
 8000fac:	f001 fc3e 	bl	800282c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fb0:	bf00      	nop
 8000fb2:	3708      	adds	r7, #8
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}
 8000fb8:	40023800 	.word	0x40023800

08000fbc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b085      	sub	sp, #20
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	681b      	ldr	r3, [r3, #0]
 8000fc8:	4a0b      	ldr	r2, [pc, #44]	; (8000ff8 <HAL_CRC_MspInit+0x3c>)
 8000fca:	4293      	cmp	r3, r2
 8000fcc:	d10d      	bne.n	8000fea <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8000fce:	2300      	movs	r3, #0
 8000fd0:	60fb      	str	r3, [r7, #12]
 8000fd2:	4b0a      	ldr	r3, [pc, #40]	; (8000ffc <HAL_CRC_MspInit+0x40>)
 8000fd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fd6:	4a09      	ldr	r2, [pc, #36]	; (8000ffc <HAL_CRC_MspInit+0x40>)
 8000fd8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fdc:	6313      	str	r3, [r2, #48]	; 0x30
 8000fde:	4b07      	ldr	r3, [pc, #28]	; (8000ffc <HAL_CRC_MspInit+0x40>)
 8000fe0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8000fea:	bf00      	nop
 8000fec:	3714      	adds	r7, #20
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	40023000 	.word	0x40023000
 8000ffc:	40023800 	.word	0x40023800

08001000 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b088      	sub	sp, #32
 8001004:	af00      	add	r7, sp, #0
 8001006:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001008:	f107 030c 	add.w	r3, r7, #12
 800100c:	2200      	movs	r2, #0
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	605a      	str	r2, [r3, #4]
 8001012:	609a      	str	r2, [r3, #8]
 8001014:	60da      	str	r2, [r3, #12]
 8001016:	611a      	str	r2, [r3, #16]
  if(hrtc->Instance==RTC)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a0c      	ldr	r2, [pc, #48]	; (8001050 <HAL_RTC_MspInit+0x50>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d111      	bne.n	8001046 <HAL_RTC_MspInit+0x46>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001022:	2302      	movs	r3, #2
 8001024:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001026:	f44f 7300 	mov.w	r3, #512	; 0x200
 800102a:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800102c:	f107 030c 	add.w	r3, r7, #12
 8001030:	4618      	mov	r0, r3
 8001032:	f003 ff65 	bl	8004f00 <HAL_RCCEx_PeriphCLKConfig>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 800103c:	f7ff ff90 	bl	8000f60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001040:	4b04      	ldr	r3, [pc, #16]	; (8001054 <HAL_RTC_MspInit+0x54>)
 8001042:	2201      	movs	r2, #1
 8001044:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8001046:	bf00      	nop
 8001048:	3720      	adds	r7, #32
 800104a:	46bd      	mov	sp, r7
 800104c:	bd80      	pop	{r7, pc}
 800104e:	bf00      	nop
 8001050:	40002800 	.word	0x40002800
 8001054:	42470e3c 	.word	0x42470e3c

08001058 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	4a0e      	ldr	r2, [pc, #56]	; (80010a0 <HAL_TIM_Base_MspInit+0x48>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d115      	bne.n	8001096 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800106a:	2300      	movs	r3, #0
 800106c:	60fb      	str	r3, [r7, #12]
 800106e:	4b0d      	ldr	r3, [pc, #52]	; (80010a4 <HAL_TIM_Base_MspInit+0x4c>)
 8001070:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001072:	4a0c      	ldr	r2, [pc, #48]	; (80010a4 <HAL_TIM_Base_MspInit+0x4c>)
 8001074:	f043 0302 	orr.w	r3, r3, #2
 8001078:	6413      	str	r3, [r2, #64]	; 0x40
 800107a:	4b0a      	ldr	r3, [pc, #40]	; (80010a4 <HAL_TIM_Base_MspInit+0x4c>)
 800107c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800107e:	f003 0302 	and.w	r3, r3, #2
 8001082:	60fb      	str	r3, [r7, #12]
 8001084:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001086:	2200      	movs	r2, #0
 8001088:	2100      	movs	r1, #0
 800108a:	201d      	movs	r0, #29
 800108c:	f001 fbd9 	bl	8002842 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001090:	201d      	movs	r0, #29
 8001092:	f001 fbf2 	bl	800287a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001096:	bf00      	nop
 8001098:	3710      	adds	r7, #16
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}
 800109e:	bf00      	nop
 80010a0:	40000400 	.word	0x40000400
 80010a4:	40023800 	.word	0x40023800

080010a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010ac:	e7fe      	b.n	80010ac <NMI_Handler+0x4>

080010ae <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010ae:	b480      	push	{r7}
 80010b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010b2:	e7fe      	b.n	80010b2 <HardFault_Handler+0x4>

080010b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010b8:	e7fe      	b.n	80010b8 <MemManage_Handler+0x4>

080010ba <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010ba:	b480      	push	{r7}
 80010bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010be:	e7fe      	b.n	80010be <BusFault_Handler+0x4>

080010c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010c0:	b480      	push	{r7}
 80010c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010c4:	e7fe      	b.n	80010c4 <UsageFault_Handler+0x4>

080010c6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010c6:	b480      	push	{r7}
 80010c8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010ca:	bf00      	nop
 80010cc:	46bd      	mov	sp, r7
 80010ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d2:	4770      	bx	lr

080010d4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010d8:	bf00      	nop
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr

080010e2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010e2:	b480      	push	{r7}
 80010e4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010e6:	bf00      	nop
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr

080010f0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010f4:	f001 fa86 	bl	8002604 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010f8:	bf00      	nop
 80010fa:	bd80      	pop	{r7, pc}

080010fc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80010fc:	b580      	push	{r7, lr}
 80010fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001100:	4802      	ldr	r0, [pc, #8]	; (800110c <DMA1_Stream5_IRQHandler+0x10>)
 8001102:	f001 fcf7 	bl	8002af4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001106:	bf00      	nop
 8001108:	bd80      	pop	{r7, pc}
 800110a:	bf00      	nop
 800110c:	20000204 	.word	0x20000204

08001110 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8001114:	4802      	ldr	r0, [pc, #8]	; (8001120 <TIM3_IRQHandler+0x10>)
 8001116:	f004 fbce 	bl	80058b6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	20000118 	.word	0x20000118

08001124 <BSP_I2C1_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C1_Init(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 800112a:	2300      	movs	r3, #0
 800112c:	607b      	str	r3, [r7, #4]

  hi2c1.Instance  = I2C1;
 800112e:	4b13      	ldr	r3, [pc, #76]	; (800117c <BSP_I2C1_Init+0x58>)
 8001130:	4a13      	ldr	r2, [pc, #76]	; (8001180 <BSP_I2C1_Init+0x5c>)
 8001132:	601a      	str	r2, [r3, #0]

  if(I2C1InitCounter++ == 0)
 8001134:	4b13      	ldr	r3, [pc, #76]	; (8001184 <BSP_I2C1_Init+0x60>)
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	1c5a      	adds	r2, r3, #1
 800113a:	4912      	ldr	r1, [pc, #72]	; (8001184 <BSP_I2C1_Init+0x60>)
 800113c:	600a      	str	r2, [r1, #0]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d117      	bne.n	8001172 <BSP_I2C1_Init+0x4e>
  {
    if (HAL_I2C_GetState(&hi2c1) == HAL_I2C_STATE_RESET)
 8001142:	480e      	ldr	r0, [pc, #56]	; (800117c <BSP_I2C1_Init+0x58>)
 8001144:	f002 fe76 	bl	8003e34 <HAL_I2C_GetState>
 8001148:	4603      	mov	r3, r0
 800114a:	2b00      	cmp	r3, #0
 800114c:	d111      	bne.n	8001172 <BSP_I2C1_Init+0x4e>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C1_MspInit(&hi2c1);
 800114e:	480b      	ldr	r0, [pc, #44]	; (800117c <BSP_I2C1_Init+0x58>)
 8001150:	f000 f8e2 	bl	8001318 <I2C1_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	2b00      	cmp	r3, #0
 8001158:	d10b      	bne.n	8001172 <BSP_I2C1_Init+0x4e>
      {
        /* Init the I2C */
        if(MX_I2C1_Init(&hi2c1) != HAL_OK)
 800115a:	4808      	ldr	r0, [pc, #32]	; (800117c <BSP_I2C1_Init+0x58>)
 800115c:	f000 f8a8 	bl	80012b0 <MX_I2C1_Init>
 8001160:	4603      	mov	r3, r0
 8001162:	2b00      	cmp	r3, #0
 8001164:	d003      	beq.n	800116e <BSP_I2C1_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8001166:	f06f 0307 	mvn.w	r3, #7
 800116a:	607b      	str	r3, [r7, #4]
 800116c:	e001      	b.n	8001172 <BSP_I2C1_Init+0x4e>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 800116e:	2300      	movs	r3, #0
 8001170:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 8001172:	687b      	ldr	r3, [r7, #4]
}
 8001174:	4618      	mov	r0, r3
 8001176:	3708      	adds	r7, #8
 8001178:	46bd      	mov	sp, r7
 800117a:	bd80      	pop	{r7, pc}
 800117c:	20000160 	.word	0x20000160
 8001180:	40005400 	.word	0x40005400
 8001184:	200001b4 	.word	0x200001b4

08001188 <BSP_I2C1_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C1_DeInit(void)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 800118e:	2300      	movs	r3, #0
 8001190:	607b      	str	r3, [r7, #4]

  if (I2C1InitCounter > 0)
 8001192:	4b0f      	ldr	r3, [pc, #60]	; (80011d0 <BSP_I2C1_DeInit+0x48>)
 8001194:	681b      	ldr	r3, [r3, #0]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d014      	beq.n	80011c4 <BSP_I2C1_DeInit+0x3c>
  {
    if (--I2C1InitCounter == 0)
 800119a:	4b0d      	ldr	r3, [pc, #52]	; (80011d0 <BSP_I2C1_DeInit+0x48>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	3b01      	subs	r3, #1
 80011a0:	4a0b      	ldr	r2, [pc, #44]	; (80011d0 <BSP_I2C1_DeInit+0x48>)
 80011a2:	6013      	str	r3, [r2, #0]
 80011a4:	4b0a      	ldr	r3, [pc, #40]	; (80011d0 <BSP_I2C1_DeInit+0x48>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d10b      	bne.n	80011c4 <BSP_I2C1_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C1_MspDeInit(&hi2c1);
 80011ac:	4809      	ldr	r0, [pc, #36]	; (80011d4 <BSP_I2C1_DeInit+0x4c>)
 80011ae:	f000 f8fd 	bl	80013ac <I2C1_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c1) != HAL_OK)
 80011b2:	4808      	ldr	r0, [pc, #32]	; (80011d4 <BSP_I2C1_DeInit+0x4c>)
 80011b4:	f002 face 	bl	8003754 <HAL_I2C_DeInit>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d002      	beq.n	80011c4 <BSP_I2C1_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 80011be:	f06f 0307 	mvn.w	r3, #7
 80011c2:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 80011c4:	687b      	ldr	r3, [r7, #4]
}
 80011c6:	4618      	mov	r0, r3
 80011c8:	3708      	adds	r7, #8
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	200001b4 	.word	0x200001b4
 80011d4:	20000160 	.word	0x20000160

080011d8 <BSP_I2C1_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C1_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08a      	sub	sp, #40	; 0x28
 80011dc:	af04      	add	r7, sp, #16
 80011de:	60ba      	str	r2, [r7, #8]
 80011e0:	461a      	mov	r2, r3
 80011e2:	4603      	mov	r3, r0
 80011e4:	81fb      	strh	r3, [r7, #14]
 80011e6:	460b      	mov	r3, r1
 80011e8:	81bb      	strh	r3, [r7, #12]
 80011ea:	4613      	mov	r3, r2
 80011ec:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 80011ee:	2300      	movs	r3, #0
 80011f0:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c1, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 80011f2:	89ba      	ldrh	r2, [r7, #12]
 80011f4:	89f9      	ldrh	r1, [r7, #14]
 80011f6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011fa:	9302      	str	r3, [sp, #8]
 80011fc:	88fb      	ldrh	r3, [r7, #6]
 80011fe:	9301      	str	r3, [sp, #4]
 8001200:	68bb      	ldr	r3, [r7, #8]
 8001202:	9300      	str	r3, [sp, #0]
 8001204:	2301      	movs	r3, #1
 8001206:	480c      	ldr	r0, [pc, #48]	; (8001238 <BSP_I2C1_WriteReg+0x60>)
 8001208:	f002 fae8 	bl	80037dc <HAL_I2C_Mem_Write>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d00c      	beq.n	800122c <BSP_I2C1_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 8001212:	4809      	ldr	r0, [pc, #36]	; (8001238 <BSP_I2C1_WriteReg+0x60>)
 8001214:	f002 fe1c 	bl	8003e50 <HAL_I2C_GetError>
 8001218:	4603      	mov	r3, r0
 800121a:	2b04      	cmp	r3, #4
 800121c:	d103      	bne.n	8001226 <BSP_I2C1_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 800121e:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8001222:	617b      	str	r3, [r7, #20]
 8001224:	e002      	b.n	800122c <BSP_I2C1_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8001226:	f06f 0303 	mvn.w	r3, #3
 800122a:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 800122c:	697b      	ldr	r3, [r7, #20]
}
 800122e:	4618      	mov	r0, r3
 8001230:	3718      	adds	r7, #24
 8001232:	46bd      	mov	sp, r7
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	20000160 	.word	0x20000160

0800123c <BSP_I2C1_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C1_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b08a      	sub	sp, #40	; 0x28
 8001240:	af04      	add	r7, sp, #16
 8001242:	60ba      	str	r2, [r7, #8]
 8001244:	461a      	mov	r2, r3
 8001246:	4603      	mov	r3, r0
 8001248:	81fb      	strh	r3, [r7, #14]
 800124a:	460b      	mov	r3, r1
 800124c:	81bb      	strh	r3, [r7, #12]
 800124e:	4613      	mov	r3, r2
 8001250:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8001252:	2300      	movs	r3, #0
 8001254:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c1, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C1_POLL_TIMEOUT) != HAL_OK)
 8001256:	89ba      	ldrh	r2, [r7, #12]
 8001258:	89f9      	ldrh	r1, [r7, #14]
 800125a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800125e:	9302      	str	r3, [sp, #8]
 8001260:	88fb      	ldrh	r3, [r7, #6]
 8001262:	9301      	str	r3, [sp, #4]
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	9300      	str	r3, [sp, #0]
 8001268:	2301      	movs	r3, #1
 800126a:	480c      	ldr	r0, [pc, #48]	; (800129c <BSP_I2C1_ReadReg+0x60>)
 800126c:	f002 fbb0 	bl	80039d0 <HAL_I2C_Mem_Read>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d00c      	beq.n	8001290 <BSP_I2C1_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c1) == HAL_I2C_ERROR_AF)
 8001276:	4809      	ldr	r0, [pc, #36]	; (800129c <BSP_I2C1_ReadReg+0x60>)
 8001278:	f002 fdea 	bl	8003e50 <HAL_I2C_GetError>
 800127c:	4603      	mov	r3, r0
 800127e:	2b04      	cmp	r3, #4
 8001280:	d103      	bne.n	800128a <BSP_I2C1_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8001282:	f06f 0365 	mvn.w	r3, #101	; 0x65
 8001286:	617b      	str	r3, [r7, #20]
 8001288:	e002      	b.n	8001290 <BSP_I2C1_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800128a:	f06f 0303 	mvn.w	r3, #3
 800128e:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8001290:	697b      	ldr	r3, [r7, #20]
}
 8001292:	4618      	mov	r0, r3
 8001294:	3718      	adds	r7, #24
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	20000160 	.word	0x20000160

080012a0 <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 80012a0:	b580      	push	{r7, lr}
 80012a2:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80012a4:	f001 f9c2 	bl	800262c <HAL_GetTick>
 80012a8:	4603      	mov	r3, r0
}
 80012aa:	4618      	mov	r0, r3
 80012ac:	bd80      	pop	{r7, pc}
	...

080012b0 <MX_I2C1_Init>:

/* I2C1 init function */

__weak HAL_StatusTypeDef MX_I2C1_Init(I2C_HandleTypeDef* hi2c)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b084      	sub	sp, #16
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80012b8:	2300      	movs	r3, #0
 80012ba:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C1;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	4a14      	ldr	r2, [pc, #80]	; (8001310 <MX_I2C1_Init+0x60>)
 80012c0:	601a      	str	r2, [r3, #0]
  hi2c->Init.ClockSpeed = 400000;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	4a13      	ldr	r2, [pc, #76]	; (8001314 <MX_I2C1_Init+0x64>)
 80012c6:	605a      	str	r2, [r3, #4]
  hi2c->Init.DutyCycle = I2C_DUTYCYCLE_2;
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	2200      	movs	r2, #0
 80012cc:	609a      	str	r2, [r3, #8]
  hi2c->Init.OwnAddress1 = 0;
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	2200      	movs	r2, #0
 80012d2:	60da      	str	r2, [r3, #12]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80012da:	611a      	str	r2, [r3, #16]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	2200      	movs	r2, #0
 80012e0:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2 = 0;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	2200      	movs	r2, #0
 80012e6:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2200      	movs	r2, #0
 80012ec:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	2200      	movs	r2, #0
 80012f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 80012f4:	6878      	ldr	r0, [r7, #4]
 80012f6:	f002 f8e9 	bl	80034cc <HAL_I2C_Init>
 80012fa:	4603      	mov	r3, r0
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d001      	beq.n	8001304 <MX_I2C1_Init+0x54>
  {
    ret = HAL_ERROR;
 8001300:	2301      	movs	r3, #1
 8001302:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8001304:	7bfb      	ldrb	r3, [r7, #15]
}
 8001306:	4618      	mov	r0, r3
 8001308:	3710      	adds	r7, #16
 800130a:	46bd      	mov	sp, r7
 800130c:	bd80      	pop	{r7, pc}
 800130e:	bf00      	nop
 8001310:	40005400 	.word	0x40005400
 8001314:	00061a80 	.word	0x00061a80

08001318 <I2C1_MspInit>:

static void I2C1_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001318:	b580      	push	{r7, lr}
 800131a:	b08a      	sub	sp, #40	; 0x28
 800131c:	af00      	add	r7, sp, #0
 800131e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001320:	2300      	movs	r3, #0
 8001322:	613b      	str	r3, [r7, #16]
 8001324:	4b1f      	ldr	r3, [pc, #124]	; (80013a4 <I2C1_MspInit+0x8c>)
 8001326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001328:	4a1e      	ldr	r2, [pc, #120]	; (80013a4 <I2C1_MspInit+0x8c>)
 800132a:	f043 0302 	orr.w	r3, r3, #2
 800132e:	6313      	str	r3, [r2, #48]	; 0x30
 8001330:	4b1c      	ldr	r3, [pc, #112]	; (80013a4 <I2C1_MspInit+0x8c>)
 8001332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001334:	f003 0302 	and.w	r3, r3, #2
 8001338:	613b      	str	r3, [r7, #16]
 800133a:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C1_SCL_GPIO_PIN;
 800133c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001340:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001342:	2312      	movs	r3, #18
 8001344:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001346:	2300      	movs	r3, #0
 8001348:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800134a:	2303      	movs	r3, #3
 800134c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C1_SCL_GPIO_AF;
 800134e:	2304      	movs	r3, #4
 8001350:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C1_SCL_GPIO_PORT, &GPIO_InitStruct);
 8001352:	f107 0314 	add.w	r3, r7, #20
 8001356:	4619      	mov	r1, r3
 8001358:	4813      	ldr	r0, [pc, #76]	; (80013a8 <I2C1_MspInit+0x90>)
 800135a:	f001 fe35 	bl	8002fc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C1_SDA_GPIO_PIN;
 800135e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001362:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001364:	2312      	movs	r3, #18
 8001366:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001368:	2300      	movs	r3, #0
 800136a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800136c:	2303      	movs	r3, #3
 800136e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_I2C1_SDA_GPIO_AF;
 8001370:	2304      	movs	r3, #4
 8001372:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_I2C1_SDA_GPIO_PORT, &GPIO_InitStruct);
 8001374:	f107 0314 	add.w	r3, r7, #20
 8001378:	4619      	mov	r1, r3
 800137a:	480b      	ldr	r0, [pc, #44]	; (80013a8 <I2C1_MspInit+0x90>)
 800137c:	f001 fe24 	bl	8002fc8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001380:	2300      	movs	r3, #0
 8001382:	60fb      	str	r3, [r7, #12]
 8001384:	4b07      	ldr	r3, [pc, #28]	; (80013a4 <I2C1_MspInit+0x8c>)
 8001386:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001388:	4a06      	ldr	r2, [pc, #24]	; (80013a4 <I2C1_MspInit+0x8c>)
 800138a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800138e:	6413      	str	r3, [r2, #64]	; 0x40
 8001390:	4b04      	ldr	r3, [pc, #16]	; (80013a4 <I2C1_MspInit+0x8c>)
 8001392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001394:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001398:	60fb      	str	r3, [r7, #12]
 800139a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
}
 800139c:	bf00      	nop
 800139e:	3728      	adds	r7, #40	; 0x28
 80013a0:	46bd      	mov	sp, r7
 80013a2:	bd80      	pop	{r7, pc}
 80013a4:	40023800 	.word	0x40023800
 80013a8:	40020400 	.word	0x40020400

080013ac <I2C1_MspDeInit>:

static void I2C1_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C1_MspDeInit 0 */

  /* USER CODE END I2C1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C1_CLK_DISABLE();
 80013b4:	4b09      	ldr	r3, [pc, #36]	; (80013dc <I2C1_MspDeInit+0x30>)
 80013b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80013b8:	4a08      	ldr	r2, [pc, #32]	; (80013dc <I2C1_MspDeInit+0x30>)
 80013ba:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80013be:	6413      	str	r3, [r2, #64]	; 0x40

    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C1_SCL_GPIO_PORT, BUS_I2C1_SCL_GPIO_PIN);
 80013c0:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013c4:	4806      	ldr	r0, [pc, #24]	; (80013e0 <I2C1_MspDeInit+0x34>)
 80013c6:	f001 ff83 	bl	80032d0 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C1_SDA_GPIO_PORT, BUS_I2C1_SDA_GPIO_PIN);
 80013ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013ce:	4804      	ldr	r0, [pc, #16]	; (80013e0 <I2C1_MspDeInit+0x34>)
 80013d0:	f001 ff7e 	bl	80032d0 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C1_MspDeInit 1 */

  /* USER CODE END I2C1_MspDeInit 1 */
}
 80013d4:	bf00      	nop
 80013d6:	3708      	adds	r7, #8
 80013d8:	46bd      	mov	sp, r7
 80013da:	bd80      	pop	{r7, pc}
 80013dc:	40023800 	.word	0x40023800
 80013e0:	40020400 	.word	0x40020400

080013e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80013e4:	b580      	push	{r7, lr}
 80013e6:	b086      	sub	sp, #24
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013ec:	4a14      	ldr	r2, [pc, #80]	; (8001440 <_sbrk+0x5c>)
 80013ee:	4b15      	ldr	r3, [pc, #84]	; (8001444 <_sbrk+0x60>)
 80013f0:	1ad3      	subs	r3, r2, r3
 80013f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013f8:	4b13      	ldr	r3, [pc, #76]	; (8001448 <_sbrk+0x64>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d102      	bne.n	8001406 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001400:	4b11      	ldr	r3, [pc, #68]	; (8001448 <_sbrk+0x64>)
 8001402:	4a12      	ldr	r2, [pc, #72]	; (800144c <_sbrk+0x68>)
 8001404:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001406:	4b10      	ldr	r3, [pc, #64]	; (8001448 <_sbrk+0x64>)
 8001408:	681a      	ldr	r2, [r3, #0]
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	4413      	add	r3, r2
 800140e:	693a      	ldr	r2, [r7, #16]
 8001410:	429a      	cmp	r2, r3
 8001412:	d207      	bcs.n	8001424 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001414:	f008 fa0a 	bl	800982c <__errno>
 8001418:	4603      	mov	r3, r0
 800141a:	220c      	movs	r2, #12
 800141c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800141e:	f04f 33ff 	mov.w	r3, #4294967295
 8001422:	e009      	b.n	8001438 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001424:	4b08      	ldr	r3, [pc, #32]	; (8001448 <_sbrk+0x64>)
 8001426:	681b      	ldr	r3, [r3, #0]
 8001428:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800142a:	4b07      	ldr	r3, [pc, #28]	; (8001448 <_sbrk+0x64>)
 800142c:	681a      	ldr	r2, [r3, #0]
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4413      	add	r3, r2
 8001432:	4a05      	ldr	r2, [pc, #20]	; (8001448 <_sbrk+0x64>)
 8001434:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001436:	68fb      	ldr	r3, [r7, #12]
}
 8001438:	4618      	mov	r0, r3
 800143a:	3718      	adds	r7, #24
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	20018000 	.word	0x20018000
 8001444:	00000400 	.word	0x00000400
 8001448:	200001b8 	.word	0x200001b8
 800144c:	20000c18 	.word	0x20000c18

08001450 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001450:	b480      	push	{r7}
 8001452:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001454:	4b06      	ldr	r3, [pc, #24]	; (8001470 <SystemInit+0x20>)
 8001456:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800145a:	4a05      	ldr	r2, [pc, #20]	; (8001470 <SystemInit+0x20>)
 800145c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001460:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001464:	bf00      	nop
 8001466:	46bd      	mov	sp, r7
 8001468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop
 8001470:	e000ed00 	.word	0xe000ed00

08001474 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001474:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014ac <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001478:	f7ff ffea 	bl	8001450 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800147c:	480c      	ldr	r0, [pc, #48]	; (80014b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800147e:	490d      	ldr	r1, [pc, #52]	; (80014b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001480:	4a0d      	ldr	r2, [pc, #52]	; (80014b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001482:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001484:	e002      	b.n	800148c <LoopCopyDataInit>

08001486 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001486:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001488:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800148a:	3304      	adds	r3, #4

0800148c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800148c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800148e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001490:	d3f9      	bcc.n	8001486 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001492:	4a0a      	ldr	r2, [pc, #40]	; (80014bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001494:	4c0a      	ldr	r4, [pc, #40]	; (80014c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001496:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001498:	e001      	b.n	800149e <LoopFillZerobss>

0800149a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800149a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800149c:	3204      	adds	r2, #4

0800149e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800149e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014a0:	d3fb      	bcc.n	800149a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80014a2:	f008 f9c9 	bl	8009838 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014a6:	f7ff fbd7 	bl	8000c58 <main>
  bx  lr    
 80014aa:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80014ac:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80014b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014b4:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 80014b8:	0800a384 	.word	0x0800a384
  ldr r2, =_sbss
 80014bc:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 80014c0:	20000c14 	.word	0x20000c14

080014c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014c4:	e7fe      	b.n	80014c4 <ADC_IRQHandler>
	...

080014c8 <STHS34PF80_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_RegisterBusIO(STHS34PF80_Object_t *pObj, STHS34PF80_IO_t *pIO)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (pObj == NULL)
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d103      	bne.n	80014e0 <STHS34PF80_RegisterBusIO+0x18>
  {
    ret = STHS34PF80_ERROR;
 80014d8:	f04f 33ff 	mov.w	r3, #4294967295
 80014dc:	60fb      	str	r3, [r7, #12]
 80014de:	e034      	b.n	800154a <STHS34PF80_RegisterBusIO+0x82>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	681a      	ldr	r2, [r3, #0]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	685a      	ldr	r2, [r3, #4]
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 80014f0:	683b      	ldr	r3, [r7, #0]
 80014f2:	689a      	ldr	r2, [r3, #8]
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	7b1a      	ldrb	r2, [r3, #12]
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	691a      	ldr	r2, [r3, #16]
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	695a      	ldr	r2, [r3, #20]
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	699a      	ldr	r2, [r3, #24]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	4a0e      	ldr	r2, [pc, #56]	; (8001554 <STHS34PF80_RegisterBusIO+0x8c>)
 800151c:	625a      	str	r2, [r3, #36]	; 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	4a0d      	ldr	r2, [pc, #52]	; (8001558 <STHS34PF80_RegisterBusIO+0x90>)
 8001522:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 8001524:	683b      	ldr	r3, [r7, #0]
 8001526:	69da      	ldr	r2, [r3, #28]
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	629a      	str	r2, [r3, #40]	; 0x28
    pObj->Ctx.handle    = pObj;
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	687a      	ldr	r2, [r7, #4]
 8001530:	62da      	str	r2, [r3, #44]	; 0x2c

    if (pObj->IO.Init != NULL)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	2b00      	cmp	r3, #0
 8001538:	d004      	beq.n	8001544 <STHS34PF80_RegisterBusIO+0x7c>
    {
      ret = pObj->IO.Init();
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	681b      	ldr	r3, [r3, #0]
 800153e:	4798      	blx	r3
 8001540:	60f8      	str	r0, [r7, #12]
 8001542:	e002      	b.n	800154a <STHS34PF80_RegisterBusIO+0x82>
    }
    else
    {
      ret = STHS34PF80_ERROR;
 8001544:	f04f 33ff 	mov.w	r3, #4294967295
 8001548:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800154a:	68fb      	ldr	r3, [r7, #12]
}
 800154c:	4618      	mov	r0, r3
 800154e:	3710      	adds	r7, #16
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	08001bc5 	.word	0x08001bc5
 8001558:	08001bfb 	.word	0x08001bfb

0800155c <STHS34PF80_Init>:
  * @brief  Initialize the STHS34PF80 sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_Init(STHS34PF80_Object_t *pObj)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	b082      	sub	sp, #8
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 0U)
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800156a:	2b00      	cmp	r3, #0
 800156c:	d11b      	bne.n	80015a6 <STHS34PF80_Init+0x4a>
  {
    /* Set default ODR */
    pObj->temp_odr = 1.0f;
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001574:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable BDU */
    if (sths34pf80_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != STHS34PF80_OK)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	3320      	adds	r3, #32
 800157a:	2101      	movs	r1, #1
 800157c:	4618      	mov	r0, r3
 800157e:	f000 fd59 	bl	8002034 <sths34pf80_block_data_update_set>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d002      	beq.n	800158e <STHS34PF80_Init+0x32>
    {
      return STHS34PF80_ERROR;
 8001588:	f04f 33ff 	mov.w	r3, #4294967295
 800158c:	e010      	b.n	80015b0 <STHS34PF80_Init+0x54>
    }

    /* Put the component in standby mode. */
    if (sths34pf80_tmos_odr_set(&(pObj->Ctx), STHS34PF80_TMOS_ODR_OFF) != STHS34PF80_OK)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	3320      	adds	r3, #32
 8001592:	2100      	movs	r1, #0
 8001594:	4618      	mov	r0, r3
 8001596:	f000 fc7d 	bl	8001e94 <sths34pf80_tmos_odr_set>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d002      	beq.n	80015a6 <STHS34PF80_Init+0x4a>
    {
      return STHS34PF80_ERROR;
 80015a0:	f04f 33ff 	mov.w	r3, #4294967295
 80015a4:	e004      	b.n	80015b0 <STHS34PF80_Init+0x54>
    }
  }

  pObj->is_initialized = 1;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2201      	movs	r2, #1
 80015aa:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return STHS34PF80_OK;
 80015ae:	2300      	movs	r3, #0
}
 80015b0:	4618      	mov	r0, r3
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}

080015b8 <STHS34PF80_DeInit>:
  * @brief  Deinitialize the STHS34PF80 sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_DeInit(STHS34PF80_Object_t *pObj)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b082      	sub	sp, #8
 80015bc:	af00      	add	r7, sp, #0
 80015be:	6078      	str	r0, [r7, #4]
  if (pObj->is_initialized == 1U)
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d108      	bne.n	80015dc <STHS34PF80_DeInit+0x24>
  {
    /* Put the component in standby mode */
    if (STHS34PF80_TEMP_Disable(pObj) != STHS34PF80_OK)
 80015ca:	6878      	ldr	r0, [r7, #4]
 80015cc:	f000 f878 	bl	80016c0 <STHS34PF80_TEMP_Disable>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d002      	beq.n	80015dc <STHS34PF80_DeInit+0x24>
    {
      return STHS34PF80_ERROR;
 80015d6:	f04f 33ff 	mov.w	r3, #4294967295
 80015da:	e004      	b.n	80015e6 <STHS34PF80_DeInit+0x2e>
    }
  }

  pObj->is_initialized = 0;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2200      	movs	r2, #0
 80015e0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

  return STHS34PF80_OK;
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3708      	adds	r7, #8
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}

080015ee <STHS34PF80_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_ReadID(STHS34PF80_Object_t *pObj, uint8_t *Id)
{
 80015ee:	b580      	push	{r7, lr}
 80015f0:	b084      	sub	sp, #16
 80015f2:	af00      	add	r7, sp, #0
 80015f4:	6078      	str	r0, [r7, #4]
 80015f6:	6039      	str	r1, [r7, #0]
  uint8_t buf;

  if (sths34pf80_device_id_get(&(pObj->Ctx), &buf) != STHS34PF80_OK)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	3320      	adds	r3, #32
 80015fc:	f107 020f 	add.w	r2, r7, #15
 8001600:	4611      	mov	r1, r2
 8001602:	4618      	mov	r0, r3
 8001604:	f000 fb44 	bl	8001c90 <sths34pf80_device_id_get>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d002      	beq.n	8001614 <STHS34PF80_ReadID+0x26>
  {
    return STHS34PF80_ERROR;
 800160e:	f04f 33ff 	mov.w	r3, #4294967295
 8001612:	e003      	b.n	800161c <STHS34PF80_ReadID+0x2e>
  }

  *Id = buf;
 8001614:	7bfa      	ldrb	r2, [r7, #15]
 8001616:	683b      	ldr	r3, [r7, #0]
 8001618:	701a      	strb	r2, [r3, #0]

  return STHS34PF80_OK;
 800161a:	2300      	movs	r3, #0
}
 800161c:	4618      	mov	r0, r3
 800161e:	3710      	adds	r7, #16
 8001620:	46bd      	mov	sp, r7
 8001622:	bd80      	pop	{r7, pc}

08001624 <STHS34PF80_GetCapabilities>:
  * @param  pObj Component object pointer
  * @param  Capabilities pointer to STHS34PF80 sensor capabilities
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_GetCapabilities(STHS34PF80_Object_t *pObj, STHS34PF80_Capabilities_t *Capabilities)
{
 8001624:	b480      	push	{r7}
 8001626:	b083      	sub	sp, #12
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
 800162c:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  (void)(pObj);

  Capabilities->Humidity    = 0;
 800162e:	683b      	ldr	r3, [r7, #0]
 8001630:	2200      	movs	r2, #0
 8001632:	709a      	strb	r2, [r3, #2]
  Capabilities->Pressure    = 0;
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	2200      	movs	r2, #0
 8001638:	705a      	strb	r2, [r3, #1]
  Capabilities->Temperature = 1;
 800163a:	683b      	ldr	r3, [r7, #0]
 800163c:	2201      	movs	r2, #1
 800163e:	701a      	strb	r2, [r3, #0]
  Capabilities->Gas         = 0;
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	2200      	movs	r2, #0
 8001644:	70da      	strb	r2, [r3, #3]
  Capabilities->LowPower    = 0;
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	2200      	movs	r2, #0
 800164a:	711a      	strb	r2, [r3, #4]
  Capabilities->HumMaxOdr   = 0.0f;
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	f04f 0200 	mov.w	r2, #0
 8001652:	609a      	str	r2, [r3, #8]
  Capabilities->TempMaxOdr  = 30.0f;
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	4a08      	ldr	r2, [pc, #32]	; (8001678 <STHS34PF80_GetCapabilities+0x54>)
 8001658:	60da      	str	r2, [r3, #12]
  Capabilities->PressMaxOdr = 0.0f;
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	f04f 0200 	mov.w	r2, #0
 8001660:	611a      	str	r2, [r3, #16]
  Capabilities->GasMaxOdr   = 0.0f;
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	f04f 0200 	mov.w	r2, #0
 8001668:	615a      	str	r2, [r3, #20]
  return STHS34PF80_OK;
 800166a:	2300      	movs	r3, #0
}
 800166c:	4618      	mov	r0, r3
 800166e:	370c      	adds	r7, #12
 8001670:	46bd      	mov	sp, r7
 8001672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001676:	4770      	bx	lr
 8001678:	41f00000 	.word	0x41f00000

0800167c <STHS34PF80_TEMP_Enable>:
  * @brief  Enable the STHS34PF80 temperature sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_TEMP_Enable(STHS34PF80_Object_t *pObj)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->temp_is_enabled == 1U)
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800168a:	2b01      	cmp	r3, #1
 800168c:	d101      	bne.n	8001692 <STHS34PF80_TEMP_Enable+0x16>
  {
    return STHS34PF80_OK;
 800168e:	2300      	movs	r3, #0
 8001690:	e012      	b.n	80016b8 <STHS34PF80_TEMP_Enable+0x3c>
  }

  /* Power on the component and set the odr. */
  if (STHS34PF80_TEMP_SetOutputDataRate(pObj, pObj->temp_odr) != STHS34PF80_OK)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 8001698:	eeb0 0a67 	vmov.f32	s0, s15
 800169c:	6878      	ldr	r0, [r7, #4]
 800169e:	f000 f8a1 	bl	80017e4 <STHS34PF80_TEMP_SetOutputDataRate>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d002      	beq.n	80016ae <STHS34PF80_TEMP_Enable+0x32>
  {
    return STHS34PF80_ERROR;
 80016a8:	f04f 33ff 	mov.w	r3, #4294967295
 80016ac:	e004      	b.n	80016b8 <STHS34PF80_TEMP_Enable+0x3c>
  }

  pObj->temp_is_enabled = 1;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	2201      	movs	r2, #1
 80016b2:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return STHS34PF80_OK;
 80016b6:	2300      	movs	r3, #0
}
 80016b8:	4618      	mov	r0, r3
 80016ba:	3708      	adds	r7, #8
 80016bc:	46bd      	mov	sp, r7
 80016be:	bd80      	pop	{r7, pc}

080016c0 <STHS34PF80_TEMP_Disable>:
  * @brief  Disable the STHS34PF80 temperature sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_TEMP_Disable(STHS34PF80_Object_t *pObj)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  /* Check if the component is already disabled */
  if (pObj->temp_is_enabled == 0U)
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d101      	bne.n	80016d6 <STHS34PF80_TEMP_Disable+0x16>
  {
    return STHS34PF80_OK;
 80016d2:	2300      	movs	r3, #0
 80016d4:	e01c      	b.n	8001710 <STHS34PF80_TEMP_Disable+0x50>
  }

  /* Save the current odr. */
  if (STHS34PF80_TEMP_GetOutputDataRate(pObj, &pObj->temp_odr) != STHS34PF80_OK)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	3334      	adds	r3, #52	; 0x34
 80016da:	4619      	mov	r1, r3
 80016dc:	6878      	ldr	r0, [r7, #4]
 80016de:	f000 f81b 	bl	8001718 <STHS34PF80_TEMP_GetOutputDataRate>
 80016e2:	4603      	mov	r3, r0
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d002      	beq.n	80016ee <STHS34PF80_TEMP_Disable+0x2e>
  {
    return STHS34PF80_ERROR;
 80016e8:	f04f 33ff 	mov.w	r3, #4294967295
 80016ec:	e010      	b.n	8001710 <STHS34PF80_TEMP_Disable+0x50>
  }

  /* Put the component in standby mode. */
  if (sths34pf80_tmos_odr_set(&(pObj->Ctx), STHS34PF80_TMOS_ODR_OFF) != STHS34PF80_OK)
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	3320      	adds	r3, #32
 80016f2:	2100      	movs	r1, #0
 80016f4:	4618      	mov	r0, r3
 80016f6:	f000 fbcd 	bl	8001e94 <sths34pf80_tmos_odr_set>
 80016fa:	4603      	mov	r3, r0
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d002      	beq.n	8001706 <STHS34PF80_TEMP_Disable+0x46>
  {
    return STHS34PF80_ERROR;
 8001700:	f04f 33ff 	mov.w	r3, #4294967295
 8001704:	e004      	b.n	8001710 <STHS34PF80_TEMP_Disable+0x50>
  }

  pObj->temp_is_enabled = 0;
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2200      	movs	r2, #0
 800170a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31

  return STHS34PF80_OK;
 800170e:	2300      	movs	r3, #0
}
 8001710:	4618      	mov	r0, r3
 8001712:	3708      	adds	r7, #8
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}

08001718 <STHS34PF80_TEMP_GetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr pointer where the output data rate is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_TEMP_GetOutputDataRate(STHS34PF80_Object_t *pObj, float_t *Odr)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b084      	sub	sp, #16
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
 8001720:	6039      	str	r1, [r7, #0]
  int32_t ret = STHS34PF80_OK;
 8001722:	2300      	movs	r3, #0
 8001724:	60fb      	str	r3, [r7, #12]
  sths34pf80_tmos_odr_t odr_low_level;

  if (sths34pf80_tmos_odr_get(&(pObj->Ctx), &odr_low_level) != STHS34PF80_OK)
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	3320      	adds	r3, #32
 800172a:	f107 020b 	add.w	r2, r7, #11
 800172e:	4611      	mov	r1, r2
 8001730:	4618      	mov	r0, r3
 8001732:	f000 fc29 	bl	8001f88 <sths34pf80_tmos_odr_get>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d002      	beq.n	8001742 <STHS34PF80_TEMP_GetOutputDataRate+0x2a>
  {
    return STHS34PF80_ERROR;
 800173c:	f04f 33ff 	mov.w	r3, #4294967295
 8001740:	e048      	b.n	80017d4 <STHS34PF80_TEMP_GetOutputDataRate+0xbc>
  }

  switch (odr_low_level)
 8001742:	7afb      	ldrb	r3, [r7, #11]
 8001744:	2b08      	cmp	r3, #8
 8001746:	d840      	bhi.n	80017ca <STHS34PF80_TEMP_GetOutputDataRate+0xb2>
 8001748:	a201      	add	r2, pc, #4	; (adr r2, 8001750 <STHS34PF80_TEMP_GetOutputDataRate+0x38>)
 800174a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800174e:	bf00      	nop
 8001750:	08001775 	.word	0x08001775
 8001754:	0800177f 	.word	0x0800177f
 8001758:	08001789 	.word	0x08001789
 800175c:	08001793 	.word	0x08001793
 8001760:	0800179d 	.word	0x0800179d
 8001764:	080017a7 	.word	0x080017a7
 8001768:	080017b1 	.word	0x080017b1
 800176c:	080017bb 	.word	0x080017bb
 8001770:	080017c3 	.word	0x080017c3
  {
    case STHS34PF80_TMOS_ODR_OFF:
      *Odr = 0.0f;
 8001774:	683b      	ldr	r3, [r7, #0]
 8001776:	f04f 0200 	mov.w	r2, #0
 800177a:	601a      	str	r2, [r3, #0]
      break;
 800177c:	e029      	b.n	80017d2 <STHS34PF80_TEMP_GetOutputDataRate+0xba>

    case STHS34PF80_TMOS_ODR_AT_0Hz25:
      *Odr = 0.25f;
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 8001784:	601a      	str	r2, [r3, #0]
      break;
 8001786:	e024      	b.n	80017d2 <STHS34PF80_TEMP_GetOutputDataRate+0xba>

    case STHS34PF80_TMOS_ODR_AT_0Hz50:
      *Odr = 0.5f;
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 800178e:	601a      	str	r2, [r3, #0]
      break;
 8001790:	e01f      	b.n	80017d2 <STHS34PF80_TEMP_GetOutputDataRate+0xba>

    case STHS34PF80_TMOS_ODR_AT_1Hz:
      *Odr = 1.0f;
 8001792:	683b      	ldr	r3, [r7, #0]
 8001794:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001798:	601a      	str	r2, [r3, #0]
      break;
 800179a:	e01a      	b.n	80017d2 <STHS34PF80_TEMP_GetOutputDataRate+0xba>

    case STHS34PF80_TMOS_ODR_AT_2Hz:
      *Odr = 2.0f;
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80017a2:	601a      	str	r2, [r3, #0]
      break;
 80017a4:	e015      	b.n	80017d2 <STHS34PF80_TEMP_GetOutputDataRate+0xba>

    case STHS34PF80_TMOS_ODR_AT_4Hz:
      *Odr = 4.0f;
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	f04f 4281 	mov.w	r2, #1082130432	; 0x40800000
 80017ac:	601a      	str	r2, [r3, #0]
      break;
 80017ae:	e010      	b.n	80017d2 <STHS34PF80_TEMP_GetOutputDataRate+0xba>

    case STHS34PF80_TMOS_ODR_AT_8Hz:
      *Odr = 8.0f;
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
 80017b6:	601a      	str	r2, [r3, #0]
      break;
 80017b8:	e00b      	b.n	80017d2 <STHS34PF80_TEMP_GetOutputDataRate+0xba>

    case STHS34PF80_TMOS_ODR_AT_15Hz:
      *Odr = 15.0f;
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	4a07      	ldr	r2, [pc, #28]	; (80017dc <STHS34PF80_TEMP_GetOutputDataRate+0xc4>)
 80017be:	601a      	str	r2, [r3, #0]
      break;
 80017c0:	e007      	b.n	80017d2 <STHS34PF80_TEMP_GetOutputDataRate+0xba>

    case STHS34PF80_TMOS_ODR_AT_30Hz:
      *Odr = 30.0f;
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	4a06      	ldr	r2, [pc, #24]	; (80017e0 <STHS34PF80_TEMP_GetOutputDataRate+0xc8>)
 80017c6:	601a      	str	r2, [r3, #0]
      break;
 80017c8:	e003      	b.n	80017d2 <STHS34PF80_TEMP_GetOutputDataRate+0xba>

    default:
      ret = STHS34PF80_ERROR;
 80017ca:	f04f 33ff 	mov.w	r3, #4294967295
 80017ce:	60fb      	str	r3, [r7, #12]
      break;
 80017d0:	bf00      	nop
  }

  return ret;
 80017d2:	68fb      	ldr	r3, [r7, #12]
}
 80017d4:	4618      	mov	r0, r3
 80017d6:	3710      	adds	r7, #16
 80017d8:	46bd      	mov	sp, r7
 80017da:	bd80      	pop	{r7, pc}
 80017dc:	41700000 	.word	0x41700000
 80017e0:	41f00000 	.word	0x41f00000

080017e4 <STHS34PF80_TEMP_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_TEMP_SetOutputDataRate(STHS34PF80_Object_t *pObj, float_t Odr)
{
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af00      	add	r7, sp, #0
 80017ea:	6078      	str	r0, [r7, #4]
 80017ec:	ed87 0a00 	vstr	s0, [r7]
  sths34pf80_tmos_odr_t new_odr;

  new_odr = (Odr <= 0.25f) ? STHS34PF80_TMOS_ODR_AT_0Hz25
            : (Odr <= 0.5f) ? STHS34PF80_TMOS_ODR_AT_0Hz50
 80017f0:	edd7 7a00 	vldr	s15, [r7]
 80017f4:	eeb5 7a00 	vmov.f32	s14, #80	; 0x3e800000  0.250
 80017f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001800:	d801      	bhi.n	8001806 <STHS34PF80_TEMP_SetOutputDataRate+0x22>
 8001802:	2301      	movs	r3, #1
 8001804:	e042      	b.n	800188c <STHS34PF80_TEMP_SetOutputDataRate+0xa8>
 8001806:	edd7 7a00 	vldr	s15, [r7]
 800180a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800180e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001812:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001816:	d801      	bhi.n	800181c <STHS34PF80_TEMP_SetOutputDataRate+0x38>
 8001818:	2302      	movs	r3, #2
 800181a:	e037      	b.n	800188c <STHS34PF80_TEMP_SetOutputDataRate+0xa8>
 800181c:	edd7 7a00 	vldr	s15, [r7]
 8001820:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001824:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001828:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800182c:	d801      	bhi.n	8001832 <STHS34PF80_TEMP_SetOutputDataRate+0x4e>
 800182e:	2303      	movs	r3, #3
 8001830:	e02c      	b.n	800188c <STHS34PF80_TEMP_SetOutputDataRate+0xa8>
 8001832:	edd7 7a00 	vldr	s15, [r7]
 8001836:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800183a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800183e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001842:	d801      	bhi.n	8001848 <STHS34PF80_TEMP_SetOutputDataRate+0x64>
 8001844:	2304      	movs	r3, #4
 8001846:	e021      	b.n	800188c <STHS34PF80_TEMP_SetOutputDataRate+0xa8>
 8001848:	edd7 7a00 	vldr	s15, [r7]
 800184c:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001850:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001858:	d801      	bhi.n	800185e <STHS34PF80_TEMP_SetOutputDataRate+0x7a>
 800185a:	2305      	movs	r3, #5
 800185c:	e016      	b.n	800188c <STHS34PF80_TEMP_SetOutputDataRate+0xa8>
 800185e:	edd7 7a00 	vldr	s15, [r7]
 8001862:	eeb2 7a00 	vmov.f32	s14, #32	; 0x41000000  8.0
 8001866:	eef4 7ac7 	vcmpe.f32	s15, s14
 800186a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800186e:	d801      	bhi.n	8001874 <STHS34PF80_TEMP_SetOutputDataRate+0x90>
 8001870:	2306      	movs	r3, #6
 8001872:	e00b      	b.n	800188c <STHS34PF80_TEMP_SetOutputDataRate+0xa8>
 8001874:	edd7 7a00 	vldr	s15, [r7]
 8001878:	eeb2 7a0e 	vmov.f32	s14, #46	; 0x41700000  15.0
 800187c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001880:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001884:	d801      	bhi.n	800188a <STHS34PF80_TEMP_SetOutputDataRate+0xa6>
 8001886:	2307      	movs	r3, #7
 8001888:	e000      	b.n	800188c <STHS34PF80_TEMP_SetOutputDataRate+0xa8>
 800188a:	2308      	movs	r3, #8
  new_odr = (Odr <= 0.25f) ? STHS34PF80_TMOS_ODR_AT_0Hz25
 800188c:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 4.0f) ? STHS34PF80_TMOS_ODR_AT_4Hz
            : (Odr <= 8.0f) ? STHS34PF80_TMOS_ODR_AT_8Hz
            : (Odr <= 15.0f) ? STHS34PF80_TMOS_ODR_AT_15Hz
            :                  STHS34PF80_TMOS_ODR_AT_30Hz;

  if (sths34pf80_tmos_odr_set(&(pObj->Ctx), new_odr) != STHS34PF80_OK)
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	3320      	adds	r3, #32
 8001892:	7bfa      	ldrb	r2, [r7, #15]
 8001894:	4611      	mov	r1, r2
 8001896:	4618      	mov	r0, r3
 8001898:	f000 fafc 	bl	8001e94 <sths34pf80_tmos_odr_set>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d002      	beq.n	80018a8 <STHS34PF80_TEMP_SetOutputDataRate+0xc4>
  {
    return STHS34PF80_ERROR;
 80018a2:	f04f 33ff 	mov.w	r3, #4294967295
 80018a6:	e000      	b.n	80018aa <STHS34PF80_TEMP_SetOutputDataRate+0xc6>
  }

  return STHS34PF80_OK;
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	3710      	adds	r7, #16
 80018ae:	46bd      	mov	sp, r7
 80018b0:	bd80      	pop	{r7, pc}

080018b2 <STHS34PF80_TEMP_GetTemperature>:
  * @param  pObj the device pObj
  * @param  Value pointer where the temperature value is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_TEMP_GetTemperature(STHS34PF80_Object_t *pObj, float_t *Value)
{
 80018b2:	b580      	push	{r7, lr}
 80018b4:	b082      	sub	sp, #8
 80018b6:	af00      	add	r7, sp, #0
 80018b8:	6078      	str	r0, [r7, #4]
 80018ba:	6039      	str	r1, [r7, #0]
  /* Get the ambient temperature */
  if (STHS34PF80_GetAmbientTemperature(pObj, Value) != STHS34PF80_OK)
 80018bc:	6839      	ldr	r1, [r7, #0]
 80018be:	6878      	ldr	r0, [r7, #4]
 80018c0:	f000 f838 	bl	8001934 <STHS34PF80_GetAmbientTemperature>
 80018c4:	4603      	mov	r3, r0
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d002      	beq.n	80018d0 <STHS34PF80_TEMP_GetTemperature+0x1e>
  {
    return STHS34PF80_ERROR;
 80018ca:	f04f 33ff 	mov.w	r3, #4294967295
 80018ce:	e000      	b.n	80018d2 <STHS34PF80_TEMP_GetTemperature+0x20>
  }

  return STHS34PF80_OK;
 80018d0:	2300      	movs	r3, #0
}
 80018d2:	4618      	mov	r0, r3
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}

080018da <STHS34PF80_GetObjectTemperatureRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the value is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_GetObjectTemperatureRaw(STHS34PF80_Object_t *pObj, int16_t *Value)
{
 80018da:	b580      	push	{r7, lr}
 80018dc:	b082      	sub	sp, #8
 80018de:	af00      	add	r7, sp, #0
 80018e0:	6078      	str	r0, [r7, #4]
 80018e2:	6039      	str	r1, [r7, #0]
  /* Get the object temperature */
  if (sths34pf80_tobject_raw_get(&(pObj->Ctx), Value) != STHS34PF80_OK)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	3320      	adds	r3, #32
 80018e8:	6839      	ldr	r1, [r7, #0]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f000 fbee 	bl	80020cc <sths34pf80_tobject_raw_get>
 80018f0:	4603      	mov	r3, r0
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d002      	beq.n	80018fc <STHS34PF80_GetObjectTemperatureRaw+0x22>
  {
    return STHS34PF80_ERROR;
 80018f6:	f04f 33ff 	mov.w	r3, #4294967295
 80018fa:	e000      	b.n	80018fe <STHS34PF80_GetObjectTemperatureRaw+0x24>
  }

  return STHS34PF80_OK;
 80018fc:	2300      	movs	r3, #0
}
 80018fe:	4618      	mov	r0, r3
 8001900:	3708      	adds	r7, #8
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}

08001906 <STHS34PF80_GetAmbientTemperatureRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the value is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_GetAmbientTemperatureRaw(STHS34PF80_Object_t *pObj, int16_t *Value)
{
 8001906:	b580      	push	{r7, lr}
 8001908:	b082      	sub	sp, #8
 800190a:	af00      	add	r7, sp, #0
 800190c:	6078      	str	r0, [r7, #4]
 800190e:	6039      	str	r1, [r7, #0]
  /* Get the ambient temperature */
  if (sths34pf80_tambient_raw_get(&(pObj->Ctx), Value) != STHS34PF80_OK)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	3320      	adds	r3, #32
 8001914:	6839      	ldr	r1, [r7, #0]
 8001916:	4618      	mov	r0, r3
 8001918:	f000 fbfb 	bl	8002112 <sths34pf80_tambient_raw_get>
 800191c:	4603      	mov	r3, r0
 800191e:	2b00      	cmp	r3, #0
 8001920:	d002      	beq.n	8001928 <STHS34PF80_GetAmbientTemperatureRaw+0x22>
  {
    return STHS34PF80_ERROR;
 8001922:	f04f 33ff 	mov.w	r3, #4294967295
 8001926:	e000      	b.n	800192a <STHS34PF80_GetAmbientTemperatureRaw+0x24>
  }

  return STHS34PF80_OK;
 8001928:	2300      	movs	r3, #0
}
 800192a:	4618      	mov	r0, r3
 800192c:	3708      	adds	r7, #8
 800192e:	46bd      	mov	sp, r7
 8001930:	bd80      	pop	{r7, pc}
	...

08001934 <STHS34PF80_GetAmbientTemperature>:
  * @param  pObj the device pObj
  * @param  Value pointer where the temperature value is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_GetAmbientTemperature(STHS34PF80_Object_t *pObj, float_t *Value)
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b084      	sub	sp, #16
 8001938:	af00      	add	r7, sp, #0
 800193a:	6078      	str	r0, [r7, #4]
 800193c:	6039      	str	r1, [r7, #0]
  int16_t raw_value;
  int16_t int16_value;

  /* Get the ambient temperature */
  if (sths34pf80_tambient_raw_get(&(pObj->Ctx), &raw_value) != STHS34PF80_OK)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	3320      	adds	r3, #32
 8001942:	f107 020c 	add.w	r2, r7, #12
 8001946:	4611      	mov	r1, r2
 8001948:	4618      	mov	r0, r3
 800194a:	f000 fbe2 	bl	8002112 <sths34pf80_tambient_raw_get>
 800194e:	4603      	mov	r3, r0
 8001950:	2b00      	cmp	r3, #0
 8001952:	d002      	beq.n	800195a <STHS34PF80_GetAmbientTemperature+0x26>
  {
    return STHS34PF80_ERROR;
 8001954:	f04f 33ff 	mov.w	r3, #4294967295
 8001958:	e012      	b.n	8001980 <STHS34PF80_GetAmbientTemperature+0x4c>
  }

  int16_value = raw_value / 100;
 800195a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800195e:	4a0a      	ldr	r2, [pc, #40]	; (8001988 <STHS34PF80_GetAmbientTemperature+0x54>)
 8001960:	fb82 1203 	smull	r1, r2, r2, r3
 8001964:	1152      	asrs	r2, r2, #5
 8001966:	17db      	asrs	r3, r3, #31
 8001968:	1ad3      	subs	r3, r2, r3
 800196a:	81fb      	strh	r3, [r7, #14]
  *Value = (float_t)int16_value;
 800196c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001970:	ee07 3a90 	vmov	s15, r3
 8001974:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	edc3 7a00 	vstr	s15, [r3]

  return STHS34PF80_OK;
 800197e:	2300      	movs	r3, #0
}
 8001980:	4618      	mov	r0, r3
 8001982:	3710      	adds	r7, #16
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}
 8001988:	51eb851f 	.word	0x51eb851f

0800198c <STHS34PF80_GetAvgTmos>:
  * @param  pObj the device pObj
  * @param  Value pointer where the value is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_GetAvgTmos(STHS34PF80_Object_t *pObj, uint16_t *Value)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b084      	sub	sp, #16
 8001990:	af00      	add	r7, sp, #0
 8001992:	6078      	str	r0, [r7, #4]
 8001994:	6039      	str	r1, [r7, #0]
  int32_t ret = STHS34PF80_OK;
 8001996:	2300      	movs	r3, #0
 8001998:	60fb      	str	r3, [r7, #12]
  sths34pf80_avg_tobject_num_t raw_value;

  /* Get the raw value */
  if (sths34pf80_avg_tobject_num_get(&(pObj->Ctx), &raw_value) != STHS34PF80_OK)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	3320      	adds	r3, #32
 800199e:	f107 020b 	add.w	r2, r7, #11
 80019a2:	4611      	mov	r1, r2
 80019a4:	4618      	mov	r0, r3
 80019a6:	f000 f9ab 	bl	8001d00 <sths34pf80_avg_tobject_num_get>
 80019aa:	4603      	mov	r3, r0
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d002      	beq.n	80019b6 <STHS34PF80_GetAvgTmos+0x2a>
  {
    return STHS34PF80_ERROR;
 80019b0:	f04f 33ff 	mov.w	r3, #4294967295
 80019b4:	e03f      	b.n	8001a36 <STHS34PF80_GetAvgTmos+0xaa>
  }

  switch (raw_value)
 80019b6:	7afb      	ldrb	r3, [r7, #11]
 80019b8:	2b07      	cmp	r3, #7
 80019ba:	d837      	bhi.n	8001a2c <STHS34PF80_GetAvgTmos+0xa0>
 80019bc:	a201      	add	r2, pc, #4	; (adr r2, 80019c4 <STHS34PF80_GetAvgTmos+0x38>)
 80019be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019c2:	bf00      	nop
 80019c4:	080019e5 	.word	0x080019e5
 80019c8:	080019ed 	.word	0x080019ed
 80019cc:	080019f5 	.word	0x080019f5
 80019d0:	080019fd 	.word	0x080019fd
 80019d4:	08001a05 	.word	0x08001a05
 80019d8:	08001a0f 	.word	0x08001a0f
 80019dc:	08001a19 	.word	0x08001a19
 80019e0:	08001a23 	.word	0x08001a23
  {
    case STHS34PF80_AVG_TMOS_2:
      *Value = 2;
 80019e4:	683b      	ldr	r3, [r7, #0]
 80019e6:	2202      	movs	r2, #2
 80019e8:	801a      	strh	r2, [r3, #0]
      break;
 80019ea:	e023      	b.n	8001a34 <STHS34PF80_GetAvgTmos+0xa8>

    case STHS34PF80_AVG_TMOS_8:
      *Value = 8;
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	2208      	movs	r2, #8
 80019f0:	801a      	strh	r2, [r3, #0]
      break;
 80019f2:	e01f      	b.n	8001a34 <STHS34PF80_GetAvgTmos+0xa8>

    case STHS34PF80_AVG_TMOS_32:
      *Value = 32;
 80019f4:	683b      	ldr	r3, [r7, #0]
 80019f6:	2220      	movs	r2, #32
 80019f8:	801a      	strh	r2, [r3, #0]
      break;
 80019fa:	e01b      	b.n	8001a34 <STHS34PF80_GetAvgTmos+0xa8>

    case STHS34PF80_AVG_TMOS_128:
      *Value = 128;
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	2280      	movs	r2, #128	; 0x80
 8001a00:	801a      	strh	r2, [r3, #0]
      break;
 8001a02:	e017      	b.n	8001a34 <STHS34PF80_GetAvgTmos+0xa8>

    case STHS34PF80_AVG_TMOS_256:
      *Value = 256;
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a0a:	801a      	strh	r2, [r3, #0]
      break;
 8001a0c:	e012      	b.n	8001a34 <STHS34PF80_GetAvgTmos+0xa8>

    case STHS34PF80_AVG_TMOS_512:
      *Value = 512;
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a14:	801a      	strh	r2, [r3, #0]
      break;
 8001a16:	e00d      	b.n	8001a34 <STHS34PF80_GetAvgTmos+0xa8>

    case STHS34PF80_AVG_TMOS_1024:
      *Value = 1024;
 8001a18:	683b      	ldr	r3, [r7, #0]
 8001a1a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a1e:	801a      	strh	r2, [r3, #0]
      break;
 8001a20:	e008      	b.n	8001a34 <STHS34PF80_GetAvgTmos+0xa8>

    case STHS34PF80_AVG_TMOS_2048:
      *Value = 2048;
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001a28:	801a      	strh	r2, [r3, #0]
      break;
 8001a2a:	e003      	b.n	8001a34 <STHS34PF80_GetAvgTmos+0xa8>

    default:
      ret = STHS34PF80_ERROR;
 8001a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a30:	60fb      	str	r3, [r7, #12]
      break;
 8001a32:	bf00      	nop
  }

  return ret;
 8001a34:	68fb      	ldr	r3, [r7, #12]
}
 8001a36:	4618      	mov	r0, r3
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop

08001a40 <STHS34PF80_SetAvgTmos>:
  * @param  pObj the device pObj
  * @param  Value the value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_SetAvgTmos(STHS34PF80_Object_t *pObj, uint16_t Value)
{
 8001a40:	b580      	push	{r7, lr}
 8001a42:	b084      	sub	sp, #16
 8001a44:	af00      	add	r7, sp, #0
 8001a46:	6078      	str	r0, [r7, #4]
 8001a48:	460b      	mov	r3, r1
 8001a4a:	807b      	strh	r3, [r7, #2]
  int32_t ret = STHS34PF80_OK;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	60fb      	str	r3, [r7, #12]
  sths34pf80_avg_tobject_num_t raw_value;

  raw_value = (Value <= 2U) ? STHS34PF80_AVG_TMOS_2
            : (Value <= 8U) ? STHS34PF80_AVG_TMOS_8
 8001a50:	887b      	ldrh	r3, [r7, #2]
 8001a52:	2b02      	cmp	r3, #2
 8001a54:	d922      	bls.n	8001a9c <STHS34PF80_SetAvgTmos+0x5c>
 8001a56:	887b      	ldrh	r3, [r7, #2]
 8001a58:	2b08      	cmp	r3, #8
 8001a5a:	d91d      	bls.n	8001a98 <STHS34PF80_SetAvgTmos+0x58>
 8001a5c:	887b      	ldrh	r3, [r7, #2]
 8001a5e:	2b20      	cmp	r3, #32
 8001a60:	d918      	bls.n	8001a94 <STHS34PF80_SetAvgTmos+0x54>
 8001a62:	887b      	ldrh	r3, [r7, #2]
 8001a64:	2b80      	cmp	r3, #128	; 0x80
 8001a66:	d913      	bls.n	8001a90 <STHS34PF80_SetAvgTmos+0x50>
 8001a68:	887b      	ldrh	r3, [r7, #2]
 8001a6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001a6e:	d90d      	bls.n	8001a8c <STHS34PF80_SetAvgTmos+0x4c>
 8001a70:	887b      	ldrh	r3, [r7, #2]
 8001a72:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001a76:	d907      	bls.n	8001a88 <STHS34PF80_SetAvgTmos+0x48>
 8001a78:	887b      	ldrh	r3, [r7, #2]
 8001a7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001a7e:	d801      	bhi.n	8001a84 <STHS34PF80_SetAvgTmos+0x44>
 8001a80:	2306      	movs	r3, #6
 8001a82:	e00c      	b.n	8001a9e <STHS34PF80_SetAvgTmos+0x5e>
 8001a84:	2307      	movs	r3, #7
 8001a86:	e00a      	b.n	8001a9e <STHS34PF80_SetAvgTmos+0x5e>
 8001a88:	2305      	movs	r3, #5
 8001a8a:	e008      	b.n	8001a9e <STHS34PF80_SetAvgTmos+0x5e>
 8001a8c:	2304      	movs	r3, #4
 8001a8e:	e006      	b.n	8001a9e <STHS34PF80_SetAvgTmos+0x5e>
 8001a90:	2303      	movs	r3, #3
 8001a92:	e004      	b.n	8001a9e <STHS34PF80_SetAvgTmos+0x5e>
 8001a94:	2302      	movs	r3, #2
 8001a96:	e002      	b.n	8001a9e <STHS34PF80_SetAvgTmos+0x5e>
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e000      	b.n	8001a9e <STHS34PF80_SetAvgTmos+0x5e>
 8001a9c:	2300      	movs	r3, #0
  raw_value = (Value <= 2U) ? STHS34PF80_AVG_TMOS_2
 8001a9e:	72fb      	strb	r3, [r7, #11]
            : (Value <= 256U) ? STHS34PF80_AVG_TMOS_256
            : (Value <= 512U) ? STHS34PF80_AVG_TMOS_512
            : (Value <= 1024U) ? STHS34PF80_AVG_TMOS_1024
            :                    STHS34PF80_AVG_TMOS_2048;

  if (sths34pf80_avg_tobject_num_set(&(pObj->Ctx), raw_value) != STHS34PF80_OK)
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	3320      	adds	r3, #32
 8001aa4:	7afa      	ldrb	r2, [r7, #11]
 8001aa6:	4611      	mov	r1, r2
 8001aa8:	4618      	mov	r0, r3
 8001aaa:	f000 f902 	bl	8001cb2 <sths34pf80_avg_tobject_num_set>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	d002      	beq.n	8001aba <STHS34PF80_SetAvgTmos+0x7a>
  {
    return STHS34PF80_ERROR;
 8001ab4:	f04f 33ff 	mov.w	r3, #4294967295
 8001ab8:	e000      	b.n	8001abc <STHS34PF80_SetAvgTmos+0x7c>
  }

  return ret;
 8001aba:	68fb      	ldr	r3, [r7, #12]
}
 8001abc:	4618      	mov	r0, r3
 8001abe:	3710      	adds	r7, #16
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd80      	pop	{r7, pc}

08001ac4 <STHS34PF80_GetAvgT>:
  * @param  pObj the device pObj
  * @param  Value pointer where the value is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_GetAvgT(STHS34PF80_Object_t *pObj, uint8_t *Value)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b084      	sub	sp, #16
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  int32_t ret = STHS34PF80_OK;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60fb      	str	r3, [r7, #12]
  sths34pf80_avg_tambient_num_t raw_value;

  /* Get the raw value */
  if (sths34pf80_avg_tambient_num_get(&(pObj->Ctx), &raw_value) != STHS34PF80_OK)
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	3320      	adds	r3, #32
 8001ad6:	f107 020b 	add.w	r2, r7, #11
 8001ada:	4611      	mov	r1, r2
 8001adc:	4618      	mov	r0, r3
 8001ade:	f000 f95f 	bl	8001da0 <sths34pf80_avg_tambient_num_get>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d002      	beq.n	8001aee <STHS34PF80_GetAvgT+0x2a>
  {
    return STHS34PF80_ERROR;
 8001ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8001aec:	e023      	b.n	8001b36 <STHS34PF80_GetAvgT+0x72>
  }

  switch (raw_value)
 8001aee:	7afb      	ldrb	r3, [r7, #11]
 8001af0:	2b03      	cmp	r3, #3
 8001af2:	d81b      	bhi.n	8001b2c <STHS34PF80_GetAvgT+0x68>
 8001af4:	a201      	add	r2, pc, #4	; (adr r2, 8001afc <STHS34PF80_GetAvgT+0x38>)
 8001af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001afa:	bf00      	nop
 8001afc:	08001b0d 	.word	0x08001b0d
 8001b00:	08001b15 	.word	0x08001b15
 8001b04:	08001b1d 	.word	0x08001b1d
 8001b08:	08001b25 	.word	0x08001b25
  {
    case STHS34PF80_AVG_T_8:
      *Value = 8;
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	2208      	movs	r2, #8
 8001b10:	701a      	strb	r2, [r3, #0]
      break;
 8001b12:	e00f      	b.n	8001b34 <STHS34PF80_GetAvgT+0x70>

    case STHS34PF80_AVG_T_4:
      *Value = 4;
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	2204      	movs	r2, #4
 8001b18:	701a      	strb	r2, [r3, #0]
      break;
 8001b1a:	e00b      	b.n	8001b34 <STHS34PF80_GetAvgT+0x70>

    case STHS34PF80_AVG_T_2:
      *Value = 2;
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	2202      	movs	r2, #2
 8001b20:	701a      	strb	r2, [r3, #0]
      break;
 8001b22:	e007      	b.n	8001b34 <STHS34PF80_GetAvgT+0x70>

    case STHS34PF80_AVG_T_1:
      *Value = 1;
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	2201      	movs	r2, #1
 8001b28:	701a      	strb	r2, [r3, #0]
      break;
 8001b2a:	e003      	b.n	8001b34 <STHS34PF80_GetAvgT+0x70>

    default:
      ret = STHS34PF80_ERROR;
 8001b2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b30:	60fb      	str	r3, [r7, #12]
      break;
 8001b32:	bf00      	nop
  }

  return ret;
 8001b34:	68fb      	ldr	r3, [r7, #12]
}
 8001b36:	4618      	mov	r0, r3
 8001b38:	3710      	adds	r7, #16
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop

08001b40 <STHS34PF80_GetGainFactor>:
  * @param  pObj the device pObj
  * @param  Value pointer where the value is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_GetGainFactor(STHS34PF80_Object_t *pObj, uint8_t *Value)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b084      	sub	sp, #16
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
 8001b48:	6039      	str	r1, [r7, #0]
  int32_t ret = STHS34PF80_OK;
 8001b4a:	2300      	movs	r3, #0
 8001b4c:	60fb      	str	r3, [r7, #12]
  sths34pf80_gain_mode_t raw_value;

  /* Get the raw value */
  if (sths34pf80_gain_mode_get(&(pObj->Ctx), &raw_value) != STHS34PF80_OK)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	3320      	adds	r3, #32
 8001b52:	f107 020b 	add.w	r2, r7, #11
 8001b56:	4611      	mov	r1, r2
 8001b58:	4618      	mov	r0, r3
 8001b5a:	f000 f959 	bl	8001e10 <sths34pf80_gain_mode_get>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d002      	beq.n	8001b6a <STHS34PF80_GetGainFactor+0x2a>
  {
    return STHS34PF80_ERROR;
 8001b64:	f04f 33ff 	mov.w	r3, #4294967295
 8001b68:	e012      	b.n	8001b90 <STHS34PF80_GetGainFactor+0x50>
  }

  switch (raw_value)
 8001b6a:	7afb      	ldrb	r3, [r7, #11]
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d002      	beq.n	8001b76 <STHS34PF80_GetGainFactor+0x36>
 8001b70:	2b07      	cmp	r3, #7
 8001b72:	d004      	beq.n	8001b7e <STHS34PF80_GetGainFactor+0x3e>
 8001b74:	e007      	b.n	8001b86 <STHS34PF80_GetGainFactor+0x46>
  {
    case STHS34PF80_GAIN_WIDE_MODE:
      *Value = 8;
 8001b76:	683b      	ldr	r3, [r7, #0]
 8001b78:	2208      	movs	r2, #8
 8001b7a:	701a      	strb	r2, [r3, #0]
      break;
 8001b7c:	e007      	b.n	8001b8e <STHS34PF80_GetGainFactor+0x4e>

    case STHS34PF80_GAIN_DEFAULT_MODE:
      *Value = 1;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	2201      	movs	r2, #1
 8001b82:	701a      	strb	r2, [r3, #0]
      break;
 8001b84:	e003      	b.n	8001b8e <STHS34PF80_GetGainFactor+0x4e>

    default:
      ret = STHS34PF80_ERROR;
 8001b86:	f04f 33ff 	mov.w	r3, #4294967295
 8001b8a:	60fb      	str	r3, [r7, #12]
      break;
 8001b8c:	bf00      	nop
  }

  return ret;
 8001b8e:	68fb      	ldr	r3, [r7, #12]
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	3710      	adds	r7, #16
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}

08001b98 <STHS34PF80_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Value pointer where the sensitivity is written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t STHS34PF80_GetSensitivity(STHS34PF80_Object_t *pObj, uint16_t *Value)
{
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	b082      	sub	sp, #8
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
 8001ba0:	6039      	str	r1, [r7, #0]
  if (sths34pf80_tmos_sensitivity_get(&(pObj->Ctx), Value) != STHS34PF80_OK)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	3320      	adds	r3, #32
 8001ba6:	6839      	ldr	r1, [r7, #0]
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f000 f958 	bl	8001e5e <sths34pf80_tmos_sensitivity_get>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d002      	beq.n	8001bba <STHS34PF80_GetSensitivity+0x22>
  {
    return STHS34PF80_ERROR;
 8001bb4:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb8:	e000      	b.n	8001bbc <STHS34PF80_GetSensitivity+0x24>
  }

  return STHS34PF80_OK;
 8001bba:	2300      	movs	r3, #0
}
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	3708      	adds	r7, #8
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	bd80      	pop	{r7, pc}

08001bc4 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8001bc4:	b590      	push	{r4, r7, lr}
 8001bc6:	b087      	sub	sp, #28
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	60f8      	str	r0, [r7, #12]
 8001bcc:	607a      	str	r2, [r7, #4]
 8001bce:	461a      	mov	r2, r3
 8001bd0:	460b      	mov	r3, r1
 8001bd2:	72fb      	strb	r3, [r7, #11]
 8001bd4:	4613      	mov	r3, r2
 8001bd6:	813b      	strh	r3, [r7, #8]
  STHS34PF80_Object_t *pObj = (STHS34PF80_Object_t *)Handle;
 8001bd8:	68fb      	ldr	r3, [r7, #12]
 8001bda:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	695c      	ldr	r4, [r3, #20]
 8001be0:	697b      	ldr	r3, [r7, #20]
 8001be2:	7b1b      	ldrb	r3, [r3, #12]
 8001be4:	b298      	uxth	r0, r3
 8001be6:	7afb      	ldrb	r3, [r7, #11]
 8001be8:	b299      	uxth	r1, r3
 8001bea:	893b      	ldrh	r3, [r7, #8]
 8001bec:	687a      	ldr	r2, [r7, #4]
 8001bee:	47a0      	blx	r4
 8001bf0:	4603      	mov	r3, r0
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	371c      	adds	r7, #28
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd90      	pop	{r4, r7, pc}

08001bfa <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8001bfa:	b590      	push	{r4, r7, lr}
 8001bfc:	b087      	sub	sp, #28
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	60f8      	str	r0, [r7, #12]
 8001c02:	607a      	str	r2, [r7, #4]
 8001c04:	461a      	mov	r2, r3
 8001c06:	460b      	mov	r3, r1
 8001c08:	72fb      	strb	r3, [r7, #11]
 8001c0a:	4613      	mov	r3, r2
 8001c0c:	813b      	strh	r3, [r7, #8]
  STHS34PF80_Object_t *pObj = (STHS34PF80_Object_t *)Handle;
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	691c      	ldr	r4, [r3, #16]
 8001c16:	697b      	ldr	r3, [r7, #20]
 8001c18:	7b1b      	ldrb	r3, [r3, #12]
 8001c1a:	b298      	uxth	r0, r3
 8001c1c:	7afb      	ldrb	r3, [r7, #11]
 8001c1e:	b299      	uxth	r1, r3
 8001c20:	893b      	ldrh	r3, [r7, #8]
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	47a0      	blx	r4
 8001c26:	4603      	mov	r3, r0
}
 8001c28:	4618      	mov	r0, r3
 8001c2a:	371c      	adds	r7, #28
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	bd90      	pop	{r4, r7, pc}

08001c30 <sths34pf80_read_reg>:
  *
  */
int32_t __weak sths34pf80_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                   uint8_t *data,
                                   uint16_t len)
{
 8001c30:	b590      	push	{r4, r7, lr}
 8001c32:	b087      	sub	sp, #28
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	60f8      	str	r0, [r7, #12]
 8001c38:	607a      	str	r2, [r7, #4]
 8001c3a:	461a      	mov	r2, r3
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	72fb      	strb	r3, [r7, #11]
 8001c40:	4613      	mov	r3, r2
 8001c42:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	685c      	ldr	r4, [r3, #4]
 8001c48:	68fb      	ldr	r3, [r7, #12]
 8001c4a:	68d8      	ldr	r0, [r3, #12]
 8001c4c:	893b      	ldrh	r3, [r7, #8]
 8001c4e:	7af9      	ldrb	r1, [r7, #11]
 8001c50:	687a      	ldr	r2, [r7, #4]
 8001c52:	47a0      	blx	r4
 8001c54:	6178      	str	r0, [r7, #20]

  return ret;
 8001c56:	697b      	ldr	r3, [r7, #20]
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	371c      	adds	r7, #28
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd90      	pop	{r4, r7, pc}

08001c60 <sths34pf80_write_reg>:
  *
  */
int32_t __weak sths34pf80_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                    uint8_t *data,
                                    uint16_t len)
{
 8001c60:	b590      	push	{r4, r7, lr}
 8001c62:	b087      	sub	sp, #28
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	60f8      	str	r0, [r7, #12]
 8001c68:	607a      	str	r2, [r7, #4]
 8001c6a:	461a      	mov	r2, r3
 8001c6c:	460b      	mov	r3, r1
 8001c6e:	72fb      	strb	r3, [r7, #11]
 8001c70:	4613      	mov	r3, r2
 8001c72:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681c      	ldr	r4, [r3, #0]
 8001c78:	68fb      	ldr	r3, [r7, #12]
 8001c7a:	68d8      	ldr	r0, [r3, #12]
 8001c7c:	893b      	ldrh	r3, [r7, #8]
 8001c7e:	7af9      	ldrb	r1, [r7, #11]
 8001c80:	687a      	ldr	r2, [r7, #4]
 8001c82:	47a0      	blx	r4
 8001c84:	6178      	str	r0, [r7, #20]

  return ret;
 8001c86:	697b      	ldr	r3, [r7, #20]
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	371c      	adds	r7, #28
 8001c8c:	46bd      	mov	sp, r7
 8001c8e:	bd90      	pop	{r4, r7, pc}

08001c90 <sths34pf80_device_id_get>:
  * @param  val      Device ID.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t sths34pf80_device_id_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b084      	sub	sp, #16
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = sths34pf80_read_reg(ctx, STHS34PF80_WHO_AM_I, val, 1);
 8001c9a:	2301      	movs	r3, #1
 8001c9c:	683a      	ldr	r2, [r7, #0]
 8001c9e:	210f      	movs	r1, #15
 8001ca0:	6878      	ldr	r0, [r7, #4]
 8001ca2:	f7ff ffc5 	bl	8001c30 <sths34pf80_read_reg>
 8001ca6:	60f8      	str	r0, [r7, #12]

  return ret;
 8001ca8:	68fb      	ldr	r3, [r7, #12]
}
 8001caa:	4618      	mov	r0, r3
 8001cac:	3710      	adds	r7, #16
 8001cae:	46bd      	mov	sp, r7
 8001cb0:	bd80      	pop	{r7, pc}

08001cb2 <sths34pf80_avg_tobject_num_set>:
  * @param  val      AVG_TMOS_2, AVG_TMOS_8, AVG_TMOS_32, AVG_TMOS_128, AVG_TMOS_256, AVG_TMOS_512, AVG_TMOS_1024, AVG_TMOS_2048,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t sths34pf80_avg_tobject_num_set(stmdev_ctx_t *ctx, sths34pf80_avg_tobject_num_t val)
{
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	b084      	sub	sp, #16
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
 8001cba:	460b      	mov	r3, r1
 8001cbc:	70fb      	strb	r3, [r7, #3]
  sths34pf80_avg_trim_t avg_trim;
  int32_t ret;

  ret = sths34pf80_read_reg(ctx, STHS34PF80_AVG_TRIM, (uint8_t *)&avg_trim, 1);
 8001cbe:	f107 0208 	add.w	r2, r7, #8
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	2110      	movs	r1, #16
 8001cc6:	6878      	ldr	r0, [r7, #4]
 8001cc8:	f7ff ffb2 	bl	8001c30 <sths34pf80_read_reg>
 8001ccc:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d10f      	bne.n	8001cf4 <sths34pf80_avg_tobject_num_set+0x42>
  {
    avg_trim.avg_tmos = ((uint8_t)val & 0x7);
 8001cd4:	78fb      	ldrb	r3, [r7, #3]
 8001cd6:	f003 0307 	and.w	r3, r3, #7
 8001cda:	b2da      	uxtb	r2, r3
 8001cdc:	7a3b      	ldrb	r3, [r7, #8]
 8001cde:	f362 0302 	bfi	r3, r2, #0, #3
 8001ce2:	723b      	strb	r3, [r7, #8]
    ret = sths34pf80_write_reg(ctx, STHS34PF80_AVG_TRIM, (uint8_t *)&avg_trim, 1);
 8001ce4:	f107 0208 	add.w	r2, r7, #8
 8001ce8:	2301      	movs	r3, #1
 8001cea:	2110      	movs	r1, #16
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f7ff ffb7 	bl	8001c60 <sths34pf80_write_reg>
 8001cf2:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	3710      	adds	r7, #16
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bd80      	pop	{r7, pc}
	...

08001d00 <sths34pf80_avg_tobject_num_get>:
  * @param  val      AVG_TMOS_2, AVG_TMOS_8, AVG_TMOS_32, AVG_TMOS_128, AVG_TMOS_256, AVG_TMOS_512, AVG_TMOS_1024, AVG_TMOS_2048,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t sths34pf80_avg_tobject_num_get(stmdev_ctx_t *ctx, sths34pf80_avg_tobject_num_t *val)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b084      	sub	sp, #16
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
 8001d08:	6039      	str	r1, [r7, #0]
  sths34pf80_avg_trim_t avg_trim;
  int32_t ret;

  ret = sths34pf80_read_reg(ctx, STHS34PF80_AVG_TRIM, (uint8_t *)&avg_trim, 1);
 8001d0a:	f107 0208 	add.w	r2, r7, #8
 8001d0e:	2301      	movs	r3, #1
 8001d10:	2110      	movs	r1, #16
 8001d12:	6878      	ldr	r0, [r7, #4]
 8001d14:	f7ff ff8c 	bl	8001c30 <sths34pf80_read_reg>
 8001d18:	60f8      	str	r0, [r7, #12]

  switch (avg_trim.avg_tmos)
 8001d1a:	7a3b      	ldrb	r3, [r7, #8]
 8001d1c:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8001d20:	b2db      	uxtb	r3, r3
 8001d22:	2b07      	cmp	r3, #7
 8001d24:	d832      	bhi.n	8001d8c <sths34pf80_avg_tobject_num_get+0x8c>
 8001d26:	a201      	add	r2, pc, #4	; (adr r2, 8001d2c <sths34pf80_avg_tobject_num_get+0x2c>)
 8001d28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d2c:	08001d4d 	.word	0x08001d4d
 8001d30:	08001d55 	.word	0x08001d55
 8001d34:	08001d5d 	.word	0x08001d5d
 8001d38:	08001d65 	.word	0x08001d65
 8001d3c:	08001d6d 	.word	0x08001d6d
 8001d40:	08001d75 	.word	0x08001d75
 8001d44:	08001d7d 	.word	0x08001d7d
 8001d48:	08001d85 	.word	0x08001d85
  {
    case STHS34PF80_AVG_TMOS_2:
      *val = STHS34PF80_AVG_TMOS_2;
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	2200      	movs	r2, #0
 8001d50:	701a      	strb	r2, [r3, #0]
      break;
 8001d52:	e01f      	b.n	8001d94 <sths34pf80_avg_tobject_num_get+0x94>

    case STHS34PF80_AVG_TMOS_8:
      *val = STHS34PF80_AVG_TMOS_8;
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	2201      	movs	r2, #1
 8001d58:	701a      	strb	r2, [r3, #0]
      break;
 8001d5a:	e01b      	b.n	8001d94 <sths34pf80_avg_tobject_num_get+0x94>

    case STHS34PF80_AVG_TMOS_32:
      *val = STHS34PF80_AVG_TMOS_32;
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	2202      	movs	r2, #2
 8001d60:	701a      	strb	r2, [r3, #0]
      break;
 8001d62:	e017      	b.n	8001d94 <sths34pf80_avg_tobject_num_get+0x94>

    case STHS34PF80_AVG_TMOS_128:
      *val = STHS34PF80_AVG_TMOS_128;
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	2203      	movs	r2, #3
 8001d68:	701a      	strb	r2, [r3, #0]
      break;
 8001d6a:	e013      	b.n	8001d94 <sths34pf80_avg_tobject_num_get+0x94>

    case STHS34PF80_AVG_TMOS_256:
      *val = STHS34PF80_AVG_TMOS_256;
 8001d6c:	683b      	ldr	r3, [r7, #0]
 8001d6e:	2204      	movs	r2, #4
 8001d70:	701a      	strb	r2, [r3, #0]
      break;
 8001d72:	e00f      	b.n	8001d94 <sths34pf80_avg_tobject_num_get+0x94>

    case STHS34PF80_AVG_TMOS_512:
      *val = STHS34PF80_AVG_TMOS_512;
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	2205      	movs	r2, #5
 8001d78:	701a      	strb	r2, [r3, #0]
      break;
 8001d7a:	e00b      	b.n	8001d94 <sths34pf80_avg_tobject_num_get+0x94>

    case STHS34PF80_AVG_TMOS_1024:
      *val = STHS34PF80_AVG_TMOS_1024;
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	2206      	movs	r2, #6
 8001d80:	701a      	strb	r2, [r3, #0]
      break;
 8001d82:	e007      	b.n	8001d94 <sths34pf80_avg_tobject_num_get+0x94>

    case STHS34PF80_AVG_TMOS_2048:
      *val = STHS34PF80_AVG_TMOS_2048;
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	2207      	movs	r2, #7
 8001d88:	701a      	strb	r2, [r3, #0]
      break;
 8001d8a:	e003      	b.n	8001d94 <sths34pf80_avg_tobject_num_get+0x94>

    default:
      *val = STHS34PF80_AVG_TMOS_2;
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	2200      	movs	r2, #0
 8001d90:	701a      	strb	r2, [r3, #0]
      break;
 8001d92:	bf00      	nop
  }
  return ret;
 8001d94:	68fb      	ldr	r3, [r7, #12]
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	3710      	adds	r7, #16
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop

08001da0 <sths34pf80_avg_tambient_num_get>:
  * @param  val      AVG_T_8, AVG_T_4, AVG_T_2, AVG_T_1,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t sths34pf80_avg_tambient_num_get(stmdev_ctx_t *ctx, sths34pf80_avg_tambient_num_t *val)
{
 8001da0:	b580      	push	{r7, lr}
 8001da2:	b084      	sub	sp, #16
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
 8001da8:	6039      	str	r1, [r7, #0]
  sths34pf80_avg_trim_t avg_trim;
  int32_t ret;

  ret = sths34pf80_read_reg(ctx, STHS34PF80_AVG_TRIM, (uint8_t *)&avg_trim, 1);
 8001daa:	f107 0208 	add.w	r2, r7, #8
 8001dae:	2301      	movs	r3, #1
 8001db0:	2110      	movs	r1, #16
 8001db2:	6878      	ldr	r0, [r7, #4]
 8001db4:	f7ff ff3c 	bl	8001c30 <sths34pf80_read_reg>
 8001db8:	60f8      	str	r0, [r7, #12]

  switch (avg_trim.avg_t)
 8001dba:	7a3b      	ldrb	r3, [r7, #8]
 8001dbc:	f3c3 1301 	ubfx	r3, r3, #4, #2
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	2b03      	cmp	r3, #3
 8001dc4:	d81a      	bhi.n	8001dfc <sths34pf80_avg_tambient_num_get+0x5c>
 8001dc6:	a201      	add	r2, pc, #4	; (adr r2, 8001dcc <sths34pf80_avg_tambient_num_get+0x2c>)
 8001dc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dcc:	08001ddd 	.word	0x08001ddd
 8001dd0:	08001de5 	.word	0x08001de5
 8001dd4:	08001ded 	.word	0x08001ded
 8001dd8:	08001df5 	.word	0x08001df5
  {
    case STHS34PF80_AVG_T_8:
      *val = STHS34PF80_AVG_T_8;
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	2200      	movs	r2, #0
 8001de0:	701a      	strb	r2, [r3, #0]
      break;
 8001de2:	e00f      	b.n	8001e04 <sths34pf80_avg_tambient_num_get+0x64>

    case STHS34PF80_AVG_T_4:
      *val = STHS34PF80_AVG_T_4;
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	2201      	movs	r2, #1
 8001de8:	701a      	strb	r2, [r3, #0]
      break;
 8001dea:	e00b      	b.n	8001e04 <sths34pf80_avg_tambient_num_get+0x64>

    case STHS34PF80_AVG_T_2:
      *val = STHS34PF80_AVG_T_2;
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	2202      	movs	r2, #2
 8001df0:	701a      	strb	r2, [r3, #0]
      break;
 8001df2:	e007      	b.n	8001e04 <sths34pf80_avg_tambient_num_get+0x64>

    case STHS34PF80_AVG_T_1:
      *val = STHS34PF80_AVG_T_1;
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	2203      	movs	r2, #3
 8001df8:	701a      	strb	r2, [r3, #0]
      break;
 8001dfa:	e003      	b.n	8001e04 <sths34pf80_avg_tambient_num_get+0x64>

    default:
      *val = STHS34PF80_AVG_T_8;
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	701a      	strb	r2, [r3, #0]
      break;
 8001e02:	bf00      	nop
  }
  return ret;
 8001e04:	68fb      	ldr	r3, [r7, #12]
}
 8001e06:	4618      	mov	r0, r3
 8001e08:	3710      	adds	r7, #16
 8001e0a:	46bd      	mov	sp, r7
 8001e0c:	bd80      	pop	{r7, pc}
 8001e0e:	bf00      	nop

08001e10 <sths34pf80_gain_mode_get>:
  * @param  val      range: GAIN_WIDE_MODE, GAIN_DEFAULT_MODE
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t sths34pf80_gain_mode_get(stmdev_ctx_t *ctx, sths34pf80_gain_mode_t *val)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b084      	sub	sp, #16
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
 8001e18:	6039      	str	r1, [r7, #0]
  sths34pf80_ctrl0_t ctrl0;
  int32_t ret;

  ret = sths34pf80_read_reg(ctx, STHS34PF80_CTRL0, (uint8_t *)&ctrl0, 1);
 8001e1a:	f107 0208 	add.w	r2, r7, #8
 8001e1e:	2301      	movs	r3, #1
 8001e20:	2117      	movs	r1, #23
 8001e22:	6878      	ldr	r0, [r7, #4]
 8001e24:	f7ff ff04 	bl	8001c30 <sths34pf80_read_reg>
 8001e28:	60f8      	str	r0, [r7, #12]

  switch (ctrl0.gain)
 8001e2a:	7a3b      	ldrb	r3, [r7, #8]
 8001e2c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001e30:	b2db      	uxtb	r3, r3
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d002      	beq.n	8001e3c <sths34pf80_gain_mode_get+0x2c>
 8001e36:	2b07      	cmp	r3, #7
 8001e38:	d004      	beq.n	8001e44 <sths34pf80_gain_mode_get+0x34>
 8001e3a:	e007      	b.n	8001e4c <sths34pf80_gain_mode_get+0x3c>
  {
    case STHS34PF80_GAIN_WIDE_MODE:
      *val = STHS34PF80_GAIN_WIDE_MODE;
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	2200      	movs	r2, #0
 8001e40:	701a      	strb	r2, [r3, #0]
      break;
 8001e42:	e007      	b.n	8001e54 <sths34pf80_gain_mode_get+0x44>

    case STHS34PF80_GAIN_DEFAULT_MODE:
      *val = STHS34PF80_GAIN_DEFAULT_MODE;
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	2207      	movs	r2, #7
 8001e48:	701a      	strb	r2, [r3, #0]
      break;
 8001e4a:	e003      	b.n	8001e54 <sths34pf80_gain_mode_get+0x44>

    default:
      *val = STHS34PF80_GAIN_DEFAULT_MODE;
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	2207      	movs	r2, #7
 8001e50:	701a      	strb	r2, [r3, #0]
      break;
 8001e52:	bf00      	nop
  }

  return ret;
 8001e54:	68fb      	ldr	r3, [r7, #12]
}
 8001e56:	4618      	mov	r0, r3
 8001e58:	3710      	adds	r7, #16
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bd80      	pop	{r7, pc}

08001e5e <sths34pf80_tmos_sensitivity_get>:
  * @param  val      rounded sensitivity value
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t sths34pf80_tmos_sensitivity_get(stmdev_ctx_t *ctx, uint16_t *val)
{
 8001e5e:	b580      	push	{r7, lr}
 8001e60:	b084      	sub	sp, #16
 8001e62:	af00      	add	r7, sp, #0
 8001e64:	6078      	str	r0, [r7, #4]
 8001e66:	6039      	str	r1, [r7, #0]
  sths34pf80_sens_data_t data;
  int32_t ret;

  ret = sths34pf80_read_reg(ctx, STHS34PF80_SENS_DATA, (uint8_t *)&data, 1);
 8001e68:	f107 0208 	add.w	r2, r7, #8
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	211d      	movs	r1, #29
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	f7ff fedd 	bl	8001c30 <sths34pf80_read_reg>
 8001e76:	60f8      	str	r0, [r7, #12]
  *val = (int8_t)data.sens * 16 + 2048;
 8001e78:	7a3b      	ldrb	r3, [r7, #8]
 8001e7a:	b25b      	sxtb	r3, r3
 8001e7c:	3380      	adds	r3, #128	; 0x80
 8001e7e:	b29b      	uxth	r3, r3
 8001e80:	011b      	lsls	r3, r3, #4
 8001e82:	b29a      	uxth	r2, r3
 8001e84:	683b      	ldr	r3, [r7, #0]
 8001e86:	801a      	strh	r2, [r3, #0]

  return ret;
 8001e88:	68fb      	ldr	r3, [r7, #12]
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3710      	adds	r7, #16
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}
	...

08001e94 <sths34pf80_tmos_odr_set>:
  * @param  val      TMOS_ODR_OFF, TMOS_ODR_AT_0Hz25, TMOS_ODR_AT_0Hz50, TMOS_ODR_1Hz, TMOS_ODR_2Hz, TMOS_ODR_4Hz, TMOS_ODR_8Hz, TMOS_ODR_15Hz, TMOS_ODR_30Hz,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t sths34pf80_tmos_odr_set(stmdev_ctx_t *ctx, sths34pf80_tmos_odr_t val)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
 8001e9c:	460b      	mov	r3, r1
 8001e9e:	70fb      	strb	r3, [r7, #3]
  sths34pf80_ctrl1_t ctrl1;
  sths34pf80_avg_trim_t avg_trim;
  sths34pf80_tmos_odr_t max_odr = STHS34PF80_TMOS_ODR_AT_30Hz;
 8001ea0:	2308      	movs	r3, #8
 8001ea2:	75fb      	strb	r3, [r7, #23]
  int32_t ret;

  ret = sths34pf80_read_reg(ctx, STHS34PF80_CTRL1, (uint8_t *)&ctrl1, 1);
 8001ea4:	f107 020c 	add.w	r2, r7, #12
 8001ea8:	2301      	movs	r3, #1
 8001eaa:	2120      	movs	r1, #32
 8001eac:	6878      	ldr	r0, [r7, #4]
 8001eae:	f7ff febf 	bl	8001c30 <sths34pf80_read_reg>
 8001eb2:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8001eb4:	693b      	ldr	r3, [r7, #16]
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d12e      	bne.n	8001f18 <sths34pf80_tmos_odr_set+0x84>
  {
    ret = sths34pf80_read_reg(ctx, STHS34PF80_AVG_TRIM, (uint8_t *)&avg_trim, 1);
 8001eba:	f107 0208 	add.w	r2, r7, #8
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	2110      	movs	r1, #16
 8001ec2:	6878      	ldr	r0, [r7, #4]
 8001ec4:	f7ff feb4 	bl	8001c30 <sths34pf80_read_reg>
 8001ec8:	6138      	str	r0, [r7, #16]

    switch (avg_trim.avg_tmos)
 8001eca:	7a3b      	ldrb	r3, [r7, #8]
 8001ecc:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8001ed0:	b2db      	uxtb	r3, r3
 8001ed2:	3b03      	subs	r3, #3
 8001ed4:	2b04      	cmp	r3, #4
 8001ed6:	d80d      	bhi.n	8001ef4 <sths34pf80_tmos_odr_set+0x60>
 8001ed8:	a201      	add	r2, pc, #4	; (adr r2, 8001ee0 <sths34pf80_tmos_odr_set+0x4c>)
 8001eda:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001ede:	bf00      	nop
 8001ee0:	08001efb 	.word	0x08001efb
 8001ee4:	08001f01 	.word	0x08001f01
 8001ee8:	08001f07 	.word	0x08001f07
 8001eec:	08001f0d 	.word	0x08001f0d
 8001ef0:	08001f13 	.word	0x08001f13
    {
      case STHS34PF80_AVG_TMOS_2:
      case STHS34PF80_AVG_TMOS_8:
      case STHS34PF80_AVG_TMOS_32:
        max_odr = STHS34PF80_TMOS_ODR_AT_30Hz;
 8001ef4:	2308      	movs	r3, #8
 8001ef6:	75fb      	strb	r3, [r7, #23]
        break;
 8001ef8:	e00e      	b.n	8001f18 <sths34pf80_tmos_odr_set+0x84>
      case STHS34PF80_AVG_TMOS_128:
        max_odr = STHS34PF80_TMOS_ODR_AT_8Hz;
 8001efa:	2306      	movs	r3, #6
 8001efc:	75fb      	strb	r3, [r7, #23]
        break;
 8001efe:	e00b      	b.n	8001f18 <sths34pf80_tmos_odr_set+0x84>
      case STHS34PF80_AVG_TMOS_256:
        max_odr = STHS34PF80_TMOS_ODR_AT_4Hz;
 8001f00:	2305      	movs	r3, #5
 8001f02:	75fb      	strb	r3, [r7, #23]
        break;
 8001f04:	e008      	b.n	8001f18 <sths34pf80_tmos_odr_set+0x84>
      case STHS34PF80_AVG_TMOS_512:
        max_odr = STHS34PF80_TMOS_ODR_AT_2Hz;
 8001f06:	2304      	movs	r3, #4
 8001f08:	75fb      	strb	r3, [r7, #23]
        break;
 8001f0a:	e005      	b.n	8001f18 <sths34pf80_tmos_odr_set+0x84>
      case STHS34PF80_AVG_TMOS_1024:
        max_odr = STHS34PF80_TMOS_ODR_AT_1Hz;
 8001f0c:	2303      	movs	r3, #3
 8001f0e:	75fb      	strb	r3, [r7, #23]
        break;
 8001f10:	e002      	b.n	8001f18 <sths34pf80_tmos_odr_set+0x84>
      case STHS34PF80_AVG_TMOS_2048:
        max_odr = STHS34PF80_TMOS_ODR_AT_0Hz50;
 8001f12:	2302      	movs	r3, #2
 8001f14:	75fb      	strb	r3, [r7, #23]
        break;
 8001f16:	bf00      	nop
    }
  }

  if (ret == 0)
 8001f18:	693b      	ldr	r3, [r7, #16]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d12f      	bne.n	8001f7e <sths34pf80_tmos_odr_set+0xea>
  {
    if (val > max_odr)
 8001f1e:	78fa      	ldrb	r2, [r7, #3]
 8001f20:	7dfb      	ldrb	r3, [r7, #23]
 8001f22:	429a      	cmp	r2, r3
 8001f24:	d902      	bls.n	8001f2c <sths34pf80_tmos_odr_set+0x98>
    {
      return -1;
 8001f26:	f04f 33ff 	mov.w	r3, #4294967295
 8001f2a:	e029      	b.n	8001f80 <sths34pf80_tmos_odr_set+0xec>
    }

    if (val > 0)
 8001f2c:	78fb      	ldrb	r3, [r7, #3]
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d012      	beq.n	8001f58 <sths34pf80_tmos_odr_set+0xc4>
    {
      /*
       * Do a clean reset algo procedure everytime odr is changed to an
       * operative state.
       */
      ctrl1.odr = 0;
 8001f32:	7b3b      	ldrb	r3, [r7, #12]
 8001f34:	f36f 0303 	bfc	r3, #0, #4
 8001f38:	733b      	strb	r3, [r7, #12]
      ret = sths34pf80_write_reg(ctx, STHS34PF80_CTRL1, (uint8_t *)&ctrl1, 1);
 8001f3a:	f107 020c 	add.w	r2, r7, #12
 8001f3e:	2301      	movs	r3, #1
 8001f40:	2120      	movs	r1, #32
 8001f42:	6878      	ldr	r0, [r7, #4]
 8001f44:	f7ff fe8c 	bl	8001c60 <sths34pf80_write_reg>
 8001f48:	6138      	str	r0, [r7, #16]

      ret += sths34pf80_reset_algo(ctx);
 8001f4a:	6878      	ldr	r0, [r7, #4]
 8001f4c:	f000 f993 	bl	8002276 <sths34pf80_reset_algo>
 8001f50:	4602      	mov	r2, r0
 8001f52:	693b      	ldr	r3, [r7, #16]
 8001f54:	4413      	add	r3, r2
 8001f56:	613b      	str	r3, [r7, #16]
    }

    ctrl1.odr = ((uint8_t)val & 0xf);
 8001f58:	78fb      	ldrb	r3, [r7, #3]
 8001f5a:	f003 030f 	and.w	r3, r3, #15
 8001f5e:	b2da      	uxtb	r2, r3
 8001f60:	7b3b      	ldrb	r3, [r7, #12]
 8001f62:	f362 0303 	bfi	r3, r2, #0, #4
 8001f66:	733b      	strb	r3, [r7, #12]
    ret += sths34pf80_write_reg(ctx, STHS34PF80_CTRL1, (uint8_t *)&ctrl1, 1);
 8001f68:	f107 020c 	add.w	r2, r7, #12
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	2120      	movs	r1, #32
 8001f70:	6878      	ldr	r0, [r7, #4]
 8001f72:	f7ff fe75 	bl	8001c60 <sths34pf80_write_reg>
 8001f76:	4602      	mov	r2, r0
 8001f78:	693b      	ldr	r3, [r7, #16]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	613b      	str	r3, [r7, #16]
  }

  return ret;
 8001f7e:	693b      	ldr	r3, [r7, #16]
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3718      	adds	r7, #24
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}

08001f88 <sths34pf80_tmos_odr_get>:
  * @param  val      TMOS_ODR_OFF, TMOS_ODR_AT_0Hz25, TMOS_ODR_AT_0Hz50, TMOS_ODR_1Hz, TMOS_ODR_2Hz, TMOS_ODR_4Hz, TMOS_ODR_8Hz, TMOS_ODR_15Hz, TMOS_ODR_30Hz,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t sths34pf80_tmos_odr_get(stmdev_ctx_t *ctx, sths34pf80_tmos_odr_t *val)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b084      	sub	sp, #16
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
 8001f90:	6039      	str	r1, [r7, #0]
  sths34pf80_ctrl1_t ctrl1;
  int32_t ret;

  ret = sths34pf80_read_reg(ctx, STHS34PF80_CTRL1, (uint8_t *)&ctrl1, 1);
 8001f92:	f107 0208 	add.w	r2, r7, #8
 8001f96:	2301      	movs	r3, #1
 8001f98:	2120      	movs	r1, #32
 8001f9a:	6878      	ldr	r0, [r7, #4]
 8001f9c:	f7ff fe48 	bl	8001c30 <sths34pf80_read_reg>
 8001fa0:	60f8      	str	r0, [r7, #12]

  switch (ctrl1.odr)
 8001fa2:	7a3b      	ldrb	r3, [r7, #8]
 8001fa4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001fa8:	b2db      	uxtb	r3, r3
 8001faa:	2b08      	cmp	r3, #8
 8001fac:	d838      	bhi.n	8002020 <sths34pf80_tmos_odr_get+0x98>
 8001fae:	a201      	add	r2, pc, #4	; (adr r2, 8001fb4 <sths34pf80_tmos_odr_get+0x2c>)
 8001fb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fb4:	08001fd9 	.word	0x08001fd9
 8001fb8:	08001fe1 	.word	0x08001fe1
 8001fbc:	08001fe9 	.word	0x08001fe9
 8001fc0:	08001ff1 	.word	0x08001ff1
 8001fc4:	08001ff9 	.word	0x08001ff9
 8001fc8:	08002001 	.word	0x08002001
 8001fcc:	08002009 	.word	0x08002009
 8001fd0:	08002011 	.word	0x08002011
 8001fd4:	08002019 	.word	0x08002019
  {
    case STHS34PF80_TMOS_ODR_OFF:
      *val = STHS34PF80_TMOS_ODR_OFF;
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	701a      	strb	r2, [r3, #0]
      break;
 8001fde:	e023      	b.n	8002028 <sths34pf80_tmos_odr_get+0xa0>

    case STHS34PF80_TMOS_ODR_AT_0Hz25:
      *val = STHS34PF80_TMOS_ODR_AT_0Hz25;
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	2201      	movs	r2, #1
 8001fe4:	701a      	strb	r2, [r3, #0]
      break;
 8001fe6:	e01f      	b.n	8002028 <sths34pf80_tmos_odr_get+0xa0>

    case STHS34PF80_TMOS_ODR_AT_0Hz50:
      *val = STHS34PF80_TMOS_ODR_AT_0Hz50;
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	2202      	movs	r2, #2
 8001fec:	701a      	strb	r2, [r3, #0]
      break;
 8001fee:	e01b      	b.n	8002028 <sths34pf80_tmos_odr_get+0xa0>

    case STHS34PF80_TMOS_ODR_AT_1Hz:
      *val = STHS34PF80_TMOS_ODR_AT_1Hz;
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	2203      	movs	r2, #3
 8001ff4:	701a      	strb	r2, [r3, #0]
      break;
 8001ff6:	e017      	b.n	8002028 <sths34pf80_tmos_odr_get+0xa0>

    case STHS34PF80_TMOS_ODR_AT_2Hz:
      *val = STHS34PF80_TMOS_ODR_AT_2Hz;
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	2204      	movs	r2, #4
 8001ffc:	701a      	strb	r2, [r3, #0]
      break;
 8001ffe:	e013      	b.n	8002028 <sths34pf80_tmos_odr_get+0xa0>

    case STHS34PF80_TMOS_ODR_AT_4Hz:
      *val = STHS34PF80_TMOS_ODR_AT_4Hz;
 8002000:	683b      	ldr	r3, [r7, #0]
 8002002:	2205      	movs	r2, #5
 8002004:	701a      	strb	r2, [r3, #0]
      break;
 8002006:	e00f      	b.n	8002028 <sths34pf80_tmos_odr_get+0xa0>

    case STHS34PF80_TMOS_ODR_AT_8Hz:
      *val = STHS34PF80_TMOS_ODR_AT_8Hz;
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	2206      	movs	r2, #6
 800200c:	701a      	strb	r2, [r3, #0]
      break;
 800200e:	e00b      	b.n	8002028 <sths34pf80_tmos_odr_get+0xa0>

    case STHS34PF80_TMOS_ODR_AT_15Hz:
      *val = STHS34PF80_TMOS_ODR_AT_15Hz;
 8002010:	683b      	ldr	r3, [r7, #0]
 8002012:	2207      	movs	r2, #7
 8002014:	701a      	strb	r2, [r3, #0]
      break;
 8002016:	e007      	b.n	8002028 <sths34pf80_tmos_odr_get+0xa0>

    case STHS34PF80_TMOS_ODR_AT_30Hz:
      *val = STHS34PF80_TMOS_ODR_AT_30Hz;
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	2208      	movs	r2, #8
 800201c:	701a      	strb	r2, [r3, #0]
      break;
 800201e:	e003      	b.n	8002028 <sths34pf80_tmos_odr_get+0xa0>

    default:
      *val = STHS34PF80_TMOS_ODR_OFF;
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	2200      	movs	r2, #0
 8002024:	701a      	strb	r2, [r3, #0]
      break;
 8002026:	bf00      	nop
  }
  return ret;
 8002028:	68fb      	ldr	r3, [r7, #12]
}
 800202a:	4618      	mov	r0, r3
 800202c:	3710      	adds	r7, #16
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop

08002034 <sths34pf80_block_data_update_set>:
  * @param  val      Block Data Update (BDU): output registers are not updated until LSB and MSB have been read).
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t sths34pf80_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b084      	sub	sp, #16
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
 800203c:	460b      	mov	r3, r1
 800203e:	70fb      	strb	r3, [r7, #3]
  sths34pf80_ctrl1_t ctrl1;
  int32_t ret;

  ret = sths34pf80_read_reg(ctx, STHS34PF80_CTRL1, (uint8_t *)&ctrl1, 1);
 8002040:	f107 0208 	add.w	r2, r7, #8
 8002044:	2301      	movs	r3, #1
 8002046:	2120      	movs	r1, #32
 8002048:	6878      	ldr	r0, [r7, #4]
 800204a:	f7ff fdf1 	bl	8001c30 <sths34pf80_read_reg>
 800204e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d10f      	bne.n	8002076 <sths34pf80_block_data_update_set+0x42>
  {
    ctrl1.bdu = val;
 8002056:	78fb      	ldrb	r3, [r7, #3]
 8002058:	f003 0301 	and.w	r3, r3, #1
 800205c:	b2da      	uxtb	r2, r3
 800205e:	7a3b      	ldrb	r3, [r7, #8]
 8002060:	f362 1304 	bfi	r3, r2, #4, #1
 8002064:	723b      	strb	r3, [r7, #8]
    ret = sths34pf80_write_reg(ctx, STHS34PF80_CTRL1, (uint8_t *)&ctrl1, 1);
 8002066:	f107 0208 	add.w	r2, r7, #8
 800206a:	2301      	movs	r3, #1
 800206c:	2120      	movs	r1, #32
 800206e:	6878      	ldr	r0, [r7, #4]
 8002070:	f7ff fdf6 	bl	8001c60 <sths34pf80_write_reg>
 8002074:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8002076:	68fb      	ldr	r3, [r7, #12]
}
 8002078:	4618      	mov	r0, r3
 800207a:	3710      	adds	r7, #16
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}

08002080 <sths34pf80_mem_bank_set>:
  * @param  val      MAIN_MEM_BANK, EMBED_FUNC_MEM_BANK, SENSOR_HUB_MEM_BANK, STRED_MEM_BANK,
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t sths34pf80_mem_bank_set(stmdev_ctx_t *ctx, sths34pf80_mem_bank_t val)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
 8002088:	460b      	mov	r3, r1
 800208a:	70fb      	strb	r3, [r7, #3]
  sths34pf80_ctrl2_t ctrl2;
  int32_t ret;

  ret = sths34pf80_read_reg(ctx, STHS34PF80_CTRL2, (uint8_t *)&ctrl2, 1);
 800208c:	f107 0208 	add.w	r2, r7, #8
 8002090:	2301      	movs	r3, #1
 8002092:	2121      	movs	r1, #33	; 0x21
 8002094:	6878      	ldr	r0, [r7, #4]
 8002096:	f7ff fdcb 	bl	8001c30 <sths34pf80_read_reg>
 800209a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d10f      	bne.n	80020c2 <sths34pf80_mem_bank_set+0x42>
  {
    ctrl2.func_cfg_access = ((uint8_t)val & 0x1);
 80020a2:	78fb      	ldrb	r3, [r7, #3]
 80020a4:	f003 0301 	and.w	r3, r3, #1
 80020a8:	b2da      	uxtb	r2, r3
 80020aa:	7a3b      	ldrb	r3, [r7, #8]
 80020ac:	f362 1304 	bfi	r3, r2, #4, #1
 80020b0:	723b      	strb	r3, [r7, #8]
    ret = sths34pf80_write_reg(ctx, STHS34PF80_CTRL2, (uint8_t *)&ctrl2, 1);
 80020b2:	f107 0208 	add.w	r2, r7, #8
 80020b6:	2301      	movs	r3, #1
 80020b8:	2121      	movs	r1, #33	; 0x21
 80020ba:	6878      	ldr	r0, [r7, #4]
 80020bc:	f7ff fdd0 	bl	8001c60 <sths34pf80_write_reg>
 80020c0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80020c2:	68fb      	ldr	r3, [r7, #12]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3710      	adds	r7, #16
 80020c8:	46bd      	mov	sp, r7
 80020ca:	bd80      	pop	{r7, pc}

080020cc <sths34pf80_tobject_raw_get>:
  * @param  val      Object temperature output register.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t sths34pf80_tobject_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 80020cc:	b580      	push	{r7, lr}
 80020ce:	b084      	sub	sp, #16
 80020d0:	af00      	add	r7, sp, #0
 80020d2:	6078      	str	r0, [r7, #4]
 80020d4:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = sths34pf80_read_reg(ctx, STHS34PF80_TOBJECT_L, &buff[0], 2);
 80020d6:	f107 0208 	add.w	r2, r7, #8
 80020da:	2302      	movs	r3, #2
 80020dc:	2126      	movs	r1, #38	; 0x26
 80020de:	6878      	ldr	r0, [r7, #4]
 80020e0:	f7ff fda6 	bl	8001c30 <sths34pf80_read_reg>
 80020e4:	60f8      	str	r0, [r7, #12]

  *val = (int16_t)buff[1];
 80020e6:	7a7b      	ldrb	r3, [r7, #9]
 80020e8:	b21a      	sxth	r2, r3
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020f4:	b29b      	uxth	r3, r3
 80020f6:	021b      	lsls	r3, r3, #8
 80020f8:	b29a      	uxth	r2, r3
 80020fa:	7a3b      	ldrb	r3, [r7, #8]
 80020fc:	b29b      	uxth	r3, r3
 80020fe:	4413      	add	r3, r2
 8002100:	b29b      	uxth	r3, r3
 8002102:	b21a      	sxth	r2, r3
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	801a      	strh	r2, [r3, #0]

  return ret;
 8002108:	68fb      	ldr	r3, [r7, #12]
}
 800210a:	4618      	mov	r0, r3
 800210c:	3710      	adds	r7, #16
 800210e:	46bd      	mov	sp, r7
 8002110:	bd80      	pop	{r7, pc}

08002112 <sths34pf80_tambient_raw_get>:
  * @param  val      Ambient temperature output register.
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t sths34pf80_tambient_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8002112:	b580      	push	{r7, lr}
 8002114:	b084      	sub	sp, #16
 8002116:	af00      	add	r7, sp, #0
 8002118:	6078      	str	r0, [r7, #4]
 800211a:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = sths34pf80_read_reg(ctx, STHS34PF80_TAMBIENT_L, &buff[0], 2);
 800211c:	f107 0208 	add.w	r2, r7, #8
 8002120:	2302      	movs	r3, #2
 8002122:	2128      	movs	r1, #40	; 0x28
 8002124:	6878      	ldr	r0, [r7, #4]
 8002126:	f7ff fd83 	bl	8001c30 <sths34pf80_read_reg>
 800212a:	60f8      	str	r0, [r7, #12]

  *val = (int16_t)buff[1];
 800212c:	7a7b      	ldrb	r3, [r7, #9]
 800212e:	b21a      	sxth	r2, r3
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	f9b3 3000 	ldrsh.w	r3, [r3]
 800213a:	b29b      	uxth	r3, r3
 800213c:	021b      	lsls	r3, r3, #8
 800213e:	b29a      	uxth	r2, r3
 8002140:	7a3b      	ldrb	r3, [r7, #8]
 8002142:	b29b      	uxth	r3, r3
 8002144:	4413      	add	r3, r2
 8002146:	b29b      	uxth	r3, r3
 8002148:	b21a      	sxth	r2, r3
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	801a      	strh	r2, [r3, #0]

  return ret;
 800214e:	68fb      	ldr	r3, [r7, #12]
}
 8002150:	4618      	mov	r0, r3
 8002152:	3710      	adds	r7, #16
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}

08002158 <sths34pf80_func_cfg_write>:
  * @param  len      embedded register data len
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t sths34pf80_func_cfg_write(stmdev_ctx_t *ctx, uint8_t addr, uint8_t *data, uint8_t len)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b088      	sub	sp, #32
 800215c:	af00      	add	r7, sp, #0
 800215e:	60f8      	str	r0, [r7, #12]
 8002160:	607a      	str	r2, [r7, #4]
 8002162:	461a      	mov	r2, r3
 8002164:	460b      	mov	r3, r1
 8002166:	72fb      	strb	r3, [r7, #11]
 8002168:	4613      	mov	r3, r2
 800216a:	72bb      	strb	r3, [r7, #10]
  sths34pf80_ctrl1_t ctrl1;
  uint8_t odr;
  sths34pf80_page_rw_t page_rw = {0};
 800216c:	2300      	movs	r3, #0
 800216e:	753b      	strb	r3, [r7, #20]
  int32_t ret;
  uint8_t i;

  /* Save current odr and enter PD mode */
  ret = sths34pf80_read_reg(ctx, STHS34PF80_CTRL1, (uint8_t *)&ctrl1, 1);
 8002170:	f107 0218 	add.w	r2, r7, #24
 8002174:	2301      	movs	r3, #1
 8002176:	2120      	movs	r1, #32
 8002178:	68f8      	ldr	r0, [r7, #12]
 800217a:	f7ff fd59 	bl	8001c30 <sths34pf80_read_reg>
 800217e:	61f8      	str	r0, [r7, #28]
  odr = ctrl1.odr;
 8002180:	7e3b      	ldrb	r3, [r7, #24]
 8002182:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002186:	b2db      	uxtb	r3, r3
 8002188:	76bb      	strb	r3, [r7, #26]
  ctrl1.odr = 0;
 800218a:	7e3b      	ldrb	r3, [r7, #24]
 800218c:	f36f 0303 	bfc	r3, #0, #4
 8002190:	763b      	strb	r3, [r7, #24]
  ret += sths34pf80_write_reg(ctx, STHS34PF80_CTRL1, (uint8_t *)&ctrl1, 1);
 8002192:	f107 0218 	add.w	r2, r7, #24
 8002196:	2301      	movs	r3, #1
 8002198:	2120      	movs	r1, #32
 800219a:	68f8      	ldr	r0, [r7, #12]
 800219c:	f7ff fd60 	bl	8001c60 <sths34pf80_write_reg>
 80021a0:	4602      	mov	r2, r0
 80021a2:	69fb      	ldr	r3, [r7, #28]
 80021a4:	4413      	add	r3, r2
 80021a6:	61fb      	str	r3, [r7, #28]

  /* Enable access to embedded functions register */
  ret += sths34pf80_mem_bank_set(ctx, STHS34PF80_EMBED_FUNC_MEM_BANK);
 80021a8:	2101      	movs	r1, #1
 80021aa:	68f8      	ldr	r0, [r7, #12]
 80021ac:	f7ff ff68 	bl	8002080 <sths34pf80_mem_bank_set>
 80021b0:	4602      	mov	r2, r0
 80021b2:	69fb      	ldr	r3, [r7, #28]
 80021b4:	4413      	add	r3, r2
 80021b6:	61fb      	str	r3, [r7, #28]

  /* Enable write mode */
  page_rw.func_cfg_write = 1;
 80021b8:	7d3b      	ldrb	r3, [r7, #20]
 80021ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80021be:	753b      	strb	r3, [r7, #20]
  ret += sths34pf80_write_reg(ctx, STHS34PF80_PAGE_RW, (uint8_t *)&page_rw, 1);
 80021c0:	f107 0214 	add.w	r2, r7, #20
 80021c4:	2301      	movs	r3, #1
 80021c6:	2111      	movs	r1, #17
 80021c8:	68f8      	ldr	r0, [r7, #12]
 80021ca:	f7ff fd49 	bl	8001c60 <sths34pf80_write_reg>
 80021ce:	4602      	mov	r2, r0
 80021d0:	69fb      	ldr	r3, [r7, #28]
 80021d2:	4413      	add	r3, r2
 80021d4:	61fb      	str	r3, [r7, #28]

  /* Select register address (it will autoincrement when writing) */
  ret += sths34pf80_write_reg(ctx, STHS34PF80_FUNC_CFG_ADDR, &addr, 1);
 80021d6:	f107 020b 	add.w	r2, r7, #11
 80021da:	2301      	movs	r3, #1
 80021dc:	2108      	movs	r1, #8
 80021de:	68f8      	ldr	r0, [r7, #12]
 80021e0:	f7ff fd3e 	bl	8001c60 <sths34pf80_write_reg>
 80021e4:	4602      	mov	r2, r0
 80021e6:	69fb      	ldr	r3, [r7, #28]
 80021e8:	4413      	add	r3, r2
 80021ea:	61fb      	str	r3, [r7, #28]

  for (i = 0; i < len; i++)
 80021ec:	2300      	movs	r3, #0
 80021ee:	76fb      	strb	r3, [r7, #27]
 80021f0:	e00e      	b.n	8002210 <sths34pf80_func_cfg_write+0xb8>
  {
    /* Write data */
    ret += sths34pf80_write_reg(ctx, STHS34PF80_FUNC_CFG_DATA, &data[i], 1);
 80021f2:	7efb      	ldrb	r3, [r7, #27]
 80021f4:	687a      	ldr	r2, [r7, #4]
 80021f6:	441a      	add	r2, r3
 80021f8:	2301      	movs	r3, #1
 80021fa:	2109      	movs	r1, #9
 80021fc:	68f8      	ldr	r0, [r7, #12]
 80021fe:	f7ff fd2f 	bl	8001c60 <sths34pf80_write_reg>
 8002202:	4602      	mov	r2, r0
 8002204:	69fb      	ldr	r3, [r7, #28]
 8002206:	4413      	add	r3, r2
 8002208:	61fb      	str	r3, [r7, #28]
  for (i = 0; i < len; i++)
 800220a:	7efb      	ldrb	r3, [r7, #27]
 800220c:	3301      	adds	r3, #1
 800220e:	76fb      	strb	r3, [r7, #27]
 8002210:	7efa      	ldrb	r2, [r7, #27]
 8002212:	7abb      	ldrb	r3, [r7, #10]
 8002214:	429a      	cmp	r2, r3
 8002216:	d3ec      	bcc.n	80021f2 <sths34pf80_func_cfg_write+0x9a>
  }

  /* Disable write mode */
  page_rw.func_cfg_write = 0;
 8002218:	7d3b      	ldrb	r3, [r7, #20]
 800221a:	f36f 1386 	bfc	r3, #6, #1
 800221e:	753b      	strb	r3, [r7, #20]
  ret += sths34pf80_write_reg(ctx, STHS34PF80_PAGE_RW, (uint8_t *)&page_rw, 1);
 8002220:	f107 0214 	add.w	r2, r7, #20
 8002224:	2301      	movs	r3, #1
 8002226:	2111      	movs	r1, #17
 8002228:	68f8      	ldr	r0, [r7, #12]
 800222a:	f7ff fd19 	bl	8001c60 <sths34pf80_write_reg>
 800222e:	4602      	mov	r2, r0
 8002230:	69fb      	ldr	r3, [r7, #28]
 8002232:	4413      	add	r3, r2
 8002234:	61fb      	str	r3, [r7, #28]

  /* Disable access to embedded functions register */
  ret += sths34pf80_mem_bank_set(ctx, STHS34PF80_MAIN_MEM_BANK);
 8002236:	2100      	movs	r1, #0
 8002238:	68f8      	ldr	r0, [r7, #12]
 800223a:	f7ff ff21 	bl	8002080 <sths34pf80_mem_bank_set>
 800223e:	4602      	mov	r2, r0
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	4413      	add	r3, r2
 8002244:	61fb      	str	r3, [r7, #28]

  /* Set saved odr back */
  ctrl1.odr = odr;
 8002246:	7ebb      	ldrb	r3, [r7, #26]
 8002248:	f003 030f 	and.w	r3, r3, #15
 800224c:	b2da      	uxtb	r2, r3
 800224e:	7e3b      	ldrb	r3, [r7, #24]
 8002250:	f362 0303 	bfi	r3, r2, #0, #4
 8002254:	763b      	strb	r3, [r7, #24]
  ret += sths34pf80_write_reg(ctx, STHS34PF80_CTRL1, (uint8_t *)&ctrl1, 1);
 8002256:	f107 0218 	add.w	r2, r7, #24
 800225a:	2301      	movs	r3, #1
 800225c:	2120      	movs	r1, #32
 800225e:	68f8      	ldr	r0, [r7, #12]
 8002260:	f7ff fcfe 	bl	8001c60 <sths34pf80_write_reg>
 8002264:	4602      	mov	r2, r0
 8002266:	69fb      	ldr	r3, [r7, #28]
 8002268:	4413      	add	r3, r2
 800226a:	61fb      	str	r3, [r7, #28]

  return ret;
 800226c:	69fb      	ldr	r3, [r7, #28]
}
 800226e:	4618      	mov	r0, r3
 8002270:	3720      	adds	r7, #32
 8002272:	46bd      	mov	sp, r7
 8002274:	bd80      	pop	{r7, pc}

08002276 <sths34pf80_reset_algo>:
  * @param  val      reset algo structure
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t sths34pf80_reset_algo(stmdev_ctx_t *ctx)
{
 8002276:	b580      	push	{r7, lr}
 8002278:	b084      	sub	sp, #16
 800227a:	af00      	add	r7, sp, #0
 800227c:	6078      	str	r0, [r7, #4]
  uint8_t tmp;
  int32_t ret;

  tmp = 1;
 800227e:	2301      	movs	r3, #1
 8002280:	72fb      	strb	r3, [r7, #11]
  ret = sths34pf80_func_cfg_write(ctx, STHS34PF80_RESET_ALGO, &tmp, 1);
 8002282:	f107 020b 	add.w	r2, r7, #11
 8002286:	2301      	movs	r3, #1
 8002288:	212a      	movs	r1, #42	; 0x2a
 800228a:	6878      	ldr	r0, [r7, #4]
 800228c:	f7ff ff64 	bl	8002158 <sths34pf80_func_cfg_write>
 8002290:	60f8      	str	r0, [r7, #12]

  return ret;
 8002292:	68fb      	ldr	r3, [r7, #12]
}
 8002294:	4618      	mov	r0, r3
 8002296:	3710      	adds	r7, #16
 8002298:	46bd      	mov	sp, r7
 800229a:	bd80      	pop	{r7, pc}

0800229c <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800229c:	b580      	push	{r7, lr}
 800229e:	b082      	sub	sp, #8
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	4603      	mov	r3, r0
 80022a4:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 80022a6:	79fb      	ldrb	r3, [r7, #7]
 80022a8:	4a04      	ldr	r2, [pc, #16]	; (80022bc <BSP_LED_Init+0x20>)
 80022aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022ae:	4798      	blx	r3
  return BSP_ERROR_NONE;
 80022b0:	2300      	movs	r3, #0
}
 80022b2:	4618      	mov	r0, r3
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	0800a31c 	.word	0x0800a31c

080022c0 <BSP_LED_On>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	b082      	sub	sp, #8
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	4603      	mov	r3, r0
 80022c8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_SET);
 80022ca:	79fb      	ldrb	r3, [r7, #7]
 80022cc:	4a06      	ldr	r2, [pc, #24]	; (80022e8 <BSP_LED_On+0x28>)
 80022ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022d2:	2120      	movs	r1, #32
 80022d4:	2201      	movs	r2, #1
 80022d6:	4618      	mov	r0, r3
 80022d8:	f001 f8de 	bl	8003498 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 80022dc:	2300      	movs	r3, #0
}
 80022de:	4618      	mov	r0, r3
 80022e0:	3708      	adds	r7, #8
 80022e2:	46bd      	mov	sp, r7
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	20000028 	.word	0x20000028

080022ec <BSP_LED_Off>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Off(Led_TypeDef Led)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	4603      	mov	r3, r0
 80022f4:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT [Led], LED_PIN [Led], GPIO_PIN_RESET);
 80022f6:	79fb      	ldrb	r3, [r7, #7]
 80022f8:	4a06      	ldr	r2, [pc, #24]	; (8002314 <BSP_LED_Off+0x28>)
 80022fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022fe:	2120      	movs	r1, #32
 8002300:	2200      	movs	r2, #0
 8002302:	4618      	mov	r0, r3
 8002304:	f001 f8c8 	bl	8003498 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002308:	2300      	movs	r3, #0
}
 800230a:	4618      	mov	r0, r3
 800230c:	3708      	adds	r7, #8
 800230e:	46bd      	mov	sp, r7
 8002310:	bd80      	pop	{r7, pc}
 8002312:	bf00      	nop
 8002314:	20000028 	.word	0x20000028

08002318 <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 8002318:	b580      	push	{r7, lr}
 800231a:	b088      	sub	sp, #32
 800231c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800231e:	2300      	movs	r3, #0
 8002320:	60bb      	str	r3, [r7, #8]
 8002322:	4b1c      	ldr	r3, [pc, #112]	; (8002394 <LED_USER_GPIO_Init+0x7c>)
 8002324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002326:	4a1b      	ldr	r2, [pc, #108]	; (8002394 <LED_USER_GPIO_Init+0x7c>)
 8002328:	f043 0301 	orr.w	r3, r3, #1
 800232c:	6313      	str	r3, [r2, #48]	; 0x30
 800232e:	4b19      	ldr	r3, [pc, #100]	; (8002394 <LED_USER_GPIO_Init+0x7c>)
 8002330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002332:	f003 0301 	and.w	r3, r3, #1
 8002336:	60bb      	str	r3, [r7, #8]
 8002338:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800233a:	f107 030c 	add.w	r3, r7, #12
 800233e:	2200      	movs	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
 8002342:	605a      	str	r2, [r3, #4]
 8002344:	609a      	str	r2, [r3, #8]
 8002346:	60da      	str	r2, [r3, #12]
 8002348:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800234a:	2300      	movs	r3, #0
 800234c:	607b      	str	r3, [r7, #4]
 800234e:	4b11      	ldr	r3, [pc, #68]	; (8002394 <LED_USER_GPIO_Init+0x7c>)
 8002350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002352:	4a10      	ldr	r2, [pc, #64]	; (8002394 <LED_USER_GPIO_Init+0x7c>)
 8002354:	f043 0301 	orr.w	r3, r3, #1
 8002358:	6313      	str	r3, [r2, #48]	; 0x30
 800235a:	4b0e      	ldr	r3, [pc, #56]	; (8002394 <LED_USER_GPIO_Init+0x7c>)
 800235c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	607b      	str	r3, [r7, #4]
 8002364:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 8002366:	2200      	movs	r2, #0
 8002368:	2120      	movs	r1, #32
 800236a:	480b      	ldr	r0, [pc, #44]	; (8002398 <LED_USER_GPIO_Init+0x80>)
 800236c:	f001 f894 	bl	8003498 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 8002370:	2320      	movs	r3, #32
 8002372:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002374:	2301      	movs	r3, #1
 8002376:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002378:	2300      	movs	r3, #0
 800237a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800237c:	2300      	movs	r3, #0
 800237e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8002380:	f107 030c 	add.w	r3, r7, #12
 8002384:	4619      	mov	r1, r3
 8002386:	4804      	ldr	r0, [pc, #16]	; (8002398 <LED_USER_GPIO_Init+0x80>)
 8002388:	f000 fe1e 	bl	8002fc8 <HAL_GPIO_Init>

}
 800238c:	bf00      	nop
 800238e:	3720      	adds	r7, #32
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	40023800 	.word	0x40023800
 8002398:	40020000 	.word	0x40020000

0800239c <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b084      	sub	sp, #16
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	4603      	mov	r3, r0
 80023a4:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80023a6:	2300      	movs	r3, #0
 80023a8:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 80023aa:	79fb      	ldrb	r3, [r7, #7]
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d903      	bls.n	80023b8 <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80023b0:	f06f 0301 	mvn.w	r3, #1
 80023b4:	60fb      	str	r3, [r7, #12]
 80023b6:	e025      	b.n	8002404 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 80023b8:	79fb      	ldrb	r3, [r7, #7]
 80023ba:	79fa      	ldrb	r2, [r7, #7]
 80023bc:	4914      	ldr	r1, [pc, #80]	; (8002410 <BSP_COM_Init+0x74>)
 80023be:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80023c2:	4814      	ldr	r0, [pc, #80]	; (8002414 <BSP_COM_Init+0x78>)
 80023c4:	4613      	mov	r3, r2
 80023c6:	00db      	lsls	r3, r3, #3
 80023c8:	4413      	add	r3, r2
 80023ca:	00db      	lsls	r3, r3, #3
 80023cc:	4403      	add	r3, r0
 80023ce:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART2_MspInit(&hcom_uart[COM]);
 80023d0:	79fa      	ldrb	r2, [r7, #7]
 80023d2:	4613      	mov	r3, r2
 80023d4:	00db      	lsls	r3, r3, #3
 80023d6:	4413      	add	r3, r2
 80023d8:	00db      	lsls	r3, r3, #3
 80023da:	4a0e      	ldr	r2, [pc, #56]	; (8002414 <BSP_COM_Init+0x78>)
 80023dc:	4413      	add	r3, r2
 80023de:	4618      	mov	r0, r3
 80023e0:	f000 f848 	bl	8002474 <USART2_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART2_UART_Init(&hcom_uart[COM]))
 80023e4:	79fa      	ldrb	r2, [r7, #7]
 80023e6:	4613      	mov	r3, r2
 80023e8:	00db      	lsls	r3, r3, #3
 80023ea:	4413      	add	r3, r2
 80023ec:	00db      	lsls	r3, r3, #3
 80023ee:	4a09      	ldr	r2, [pc, #36]	; (8002414 <BSP_COM_Init+0x78>)
 80023f0:	4413      	add	r3, r2
 80023f2:	4618      	mov	r0, r3
 80023f4:	f000 f810 	bl	8002418 <MX_USART2_UART_Init>
 80023f8:	4603      	mov	r3, r0
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d002      	beq.n	8002404 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80023fe:	f06f 0303 	mvn.w	r3, #3
 8002402:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002404:	68fb      	ldr	r3, [r7, #12]
}
 8002406:	4618      	mov	r0, r3
 8002408:	3710      	adds	r7, #16
 800240a:	46bd      	mov	sp, r7
 800240c:	bd80      	pop	{r7, pc}
 800240e:	bf00      	nop
 8002410:	2000002c 	.word	0x2000002c
 8002414:	200001bc 	.word	0x200001bc

08002418 <MX_USART2_UART_Init>:
 */

/* USART2 init function */

__weak HAL_StatusTypeDef MX_USART2_UART_Init(UART_HandleTypeDef* huart)
{
 8002418:	b580      	push	{r7, lr}
 800241a:	b084      	sub	sp, #16
 800241c:	af00      	add	r7, sp, #0
 800241e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002420:	2300      	movs	r3, #0
 8002422:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART2;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	4a12      	ldr	r2, [pc, #72]	; (8002470 <MX_USART2_UART_Init+0x58>)
 8002428:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002430:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2200      	movs	r2, #0
 8002436:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	2200      	movs	r2, #0
 800243c:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	220c      	movs	r2, #12
 8002448:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(huart) != HAL_OK)
 8002456:	6878      	ldr	r0, [r7, #4]
 8002458:	f003 fdb4 	bl	8005fc4 <HAL_UART_Init>
 800245c:	4603      	mov	r3, r0
 800245e:	2b00      	cmp	r3, #0
 8002460:	d001      	beq.n	8002466 <MX_USART2_UART_Init+0x4e>
  {
    ret = HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002466:	7bfb      	ldrb	r3, [r7, #15]
}
 8002468:	4618      	mov	r0, r3
 800246a:	3710      	adds	r7, #16
 800246c:	46bd      	mov	sp, r7
 800246e:	bd80      	pop	{r7, pc}
 8002470:	40004400 	.word	0x40004400

08002474 <USART2_MspInit>:
 * @retval None
 */
DMA_HandleTypeDef hdma_usart2_rx;

static void USART2_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002474:	b580      	push	{r7, lr}
 8002476:	b08a      	sub	sp, #40	; 0x28
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_USART2_CLK_ENABLE();
 800247c:	2300      	movs	r3, #0
 800247e:	613b      	str	r3, [r7, #16]
 8002480:	4b33      	ldr	r3, [pc, #204]	; (8002550 <USART2_MspInit+0xdc>)
 8002482:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002484:	4a32      	ldr	r2, [pc, #200]	; (8002550 <USART2_MspInit+0xdc>)
 8002486:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800248a:	6413      	str	r3, [r2, #64]	; 0x40
 800248c:	4b30      	ldr	r3, [pc, #192]	; (8002550 <USART2_MspInit+0xdc>)
 800248e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002490:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002494:	613b      	str	r3, [r7, #16]
 8002496:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002498:	2300      	movs	r3, #0
 800249a:	60fb      	str	r3, [r7, #12]
 800249c:	4b2c      	ldr	r3, [pc, #176]	; (8002550 <USART2_MspInit+0xdc>)
 800249e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a0:	4a2b      	ldr	r2, [pc, #172]	; (8002550 <USART2_MspInit+0xdc>)
 80024a2:	f043 0301 	orr.w	r3, r3, #1
 80024a6:	6313      	str	r3, [r2, #48]	; 0x30
 80024a8:	4b29      	ldr	r3, [pc, #164]	; (8002550 <USART2_MspInit+0xdc>)
 80024aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024ac:	f003 0301 	and.w	r3, r3, #1
 80024b0:	60fb      	str	r3, [r7, #12]
 80024b2:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = BUS_USART2_TX_GPIO_PIN;
 80024b4:	2304      	movs	r3, #4
 80024b6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024b8:	2302      	movs	r3, #2
 80024ba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024bc:	2300      	movs	r3, #0
 80024be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024c0:	2300      	movs	r3, #0
 80024c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_USART2_TX_GPIO_AF;
 80024c4:	2307      	movs	r3, #7
 80024c6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_USART2_TX_GPIO_PORT, &GPIO_InitStruct);
 80024c8:	f107 0314 	add.w	r3, r7, #20
 80024cc:	4619      	mov	r1, r3
 80024ce:	4821      	ldr	r0, [pc, #132]	; (8002554 <USART2_MspInit+0xe0>)
 80024d0:	f000 fd7a 	bl	8002fc8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART2_RX_GPIO_PIN;
 80024d4:	2308      	movs	r3, #8
 80024d6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024d8:	2302      	movs	r3, #2
 80024da:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024dc:	2300      	movs	r3, #0
 80024de:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024e0:	2300      	movs	r3, #0
 80024e2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_USART2_RX_GPIO_AF;
 80024e4:	2307      	movs	r3, #7
 80024e6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_USART2_RX_GPIO_PORT, &GPIO_InitStruct);
 80024e8:	f107 0314 	add.w	r3, r7, #20
 80024ec:	4619      	mov	r1, r3
 80024ee:	4819      	ldr	r0, [pc, #100]	; (8002554 <USART2_MspInit+0xe0>)
 80024f0:	f000 fd6a 	bl	8002fc8 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_usart2_rx.Instance = DMA1_Stream5;
 80024f4:	4b18      	ldr	r3, [pc, #96]	; (8002558 <USART2_MspInit+0xe4>)
 80024f6:	4a19      	ldr	r2, [pc, #100]	; (800255c <USART2_MspInit+0xe8>)
 80024f8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80024fa:	4b17      	ldr	r3, [pc, #92]	; (8002558 <USART2_MspInit+0xe4>)
 80024fc:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002500:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002502:	4b15      	ldr	r3, [pc, #84]	; (8002558 <USART2_MspInit+0xe4>)
 8002504:	2200      	movs	r2, #0
 8002506:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002508:	4b13      	ldr	r3, [pc, #76]	; (8002558 <USART2_MspInit+0xe4>)
 800250a:	2200      	movs	r2, #0
 800250c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800250e:	4b12      	ldr	r3, [pc, #72]	; (8002558 <USART2_MspInit+0xe4>)
 8002510:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002514:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002516:	4b10      	ldr	r3, [pc, #64]	; (8002558 <USART2_MspInit+0xe4>)
 8002518:	2200      	movs	r2, #0
 800251a:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800251c:	4b0e      	ldr	r3, [pc, #56]	; (8002558 <USART2_MspInit+0xe4>)
 800251e:	2200      	movs	r2, #0
 8002520:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002522:	4b0d      	ldr	r3, [pc, #52]	; (8002558 <USART2_MspInit+0xe4>)
 8002524:	2200      	movs	r2, #0
 8002526:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002528:	4b0b      	ldr	r3, [pc, #44]	; (8002558 <USART2_MspInit+0xe4>)
 800252a:	2200      	movs	r2, #0
 800252c:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800252e:	4b0a      	ldr	r3, [pc, #40]	; (8002558 <USART2_MspInit+0xe4>)
 8002530:	2200      	movs	r2, #0
 8002532:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_DMA_Init(&hdma_usart2_rx);
 8002534:	4808      	ldr	r0, [pc, #32]	; (8002558 <USART2_MspInit+0xe4>)
 8002536:	f000 f9d7 	bl	80028e8 <HAL_DMA_Init>

  __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a06      	ldr	r2, [pc, #24]	; (8002558 <USART2_MspInit+0xe4>)
 800253e:	63da      	str	r2, [r3, #60]	; 0x3c
 8002540:	4a05      	ldr	r2, [pc, #20]	; (8002558 <USART2_MspInit+0xe4>)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
}
 8002546:	bf00      	nop
 8002548:	3728      	adds	r7, #40	; 0x28
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	40023800 	.word	0x40023800
 8002554:	40020000 	.word	0x40020000
 8002558:	20000204 	.word	0x20000204
 800255c:	40026088 	.word	0x40026088

08002560 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002564:	4b0e      	ldr	r3, [pc, #56]	; (80025a0 <HAL_Init+0x40>)
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4a0d      	ldr	r2, [pc, #52]	; (80025a0 <HAL_Init+0x40>)
 800256a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800256e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002570:	4b0b      	ldr	r3, [pc, #44]	; (80025a0 <HAL_Init+0x40>)
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4a0a      	ldr	r2, [pc, #40]	; (80025a0 <HAL_Init+0x40>)
 8002576:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800257a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800257c:	4b08      	ldr	r3, [pc, #32]	; (80025a0 <HAL_Init+0x40>)
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	4a07      	ldr	r2, [pc, #28]	; (80025a0 <HAL_Init+0x40>)
 8002582:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002586:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002588:	2003      	movs	r0, #3
 800258a:	f000 f94f 	bl	800282c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800258e:	2000      	movs	r0, #0
 8002590:	f000 f808 	bl	80025a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002594:	f7fe fcea 	bl	8000f6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	40023c00 	.word	0x40023c00

080025a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b082      	sub	sp, #8
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025ac:	4b12      	ldr	r3, [pc, #72]	; (80025f8 <HAL_InitTick+0x54>)
 80025ae:	681a      	ldr	r2, [r3, #0]
 80025b0:	4b12      	ldr	r3, [pc, #72]	; (80025fc <HAL_InitTick+0x58>)
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	4619      	mov	r1, r3
 80025b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80025ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80025be:	fbb2 f3f3 	udiv	r3, r2, r3
 80025c2:	4618      	mov	r0, r3
 80025c4:	f000 f967 	bl	8002896 <HAL_SYSTICK_Config>
 80025c8:	4603      	mov	r3, r0
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d001      	beq.n	80025d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025ce:	2301      	movs	r3, #1
 80025d0:	e00e      	b.n	80025f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	2b0f      	cmp	r3, #15
 80025d6:	d80a      	bhi.n	80025ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025d8:	2200      	movs	r2, #0
 80025da:	6879      	ldr	r1, [r7, #4]
 80025dc:	f04f 30ff 	mov.w	r0, #4294967295
 80025e0:	f000 f92f 	bl	8002842 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025e4:	4a06      	ldr	r2, [pc, #24]	; (8002600 <HAL_InitTick+0x5c>)
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025ea:	2300      	movs	r3, #0
 80025ec:	e000      	b.n	80025f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025ee:	2301      	movs	r3, #1
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3708      	adds	r7, #8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	20000000 	.word	0x20000000
 80025fc:	20000034 	.word	0x20000034
 8002600:	20000030 	.word	0x20000030

08002604 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002604:	b480      	push	{r7}
 8002606:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002608:	4b06      	ldr	r3, [pc, #24]	; (8002624 <HAL_IncTick+0x20>)
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	461a      	mov	r2, r3
 800260e:	4b06      	ldr	r3, [pc, #24]	; (8002628 <HAL_IncTick+0x24>)
 8002610:	681b      	ldr	r3, [r3, #0]
 8002612:	4413      	add	r3, r2
 8002614:	4a04      	ldr	r2, [pc, #16]	; (8002628 <HAL_IncTick+0x24>)
 8002616:	6013      	str	r3, [r2, #0]
}
 8002618:	bf00      	nop
 800261a:	46bd      	mov	sp, r7
 800261c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002620:	4770      	bx	lr
 8002622:	bf00      	nop
 8002624:	20000034 	.word	0x20000034
 8002628:	20000264 	.word	0x20000264

0800262c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800262c:	b480      	push	{r7}
 800262e:	af00      	add	r7, sp, #0
  return uwTick;
 8002630:	4b03      	ldr	r3, [pc, #12]	; (8002640 <HAL_GetTick+0x14>)
 8002632:	681b      	ldr	r3, [r3, #0]
}
 8002634:	4618      	mov	r0, r3
 8002636:	46bd      	mov	sp, r7
 8002638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263c:	4770      	bx	lr
 800263e:	bf00      	nop
 8002640:	20000264 	.word	0x20000264

08002644 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800264c:	f7ff ffee 	bl	800262c <HAL_GetTick>
 8002650:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	f1b3 3fff 	cmp.w	r3, #4294967295
 800265c:	d005      	beq.n	800266a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800265e:	4b0a      	ldr	r3, [pc, #40]	; (8002688 <HAL_Delay+0x44>)
 8002660:	781b      	ldrb	r3, [r3, #0]
 8002662:	461a      	mov	r2, r3
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	4413      	add	r3, r2
 8002668:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800266a:	bf00      	nop
 800266c:	f7ff ffde 	bl	800262c <HAL_GetTick>
 8002670:	4602      	mov	r2, r0
 8002672:	68bb      	ldr	r3, [r7, #8]
 8002674:	1ad3      	subs	r3, r2, r3
 8002676:	68fa      	ldr	r2, [r7, #12]
 8002678:	429a      	cmp	r2, r3
 800267a:	d8f7      	bhi.n	800266c <HAL_Delay+0x28>
  {
  }
}
 800267c:	bf00      	nop
 800267e:	bf00      	nop
 8002680:	3710      	adds	r7, #16
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	20000034 	.word	0x20000034

0800268c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800268c:	b480      	push	{r7}
 800268e:	b085      	sub	sp, #20
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	f003 0307 	and.w	r3, r3, #7
 800269a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800269c:	4b0c      	ldr	r3, [pc, #48]	; (80026d0 <__NVIC_SetPriorityGrouping+0x44>)
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026a2:	68ba      	ldr	r2, [r7, #8]
 80026a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80026a8:	4013      	ands	r3, r2
 80026aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026b0:	68bb      	ldr	r3, [r7, #8]
 80026b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80026b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80026bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80026be:	4a04      	ldr	r2, [pc, #16]	; (80026d0 <__NVIC_SetPriorityGrouping+0x44>)
 80026c0:	68bb      	ldr	r3, [r7, #8]
 80026c2:	60d3      	str	r3, [r2, #12]
}
 80026c4:	bf00      	nop
 80026c6:	3714      	adds	r7, #20
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr
 80026d0:	e000ed00 	.word	0xe000ed00

080026d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80026d4:	b480      	push	{r7}
 80026d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80026d8:	4b04      	ldr	r3, [pc, #16]	; (80026ec <__NVIC_GetPriorityGrouping+0x18>)
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	0a1b      	lsrs	r3, r3, #8
 80026de:	f003 0307 	and.w	r3, r3, #7
}
 80026e2:	4618      	mov	r0, r3
 80026e4:	46bd      	mov	sp, r7
 80026e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ea:	4770      	bx	lr
 80026ec:	e000ed00 	.word	0xe000ed00

080026f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	4603      	mov	r3, r0
 80026f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026fe:	2b00      	cmp	r3, #0
 8002700:	db0b      	blt.n	800271a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002702:	79fb      	ldrb	r3, [r7, #7]
 8002704:	f003 021f 	and.w	r2, r3, #31
 8002708:	4907      	ldr	r1, [pc, #28]	; (8002728 <__NVIC_EnableIRQ+0x38>)
 800270a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800270e:	095b      	lsrs	r3, r3, #5
 8002710:	2001      	movs	r0, #1
 8002712:	fa00 f202 	lsl.w	r2, r0, r2
 8002716:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800271a:	bf00      	nop
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	e000e100 	.word	0xe000e100

0800272c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800272c:	b480      	push	{r7}
 800272e:	b083      	sub	sp, #12
 8002730:	af00      	add	r7, sp, #0
 8002732:	4603      	mov	r3, r0
 8002734:	6039      	str	r1, [r7, #0]
 8002736:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002738:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800273c:	2b00      	cmp	r3, #0
 800273e:	db0a      	blt.n	8002756 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002740:	683b      	ldr	r3, [r7, #0]
 8002742:	b2da      	uxtb	r2, r3
 8002744:	490c      	ldr	r1, [pc, #48]	; (8002778 <__NVIC_SetPriority+0x4c>)
 8002746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800274a:	0112      	lsls	r2, r2, #4
 800274c:	b2d2      	uxtb	r2, r2
 800274e:	440b      	add	r3, r1
 8002750:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002754:	e00a      	b.n	800276c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002756:	683b      	ldr	r3, [r7, #0]
 8002758:	b2da      	uxtb	r2, r3
 800275a:	4908      	ldr	r1, [pc, #32]	; (800277c <__NVIC_SetPriority+0x50>)
 800275c:	79fb      	ldrb	r3, [r7, #7]
 800275e:	f003 030f 	and.w	r3, r3, #15
 8002762:	3b04      	subs	r3, #4
 8002764:	0112      	lsls	r2, r2, #4
 8002766:	b2d2      	uxtb	r2, r2
 8002768:	440b      	add	r3, r1
 800276a:	761a      	strb	r2, [r3, #24]
}
 800276c:	bf00      	nop
 800276e:	370c      	adds	r7, #12
 8002770:	46bd      	mov	sp, r7
 8002772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002776:	4770      	bx	lr
 8002778:	e000e100 	.word	0xe000e100
 800277c:	e000ed00 	.word	0xe000ed00

08002780 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002780:	b480      	push	{r7}
 8002782:	b089      	sub	sp, #36	; 0x24
 8002784:	af00      	add	r7, sp, #0
 8002786:	60f8      	str	r0, [r7, #12]
 8002788:	60b9      	str	r1, [r7, #8]
 800278a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	f003 0307 	and.w	r3, r3, #7
 8002792:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002794:	69fb      	ldr	r3, [r7, #28]
 8002796:	f1c3 0307 	rsb	r3, r3, #7
 800279a:	2b04      	cmp	r3, #4
 800279c:	bf28      	it	cs
 800279e:	2304      	movcs	r3, #4
 80027a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	3304      	adds	r3, #4
 80027a6:	2b06      	cmp	r3, #6
 80027a8:	d902      	bls.n	80027b0 <NVIC_EncodePriority+0x30>
 80027aa:	69fb      	ldr	r3, [r7, #28]
 80027ac:	3b03      	subs	r3, #3
 80027ae:	e000      	b.n	80027b2 <NVIC_EncodePriority+0x32>
 80027b0:	2300      	movs	r3, #0
 80027b2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027b4:	f04f 32ff 	mov.w	r2, #4294967295
 80027b8:	69bb      	ldr	r3, [r7, #24]
 80027ba:	fa02 f303 	lsl.w	r3, r2, r3
 80027be:	43da      	mvns	r2, r3
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	401a      	ands	r2, r3
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027c8:	f04f 31ff 	mov.w	r1, #4294967295
 80027cc:	697b      	ldr	r3, [r7, #20]
 80027ce:	fa01 f303 	lsl.w	r3, r1, r3
 80027d2:	43d9      	mvns	r1, r3
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027d8:	4313      	orrs	r3, r2
         );
}
 80027da:	4618      	mov	r0, r3
 80027dc:	3724      	adds	r7, #36	; 0x24
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
	...

080027e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b082      	sub	sp, #8
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	3b01      	subs	r3, #1
 80027f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80027f8:	d301      	bcc.n	80027fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80027fa:	2301      	movs	r3, #1
 80027fc:	e00f      	b.n	800281e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80027fe:	4a0a      	ldr	r2, [pc, #40]	; (8002828 <SysTick_Config+0x40>)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	3b01      	subs	r3, #1
 8002804:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002806:	210f      	movs	r1, #15
 8002808:	f04f 30ff 	mov.w	r0, #4294967295
 800280c:	f7ff ff8e 	bl	800272c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002810:	4b05      	ldr	r3, [pc, #20]	; (8002828 <SysTick_Config+0x40>)
 8002812:	2200      	movs	r2, #0
 8002814:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002816:	4b04      	ldr	r3, [pc, #16]	; (8002828 <SysTick_Config+0x40>)
 8002818:	2207      	movs	r2, #7
 800281a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800281c:	2300      	movs	r3, #0
}
 800281e:	4618      	mov	r0, r3
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	e000e010 	.word	0xe000e010

0800282c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b082      	sub	sp, #8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f7ff ff29 	bl	800268c <__NVIC_SetPriorityGrouping>
}
 800283a:	bf00      	nop
 800283c:	3708      	adds	r7, #8
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}

08002842 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002842:	b580      	push	{r7, lr}
 8002844:	b086      	sub	sp, #24
 8002846:	af00      	add	r7, sp, #0
 8002848:	4603      	mov	r3, r0
 800284a:	60b9      	str	r1, [r7, #8]
 800284c:	607a      	str	r2, [r7, #4]
 800284e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002850:	2300      	movs	r3, #0
 8002852:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002854:	f7ff ff3e 	bl	80026d4 <__NVIC_GetPriorityGrouping>
 8002858:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800285a:	687a      	ldr	r2, [r7, #4]
 800285c:	68b9      	ldr	r1, [r7, #8]
 800285e:	6978      	ldr	r0, [r7, #20]
 8002860:	f7ff ff8e 	bl	8002780 <NVIC_EncodePriority>
 8002864:	4602      	mov	r2, r0
 8002866:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800286a:	4611      	mov	r1, r2
 800286c:	4618      	mov	r0, r3
 800286e:	f7ff ff5d 	bl	800272c <__NVIC_SetPriority>
}
 8002872:	bf00      	nop
 8002874:	3718      	adds	r7, #24
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}

0800287a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800287a:	b580      	push	{r7, lr}
 800287c:	b082      	sub	sp, #8
 800287e:	af00      	add	r7, sp, #0
 8002880:	4603      	mov	r3, r0
 8002882:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002884:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002888:	4618      	mov	r0, r3
 800288a:	f7ff ff31 	bl	80026f0 <__NVIC_EnableIRQ>
}
 800288e:	bf00      	nop
 8002890:	3708      	adds	r7, #8
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}

08002896 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002896:	b580      	push	{r7, lr}
 8002898:	b082      	sub	sp, #8
 800289a:	af00      	add	r7, sp, #0
 800289c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	f7ff ffa2 	bl	80027e8 <SysTick_Config>
 80028a4:	4603      	mov	r3, r0
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3708      	adds	r7, #8
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}

080028ae <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 80028ae:	b580      	push	{r7, lr}
 80028b0:	b082      	sub	sp, #8
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d101      	bne.n	80028c0 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 80028bc:	2301      	movs	r3, #1
 80028be:	e00e      	b.n	80028de <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	795b      	ldrb	r3, [r3, #5]
 80028c4:	b2db      	uxtb	r3, r3
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d105      	bne.n	80028d6 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	2200      	movs	r2, #0
 80028ce:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80028d0:	6878      	ldr	r0, [r7, #4]
 80028d2:	f7fe fb73 	bl	8000fbc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	2201      	movs	r2, #1
 80028da:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80028dc:	2300      	movs	r3, #0
}
 80028de:	4618      	mov	r0, r3
 80028e0:	3708      	adds	r7, #8
 80028e2:	46bd      	mov	sp, r7
 80028e4:	bd80      	pop	{r7, pc}
	...

080028e8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b086      	sub	sp, #24
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80028f0:	2300      	movs	r3, #0
 80028f2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80028f4:	f7ff fe9a 	bl	800262c <HAL_GetTick>
 80028f8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d101      	bne.n	8002904 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	e099      	b.n	8002a38 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	2202      	movs	r2, #2
 8002908:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2200      	movs	r2, #0
 8002910:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	681a      	ldr	r2, [r3, #0]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f022 0201 	bic.w	r2, r2, #1
 8002922:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002924:	e00f      	b.n	8002946 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002926:	f7ff fe81 	bl	800262c <HAL_GetTick>
 800292a:	4602      	mov	r2, r0
 800292c:	693b      	ldr	r3, [r7, #16]
 800292e:	1ad3      	subs	r3, r2, r3
 8002930:	2b05      	cmp	r3, #5
 8002932:	d908      	bls.n	8002946 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2220      	movs	r2, #32
 8002938:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	2203      	movs	r2, #3
 800293e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002942:	2303      	movs	r3, #3
 8002944:	e078      	b.n	8002a38 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0301 	and.w	r3, r3, #1
 8002950:	2b00      	cmp	r3, #0
 8002952:	d1e8      	bne.n	8002926 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800295c:	697a      	ldr	r2, [r7, #20]
 800295e:	4b38      	ldr	r3, [pc, #224]	; (8002a40 <HAL_DMA_Init+0x158>)
 8002960:	4013      	ands	r3, r2
 8002962:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	685a      	ldr	r2, [r3, #4]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	689b      	ldr	r3, [r3, #8]
 800296c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002972:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	691b      	ldr	r3, [r3, #16]
 8002978:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800297e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	699b      	ldr	r3, [r3, #24]
 8002984:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800298a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6a1b      	ldr	r3, [r3, #32]
 8002990:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002992:	697a      	ldr	r2, [r7, #20]
 8002994:	4313      	orrs	r3, r2
 8002996:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800299c:	2b04      	cmp	r3, #4
 800299e:	d107      	bne.n	80029b0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a8:	4313      	orrs	r3, r2
 80029aa:	697a      	ldr	r2, [r7, #20]
 80029ac:	4313      	orrs	r3, r2
 80029ae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	697a      	ldr	r2, [r7, #20]
 80029b6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	695b      	ldr	r3, [r3, #20]
 80029be:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	f023 0307 	bic.w	r3, r3, #7
 80029c6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029cc:	697a      	ldr	r2, [r7, #20]
 80029ce:	4313      	orrs	r3, r2
 80029d0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029d6:	2b04      	cmp	r3, #4
 80029d8:	d117      	bne.n	8002a0a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80029de:	697a      	ldr	r2, [r7, #20]
 80029e0:	4313      	orrs	r3, r2
 80029e2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d00e      	beq.n	8002a0a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80029ec:	6878      	ldr	r0, [r7, #4]
 80029ee:	f000 fa6f 	bl	8002ed0 <DMA_CheckFifoParam>
 80029f2:	4603      	mov	r3, r0
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	d008      	beq.n	8002a0a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2240      	movs	r2, #64	; 0x40
 80029fc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2201      	movs	r2, #1
 8002a02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002a06:	2301      	movs	r3, #1
 8002a08:	e016      	b.n	8002a38 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	697a      	ldr	r2, [r7, #20]
 8002a10:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f000 fa26 	bl	8002e64 <DMA_CalcBaseAndBitshift>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a20:	223f      	movs	r2, #63	; 0x3f
 8002a22:	409a      	lsls	r2, r3
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2201      	movs	r2, #1
 8002a32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	3718      	adds	r7, #24
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	f010803f 	.word	0xf010803f

08002a44 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b086      	sub	sp, #24
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	60f8      	str	r0, [r7, #12]
 8002a4c:	60b9      	str	r1, [r7, #8]
 8002a4e:	607a      	str	r2, [r7, #4]
 8002a50:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002a52:	2300      	movs	r3, #0
 8002a54:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a5a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002a62:	2b01      	cmp	r3, #1
 8002a64:	d101      	bne.n	8002a6a <HAL_DMA_Start_IT+0x26>
 8002a66:	2302      	movs	r3, #2
 8002a68:	e040      	b.n	8002aec <HAL_DMA_Start_IT+0xa8>
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2201      	movs	r2, #1
 8002a6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	2b01      	cmp	r3, #1
 8002a7c:	d12f      	bne.n	8002ade <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2202      	movs	r2, #2
 8002a82:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	2200      	movs	r2, #0
 8002a8a:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002a8c:	683b      	ldr	r3, [r7, #0]
 8002a8e:	687a      	ldr	r2, [r7, #4]
 8002a90:	68b9      	ldr	r1, [r7, #8]
 8002a92:	68f8      	ldr	r0, [r7, #12]
 8002a94:	f000 f9b8 	bl	8002e08 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a9c:	223f      	movs	r2, #63	; 0x3f
 8002a9e:	409a      	lsls	r2, r3
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	f042 0216 	orr.w	r2, r2, #22
 8002ab2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d007      	beq.n	8002acc <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	681a      	ldr	r2, [r3, #0]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f042 0208 	orr.w	r2, r2, #8
 8002aca:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f042 0201 	orr.w	r2, r2, #1
 8002ada:	601a      	str	r2, [r3, #0]
 8002adc:	e005      	b.n	8002aea <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2200      	movs	r2, #0
 8002ae2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002ae6:	2302      	movs	r3, #2
 8002ae8:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002aea:	7dfb      	ldrb	r3, [r7, #23]
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3718      	adds	r7, #24
 8002af0:	46bd      	mov	sp, r7
 8002af2:	bd80      	pop	{r7, pc}

08002af4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b086      	sub	sp, #24
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002afc:	2300      	movs	r3, #0
 8002afe:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002b00:	4b8e      	ldr	r3, [pc, #568]	; (8002d3c <HAL_DMA_IRQHandler+0x248>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a8e      	ldr	r2, [pc, #568]	; (8002d40 <HAL_DMA_IRQHandler+0x24c>)
 8002b06:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0a:	0a9b      	lsrs	r3, r3, #10
 8002b0c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b12:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b1e:	2208      	movs	r2, #8
 8002b20:	409a      	lsls	r2, r3
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	4013      	ands	r3, r2
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d01a      	beq.n	8002b60 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0304 	and.w	r3, r3, #4
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d013      	beq.n	8002b60 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f022 0204 	bic.w	r2, r2, #4
 8002b46:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b4c:	2208      	movs	r2, #8
 8002b4e:	409a      	lsls	r2, r3
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b58:	f043 0201 	orr.w	r2, r3, #1
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b64:	2201      	movs	r2, #1
 8002b66:	409a      	lsls	r2, r3
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d012      	beq.n	8002b96 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	695b      	ldr	r3, [r3, #20]
 8002b76:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d00b      	beq.n	8002b96 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b82:	2201      	movs	r2, #1
 8002b84:	409a      	lsls	r2, r3
 8002b86:	693b      	ldr	r3, [r7, #16]
 8002b88:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b8e:	f043 0202 	orr.w	r2, r3, #2
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b9a:	2204      	movs	r2, #4
 8002b9c:	409a      	lsls	r2, r3
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	4013      	ands	r3, r2
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d012      	beq.n	8002bcc <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f003 0302 	and.w	r3, r3, #2
 8002bb0:	2b00      	cmp	r3, #0
 8002bb2:	d00b      	beq.n	8002bcc <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bb8:	2204      	movs	r2, #4
 8002bba:	409a      	lsls	r2, r3
 8002bbc:	693b      	ldr	r3, [r7, #16]
 8002bbe:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bc4:	f043 0204 	orr.w	r2, r3, #4
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bd0:	2210      	movs	r2, #16
 8002bd2:	409a      	lsls	r2, r3
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	4013      	ands	r3, r2
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d043      	beq.n	8002c64 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	f003 0308 	and.w	r3, r3, #8
 8002be6:	2b00      	cmp	r3, #0
 8002be8:	d03c      	beq.n	8002c64 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002bee:	2210      	movs	r2, #16
 8002bf0:	409a      	lsls	r2, r3
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d018      	beq.n	8002c36 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d108      	bne.n	8002c24 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d024      	beq.n	8002c64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1e:	6878      	ldr	r0, [r7, #4]
 8002c20:	4798      	blx	r3
 8002c22:	e01f      	b.n	8002c64 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c28:	2b00      	cmp	r3, #0
 8002c2a:	d01b      	beq.n	8002c64 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c30:	6878      	ldr	r0, [r7, #4]
 8002c32:	4798      	blx	r3
 8002c34:	e016      	b.n	8002c64 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d107      	bne.n	8002c54 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	681a      	ldr	r2, [r3, #0]
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f022 0208 	bic.w	r2, r2, #8
 8002c52:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d003      	beq.n	8002c64 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c60:	6878      	ldr	r0, [r7, #4]
 8002c62:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c68:	2220      	movs	r2, #32
 8002c6a:	409a      	lsls	r2, r3
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	4013      	ands	r3, r2
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	f000 808f 	beq.w	8002d94 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f003 0310 	and.w	r3, r3, #16
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	f000 8087 	beq.w	8002d94 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c8a:	2220      	movs	r2, #32
 8002c8c:	409a      	lsls	r2, r3
 8002c8e:	693b      	ldr	r3, [r7, #16]
 8002c90:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002c98:	b2db      	uxtb	r3, r3
 8002c9a:	2b05      	cmp	r3, #5
 8002c9c:	d136      	bne.n	8002d0c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	681a      	ldr	r2, [r3, #0]
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f022 0216 	bic.w	r2, r2, #22
 8002cac:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	695a      	ldr	r2, [r3, #20]
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002cbc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d103      	bne.n	8002cce <HAL_DMA_IRQHandler+0x1da>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d007      	beq.n	8002cde <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	681a      	ldr	r2, [r3, #0]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f022 0208 	bic.w	r2, r2, #8
 8002cdc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ce2:	223f      	movs	r2, #63	; 0x3f
 8002ce4:	409a      	lsls	r2, r3
 8002ce6:	693b      	ldr	r3, [r7, #16]
 8002ce8:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2201      	movs	r2, #1
 8002cee:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d07e      	beq.n	8002e00 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	4798      	blx	r3
        }
        return;
 8002d0a:	e079      	b.n	8002e00 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d01d      	beq.n	8002d56 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d10d      	bne.n	8002d44 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d031      	beq.n	8002d94 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d34:	6878      	ldr	r0, [r7, #4]
 8002d36:	4798      	blx	r3
 8002d38:	e02c      	b.n	8002d94 <HAL_DMA_IRQHandler+0x2a0>
 8002d3a:	bf00      	nop
 8002d3c:	20000000 	.word	0x20000000
 8002d40:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	d023      	beq.n	8002d94 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d50:	6878      	ldr	r0, [r7, #4]
 8002d52:	4798      	blx	r3
 8002d54:	e01e      	b.n	8002d94 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d10f      	bne.n	8002d84 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	f022 0210 	bic.w	r2, r2, #16
 8002d72:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2201      	movs	r2, #1
 8002d78:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	2200      	movs	r2, #0
 8002d80:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d003      	beq.n	8002d94 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002d90:	6878      	ldr	r0, [r7, #4]
 8002d92:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d98:	2b00      	cmp	r3, #0
 8002d9a:	d032      	beq.n	8002e02 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002da0:	f003 0301 	and.w	r3, r3, #1
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d022      	beq.n	8002dee <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	2205      	movs	r2, #5
 8002dac:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	681a      	ldr	r2, [r3, #0]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f022 0201 	bic.w	r2, r2, #1
 8002dbe:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	60bb      	str	r3, [r7, #8]
 8002dc6:	697a      	ldr	r2, [r7, #20]
 8002dc8:	429a      	cmp	r2, r3
 8002dca:	d307      	bcc.n	8002ddc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f003 0301 	and.w	r3, r3, #1
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d1f2      	bne.n	8002dc0 <HAL_DMA_IRQHandler+0x2cc>
 8002dda:	e000      	b.n	8002dde <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002ddc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2201      	movs	r2, #1
 8002de2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2200      	movs	r2, #0
 8002dea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d005      	beq.n	8002e02 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	4798      	blx	r3
 8002dfe:	e000      	b.n	8002e02 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002e00:	bf00      	nop
    }
  }
}
 8002e02:	3718      	adds	r7, #24
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	b085      	sub	sp, #20
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	60f8      	str	r0, [r7, #12]
 8002e10:	60b9      	str	r1, [r7, #8]
 8002e12:	607a      	str	r2, [r7, #4]
 8002e14:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	681a      	ldr	r2, [r3, #0]
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002e24:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	683a      	ldr	r2, [r7, #0]
 8002e2c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	2b40      	cmp	r3, #64	; 0x40
 8002e34:	d108      	bne.n	8002e48 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	687a      	ldr	r2, [r7, #4]
 8002e3c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	681b      	ldr	r3, [r3, #0]
 8002e42:	68ba      	ldr	r2, [r7, #8]
 8002e44:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002e46:	e007      	b.n	8002e58 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	68ba      	ldr	r2, [r7, #8]
 8002e4e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	687a      	ldr	r2, [r7, #4]
 8002e56:	60da      	str	r2, [r3, #12]
}
 8002e58:	bf00      	nop
 8002e5a:	3714      	adds	r7, #20
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e62:	4770      	bx	lr

08002e64 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	b2db      	uxtb	r3, r3
 8002e72:	3b10      	subs	r3, #16
 8002e74:	4a14      	ldr	r2, [pc, #80]	; (8002ec8 <DMA_CalcBaseAndBitshift+0x64>)
 8002e76:	fba2 2303 	umull	r2, r3, r2, r3
 8002e7a:	091b      	lsrs	r3, r3, #4
 8002e7c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002e7e:	4a13      	ldr	r2, [pc, #76]	; (8002ecc <DMA_CalcBaseAndBitshift+0x68>)
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	4413      	add	r3, r2
 8002e84:	781b      	ldrb	r3, [r3, #0]
 8002e86:	461a      	mov	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	2b03      	cmp	r3, #3
 8002e90:	d909      	bls.n	8002ea6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002e9a:	f023 0303 	bic.w	r3, r3, #3
 8002e9e:	1d1a      	adds	r2, r3, #4
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	659a      	str	r2, [r3, #88]	; 0x58
 8002ea4:	e007      	b.n	8002eb6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8002eae:	f023 0303 	bic.w	r3, r3, #3
 8002eb2:	687a      	ldr	r2, [r7, #4]
 8002eb4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8002eba:	4618      	mov	r0, r3
 8002ebc:	3714      	adds	r7, #20
 8002ebe:	46bd      	mov	sp, r7
 8002ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec4:	4770      	bx	lr
 8002ec6:	bf00      	nop
 8002ec8:	aaaaaaab 	.word	0xaaaaaaab
 8002ecc:	0800a320 	.word	0x0800a320

08002ed0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b085      	sub	sp, #20
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ed8:	2300      	movs	r3, #0
 8002eda:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ee0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	699b      	ldr	r3, [r3, #24]
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d11f      	bne.n	8002f2a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	2b03      	cmp	r3, #3
 8002eee:	d856      	bhi.n	8002f9e <DMA_CheckFifoParam+0xce>
 8002ef0:	a201      	add	r2, pc, #4	; (adr r2, 8002ef8 <DMA_CheckFifoParam+0x28>)
 8002ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ef6:	bf00      	nop
 8002ef8:	08002f09 	.word	0x08002f09
 8002efc:	08002f1b 	.word	0x08002f1b
 8002f00:	08002f09 	.word	0x08002f09
 8002f04:	08002f9f 	.word	0x08002f9f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f0c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	d046      	beq.n	8002fa2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002f14:	2301      	movs	r3, #1
 8002f16:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f18:	e043      	b.n	8002fa2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f1e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f22:	d140      	bne.n	8002fa6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002f24:	2301      	movs	r3, #1
 8002f26:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f28:	e03d      	b.n	8002fa6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	699b      	ldr	r3, [r3, #24]
 8002f2e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002f32:	d121      	bne.n	8002f78 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	2b03      	cmp	r3, #3
 8002f38:	d837      	bhi.n	8002faa <DMA_CheckFifoParam+0xda>
 8002f3a:	a201      	add	r2, pc, #4	; (adr r2, 8002f40 <DMA_CheckFifoParam+0x70>)
 8002f3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f40:	08002f51 	.word	0x08002f51
 8002f44:	08002f57 	.word	0x08002f57
 8002f48:	08002f51 	.word	0x08002f51
 8002f4c:	08002f69 	.word	0x08002f69
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002f50:	2301      	movs	r3, #1
 8002f52:	73fb      	strb	r3, [r7, #15]
      break;
 8002f54:	e030      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f5a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d025      	beq.n	8002fae <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002f62:	2301      	movs	r3, #1
 8002f64:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002f66:	e022      	b.n	8002fae <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f6c:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8002f70:	d11f      	bne.n	8002fb2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002f72:	2301      	movs	r3, #1
 8002f74:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002f76:	e01c      	b.n	8002fb2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d903      	bls.n	8002f86 <DMA_CheckFifoParam+0xb6>
 8002f7e:	68bb      	ldr	r3, [r7, #8]
 8002f80:	2b03      	cmp	r3, #3
 8002f82:	d003      	beq.n	8002f8c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002f84:	e018      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	73fb      	strb	r3, [r7, #15]
      break;
 8002f8a:	e015      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f90:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d00e      	beq.n	8002fb6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002f98:	2301      	movs	r3, #1
 8002f9a:	73fb      	strb	r3, [r7, #15]
      break;
 8002f9c:	e00b      	b.n	8002fb6 <DMA_CheckFifoParam+0xe6>
      break;
 8002f9e:	bf00      	nop
 8002fa0:	e00a      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
      break;
 8002fa2:	bf00      	nop
 8002fa4:	e008      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
      break;
 8002fa6:	bf00      	nop
 8002fa8:	e006      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
      break;
 8002faa:	bf00      	nop
 8002fac:	e004      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
      break;
 8002fae:	bf00      	nop
 8002fb0:	e002      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002fb2:	bf00      	nop
 8002fb4:	e000      	b.n	8002fb8 <DMA_CheckFifoParam+0xe8>
      break;
 8002fb6:	bf00      	nop
    }
  } 
  
  return status; 
 8002fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3714      	adds	r7, #20
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop

08002fc8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002fc8:	b480      	push	{r7}
 8002fca:	b089      	sub	sp, #36	; 0x24
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
 8002fd0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002fd2:	2300      	movs	r3, #0
 8002fd4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002fda:	2300      	movs	r3, #0
 8002fdc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002fde:	2300      	movs	r3, #0
 8002fe0:	61fb      	str	r3, [r7, #28]
 8002fe2:	e159      	b.n	8003298 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002fe4:	2201      	movs	r2, #1
 8002fe6:	69fb      	ldr	r3, [r7, #28]
 8002fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8002fec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	681b      	ldr	r3, [r3, #0]
 8002ff2:	697a      	ldr	r2, [r7, #20]
 8002ff4:	4013      	ands	r3, r2
 8002ff6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ff8:	693a      	ldr	r2, [r7, #16]
 8002ffa:	697b      	ldr	r3, [r7, #20]
 8002ffc:	429a      	cmp	r2, r3
 8002ffe:	f040 8148 	bne.w	8003292 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003002:	683b      	ldr	r3, [r7, #0]
 8003004:	685b      	ldr	r3, [r3, #4]
 8003006:	f003 0303 	and.w	r3, r3, #3
 800300a:	2b01      	cmp	r3, #1
 800300c:	d005      	beq.n	800301a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800300e:	683b      	ldr	r3, [r7, #0]
 8003010:	685b      	ldr	r3, [r3, #4]
 8003012:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003016:	2b02      	cmp	r3, #2
 8003018:	d130      	bne.n	800307c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	689b      	ldr	r3, [r3, #8]
 800301e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003020:	69fb      	ldr	r3, [r7, #28]
 8003022:	005b      	lsls	r3, r3, #1
 8003024:	2203      	movs	r2, #3
 8003026:	fa02 f303 	lsl.w	r3, r2, r3
 800302a:	43db      	mvns	r3, r3
 800302c:	69ba      	ldr	r2, [r7, #24]
 800302e:	4013      	ands	r3, r2
 8003030:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003032:	683b      	ldr	r3, [r7, #0]
 8003034:	68da      	ldr	r2, [r3, #12]
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	fa02 f303 	lsl.w	r3, r2, r3
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	4313      	orrs	r3, r2
 8003042:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	69ba      	ldr	r2, [r7, #24]
 8003048:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003050:	2201      	movs	r2, #1
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	fa02 f303 	lsl.w	r3, r2, r3
 8003058:	43db      	mvns	r3, r3
 800305a:	69ba      	ldr	r2, [r7, #24]
 800305c:	4013      	ands	r3, r2
 800305e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	091b      	lsrs	r3, r3, #4
 8003066:	f003 0201 	and.w	r2, r3, #1
 800306a:	69fb      	ldr	r3, [r7, #28]
 800306c:	fa02 f303 	lsl.w	r3, r2, r3
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	4313      	orrs	r3, r2
 8003074:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	685b      	ldr	r3, [r3, #4]
 8003080:	f003 0303 	and.w	r3, r3, #3
 8003084:	2b03      	cmp	r3, #3
 8003086:	d017      	beq.n	80030b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	68db      	ldr	r3, [r3, #12]
 800308c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800308e:	69fb      	ldr	r3, [r7, #28]
 8003090:	005b      	lsls	r3, r3, #1
 8003092:	2203      	movs	r2, #3
 8003094:	fa02 f303 	lsl.w	r3, r2, r3
 8003098:	43db      	mvns	r3, r3
 800309a:	69ba      	ldr	r2, [r7, #24]
 800309c:	4013      	ands	r3, r2
 800309e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	689a      	ldr	r2, [r3, #8]
 80030a4:	69fb      	ldr	r3, [r7, #28]
 80030a6:	005b      	lsls	r3, r3, #1
 80030a8:	fa02 f303 	lsl.w	r3, r2, r3
 80030ac:	69ba      	ldr	r2, [r7, #24]
 80030ae:	4313      	orrs	r3, r2
 80030b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	69ba      	ldr	r2, [r7, #24]
 80030b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030b8:	683b      	ldr	r3, [r7, #0]
 80030ba:	685b      	ldr	r3, [r3, #4]
 80030bc:	f003 0303 	and.w	r3, r3, #3
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	d123      	bne.n	800310c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80030c4:	69fb      	ldr	r3, [r7, #28]
 80030c6:	08da      	lsrs	r2, r3, #3
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	3208      	adds	r2, #8
 80030cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80030d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80030d2:	69fb      	ldr	r3, [r7, #28]
 80030d4:	f003 0307 	and.w	r3, r3, #7
 80030d8:	009b      	lsls	r3, r3, #2
 80030da:	220f      	movs	r2, #15
 80030dc:	fa02 f303 	lsl.w	r3, r2, r3
 80030e0:	43db      	mvns	r3, r3
 80030e2:	69ba      	ldr	r2, [r7, #24]
 80030e4:	4013      	ands	r3, r2
 80030e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	691a      	ldr	r2, [r3, #16]
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	f003 0307 	and.w	r3, r3, #7
 80030f2:	009b      	lsls	r3, r3, #2
 80030f4:	fa02 f303 	lsl.w	r3, r2, r3
 80030f8:	69ba      	ldr	r2, [r7, #24]
 80030fa:	4313      	orrs	r3, r2
 80030fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80030fe:	69fb      	ldr	r3, [r7, #28]
 8003100:	08da      	lsrs	r2, r3, #3
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	3208      	adds	r2, #8
 8003106:	69b9      	ldr	r1, [r7, #24]
 8003108:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003112:	69fb      	ldr	r3, [r7, #28]
 8003114:	005b      	lsls	r3, r3, #1
 8003116:	2203      	movs	r2, #3
 8003118:	fa02 f303 	lsl.w	r3, r2, r3
 800311c:	43db      	mvns	r3, r3
 800311e:	69ba      	ldr	r2, [r7, #24]
 8003120:	4013      	ands	r3, r2
 8003122:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	685b      	ldr	r3, [r3, #4]
 8003128:	f003 0203 	and.w	r2, r3, #3
 800312c:	69fb      	ldr	r3, [r7, #28]
 800312e:	005b      	lsls	r3, r3, #1
 8003130:	fa02 f303 	lsl.w	r3, r2, r3
 8003134:	69ba      	ldr	r2, [r7, #24]
 8003136:	4313      	orrs	r3, r2
 8003138:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	69ba      	ldr	r2, [r7, #24]
 800313e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003140:	683b      	ldr	r3, [r7, #0]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003148:	2b00      	cmp	r3, #0
 800314a:	f000 80a2 	beq.w	8003292 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800314e:	2300      	movs	r3, #0
 8003150:	60fb      	str	r3, [r7, #12]
 8003152:	4b57      	ldr	r3, [pc, #348]	; (80032b0 <HAL_GPIO_Init+0x2e8>)
 8003154:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003156:	4a56      	ldr	r2, [pc, #344]	; (80032b0 <HAL_GPIO_Init+0x2e8>)
 8003158:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800315c:	6453      	str	r3, [r2, #68]	; 0x44
 800315e:	4b54      	ldr	r3, [pc, #336]	; (80032b0 <HAL_GPIO_Init+0x2e8>)
 8003160:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003162:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003166:	60fb      	str	r3, [r7, #12]
 8003168:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800316a:	4a52      	ldr	r2, [pc, #328]	; (80032b4 <HAL_GPIO_Init+0x2ec>)
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	089b      	lsrs	r3, r3, #2
 8003170:	3302      	adds	r3, #2
 8003172:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003176:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003178:	69fb      	ldr	r3, [r7, #28]
 800317a:	f003 0303 	and.w	r3, r3, #3
 800317e:	009b      	lsls	r3, r3, #2
 8003180:	220f      	movs	r2, #15
 8003182:	fa02 f303 	lsl.w	r3, r2, r3
 8003186:	43db      	mvns	r3, r3
 8003188:	69ba      	ldr	r2, [r7, #24]
 800318a:	4013      	ands	r3, r2
 800318c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	4a49      	ldr	r2, [pc, #292]	; (80032b8 <HAL_GPIO_Init+0x2f0>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d019      	beq.n	80031ca <HAL_GPIO_Init+0x202>
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	4a48      	ldr	r2, [pc, #288]	; (80032bc <HAL_GPIO_Init+0x2f4>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d013      	beq.n	80031c6 <HAL_GPIO_Init+0x1fe>
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	4a47      	ldr	r2, [pc, #284]	; (80032c0 <HAL_GPIO_Init+0x2f8>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d00d      	beq.n	80031c2 <HAL_GPIO_Init+0x1fa>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	4a46      	ldr	r2, [pc, #280]	; (80032c4 <HAL_GPIO_Init+0x2fc>)
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d007      	beq.n	80031be <HAL_GPIO_Init+0x1f6>
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a45      	ldr	r2, [pc, #276]	; (80032c8 <HAL_GPIO_Init+0x300>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d101      	bne.n	80031ba <HAL_GPIO_Init+0x1f2>
 80031b6:	2304      	movs	r3, #4
 80031b8:	e008      	b.n	80031cc <HAL_GPIO_Init+0x204>
 80031ba:	2307      	movs	r3, #7
 80031bc:	e006      	b.n	80031cc <HAL_GPIO_Init+0x204>
 80031be:	2303      	movs	r3, #3
 80031c0:	e004      	b.n	80031cc <HAL_GPIO_Init+0x204>
 80031c2:	2302      	movs	r3, #2
 80031c4:	e002      	b.n	80031cc <HAL_GPIO_Init+0x204>
 80031c6:	2301      	movs	r3, #1
 80031c8:	e000      	b.n	80031cc <HAL_GPIO_Init+0x204>
 80031ca:	2300      	movs	r3, #0
 80031cc:	69fa      	ldr	r2, [r7, #28]
 80031ce:	f002 0203 	and.w	r2, r2, #3
 80031d2:	0092      	lsls	r2, r2, #2
 80031d4:	4093      	lsls	r3, r2
 80031d6:	69ba      	ldr	r2, [r7, #24]
 80031d8:	4313      	orrs	r3, r2
 80031da:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80031dc:	4935      	ldr	r1, [pc, #212]	; (80032b4 <HAL_GPIO_Init+0x2ec>)
 80031de:	69fb      	ldr	r3, [r7, #28]
 80031e0:	089b      	lsrs	r3, r3, #2
 80031e2:	3302      	adds	r3, #2
 80031e4:	69ba      	ldr	r2, [r7, #24]
 80031e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80031ea:	4b38      	ldr	r3, [pc, #224]	; (80032cc <HAL_GPIO_Init+0x304>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	43db      	mvns	r3, r3
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	4013      	ands	r3, r2
 80031f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80031fa:	683b      	ldr	r3, [r7, #0]
 80031fc:	685b      	ldr	r3, [r3, #4]
 80031fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003202:	2b00      	cmp	r3, #0
 8003204:	d003      	beq.n	800320e <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003206:	69ba      	ldr	r2, [r7, #24]
 8003208:	693b      	ldr	r3, [r7, #16]
 800320a:	4313      	orrs	r3, r2
 800320c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800320e:	4a2f      	ldr	r2, [pc, #188]	; (80032cc <HAL_GPIO_Init+0x304>)
 8003210:	69bb      	ldr	r3, [r7, #24]
 8003212:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003214:	4b2d      	ldr	r3, [pc, #180]	; (80032cc <HAL_GPIO_Init+0x304>)
 8003216:	68db      	ldr	r3, [r3, #12]
 8003218:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	43db      	mvns	r3, r3
 800321e:	69ba      	ldr	r2, [r7, #24]
 8003220:	4013      	ands	r3, r2
 8003222:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003224:	683b      	ldr	r3, [r7, #0]
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d003      	beq.n	8003238 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003230:	69ba      	ldr	r2, [r7, #24]
 8003232:	693b      	ldr	r3, [r7, #16]
 8003234:	4313      	orrs	r3, r2
 8003236:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003238:	4a24      	ldr	r2, [pc, #144]	; (80032cc <HAL_GPIO_Init+0x304>)
 800323a:	69bb      	ldr	r3, [r7, #24]
 800323c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800323e:	4b23      	ldr	r3, [pc, #140]	; (80032cc <HAL_GPIO_Init+0x304>)
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	43db      	mvns	r3, r3
 8003248:	69ba      	ldr	r2, [r7, #24]
 800324a:	4013      	ands	r3, r2
 800324c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800324e:	683b      	ldr	r3, [r7, #0]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d003      	beq.n	8003262 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 800325a:	69ba      	ldr	r2, [r7, #24]
 800325c:	693b      	ldr	r3, [r7, #16]
 800325e:	4313      	orrs	r3, r2
 8003260:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003262:	4a1a      	ldr	r2, [pc, #104]	; (80032cc <HAL_GPIO_Init+0x304>)
 8003264:	69bb      	ldr	r3, [r7, #24]
 8003266:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003268:	4b18      	ldr	r3, [pc, #96]	; (80032cc <HAL_GPIO_Init+0x304>)
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800326e:	693b      	ldr	r3, [r7, #16]
 8003270:	43db      	mvns	r3, r3
 8003272:	69ba      	ldr	r2, [r7, #24]
 8003274:	4013      	ands	r3, r2
 8003276:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	685b      	ldr	r3, [r3, #4]
 800327c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d003      	beq.n	800328c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003284:	69ba      	ldr	r2, [r7, #24]
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	4313      	orrs	r3, r2
 800328a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800328c:	4a0f      	ldr	r2, [pc, #60]	; (80032cc <HAL_GPIO_Init+0x304>)
 800328e:	69bb      	ldr	r3, [r7, #24]
 8003290:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003292:	69fb      	ldr	r3, [r7, #28]
 8003294:	3301      	adds	r3, #1
 8003296:	61fb      	str	r3, [r7, #28]
 8003298:	69fb      	ldr	r3, [r7, #28]
 800329a:	2b0f      	cmp	r3, #15
 800329c:	f67f aea2 	bls.w	8002fe4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80032a0:	bf00      	nop
 80032a2:	bf00      	nop
 80032a4:	3724      	adds	r7, #36	; 0x24
 80032a6:	46bd      	mov	sp, r7
 80032a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ac:	4770      	bx	lr
 80032ae:	bf00      	nop
 80032b0:	40023800 	.word	0x40023800
 80032b4:	40013800 	.word	0x40013800
 80032b8:	40020000 	.word	0x40020000
 80032bc:	40020400 	.word	0x40020400
 80032c0:	40020800 	.word	0x40020800
 80032c4:	40020c00 	.word	0x40020c00
 80032c8:	40021000 	.word	0x40021000
 80032cc:	40013c00 	.word	0x40013c00

080032d0 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80032d0:	b480      	push	{r7}
 80032d2:	b087      	sub	sp, #28
 80032d4:	af00      	add	r7, sp, #0
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80032da:	2300      	movs	r3, #0
 80032dc:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 80032de:	2300      	movs	r3, #0
 80032e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 80032e2:	2300      	movs	r3, #0
 80032e4:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80032e6:	2300      	movs	r3, #0
 80032e8:	617b      	str	r3, [r7, #20]
 80032ea:	e0bb      	b.n	8003464 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80032ec:	2201      	movs	r2, #1
 80032ee:	697b      	ldr	r3, [r7, #20]
 80032f0:	fa02 f303 	lsl.w	r3, r2, r3
 80032f4:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 80032f6:	683a      	ldr	r2, [r7, #0]
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	4013      	ands	r3, r2
 80032fc:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 80032fe:	68fa      	ldr	r2, [r7, #12]
 8003300:	693b      	ldr	r3, [r7, #16]
 8003302:	429a      	cmp	r2, r3
 8003304:	f040 80ab 	bne.w	800345e <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8003308:	4a5c      	ldr	r2, [pc, #368]	; (800347c <HAL_GPIO_DeInit+0x1ac>)
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	089b      	lsrs	r3, r3, #2
 800330e:	3302      	adds	r3, #2
 8003310:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003314:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	f003 0303 	and.w	r3, r3, #3
 800331c:	009b      	lsls	r3, r3, #2
 800331e:	220f      	movs	r2, #15
 8003320:	fa02 f303 	lsl.w	r3, r2, r3
 8003324:	68ba      	ldr	r2, [r7, #8]
 8003326:	4013      	ands	r3, r2
 8003328:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	4a54      	ldr	r2, [pc, #336]	; (8003480 <HAL_GPIO_DeInit+0x1b0>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d019      	beq.n	8003366 <HAL_GPIO_DeInit+0x96>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4a53      	ldr	r2, [pc, #332]	; (8003484 <HAL_GPIO_DeInit+0x1b4>)
 8003336:	4293      	cmp	r3, r2
 8003338:	d013      	beq.n	8003362 <HAL_GPIO_DeInit+0x92>
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	4a52      	ldr	r2, [pc, #328]	; (8003488 <HAL_GPIO_DeInit+0x1b8>)
 800333e:	4293      	cmp	r3, r2
 8003340:	d00d      	beq.n	800335e <HAL_GPIO_DeInit+0x8e>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	4a51      	ldr	r2, [pc, #324]	; (800348c <HAL_GPIO_DeInit+0x1bc>)
 8003346:	4293      	cmp	r3, r2
 8003348:	d007      	beq.n	800335a <HAL_GPIO_DeInit+0x8a>
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	4a50      	ldr	r2, [pc, #320]	; (8003490 <HAL_GPIO_DeInit+0x1c0>)
 800334e:	4293      	cmp	r3, r2
 8003350:	d101      	bne.n	8003356 <HAL_GPIO_DeInit+0x86>
 8003352:	2304      	movs	r3, #4
 8003354:	e008      	b.n	8003368 <HAL_GPIO_DeInit+0x98>
 8003356:	2307      	movs	r3, #7
 8003358:	e006      	b.n	8003368 <HAL_GPIO_DeInit+0x98>
 800335a:	2303      	movs	r3, #3
 800335c:	e004      	b.n	8003368 <HAL_GPIO_DeInit+0x98>
 800335e:	2302      	movs	r3, #2
 8003360:	e002      	b.n	8003368 <HAL_GPIO_DeInit+0x98>
 8003362:	2301      	movs	r3, #1
 8003364:	e000      	b.n	8003368 <HAL_GPIO_DeInit+0x98>
 8003366:	2300      	movs	r3, #0
 8003368:	697a      	ldr	r2, [r7, #20]
 800336a:	f002 0203 	and.w	r2, r2, #3
 800336e:	0092      	lsls	r2, r2, #2
 8003370:	4093      	lsls	r3, r2
 8003372:	68ba      	ldr	r2, [r7, #8]
 8003374:	429a      	cmp	r2, r3
 8003376:	d132      	bne.n	80033de <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8003378:	4b46      	ldr	r3, [pc, #280]	; (8003494 <HAL_GPIO_DeInit+0x1c4>)
 800337a:	681a      	ldr	r2, [r3, #0]
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	43db      	mvns	r3, r3
 8003380:	4944      	ldr	r1, [pc, #272]	; (8003494 <HAL_GPIO_DeInit+0x1c4>)
 8003382:	4013      	ands	r3, r2
 8003384:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8003386:	4b43      	ldr	r3, [pc, #268]	; (8003494 <HAL_GPIO_DeInit+0x1c4>)
 8003388:	685a      	ldr	r2, [r3, #4]
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	43db      	mvns	r3, r3
 800338e:	4941      	ldr	r1, [pc, #260]	; (8003494 <HAL_GPIO_DeInit+0x1c4>)
 8003390:	4013      	ands	r3, r2
 8003392:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8003394:	4b3f      	ldr	r3, [pc, #252]	; (8003494 <HAL_GPIO_DeInit+0x1c4>)
 8003396:	68da      	ldr	r2, [r3, #12]
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	43db      	mvns	r3, r3
 800339c:	493d      	ldr	r1, [pc, #244]	; (8003494 <HAL_GPIO_DeInit+0x1c4>)
 800339e:	4013      	ands	r3, r2
 80033a0:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80033a2:	4b3c      	ldr	r3, [pc, #240]	; (8003494 <HAL_GPIO_DeInit+0x1c4>)
 80033a4:	689a      	ldr	r2, [r3, #8]
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	43db      	mvns	r3, r3
 80033aa:	493a      	ldr	r1, [pc, #232]	; (8003494 <HAL_GPIO_DeInit+0x1c4>)
 80033ac:	4013      	ands	r3, r2
 80033ae:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 80033b0:	697b      	ldr	r3, [r7, #20]
 80033b2:	f003 0303 	and.w	r3, r3, #3
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	220f      	movs	r2, #15
 80033ba:	fa02 f303 	lsl.w	r3, r2, r3
 80033be:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 80033c0:	4a2e      	ldr	r2, [pc, #184]	; (800347c <HAL_GPIO_DeInit+0x1ac>)
 80033c2:	697b      	ldr	r3, [r7, #20]
 80033c4:	089b      	lsrs	r3, r3, #2
 80033c6:	3302      	adds	r3, #2
 80033c8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80033cc:	68bb      	ldr	r3, [r7, #8]
 80033ce:	43da      	mvns	r2, r3
 80033d0:	482a      	ldr	r0, [pc, #168]	; (800347c <HAL_GPIO_DeInit+0x1ac>)
 80033d2:	697b      	ldr	r3, [r7, #20]
 80033d4:	089b      	lsrs	r3, r3, #2
 80033d6:	400a      	ands	r2, r1
 80033d8:	3302      	adds	r3, #2
 80033da:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681a      	ldr	r2, [r3, #0]
 80033e2:	697b      	ldr	r3, [r7, #20]
 80033e4:	005b      	lsls	r3, r3, #1
 80033e6:	2103      	movs	r1, #3
 80033e8:	fa01 f303 	lsl.w	r3, r1, r3
 80033ec:	43db      	mvns	r3, r3
 80033ee:	401a      	ands	r2, r3
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	08da      	lsrs	r2, r3, #3
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	3208      	adds	r2, #8
 80033fc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	f003 0307 	and.w	r3, r3, #7
 8003406:	009b      	lsls	r3, r3, #2
 8003408:	220f      	movs	r2, #15
 800340a:	fa02 f303 	lsl.w	r3, r2, r3
 800340e:	43db      	mvns	r3, r3
 8003410:	697a      	ldr	r2, [r7, #20]
 8003412:	08d2      	lsrs	r2, r2, #3
 8003414:	4019      	ands	r1, r3
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	3208      	adds	r2, #8
 800341a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	68da      	ldr	r2, [r3, #12]
 8003422:	697b      	ldr	r3, [r7, #20]
 8003424:	005b      	lsls	r3, r3, #1
 8003426:	2103      	movs	r1, #3
 8003428:	fa01 f303 	lsl.w	r3, r1, r3
 800342c:	43db      	mvns	r3, r3
 800342e:	401a      	ands	r2, r3
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	685a      	ldr	r2, [r3, #4]
 8003438:	2101      	movs	r1, #1
 800343a:	697b      	ldr	r3, [r7, #20]
 800343c:	fa01 f303 	lsl.w	r3, r1, r3
 8003440:	43db      	mvns	r3, r3
 8003442:	401a      	ands	r2, r3
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	689a      	ldr	r2, [r3, #8]
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	005b      	lsls	r3, r3, #1
 8003450:	2103      	movs	r1, #3
 8003452:	fa01 f303 	lsl.w	r3, r1, r3
 8003456:	43db      	mvns	r3, r3
 8003458:	401a      	ands	r2, r3
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800345e:	697b      	ldr	r3, [r7, #20]
 8003460:	3301      	adds	r3, #1
 8003462:	617b      	str	r3, [r7, #20]
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	2b0f      	cmp	r3, #15
 8003468:	f67f af40 	bls.w	80032ec <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800346c:	bf00      	nop
 800346e:	bf00      	nop
 8003470:	371c      	adds	r7, #28
 8003472:	46bd      	mov	sp, r7
 8003474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003478:	4770      	bx	lr
 800347a:	bf00      	nop
 800347c:	40013800 	.word	0x40013800
 8003480:	40020000 	.word	0x40020000
 8003484:	40020400 	.word	0x40020400
 8003488:	40020800 	.word	0x40020800
 800348c:	40020c00 	.word	0x40020c00
 8003490:	40021000 	.word	0x40021000
 8003494:	40013c00 	.word	0x40013c00

08003498 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003498:	b480      	push	{r7}
 800349a:	b083      	sub	sp, #12
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	460b      	mov	r3, r1
 80034a2:	807b      	strh	r3, [r7, #2]
 80034a4:	4613      	mov	r3, r2
 80034a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80034a8:	787b      	ldrb	r3, [r7, #1]
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d003      	beq.n	80034b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80034ae:	887a      	ldrh	r2, [r7, #2]
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80034b4:	e003      	b.n	80034be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80034b6:	887b      	ldrh	r3, [r7, #2]
 80034b8:	041a      	lsls	r2, r3, #16
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	619a      	str	r2, [r3, #24]
}
 80034be:	bf00      	nop
 80034c0:	370c      	adds	r7, #12
 80034c2:	46bd      	mov	sp, r7
 80034c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c8:	4770      	bx	lr
	...

080034cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80034cc:	b580      	push	{r7, lr}
 80034ce:	b084      	sub	sp, #16
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d101      	bne.n	80034de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80034da:	2301      	movs	r3, #1
 80034dc:	e12b      	b.n	8003736 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d106      	bne.n	80034f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f000 f95d 	bl	80037b2 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	2224      	movs	r2, #36	; 0x24
 80034fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681a      	ldr	r2, [r3, #0]
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f022 0201 	bic.w	r2, r2, #1
 800350e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800351e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	681a      	ldr	r2, [r3, #0]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800352e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003530:	f001 fcbe 	bl	8004eb0 <HAL_RCC_GetPCLK1Freq>
 8003534:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	4a81      	ldr	r2, [pc, #516]	; (8003740 <HAL_I2C_Init+0x274>)
 800353c:	4293      	cmp	r3, r2
 800353e:	d807      	bhi.n	8003550 <HAL_I2C_Init+0x84>
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	4a80      	ldr	r2, [pc, #512]	; (8003744 <HAL_I2C_Init+0x278>)
 8003544:	4293      	cmp	r3, r2
 8003546:	bf94      	ite	ls
 8003548:	2301      	movls	r3, #1
 800354a:	2300      	movhi	r3, #0
 800354c:	b2db      	uxtb	r3, r3
 800354e:	e006      	b.n	800355e <HAL_I2C_Init+0x92>
 8003550:	68fb      	ldr	r3, [r7, #12]
 8003552:	4a7d      	ldr	r2, [pc, #500]	; (8003748 <HAL_I2C_Init+0x27c>)
 8003554:	4293      	cmp	r3, r2
 8003556:	bf94      	ite	ls
 8003558:	2301      	movls	r3, #1
 800355a:	2300      	movhi	r3, #0
 800355c:	b2db      	uxtb	r3, r3
 800355e:	2b00      	cmp	r3, #0
 8003560:	d001      	beq.n	8003566 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e0e7      	b.n	8003736 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	4a78      	ldr	r2, [pc, #480]	; (800374c <HAL_I2C_Init+0x280>)
 800356a:	fba2 2303 	umull	r2, r3, r2, r3
 800356e:	0c9b      	lsrs	r3, r3, #18
 8003570:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	68ba      	ldr	r2, [r7, #8]
 8003582:	430a      	orrs	r2, r1
 8003584:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	6a1b      	ldr	r3, [r3, #32]
 800358c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	685b      	ldr	r3, [r3, #4]
 8003594:	4a6a      	ldr	r2, [pc, #424]	; (8003740 <HAL_I2C_Init+0x274>)
 8003596:	4293      	cmp	r3, r2
 8003598:	d802      	bhi.n	80035a0 <HAL_I2C_Init+0xd4>
 800359a:	68bb      	ldr	r3, [r7, #8]
 800359c:	3301      	adds	r3, #1
 800359e:	e009      	b.n	80035b4 <HAL_I2C_Init+0xe8>
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80035a6:	fb02 f303 	mul.w	r3, r2, r3
 80035aa:	4a69      	ldr	r2, [pc, #420]	; (8003750 <HAL_I2C_Init+0x284>)
 80035ac:	fba2 2303 	umull	r2, r3, r2, r3
 80035b0:	099b      	lsrs	r3, r3, #6
 80035b2:	3301      	adds	r3, #1
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	6812      	ldr	r2, [r2, #0]
 80035b8:	430b      	orrs	r3, r1
 80035ba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	69db      	ldr	r3, [r3, #28]
 80035c2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80035c6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	495c      	ldr	r1, [pc, #368]	; (8003740 <HAL_I2C_Init+0x274>)
 80035d0:	428b      	cmp	r3, r1
 80035d2:	d819      	bhi.n	8003608 <HAL_I2C_Init+0x13c>
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	1e59      	subs	r1, r3, #1
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	685b      	ldr	r3, [r3, #4]
 80035dc:	005b      	lsls	r3, r3, #1
 80035de:	fbb1 f3f3 	udiv	r3, r1, r3
 80035e2:	1c59      	adds	r1, r3, #1
 80035e4:	f640 73fc 	movw	r3, #4092	; 0xffc
 80035e8:	400b      	ands	r3, r1
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00a      	beq.n	8003604 <HAL_I2C_Init+0x138>
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	1e59      	subs	r1, r3, #1
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80035fc:	3301      	adds	r3, #1
 80035fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003602:	e051      	b.n	80036a8 <HAL_I2C_Init+0x1dc>
 8003604:	2304      	movs	r3, #4
 8003606:	e04f      	b.n	80036a8 <HAL_I2C_Init+0x1dc>
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	2b00      	cmp	r3, #0
 800360e:	d111      	bne.n	8003634 <HAL_I2C_Init+0x168>
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	1e58      	subs	r0, r3, #1
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	6859      	ldr	r1, [r3, #4]
 8003618:	460b      	mov	r3, r1
 800361a:	005b      	lsls	r3, r3, #1
 800361c:	440b      	add	r3, r1
 800361e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003622:	3301      	adds	r3, #1
 8003624:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003628:	2b00      	cmp	r3, #0
 800362a:	bf0c      	ite	eq
 800362c:	2301      	moveq	r3, #1
 800362e:	2300      	movne	r3, #0
 8003630:	b2db      	uxtb	r3, r3
 8003632:	e012      	b.n	800365a <HAL_I2C_Init+0x18e>
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	1e58      	subs	r0, r3, #1
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6859      	ldr	r1, [r3, #4]
 800363c:	460b      	mov	r3, r1
 800363e:	009b      	lsls	r3, r3, #2
 8003640:	440b      	add	r3, r1
 8003642:	0099      	lsls	r1, r3, #2
 8003644:	440b      	add	r3, r1
 8003646:	fbb0 f3f3 	udiv	r3, r0, r3
 800364a:	3301      	adds	r3, #1
 800364c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003650:	2b00      	cmp	r3, #0
 8003652:	bf0c      	ite	eq
 8003654:	2301      	moveq	r3, #1
 8003656:	2300      	movne	r3, #0
 8003658:	b2db      	uxtb	r3, r3
 800365a:	2b00      	cmp	r3, #0
 800365c:	d001      	beq.n	8003662 <HAL_I2C_Init+0x196>
 800365e:	2301      	movs	r3, #1
 8003660:	e022      	b.n	80036a8 <HAL_I2C_Init+0x1dc>
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	689b      	ldr	r3, [r3, #8]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d10e      	bne.n	8003688 <HAL_I2C_Init+0x1bc>
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	1e58      	subs	r0, r3, #1
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	6859      	ldr	r1, [r3, #4]
 8003672:	460b      	mov	r3, r1
 8003674:	005b      	lsls	r3, r3, #1
 8003676:	440b      	add	r3, r1
 8003678:	fbb0 f3f3 	udiv	r3, r0, r3
 800367c:	3301      	adds	r3, #1
 800367e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003682:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003686:	e00f      	b.n	80036a8 <HAL_I2C_Init+0x1dc>
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	1e58      	subs	r0, r3, #1
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	6859      	ldr	r1, [r3, #4]
 8003690:	460b      	mov	r3, r1
 8003692:	009b      	lsls	r3, r3, #2
 8003694:	440b      	add	r3, r1
 8003696:	0099      	lsls	r1, r3, #2
 8003698:	440b      	add	r3, r1
 800369a:	fbb0 f3f3 	udiv	r3, r0, r3
 800369e:	3301      	adds	r3, #1
 80036a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80036a4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80036a8:	6879      	ldr	r1, [r7, #4]
 80036aa:	6809      	ldr	r1, [r1, #0]
 80036ac:	4313      	orrs	r3, r2
 80036ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	69da      	ldr	r2, [r3, #28]
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6a1b      	ldr	r3, [r3, #32]
 80036c2:	431a      	orrs	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	430a      	orrs	r2, r1
 80036ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80036d6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80036da:	687a      	ldr	r2, [r7, #4]
 80036dc:	6911      	ldr	r1, [r2, #16]
 80036de:	687a      	ldr	r2, [r7, #4]
 80036e0:	68d2      	ldr	r2, [r2, #12]
 80036e2:	4311      	orrs	r1, r2
 80036e4:	687a      	ldr	r2, [r7, #4]
 80036e6:	6812      	ldr	r2, [r2, #0]
 80036e8:	430b      	orrs	r3, r1
 80036ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	68db      	ldr	r3, [r3, #12]
 80036f2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	695a      	ldr	r2, [r3, #20]
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	699b      	ldr	r3, [r3, #24]
 80036fe:	431a      	orrs	r2, r3
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	430a      	orrs	r2, r1
 8003706:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681a      	ldr	r2, [r3, #0]
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f042 0201 	orr.w	r2, r2, #1
 8003716:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	2220      	movs	r2, #32
 8003722:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2200      	movs	r2, #0
 800372a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2200      	movs	r2, #0
 8003730:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3710      	adds	r7, #16
 800373a:	46bd      	mov	sp, r7
 800373c:	bd80      	pop	{r7, pc}
 800373e:	bf00      	nop
 8003740:	000186a0 	.word	0x000186a0
 8003744:	001e847f 	.word	0x001e847f
 8003748:	003d08ff 	.word	0x003d08ff
 800374c:	431bde83 	.word	0x431bde83
 8003750:	10624dd3 	.word	0x10624dd3

08003754 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8003754:	b580      	push	{r7, lr}
 8003756:	b082      	sub	sp, #8
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d101      	bne.n	8003766 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8003762:	2301      	movs	r3, #1
 8003764:	e021      	b.n	80037aa <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	2224      	movs	r2, #36	; 0x24
 800376a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	681a      	ldr	r2, [r3, #0]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f022 0201 	bic.w	r2, r2, #1
 800377c:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800377e:	6878      	ldr	r0, [r7, #4]
 8003780:	f000 f821 	bl	80037c6 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2200      	movs	r2, #0
 8003788:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	2200      	movs	r2, #0
 800378e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2200      	movs	r2, #0
 8003796:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80037a8:	2300      	movs	r3, #0
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3708      	adds	r7, #8
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}

080037b2 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 80037b2:	b480      	push	{r7}
 80037b4:	b083      	sub	sp, #12
 80037b6:	af00      	add	r7, sp, #0
 80037b8:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 80037ba:	bf00      	nop
 80037bc:	370c      	adds	r7, #12
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr

080037c6 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 80037c6:	b480      	push	{r7}
 80037c8:	b083      	sub	sp, #12
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 80037ce:	bf00      	nop
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
	...

080037dc <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b088      	sub	sp, #32
 80037e0:	af02      	add	r7, sp, #8
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	4608      	mov	r0, r1
 80037e6:	4611      	mov	r1, r2
 80037e8:	461a      	mov	r2, r3
 80037ea:	4603      	mov	r3, r0
 80037ec:	817b      	strh	r3, [r7, #10]
 80037ee:	460b      	mov	r3, r1
 80037f0:	813b      	strh	r3, [r7, #8]
 80037f2:	4613      	mov	r3, r2
 80037f4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80037f6:	f7fe ff19 	bl	800262c <HAL_GetTick>
 80037fa:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80037fc:	68fb      	ldr	r3, [r7, #12]
 80037fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003802:	b2db      	uxtb	r3, r3
 8003804:	2b20      	cmp	r3, #32
 8003806:	f040 80d9 	bne.w	80039bc <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	9300      	str	r3, [sp, #0]
 800380e:	2319      	movs	r3, #25
 8003810:	2201      	movs	r2, #1
 8003812:	496d      	ldr	r1, [pc, #436]	; (80039c8 <HAL_I2C_Mem_Write+0x1ec>)
 8003814:	68f8      	ldr	r0, [r7, #12]
 8003816:	f000 fca5 	bl	8004164 <I2C_WaitOnFlagUntilTimeout>
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d001      	beq.n	8003824 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8003820:	2302      	movs	r3, #2
 8003822:	e0cc      	b.n	80039be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800382a:	2b01      	cmp	r3, #1
 800382c:	d101      	bne.n	8003832 <HAL_I2C_Mem_Write+0x56>
 800382e:	2302      	movs	r3, #2
 8003830:	e0c5      	b.n	80039be <HAL_I2C_Mem_Write+0x1e2>
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	2201      	movs	r2, #1
 8003836:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 0301 	and.w	r3, r3, #1
 8003844:	2b01      	cmp	r3, #1
 8003846:	d007      	beq.n	8003858 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003848:	68fb      	ldr	r3, [r7, #12]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f042 0201 	orr.w	r2, r2, #1
 8003856:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003858:	68fb      	ldr	r3, [r7, #12]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003866:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	2221      	movs	r2, #33	; 0x21
 800386c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	2240      	movs	r2, #64	; 0x40
 8003874:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	2200      	movs	r2, #0
 800387c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	6a3a      	ldr	r2, [r7, #32]
 8003882:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8003888:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800388e:	b29a      	uxth	r2, r3
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	4a4d      	ldr	r2, [pc, #308]	; (80039cc <HAL_I2C_Mem_Write+0x1f0>)
 8003898:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800389a:	88f8      	ldrh	r0, [r7, #6]
 800389c:	893a      	ldrh	r2, [r7, #8]
 800389e:	8979      	ldrh	r1, [r7, #10]
 80038a0:	697b      	ldr	r3, [r7, #20]
 80038a2:	9301      	str	r3, [sp, #4]
 80038a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038a6:	9300      	str	r3, [sp, #0]
 80038a8:	4603      	mov	r3, r0
 80038aa:	68f8      	ldr	r0, [r7, #12]
 80038ac:	f000 fadc 	bl	8003e68 <I2C_RequestMemoryWrite>
 80038b0:	4603      	mov	r3, r0
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d052      	beq.n	800395c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e081      	b.n	80039be <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80038ba:	697a      	ldr	r2, [r7, #20]
 80038bc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80038be:	68f8      	ldr	r0, [r7, #12]
 80038c0:	f000 fd6a 	bl	8004398 <I2C_WaitOnTXEFlagUntilTimeout>
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d00d      	beq.n	80038e6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ce:	2b04      	cmp	r3, #4
 80038d0:	d107      	bne.n	80038e2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80038e0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e06b      	b.n	80039be <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ea:	781a      	ldrb	r2, [r3, #0]
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f6:	1c5a      	adds	r2, r3, #1
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003900:	3b01      	subs	r3, #1
 8003902:	b29a      	uxth	r2, r3
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800390c:	b29b      	uxth	r3, r3
 800390e:	3b01      	subs	r3, #1
 8003910:	b29a      	uxth	r2, r3
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	695b      	ldr	r3, [r3, #20]
 800391c:	f003 0304 	and.w	r3, r3, #4
 8003920:	2b04      	cmp	r3, #4
 8003922:	d11b      	bne.n	800395c <HAL_I2C_Mem_Write+0x180>
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003928:	2b00      	cmp	r3, #0
 800392a:	d017      	beq.n	800395c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003930:	781a      	ldrb	r2, [r3, #0]
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800393c:	1c5a      	adds	r2, r3, #1
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003946:	3b01      	subs	r3, #1
 8003948:	b29a      	uxth	r2, r3
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003952:	b29b      	uxth	r3, r3
 8003954:	3b01      	subs	r3, #1
 8003956:	b29a      	uxth	r2, r3
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003960:	2b00      	cmp	r3, #0
 8003962:	d1aa      	bne.n	80038ba <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003964:	697a      	ldr	r2, [r7, #20]
 8003966:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8003968:	68f8      	ldr	r0, [r7, #12]
 800396a:	f000 fd5d 	bl	8004428 <I2C_WaitOnBTFFlagUntilTimeout>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00d      	beq.n	8003990 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003978:	2b04      	cmp	r3, #4
 800397a:	d107      	bne.n	800398c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	681a      	ldr	r2, [r3, #0]
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800398a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e016      	b.n	80039be <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681a      	ldr	r2, [r3, #0]
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800399e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	2220      	movs	r2, #32
 80039a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	2200      	movs	r2, #0
 80039ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	2200      	movs	r2, #0
 80039b4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80039b8:	2300      	movs	r3, #0
 80039ba:	e000      	b.n	80039be <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80039bc:	2302      	movs	r3, #2
  }
}
 80039be:	4618      	mov	r0, r3
 80039c0:	3718      	adds	r7, #24
 80039c2:	46bd      	mov	sp, r7
 80039c4:	bd80      	pop	{r7, pc}
 80039c6:	bf00      	nop
 80039c8:	00100002 	.word	0x00100002
 80039cc:	ffff0000 	.word	0xffff0000

080039d0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b08c      	sub	sp, #48	; 0x30
 80039d4:	af02      	add	r7, sp, #8
 80039d6:	60f8      	str	r0, [r7, #12]
 80039d8:	4608      	mov	r0, r1
 80039da:	4611      	mov	r1, r2
 80039dc:	461a      	mov	r2, r3
 80039de:	4603      	mov	r3, r0
 80039e0:	817b      	strh	r3, [r7, #10]
 80039e2:	460b      	mov	r3, r1
 80039e4:	813b      	strh	r3, [r7, #8]
 80039e6:	4613      	mov	r3, r2
 80039e8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80039ea:	f7fe fe1f 	bl	800262c <HAL_GetTick>
 80039ee:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039f6:	b2db      	uxtb	r3, r3
 80039f8:	2b20      	cmp	r3, #32
 80039fa:	f040 8214 	bne.w	8003e26 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80039fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a00:	9300      	str	r3, [sp, #0]
 8003a02:	2319      	movs	r3, #25
 8003a04:	2201      	movs	r2, #1
 8003a06:	497b      	ldr	r1, [pc, #492]	; (8003bf4 <HAL_I2C_Mem_Read+0x224>)
 8003a08:	68f8      	ldr	r0, [r7, #12]
 8003a0a:	f000 fbab 	bl	8004164 <I2C_WaitOnFlagUntilTimeout>
 8003a0e:	4603      	mov	r3, r0
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d001      	beq.n	8003a18 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8003a14:	2302      	movs	r3, #2
 8003a16:	e207      	b.n	8003e28 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003a1e:	2b01      	cmp	r3, #1
 8003a20:	d101      	bne.n	8003a26 <HAL_I2C_Mem_Read+0x56>
 8003a22:	2302      	movs	r3, #2
 8003a24:	e200      	b.n	8003e28 <HAL_I2C_Mem_Read+0x458>
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	2201      	movs	r2, #1
 8003a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f003 0301 	and.w	r3, r3, #1
 8003a38:	2b01      	cmp	r3, #1
 8003a3a:	d007      	beq.n	8003a4c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681a      	ldr	r2, [r3, #0]
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f042 0201 	orr.w	r2, r2, #1
 8003a4a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003a5a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	2222      	movs	r2, #34	; 0x22
 8003a60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	2240      	movs	r2, #64	; 0x40
 8003a68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	2200      	movs	r2, #0
 8003a70:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a76:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003a7c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003a82:	b29a      	uxth	r2, r3
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	4a5b      	ldr	r2, [pc, #364]	; (8003bf8 <HAL_I2C_Mem_Read+0x228>)
 8003a8c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003a8e:	88f8      	ldrh	r0, [r7, #6]
 8003a90:	893a      	ldrh	r2, [r7, #8]
 8003a92:	8979      	ldrh	r1, [r7, #10]
 8003a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a96:	9301      	str	r3, [sp, #4]
 8003a98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a9a:	9300      	str	r3, [sp, #0]
 8003a9c:	4603      	mov	r3, r0
 8003a9e:	68f8      	ldr	r0, [r7, #12]
 8003aa0:	f000 fa78 	bl	8003f94 <I2C_RequestMemoryRead>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d001      	beq.n	8003aae <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	e1bc      	b.n	8003e28 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d113      	bne.n	8003ade <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	623b      	str	r3, [r7, #32]
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	695b      	ldr	r3, [r3, #20]
 8003ac0:	623b      	str	r3, [r7, #32]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	699b      	ldr	r3, [r3, #24]
 8003ac8:	623b      	str	r3, [r7, #32]
 8003aca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	681a      	ldr	r2, [r3, #0]
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ada:	601a      	str	r2, [r3, #0]
 8003adc:	e190      	b.n	8003e00 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d11b      	bne.n	8003b1e <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	681a      	ldr	r2, [r3, #0]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003af4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003af6:	2300      	movs	r3, #0
 8003af8:	61fb      	str	r3, [r7, #28]
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	695b      	ldr	r3, [r3, #20]
 8003b00:	61fb      	str	r3, [r7, #28]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	699b      	ldr	r3, [r3, #24]
 8003b08:	61fb      	str	r3, [r7, #28]
 8003b0a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b1a:	601a      	str	r2, [r3, #0]
 8003b1c:	e170      	b.n	8003e00 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b22:	2b02      	cmp	r3, #2
 8003b24:	d11b      	bne.n	8003b5e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b34:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003b44:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b46:	2300      	movs	r3, #0
 8003b48:	61bb      	str	r3, [r7, #24]
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	695b      	ldr	r3, [r3, #20]
 8003b50:	61bb      	str	r3, [r7, #24]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	699b      	ldr	r3, [r3, #24]
 8003b58:	61bb      	str	r3, [r7, #24]
 8003b5a:	69bb      	ldr	r3, [r7, #24]
 8003b5c:	e150      	b.n	8003e00 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003b5e:	2300      	movs	r3, #0
 8003b60:	617b      	str	r3, [r7, #20]
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	695b      	ldr	r3, [r3, #20]
 8003b68:	617b      	str	r3, [r7, #20]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	699b      	ldr	r3, [r3, #24]
 8003b70:	617b      	str	r3, [r7, #20]
 8003b72:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003b74:	e144      	b.n	8003e00 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b7a:	2b03      	cmp	r3, #3
 8003b7c:	f200 80f1 	bhi.w	8003d62 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003b84:	2b01      	cmp	r3, #1
 8003b86:	d123      	bne.n	8003bd0 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003b88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b8a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003b8c:	68f8      	ldr	r0, [r7, #12]
 8003b8e:	f000 fc93 	bl	80044b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003b92:	4603      	mov	r3, r0
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d001      	beq.n	8003b9c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e145      	b.n	8003e28 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	691a      	ldr	r2, [r3, #16]
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba6:	b2d2      	uxtb	r2, r2
 8003ba8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bae:	1c5a      	adds	r2, r3, #1
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	b29a      	uxth	r2, r3
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	3b01      	subs	r3, #1
 8003bc8:	b29a      	uxth	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003bce:	e117      	b.n	8003e00 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003bd4:	2b02      	cmp	r3, #2
 8003bd6:	d14e      	bne.n	8003c76 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bda:	9300      	str	r3, [sp, #0]
 8003bdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003bde:	2200      	movs	r2, #0
 8003be0:	4906      	ldr	r1, [pc, #24]	; (8003bfc <HAL_I2C_Mem_Read+0x22c>)
 8003be2:	68f8      	ldr	r0, [r7, #12]
 8003be4:	f000 fabe 	bl	8004164 <I2C_WaitOnFlagUntilTimeout>
 8003be8:	4603      	mov	r3, r0
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d008      	beq.n	8003c00 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e11a      	b.n	8003e28 <HAL_I2C_Mem_Read+0x458>
 8003bf2:	bf00      	nop
 8003bf4:	00100002 	.word	0x00100002
 8003bf8:	ffff0000 	.word	0xffff0000
 8003bfc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	68fb      	ldr	r3, [r7, #12]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003c0e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c10:	68fb      	ldr	r3, [r7, #12]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	691a      	ldr	r2, [r3, #16]
 8003c16:	68fb      	ldr	r3, [r7, #12]
 8003c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c1a:	b2d2      	uxtb	r2, r2
 8003c1c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c22:	1c5a      	adds	r2, r3, #1
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c2c:	3b01      	subs	r3, #1
 8003c2e:	b29a      	uxth	r2, r3
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c38:	b29b      	uxth	r3, r3
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	b29a      	uxth	r2, r3
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	691a      	ldr	r2, [r3, #16]
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c4c:	b2d2      	uxtb	r2, r2
 8003c4e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003c50:	68fb      	ldr	r3, [r7, #12]
 8003c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c54:	1c5a      	adds	r2, r3, #1
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003c5e:	3b01      	subs	r3, #1
 8003c60:	b29a      	uxth	r2, r3
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003c6a:	b29b      	uxth	r3, r3
 8003c6c:	3b01      	subs	r3, #1
 8003c6e:	b29a      	uxth	r2, r3
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003c74:	e0c4      	b.n	8003e00 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003c76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c78:	9300      	str	r3, [sp, #0]
 8003c7a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	496c      	ldr	r1, [pc, #432]	; (8003e30 <HAL_I2C_Mem_Read+0x460>)
 8003c80:	68f8      	ldr	r0, [r7, #12]
 8003c82:	f000 fa6f 	bl	8004164 <I2C_WaitOnFlagUntilTimeout>
 8003c86:	4603      	mov	r3, r0
 8003c88:	2b00      	cmp	r3, #0
 8003c8a:	d001      	beq.n	8003c90 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003c8c:	2301      	movs	r3, #1
 8003c8e:	e0cb      	b.n	8003e28 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	681a      	ldr	r2, [r3, #0]
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003c9e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	691a      	ldr	r2, [r3, #16]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003caa:	b2d2      	uxtb	r2, r2
 8003cac:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003cb2:	1c5a      	adds	r2, r3, #1
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	b29a      	uxth	r2, r3
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003cc8:	b29b      	uxth	r3, r3
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	b29a      	uxth	r2, r3
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cd4:	9300      	str	r3, [sp, #0]
 8003cd6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003cd8:	2200      	movs	r2, #0
 8003cda:	4955      	ldr	r1, [pc, #340]	; (8003e30 <HAL_I2C_Mem_Read+0x460>)
 8003cdc:	68f8      	ldr	r0, [r7, #12]
 8003cde:	f000 fa41 	bl	8004164 <I2C_WaitOnFlagUntilTimeout>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d001      	beq.n	8003cec <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e09d      	b.n	8003e28 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	681a      	ldr	r2, [r3, #0]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003cfa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	691a      	ldr	r2, [r3, #16]
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d06:	b2d2      	uxtb	r2, r2
 8003d08:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0e:	1c5a      	adds	r2, r3, #1
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d18:	3b01      	subs	r3, #1
 8003d1a:	b29a      	uxth	r2, r3
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	3b01      	subs	r3, #1
 8003d28:	b29a      	uxth	r2, r3
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	691a      	ldr	r2, [r3, #16]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d38:	b2d2      	uxtb	r2, r2
 8003d3a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d40:	1c5a      	adds	r2, r3, #1
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003d46:	68fb      	ldr	r3, [r7, #12]
 8003d48:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	b29a      	uxth	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d56:	b29b      	uxth	r3, r3
 8003d58:	3b01      	subs	r3, #1
 8003d5a:	b29a      	uxth	r2, r3
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003d60:	e04e      	b.n	8003e00 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003d62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d64:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	f000 fba6 	bl	80044b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d001      	beq.n	8003d76 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e058      	b.n	8003e28 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	691a      	ldr	r2, [r3, #16]
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d80:	b2d2      	uxtb	r2, r2
 8003d82:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d88:	1c5a      	adds	r2, r3, #1
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003d92:	3b01      	subs	r3, #1
 8003d94:	b29a      	uxth	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003d9e:	b29b      	uxth	r3, r3
 8003da0:	3b01      	subs	r3, #1
 8003da2:	b29a      	uxth	r2, r3
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	695b      	ldr	r3, [r3, #20]
 8003dae:	f003 0304 	and.w	r3, r3, #4
 8003db2:	2b04      	cmp	r3, #4
 8003db4:	d124      	bne.n	8003e00 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dba:	2b03      	cmp	r3, #3
 8003dbc:	d107      	bne.n	8003dce <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	681a      	ldr	r2, [r3, #0]
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dcc:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	691a      	ldr	r2, [r3, #16]
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dd8:	b2d2      	uxtb	r2, r2
 8003dda:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de0:	1c5a      	adds	r2, r3, #1
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003dea:	3b01      	subs	r3, #1
 8003dec:	b29a      	uxth	r2, r3
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003df6:	b29b      	uxth	r3, r3
 8003df8:	3b01      	subs	r3, #1
 8003dfa:	b29a      	uxth	r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	f47f aeb6 	bne.w	8003b76 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	2220      	movs	r2, #32
 8003e0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	2200      	movs	r2, #0
 8003e16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	2200      	movs	r2, #0
 8003e1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003e22:	2300      	movs	r3, #0
 8003e24:	e000      	b.n	8003e28 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8003e26:	2302      	movs	r3, #2
  }
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3728      	adds	r7, #40	; 0x28
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	00010004 	.word	0x00010004

08003e34 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8003e34:	b480      	push	{r7}
 8003e36:	b083      	sub	sp, #12
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e42:	b2db      	uxtb	r3, r3
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(I2C_HandleTypeDef *hi2c)
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	370c      	adds	r7, #12
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr

08003e68 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b088      	sub	sp, #32
 8003e6c:	af02      	add	r7, sp, #8
 8003e6e:	60f8      	str	r0, [r7, #12]
 8003e70:	4608      	mov	r0, r1
 8003e72:	4611      	mov	r1, r2
 8003e74:	461a      	mov	r2, r3
 8003e76:	4603      	mov	r3, r0
 8003e78:	817b      	strh	r3, [r7, #10]
 8003e7a:	460b      	mov	r3, r1
 8003e7c:	813b      	strh	r3, [r7, #8]
 8003e7e:	4613      	mov	r3, r2
 8003e80:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	681a      	ldr	r2, [r3, #0]
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003e90:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e94:	9300      	str	r3, [sp, #0]
 8003e96:	6a3b      	ldr	r3, [r7, #32]
 8003e98:	2200      	movs	r2, #0
 8003e9a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003e9e:	68f8      	ldr	r0, [r7, #12]
 8003ea0:	f000 f960 	bl	8004164 <I2C_WaitOnFlagUntilTimeout>
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d00d      	beq.n	8003ec6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003eaa:	68fb      	ldr	r3, [r7, #12]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003eb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003eb8:	d103      	bne.n	8003ec2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ec0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e05f      	b.n	8003f86 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ec6:	897b      	ldrh	r3, [r7, #10]
 8003ec8:	b2db      	uxtb	r3, r3
 8003eca:	461a      	mov	r2, r3
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003ed4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ed8:	6a3a      	ldr	r2, [r7, #32]
 8003eda:	492d      	ldr	r1, [pc, #180]	; (8003f90 <I2C_RequestMemoryWrite+0x128>)
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f000 f9bb 	bl	8004258 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d001      	beq.n	8003eec <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e04c      	b.n	8003f86 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003eec:	2300      	movs	r3, #0
 8003eee:	617b      	str	r3, [r7, #20]
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	695b      	ldr	r3, [r3, #20]
 8003ef6:	617b      	str	r3, [r7, #20]
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	699b      	ldr	r3, [r3, #24]
 8003efe:	617b      	str	r3, [r7, #20]
 8003f00:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f02:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f04:	6a39      	ldr	r1, [r7, #32]
 8003f06:	68f8      	ldr	r0, [r7, #12]
 8003f08:	f000 fa46 	bl	8004398 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f0c:	4603      	mov	r3, r0
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d00d      	beq.n	8003f2e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f16:	2b04      	cmp	r3, #4
 8003f18:	d107      	bne.n	8003f2a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	681a      	ldr	r2, [r3, #0]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f28:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e02b      	b.n	8003f86 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003f2e:	88fb      	ldrh	r3, [r7, #6]
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d105      	bne.n	8003f40 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f34:	893b      	ldrh	r3, [r7, #8]
 8003f36:	b2da      	uxtb	r2, r3
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	611a      	str	r2, [r3, #16]
 8003f3e:	e021      	b.n	8003f84 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003f40:	893b      	ldrh	r3, [r7, #8]
 8003f42:	0a1b      	lsrs	r3, r3, #8
 8003f44:	b29b      	uxth	r3, r3
 8003f46:	b2da      	uxtb	r2, r3
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003f4e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f50:	6a39      	ldr	r1, [r7, #32]
 8003f52:	68f8      	ldr	r0, [r7, #12]
 8003f54:	f000 fa20 	bl	8004398 <I2C_WaitOnTXEFlagUntilTimeout>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d00d      	beq.n	8003f7a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f62:	2b04      	cmp	r3, #4
 8003f64:	d107      	bne.n	8003f76 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003f74:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003f76:	2301      	movs	r3, #1
 8003f78:	e005      	b.n	8003f86 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003f7a:	893b      	ldrh	r3, [r7, #8]
 8003f7c:	b2da      	uxtb	r2, r3
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003f84:	2300      	movs	r3, #0
}
 8003f86:	4618      	mov	r0, r3
 8003f88:	3718      	adds	r7, #24
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	bd80      	pop	{r7, pc}
 8003f8e:	bf00      	nop
 8003f90:	00010002 	.word	0x00010002

08003f94 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b088      	sub	sp, #32
 8003f98:	af02      	add	r7, sp, #8
 8003f9a:	60f8      	str	r0, [r7, #12]
 8003f9c:	4608      	mov	r0, r1
 8003f9e:	4611      	mov	r1, r2
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	817b      	strh	r3, [r7, #10]
 8003fa6:	460b      	mov	r3, r1
 8003fa8:	813b      	strh	r3, [r7, #8]
 8003faa:	4613      	mov	r3, r2
 8003fac:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003fae:	68fb      	ldr	r3, [r7, #12]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003fbc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003fcc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd0:	9300      	str	r3, [sp, #0]
 8003fd2:	6a3b      	ldr	r3, [r7, #32]
 8003fd4:	2200      	movs	r2, #0
 8003fd6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003fda:	68f8      	ldr	r0, [r7, #12]
 8003fdc:	f000 f8c2 	bl	8004164 <I2C_WaitOnFlagUntilTimeout>
 8003fe0:	4603      	mov	r3, r0
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d00d      	beq.n	8004002 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003ff0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ff4:	d103      	bne.n	8003ffe <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003ffc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003ffe:	2303      	movs	r3, #3
 8004000:	e0aa      	b.n	8004158 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004002:	897b      	ldrh	r3, [r7, #10]
 8004004:	b2db      	uxtb	r3, r3
 8004006:	461a      	mov	r2, r3
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004010:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004012:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004014:	6a3a      	ldr	r2, [r7, #32]
 8004016:	4952      	ldr	r1, [pc, #328]	; (8004160 <I2C_RequestMemoryRead+0x1cc>)
 8004018:	68f8      	ldr	r0, [r7, #12]
 800401a:	f000 f91d 	bl	8004258 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800401e:	4603      	mov	r3, r0
 8004020:	2b00      	cmp	r3, #0
 8004022:	d001      	beq.n	8004028 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e097      	b.n	8004158 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004028:	2300      	movs	r3, #0
 800402a:	617b      	str	r3, [r7, #20]
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	695b      	ldr	r3, [r3, #20]
 8004032:	617b      	str	r3, [r7, #20]
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	699b      	ldr	r3, [r3, #24]
 800403a:	617b      	str	r3, [r7, #20]
 800403c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800403e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004040:	6a39      	ldr	r1, [r7, #32]
 8004042:	68f8      	ldr	r0, [r7, #12]
 8004044:	f000 f9a8 	bl	8004398 <I2C_WaitOnTXEFlagUntilTimeout>
 8004048:	4603      	mov	r3, r0
 800404a:	2b00      	cmp	r3, #0
 800404c:	d00d      	beq.n	800406a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004052:	2b04      	cmp	r3, #4
 8004054:	d107      	bne.n	8004066 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681a      	ldr	r2, [r3, #0]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004064:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004066:	2301      	movs	r3, #1
 8004068:	e076      	b.n	8004158 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800406a:	88fb      	ldrh	r3, [r7, #6]
 800406c:	2b01      	cmp	r3, #1
 800406e:	d105      	bne.n	800407c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004070:	893b      	ldrh	r3, [r7, #8]
 8004072:	b2da      	uxtb	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	611a      	str	r2, [r3, #16]
 800407a:	e021      	b.n	80040c0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800407c:	893b      	ldrh	r3, [r7, #8]
 800407e:	0a1b      	lsrs	r3, r3, #8
 8004080:	b29b      	uxth	r3, r3
 8004082:	b2da      	uxtb	r2, r3
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800408a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800408c:	6a39      	ldr	r1, [r7, #32]
 800408e:	68f8      	ldr	r0, [r7, #12]
 8004090:	f000 f982 	bl	8004398 <I2C_WaitOnTXEFlagUntilTimeout>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d00d      	beq.n	80040b6 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800409e:	2b04      	cmp	r3, #4
 80040a0:	d107      	bne.n	80040b2 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	681a      	ldr	r2, [r3, #0]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040b0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80040b2:	2301      	movs	r3, #1
 80040b4:	e050      	b.n	8004158 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80040b6:	893b      	ldrh	r3, [r7, #8]
 80040b8:	b2da      	uxtb	r2, r3
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80040c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040c2:	6a39      	ldr	r1, [r7, #32]
 80040c4:	68f8      	ldr	r0, [r7, #12]
 80040c6:	f000 f967 	bl	8004398 <I2C_WaitOnTXEFlagUntilTimeout>
 80040ca:	4603      	mov	r3, r0
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d00d      	beq.n	80040ec <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040d4:	2b04      	cmp	r3, #4
 80040d6:	d107      	bne.n	80040e8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80040e6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e035      	b.n	8004158 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80040ec:	68fb      	ldr	r3, [r7, #12]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80040fa:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80040fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040fe:	9300      	str	r3, [sp, #0]
 8004100:	6a3b      	ldr	r3, [r7, #32]
 8004102:	2200      	movs	r2, #0
 8004104:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004108:	68f8      	ldr	r0, [r7, #12]
 800410a:	f000 f82b 	bl	8004164 <I2C_WaitOnFlagUntilTimeout>
 800410e:	4603      	mov	r3, r0
 8004110:	2b00      	cmp	r3, #0
 8004112:	d00d      	beq.n	8004130 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800411e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004122:	d103      	bne.n	800412c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	f44f 7200 	mov.w	r2, #512	; 0x200
 800412a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800412c:	2303      	movs	r3, #3
 800412e:	e013      	b.n	8004158 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004130:	897b      	ldrh	r3, [r7, #10]
 8004132:	b2db      	uxtb	r3, r3
 8004134:	f043 0301 	orr.w	r3, r3, #1
 8004138:	b2da      	uxtb	r2, r3
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004142:	6a3a      	ldr	r2, [r7, #32]
 8004144:	4906      	ldr	r1, [pc, #24]	; (8004160 <I2C_RequestMemoryRead+0x1cc>)
 8004146:	68f8      	ldr	r0, [r7, #12]
 8004148:	f000 f886 	bl	8004258 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800414c:	4603      	mov	r3, r0
 800414e:	2b00      	cmp	r3, #0
 8004150:	d001      	beq.n	8004156 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004152:	2301      	movs	r3, #1
 8004154:	e000      	b.n	8004158 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004156:	2300      	movs	r3, #0
}
 8004158:	4618      	mov	r0, r3
 800415a:	3718      	adds	r7, #24
 800415c:	46bd      	mov	sp, r7
 800415e:	bd80      	pop	{r7, pc}
 8004160:	00010002 	.word	0x00010002

08004164 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b084      	sub	sp, #16
 8004168:	af00      	add	r7, sp, #0
 800416a:	60f8      	str	r0, [r7, #12]
 800416c:	60b9      	str	r1, [r7, #8]
 800416e:	603b      	str	r3, [r7, #0]
 8004170:	4613      	mov	r3, r2
 8004172:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004174:	e048      	b.n	8004208 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	f1b3 3fff 	cmp.w	r3, #4294967295
 800417c:	d044      	beq.n	8004208 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800417e:	f7fe fa55 	bl	800262c <HAL_GetTick>
 8004182:	4602      	mov	r2, r0
 8004184:	69bb      	ldr	r3, [r7, #24]
 8004186:	1ad3      	subs	r3, r2, r3
 8004188:	683a      	ldr	r2, [r7, #0]
 800418a:	429a      	cmp	r2, r3
 800418c:	d302      	bcc.n	8004194 <I2C_WaitOnFlagUntilTimeout+0x30>
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d139      	bne.n	8004208 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004194:	68bb      	ldr	r3, [r7, #8]
 8004196:	0c1b      	lsrs	r3, r3, #16
 8004198:	b2db      	uxtb	r3, r3
 800419a:	2b01      	cmp	r3, #1
 800419c:	d10d      	bne.n	80041ba <I2C_WaitOnFlagUntilTimeout+0x56>
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	695b      	ldr	r3, [r3, #20]
 80041a4:	43da      	mvns	r2, r3
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	4013      	ands	r3, r2
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	bf0c      	ite	eq
 80041b0:	2301      	moveq	r3, #1
 80041b2:	2300      	movne	r3, #0
 80041b4:	b2db      	uxtb	r3, r3
 80041b6:	461a      	mov	r2, r3
 80041b8:	e00c      	b.n	80041d4 <I2C_WaitOnFlagUntilTimeout+0x70>
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	699b      	ldr	r3, [r3, #24]
 80041c0:	43da      	mvns	r2, r3
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	4013      	ands	r3, r2
 80041c6:	b29b      	uxth	r3, r3
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	bf0c      	ite	eq
 80041cc:	2301      	moveq	r3, #1
 80041ce:	2300      	movne	r3, #0
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	461a      	mov	r2, r3
 80041d4:	79fb      	ldrb	r3, [r7, #7]
 80041d6:	429a      	cmp	r2, r3
 80041d8:	d116      	bne.n	8004208 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	2200      	movs	r2, #0
 80041de:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	2220      	movs	r2, #32
 80041e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	2200      	movs	r2, #0
 80041ec:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80041f4:	f043 0220 	orr.w	r2, r3, #32
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2200      	movs	r2, #0
 8004200:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004204:	2301      	movs	r3, #1
 8004206:	e023      	b.n	8004250 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	0c1b      	lsrs	r3, r3, #16
 800420c:	b2db      	uxtb	r3, r3
 800420e:	2b01      	cmp	r3, #1
 8004210:	d10d      	bne.n	800422e <I2C_WaitOnFlagUntilTimeout+0xca>
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	695b      	ldr	r3, [r3, #20]
 8004218:	43da      	mvns	r2, r3
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	4013      	ands	r3, r2
 800421e:	b29b      	uxth	r3, r3
 8004220:	2b00      	cmp	r3, #0
 8004222:	bf0c      	ite	eq
 8004224:	2301      	moveq	r3, #1
 8004226:	2300      	movne	r3, #0
 8004228:	b2db      	uxtb	r3, r3
 800422a:	461a      	mov	r2, r3
 800422c:	e00c      	b.n	8004248 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	699b      	ldr	r3, [r3, #24]
 8004234:	43da      	mvns	r2, r3
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	4013      	ands	r3, r2
 800423a:	b29b      	uxth	r3, r3
 800423c:	2b00      	cmp	r3, #0
 800423e:	bf0c      	ite	eq
 8004240:	2301      	moveq	r3, #1
 8004242:	2300      	movne	r3, #0
 8004244:	b2db      	uxtb	r3, r3
 8004246:	461a      	mov	r2, r3
 8004248:	79fb      	ldrb	r3, [r7, #7]
 800424a:	429a      	cmp	r2, r3
 800424c:	d093      	beq.n	8004176 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800424e:	2300      	movs	r3, #0
}
 8004250:	4618      	mov	r0, r3
 8004252:	3710      	adds	r7, #16
 8004254:	46bd      	mov	sp, r7
 8004256:	bd80      	pop	{r7, pc}

08004258 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	b084      	sub	sp, #16
 800425c:	af00      	add	r7, sp, #0
 800425e:	60f8      	str	r0, [r7, #12]
 8004260:	60b9      	str	r1, [r7, #8]
 8004262:	607a      	str	r2, [r7, #4]
 8004264:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004266:	e071      	b.n	800434c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004272:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004276:	d123      	bne.n	80042c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	681a      	ldr	r2, [r3, #0]
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004286:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004290:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2200      	movs	r2, #0
 8004296:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004298:	68fb      	ldr	r3, [r7, #12]
 800429a:	2220      	movs	r2, #32
 800429c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2200      	movs	r2, #0
 80042a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042a8:	68fb      	ldr	r3, [r7, #12]
 80042aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042ac:	f043 0204 	orr.w	r2, r3, #4
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2200      	movs	r2, #0
 80042b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80042bc:	2301      	movs	r3, #1
 80042be:	e067      	b.n	8004390 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042c6:	d041      	beq.n	800434c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042c8:	f7fe f9b0 	bl	800262c <HAL_GetTick>
 80042cc:	4602      	mov	r2, r0
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	1ad3      	subs	r3, r2, r3
 80042d2:	687a      	ldr	r2, [r7, #4]
 80042d4:	429a      	cmp	r2, r3
 80042d6:	d302      	bcc.n	80042de <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2b00      	cmp	r3, #0
 80042dc:	d136      	bne.n	800434c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	0c1b      	lsrs	r3, r3, #16
 80042e2:	b2db      	uxtb	r3, r3
 80042e4:	2b01      	cmp	r3, #1
 80042e6:	d10c      	bne.n	8004302 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	695b      	ldr	r3, [r3, #20]
 80042ee:	43da      	mvns	r2, r3
 80042f0:	68bb      	ldr	r3, [r7, #8]
 80042f2:	4013      	ands	r3, r2
 80042f4:	b29b      	uxth	r3, r3
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	bf14      	ite	ne
 80042fa:	2301      	movne	r3, #1
 80042fc:	2300      	moveq	r3, #0
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	e00b      	b.n	800431a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	699b      	ldr	r3, [r3, #24]
 8004308:	43da      	mvns	r2, r3
 800430a:	68bb      	ldr	r3, [r7, #8]
 800430c:	4013      	ands	r3, r2
 800430e:	b29b      	uxth	r3, r3
 8004310:	2b00      	cmp	r3, #0
 8004312:	bf14      	ite	ne
 8004314:	2301      	movne	r3, #1
 8004316:	2300      	moveq	r3, #0
 8004318:	b2db      	uxtb	r3, r3
 800431a:	2b00      	cmp	r3, #0
 800431c:	d016      	beq.n	800434c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2200      	movs	r2, #0
 8004322:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2220      	movs	r2, #32
 8004328:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004338:	f043 0220 	orr.w	r2, r3, #32
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2200      	movs	r2, #0
 8004344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8004348:	2301      	movs	r3, #1
 800434a:	e021      	b.n	8004390 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800434c:	68bb      	ldr	r3, [r7, #8]
 800434e:	0c1b      	lsrs	r3, r3, #16
 8004350:	b2db      	uxtb	r3, r3
 8004352:	2b01      	cmp	r3, #1
 8004354:	d10c      	bne.n	8004370 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	695b      	ldr	r3, [r3, #20]
 800435c:	43da      	mvns	r2, r3
 800435e:	68bb      	ldr	r3, [r7, #8]
 8004360:	4013      	ands	r3, r2
 8004362:	b29b      	uxth	r3, r3
 8004364:	2b00      	cmp	r3, #0
 8004366:	bf14      	ite	ne
 8004368:	2301      	movne	r3, #1
 800436a:	2300      	moveq	r3, #0
 800436c:	b2db      	uxtb	r3, r3
 800436e:	e00b      	b.n	8004388 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	699b      	ldr	r3, [r3, #24]
 8004376:	43da      	mvns	r2, r3
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	4013      	ands	r3, r2
 800437c:	b29b      	uxth	r3, r3
 800437e:	2b00      	cmp	r3, #0
 8004380:	bf14      	ite	ne
 8004382:	2301      	movne	r3, #1
 8004384:	2300      	moveq	r3, #0
 8004386:	b2db      	uxtb	r3, r3
 8004388:	2b00      	cmp	r3, #0
 800438a:	f47f af6d 	bne.w	8004268 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800438e:	2300      	movs	r3, #0
}
 8004390:	4618      	mov	r0, r3
 8004392:	3710      	adds	r7, #16
 8004394:	46bd      	mov	sp, r7
 8004396:	bd80      	pop	{r7, pc}

08004398 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004398:	b580      	push	{r7, lr}
 800439a:	b084      	sub	sp, #16
 800439c:	af00      	add	r7, sp, #0
 800439e:	60f8      	str	r0, [r7, #12]
 80043a0:	60b9      	str	r1, [r7, #8]
 80043a2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80043a4:	e034      	b.n	8004410 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80043a6:	68f8      	ldr	r0, [r7, #12]
 80043a8:	f000 f8e3 	bl	8004572 <I2C_IsAcknowledgeFailed>
 80043ac:	4603      	mov	r3, r0
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d001      	beq.n	80043b6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80043b2:	2301      	movs	r3, #1
 80043b4:	e034      	b.n	8004420 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80043bc:	d028      	beq.n	8004410 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80043be:	f7fe f935 	bl	800262c <HAL_GetTick>
 80043c2:	4602      	mov	r2, r0
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	1ad3      	subs	r3, r2, r3
 80043c8:	68ba      	ldr	r2, [r7, #8]
 80043ca:	429a      	cmp	r2, r3
 80043cc:	d302      	bcc.n	80043d4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d11d      	bne.n	8004410 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	695b      	ldr	r3, [r3, #20]
 80043da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80043de:	2b80      	cmp	r3, #128	; 0x80
 80043e0:	d016      	beq.n	8004410 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	2200      	movs	r2, #0
 80043e6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	2220      	movs	r2, #32
 80043ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80043f0:	68fb      	ldr	r3, [r7, #12]
 80043f2:	2200      	movs	r2, #0
 80043f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fc:	f043 0220 	orr.w	r2, r3, #32
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2200      	movs	r2, #0
 8004408:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800440c:	2301      	movs	r3, #1
 800440e:	e007      	b.n	8004420 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	695b      	ldr	r3, [r3, #20]
 8004416:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800441a:	2b80      	cmp	r3, #128	; 0x80
 800441c:	d1c3      	bne.n	80043a6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	3710      	adds	r7, #16
 8004424:	46bd      	mov	sp, r7
 8004426:	bd80      	pop	{r7, pc}

08004428 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004428:	b580      	push	{r7, lr}
 800442a:	b084      	sub	sp, #16
 800442c:	af00      	add	r7, sp, #0
 800442e:	60f8      	str	r0, [r7, #12]
 8004430:	60b9      	str	r1, [r7, #8]
 8004432:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004434:	e034      	b.n	80044a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004436:	68f8      	ldr	r0, [r7, #12]
 8004438:	f000 f89b 	bl	8004572 <I2C_IsAcknowledgeFailed>
 800443c:	4603      	mov	r3, r0
 800443e:	2b00      	cmp	r3, #0
 8004440:	d001      	beq.n	8004446 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e034      	b.n	80044b0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004446:	68bb      	ldr	r3, [r7, #8]
 8004448:	f1b3 3fff 	cmp.w	r3, #4294967295
 800444c:	d028      	beq.n	80044a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800444e:	f7fe f8ed 	bl	800262c <HAL_GetTick>
 8004452:	4602      	mov	r2, r0
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	1ad3      	subs	r3, r2, r3
 8004458:	68ba      	ldr	r2, [r7, #8]
 800445a:	429a      	cmp	r2, r3
 800445c:	d302      	bcc.n	8004464 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d11d      	bne.n	80044a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	695b      	ldr	r3, [r3, #20]
 800446a:	f003 0304 	and.w	r3, r3, #4
 800446e:	2b04      	cmp	r3, #4
 8004470:	d016      	beq.n	80044a0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	2200      	movs	r2, #0
 8004476:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	2220      	movs	r2, #32
 800447c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2200      	movs	r2, #0
 8004484:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800448c:	f043 0220 	orr.w	r2, r3, #32
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2200      	movs	r2, #0
 8004498:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800449c:	2301      	movs	r3, #1
 800449e:	e007      	b.n	80044b0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	695b      	ldr	r3, [r3, #20]
 80044a6:	f003 0304 	and.w	r3, r3, #4
 80044aa:	2b04      	cmp	r3, #4
 80044ac:	d1c3      	bne.n	8004436 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80044ae:	2300      	movs	r3, #0
}
 80044b0:	4618      	mov	r0, r3
 80044b2:	3710      	adds	r7, #16
 80044b4:	46bd      	mov	sp, r7
 80044b6:	bd80      	pop	{r7, pc}

080044b8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b084      	sub	sp, #16
 80044bc:	af00      	add	r7, sp, #0
 80044be:	60f8      	str	r0, [r7, #12]
 80044c0:	60b9      	str	r1, [r7, #8]
 80044c2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80044c4:	e049      	b.n	800455a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	695b      	ldr	r3, [r3, #20]
 80044cc:	f003 0310 	and.w	r3, r3, #16
 80044d0:	2b10      	cmp	r3, #16
 80044d2:	d119      	bne.n	8004508 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	f06f 0210 	mvn.w	r2, #16
 80044dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2200      	movs	r2, #0
 80044e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2220      	movs	r2, #32
 80044e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	2200      	movs	r2, #0
 80044f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2200      	movs	r2, #0
 8004500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004504:	2301      	movs	r3, #1
 8004506:	e030      	b.n	800456a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004508:	f7fe f890 	bl	800262c <HAL_GetTick>
 800450c:	4602      	mov	r2, r0
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	1ad3      	subs	r3, r2, r3
 8004512:	68ba      	ldr	r2, [r7, #8]
 8004514:	429a      	cmp	r2, r3
 8004516:	d302      	bcc.n	800451e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8004518:	68bb      	ldr	r3, [r7, #8]
 800451a:	2b00      	cmp	r3, #0
 800451c:	d11d      	bne.n	800455a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	695b      	ldr	r3, [r3, #20]
 8004524:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004528:	2b40      	cmp	r3, #64	; 0x40
 800452a:	d016      	beq.n	800455a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	2200      	movs	r2, #0
 8004530:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	2220      	movs	r2, #32
 8004536:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	2200      	movs	r2, #0
 800453e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004546:	f043 0220 	orr.w	r2, r3, #32
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	2200      	movs	r2, #0
 8004552:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e007      	b.n	800456a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	695b      	ldr	r3, [r3, #20]
 8004560:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004564:	2b40      	cmp	r3, #64	; 0x40
 8004566:	d1ae      	bne.n	80044c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004568:	2300      	movs	r3, #0
}
 800456a:	4618      	mov	r0, r3
 800456c:	3710      	adds	r7, #16
 800456e:	46bd      	mov	sp, r7
 8004570:	bd80      	pop	{r7, pc}

08004572 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004572:	b480      	push	{r7}
 8004574:	b083      	sub	sp, #12
 8004576:	af00      	add	r7, sp, #0
 8004578:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	695b      	ldr	r3, [r3, #20]
 8004580:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004584:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004588:	d11b      	bne.n	80045c2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004592:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	2220      	movs	r2, #32
 800459e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045ae:	f043 0204 	orr.w	r2, r3, #4
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	2200      	movs	r2, #0
 80045ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e000      	b.n	80045c4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80045c2:	2300      	movs	r3, #0
}
 80045c4:	4618      	mov	r0, r3
 80045c6:	370c      	adds	r7, #12
 80045c8:	46bd      	mov	sp, r7
 80045ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ce:	4770      	bx	lr

080045d0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80045d0:	b580      	push	{r7, lr}
 80045d2:	b086      	sub	sp, #24
 80045d4:	af00      	add	r7, sp, #0
 80045d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d101      	bne.n	80045e2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80045de:	2301      	movs	r3, #1
 80045e0:	e267      	b.n	8004ab2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f003 0301 	and.w	r3, r3, #1
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d075      	beq.n	80046da <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80045ee:	4b88      	ldr	r3, [pc, #544]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 80045f0:	689b      	ldr	r3, [r3, #8]
 80045f2:	f003 030c 	and.w	r3, r3, #12
 80045f6:	2b04      	cmp	r3, #4
 80045f8:	d00c      	beq.n	8004614 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80045fa:	4b85      	ldr	r3, [pc, #532]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 80045fc:	689b      	ldr	r3, [r3, #8]
 80045fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004602:	2b08      	cmp	r3, #8
 8004604:	d112      	bne.n	800462c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004606:	4b82      	ldr	r3, [pc, #520]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800460e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004612:	d10b      	bne.n	800462c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004614:	4b7e      	ldr	r3, [pc, #504]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800461c:	2b00      	cmp	r3, #0
 800461e:	d05b      	beq.n	80046d8 <HAL_RCC_OscConfig+0x108>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	685b      	ldr	r3, [r3, #4]
 8004624:	2b00      	cmp	r3, #0
 8004626:	d157      	bne.n	80046d8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004628:	2301      	movs	r3, #1
 800462a:	e242      	b.n	8004ab2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004634:	d106      	bne.n	8004644 <HAL_RCC_OscConfig+0x74>
 8004636:	4b76      	ldr	r3, [pc, #472]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	4a75      	ldr	r2, [pc, #468]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 800463c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004640:	6013      	str	r3, [r2, #0]
 8004642:	e01d      	b.n	8004680 <HAL_RCC_OscConfig+0xb0>
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	685b      	ldr	r3, [r3, #4]
 8004648:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800464c:	d10c      	bne.n	8004668 <HAL_RCC_OscConfig+0x98>
 800464e:	4b70      	ldr	r3, [pc, #448]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	4a6f      	ldr	r2, [pc, #444]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 8004654:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004658:	6013      	str	r3, [r2, #0]
 800465a:	4b6d      	ldr	r3, [pc, #436]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	4a6c      	ldr	r2, [pc, #432]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 8004660:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004664:	6013      	str	r3, [r2, #0]
 8004666:	e00b      	b.n	8004680 <HAL_RCC_OscConfig+0xb0>
 8004668:	4b69      	ldr	r3, [pc, #420]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	4a68      	ldr	r2, [pc, #416]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 800466e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004672:	6013      	str	r3, [r2, #0]
 8004674:	4b66      	ldr	r3, [pc, #408]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	4a65      	ldr	r2, [pc, #404]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 800467a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800467e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	685b      	ldr	r3, [r3, #4]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d013      	beq.n	80046b0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004688:	f7fd ffd0 	bl	800262c <HAL_GetTick>
 800468c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800468e:	e008      	b.n	80046a2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004690:	f7fd ffcc 	bl	800262c <HAL_GetTick>
 8004694:	4602      	mov	r2, r0
 8004696:	693b      	ldr	r3, [r7, #16]
 8004698:	1ad3      	subs	r3, r2, r3
 800469a:	2b64      	cmp	r3, #100	; 0x64
 800469c:	d901      	bls.n	80046a2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800469e:	2303      	movs	r3, #3
 80046a0:	e207      	b.n	8004ab2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80046a2:	4b5b      	ldr	r3, [pc, #364]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d0f0      	beq.n	8004690 <HAL_RCC_OscConfig+0xc0>
 80046ae:	e014      	b.n	80046da <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b0:	f7fd ffbc 	bl	800262c <HAL_GetTick>
 80046b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046b6:	e008      	b.n	80046ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80046b8:	f7fd ffb8 	bl	800262c <HAL_GetTick>
 80046bc:	4602      	mov	r2, r0
 80046be:	693b      	ldr	r3, [r7, #16]
 80046c0:	1ad3      	subs	r3, r2, r3
 80046c2:	2b64      	cmp	r3, #100	; 0x64
 80046c4:	d901      	bls.n	80046ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80046c6:	2303      	movs	r3, #3
 80046c8:	e1f3      	b.n	8004ab2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80046ca:	4b51      	ldr	r3, [pc, #324]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d1f0      	bne.n	80046b8 <HAL_RCC_OscConfig+0xe8>
 80046d6:	e000      	b.n	80046da <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80046d8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	f003 0302 	and.w	r3, r3, #2
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d063      	beq.n	80047ae <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046e6:	4b4a      	ldr	r3, [pc, #296]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 80046e8:	689b      	ldr	r3, [r3, #8]
 80046ea:	f003 030c 	and.w	r3, r3, #12
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d00b      	beq.n	800470a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046f2:	4b47      	ldr	r3, [pc, #284]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 80046f4:	689b      	ldr	r3, [r3, #8]
 80046f6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80046fa:	2b08      	cmp	r3, #8
 80046fc:	d11c      	bne.n	8004738 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80046fe:	4b44      	ldr	r3, [pc, #272]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004706:	2b00      	cmp	r3, #0
 8004708:	d116      	bne.n	8004738 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800470a:	4b41      	ldr	r3, [pc, #260]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0302 	and.w	r3, r3, #2
 8004712:	2b00      	cmp	r3, #0
 8004714:	d005      	beq.n	8004722 <HAL_RCC_OscConfig+0x152>
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	2b01      	cmp	r3, #1
 800471c:	d001      	beq.n	8004722 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800471e:	2301      	movs	r3, #1
 8004720:	e1c7      	b.n	8004ab2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004722:	4b3b      	ldr	r3, [pc, #236]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	691b      	ldr	r3, [r3, #16]
 800472e:	00db      	lsls	r3, r3, #3
 8004730:	4937      	ldr	r1, [pc, #220]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 8004732:	4313      	orrs	r3, r2
 8004734:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004736:	e03a      	b.n	80047ae <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	68db      	ldr	r3, [r3, #12]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d020      	beq.n	8004782 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004740:	4b34      	ldr	r3, [pc, #208]	; (8004814 <HAL_RCC_OscConfig+0x244>)
 8004742:	2201      	movs	r2, #1
 8004744:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004746:	f7fd ff71 	bl	800262c <HAL_GetTick>
 800474a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800474c:	e008      	b.n	8004760 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800474e:	f7fd ff6d 	bl	800262c <HAL_GetTick>
 8004752:	4602      	mov	r2, r0
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	1ad3      	subs	r3, r2, r3
 8004758:	2b02      	cmp	r3, #2
 800475a:	d901      	bls.n	8004760 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800475c:	2303      	movs	r3, #3
 800475e:	e1a8      	b.n	8004ab2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004760:	4b2b      	ldr	r3, [pc, #172]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 0302 	and.w	r3, r3, #2
 8004768:	2b00      	cmp	r3, #0
 800476a:	d0f0      	beq.n	800474e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800476c:	4b28      	ldr	r3, [pc, #160]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	691b      	ldr	r3, [r3, #16]
 8004778:	00db      	lsls	r3, r3, #3
 800477a:	4925      	ldr	r1, [pc, #148]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 800477c:	4313      	orrs	r3, r2
 800477e:	600b      	str	r3, [r1, #0]
 8004780:	e015      	b.n	80047ae <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004782:	4b24      	ldr	r3, [pc, #144]	; (8004814 <HAL_RCC_OscConfig+0x244>)
 8004784:	2200      	movs	r2, #0
 8004786:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004788:	f7fd ff50 	bl	800262c <HAL_GetTick>
 800478c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800478e:	e008      	b.n	80047a2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004790:	f7fd ff4c 	bl	800262c <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	693b      	ldr	r3, [r7, #16]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	2b02      	cmp	r3, #2
 800479c:	d901      	bls.n	80047a2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800479e:	2303      	movs	r3, #3
 80047a0:	e187      	b.n	8004ab2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80047a2:	4b1b      	ldr	r3, [pc, #108]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	f003 0302 	and.w	r3, r3, #2
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d1f0      	bne.n	8004790 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 0308 	and.w	r3, r3, #8
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d036      	beq.n	8004828 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	695b      	ldr	r3, [r3, #20]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d016      	beq.n	80047f0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80047c2:	4b15      	ldr	r3, [pc, #84]	; (8004818 <HAL_RCC_OscConfig+0x248>)
 80047c4:	2201      	movs	r2, #1
 80047c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80047c8:	f7fd ff30 	bl	800262c <HAL_GetTick>
 80047cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047ce:	e008      	b.n	80047e2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047d0:	f7fd ff2c 	bl	800262c <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e167      	b.n	8004ab2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80047e2:	4b0b      	ldr	r3, [pc, #44]	; (8004810 <HAL_RCC_OscConfig+0x240>)
 80047e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80047e6:	f003 0302 	and.w	r3, r3, #2
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d0f0      	beq.n	80047d0 <HAL_RCC_OscConfig+0x200>
 80047ee:	e01b      	b.n	8004828 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80047f0:	4b09      	ldr	r3, [pc, #36]	; (8004818 <HAL_RCC_OscConfig+0x248>)
 80047f2:	2200      	movs	r2, #0
 80047f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80047f6:	f7fd ff19 	bl	800262c <HAL_GetTick>
 80047fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80047fc:	e00e      	b.n	800481c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80047fe:	f7fd ff15 	bl	800262c <HAL_GetTick>
 8004802:	4602      	mov	r2, r0
 8004804:	693b      	ldr	r3, [r7, #16]
 8004806:	1ad3      	subs	r3, r2, r3
 8004808:	2b02      	cmp	r3, #2
 800480a:	d907      	bls.n	800481c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800480c:	2303      	movs	r3, #3
 800480e:	e150      	b.n	8004ab2 <HAL_RCC_OscConfig+0x4e2>
 8004810:	40023800 	.word	0x40023800
 8004814:	42470000 	.word	0x42470000
 8004818:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800481c:	4b88      	ldr	r3, [pc, #544]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 800481e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004820:	f003 0302 	and.w	r3, r3, #2
 8004824:	2b00      	cmp	r3, #0
 8004826:	d1ea      	bne.n	80047fe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f003 0304 	and.w	r3, r3, #4
 8004830:	2b00      	cmp	r3, #0
 8004832:	f000 8097 	beq.w	8004964 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004836:	2300      	movs	r3, #0
 8004838:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800483a:	4b81      	ldr	r3, [pc, #516]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 800483c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004842:	2b00      	cmp	r3, #0
 8004844:	d10f      	bne.n	8004866 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004846:	2300      	movs	r3, #0
 8004848:	60bb      	str	r3, [r7, #8]
 800484a:	4b7d      	ldr	r3, [pc, #500]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 800484c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800484e:	4a7c      	ldr	r2, [pc, #496]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 8004850:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004854:	6413      	str	r3, [r2, #64]	; 0x40
 8004856:	4b7a      	ldr	r3, [pc, #488]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 8004858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800485a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800485e:	60bb      	str	r3, [r7, #8]
 8004860:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004862:	2301      	movs	r3, #1
 8004864:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004866:	4b77      	ldr	r3, [pc, #476]	; (8004a44 <HAL_RCC_OscConfig+0x474>)
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800486e:	2b00      	cmp	r3, #0
 8004870:	d118      	bne.n	80048a4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004872:	4b74      	ldr	r3, [pc, #464]	; (8004a44 <HAL_RCC_OscConfig+0x474>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	4a73      	ldr	r2, [pc, #460]	; (8004a44 <HAL_RCC_OscConfig+0x474>)
 8004878:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800487c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800487e:	f7fd fed5 	bl	800262c <HAL_GetTick>
 8004882:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004884:	e008      	b.n	8004898 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004886:	f7fd fed1 	bl	800262c <HAL_GetTick>
 800488a:	4602      	mov	r2, r0
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	2b02      	cmp	r3, #2
 8004892:	d901      	bls.n	8004898 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004894:	2303      	movs	r3, #3
 8004896:	e10c      	b.n	8004ab2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004898:	4b6a      	ldr	r3, [pc, #424]	; (8004a44 <HAL_RCC_OscConfig+0x474>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d0f0      	beq.n	8004886 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	2b01      	cmp	r3, #1
 80048aa:	d106      	bne.n	80048ba <HAL_RCC_OscConfig+0x2ea>
 80048ac:	4b64      	ldr	r3, [pc, #400]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 80048ae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048b0:	4a63      	ldr	r2, [pc, #396]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 80048b2:	f043 0301 	orr.w	r3, r3, #1
 80048b6:	6713      	str	r3, [r2, #112]	; 0x70
 80048b8:	e01c      	b.n	80048f4 <HAL_RCC_OscConfig+0x324>
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	689b      	ldr	r3, [r3, #8]
 80048be:	2b05      	cmp	r3, #5
 80048c0:	d10c      	bne.n	80048dc <HAL_RCC_OscConfig+0x30c>
 80048c2:	4b5f      	ldr	r3, [pc, #380]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 80048c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048c6:	4a5e      	ldr	r2, [pc, #376]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 80048c8:	f043 0304 	orr.w	r3, r3, #4
 80048cc:	6713      	str	r3, [r2, #112]	; 0x70
 80048ce:	4b5c      	ldr	r3, [pc, #368]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 80048d0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048d2:	4a5b      	ldr	r2, [pc, #364]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 80048d4:	f043 0301 	orr.w	r3, r3, #1
 80048d8:	6713      	str	r3, [r2, #112]	; 0x70
 80048da:	e00b      	b.n	80048f4 <HAL_RCC_OscConfig+0x324>
 80048dc:	4b58      	ldr	r3, [pc, #352]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 80048de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048e0:	4a57      	ldr	r2, [pc, #348]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 80048e2:	f023 0301 	bic.w	r3, r3, #1
 80048e6:	6713      	str	r3, [r2, #112]	; 0x70
 80048e8:	4b55      	ldr	r3, [pc, #340]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 80048ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80048ec:	4a54      	ldr	r2, [pc, #336]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 80048ee:	f023 0304 	bic.w	r3, r3, #4
 80048f2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	689b      	ldr	r3, [r3, #8]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d015      	beq.n	8004928 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80048fc:	f7fd fe96 	bl	800262c <HAL_GetTick>
 8004900:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004902:	e00a      	b.n	800491a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004904:	f7fd fe92 	bl	800262c <HAL_GetTick>
 8004908:	4602      	mov	r2, r0
 800490a:	693b      	ldr	r3, [r7, #16]
 800490c:	1ad3      	subs	r3, r2, r3
 800490e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004912:	4293      	cmp	r3, r2
 8004914:	d901      	bls.n	800491a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004916:	2303      	movs	r3, #3
 8004918:	e0cb      	b.n	8004ab2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800491a:	4b49      	ldr	r3, [pc, #292]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 800491c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800491e:	f003 0302 	and.w	r3, r3, #2
 8004922:	2b00      	cmp	r3, #0
 8004924:	d0ee      	beq.n	8004904 <HAL_RCC_OscConfig+0x334>
 8004926:	e014      	b.n	8004952 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004928:	f7fd fe80 	bl	800262c <HAL_GetTick>
 800492c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800492e:	e00a      	b.n	8004946 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004930:	f7fd fe7c 	bl	800262c <HAL_GetTick>
 8004934:	4602      	mov	r2, r0
 8004936:	693b      	ldr	r3, [r7, #16]
 8004938:	1ad3      	subs	r3, r2, r3
 800493a:	f241 3288 	movw	r2, #5000	; 0x1388
 800493e:	4293      	cmp	r3, r2
 8004940:	d901      	bls.n	8004946 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e0b5      	b.n	8004ab2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004946:	4b3e      	ldr	r3, [pc, #248]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 8004948:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800494a:	f003 0302 	and.w	r3, r3, #2
 800494e:	2b00      	cmp	r3, #0
 8004950:	d1ee      	bne.n	8004930 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004952:	7dfb      	ldrb	r3, [r7, #23]
 8004954:	2b01      	cmp	r3, #1
 8004956:	d105      	bne.n	8004964 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004958:	4b39      	ldr	r3, [pc, #228]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 800495a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800495c:	4a38      	ldr	r2, [pc, #224]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 800495e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004962:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	699b      	ldr	r3, [r3, #24]
 8004968:	2b00      	cmp	r3, #0
 800496a:	f000 80a1 	beq.w	8004ab0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800496e:	4b34      	ldr	r3, [pc, #208]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 8004970:	689b      	ldr	r3, [r3, #8]
 8004972:	f003 030c 	and.w	r3, r3, #12
 8004976:	2b08      	cmp	r3, #8
 8004978:	d05c      	beq.n	8004a34 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	699b      	ldr	r3, [r3, #24]
 800497e:	2b02      	cmp	r3, #2
 8004980:	d141      	bne.n	8004a06 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004982:	4b31      	ldr	r3, [pc, #196]	; (8004a48 <HAL_RCC_OscConfig+0x478>)
 8004984:	2200      	movs	r2, #0
 8004986:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004988:	f7fd fe50 	bl	800262c <HAL_GetTick>
 800498c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800498e:	e008      	b.n	80049a2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004990:	f7fd fe4c 	bl	800262c <HAL_GetTick>
 8004994:	4602      	mov	r2, r0
 8004996:	693b      	ldr	r3, [r7, #16]
 8004998:	1ad3      	subs	r3, r2, r3
 800499a:	2b02      	cmp	r3, #2
 800499c:	d901      	bls.n	80049a2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800499e:	2303      	movs	r3, #3
 80049a0:	e087      	b.n	8004ab2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80049a2:	4b27      	ldr	r3, [pc, #156]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d1f0      	bne.n	8004990 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	69da      	ldr	r2, [r3, #28]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	6a1b      	ldr	r3, [r3, #32]
 80049b6:	431a      	orrs	r2, r3
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049bc:	019b      	lsls	r3, r3, #6
 80049be:	431a      	orrs	r2, r3
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049c4:	085b      	lsrs	r3, r3, #1
 80049c6:	3b01      	subs	r3, #1
 80049c8:	041b      	lsls	r3, r3, #16
 80049ca:	431a      	orrs	r2, r3
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049d0:	061b      	lsls	r3, r3, #24
 80049d2:	491b      	ldr	r1, [pc, #108]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 80049d4:	4313      	orrs	r3, r2
 80049d6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80049d8:	4b1b      	ldr	r3, [pc, #108]	; (8004a48 <HAL_RCC_OscConfig+0x478>)
 80049da:	2201      	movs	r2, #1
 80049dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049de:	f7fd fe25 	bl	800262c <HAL_GetTick>
 80049e2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049e4:	e008      	b.n	80049f8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80049e6:	f7fd fe21 	bl	800262c <HAL_GetTick>
 80049ea:	4602      	mov	r2, r0
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	2b02      	cmp	r3, #2
 80049f2:	d901      	bls.n	80049f8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80049f4:	2303      	movs	r3, #3
 80049f6:	e05c      	b.n	8004ab2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049f8:	4b11      	ldr	r3, [pc, #68]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d0f0      	beq.n	80049e6 <HAL_RCC_OscConfig+0x416>
 8004a04:	e054      	b.n	8004ab0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004a06:	4b10      	ldr	r3, [pc, #64]	; (8004a48 <HAL_RCC_OscConfig+0x478>)
 8004a08:	2200      	movs	r2, #0
 8004a0a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a0c:	f7fd fe0e 	bl	800262c <HAL_GetTick>
 8004a10:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a12:	e008      	b.n	8004a26 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004a14:	f7fd fe0a 	bl	800262c <HAL_GetTick>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	693b      	ldr	r3, [r7, #16]
 8004a1c:	1ad3      	subs	r3, r2, r3
 8004a1e:	2b02      	cmp	r3, #2
 8004a20:	d901      	bls.n	8004a26 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004a22:	2303      	movs	r3, #3
 8004a24:	e045      	b.n	8004ab2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004a26:	4b06      	ldr	r3, [pc, #24]	; (8004a40 <HAL_RCC_OscConfig+0x470>)
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d1f0      	bne.n	8004a14 <HAL_RCC_OscConfig+0x444>
 8004a32:	e03d      	b.n	8004ab0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	699b      	ldr	r3, [r3, #24]
 8004a38:	2b01      	cmp	r3, #1
 8004a3a:	d107      	bne.n	8004a4c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004a3c:	2301      	movs	r3, #1
 8004a3e:	e038      	b.n	8004ab2 <HAL_RCC_OscConfig+0x4e2>
 8004a40:	40023800 	.word	0x40023800
 8004a44:	40007000 	.word	0x40007000
 8004a48:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004a4c:	4b1b      	ldr	r3, [pc, #108]	; (8004abc <HAL_RCC_OscConfig+0x4ec>)
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	699b      	ldr	r3, [r3, #24]
 8004a56:	2b01      	cmp	r3, #1
 8004a58:	d028      	beq.n	8004aac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d121      	bne.n	8004aac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004a72:	429a      	cmp	r2, r3
 8004a74:	d11a      	bne.n	8004aac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a76:	68fa      	ldr	r2, [r7, #12]
 8004a78:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004a7c:	4013      	ands	r3, r2
 8004a7e:	687a      	ldr	r2, [r7, #4]
 8004a80:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004a82:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d111      	bne.n	8004aac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004a92:	085b      	lsrs	r3, r3, #1
 8004a94:	3b01      	subs	r3, #1
 8004a96:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	d107      	bne.n	8004aac <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004aa6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004aa8:	429a      	cmp	r2, r3
 8004aaa:	d001      	beq.n	8004ab0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004aac:	2301      	movs	r3, #1
 8004aae:	e000      	b.n	8004ab2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3718      	adds	r7, #24
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}
 8004aba:	bf00      	nop
 8004abc:	40023800 	.word	0x40023800

08004ac0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ac0:	b580      	push	{r7, lr}
 8004ac2:	b084      	sub	sp, #16
 8004ac4:	af00      	add	r7, sp, #0
 8004ac6:	6078      	str	r0, [r7, #4]
 8004ac8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d101      	bne.n	8004ad4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	e0cc      	b.n	8004c6e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004ad4:	4b68      	ldr	r3, [pc, #416]	; (8004c78 <HAL_RCC_ClockConfig+0x1b8>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f003 0307 	and.w	r3, r3, #7
 8004adc:	683a      	ldr	r2, [r7, #0]
 8004ade:	429a      	cmp	r2, r3
 8004ae0:	d90c      	bls.n	8004afc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ae2:	4b65      	ldr	r3, [pc, #404]	; (8004c78 <HAL_RCC_ClockConfig+0x1b8>)
 8004ae4:	683a      	ldr	r2, [r7, #0]
 8004ae6:	b2d2      	uxtb	r2, r2
 8004ae8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004aea:	4b63      	ldr	r3, [pc, #396]	; (8004c78 <HAL_RCC_ClockConfig+0x1b8>)
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	f003 0307 	and.w	r3, r3, #7
 8004af2:	683a      	ldr	r2, [r7, #0]
 8004af4:	429a      	cmp	r2, r3
 8004af6:	d001      	beq.n	8004afc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004af8:	2301      	movs	r3, #1
 8004afa:	e0b8      	b.n	8004c6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0302 	and.w	r3, r3, #2
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d020      	beq.n	8004b4a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f003 0304 	and.w	r3, r3, #4
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d005      	beq.n	8004b20 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004b14:	4b59      	ldr	r3, [pc, #356]	; (8004c7c <HAL_RCC_ClockConfig+0x1bc>)
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	4a58      	ldr	r2, [pc, #352]	; (8004c7c <HAL_RCC_ClockConfig+0x1bc>)
 8004b1a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004b1e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	f003 0308 	and.w	r3, r3, #8
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d005      	beq.n	8004b38 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004b2c:	4b53      	ldr	r3, [pc, #332]	; (8004c7c <HAL_RCC_ClockConfig+0x1bc>)
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	4a52      	ldr	r2, [pc, #328]	; (8004c7c <HAL_RCC_ClockConfig+0x1bc>)
 8004b32:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004b36:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004b38:	4b50      	ldr	r3, [pc, #320]	; (8004c7c <HAL_RCC_ClockConfig+0x1bc>)
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	689b      	ldr	r3, [r3, #8]
 8004b44:	494d      	ldr	r1, [pc, #308]	; (8004c7c <HAL_RCC_ClockConfig+0x1bc>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	681b      	ldr	r3, [r3, #0]
 8004b4e:	f003 0301 	and.w	r3, r3, #1
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d044      	beq.n	8004be0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	685b      	ldr	r3, [r3, #4]
 8004b5a:	2b01      	cmp	r3, #1
 8004b5c:	d107      	bne.n	8004b6e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004b5e:	4b47      	ldr	r3, [pc, #284]	; (8004c7c <HAL_RCC_ClockConfig+0x1bc>)
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b66:	2b00      	cmp	r3, #0
 8004b68:	d119      	bne.n	8004b9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b6a:	2301      	movs	r3, #1
 8004b6c:	e07f      	b.n	8004c6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	2b02      	cmp	r3, #2
 8004b74:	d003      	beq.n	8004b7e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004b7a:	2b03      	cmp	r3, #3
 8004b7c:	d107      	bne.n	8004b8e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b7e:	4b3f      	ldr	r3, [pc, #252]	; (8004c7c <HAL_RCC_ClockConfig+0x1bc>)
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d109      	bne.n	8004b9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e06f      	b.n	8004c6e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b8e:	4b3b      	ldr	r3, [pc, #236]	; (8004c7c <HAL_RCC_ClockConfig+0x1bc>)
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	f003 0302 	and.w	r3, r3, #2
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d101      	bne.n	8004b9e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004b9a:	2301      	movs	r3, #1
 8004b9c:	e067      	b.n	8004c6e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004b9e:	4b37      	ldr	r3, [pc, #220]	; (8004c7c <HAL_RCC_ClockConfig+0x1bc>)
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	f023 0203 	bic.w	r2, r3, #3
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	4934      	ldr	r1, [pc, #208]	; (8004c7c <HAL_RCC_ClockConfig+0x1bc>)
 8004bac:	4313      	orrs	r3, r2
 8004bae:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004bb0:	f7fd fd3c 	bl	800262c <HAL_GetTick>
 8004bb4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bb6:	e00a      	b.n	8004bce <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004bb8:	f7fd fd38 	bl	800262c <HAL_GetTick>
 8004bbc:	4602      	mov	r2, r0
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	1ad3      	subs	r3, r2, r3
 8004bc2:	f241 3288 	movw	r2, #5000	; 0x1388
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d901      	bls.n	8004bce <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004bca:	2303      	movs	r3, #3
 8004bcc:	e04f      	b.n	8004c6e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004bce:	4b2b      	ldr	r3, [pc, #172]	; (8004c7c <HAL_RCC_ClockConfig+0x1bc>)
 8004bd0:	689b      	ldr	r3, [r3, #8]
 8004bd2:	f003 020c 	and.w	r2, r3, #12
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	685b      	ldr	r3, [r3, #4]
 8004bda:	009b      	lsls	r3, r3, #2
 8004bdc:	429a      	cmp	r2, r3
 8004bde:	d1eb      	bne.n	8004bb8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004be0:	4b25      	ldr	r3, [pc, #148]	; (8004c78 <HAL_RCC_ClockConfig+0x1b8>)
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	f003 0307 	and.w	r3, r3, #7
 8004be8:	683a      	ldr	r2, [r7, #0]
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d20c      	bcs.n	8004c08 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004bee:	4b22      	ldr	r3, [pc, #136]	; (8004c78 <HAL_RCC_ClockConfig+0x1b8>)
 8004bf0:	683a      	ldr	r2, [r7, #0]
 8004bf2:	b2d2      	uxtb	r2, r2
 8004bf4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004bf6:	4b20      	ldr	r3, [pc, #128]	; (8004c78 <HAL_RCC_ClockConfig+0x1b8>)
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0307 	and.w	r3, r3, #7
 8004bfe:	683a      	ldr	r2, [r7, #0]
 8004c00:	429a      	cmp	r2, r3
 8004c02:	d001      	beq.n	8004c08 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e032      	b.n	8004c6e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f003 0304 	and.w	r3, r3, #4
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d008      	beq.n	8004c26 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004c14:	4b19      	ldr	r3, [pc, #100]	; (8004c7c <HAL_RCC_ClockConfig+0x1bc>)
 8004c16:	689b      	ldr	r3, [r3, #8]
 8004c18:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	68db      	ldr	r3, [r3, #12]
 8004c20:	4916      	ldr	r1, [pc, #88]	; (8004c7c <HAL_RCC_ClockConfig+0x1bc>)
 8004c22:	4313      	orrs	r3, r2
 8004c24:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f003 0308 	and.w	r3, r3, #8
 8004c2e:	2b00      	cmp	r3, #0
 8004c30:	d009      	beq.n	8004c46 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004c32:	4b12      	ldr	r3, [pc, #72]	; (8004c7c <HAL_RCC_ClockConfig+0x1bc>)
 8004c34:	689b      	ldr	r3, [r3, #8]
 8004c36:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	691b      	ldr	r3, [r3, #16]
 8004c3e:	00db      	lsls	r3, r3, #3
 8004c40:	490e      	ldr	r1, [pc, #56]	; (8004c7c <HAL_RCC_ClockConfig+0x1bc>)
 8004c42:	4313      	orrs	r3, r2
 8004c44:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004c46:	f000 f821 	bl	8004c8c <HAL_RCC_GetSysClockFreq>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	4b0b      	ldr	r3, [pc, #44]	; (8004c7c <HAL_RCC_ClockConfig+0x1bc>)
 8004c4e:	689b      	ldr	r3, [r3, #8]
 8004c50:	091b      	lsrs	r3, r3, #4
 8004c52:	f003 030f 	and.w	r3, r3, #15
 8004c56:	490a      	ldr	r1, [pc, #40]	; (8004c80 <HAL_RCC_ClockConfig+0x1c0>)
 8004c58:	5ccb      	ldrb	r3, [r1, r3]
 8004c5a:	fa22 f303 	lsr.w	r3, r2, r3
 8004c5e:	4a09      	ldr	r2, [pc, #36]	; (8004c84 <HAL_RCC_ClockConfig+0x1c4>)
 8004c60:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004c62:	4b09      	ldr	r3, [pc, #36]	; (8004c88 <HAL_RCC_ClockConfig+0x1c8>)
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4618      	mov	r0, r3
 8004c68:	f7fd fc9c 	bl	80025a4 <HAL_InitTick>

  return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3710      	adds	r7, #16
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}
 8004c76:	bf00      	nop
 8004c78:	40023c00 	.word	0x40023c00
 8004c7c:	40023800 	.word	0x40023800
 8004c80:	0800a304 	.word	0x0800a304
 8004c84:	20000000 	.word	0x20000000
 8004c88:	20000030 	.word	0x20000030

08004c8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004c8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c90:	b094      	sub	sp, #80	; 0x50
 8004c92:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004c94:	2300      	movs	r3, #0
 8004c96:	647b      	str	r3, [r7, #68]	; 0x44
 8004c98:	2300      	movs	r3, #0
 8004c9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004ca4:	4b79      	ldr	r3, [pc, #484]	; (8004e8c <HAL_RCC_GetSysClockFreq+0x200>)
 8004ca6:	689b      	ldr	r3, [r3, #8]
 8004ca8:	f003 030c 	and.w	r3, r3, #12
 8004cac:	2b08      	cmp	r3, #8
 8004cae:	d00d      	beq.n	8004ccc <HAL_RCC_GetSysClockFreq+0x40>
 8004cb0:	2b08      	cmp	r3, #8
 8004cb2:	f200 80e1 	bhi.w	8004e78 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d002      	beq.n	8004cc0 <HAL_RCC_GetSysClockFreq+0x34>
 8004cba:	2b04      	cmp	r3, #4
 8004cbc:	d003      	beq.n	8004cc6 <HAL_RCC_GetSysClockFreq+0x3a>
 8004cbe:	e0db      	b.n	8004e78 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004cc0:	4b73      	ldr	r3, [pc, #460]	; (8004e90 <HAL_RCC_GetSysClockFreq+0x204>)
 8004cc2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004cc4:	e0db      	b.n	8004e7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004cc6:	4b73      	ldr	r3, [pc, #460]	; (8004e94 <HAL_RCC_GetSysClockFreq+0x208>)
 8004cc8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004cca:	e0d8      	b.n	8004e7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004ccc:	4b6f      	ldr	r3, [pc, #444]	; (8004e8c <HAL_RCC_GetSysClockFreq+0x200>)
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004cd4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004cd6:	4b6d      	ldr	r3, [pc, #436]	; (8004e8c <HAL_RCC_GetSysClockFreq+0x200>)
 8004cd8:	685b      	ldr	r3, [r3, #4]
 8004cda:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d063      	beq.n	8004daa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004ce2:	4b6a      	ldr	r3, [pc, #424]	; (8004e8c <HAL_RCC_GetSysClockFreq+0x200>)
 8004ce4:	685b      	ldr	r3, [r3, #4]
 8004ce6:	099b      	lsrs	r3, r3, #6
 8004ce8:	2200      	movs	r2, #0
 8004cea:	63bb      	str	r3, [r7, #56]	; 0x38
 8004cec:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cf0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004cf4:	633b      	str	r3, [r7, #48]	; 0x30
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	637b      	str	r3, [r7, #52]	; 0x34
 8004cfa:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004cfe:	4622      	mov	r2, r4
 8004d00:	462b      	mov	r3, r5
 8004d02:	f04f 0000 	mov.w	r0, #0
 8004d06:	f04f 0100 	mov.w	r1, #0
 8004d0a:	0159      	lsls	r1, r3, #5
 8004d0c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004d10:	0150      	lsls	r0, r2, #5
 8004d12:	4602      	mov	r2, r0
 8004d14:	460b      	mov	r3, r1
 8004d16:	4621      	mov	r1, r4
 8004d18:	1a51      	subs	r1, r2, r1
 8004d1a:	6139      	str	r1, [r7, #16]
 8004d1c:	4629      	mov	r1, r5
 8004d1e:	eb63 0301 	sbc.w	r3, r3, r1
 8004d22:	617b      	str	r3, [r7, #20]
 8004d24:	f04f 0200 	mov.w	r2, #0
 8004d28:	f04f 0300 	mov.w	r3, #0
 8004d2c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004d30:	4659      	mov	r1, fp
 8004d32:	018b      	lsls	r3, r1, #6
 8004d34:	4651      	mov	r1, sl
 8004d36:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004d3a:	4651      	mov	r1, sl
 8004d3c:	018a      	lsls	r2, r1, #6
 8004d3e:	4651      	mov	r1, sl
 8004d40:	ebb2 0801 	subs.w	r8, r2, r1
 8004d44:	4659      	mov	r1, fp
 8004d46:	eb63 0901 	sbc.w	r9, r3, r1
 8004d4a:	f04f 0200 	mov.w	r2, #0
 8004d4e:	f04f 0300 	mov.w	r3, #0
 8004d52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d5e:	4690      	mov	r8, r2
 8004d60:	4699      	mov	r9, r3
 8004d62:	4623      	mov	r3, r4
 8004d64:	eb18 0303 	adds.w	r3, r8, r3
 8004d68:	60bb      	str	r3, [r7, #8]
 8004d6a:	462b      	mov	r3, r5
 8004d6c:	eb49 0303 	adc.w	r3, r9, r3
 8004d70:	60fb      	str	r3, [r7, #12]
 8004d72:	f04f 0200 	mov.w	r2, #0
 8004d76:	f04f 0300 	mov.w	r3, #0
 8004d7a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004d7e:	4629      	mov	r1, r5
 8004d80:	024b      	lsls	r3, r1, #9
 8004d82:	4621      	mov	r1, r4
 8004d84:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004d88:	4621      	mov	r1, r4
 8004d8a:	024a      	lsls	r2, r1, #9
 8004d8c:	4610      	mov	r0, r2
 8004d8e:	4619      	mov	r1, r3
 8004d90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004d92:	2200      	movs	r2, #0
 8004d94:	62bb      	str	r3, [r7, #40]	; 0x28
 8004d96:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d98:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004d9c:	f7fb fdde 	bl	800095c <__aeabi_uldivmod>
 8004da0:	4602      	mov	r2, r0
 8004da2:	460b      	mov	r3, r1
 8004da4:	4613      	mov	r3, r2
 8004da6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004da8:	e058      	b.n	8004e5c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004daa:	4b38      	ldr	r3, [pc, #224]	; (8004e8c <HAL_RCC_GetSysClockFreq+0x200>)
 8004dac:	685b      	ldr	r3, [r3, #4]
 8004dae:	099b      	lsrs	r3, r3, #6
 8004db0:	2200      	movs	r2, #0
 8004db2:	4618      	mov	r0, r3
 8004db4:	4611      	mov	r1, r2
 8004db6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004dba:	623b      	str	r3, [r7, #32]
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	627b      	str	r3, [r7, #36]	; 0x24
 8004dc0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004dc4:	4642      	mov	r2, r8
 8004dc6:	464b      	mov	r3, r9
 8004dc8:	f04f 0000 	mov.w	r0, #0
 8004dcc:	f04f 0100 	mov.w	r1, #0
 8004dd0:	0159      	lsls	r1, r3, #5
 8004dd2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004dd6:	0150      	lsls	r0, r2, #5
 8004dd8:	4602      	mov	r2, r0
 8004dda:	460b      	mov	r3, r1
 8004ddc:	4641      	mov	r1, r8
 8004dde:	ebb2 0a01 	subs.w	sl, r2, r1
 8004de2:	4649      	mov	r1, r9
 8004de4:	eb63 0b01 	sbc.w	fp, r3, r1
 8004de8:	f04f 0200 	mov.w	r2, #0
 8004dec:	f04f 0300 	mov.w	r3, #0
 8004df0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004df4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004df8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004dfc:	ebb2 040a 	subs.w	r4, r2, sl
 8004e00:	eb63 050b 	sbc.w	r5, r3, fp
 8004e04:	f04f 0200 	mov.w	r2, #0
 8004e08:	f04f 0300 	mov.w	r3, #0
 8004e0c:	00eb      	lsls	r3, r5, #3
 8004e0e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004e12:	00e2      	lsls	r2, r4, #3
 8004e14:	4614      	mov	r4, r2
 8004e16:	461d      	mov	r5, r3
 8004e18:	4643      	mov	r3, r8
 8004e1a:	18e3      	adds	r3, r4, r3
 8004e1c:	603b      	str	r3, [r7, #0]
 8004e1e:	464b      	mov	r3, r9
 8004e20:	eb45 0303 	adc.w	r3, r5, r3
 8004e24:	607b      	str	r3, [r7, #4]
 8004e26:	f04f 0200 	mov.w	r2, #0
 8004e2a:	f04f 0300 	mov.w	r3, #0
 8004e2e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004e32:	4629      	mov	r1, r5
 8004e34:	028b      	lsls	r3, r1, #10
 8004e36:	4621      	mov	r1, r4
 8004e38:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004e3c:	4621      	mov	r1, r4
 8004e3e:	028a      	lsls	r2, r1, #10
 8004e40:	4610      	mov	r0, r2
 8004e42:	4619      	mov	r1, r3
 8004e44:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004e46:	2200      	movs	r2, #0
 8004e48:	61bb      	str	r3, [r7, #24]
 8004e4a:	61fa      	str	r2, [r7, #28]
 8004e4c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004e50:	f7fb fd84 	bl	800095c <__aeabi_uldivmod>
 8004e54:	4602      	mov	r2, r0
 8004e56:	460b      	mov	r3, r1
 8004e58:	4613      	mov	r3, r2
 8004e5a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004e5c:	4b0b      	ldr	r3, [pc, #44]	; (8004e8c <HAL_RCC_GetSysClockFreq+0x200>)
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	0c1b      	lsrs	r3, r3, #16
 8004e62:	f003 0303 	and.w	r3, r3, #3
 8004e66:	3301      	adds	r3, #1
 8004e68:	005b      	lsls	r3, r3, #1
 8004e6a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004e6c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004e6e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004e70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e74:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e76:	e002      	b.n	8004e7e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004e78:	4b05      	ldr	r3, [pc, #20]	; (8004e90 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e7a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e7c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004e7e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3750      	adds	r7, #80	; 0x50
 8004e84:	46bd      	mov	sp, r7
 8004e86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e8a:	bf00      	nop
 8004e8c:	40023800 	.word	0x40023800
 8004e90:	00f42400 	.word	0x00f42400
 8004e94:	007a1200 	.word	0x007a1200

08004e98 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004e98:	b480      	push	{r7}
 8004e9a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004e9c:	4b03      	ldr	r3, [pc, #12]	; (8004eac <HAL_RCC_GetHCLKFreq+0x14>)
 8004e9e:	681b      	ldr	r3, [r3, #0]
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea8:	4770      	bx	lr
 8004eaa:	bf00      	nop
 8004eac:	20000000 	.word	0x20000000

08004eb0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004eb4:	f7ff fff0 	bl	8004e98 <HAL_RCC_GetHCLKFreq>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	4b05      	ldr	r3, [pc, #20]	; (8004ed0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004ebc:	689b      	ldr	r3, [r3, #8]
 8004ebe:	0a9b      	lsrs	r3, r3, #10
 8004ec0:	f003 0307 	and.w	r3, r3, #7
 8004ec4:	4903      	ldr	r1, [pc, #12]	; (8004ed4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004ec6:	5ccb      	ldrb	r3, [r1, r3]
 8004ec8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ecc:	4618      	mov	r0, r3
 8004ece:	bd80      	pop	{r7, pc}
 8004ed0:	40023800 	.word	0x40023800
 8004ed4:	0800a314 	.word	0x0800a314

08004ed8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004edc:	f7ff ffdc 	bl	8004e98 <HAL_RCC_GetHCLKFreq>
 8004ee0:	4602      	mov	r2, r0
 8004ee2:	4b05      	ldr	r3, [pc, #20]	; (8004ef8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	0b5b      	lsrs	r3, r3, #13
 8004ee8:	f003 0307 	and.w	r3, r3, #7
 8004eec:	4903      	ldr	r1, [pc, #12]	; (8004efc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004eee:	5ccb      	ldrb	r3, [r1, r3]
 8004ef0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	bd80      	pop	{r7, pc}
 8004ef8:	40023800 	.word	0x40023800
 8004efc:	0800a314 	.word	0x0800a314

08004f00 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b086      	sub	sp, #24
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004f08:	2300      	movs	r3, #0
 8004f0a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0301 	and.w	r3, r3, #1
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d105      	bne.n	8004f28 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d035      	beq.n	8004f94 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004f28:	4b67      	ldr	r3, [pc, #412]	; (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004f2a:	2200      	movs	r2, #0
 8004f2c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f2e:	f7fd fb7d 	bl	800262c <HAL_GetTick>
 8004f32:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f34:	e008      	b.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004f36:	f7fd fb79 	bl	800262c <HAL_GetTick>
 8004f3a:	4602      	mov	r2, r0
 8004f3c:	697b      	ldr	r3, [r7, #20]
 8004f3e:	1ad3      	subs	r3, r2, r3
 8004f40:	2b02      	cmp	r3, #2
 8004f42:	d901      	bls.n	8004f48 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f44:	2303      	movs	r3, #3
 8004f46:	e0ba      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8004f48:	4b60      	ldr	r3, [pc, #384]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d1f0      	bne.n	8004f36 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	019a      	lsls	r2, r3, #6
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	689b      	ldr	r3, [r3, #8]
 8004f5e:	071b      	lsls	r3, r3, #28
 8004f60:	495a      	ldr	r1, [pc, #360]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f62:	4313      	orrs	r3, r2
 8004f64:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004f68:	4b57      	ldr	r3, [pc, #348]	; (80050c8 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 8004f6a:	2201      	movs	r2, #1
 8004f6c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8004f6e:	f7fd fb5d 	bl	800262c <HAL_GetTick>
 8004f72:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f74:	e008      	b.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004f76:	f7fd fb59 	bl	800262c <HAL_GetTick>
 8004f7a:	4602      	mov	r2, r0
 8004f7c:	697b      	ldr	r3, [r7, #20]
 8004f7e:	1ad3      	subs	r3, r2, r3
 8004f80:	2b02      	cmp	r3, #2
 8004f82:	d901      	bls.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	e09a      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004f88:	4b50      	ldr	r3, [pc, #320]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d0f0      	beq.n	8004f76 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f003 0302 	and.w	r3, r3, #2
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	f000 8083 	beq.w	80050a8 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	60fb      	str	r3, [r7, #12]
 8004fa6:	4b49      	ldr	r3, [pc, #292]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004fa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004faa:	4a48      	ldr	r2, [pc, #288]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004fac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004fb0:	6413      	str	r3, [r2, #64]	; 0x40
 8004fb2:	4b46      	ldr	r3, [pc, #280]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004fb4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004fba:	60fb      	str	r3, [r7, #12]
 8004fbc:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8004fbe:	4b44      	ldr	r3, [pc, #272]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a43      	ldr	r2, [pc, #268]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004fc8:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8004fca:	f7fd fb2f 	bl	800262c <HAL_GetTick>
 8004fce:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004fd0:	e008      	b.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004fd2:	f7fd fb2b 	bl	800262c <HAL_GetTick>
 8004fd6:	4602      	mov	r2, r0
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	1ad3      	subs	r3, r2, r3
 8004fdc:	2b02      	cmp	r3, #2
 8004fde:	d901      	bls.n	8004fe4 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004fe0:	2303      	movs	r3, #3
 8004fe2:	e06c      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x1be>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004fe4:	4b3a      	ldr	r3, [pc, #232]	; (80050d0 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d0f0      	beq.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004ff0:	4b36      	ldr	r3, [pc, #216]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8004ff2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ff4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ff8:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d02f      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	68db      	ldr	r3, [r3, #12]
 8005004:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005008:	693a      	ldr	r2, [r7, #16]
 800500a:	429a      	cmp	r2, r3
 800500c:	d028      	beq.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800500e:	4b2f      	ldr	r3, [pc, #188]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005010:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005012:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005016:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005018:	4b2e      	ldr	r3, [pc, #184]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800501a:	2201      	movs	r2, #1
 800501c:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800501e:	4b2d      	ldr	r3, [pc, #180]	; (80050d4 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005020:	2200      	movs	r2, #0
 8005022:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005024:	4a29      	ldr	r2, [pc, #164]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005026:	693b      	ldr	r3, [r7, #16]
 8005028:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800502a:	4b28      	ldr	r3, [pc, #160]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800502c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800502e:	f003 0301 	and.w	r3, r3, #1
 8005032:	2b01      	cmp	r3, #1
 8005034:	d114      	bne.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005036:	f7fd faf9 	bl	800262c <HAL_GetTick>
 800503a:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800503c:	e00a      	b.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800503e:	f7fd faf5 	bl	800262c <HAL_GetTick>
 8005042:	4602      	mov	r2, r0
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	f241 3288 	movw	r2, #5000	; 0x1388
 800504c:	4293      	cmp	r3, r2
 800504e:	d901      	bls.n	8005054 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005050:	2303      	movs	r3, #3
 8005052:	e034      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x1be>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005054:	4b1d      	ldr	r3, [pc, #116]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005056:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005058:	f003 0302 	and.w	r3, r3, #2
 800505c:	2b00      	cmp	r3, #0
 800505e:	d0ee      	beq.n	800503e <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	68db      	ldr	r3, [r3, #12]
 8005064:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005068:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800506c:	d10d      	bne.n	800508a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800506e:	4b17      	ldr	r3, [pc, #92]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	68db      	ldr	r3, [r3, #12]
 800507a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800507e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005082:	4912      	ldr	r1, [pc, #72]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005084:	4313      	orrs	r3, r2
 8005086:	608b      	str	r3, [r1, #8]
 8005088:	e005      	b.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800508a:	4b10      	ldr	r3, [pc, #64]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	4a0f      	ldr	r2, [pc, #60]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005090:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005094:	6093      	str	r3, [r2, #8]
 8005096:	4b0d      	ldr	r3, [pc, #52]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005098:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	68db      	ldr	r3, [r3, #12]
 800509e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050a2:	490a      	ldr	r1, [pc, #40]	; (80050cc <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 80050a4:	4313      	orrs	r3, r2
 80050a6:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	f003 0308 	and.w	r3, r3, #8
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d003      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x1bc>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	7c1a      	ldrb	r2, [r3, #16]
 80050b8:	4b07      	ldr	r3, [pc, #28]	; (80050d8 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 80050ba:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80050bc:	2300      	movs	r3, #0
}
 80050be:	4618      	mov	r0, r3
 80050c0:	3718      	adds	r7, #24
 80050c2:	46bd      	mov	sp, r7
 80050c4:	bd80      	pop	{r7, pc}
 80050c6:	bf00      	nop
 80050c8:	42470068 	.word	0x42470068
 80050cc:	40023800 	.word	0x40023800
 80050d0:	40007000 	.word	0x40007000
 80050d4:	42470e40 	.word	0x42470e40
 80050d8:	424711e0 	.word	0x424711e0

080050dc <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80050dc:	b580      	push	{r7, lr}
 80050de:	b084      	sub	sp, #16
 80050e0:	af00      	add	r7, sp, #0
 80050e2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d101      	bne.n	80050f2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80050ee:	2301      	movs	r3, #1
 80050f0:	e073      	b.n	80051da <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	7f5b      	ldrb	r3, [r3, #29]
 80050f6:	b2db      	uxtb	r3, r3
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d105      	bne.n	8005108 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2200      	movs	r2, #0
 8005100:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8005102:	6878      	ldr	r0, [r7, #4]
 8005104:	f7fb ff7c 	bl	8001000 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2202      	movs	r2, #2
 800510c:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	f003 0310 	and.w	r3, r3, #16
 8005118:	2b10      	cmp	r3, #16
 800511a:	d055      	beq.n	80051c8 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	22ca      	movs	r2, #202	; 0xca
 8005122:	625a      	str	r2, [r3, #36]	; 0x24
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	2253      	movs	r2, #83	; 0x53
 800512a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800512c:	6878      	ldr	r0, [r7, #4]
 800512e:	f000 fa49 	bl	80055c4 <RTC_EnterInitMode>
 8005132:	4603      	mov	r3, r0
 8005134:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8005136:	7bfb      	ldrb	r3, [r7, #15]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d12c      	bne.n	8005196 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	6812      	ldr	r2, [r2, #0]
 8005146:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800514a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800514e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	6899      	ldr	r1, [r3, #8]
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	685a      	ldr	r2, [r3, #4]
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	691b      	ldr	r3, [r3, #16]
 800515e:	431a      	orrs	r2, r3
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	695b      	ldr	r3, [r3, #20]
 8005164:	431a      	orrs	r2, r3
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	430a      	orrs	r2, r1
 800516c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	68d2      	ldr	r2, [r2, #12]
 8005176:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	6919      	ldr	r1, [r3, #16]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	689b      	ldr	r3, [r3, #8]
 8005182:	041a      	lsls	r2, r3, #16
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	430a      	orrs	r2, r1
 800518a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800518c:	6878      	ldr	r0, [r7, #4]
 800518e:	f000 fa50 	bl	8005632 <RTC_ExitInitMode>
 8005192:	4603      	mov	r3, r0
 8005194:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8005196:	7bfb      	ldrb	r3, [r7, #15]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d110      	bne.n	80051be <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80051aa:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	699a      	ldr	r2, [r3, #24]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	430a      	orrs	r2, r1
 80051bc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	22ff      	movs	r2, #255	; 0xff
 80051c4:	625a      	str	r2, [r3, #36]	; 0x24
 80051c6:	e001      	b.n	80051cc <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80051c8:	2300      	movs	r3, #0
 80051ca:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80051cc:	7bfb      	ldrb	r3, [r7, #15]
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d102      	bne.n	80051d8 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	2201      	movs	r2, #1
 80051d6:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80051d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80051da:	4618      	mov	r0, r3
 80051dc:	3710      	adds	r7, #16
 80051de:	46bd      	mov	sp, r7
 80051e0:	bd80      	pop	{r7, pc}

080051e2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80051e2:	b590      	push	{r4, r7, lr}
 80051e4:	b087      	sub	sp, #28
 80051e6:	af00      	add	r7, sp, #0
 80051e8:	60f8      	str	r0, [r7, #12]
 80051ea:	60b9      	str	r1, [r7, #8]
 80051ec:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80051ee:	2300      	movs	r3, #0
 80051f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	7f1b      	ldrb	r3, [r3, #28]
 80051f6:	2b01      	cmp	r3, #1
 80051f8:	d101      	bne.n	80051fe <HAL_RTC_SetTime+0x1c>
 80051fa:	2302      	movs	r3, #2
 80051fc:	e087      	b.n	800530e <HAL_RTC_SetTime+0x12c>
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2201      	movs	r2, #1
 8005202:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2202      	movs	r2, #2
 8005208:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d126      	bne.n	800525e <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800521a:	2b00      	cmp	r3, #0
 800521c:	d102      	bne.n	8005224 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800521e:	68bb      	ldr	r3, [r7, #8]
 8005220:	2200      	movs	r2, #0
 8005222:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	781b      	ldrb	r3, [r3, #0]
 8005228:	4618      	mov	r0, r3
 800522a:	f000 fa27 	bl	800567c <RTC_ByteToBcd2>
 800522e:	4603      	mov	r3, r0
 8005230:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8005232:	68bb      	ldr	r3, [r7, #8]
 8005234:	785b      	ldrb	r3, [r3, #1]
 8005236:	4618      	mov	r0, r3
 8005238:	f000 fa20 	bl	800567c <RTC_ByteToBcd2>
 800523c:	4603      	mov	r3, r0
 800523e:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005240:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	789b      	ldrb	r3, [r3, #2]
 8005246:	4618      	mov	r0, r3
 8005248:	f000 fa18 	bl	800567c <RTC_ByteToBcd2>
 800524c:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800524e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8005252:	68bb      	ldr	r3, [r7, #8]
 8005254:	78db      	ldrb	r3, [r3, #3]
 8005256:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8005258:	4313      	orrs	r3, r2
 800525a:	617b      	str	r3, [r7, #20]
 800525c:	e018      	b.n	8005290 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	689b      	ldr	r3, [r3, #8]
 8005264:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005268:	2b00      	cmp	r3, #0
 800526a:	d102      	bne.n	8005272 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800526c:	68bb      	ldr	r3, [r7, #8]
 800526e:	2200      	movs	r2, #0
 8005270:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8005272:	68bb      	ldr	r3, [r7, #8]
 8005274:	781b      	ldrb	r3, [r3, #0]
 8005276:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005278:	68bb      	ldr	r3, [r7, #8]
 800527a:	785b      	ldrb	r3, [r3, #1]
 800527c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800527e:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8005280:	68ba      	ldr	r2, [r7, #8]
 8005282:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8005284:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	78db      	ldrb	r3, [r3, #3]
 800528a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800528c:	4313      	orrs	r3, r2
 800528e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	22ca      	movs	r2, #202	; 0xca
 8005296:	625a      	str	r2, [r3, #36]	; 0x24
 8005298:	68fb      	ldr	r3, [r7, #12]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	2253      	movs	r2, #83	; 0x53
 800529e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80052a0:	68f8      	ldr	r0, [r7, #12]
 80052a2:	f000 f98f 	bl	80055c4 <RTC_EnterInitMode>
 80052a6:	4603      	mov	r3, r0
 80052a8:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80052aa:	7cfb      	ldrb	r3, [r7, #19]
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d120      	bne.n	80052f2 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681a      	ldr	r2, [r3, #0]
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80052ba:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80052be:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	689a      	ldr	r2, [r3, #8]
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80052ce:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	6899      	ldr	r1, [r3, #8]
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	68da      	ldr	r2, [r3, #12]
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	691b      	ldr	r3, [r3, #16]
 80052de:	431a      	orrs	r2, r3
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	430a      	orrs	r2, r1
 80052e6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80052e8:	68f8      	ldr	r0, [r7, #12]
 80052ea:	f000 f9a2 	bl	8005632 <RTC_ExitInitMode>
 80052ee:	4603      	mov	r3, r0
 80052f0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80052f2:	7cfb      	ldrb	r3, [r7, #19]
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d102      	bne.n	80052fe <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	2201      	movs	r2, #1
 80052fc:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	22ff      	movs	r2, #255	; 0xff
 8005304:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	2200      	movs	r2, #0
 800530a:	771a      	strb	r2, [r3, #28]

  return status;
 800530c:	7cfb      	ldrb	r3, [r7, #19]
}
 800530e:	4618      	mov	r0, r3
 8005310:	371c      	adds	r7, #28
 8005312:	46bd      	mov	sp, r7
 8005314:	bd90      	pop	{r4, r7, pc}

08005316 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8005316:	b580      	push	{r7, lr}
 8005318:	b086      	sub	sp, #24
 800531a:	af00      	add	r7, sp, #0
 800531c:	60f8      	str	r0, [r7, #12]
 800531e:	60b9      	str	r1, [r7, #8]
 8005320:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8005322:	2300      	movs	r3, #0
 8005324:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800532c:	68bb      	ldr	r3, [r7, #8]
 800532e:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	691b      	ldr	r3, [r3, #16]
 8005336:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800533a:	68bb      	ldr	r3, [r7, #8]
 800533c:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8005348:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800534c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	0c1b      	lsrs	r3, r3, #16
 8005352:	b2db      	uxtb	r3, r3
 8005354:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005358:	b2da      	uxtb	r2, r3
 800535a:	68bb      	ldr	r3, [r7, #8]
 800535c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800535e:	697b      	ldr	r3, [r7, #20]
 8005360:	0a1b      	lsrs	r3, r3, #8
 8005362:	b2db      	uxtb	r3, r3
 8005364:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005368:	b2da      	uxtb	r2, r3
 800536a:	68bb      	ldr	r3, [r7, #8]
 800536c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	b2db      	uxtb	r3, r3
 8005372:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005376:	b2da      	uxtb	r2, r3
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800537c:	697b      	ldr	r3, [r7, #20]
 800537e:	0d9b      	lsrs	r3, r3, #22
 8005380:	b2db      	uxtb	r3, r3
 8005382:	f003 0301 	and.w	r3, r3, #1
 8005386:	b2da      	uxtb	r2, r3
 8005388:	68bb      	ldr	r3, [r7, #8]
 800538a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d11a      	bne.n	80053c8 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	781b      	ldrb	r3, [r3, #0]
 8005396:	4618      	mov	r0, r3
 8005398:	f000 f98e 	bl	80056b8 <RTC_Bcd2ToByte>
 800539c:	4603      	mov	r3, r0
 800539e:	461a      	mov	r2, r3
 80053a0:	68bb      	ldr	r3, [r7, #8]
 80053a2:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 80053a4:	68bb      	ldr	r3, [r7, #8]
 80053a6:	785b      	ldrb	r3, [r3, #1]
 80053a8:	4618      	mov	r0, r3
 80053aa:	f000 f985 	bl	80056b8 <RTC_Bcd2ToByte>
 80053ae:	4603      	mov	r3, r0
 80053b0:	461a      	mov	r2, r3
 80053b2:	68bb      	ldr	r3, [r7, #8]
 80053b4:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 80053b6:	68bb      	ldr	r3, [r7, #8]
 80053b8:	789b      	ldrb	r3, [r3, #2]
 80053ba:	4618      	mov	r0, r3
 80053bc:	f000 f97c 	bl	80056b8 <RTC_Bcd2ToByte>
 80053c0:	4603      	mov	r3, r0
 80053c2:	461a      	mov	r2, r3
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80053c8:	2300      	movs	r3, #0
}
 80053ca:	4618      	mov	r0, r3
 80053cc:	3718      	adds	r7, #24
 80053ce:	46bd      	mov	sp, r7
 80053d0:	bd80      	pop	{r7, pc}

080053d2 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80053d2:	b590      	push	{r4, r7, lr}
 80053d4:	b087      	sub	sp, #28
 80053d6:	af00      	add	r7, sp, #0
 80053d8:	60f8      	str	r0, [r7, #12]
 80053da:	60b9      	str	r1, [r7, #8]
 80053dc:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80053de:	2300      	movs	r3, #0
 80053e0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	7f1b      	ldrb	r3, [r3, #28]
 80053e6:	2b01      	cmp	r3, #1
 80053e8:	d101      	bne.n	80053ee <HAL_RTC_SetDate+0x1c>
 80053ea:	2302      	movs	r3, #2
 80053ec:	e071      	b.n	80054d2 <HAL_RTC_SetDate+0x100>
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2201      	movs	r2, #1
 80053f2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	2202      	movs	r2, #2
 80053f8:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	d10e      	bne.n	800541e <HAL_RTC_SetDate+0x4c>
 8005400:	68bb      	ldr	r3, [r7, #8]
 8005402:	785b      	ldrb	r3, [r3, #1]
 8005404:	f003 0310 	and.w	r3, r3, #16
 8005408:	2b00      	cmp	r3, #0
 800540a:	d008      	beq.n	800541e <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800540c:	68bb      	ldr	r3, [r7, #8]
 800540e:	785b      	ldrb	r3, [r3, #1]
 8005410:	f023 0310 	bic.w	r3, r3, #16
 8005414:	b2db      	uxtb	r3, r3
 8005416:	330a      	adds	r3, #10
 8005418:	b2da      	uxtb	r2, r3
 800541a:	68bb      	ldr	r3, [r7, #8]
 800541c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d11c      	bne.n	800545e <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	78db      	ldrb	r3, [r3, #3]
 8005428:	4618      	mov	r0, r3
 800542a:	f000 f927 	bl	800567c <RTC_ByteToBcd2>
 800542e:	4603      	mov	r3, r0
 8005430:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8005432:	68bb      	ldr	r3, [r7, #8]
 8005434:	785b      	ldrb	r3, [r3, #1]
 8005436:	4618      	mov	r0, r3
 8005438:	f000 f920 	bl	800567c <RTC_ByteToBcd2>
 800543c:	4603      	mov	r3, r0
 800543e:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005440:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	789b      	ldrb	r3, [r3, #2]
 8005446:	4618      	mov	r0, r3
 8005448:	f000 f918 	bl	800567c <RTC_ByteToBcd2>
 800544c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800544e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8005452:	68bb      	ldr	r3, [r7, #8]
 8005454:	781b      	ldrb	r3, [r3, #0]
 8005456:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8005458:	4313      	orrs	r3, r2
 800545a:	617b      	str	r3, [r7, #20]
 800545c:	e00e      	b.n	800547c <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800545e:	68bb      	ldr	r3, [r7, #8]
 8005460:	78db      	ldrb	r3, [r3, #3]
 8005462:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005464:	68bb      	ldr	r3, [r7, #8]
 8005466:	785b      	ldrb	r3, [r3, #1]
 8005468:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800546a:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800546c:	68ba      	ldr	r2, [r7, #8]
 800546e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8005470:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	781b      	ldrb	r3, [r3, #0]
 8005476:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8005478:	4313      	orrs	r3, r2
 800547a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	22ca      	movs	r2, #202	; 0xca
 8005482:	625a      	str	r2, [r3, #36]	; 0x24
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	2253      	movs	r2, #83	; 0x53
 800548a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800548c:	68f8      	ldr	r0, [r7, #12]
 800548e:	f000 f899 	bl	80055c4 <RTC_EnterInitMode>
 8005492:	4603      	mov	r3, r0
 8005494:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8005496:	7cfb      	ldrb	r3, [r7, #19]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d10c      	bne.n	80054b6 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	697b      	ldr	r3, [r7, #20]
 80054a2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80054a6:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80054aa:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80054ac:	68f8      	ldr	r0, [r7, #12]
 80054ae:	f000 f8c0 	bl	8005632 <RTC_ExitInitMode>
 80054b2:	4603      	mov	r3, r0
 80054b4:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80054b6:	7cfb      	ldrb	r3, [r7, #19]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d102      	bne.n	80054c2 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	2201      	movs	r2, #1
 80054c0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	22ff      	movs	r2, #255	; 0xff
 80054c8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2200      	movs	r2, #0
 80054ce:	771a      	strb	r2, [r3, #28]

  return status;
 80054d0:	7cfb      	ldrb	r3, [r7, #19]
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	371c      	adds	r7, #28
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd90      	pop	{r4, r7, pc}

080054da <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80054da:	b580      	push	{r7, lr}
 80054dc:	b086      	sub	sp, #24
 80054de:	af00      	add	r7, sp, #0
 80054e0:	60f8      	str	r0, [r7, #12]
 80054e2:	60b9      	str	r1, [r7, #8]
 80054e4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80054e6:	2300      	movs	r3, #0
 80054e8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	685b      	ldr	r3, [r3, #4]
 80054f0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80054f4:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80054f8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80054fa:	697b      	ldr	r3, [r7, #20]
 80054fc:	0c1b      	lsrs	r3, r3, #16
 80054fe:	b2da      	uxtb	r2, r3
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	0a1b      	lsrs	r3, r3, #8
 8005508:	b2db      	uxtb	r3, r3
 800550a:	f003 031f 	and.w	r3, r3, #31
 800550e:	b2da      	uxtb	r2, r3
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8005514:	697b      	ldr	r3, [r7, #20]
 8005516:	b2db      	uxtb	r3, r3
 8005518:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800551c:	b2da      	uxtb	r2, r3
 800551e:	68bb      	ldr	r3, [r7, #8]
 8005520:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	0b5b      	lsrs	r3, r3, #13
 8005526:	b2db      	uxtb	r3, r3
 8005528:	f003 0307 	and.w	r3, r3, #7
 800552c:	b2da      	uxtb	r2, r3
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2b00      	cmp	r3, #0
 8005536:	d11a      	bne.n	800556e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8005538:	68bb      	ldr	r3, [r7, #8]
 800553a:	78db      	ldrb	r3, [r3, #3]
 800553c:	4618      	mov	r0, r3
 800553e:	f000 f8bb 	bl	80056b8 <RTC_Bcd2ToByte>
 8005542:	4603      	mov	r3, r0
 8005544:	461a      	mov	r2, r3
 8005546:	68bb      	ldr	r3, [r7, #8]
 8005548:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	785b      	ldrb	r3, [r3, #1]
 800554e:	4618      	mov	r0, r3
 8005550:	f000 f8b2 	bl	80056b8 <RTC_Bcd2ToByte>
 8005554:	4603      	mov	r3, r0
 8005556:	461a      	mov	r2, r3
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800555c:	68bb      	ldr	r3, [r7, #8]
 800555e:	789b      	ldrb	r3, [r3, #2]
 8005560:	4618      	mov	r0, r3
 8005562:	f000 f8a9 	bl	80056b8 <RTC_Bcd2ToByte>
 8005566:	4603      	mov	r3, r0
 8005568:	461a      	mov	r2, r3
 800556a:	68bb      	ldr	r3, [r7, #8]
 800556c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800556e:	2300      	movs	r3, #0
}
 8005570:	4618      	mov	r0, r3
 8005572:	3718      	adds	r7, #24
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}

08005578 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b084      	sub	sp, #16
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005580:	2300      	movs	r3, #0
 8005582:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a0d      	ldr	r2, [pc, #52]	; (80055c0 <HAL_RTC_WaitForSynchro+0x48>)
 800558a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800558c:	f7fd f84e 	bl	800262c <HAL_GetTick>
 8005590:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8005592:	e009      	b.n	80055a8 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8005594:	f7fd f84a 	bl	800262c <HAL_GetTick>
 8005598:	4602      	mov	r2, r0
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	1ad3      	subs	r3, r2, r3
 800559e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80055a2:	d901      	bls.n	80055a8 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80055a4:	2303      	movs	r3, #3
 80055a6:	e007      	b.n	80055b8 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	f003 0320 	and.w	r3, r3, #32
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d0ee      	beq.n	8005594 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80055b6:	2300      	movs	r3, #0
}
 80055b8:	4618      	mov	r0, r3
 80055ba:	3710      	adds	r7, #16
 80055bc:	46bd      	mov	sp, r7
 80055be:	bd80      	pop	{r7, pc}
 80055c0:	00013f5f 	.word	0x00013f5f

080055c4 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b084      	sub	sp, #16
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80055cc:	2300      	movs	r3, #0
 80055ce:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80055d0:	2300      	movs	r3, #0
 80055d2:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	68db      	ldr	r3, [r3, #12]
 80055da:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d122      	bne.n	8005628 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	68da      	ldr	r2, [r3, #12]
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80055f0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80055f2:	f7fd f81b 	bl	800262c <HAL_GetTick>
 80055f6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80055f8:	e00c      	b.n	8005614 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80055fa:	f7fd f817 	bl	800262c <HAL_GetTick>
 80055fe:	4602      	mov	r2, r0
 8005600:	68bb      	ldr	r3, [r7, #8]
 8005602:	1ad3      	subs	r3, r2, r3
 8005604:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005608:	d904      	bls.n	8005614 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	2204      	movs	r2, #4
 800560e:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	68db      	ldr	r3, [r3, #12]
 800561a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800561e:	2b00      	cmp	r3, #0
 8005620:	d102      	bne.n	8005628 <RTC_EnterInitMode+0x64>
 8005622:	7bfb      	ldrb	r3, [r7, #15]
 8005624:	2b01      	cmp	r3, #1
 8005626:	d1e8      	bne.n	80055fa <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8005628:	7bfb      	ldrb	r3, [r7, #15]
}
 800562a:	4618      	mov	r0, r3
 800562c:	3710      	adds	r7, #16
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}

08005632 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8005632:	b580      	push	{r7, lr}
 8005634:	b084      	sub	sp, #16
 8005636:	af00      	add	r7, sp, #0
 8005638:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800563a:	2300      	movs	r3, #0
 800563c:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	68da      	ldr	r2, [r3, #12]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800564c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	689b      	ldr	r3, [r3, #8]
 8005654:	f003 0320 	and.w	r3, r3, #32
 8005658:	2b00      	cmp	r3, #0
 800565a:	d10a      	bne.n	8005672 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800565c:	6878      	ldr	r0, [r7, #4]
 800565e:	f7ff ff8b 	bl	8005578 <HAL_RTC_WaitForSynchro>
 8005662:	4603      	mov	r3, r0
 8005664:	2b00      	cmp	r3, #0
 8005666:	d004      	beq.n	8005672 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2204      	movs	r2, #4
 800566c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800566e:	2301      	movs	r3, #1
 8005670:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8005672:	7bfb      	ldrb	r3, [r7, #15]
}
 8005674:	4618      	mov	r0, r3
 8005676:	3710      	adds	r7, #16
 8005678:	46bd      	mov	sp, r7
 800567a:	bd80      	pop	{r7, pc}

0800567c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800567c:	b480      	push	{r7}
 800567e:	b085      	sub	sp, #20
 8005680:	af00      	add	r7, sp, #0
 8005682:	4603      	mov	r3, r0
 8005684:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8005686:	2300      	movs	r3, #0
 8005688:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800568a:	e005      	b.n	8005698 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	3301      	adds	r3, #1
 8005690:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8005692:	79fb      	ldrb	r3, [r7, #7]
 8005694:	3b0a      	subs	r3, #10
 8005696:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8005698:	79fb      	ldrb	r3, [r7, #7]
 800569a:	2b09      	cmp	r3, #9
 800569c:	d8f6      	bhi.n	800568c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800569e:	68fb      	ldr	r3, [r7, #12]
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	011b      	lsls	r3, r3, #4
 80056a4:	b2da      	uxtb	r2, r3
 80056a6:	79fb      	ldrb	r3, [r7, #7]
 80056a8:	4313      	orrs	r3, r2
 80056aa:	b2db      	uxtb	r3, r3
}
 80056ac:	4618      	mov	r0, r3
 80056ae:	3714      	adds	r7, #20
 80056b0:	46bd      	mov	sp, r7
 80056b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b6:	4770      	bx	lr

080056b8 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b085      	sub	sp, #20
 80056bc:	af00      	add	r7, sp, #0
 80056be:	4603      	mov	r3, r0
 80056c0:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80056c2:	2300      	movs	r3, #0
 80056c4:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80056c6:	79fb      	ldrb	r3, [r7, #7]
 80056c8:	091b      	lsrs	r3, r3, #4
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	461a      	mov	r2, r3
 80056ce:	4613      	mov	r3, r2
 80056d0:	009b      	lsls	r3, r3, #2
 80056d2:	4413      	add	r3, r2
 80056d4:	005b      	lsls	r3, r3, #1
 80056d6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	b2da      	uxtb	r2, r3
 80056dc:	79fb      	ldrb	r3, [r7, #7]
 80056de:	f003 030f 	and.w	r3, r3, #15
 80056e2:	b2db      	uxtb	r3, r3
 80056e4:	4413      	add	r3, r2
 80056e6:	b2db      	uxtb	r3, r3
}
 80056e8:	4618      	mov	r0, r3
 80056ea:	3714      	adds	r7, #20
 80056ec:	46bd      	mov	sp, r7
 80056ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f2:	4770      	bx	lr

080056f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80056f4:	b580      	push	{r7, lr}
 80056f6:	b082      	sub	sp, #8
 80056f8:	af00      	add	r7, sp, #0
 80056fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	d101      	bne.n	8005706 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	e041      	b.n	800578a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800570c:	b2db      	uxtb	r3, r3
 800570e:	2b00      	cmp	r3, #0
 8005710:	d106      	bne.n	8005720 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	2200      	movs	r2, #0
 8005716:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800571a:	6878      	ldr	r0, [r7, #4]
 800571c:	f7fb fc9c 	bl	8001058 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2202      	movs	r2, #2
 8005724:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	3304      	adds	r3, #4
 8005730:	4619      	mov	r1, r3
 8005732:	4610      	mov	r0, r2
 8005734:	f000 fa9e 	bl	8005c74 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2201      	movs	r2, #1
 800576c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2201      	movs	r2, #1
 800577c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	2201      	movs	r2, #1
 8005784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005788:	2300      	movs	r3, #0
}
 800578a:	4618      	mov	r0, r3
 800578c:	3708      	adds	r7, #8
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}
	...

08005794 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005794:	b480      	push	{r7}
 8005796:	b085      	sub	sp, #20
 8005798:	af00      	add	r7, sp, #0
 800579a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	2b01      	cmp	r3, #1
 80057a6:	d001      	beq.n	80057ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80057a8:	2301      	movs	r3, #1
 80057aa:	e044      	b.n	8005836 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2202      	movs	r2, #2
 80057b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	68da      	ldr	r2, [r3, #12]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f042 0201 	orr.w	r2, r2, #1
 80057c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	4a1e      	ldr	r2, [pc, #120]	; (8005844 <HAL_TIM_Base_Start_IT+0xb0>)
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d018      	beq.n	8005800 <HAL_TIM_Base_Start_IT+0x6c>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80057d6:	d013      	beq.n	8005800 <HAL_TIM_Base_Start_IT+0x6c>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a1a      	ldr	r2, [pc, #104]	; (8005848 <HAL_TIM_Base_Start_IT+0xb4>)
 80057de:	4293      	cmp	r3, r2
 80057e0:	d00e      	beq.n	8005800 <HAL_TIM_Base_Start_IT+0x6c>
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a19      	ldr	r2, [pc, #100]	; (800584c <HAL_TIM_Base_Start_IT+0xb8>)
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d009      	beq.n	8005800 <HAL_TIM_Base_Start_IT+0x6c>
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	4a17      	ldr	r2, [pc, #92]	; (8005850 <HAL_TIM_Base_Start_IT+0xbc>)
 80057f2:	4293      	cmp	r3, r2
 80057f4:	d004      	beq.n	8005800 <HAL_TIM_Base_Start_IT+0x6c>
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	4a16      	ldr	r2, [pc, #88]	; (8005854 <HAL_TIM_Base_Start_IT+0xc0>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d111      	bne.n	8005824 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	f003 0307 	and.w	r3, r3, #7
 800580a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	2b06      	cmp	r3, #6
 8005810:	d010      	beq.n	8005834 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	681a      	ldr	r2, [r3, #0]
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	f042 0201 	orr.w	r2, r2, #1
 8005820:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005822:	e007      	b.n	8005834 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f042 0201 	orr.w	r2, r2, #1
 8005832:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005834:	2300      	movs	r3, #0
}
 8005836:	4618      	mov	r0, r3
 8005838:	3714      	adds	r7, #20
 800583a:	46bd      	mov	sp, r7
 800583c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop
 8005844:	40010000 	.word	0x40010000
 8005848:	40000400 	.word	0x40000400
 800584c:	40000800 	.word	0x40000800
 8005850:	40000c00 	.word	0x40000c00
 8005854:	40014000 	.word	0x40014000

08005858 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8005858:	b480      	push	{r7}
 800585a:	b083      	sub	sp, #12
 800585c:	af00      	add	r7, sp, #0
 800585e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	68da      	ldr	r2, [r3, #12]
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	f022 0201 	bic.w	r2, r2, #1
 800586e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	6a1a      	ldr	r2, [r3, #32]
 8005876:	f241 1311 	movw	r3, #4369	; 0x1111
 800587a:	4013      	ands	r3, r2
 800587c:	2b00      	cmp	r3, #0
 800587e:	d10f      	bne.n	80058a0 <HAL_TIM_Base_Stop_IT+0x48>
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	6a1a      	ldr	r2, [r3, #32]
 8005886:	f240 4344 	movw	r3, #1092	; 0x444
 800588a:	4013      	ands	r3, r2
 800588c:	2b00      	cmp	r3, #0
 800588e:	d107      	bne.n	80058a0 <HAL_TIM_Base_Stop_IT+0x48>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	681a      	ldr	r2, [r3, #0]
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f022 0201 	bic.w	r2, r2, #1
 800589e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80058a8:	2300      	movs	r3, #0
}
 80058aa:	4618      	mov	r0, r3
 80058ac:	370c      	adds	r7, #12
 80058ae:	46bd      	mov	sp, r7
 80058b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b4:	4770      	bx	lr

080058b6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80058b6:	b580      	push	{r7, lr}
 80058b8:	b084      	sub	sp, #16
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	68db      	ldr	r3, [r3, #12]
 80058c4:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	691b      	ldr	r3, [r3, #16]
 80058cc:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80058ce:	68bb      	ldr	r3, [r7, #8]
 80058d0:	f003 0302 	and.w	r3, r3, #2
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d020      	beq.n	800591a <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	f003 0302 	and.w	r3, r3, #2
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d01b      	beq.n	800591a <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	f06f 0202 	mvn.w	r2, #2
 80058ea:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	699b      	ldr	r3, [r3, #24]
 80058f8:	f003 0303 	and.w	r3, r3, #3
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d003      	beq.n	8005908 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005900:	6878      	ldr	r0, [r7, #4]
 8005902:	f000 f999 	bl	8005c38 <HAL_TIM_IC_CaptureCallback>
 8005906:	e005      	b.n	8005914 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005908:	6878      	ldr	r0, [r7, #4]
 800590a:	f000 f98b 	bl	8005c24 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800590e:	6878      	ldr	r0, [r7, #4]
 8005910:	f000 f99c 	bl	8005c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	2200      	movs	r2, #0
 8005918:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800591a:	68bb      	ldr	r3, [r7, #8]
 800591c:	f003 0304 	and.w	r3, r3, #4
 8005920:	2b00      	cmp	r3, #0
 8005922:	d020      	beq.n	8005966 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f003 0304 	and.w	r3, r3, #4
 800592a:	2b00      	cmp	r3, #0
 800592c:	d01b      	beq.n	8005966 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	f06f 0204 	mvn.w	r2, #4
 8005936:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2202      	movs	r2, #2
 800593c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	699b      	ldr	r3, [r3, #24]
 8005944:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005948:	2b00      	cmp	r3, #0
 800594a:	d003      	beq.n	8005954 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800594c:	6878      	ldr	r0, [r7, #4]
 800594e:	f000 f973 	bl	8005c38 <HAL_TIM_IC_CaptureCallback>
 8005952:	e005      	b.n	8005960 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f000 f965 	bl	8005c24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f000 f976 	bl	8005c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2200      	movs	r2, #0
 8005964:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005966:	68bb      	ldr	r3, [r7, #8]
 8005968:	f003 0308 	and.w	r3, r3, #8
 800596c:	2b00      	cmp	r3, #0
 800596e:	d020      	beq.n	80059b2 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	f003 0308 	and.w	r3, r3, #8
 8005976:	2b00      	cmp	r3, #0
 8005978:	d01b      	beq.n	80059b2 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	f06f 0208 	mvn.w	r2, #8
 8005982:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	2204      	movs	r2, #4
 8005988:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	69db      	ldr	r3, [r3, #28]
 8005990:	f003 0303 	and.w	r3, r3, #3
 8005994:	2b00      	cmp	r3, #0
 8005996:	d003      	beq.n	80059a0 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005998:	6878      	ldr	r0, [r7, #4]
 800599a:	f000 f94d 	bl	8005c38 <HAL_TIM_IC_CaptureCallback>
 800599e:	e005      	b.n	80059ac <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f000 f93f 	bl	8005c24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059a6:	6878      	ldr	r0, [r7, #4]
 80059a8:	f000 f950 	bl	8005c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	2200      	movs	r2, #0
 80059b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80059b2:	68bb      	ldr	r3, [r7, #8]
 80059b4:	f003 0310 	and.w	r3, r3, #16
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d020      	beq.n	80059fe <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	f003 0310 	and.w	r3, r3, #16
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d01b      	beq.n	80059fe <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	f06f 0210 	mvn.w	r2, #16
 80059ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2208      	movs	r2, #8
 80059d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	69db      	ldr	r3, [r3, #28]
 80059dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d003      	beq.n	80059ec <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80059e4:	6878      	ldr	r0, [r7, #4]
 80059e6:	f000 f927 	bl	8005c38 <HAL_TIM_IC_CaptureCallback>
 80059ea:	e005      	b.n	80059f8 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80059ec:	6878      	ldr	r0, [r7, #4]
 80059ee:	f000 f919 	bl	8005c24 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80059f2:	6878      	ldr	r0, [r7, #4]
 80059f4:	f000 f92a 	bl	8005c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2200      	movs	r2, #0
 80059fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80059fe:	68bb      	ldr	r3, [r7, #8]
 8005a00:	f003 0301 	and.w	r3, r3, #1
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d00c      	beq.n	8005a22 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005a08:	68fb      	ldr	r3, [r7, #12]
 8005a0a:	f003 0301 	and.w	r3, r3, #1
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d007      	beq.n	8005a22 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	f06f 0201 	mvn.w	r2, #1
 8005a1a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005a1c:	6878      	ldr	r0, [r7, #4]
 8005a1e:	f001 f903 	bl	8006c28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005a22:	68bb      	ldr	r3, [r7, #8]
 8005a24:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d00c      	beq.n	8005a46 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d007      	beq.n	8005a46 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005a3e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	f000 fab5 	bl	8005fb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d00c      	beq.n	8005a6a <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d007      	beq.n	8005a6a <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005a62:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005a64:	6878      	ldr	r0, [r7, #4]
 8005a66:	f000 f8fb 	bl	8005c60 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005a6a:	68bb      	ldr	r3, [r7, #8]
 8005a6c:	f003 0320 	and.w	r3, r3, #32
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d00c      	beq.n	8005a8e <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	f003 0320 	and.w	r3, r3, #32
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d007      	beq.n	8005a8e <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f06f 0220 	mvn.w	r2, #32
 8005a86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	f000 fa87 	bl	8005f9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005a8e:	bf00      	nop
 8005a90:	3710      	adds	r7, #16
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}

08005a96 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a96:	b580      	push	{r7, lr}
 8005a98:	b084      	sub	sp, #16
 8005a9a:	af00      	add	r7, sp, #0
 8005a9c:	6078      	str	r0, [r7, #4]
 8005a9e:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005aaa:	2b01      	cmp	r3, #1
 8005aac:	d101      	bne.n	8005ab2 <HAL_TIM_ConfigClockSource+0x1c>
 8005aae:	2302      	movs	r3, #2
 8005ab0:	e0b4      	b.n	8005c1c <HAL_TIM_ConfigClockSource+0x186>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	2202      	movs	r2, #2
 8005abe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	689b      	ldr	r3, [r3, #8]
 8005ac8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005aca:	68bb      	ldr	r3, [r7, #8]
 8005acc:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005ad0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ad2:	68bb      	ldr	r3, [r7, #8]
 8005ad4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005ad8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	68ba      	ldr	r2, [r7, #8]
 8005ae0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005aea:	d03e      	beq.n	8005b6a <HAL_TIM_ConfigClockSource+0xd4>
 8005aec:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005af0:	f200 8087 	bhi.w	8005c02 <HAL_TIM_ConfigClockSource+0x16c>
 8005af4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005af8:	f000 8086 	beq.w	8005c08 <HAL_TIM_ConfigClockSource+0x172>
 8005afc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b00:	d87f      	bhi.n	8005c02 <HAL_TIM_ConfigClockSource+0x16c>
 8005b02:	2b70      	cmp	r3, #112	; 0x70
 8005b04:	d01a      	beq.n	8005b3c <HAL_TIM_ConfigClockSource+0xa6>
 8005b06:	2b70      	cmp	r3, #112	; 0x70
 8005b08:	d87b      	bhi.n	8005c02 <HAL_TIM_ConfigClockSource+0x16c>
 8005b0a:	2b60      	cmp	r3, #96	; 0x60
 8005b0c:	d050      	beq.n	8005bb0 <HAL_TIM_ConfigClockSource+0x11a>
 8005b0e:	2b60      	cmp	r3, #96	; 0x60
 8005b10:	d877      	bhi.n	8005c02 <HAL_TIM_ConfigClockSource+0x16c>
 8005b12:	2b50      	cmp	r3, #80	; 0x50
 8005b14:	d03c      	beq.n	8005b90 <HAL_TIM_ConfigClockSource+0xfa>
 8005b16:	2b50      	cmp	r3, #80	; 0x50
 8005b18:	d873      	bhi.n	8005c02 <HAL_TIM_ConfigClockSource+0x16c>
 8005b1a:	2b40      	cmp	r3, #64	; 0x40
 8005b1c:	d058      	beq.n	8005bd0 <HAL_TIM_ConfigClockSource+0x13a>
 8005b1e:	2b40      	cmp	r3, #64	; 0x40
 8005b20:	d86f      	bhi.n	8005c02 <HAL_TIM_ConfigClockSource+0x16c>
 8005b22:	2b30      	cmp	r3, #48	; 0x30
 8005b24:	d064      	beq.n	8005bf0 <HAL_TIM_ConfigClockSource+0x15a>
 8005b26:	2b30      	cmp	r3, #48	; 0x30
 8005b28:	d86b      	bhi.n	8005c02 <HAL_TIM_ConfigClockSource+0x16c>
 8005b2a:	2b20      	cmp	r3, #32
 8005b2c:	d060      	beq.n	8005bf0 <HAL_TIM_ConfigClockSource+0x15a>
 8005b2e:	2b20      	cmp	r3, #32
 8005b30:	d867      	bhi.n	8005c02 <HAL_TIM_ConfigClockSource+0x16c>
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d05c      	beq.n	8005bf0 <HAL_TIM_ConfigClockSource+0x15a>
 8005b36:	2b10      	cmp	r3, #16
 8005b38:	d05a      	beq.n	8005bf0 <HAL_TIM_ConfigClockSource+0x15a>
 8005b3a:	e062      	b.n	8005c02 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b4c:	f000 f998 	bl	8005e80 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005b5e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	68ba      	ldr	r2, [r7, #8]
 8005b66:	609a      	str	r2, [r3, #8]
      break;
 8005b68:	e04f      	b.n	8005c0a <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b6e:	683b      	ldr	r3, [r7, #0]
 8005b70:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b72:	683b      	ldr	r3, [r7, #0]
 8005b74:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b76:	683b      	ldr	r3, [r7, #0]
 8005b78:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b7a:	f000 f981 	bl	8005e80 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	689a      	ldr	r2, [r3, #8]
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005b8c:	609a      	str	r2, [r3, #8]
      break;
 8005b8e:	e03c      	b.n	8005c0a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b98:	683b      	ldr	r3, [r7, #0]
 8005b9a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b9c:	461a      	mov	r2, r3
 8005b9e:	f000 f8f5 	bl	8005d8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	2150      	movs	r1, #80	; 0x50
 8005ba8:	4618      	mov	r0, r3
 8005baa:	f000 f94e 	bl	8005e4a <TIM_ITRx_SetConfig>
      break;
 8005bae:	e02c      	b.n	8005c0a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bb4:	683b      	ldr	r3, [r7, #0]
 8005bb6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	f000 f914 	bl	8005dea <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	2160      	movs	r1, #96	; 0x60
 8005bc8:	4618      	mov	r0, r3
 8005bca:	f000 f93e 	bl	8005e4a <TIM_ITRx_SetConfig>
      break;
 8005bce:	e01c      	b.n	8005c0a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bdc:	461a      	mov	r2, r3
 8005bde:	f000 f8d5 	bl	8005d8c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	2140      	movs	r1, #64	; 0x40
 8005be8:	4618      	mov	r0, r3
 8005bea:	f000 f92e 	bl	8005e4a <TIM_ITRx_SetConfig>
      break;
 8005bee:	e00c      	b.n	8005c0a <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681a      	ldr	r2, [r3, #0]
 8005bf4:	683b      	ldr	r3, [r7, #0]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4619      	mov	r1, r3
 8005bfa:	4610      	mov	r0, r2
 8005bfc:	f000 f925 	bl	8005e4a <TIM_ITRx_SetConfig>
      break;
 8005c00:	e003      	b.n	8005c0a <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	73fb      	strb	r3, [r7, #15]
      break;
 8005c06:	e000      	b.n	8005c0a <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005c08:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2201      	movs	r2, #1
 8005c0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005c1a:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c1c:	4618      	mov	r0, r3
 8005c1e:	3710      	adds	r7, #16
 8005c20:	46bd      	mov	sp, r7
 8005c22:	bd80      	pop	{r7, pc}

08005c24 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c24:	b480      	push	{r7}
 8005c26:	b083      	sub	sp, #12
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c2c:	bf00      	nop
 8005c2e:	370c      	adds	r7, #12
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b083      	sub	sp, #12
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c40:	bf00      	nop
 8005c42:	370c      	adds	r7, #12
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr

08005c4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c54:	bf00      	nop
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5e:	4770      	bx	lr

08005c60 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c68:	bf00      	nop
 8005c6a:	370c      	adds	r7, #12
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b085      	sub	sp, #20
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
 8005c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	4a3a      	ldr	r2, [pc, #232]	; (8005d70 <TIM_Base_SetConfig+0xfc>)
 8005c88:	4293      	cmp	r3, r2
 8005c8a:	d00f      	beq.n	8005cac <TIM_Base_SetConfig+0x38>
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c92:	d00b      	beq.n	8005cac <TIM_Base_SetConfig+0x38>
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	4a37      	ldr	r2, [pc, #220]	; (8005d74 <TIM_Base_SetConfig+0x100>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d007      	beq.n	8005cac <TIM_Base_SetConfig+0x38>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	4a36      	ldr	r2, [pc, #216]	; (8005d78 <TIM_Base_SetConfig+0x104>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d003      	beq.n	8005cac <TIM_Base_SetConfig+0x38>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	4a35      	ldr	r2, [pc, #212]	; (8005d7c <TIM_Base_SetConfig+0x108>)
 8005ca8:	4293      	cmp	r3, r2
 8005caa:	d108      	bne.n	8005cbe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cb2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	685b      	ldr	r3, [r3, #4]
 8005cb8:	68fa      	ldr	r2, [r7, #12]
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	4a2b      	ldr	r2, [pc, #172]	; (8005d70 <TIM_Base_SetConfig+0xfc>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d01b      	beq.n	8005cfe <TIM_Base_SetConfig+0x8a>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ccc:	d017      	beq.n	8005cfe <TIM_Base_SetConfig+0x8a>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	4a28      	ldr	r2, [pc, #160]	; (8005d74 <TIM_Base_SetConfig+0x100>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d013      	beq.n	8005cfe <TIM_Base_SetConfig+0x8a>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	4a27      	ldr	r2, [pc, #156]	; (8005d78 <TIM_Base_SetConfig+0x104>)
 8005cda:	4293      	cmp	r3, r2
 8005cdc:	d00f      	beq.n	8005cfe <TIM_Base_SetConfig+0x8a>
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	4a26      	ldr	r2, [pc, #152]	; (8005d7c <TIM_Base_SetConfig+0x108>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d00b      	beq.n	8005cfe <TIM_Base_SetConfig+0x8a>
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	4a25      	ldr	r2, [pc, #148]	; (8005d80 <TIM_Base_SetConfig+0x10c>)
 8005cea:	4293      	cmp	r3, r2
 8005cec:	d007      	beq.n	8005cfe <TIM_Base_SetConfig+0x8a>
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	4a24      	ldr	r2, [pc, #144]	; (8005d84 <TIM_Base_SetConfig+0x110>)
 8005cf2:	4293      	cmp	r3, r2
 8005cf4:	d003      	beq.n	8005cfe <TIM_Base_SetConfig+0x8a>
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	4a23      	ldr	r2, [pc, #140]	; (8005d88 <TIM_Base_SetConfig+0x114>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d108      	bne.n	8005d10 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d04:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005d06:	683b      	ldr	r3, [r7, #0]
 8005d08:	68db      	ldr	r3, [r3, #12]
 8005d0a:	68fa      	ldr	r2, [r7, #12]
 8005d0c:	4313      	orrs	r3, r2
 8005d0e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	695b      	ldr	r3, [r3, #20]
 8005d1a:	4313      	orrs	r3, r2
 8005d1c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	68fa      	ldr	r2, [r7, #12]
 8005d22:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005d24:	683b      	ldr	r3, [r7, #0]
 8005d26:	689a      	ldr	r2, [r3, #8]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d2c:	683b      	ldr	r3, [r7, #0]
 8005d2e:	681a      	ldr	r2, [r3, #0]
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	4a0e      	ldr	r2, [pc, #56]	; (8005d70 <TIM_Base_SetConfig+0xfc>)
 8005d38:	4293      	cmp	r3, r2
 8005d3a:	d103      	bne.n	8005d44 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d3c:	683b      	ldr	r3, [r7, #0]
 8005d3e:	691a      	ldr	r2, [r3, #16]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	2201      	movs	r2, #1
 8005d48:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	691b      	ldr	r3, [r3, #16]
 8005d4e:	f003 0301 	and.w	r3, r3, #1
 8005d52:	2b01      	cmp	r3, #1
 8005d54:	d105      	bne.n	8005d62 <TIM_Base_SetConfig+0xee>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	691b      	ldr	r3, [r3, #16]
 8005d5a:	f023 0201 	bic.w	r2, r3, #1
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	611a      	str	r2, [r3, #16]
  }
}
 8005d62:	bf00      	nop
 8005d64:	3714      	adds	r7, #20
 8005d66:	46bd      	mov	sp, r7
 8005d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d6c:	4770      	bx	lr
 8005d6e:	bf00      	nop
 8005d70:	40010000 	.word	0x40010000
 8005d74:	40000400 	.word	0x40000400
 8005d78:	40000800 	.word	0x40000800
 8005d7c:	40000c00 	.word	0x40000c00
 8005d80:	40014000 	.word	0x40014000
 8005d84:	40014400 	.word	0x40014400
 8005d88:	40014800 	.word	0x40014800

08005d8c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005d8c:	b480      	push	{r7}
 8005d8e:	b087      	sub	sp, #28
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	60f8      	str	r0, [r7, #12]
 8005d94:	60b9      	str	r1, [r7, #8]
 8005d96:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	6a1b      	ldr	r3, [r3, #32]
 8005d9c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	f023 0201 	bic.w	r2, r3, #1
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005daa:	68fb      	ldr	r3, [r7, #12]
 8005dac:	699b      	ldr	r3, [r3, #24]
 8005dae:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005db6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	011b      	lsls	r3, r3, #4
 8005dbc:	693a      	ldr	r2, [r7, #16]
 8005dbe:	4313      	orrs	r3, r2
 8005dc0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005dc2:	697b      	ldr	r3, [r7, #20]
 8005dc4:	f023 030a 	bic.w	r3, r3, #10
 8005dc8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005dca:	697a      	ldr	r2, [r7, #20]
 8005dcc:	68bb      	ldr	r3, [r7, #8]
 8005dce:	4313      	orrs	r3, r2
 8005dd0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	693a      	ldr	r2, [r7, #16]
 8005dd6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	697a      	ldr	r2, [r7, #20]
 8005ddc:	621a      	str	r2, [r3, #32]
}
 8005dde:	bf00      	nop
 8005de0:	371c      	adds	r7, #28
 8005de2:	46bd      	mov	sp, r7
 8005de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de8:	4770      	bx	lr

08005dea <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005dea:	b480      	push	{r7}
 8005dec:	b087      	sub	sp, #28
 8005dee:	af00      	add	r7, sp, #0
 8005df0:	60f8      	str	r0, [r7, #12]
 8005df2:	60b9      	str	r1, [r7, #8]
 8005df4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	6a1b      	ldr	r3, [r3, #32]
 8005dfa:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	6a1b      	ldr	r3, [r3, #32]
 8005e00:	f023 0210 	bic.w	r2, r3, #16
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	699b      	ldr	r3, [r3, #24]
 8005e0c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005e14:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	031b      	lsls	r3, r3, #12
 8005e1a:	693a      	ldr	r2, [r7, #16]
 8005e1c:	4313      	orrs	r3, r2
 8005e1e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005e20:	697b      	ldr	r3, [r7, #20]
 8005e22:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005e26:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005e28:	68bb      	ldr	r3, [r7, #8]
 8005e2a:	011b      	lsls	r3, r3, #4
 8005e2c:	697a      	ldr	r2, [r7, #20]
 8005e2e:	4313      	orrs	r3, r2
 8005e30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	693a      	ldr	r2, [r7, #16]
 8005e36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	697a      	ldr	r2, [r7, #20]
 8005e3c:	621a      	str	r2, [r3, #32]
}
 8005e3e:	bf00      	nop
 8005e40:	371c      	adds	r7, #28
 8005e42:	46bd      	mov	sp, r7
 8005e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e48:	4770      	bx	lr

08005e4a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005e4a:	b480      	push	{r7}
 8005e4c:	b085      	sub	sp, #20
 8005e4e:	af00      	add	r7, sp, #0
 8005e50:	6078      	str	r0, [r7, #4]
 8005e52:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	689b      	ldr	r3, [r3, #8]
 8005e58:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e60:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005e62:	683a      	ldr	r2, [r7, #0]
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	4313      	orrs	r3, r2
 8005e68:	f043 0307 	orr.w	r3, r3, #7
 8005e6c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	68fa      	ldr	r2, [r7, #12]
 8005e72:	609a      	str	r2, [r3, #8]
}
 8005e74:	bf00      	nop
 8005e76:	3714      	adds	r7, #20
 8005e78:	46bd      	mov	sp, r7
 8005e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7e:	4770      	bx	lr

08005e80 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b087      	sub	sp, #28
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	60f8      	str	r0, [r7, #12]
 8005e88:	60b9      	str	r1, [r7, #8]
 8005e8a:	607a      	str	r2, [r7, #4]
 8005e8c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	689b      	ldr	r3, [r3, #8]
 8005e92:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005e94:	697b      	ldr	r3, [r7, #20]
 8005e96:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005e9a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005e9c:	683b      	ldr	r3, [r7, #0]
 8005e9e:	021a      	lsls	r2, r3, #8
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	431a      	orrs	r2, r3
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	697a      	ldr	r2, [r7, #20]
 8005eaa:	4313      	orrs	r3, r2
 8005eac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	697a      	ldr	r2, [r7, #20]
 8005eb2:	609a      	str	r2, [r3, #8]
}
 8005eb4:	bf00      	nop
 8005eb6:	371c      	adds	r7, #28
 8005eb8:	46bd      	mov	sp, r7
 8005eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ebe:	4770      	bx	lr

08005ec0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	b085      	sub	sp, #20
 8005ec4:	af00      	add	r7, sp, #0
 8005ec6:	6078      	str	r0, [r7, #4]
 8005ec8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005ed0:	2b01      	cmp	r3, #1
 8005ed2:	d101      	bne.n	8005ed8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005ed4:	2302      	movs	r3, #2
 8005ed6:	e050      	b.n	8005f7a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	2201      	movs	r2, #1
 8005edc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	2202      	movs	r2, #2
 8005ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	689b      	ldr	r3, [r3, #8]
 8005ef6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005efe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005f00:	683b      	ldr	r3, [r7, #0]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	68fa      	ldr	r2, [r7, #12]
 8005f06:	4313      	orrs	r3, r2
 8005f08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	68fa      	ldr	r2, [r7, #12]
 8005f10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	4a1c      	ldr	r2, [pc, #112]	; (8005f88 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005f18:	4293      	cmp	r3, r2
 8005f1a:	d018      	beq.n	8005f4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f24:	d013      	beq.n	8005f4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	4a18      	ldr	r2, [pc, #96]	; (8005f8c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005f2c:	4293      	cmp	r3, r2
 8005f2e:	d00e      	beq.n	8005f4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	4a16      	ldr	r2, [pc, #88]	; (8005f90 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d009      	beq.n	8005f4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	4a15      	ldr	r2, [pc, #84]	; (8005f94 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005f40:	4293      	cmp	r3, r2
 8005f42:	d004      	beq.n	8005f4e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	4a13      	ldr	r2, [pc, #76]	; (8005f98 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005f4a:	4293      	cmp	r3, r2
 8005f4c:	d10c      	bne.n	8005f68 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005f54:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	685b      	ldr	r3, [r3, #4]
 8005f5a:	68ba      	ldr	r2, [r7, #8]
 8005f5c:	4313      	orrs	r3, r2
 8005f5e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	68ba      	ldr	r2, [r7, #8]
 8005f66:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	2201      	movs	r2, #1
 8005f6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005f78:	2300      	movs	r3, #0
}
 8005f7a:	4618      	mov	r0, r3
 8005f7c:	3714      	adds	r7, #20
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f84:	4770      	bx	lr
 8005f86:	bf00      	nop
 8005f88:	40010000 	.word	0x40010000
 8005f8c:	40000400 	.word	0x40000400
 8005f90:	40000800 	.word	0x40000800
 8005f94:	40000c00 	.word	0x40000c00
 8005f98:	40014000 	.word	0x40014000

08005f9c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b083      	sub	sp, #12
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005fa4:	bf00      	nop
 8005fa6:	370c      	adds	r7, #12
 8005fa8:	46bd      	mov	sp, r7
 8005faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fae:	4770      	bx	lr

08005fb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005fb0:	b480      	push	{r7}
 8005fb2:	b083      	sub	sp, #12
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005fb8:	bf00      	nop
 8005fba:	370c      	adds	r7, #12
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc2:	4770      	bx	lr

08005fc4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005fc4:	b580      	push	{r7, lr}
 8005fc6:	b082      	sub	sp, #8
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d101      	bne.n	8005fd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005fd2:	2301      	movs	r3, #1
 8005fd4:	e042      	b.n	800605c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d106      	bne.n	8005ff0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005fea:	6878      	ldr	r0, [r7, #4]
 8005fec:	f000 f83a 	bl	8006064 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2224      	movs	r2, #36	; 0x24
 8005ff4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	68da      	ldr	r2, [r3, #12]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006006:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 fb8d 	bl	8006728 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	691a      	ldr	r2, [r3, #16]
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800601c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	695a      	ldr	r2, [r3, #20]
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800602c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	68da      	ldr	r2, [r3, #12]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800603c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	2220      	movs	r2, #32
 8006048:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2220      	movs	r2, #32
 8006050:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2200      	movs	r2, #0
 8006058:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800605a:	2300      	movs	r3, #0
}
 800605c:	4618      	mov	r0, r3
 800605e:	3708      	adds	r7, #8
 8006060:	46bd      	mov	sp, r7
 8006062:	bd80      	pop	{r7, pc}

08006064 <HAL_UART_MspInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8006064:	b480      	push	{r7}
 8006066:	b083      	sub	sp, #12
 8006068:	af00      	add	r7, sp, #0
 800606a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_MspInit could be implemented in the user file
   */
}
 800606c:	bf00      	nop
 800606e:	370c      	adds	r7, #12
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b08a      	sub	sp, #40	; 0x28
 800607c:	af02      	add	r7, sp, #8
 800607e:	60f8      	str	r0, [r7, #12]
 8006080:	60b9      	str	r1, [r7, #8]
 8006082:	603b      	str	r3, [r7, #0]
 8006084:	4613      	mov	r3, r2
 8006086:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006088:	2300      	movs	r3, #0
 800608a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006092:	b2db      	uxtb	r3, r3
 8006094:	2b20      	cmp	r3, #32
 8006096:	d175      	bne.n	8006184 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	2b00      	cmp	r3, #0
 800609c:	d002      	beq.n	80060a4 <HAL_UART_Transmit+0x2c>
 800609e:	88fb      	ldrh	r3, [r7, #6]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d101      	bne.n	80060a8 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80060a4:	2301      	movs	r3, #1
 80060a6:	e06e      	b.n	8006186 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	2200      	movs	r2, #0
 80060ac:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2221      	movs	r2, #33	; 0x21
 80060b2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80060b6:	f7fc fab9 	bl	800262c <HAL_GetTick>
 80060ba:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80060bc:	68fb      	ldr	r3, [r7, #12]
 80060be:	88fa      	ldrh	r2, [r7, #6]
 80060c0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	88fa      	ldrh	r2, [r7, #6]
 80060c6:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	689b      	ldr	r3, [r3, #8]
 80060cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060d0:	d108      	bne.n	80060e4 <HAL_UART_Transmit+0x6c>
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	691b      	ldr	r3, [r3, #16]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d104      	bne.n	80060e4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80060da:	2300      	movs	r3, #0
 80060dc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	61bb      	str	r3, [r7, #24]
 80060e2:	e003      	b.n	80060ec <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80060e4:	68bb      	ldr	r3, [r7, #8]
 80060e6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80060e8:	2300      	movs	r3, #0
 80060ea:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80060ec:	e02e      	b.n	800614c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	9300      	str	r3, [sp, #0]
 80060f2:	697b      	ldr	r3, [r7, #20]
 80060f4:	2200      	movs	r2, #0
 80060f6:	2180      	movs	r1, #128	; 0x80
 80060f8:	68f8      	ldr	r0, [r7, #12]
 80060fa:	f000 f995 	bl	8006428 <UART_WaitOnFlagUntilTimeout>
 80060fe:	4603      	mov	r3, r0
 8006100:	2b00      	cmp	r3, #0
 8006102:	d005      	beq.n	8006110 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	2220      	movs	r2, #32
 8006108:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 800610c:	2303      	movs	r3, #3
 800610e:	e03a      	b.n	8006186 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006110:	69fb      	ldr	r3, [r7, #28]
 8006112:	2b00      	cmp	r3, #0
 8006114:	d10b      	bne.n	800612e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006116:	69bb      	ldr	r3, [r7, #24]
 8006118:	881b      	ldrh	r3, [r3, #0]
 800611a:	461a      	mov	r2, r3
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006124:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006126:	69bb      	ldr	r3, [r7, #24]
 8006128:	3302      	adds	r3, #2
 800612a:	61bb      	str	r3, [r7, #24]
 800612c:	e007      	b.n	800613e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800612e:	69fb      	ldr	r3, [r7, #28]
 8006130:	781a      	ldrb	r2, [r3, #0]
 8006132:	68fb      	ldr	r3, [r7, #12]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006138:	69fb      	ldr	r3, [r7, #28]
 800613a:	3301      	adds	r3, #1
 800613c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006142:	b29b      	uxth	r3, r3
 8006144:	3b01      	subs	r3, #1
 8006146:	b29a      	uxth	r2, r3
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006150:	b29b      	uxth	r3, r3
 8006152:	2b00      	cmp	r3, #0
 8006154:	d1cb      	bne.n	80060ee <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	9300      	str	r3, [sp, #0]
 800615a:	697b      	ldr	r3, [r7, #20]
 800615c:	2200      	movs	r2, #0
 800615e:	2140      	movs	r1, #64	; 0x40
 8006160:	68f8      	ldr	r0, [r7, #12]
 8006162:	f000 f961 	bl	8006428 <UART_WaitOnFlagUntilTimeout>
 8006166:	4603      	mov	r3, r0
 8006168:	2b00      	cmp	r3, #0
 800616a:	d005      	beq.n	8006178 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 800616c:	68fb      	ldr	r3, [r7, #12]
 800616e:	2220      	movs	r2, #32
 8006170:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8006174:	2303      	movs	r3, #3
 8006176:	e006      	b.n	8006186 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2220      	movs	r2, #32
 800617c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8006180:	2300      	movs	r3, #0
 8006182:	e000      	b.n	8006186 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006184:	2302      	movs	r3, #2
  }
}
 8006186:	4618      	mov	r0, r3
 8006188:	3720      	adds	r7, #32
 800618a:	46bd      	mov	sp, r7
 800618c:	bd80      	pop	{r7, pc}

0800618e <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800618e:	b580      	push	{r7, lr}
 8006190:	b084      	sub	sp, #16
 8006192:	af00      	add	r7, sp, #0
 8006194:	60f8      	str	r0, [r7, #12]
 8006196:	60b9      	str	r1, [r7, #8]
 8006198:	4613      	mov	r3, r2
 800619a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800619c:	68fb      	ldr	r3, [r7, #12]
 800619e:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80061a2:	b2db      	uxtb	r3, r3
 80061a4:	2b20      	cmp	r3, #32
 80061a6:	d112      	bne.n	80061ce <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 80061a8:	68bb      	ldr	r3, [r7, #8]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d002      	beq.n	80061b4 <HAL_UART_Receive_DMA+0x26>
 80061ae:	88fb      	ldrh	r3, [r7, #6]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d101      	bne.n	80061b8 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80061b4:	2301      	movs	r3, #1
 80061b6:	e00b      	b.n	80061d0 <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061b8:	68fb      	ldr	r3, [r7, #12]
 80061ba:	2200      	movs	r2, #0
 80061bc:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 80061be:	88fb      	ldrh	r3, [r7, #6]
 80061c0:	461a      	mov	r2, r3
 80061c2:	68b9      	ldr	r1, [r7, #8]
 80061c4:	68f8      	ldr	r0, [r7, #12]
 80061c6:	f000 f989 	bl	80064dc <UART_Start_Receive_DMA>
 80061ca:	4603      	mov	r3, r0
 80061cc:	e000      	b.n	80061d0 <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 80061ce:	2302      	movs	r3, #2
  }
}
 80061d0:	4618      	mov	r0, r3
 80061d2:	3710      	adds	r7, #16
 80061d4:	46bd      	mov	sp, r7
 80061d6:	bd80      	pop	{r7, pc}

080061d8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80061d8:	b480      	push	{r7}
 80061da:	b083      	sub	sp, #12
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80061e0:	bf00      	nop
 80061e2:	370c      	adds	r7, #12
 80061e4:	46bd      	mov	sp, r7
 80061e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ea:	4770      	bx	lr

080061ec <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80061ec:	b480      	push	{r7}
 80061ee:	b083      	sub	sp, #12
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80061f4:	bf00      	nop
 80061f6:	370c      	adds	r7, #12
 80061f8:	46bd      	mov	sp, r7
 80061fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fe:	4770      	bx	lr

08006200 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006200:	b480      	push	{r7}
 8006202:	b083      	sub	sp, #12
 8006204:	af00      	add	r7, sp, #0
 8006206:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006208:	bf00      	nop
 800620a:	370c      	adds	r7, #12
 800620c:	46bd      	mov	sp, r7
 800620e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006212:	4770      	bx	lr

08006214 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006214:	b480      	push	{r7}
 8006216:	b083      	sub	sp, #12
 8006218:	af00      	add	r7, sp, #0
 800621a:	6078      	str	r0, [r7, #4]
 800621c:	460b      	mov	r3, r1
 800621e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006220:	bf00      	nop
 8006222:	370c      	adds	r7, #12
 8006224:	46bd      	mov	sp, r7
 8006226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622a:	4770      	bx	lr

0800622c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b09c      	sub	sp, #112	; 0x70
 8006230:	af00      	add	r7, sp, #0
 8006232:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006238:	66fb      	str	r3, [r7, #108]	; 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006244:	2b00      	cmp	r3, #0
 8006246:	d172      	bne.n	800632e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8006248:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800624a:	2200      	movs	r2, #0
 800624c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800624e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	330c      	adds	r3, #12
 8006254:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006256:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006258:	e853 3f00 	ldrex	r3, [r3]
 800625c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800625e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006260:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006264:	66bb      	str	r3, [r7, #104]	; 0x68
 8006266:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	330c      	adds	r3, #12
 800626c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800626e:	65ba      	str	r2, [r7, #88]	; 0x58
 8006270:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006272:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006274:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006276:	e841 2300 	strex	r3, r2, [r1]
 800627a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800627c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800627e:	2b00      	cmp	r3, #0
 8006280:	d1e5      	bne.n	800624e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006282:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	3314      	adds	r3, #20
 8006288:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800628a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800628c:	e853 3f00 	ldrex	r3, [r3]
 8006290:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006292:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006294:	f023 0301 	bic.w	r3, r3, #1
 8006298:	667b      	str	r3, [r7, #100]	; 0x64
 800629a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	3314      	adds	r3, #20
 80062a0:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 80062a2:	647a      	str	r2, [r7, #68]	; 0x44
 80062a4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062a6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80062a8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80062aa:	e841 2300 	strex	r3, r2, [r1]
 80062ae:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80062b0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80062b2:	2b00      	cmp	r3, #0
 80062b4:	d1e5      	bne.n	8006282 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80062b6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	3314      	adds	r3, #20
 80062bc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062c0:	e853 3f00 	ldrex	r3, [r3]
 80062c4:	623b      	str	r3, [r7, #32]
   return(result);
 80062c6:	6a3b      	ldr	r3, [r7, #32]
 80062c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80062cc:	663b      	str	r3, [r7, #96]	; 0x60
 80062ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	3314      	adds	r3, #20
 80062d4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80062d6:	633a      	str	r2, [r7, #48]	; 0x30
 80062d8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062da:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80062dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80062de:	e841 2300 	strex	r3, r2, [r1]
 80062e2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80062e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d1e5      	bne.n	80062b6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80062ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062ec:	2220      	movs	r2, #32
 80062ee:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80062f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062f6:	2b01      	cmp	r3, #1
 80062f8:	d119      	bne.n	800632e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80062fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	330c      	adds	r3, #12
 8006300:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006302:	693b      	ldr	r3, [r7, #16]
 8006304:	e853 3f00 	ldrex	r3, [r3]
 8006308:	60fb      	str	r3, [r7, #12]
   return(result);
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	f023 0310 	bic.w	r3, r3, #16
 8006310:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006312:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	330c      	adds	r3, #12
 8006318:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800631a:	61fa      	str	r2, [r7, #28]
 800631c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800631e:	69b9      	ldr	r1, [r7, #24]
 8006320:	69fa      	ldr	r2, [r7, #28]
 8006322:	e841 2300 	strex	r3, r2, [r1]
 8006326:	617b      	str	r3, [r7, #20]
   return(result);
 8006328:	697b      	ldr	r3, [r7, #20]
 800632a:	2b00      	cmp	r3, #0
 800632c:	d1e5      	bne.n	80062fa <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800632e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006330:	2200      	movs	r2, #0
 8006332:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006334:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006338:	2b01      	cmp	r3, #1
 800633a:	d106      	bne.n	800634a <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800633c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800633e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006340:	4619      	mov	r1, r3
 8006342:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8006344:	f7ff ff66 	bl	8006214 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006348:	e002      	b.n	8006350 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800634a:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800634c:	f7ff ff44 	bl	80061d8 <HAL_UART_RxCpltCallback>
}
 8006350:	bf00      	nop
 8006352:	3770      	adds	r7, #112	; 0x70
 8006354:	46bd      	mov	sp, r7
 8006356:	bd80      	pop	{r7, pc}

08006358 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b084      	sub	sp, #16
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006364:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8006366:	68fb      	ldr	r3, [r7, #12]
 8006368:	2201      	movs	r2, #1
 800636a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006370:	2b01      	cmp	r3, #1
 8006372:	d108      	bne.n	8006386 <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006378:	085b      	lsrs	r3, r3, #1
 800637a:	b29b      	uxth	r3, r3
 800637c:	4619      	mov	r1, r3
 800637e:	68f8      	ldr	r0, [r7, #12]
 8006380:	f7ff ff48 	bl	8006214 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8006384:	e002      	b.n	800638c <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8006386:	68f8      	ldr	r0, [r7, #12]
 8006388:	f7ff ff30 	bl	80061ec <HAL_UART_RxHalfCpltCallback>
}
 800638c:	bf00      	nop
 800638e:	3710      	adds	r7, #16
 8006390:	46bd      	mov	sp, r7
 8006392:	bd80      	pop	{r7, pc}

08006394 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b084      	sub	sp, #16
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800639c:	2300      	movs	r3, #0
 800639e:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063a4:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	695b      	ldr	r3, [r3, #20]
 80063ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80063b0:	2b80      	cmp	r3, #128	; 0x80
 80063b2:	bf0c      	ite	eq
 80063b4:	2301      	moveq	r3, #1
 80063b6:	2300      	movne	r3, #0
 80063b8:	b2db      	uxtb	r3, r3
 80063ba:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80063bc:	68bb      	ldr	r3, [r7, #8]
 80063be:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	2b21      	cmp	r3, #33	; 0x21
 80063c6:	d108      	bne.n	80063da <UART_DMAError+0x46>
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d005      	beq.n	80063da <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80063ce:	68bb      	ldr	r3, [r7, #8]
 80063d0:	2200      	movs	r2, #0
 80063d2:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80063d4:	68b8      	ldr	r0, [r7, #8]
 80063d6:	f000 f91b 	bl	8006610 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	695b      	ldr	r3, [r3, #20]
 80063e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80063e4:	2b40      	cmp	r3, #64	; 0x40
 80063e6:	bf0c      	ite	eq
 80063e8:	2301      	moveq	r3, #1
 80063ea:	2300      	movne	r3, #0
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	2b22      	cmp	r3, #34	; 0x22
 80063fa:	d108      	bne.n	800640e <UART_DMAError+0x7a>
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d005      	beq.n	800640e <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006402:	68bb      	ldr	r3, [r7, #8]
 8006404:	2200      	movs	r2, #0
 8006406:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006408:	68b8      	ldr	r0, [r7, #8]
 800640a:	f000 f929 	bl	8006660 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800640e:	68bb      	ldr	r3, [r7, #8]
 8006410:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006412:	f043 0210 	orr.w	r2, r3, #16
 8006416:	68bb      	ldr	r3, [r7, #8]
 8006418:	645a      	str	r2, [r3, #68]	; 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800641a:	68b8      	ldr	r0, [r7, #8]
 800641c:	f7ff fef0 	bl	8006200 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006420:	bf00      	nop
 8006422:	3710      	adds	r7, #16
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}

08006428 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b086      	sub	sp, #24
 800642c:	af00      	add	r7, sp, #0
 800642e:	60f8      	str	r0, [r7, #12]
 8006430:	60b9      	str	r1, [r7, #8]
 8006432:	603b      	str	r3, [r7, #0]
 8006434:	4613      	mov	r3, r2
 8006436:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006438:	e03b      	b.n	80064b2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800643a:	6a3b      	ldr	r3, [r7, #32]
 800643c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006440:	d037      	beq.n	80064b2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006442:	f7fc f8f3 	bl	800262c <HAL_GetTick>
 8006446:	4602      	mov	r2, r0
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	1ad3      	subs	r3, r2, r3
 800644c:	6a3a      	ldr	r2, [r7, #32]
 800644e:	429a      	cmp	r2, r3
 8006450:	d302      	bcc.n	8006458 <UART_WaitOnFlagUntilTimeout+0x30>
 8006452:	6a3b      	ldr	r3, [r7, #32]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d101      	bne.n	800645c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006458:	2303      	movs	r3, #3
 800645a:	e03a      	b.n	80064d2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	68db      	ldr	r3, [r3, #12]
 8006462:	f003 0304 	and.w	r3, r3, #4
 8006466:	2b00      	cmp	r3, #0
 8006468:	d023      	beq.n	80064b2 <UART_WaitOnFlagUntilTimeout+0x8a>
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	2b80      	cmp	r3, #128	; 0x80
 800646e:	d020      	beq.n	80064b2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006470:	68bb      	ldr	r3, [r7, #8]
 8006472:	2b40      	cmp	r3, #64	; 0x40
 8006474:	d01d      	beq.n	80064b2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f003 0308 	and.w	r3, r3, #8
 8006480:	2b08      	cmp	r3, #8
 8006482:	d116      	bne.n	80064b2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006484:	2300      	movs	r3, #0
 8006486:	617b      	str	r3, [r7, #20]
 8006488:	68fb      	ldr	r3, [r7, #12]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	617b      	str	r3, [r7, #20]
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	685b      	ldr	r3, [r3, #4]
 8006496:	617b      	str	r3, [r7, #20]
 8006498:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800649a:	68f8      	ldr	r0, [r7, #12]
 800649c:	f000 f8e0 	bl	8006660 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2208      	movs	r2, #8
 80064a4:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80064a6:	68fb      	ldr	r3, [r7, #12]
 80064a8:	2200      	movs	r2, #0
 80064aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80064ae:	2301      	movs	r3, #1
 80064b0:	e00f      	b.n	80064d2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80064b2:	68fb      	ldr	r3, [r7, #12]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	681a      	ldr	r2, [r3, #0]
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	4013      	ands	r3, r2
 80064bc:	68ba      	ldr	r2, [r7, #8]
 80064be:	429a      	cmp	r2, r3
 80064c0:	bf0c      	ite	eq
 80064c2:	2301      	moveq	r3, #1
 80064c4:	2300      	movne	r3, #0
 80064c6:	b2db      	uxtb	r3, r3
 80064c8:	461a      	mov	r2, r3
 80064ca:	79fb      	ldrb	r3, [r7, #7]
 80064cc:	429a      	cmp	r2, r3
 80064ce:	d0b4      	beq.n	800643a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80064d0:	2300      	movs	r3, #0
}
 80064d2:	4618      	mov	r0, r3
 80064d4:	3718      	adds	r7, #24
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}
	...

080064dc <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b098      	sub	sp, #96	; 0x60
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	60f8      	str	r0, [r7, #12]
 80064e4:	60b9      	str	r1, [r7, #8]
 80064e6:	4613      	mov	r3, r2
 80064e8:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80064ea:	68ba      	ldr	r2, [r7, #8]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80064f0:	68fb      	ldr	r3, [r7, #12]
 80064f2:	88fa      	ldrh	r2, [r7, #6]
 80064f4:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2200      	movs	r2, #0
 80064fa:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2222      	movs	r2, #34	; 0x22
 8006500:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8006504:	68fb      	ldr	r3, [r7, #12]
 8006506:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006508:	4a3e      	ldr	r2, [pc, #248]	; (8006604 <UART_Start_Receive_DMA+0x128>)
 800650a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006510:	4a3d      	ldr	r2, [pc, #244]	; (8006608 <UART_Start_Receive_DMA+0x12c>)
 8006512:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006518:	4a3c      	ldr	r2, [pc, #240]	; (800660c <UART_Start_Receive_DMA+0x130>)
 800651a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006520:	2200      	movs	r2, #0
 8006522:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8006524:	f107 0308 	add.w	r3, r7, #8
 8006528:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	3304      	adds	r3, #4
 8006534:	4619      	mov	r1, r3
 8006536:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006538:	681a      	ldr	r2, [r3, #0]
 800653a:	88fb      	ldrh	r3, [r7, #6]
 800653c:	f7fc fa82 	bl	8002a44 <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 8006540:	2300      	movs	r3, #0
 8006542:	613b      	str	r3, [r7, #16]
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	681b      	ldr	r3, [r3, #0]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	613b      	str	r3, [r7, #16]
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	613b      	str	r3, [r7, #16]
 8006554:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	691b      	ldr	r3, [r3, #16]
 800655a:	2b00      	cmp	r3, #0
 800655c:	d019      	beq.n	8006592 <UART_Start_Receive_DMA+0xb6>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	330c      	adds	r3, #12
 8006564:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006566:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006568:	e853 3f00 	ldrex	r3, [r3]
 800656c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800656e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006570:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006574:	65bb      	str	r3, [r7, #88]	; 0x58
 8006576:	68fb      	ldr	r3, [r7, #12]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	330c      	adds	r3, #12
 800657c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800657e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006580:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006582:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8006584:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006586:	e841 2300 	strex	r3, r2, [r1]
 800658a:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800658c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800658e:	2b00      	cmp	r3, #0
 8006590:	d1e5      	bne.n	800655e <UART_Start_Receive_DMA+0x82>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	3314      	adds	r3, #20
 8006598:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800659a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800659c:	e853 3f00 	ldrex	r3, [r3]
 80065a0:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80065a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065a4:	f043 0301 	orr.w	r3, r3, #1
 80065a8:	657b      	str	r3, [r7, #84]	; 0x54
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	681b      	ldr	r3, [r3, #0]
 80065ae:	3314      	adds	r3, #20
 80065b0:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80065b2:	63ba      	str	r2, [r7, #56]	; 0x38
 80065b4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065b6:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80065b8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80065ba:	e841 2300 	strex	r3, r2, [r1]
 80065be:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80065c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d1e5      	bne.n	8006592 <UART_Start_Receive_DMA+0xb6>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	3314      	adds	r3, #20
 80065cc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ce:	69bb      	ldr	r3, [r7, #24]
 80065d0:	e853 3f00 	ldrex	r3, [r3]
 80065d4:	617b      	str	r3, [r7, #20]
   return(result);
 80065d6:	697b      	ldr	r3, [r7, #20]
 80065d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80065dc:	653b      	str	r3, [r7, #80]	; 0x50
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	3314      	adds	r3, #20
 80065e4:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80065e6:	627a      	str	r2, [r7, #36]	; 0x24
 80065e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065ea:	6a39      	ldr	r1, [r7, #32]
 80065ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80065ee:	e841 2300 	strex	r3, r2, [r1]
 80065f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80065f4:	69fb      	ldr	r3, [r7, #28]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d1e5      	bne.n	80065c6 <UART_Start_Receive_DMA+0xea>

  return HAL_OK;
 80065fa:	2300      	movs	r3, #0
}
 80065fc:	4618      	mov	r0, r3
 80065fe:	3760      	adds	r7, #96	; 0x60
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}
 8006604:	0800622d 	.word	0x0800622d
 8006608:	08006359 	.word	0x08006359
 800660c:	08006395 	.word	0x08006395

08006610 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006610:	b480      	push	{r7}
 8006612:	b089      	sub	sp, #36	; 0x24
 8006614:	af00      	add	r7, sp, #0
 8006616:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	330c      	adds	r3, #12
 800661e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	e853 3f00 	ldrex	r3, [r3]
 8006626:	60bb      	str	r3, [r7, #8]
   return(result);
 8006628:	68bb      	ldr	r3, [r7, #8]
 800662a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800662e:	61fb      	str	r3, [r7, #28]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	330c      	adds	r3, #12
 8006636:	69fa      	ldr	r2, [r7, #28]
 8006638:	61ba      	str	r2, [r7, #24]
 800663a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800663c:	6979      	ldr	r1, [r7, #20]
 800663e:	69ba      	ldr	r2, [r7, #24]
 8006640:	e841 2300 	strex	r3, r2, [r1]
 8006644:	613b      	str	r3, [r7, #16]
   return(result);
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d1e5      	bne.n	8006618 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2220      	movs	r2, #32
 8006650:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
}
 8006654:	bf00      	nop
 8006656:	3724      	adds	r7, #36	; 0x24
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr

08006660 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006660:	b480      	push	{r7}
 8006662:	b095      	sub	sp, #84	; 0x54
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	330c      	adds	r3, #12
 800666e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006670:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006672:	e853 3f00 	ldrex	r3, [r3]
 8006676:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006678:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800667a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800667e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	330c      	adds	r3, #12
 8006686:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006688:	643a      	str	r2, [r7, #64]	; 0x40
 800668a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800668c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800668e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006690:	e841 2300 	strex	r3, r2, [r1]
 8006694:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006696:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006698:	2b00      	cmp	r3, #0
 800669a:	d1e5      	bne.n	8006668 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	3314      	adds	r3, #20
 80066a2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066a4:	6a3b      	ldr	r3, [r7, #32]
 80066a6:	e853 3f00 	ldrex	r3, [r3]
 80066aa:	61fb      	str	r3, [r7, #28]
   return(result);
 80066ac:	69fb      	ldr	r3, [r7, #28]
 80066ae:	f023 0301 	bic.w	r3, r3, #1
 80066b2:	64bb      	str	r3, [r7, #72]	; 0x48
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	3314      	adds	r3, #20
 80066ba:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80066bc:	62fa      	str	r2, [r7, #44]	; 0x2c
 80066be:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066c0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80066c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80066c4:	e841 2300 	strex	r3, r2, [r1]
 80066c8:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80066ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d1e5      	bne.n	800669c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80066d4:	2b01      	cmp	r3, #1
 80066d6:	d119      	bne.n	800670c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	330c      	adds	r3, #12
 80066de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	e853 3f00 	ldrex	r3, [r3]
 80066e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80066e8:	68bb      	ldr	r3, [r7, #8]
 80066ea:	f023 0310 	bic.w	r3, r3, #16
 80066ee:	647b      	str	r3, [r7, #68]	; 0x44
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	330c      	adds	r3, #12
 80066f6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80066f8:	61ba      	str	r2, [r7, #24]
 80066fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066fc:	6979      	ldr	r1, [r7, #20]
 80066fe:	69ba      	ldr	r2, [r7, #24]
 8006700:	e841 2300 	strex	r3, r2, [r1]
 8006704:	613b      	str	r3, [r7, #16]
   return(result);
 8006706:	693b      	ldr	r3, [r7, #16]
 8006708:	2b00      	cmp	r3, #0
 800670a:	d1e5      	bne.n	80066d8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	2220      	movs	r2, #32
 8006710:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	631a      	str	r2, [r3, #48]	; 0x30
}
 800671a:	bf00      	nop
 800671c:	3754      	adds	r7, #84	; 0x54
 800671e:	46bd      	mov	sp, r7
 8006720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006724:	4770      	bx	lr
	...

08006728 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006728:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800672c:	b0c0      	sub	sp, #256	; 0x100
 800672e:	af00      	add	r7, sp, #0
 8006730:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006734:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	691b      	ldr	r3, [r3, #16]
 800673c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006740:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006744:	68d9      	ldr	r1, [r3, #12]
 8006746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800674a:	681a      	ldr	r2, [r3, #0]
 800674c:	ea40 0301 	orr.w	r3, r0, r1
 8006750:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006752:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006756:	689a      	ldr	r2, [r3, #8]
 8006758:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	431a      	orrs	r2, r3
 8006760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006764:	695b      	ldr	r3, [r3, #20]
 8006766:	431a      	orrs	r2, r3
 8006768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800676c:	69db      	ldr	r3, [r3, #28]
 800676e:	4313      	orrs	r3, r2
 8006770:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006774:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	68db      	ldr	r3, [r3, #12]
 800677c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006780:	f021 010c 	bic.w	r1, r1, #12
 8006784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006788:	681a      	ldr	r2, [r3, #0]
 800678a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800678e:	430b      	orrs	r3, r1
 8006790:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006792:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	695b      	ldr	r3, [r3, #20]
 800679a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800679e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067a2:	6999      	ldr	r1, [r3, #24]
 80067a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067a8:	681a      	ldr	r2, [r3, #0]
 80067aa:	ea40 0301 	orr.w	r3, r0, r1
 80067ae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80067b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	4b8f      	ldr	r3, [pc, #572]	; (80069f4 <UART_SetConfig+0x2cc>)
 80067b8:	429a      	cmp	r2, r3
 80067ba:	d005      	beq.n	80067c8 <UART_SetConfig+0xa0>
 80067bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067c0:	681a      	ldr	r2, [r3, #0]
 80067c2:	4b8d      	ldr	r3, [pc, #564]	; (80069f8 <UART_SetConfig+0x2d0>)
 80067c4:	429a      	cmp	r2, r3
 80067c6:	d104      	bne.n	80067d2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80067c8:	f7fe fb86 	bl	8004ed8 <HAL_RCC_GetPCLK2Freq>
 80067cc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80067d0:	e003      	b.n	80067da <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80067d2:	f7fe fb6d 	bl	8004eb0 <HAL_RCC_GetPCLK1Freq>
 80067d6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80067da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80067de:	69db      	ldr	r3, [r3, #28]
 80067e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80067e4:	f040 810c 	bne.w	8006a00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80067e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80067ec:	2200      	movs	r2, #0
 80067ee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80067f2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80067f6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80067fa:	4622      	mov	r2, r4
 80067fc:	462b      	mov	r3, r5
 80067fe:	1891      	adds	r1, r2, r2
 8006800:	65b9      	str	r1, [r7, #88]	; 0x58
 8006802:	415b      	adcs	r3, r3
 8006804:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006806:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800680a:	4621      	mov	r1, r4
 800680c:	eb12 0801 	adds.w	r8, r2, r1
 8006810:	4629      	mov	r1, r5
 8006812:	eb43 0901 	adc.w	r9, r3, r1
 8006816:	f04f 0200 	mov.w	r2, #0
 800681a:	f04f 0300 	mov.w	r3, #0
 800681e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006822:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006826:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800682a:	4690      	mov	r8, r2
 800682c:	4699      	mov	r9, r3
 800682e:	4623      	mov	r3, r4
 8006830:	eb18 0303 	adds.w	r3, r8, r3
 8006834:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006838:	462b      	mov	r3, r5
 800683a:	eb49 0303 	adc.w	r3, r9, r3
 800683e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006842:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006846:	685b      	ldr	r3, [r3, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800684e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006852:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006856:	460b      	mov	r3, r1
 8006858:	18db      	adds	r3, r3, r3
 800685a:	653b      	str	r3, [r7, #80]	; 0x50
 800685c:	4613      	mov	r3, r2
 800685e:	eb42 0303 	adc.w	r3, r2, r3
 8006862:	657b      	str	r3, [r7, #84]	; 0x54
 8006864:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006868:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800686c:	f7fa f876 	bl	800095c <__aeabi_uldivmod>
 8006870:	4602      	mov	r2, r0
 8006872:	460b      	mov	r3, r1
 8006874:	4b61      	ldr	r3, [pc, #388]	; (80069fc <UART_SetConfig+0x2d4>)
 8006876:	fba3 2302 	umull	r2, r3, r3, r2
 800687a:	095b      	lsrs	r3, r3, #5
 800687c:	011c      	lsls	r4, r3, #4
 800687e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006882:	2200      	movs	r2, #0
 8006884:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006888:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800688c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006890:	4642      	mov	r2, r8
 8006892:	464b      	mov	r3, r9
 8006894:	1891      	adds	r1, r2, r2
 8006896:	64b9      	str	r1, [r7, #72]	; 0x48
 8006898:	415b      	adcs	r3, r3
 800689a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800689c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80068a0:	4641      	mov	r1, r8
 80068a2:	eb12 0a01 	adds.w	sl, r2, r1
 80068a6:	4649      	mov	r1, r9
 80068a8:	eb43 0b01 	adc.w	fp, r3, r1
 80068ac:	f04f 0200 	mov.w	r2, #0
 80068b0:	f04f 0300 	mov.w	r3, #0
 80068b4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80068b8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80068bc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80068c0:	4692      	mov	sl, r2
 80068c2:	469b      	mov	fp, r3
 80068c4:	4643      	mov	r3, r8
 80068c6:	eb1a 0303 	adds.w	r3, sl, r3
 80068ca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80068ce:	464b      	mov	r3, r9
 80068d0:	eb4b 0303 	adc.w	r3, fp, r3
 80068d4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80068d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	2200      	movs	r2, #0
 80068e0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80068e4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80068e8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80068ec:	460b      	mov	r3, r1
 80068ee:	18db      	adds	r3, r3, r3
 80068f0:	643b      	str	r3, [r7, #64]	; 0x40
 80068f2:	4613      	mov	r3, r2
 80068f4:	eb42 0303 	adc.w	r3, r2, r3
 80068f8:	647b      	str	r3, [r7, #68]	; 0x44
 80068fa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80068fe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006902:	f7fa f82b 	bl	800095c <__aeabi_uldivmod>
 8006906:	4602      	mov	r2, r0
 8006908:	460b      	mov	r3, r1
 800690a:	4611      	mov	r1, r2
 800690c:	4b3b      	ldr	r3, [pc, #236]	; (80069fc <UART_SetConfig+0x2d4>)
 800690e:	fba3 2301 	umull	r2, r3, r3, r1
 8006912:	095b      	lsrs	r3, r3, #5
 8006914:	2264      	movs	r2, #100	; 0x64
 8006916:	fb02 f303 	mul.w	r3, r2, r3
 800691a:	1acb      	subs	r3, r1, r3
 800691c:	00db      	lsls	r3, r3, #3
 800691e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006922:	4b36      	ldr	r3, [pc, #216]	; (80069fc <UART_SetConfig+0x2d4>)
 8006924:	fba3 2302 	umull	r2, r3, r3, r2
 8006928:	095b      	lsrs	r3, r3, #5
 800692a:	005b      	lsls	r3, r3, #1
 800692c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006930:	441c      	add	r4, r3
 8006932:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006936:	2200      	movs	r2, #0
 8006938:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800693c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006940:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006944:	4642      	mov	r2, r8
 8006946:	464b      	mov	r3, r9
 8006948:	1891      	adds	r1, r2, r2
 800694a:	63b9      	str	r1, [r7, #56]	; 0x38
 800694c:	415b      	adcs	r3, r3
 800694e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006950:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006954:	4641      	mov	r1, r8
 8006956:	1851      	adds	r1, r2, r1
 8006958:	6339      	str	r1, [r7, #48]	; 0x30
 800695a:	4649      	mov	r1, r9
 800695c:	414b      	adcs	r3, r1
 800695e:	637b      	str	r3, [r7, #52]	; 0x34
 8006960:	f04f 0200 	mov.w	r2, #0
 8006964:	f04f 0300 	mov.w	r3, #0
 8006968:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800696c:	4659      	mov	r1, fp
 800696e:	00cb      	lsls	r3, r1, #3
 8006970:	4651      	mov	r1, sl
 8006972:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006976:	4651      	mov	r1, sl
 8006978:	00ca      	lsls	r2, r1, #3
 800697a:	4610      	mov	r0, r2
 800697c:	4619      	mov	r1, r3
 800697e:	4603      	mov	r3, r0
 8006980:	4642      	mov	r2, r8
 8006982:	189b      	adds	r3, r3, r2
 8006984:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006988:	464b      	mov	r3, r9
 800698a:	460a      	mov	r2, r1
 800698c:	eb42 0303 	adc.w	r3, r2, r3
 8006990:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	2200      	movs	r2, #0
 800699c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80069a0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80069a4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80069a8:	460b      	mov	r3, r1
 80069aa:	18db      	adds	r3, r3, r3
 80069ac:	62bb      	str	r3, [r7, #40]	; 0x28
 80069ae:	4613      	mov	r3, r2
 80069b0:	eb42 0303 	adc.w	r3, r2, r3
 80069b4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80069b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80069ba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80069be:	f7f9 ffcd 	bl	800095c <__aeabi_uldivmod>
 80069c2:	4602      	mov	r2, r0
 80069c4:	460b      	mov	r3, r1
 80069c6:	4b0d      	ldr	r3, [pc, #52]	; (80069fc <UART_SetConfig+0x2d4>)
 80069c8:	fba3 1302 	umull	r1, r3, r3, r2
 80069cc:	095b      	lsrs	r3, r3, #5
 80069ce:	2164      	movs	r1, #100	; 0x64
 80069d0:	fb01 f303 	mul.w	r3, r1, r3
 80069d4:	1ad3      	subs	r3, r2, r3
 80069d6:	00db      	lsls	r3, r3, #3
 80069d8:	3332      	adds	r3, #50	; 0x32
 80069da:	4a08      	ldr	r2, [pc, #32]	; (80069fc <UART_SetConfig+0x2d4>)
 80069dc:	fba2 2303 	umull	r2, r3, r2, r3
 80069e0:	095b      	lsrs	r3, r3, #5
 80069e2:	f003 0207 	and.w	r2, r3, #7
 80069e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069ea:	681b      	ldr	r3, [r3, #0]
 80069ec:	4422      	add	r2, r4
 80069ee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80069f0:	e106      	b.n	8006c00 <UART_SetConfig+0x4d8>
 80069f2:	bf00      	nop
 80069f4:	40011000 	.word	0x40011000
 80069f8:	40011400 	.word	0x40011400
 80069fc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a04:	2200      	movs	r2, #0
 8006a06:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006a0a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006a0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006a12:	4642      	mov	r2, r8
 8006a14:	464b      	mov	r3, r9
 8006a16:	1891      	adds	r1, r2, r2
 8006a18:	6239      	str	r1, [r7, #32]
 8006a1a:	415b      	adcs	r3, r3
 8006a1c:	627b      	str	r3, [r7, #36]	; 0x24
 8006a1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006a22:	4641      	mov	r1, r8
 8006a24:	1854      	adds	r4, r2, r1
 8006a26:	4649      	mov	r1, r9
 8006a28:	eb43 0501 	adc.w	r5, r3, r1
 8006a2c:	f04f 0200 	mov.w	r2, #0
 8006a30:	f04f 0300 	mov.w	r3, #0
 8006a34:	00eb      	lsls	r3, r5, #3
 8006a36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a3a:	00e2      	lsls	r2, r4, #3
 8006a3c:	4614      	mov	r4, r2
 8006a3e:	461d      	mov	r5, r3
 8006a40:	4643      	mov	r3, r8
 8006a42:	18e3      	adds	r3, r4, r3
 8006a44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006a48:	464b      	mov	r3, r9
 8006a4a:	eb45 0303 	adc.w	r3, r5, r3
 8006a4e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006a52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a56:	685b      	ldr	r3, [r3, #4]
 8006a58:	2200      	movs	r2, #0
 8006a5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006a5e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006a62:	f04f 0200 	mov.w	r2, #0
 8006a66:	f04f 0300 	mov.w	r3, #0
 8006a6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006a6e:	4629      	mov	r1, r5
 8006a70:	008b      	lsls	r3, r1, #2
 8006a72:	4621      	mov	r1, r4
 8006a74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006a78:	4621      	mov	r1, r4
 8006a7a:	008a      	lsls	r2, r1, #2
 8006a7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006a80:	f7f9 ff6c 	bl	800095c <__aeabi_uldivmod>
 8006a84:	4602      	mov	r2, r0
 8006a86:	460b      	mov	r3, r1
 8006a88:	4b60      	ldr	r3, [pc, #384]	; (8006c0c <UART_SetConfig+0x4e4>)
 8006a8a:	fba3 2302 	umull	r2, r3, r3, r2
 8006a8e:	095b      	lsrs	r3, r3, #5
 8006a90:	011c      	lsls	r4, r3, #4
 8006a92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a96:	2200      	movs	r2, #0
 8006a98:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006a9c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006aa0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006aa4:	4642      	mov	r2, r8
 8006aa6:	464b      	mov	r3, r9
 8006aa8:	1891      	adds	r1, r2, r2
 8006aaa:	61b9      	str	r1, [r7, #24]
 8006aac:	415b      	adcs	r3, r3
 8006aae:	61fb      	str	r3, [r7, #28]
 8006ab0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ab4:	4641      	mov	r1, r8
 8006ab6:	1851      	adds	r1, r2, r1
 8006ab8:	6139      	str	r1, [r7, #16]
 8006aba:	4649      	mov	r1, r9
 8006abc:	414b      	adcs	r3, r1
 8006abe:	617b      	str	r3, [r7, #20]
 8006ac0:	f04f 0200 	mov.w	r2, #0
 8006ac4:	f04f 0300 	mov.w	r3, #0
 8006ac8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006acc:	4659      	mov	r1, fp
 8006ace:	00cb      	lsls	r3, r1, #3
 8006ad0:	4651      	mov	r1, sl
 8006ad2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ad6:	4651      	mov	r1, sl
 8006ad8:	00ca      	lsls	r2, r1, #3
 8006ada:	4610      	mov	r0, r2
 8006adc:	4619      	mov	r1, r3
 8006ade:	4603      	mov	r3, r0
 8006ae0:	4642      	mov	r2, r8
 8006ae2:	189b      	adds	r3, r3, r2
 8006ae4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006ae8:	464b      	mov	r3, r9
 8006aea:	460a      	mov	r2, r1
 8006aec:	eb42 0303 	adc.w	r3, r2, r3
 8006af0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006af8:	685b      	ldr	r3, [r3, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	67bb      	str	r3, [r7, #120]	; 0x78
 8006afe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006b00:	f04f 0200 	mov.w	r2, #0
 8006b04:	f04f 0300 	mov.w	r3, #0
 8006b08:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006b0c:	4649      	mov	r1, r9
 8006b0e:	008b      	lsls	r3, r1, #2
 8006b10:	4641      	mov	r1, r8
 8006b12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b16:	4641      	mov	r1, r8
 8006b18:	008a      	lsls	r2, r1, #2
 8006b1a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006b1e:	f7f9 ff1d 	bl	800095c <__aeabi_uldivmod>
 8006b22:	4602      	mov	r2, r0
 8006b24:	460b      	mov	r3, r1
 8006b26:	4611      	mov	r1, r2
 8006b28:	4b38      	ldr	r3, [pc, #224]	; (8006c0c <UART_SetConfig+0x4e4>)
 8006b2a:	fba3 2301 	umull	r2, r3, r3, r1
 8006b2e:	095b      	lsrs	r3, r3, #5
 8006b30:	2264      	movs	r2, #100	; 0x64
 8006b32:	fb02 f303 	mul.w	r3, r2, r3
 8006b36:	1acb      	subs	r3, r1, r3
 8006b38:	011b      	lsls	r3, r3, #4
 8006b3a:	3332      	adds	r3, #50	; 0x32
 8006b3c:	4a33      	ldr	r2, [pc, #204]	; (8006c0c <UART_SetConfig+0x4e4>)
 8006b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8006b42:	095b      	lsrs	r3, r3, #5
 8006b44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006b48:	441c      	add	r4, r3
 8006b4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b4e:	2200      	movs	r2, #0
 8006b50:	673b      	str	r3, [r7, #112]	; 0x70
 8006b52:	677a      	str	r2, [r7, #116]	; 0x74
 8006b54:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006b58:	4642      	mov	r2, r8
 8006b5a:	464b      	mov	r3, r9
 8006b5c:	1891      	adds	r1, r2, r2
 8006b5e:	60b9      	str	r1, [r7, #8]
 8006b60:	415b      	adcs	r3, r3
 8006b62:	60fb      	str	r3, [r7, #12]
 8006b64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b68:	4641      	mov	r1, r8
 8006b6a:	1851      	adds	r1, r2, r1
 8006b6c:	6039      	str	r1, [r7, #0]
 8006b6e:	4649      	mov	r1, r9
 8006b70:	414b      	adcs	r3, r1
 8006b72:	607b      	str	r3, [r7, #4]
 8006b74:	f04f 0200 	mov.w	r2, #0
 8006b78:	f04f 0300 	mov.w	r3, #0
 8006b7c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006b80:	4659      	mov	r1, fp
 8006b82:	00cb      	lsls	r3, r1, #3
 8006b84:	4651      	mov	r1, sl
 8006b86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b8a:	4651      	mov	r1, sl
 8006b8c:	00ca      	lsls	r2, r1, #3
 8006b8e:	4610      	mov	r0, r2
 8006b90:	4619      	mov	r1, r3
 8006b92:	4603      	mov	r3, r0
 8006b94:	4642      	mov	r2, r8
 8006b96:	189b      	adds	r3, r3, r2
 8006b98:	66bb      	str	r3, [r7, #104]	; 0x68
 8006b9a:	464b      	mov	r3, r9
 8006b9c:	460a      	mov	r2, r1
 8006b9e:	eb42 0303 	adc.w	r3, r2, r3
 8006ba2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	2200      	movs	r2, #0
 8006bac:	663b      	str	r3, [r7, #96]	; 0x60
 8006bae:	667a      	str	r2, [r7, #100]	; 0x64
 8006bb0:	f04f 0200 	mov.w	r2, #0
 8006bb4:	f04f 0300 	mov.w	r3, #0
 8006bb8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006bbc:	4649      	mov	r1, r9
 8006bbe:	008b      	lsls	r3, r1, #2
 8006bc0:	4641      	mov	r1, r8
 8006bc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006bc6:	4641      	mov	r1, r8
 8006bc8:	008a      	lsls	r2, r1, #2
 8006bca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006bce:	f7f9 fec5 	bl	800095c <__aeabi_uldivmod>
 8006bd2:	4602      	mov	r2, r0
 8006bd4:	460b      	mov	r3, r1
 8006bd6:	4b0d      	ldr	r3, [pc, #52]	; (8006c0c <UART_SetConfig+0x4e4>)
 8006bd8:	fba3 1302 	umull	r1, r3, r3, r2
 8006bdc:	095b      	lsrs	r3, r3, #5
 8006bde:	2164      	movs	r1, #100	; 0x64
 8006be0:	fb01 f303 	mul.w	r3, r1, r3
 8006be4:	1ad3      	subs	r3, r2, r3
 8006be6:	011b      	lsls	r3, r3, #4
 8006be8:	3332      	adds	r3, #50	; 0x32
 8006bea:	4a08      	ldr	r2, [pc, #32]	; (8006c0c <UART_SetConfig+0x4e4>)
 8006bec:	fba2 2303 	umull	r2, r3, r2, r3
 8006bf0:	095b      	lsrs	r3, r3, #5
 8006bf2:	f003 020f 	and.w	r2, r3, #15
 8006bf6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4422      	add	r2, r4
 8006bfe:	609a      	str	r2, [r3, #8]
}
 8006c00:	bf00      	nop
 8006c02:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006c06:	46bd      	mov	sp, r7
 8006c08:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c0c:	51eb851f 	.word	0x51eb851f

08006c10 <MX_MEMS_Init>:
static void DWT_Init(void);
static void DWT_Start(void);
static uint32_t DWT_Stop(void);

void MX_MEMS_Init(void)
{
 8006c10:	b580      	push	{r7, lr}
 8006c12:	af00      	add	r7, sp, #0

  /* USER CODE END MEMS_Init_PreTreatment */

  /* Initialize the peripherals and the MEMS components */

  MX_PresenceDetection_Init();
 8006c14:	f000 f820 	bl	8006c58 <MX_PresenceDetection_Init>

  /* USER CODE BEGIN MEMS_Init_PostTreatment */

  /* USER CODE END MEMS_Init_PostTreatment */
}
 8006c18:	bf00      	nop
 8006c1a:	bd80      	pop	{r7, pc}

08006c1c <MX_MEMS_Process>:

/*
 * LM background task
 */
void MX_MEMS_Process(void)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MEMS_Process_PreTreatment */

  /* USER CODE END MEMS_Process_PreTreatment */

  MX_PresenceDetection_Process();
 8006c20:	f000 f85c 	bl	8006cdc <MX_PresenceDetection_Process>

  /* USER CODE BEGIN MEMS_Process_PostTreatment */

  /* USER CODE END MEMS_Process_PostTreatment */
}
 8006c24:	bf00      	nop
 8006c26:	bd80      	pop	{r7, pc}

08006c28 <HAL_TIM_PeriodElapsedCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *              the configuration information for TIM module.
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006c28:	b480      	push	{r7}
 8006c2a:	b083      	sub	sp, #12
 8006c2c:	af00      	add	r7, sp, #0
 8006c2e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == BSP_IP_TIM_Handle.Instance)
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681a      	ldr	r2, [r3, #0]
 8006c34:	4b06      	ldr	r3, [pc, #24]	; (8006c50 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	429a      	cmp	r2, r3
 8006c3a:	d102      	bne.n	8006c42 <HAL_TIM_PeriodElapsedCallback+0x1a>
  {
    SensorReadRequest = 1;
 8006c3c:	4b05      	ldr	r3, [pc, #20]	; (8006c54 <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8006c3e:	2201      	movs	r2, #1
 8006c40:	701a      	strb	r2, [r3, #0]
  }
}
 8006c42:	bf00      	nop
 8006c44:	370c      	adds	r7, #12
 8006c46:	46bd      	mov	sp, r7
 8006c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4c:	4770      	bx	lr
 8006c4e:	bf00      	nop
 8006c50:	20000118 	.word	0x20000118
 8006c54:	20000298 	.word	0x20000298

08006c58 <MX_PresenceDetection_Init>:
/**
  * @brief  Initialize the application
  * @retval None
  */
static void MX_PresenceDetection_Init(void)
{
 8006c58:	b580      	push	{r7, lr}
 8006c5a:	af00      	add	r7, sp, #0
  /* Initialize LED */
  BSP_LED_Init(LED2);
 8006c5c:	2000      	movs	r0, #0
 8006c5e:	f7fb fb1d 	bl	800229c <BSP_LED_Init>

  /* Initialize Virtual COM Port */
  BSP_COM_Init(COM1);
 8006c62:	2000      	movs	r0, #0
 8006c64:	f7fb fb9a 	bl	800239c <BSP_COM_Init>

  /* Initialize Timer */
  BSP_IP_TIM_Init();
 8006c68:	f7fa f8b2 	bl	8000dd0 <MX_TIM3_Init>

  /* Configure Timer to run with desired algorithm frequency */
  TIM_Config(ALGO_FREQ);
 8006c6c:	201e      	movs	r0, #30
 8006c6e:	f000 f9b3 	bl	8006fd8 <TIM_Config>

  /* Initialize (disabled) sensors */
  Init_Sensors();
 8006c72:	f000 f89f 	bl	8006db4 <Init_Sensors>

  Odr = (uint8_t)TEMP_ODR;
 8006c76:	4b12      	ldr	r3, [pc, #72]	; (8006cc0 <MX_PresenceDetection_Init+0x68>)
 8006c78:	221e      	movs	r2, #30
 8006c7a:	701a      	strb	r2, [r3, #0]
  BSP_SENSOR_TEMP_GetAvgTmos(&AvgTmos);
 8006c7c:	4811      	ldr	r0, [pc, #68]	; (8006cc4 <MX_PresenceDetection_Init+0x6c>)
 8006c7e:	f001 f8c7 	bl	8007e10 <BSP_SENSOR_TEMP_GetAvgTmos>
  BSP_SENSOR_TEMP_GetAvgT(&AvgT);
 8006c82:	4811      	ldr	r0, [pc, #68]	; (8006cc8 <MX_PresenceDetection_Init+0x70>)
 8006c84:	f001 f8de 	bl	8007e44 <BSP_SENSOR_TEMP_GetAvgT>
  BSP_SENSOR_TEMP_GetGainFactor(&GainFactor);
 8006c88:	4810      	ldr	r0, [pc, #64]	; (8006ccc <MX_PresenceDetection_Init+0x74>)
 8006c8a:	f001 f8e7 	bl	8007e5c <BSP_SENSOR_TEMP_GetGainFactor>
  BSP_SENSOR_TEMP_GetSensitivity(&Sensitivity);
 8006c8e:	4810      	ldr	r0, [pc, #64]	; (8006cd0 <MX_PresenceDetection_Init+0x78>)
 8006c90:	f001 f8f0 	bl	8007e74 <BSP_SENSOR_TEMP_GetSensitivity>

  /* PresenceDetection API initialization function */
  InfraredPD_manager_init();
 8006c94:	f001 fd2c 	bl	80086f0 <InfraredPD_manager_init>

  /* OPTIONAL */
  /* Get library version */
  InfraredPD_manager_get_version(LibVersion, &LibVersionLen);
 8006c98:	490e      	ldr	r1, [pc, #56]	; (8006cd4 <MX_PresenceDetection_Init+0x7c>)
 8006c9a:	480f      	ldr	r0, [pc, #60]	; (8006cd8 <MX_PresenceDetection_Init+0x80>)
 8006c9c:	f001 fd76 	bl	800878c <InfraredPD_manager_get_version>

  DWT_Init();
 8006ca0:	f000 f9ce 	bl	8007040 <DWT_Init>

  BSP_LED_On(LED2);
 8006ca4:	2000      	movs	r0, #0
 8006ca6:	f7fb fb0b 	bl	80022c0 <BSP_LED_On>
  HAL_Delay(500);
 8006caa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8006cae:	f7fb fcc9 	bl	8002644 <HAL_Delay>
  BSP_LED_Off(LED2);
 8006cb2:	2000      	movs	r0, #0
 8006cb4:	f7fb fb1a 	bl	80022ec <BSP_LED_Off>

  /* Start receiving messages via DMA */
  UART_StartReceiveMsg();
 8006cb8:	f000 fae6 	bl	8007288 <UART_StartReceiveMsg>
}
 8006cbc:	bf00      	nop
 8006cbe:	bd80      	pop	{r7, pc}
 8006cc0:	20000448 	.word	0x20000448
 8006cc4:	2000044a 	.word	0x2000044a
 8006cc8:	2000044c 	.word	0x2000044c
 8006ccc:	2000044d 	.word	0x2000044d
 8006cd0:	2000044e 	.word	0x2000044e
 8006cd4:	20000294 	.word	0x20000294
 8006cd8:	20000270 	.word	0x20000270

08006cdc <MX_PresenceDetection_Process>:
/**
  * @brief  Process of the application
  * @retval None
  */
static void MX_PresenceDetection_Process(void)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	af00      	add	r7, sp, #0
  static TMsg msg_dat;
  static TMsg msg_cmd;

  if (UART_ReceivedMSG((TMsg *)&msg_cmd) == 1)
 8006ce0:	482d      	ldr	r0, [pc, #180]	; (8006d98 <MX_PresenceDetection_Process+0xbc>)
 8006ce2:	f000 f9ff 	bl	80070e4 <UART_ReceivedMSG>
 8006ce6:	4603      	mov	r3, r0
 8006ce8:	2b01      	cmp	r3, #1
 8006cea:	d106      	bne.n	8006cfa <MX_PresenceDetection_Process+0x1e>
  {
    if (msg_cmd.Data[0] == DEV_ADDR)
 8006cec:	4b2a      	ldr	r3, [pc, #168]	; (8006d98 <MX_PresenceDetection_Process+0xbc>)
 8006cee:	791b      	ldrb	r3, [r3, #4]
 8006cf0:	2b32      	cmp	r3, #50	; 0x32
 8006cf2:	d102      	bne.n	8006cfa <MX_PresenceDetection_Process+0x1e>
    {
      (void)HandleMSG((TMsg *)&msg_cmd);
 8006cf4:	4828      	ldr	r0, [pc, #160]	; (8006d98 <MX_PresenceDetection_Process+0xbc>)
 8006cf6:	f001 f8fb 	bl	8007ef0 <HandleMSG>
    }
  }

  if (SensorReadRequest == 1U)
 8006cfa:	4b28      	ldr	r3, [pc, #160]	; (8006d9c <MX_PresenceDetection_Process+0xc0>)
 8006cfc:	781b      	ldrb	r3, [r3, #0]
 8006cfe:	b2db      	uxtb	r3, r3
 8006d00:	2b01      	cmp	r3, #1
 8006d02:	d146      	bne.n	8006d92 <MX_PresenceDetection_Process+0xb6>
  {
    SensorReadRequest = 0;
 8006d04:	4b25      	ldr	r3, [pc, #148]	; (8006d9c <MX_PresenceDetection_Process+0xc0>)
 8006d06:	2200      	movs	r2, #0
 8006d08:	701a      	strb	r2, [r3, #0]

    /* Acquire data from enabled sensors and fill Msg stream */
    RTC_Handler(&msg_dat);
 8006d0a:	4825      	ldr	r0, [pc, #148]	; (8006da0 <MX_PresenceDetection_Process+0xc4>)
 8006d0c:	f000 f86a 	bl	8006de4 <RTC_Handler>
    Infrared_Sensor_Handler(&msg_dat);
 8006d10:	4823      	ldr	r0, [pc, #140]	; (8006da0 <MX_PresenceDetection_Process+0xc4>)
 8006d12:	f000 f933 	bl	8006f7c <Infrared_Sensor_Handler>

    if (DiscardSamples < 1U)
 8006d16:	4b23      	ldr	r3, [pc, #140]	; (8006da4 <MX_PresenceDetection_Process+0xc8>)
 8006d18:	781b      	ldrb	r3, [r3, #0]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d102      	bne.n	8006d24 <MX_PresenceDetection_Process+0x48>
    {
      /* PresenceDetection specific part */
      PD_Data_Handler(&msg_dat);
 8006d1e:	4820      	ldr	r0, [pc, #128]	; (8006da0 <MX_PresenceDetection_Process+0xc4>)
 8006d20:	f000 f8d4 	bl	8006ecc <PD_Data_Handler>
    }

    /* Send data stream */
    INIT_STREAMING_HEADER(&msg_dat);
 8006d24:	481e      	ldr	r0, [pc, #120]	; (8006da0 <MX_PresenceDetection_Process+0xc4>)
 8006d26:	f001 f8c9 	bl	8007ebc <INIT_STREAMING_HEADER>
    msg_dat.Len = STREAMING_MSG_LENGTH;
 8006d2a:	4b1d      	ldr	r3, [pc, #116]	; (8006da0 <MX_PresenceDetection_Process+0xc4>)
 8006d2c:	221d      	movs	r2, #29
 8006d2e:	601a      	str	r2, [r3, #0]

    if (UseOfflineData == 1U)
 8006d30:	4b1d      	ldr	r3, [pc, #116]	; (8006da8 <MX_PresenceDetection_Process+0xcc>)
 8006d32:	781b      	ldrb	r3, [r3, #0]
 8006d34:	2b01      	cmp	r3, #1
 8006d36:	d11e      	bne.n	8006d76 <MX_PresenceDetection_Process+0x9a>
    {
      OfflineDataCount--;
 8006d38:	4b1c      	ldr	r3, [pc, #112]	; (8006dac <MX_PresenceDetection_Process+0xd0>)
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	3b01      	subs	r3, #1
 8006d3e:	4a1b      	ldr	r2, [pc, #108]	; (8006dac <MX_PresenceDetection_Process+0xd0>)
 8006d40:	6013      	str	r3, [r2, #0]
      if (OfflineDataCount < 0)
 8006d42:	4b1a      	ldr	r3, [pc, #104]	; (8006dac <MX_PresenceDetection_Process+0xd0>)
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	da02      	bge.n	8006d50 <MX_PresenceDetection_Process+0x74>
      {
        OfflineDataCount = 0;
 8006d4a:	4b18      	ldr	r3, [pc, #96]	; (8006dac <MX_PresenceDetection_Process+0xd0>)
 8006d4c:	2200      	movs	r2, #0
 8006d4e:	601a      	str	r2, [r3, #0]
      }

      OfflineDataReadIndex++;
 8006d50:	4b17      	ldr	r3, [pc, #92]	; (8006db0 <MX_PresenceDetection_Process+0xd4>)
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	3301      	adds	r3, #1
 8006d56:	4a16      	ldr	r2, [pc, #88]	; (8006db0 <MX_PresenceDetection_Process+0xd4>)
 8006d58:	6013      	str	r3, [r2, #0]
      if (OfflineDataReadIndex >= OFFLINE_DATA_SIZE)
 8006d5a:	4b15      	ldr	r3, [pc, #84]	; (8006db0 <MX_PresenceDetection_Process+0xd4>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	2b07      	cmp	r3, #7
 8006d60:	dd02      	ble.n	8006d68 <MX_PresenceDetection_Process+0x8c>
      {
        OfflineDataReadIndex = 0;
 8006d62:	4b13      	ldr	r3, [pc, #76]	; (8006db0 <MX_PresenceDetection_Process+0xd4>)
 8006d64:	2200      	movs	r2, #0
 8006d66:	601a      	str	r2, [r3, #0]
      }

      if (OfflineDataCount > 0)
 8006d68:	4b10      	ldr	r3, [pc, #64]	; (8006dac <MX_PresenceDetection_Process+0xd0>)
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	2b00      	cmp	r3, #0
 8006d6e:	dd02      	ble.n	8006d76 <MX_PresenceDetection_Process+0x9a>
      {
        SensorReadRequest = 1;
 8006d70:	4b0a      	ldr	r3, [pc, #40]	; (8006d9c <MX_PresenceDetection_Process+0xc0>)
 8006d72:	2201      	movs	r2, #1
 8006d74:	701a      	strb	r2, [r3, #0]
      }
    }

    if (DiscardSamples > 0U)
 8006d76:	4b0b      	ldr	r3, [pc, #44]	; (8006da4 <MX_PresenceDetection_Process+0xc8>)
 8006d78:	781b      	ldrb	r3, [r3, #0]
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d006      	beq.n	8006d8c <MX_PresenceDetection_Process+0xb0>
    {
      DiscardSamples--;
 8006d7e:	4b09      	ldr	r3, [pc, #36]	; (8006da4 <MX_PresenceDetection_Process+0xc8>)
 8006d80:	781b      	ldrb	r3, [r3, #0]
 8006d82:	3b01      	subs	r3, #1
 8006d84:	b2da      	uxtb	r2, r3
 8006d86:	4b07      	ldr	r3, [pc, #28]	; (8006da4 <MX_PresenceDetection_Process+0xc8>)
 8006d88:	701a      	strb	r2, [r3, #0]
    else
    {
      UART_SendMsg(&msg_dat);
    }
  }
}
 8006d8a:	e002      	b.n	8006d92 <MX_PresenceDetection_Process+0xb6>
      UART_SendMsg(&msg_dat);
 8006d8c:	4804      	ldr	r0, [pc, #16]	; (8006da0 <MX_PresenceDetection_Process+0xc4>)
 8006d8e:	f000 fa5f 	bl	8007250 <UART_SendMsg>
}
 8006d92:	bf00      	nop
 8006d94:	bd80      	pop	{r7, pc}
 8006d96:	bf00      	nop
 8006d98:	20000458 	.word	0x20000458
 8006d9c:	20000298 	.word	0x20000298
 8006da0:	2000055c 	.word	0x2000055c
 8006da4:	20000450 	.word	0x20000450
 8006da8:	20000299 	.word	0x20000299
 8006dac:	20000444 	.word	0x20000444
 8006db0:	2000043c 	.word	0x2000043c

08006db4 <Init_Sensors>:
  * @brief  Initialize all sensors
  * @param  None
  * @retval None
  */
static void Init_Sensors(void)
{
 8006db4:	b580      	push	{r7, lr}
 8006db6:	af00      	add	r7, sp, #0
  BSP_SENSOR_ACC_Init();
 8006db8:	f000 ff82 	bl	8007cc0 <BSP_SENSOR_ACC_Init>
  BSP_SENSOR_GYR_Init();
 8006dbc:	f000 ff87 	bl	8007cce <BSP_SENSOR_GYR_Init>
  BSP_SENSOR_MAG_Init();
 8006dc0:	f000 ff8c 	bl	8007cdc <BSP_SENSOR_MAG_Init>
  BSP_SENSOR_PRESS_Init();
 8006dc4:	f000 ff91 	bl	8007cea <BSP_SENSOR_PRESS_Init>
  BSP_SENSOR_TEMP_Init();
 8006dc8:	f000 ff96 	bl	8007cf8 <BSP_SENSOR_TEMP_Init>
  BSP_SENSOR_HUM_Init();
 8006dcc:	f000 ff9c 	bl	8007d08 <BSP_SENSOR_HUM_Init>

  BSP_SENSOR_TEMP_SetAvgTmos(AVG_TMOS);
 8006dd0:	2020      	movs	r0, #32
 8006dd2:	f001 f829 	bl	8007e28 <BSP_SENSOR_TEMP_SetAvgTmos>
  BSP_SENSOR_TEMP_SetOutputDataRate(TEMP_ODR);
 8006dd6:	eeb3 0a0e 	vmov.f32	s0, #62	; 0x41f00000  30.0
 8006dda:	f000 fff2 	bl	8007dc2 <BSP_SENSOR_TEMP_SetOutputDataRate>
}
 8006dde:	bf00      	nop
 8006de0:	bd80      	pop	{r7, pc}
	...

08006de4 <RTC_Handler>:
  * @brief  Handles the time+date getting/sending
  * @param  Msg the time+date part of the stream
  * @retval None
  */
static void RTC_Handler(TMsg *Msg)
{
 8006de4:	b580      	push	{r7, lr}
 8006de6:	b08c      	sub	sp, #48	; 0x30
 8006de8:	af00      	add	r7, sp, #0
 8006dea:	6078      	str	r0, [r7, #4]
  uint8_t sub_sec = 0;
 8006dec:	2300      	movs	r3, #0
 8006dee:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  RTC_DateTypeDef sdatestructureget;
  RTC_TimeTypeDef stimestructure;
  uint32_t ans_uint32;
  int32_t ans_int32;
  uint32_t RtcSynchPrediv = hrtc.Init.SynchPrediv;
 8006df2:	4b32      	ldr	r3, [pc, #200]	; (8006ebc <RTC_Handler+0xd8>)
 8006df4:	68db      	ldr	r3, [r3, #12]
 8006df6:	62bb      	str	r3, [r7, #40]	; 0x28

  if (UseOfflineData == 1)
 8006df8:	4b31      	ldr	r3, [pc, #196]	; (8006ec0 <RTC_Handler+0xdc>)
 8006dfa:	781b      	ldrb	r3, [r3, #0]
 8006dfc:	2b01      	cmp	r3, #1
 8006dfe:	d12b      	bne.n	8006e58 <RTC_Handler+0x74>
  {
    Msg->Data[3] = (uint8_t)OfflineData[OfflineDataReadIndex].hours;
 8006e00:	4b30      	ldr	r3, [pc, #192]	; (8006ec4 <RTC_Handler+0xe0>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	4a30      	ldr	r2, [pc, #192]	; (8006ec8 <RTC_Handler+0xe4>)
 8006e06:	2134      	movs	r1, #52	; 0x34
 8006e08:	fb01 f303 	mul.w	r3, r1, r3
 8006e0c:	4413      	add	r3, r2
 8006e0e:	781a      	ldrb	r2, [r3, #0]
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	71da      	strb	r2, [r3, #7]
    Msg->Data[4] = (uint8_t)OfflineData[OfflineDataReadIndex].minutes;
 8006e14:	4b2b      	ldr	r3, [pc, #172]	; (8006ec4 <RTC_Handler+0xe0>)
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4a2b      	ldr	r2, [pc, #172]	; (8006ec8 <RTC_Handler+0xe4>)
 8006e1a:	2134      	movs	r1, #52	; 0x34
 8006e1c:	fb01 f303 	mul.w	r3, r1, r3
 8006e20:	4413      	add	r3, r2
 8006e22:	3301      	adds	r3, #1
 8006e24:	781a      	ldrb	r2, [r3, #0]
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	721a      	strb	r2, [r3, #8]
    Msg->Data[5] = (uint8_t)OfflineData[OfflineDataReadIndex].seconds;
 8006e2a:	4b26      	ldr	r3, [pc, #152]	; (8006ec4 <RTC_Handler+0xe0>)
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	4a26      	ldr	r2, [pc, #152]	; (8006ec8 <RTC_Handler+0xe4>)
 8006e30:	2134      	movs	r1, #52	; 0x34
 8006e32:	fb01 f303 	mul.w	r3, r1, r3
 8006e36:	4413      	add	r3, r2
 8006e38:	3302      	adds	r3, #2
 8006e3a:	781a      	ldrb	r2, [r3, #0]
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	725a      	strb	r2, [r3, #9]
    Msg->Data[6] = (uint8_t)OfflineData[OfflineDataReadIndex].subsec;
 8006e40:	4b20      	ldr	r3, [pc, #128]	; (8006ec4 <RTC_Handler+0xe0>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a20      	ldr	r2, [pc, #128]	; (8006ec8 <RTC_Handler+0xe4>)
 8006e46:	2134      	movs	r1, #52	; 0x34
 8006e48:	fb01 f303 	mul.w	r3, r1, r3
 8006e4c:	4413      	add	r3, r2
 8006e4e:	3303      	adds	r3, #3
 8006e50:	781a      	ldrb	r2, [r3, #0]
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	729a      	strb	r2, [r3, #10]
    Msg->Data[3] = (uint8_t)stimestructure.Hours;
    Msg->Data[4] = (uint8_t)stimestructure.Minutes;
    Msg->Data[5] = (uint8_t)stimestructure.Seconds;
    Msg->Data[6] = sub_sec;
  }
}
 8006e56:	e02d      	b.n	8006eb4 <RTC_Handler+0xd0>
    (void)HAL_RTC_GetTime(&hrtc, &stimestructure, FORMAT_BIN);
 8006e58:	f107 0308 	add.w	r3, r7, #8
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	4619      	mov	r1, r3
 8006e60:	4816      	ldr	r0, [pc, #88]	; (8006ebc <RTC_Handler+0xd8>)
 8006e62:	f7fe fa58 	bl	8005316 <HAL_RTC_GetTime>
    (void)HAL_RTC_GetDate(&hrtc, &sdatestructureget, FORMAT_BIN);
 8006e66:	f107 031c 	add.w	r3, r7, #28
 8006e6a:	2200      	movs	r2, #0
 8006e6c:	4619      	mov	r1, r3
 8006e6e:	4813      	ldr	r0, [pc, #76]	; (8006ebc <RTC_Handler+0xd8>)
 8006e70:	f7fe fb33 	bl	80054da <HAL_RTC_GetDate>
    ans_int32 = (RtcSynchPrediv - (int32_t)stimestructure.SubSeconds) * 100;
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006e78:	1ad3      	subs	r3, r2, r3
 8006e7a:	2264      	movs	r2, #100	; 0x64
 8006e7c:	fb02 f303 	mul.w	r3, r2, r3
 8006e80:	627b      	str	r3, [r7, #36]	; 0x24
    ans_int32 /= RtcSynchPrediv + 1;
 8006e82:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006e84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e86:	3301      	adds	r3, #1
 8006e88:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e8c:	627b      	str	r3, [r7, #36]	; 0x24
    ans_uint32 = (uint32_t)ans_int32 & 0xFFU;
 8006e8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006e90:	b2db      	uxtb	r3, r3
 8006e92:	623b      	str	r3, [r7, #32]
    sub_sec = (uint8_t)ans_uint32;
 8006e94:	6a3b      	ldr	r3, [r7, #32]
 8006e96:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    Msg->Data[3] = (uint8_t)stimestructure.Hours;
 8006e9a:	7a3a      	ldrb	r2, [r7, #8]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	71da      	strb	r2, [r3, #7]
    Msg->Data[4] = (uint8_t)stimestructure.Minutes;
 8006ea0:	7a7a      	ldrb	r2, [r7, #9]
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	721a      	strb	r2, [r3, #8]
    Msg->Data[5] = (uint8_t)stimestructure.Seconds;
 8006ea6:	7aba      	ldrb	r2, [r7, #10]
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	725a      	strb	r2, [r3, #9]
    Msg->Data[6] = sub_sec;
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8006eb2:	729a      	strb	r2, [r3, #10]
}
 8006eb4:	bf00      	nop
 8006eb6:	3730      	adds	r7, #48	; 0x30
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}
 8006ebc:	200000f8 	.word	0x200000f8
 8006ec0:	20000299 	.word	0x20000299
 8006ec4:	2000043c 	.word	0x2000043c
 8006ec8:	2000029c 	.word	0x2000029c

08006ecc <PD_Data_Handler>:
  * @brief  Presence Detection data handler
  * @param  Msg the Presence Detection data part of the stream
  * @retval None
  */
static void PD_Data_Handler(TMsg *Msg)
{
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b084      	sub	sp, #16
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  uint32_t elapsed_time_us = 0U;
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	60fb      	str	r3, [r7, #12]
  IPD_input_t data_in = {.t_amb = 0, .t_obj = 0};
 8006ed8:	2300      	movs	r3, #0
 8006eda:	813b      	strh	r3, [r7, #8]
 8006edc:	2300      	movs	r3, #0
 8006ede:	817b      	strh	r3, [r7, #10]
  static IPD_output_t data_out;

  if ((SensorsEnabled & TEMPERATURE_SENSOR) == TEMPERATURE_SENSOR)
 8006ee0:	4b22      	ldr	r3, [pc, #136]	; (8006f6c <PD_Data_Handler+0xa0>)
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f003 0302 	and.w	r3, r3, #2
 8006ee8:	2b02      	cmp	r3, #2
 8006eea:	d13b      	bne.n	8006f64 <PD_Data_Handler+0x98>
  {
    /* Fill input data */
    data_in.t_amb = TAmbRaw;
 8006eec:	4b20      	ldr	r3, [pc, #128]	; (8006f70 <PD_Data_Handler+0xa4>)
 8006eee:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ef2:	813b      	strh	r3, [r7, #8]
    data_in.t_obj = TObjRaw;
 8006ef4:	4b1f      	ldr	r3, [pc, #124]	; (8006f74 <PD_Data_Handler+0xa8>)
 8006ef6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006efa:	817b      	strh	r3, [r7, #10]

    /* Run Presence Detection algorithm */
    BSP_LED_On(LED2);
 8006efc:	2000      	movs	r0, #0
 8006efe:	f7fb f9df 	bl	80022c0 <BSP_LED_On>
    DWT_Start();
 8006f02:	f000 f8b5 	bl	8007070 <DWT_Start>
    InfraredPD_manager_run(&data_in, &data_out);
 8006f06:	f107 0308 	add.w	r3, r7, #8
 8006f0a:	491b      	ldr	r1, [pc, #108]	; (8006f78 <PD_Data_Handler+0xac>)
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	f001 fc2b 	bl	8008768 <InfraredPD_manager_run>
    elapsed_time_us = DWT_Stop();
 8006f12:	f000 f8bf 	bl	8007094 <DWT_Stop>
 8006f16:	60f8      	str	r0, [r7, #12]
    BSP_LED_Off(LED2);
 8006f18:	2000      	movs	r0, #0
 8006f1a:	f7fb f9e7 	bl	80022ec <BSP_LED_Off>

    Serialize_s32(&Msg->Data[15], (int32_t)data_out.t_obj_comp, 4);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	3313      	adds	r3, #19
 8006f22:	4a15      	ldr	r2, [pc, #84]	; (8006f78 <PD_Data_Handler+0xac>)
 8006f24:	f9b2 2000 	ldrsh.w	r2, [r2]
 8006f28:	4611      	mov	r1, r2
 8006f2a:	2204      	movs	r2, #4
 8006f2c:	4618      	mov	r0, r3
 8006f2e:	f001 fd37 	bl	80089a0 <Serialize_s32>
    Serialize_s32(&Msg->Data[19], (int32_t)data_out.t_obj_change, 4);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	3317      	adds	r3, #23
 8006f36:	4a10      	ldr	r2, [pc, #64]	; (8006f78 <PD_Data_Handler+0xac>)
 8006f38:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8006f3c:	4611      	mov	r1, r2
 8006f3e:	2204      	movs	r2, #4
 8006f40:	4618      	mov	r0, r3
 8006f42:	f001 fd2d 	bl	80089a0 <Serialize_s32>
    Msg->Data[23] = (uint8_t)data_out.mot_flag;
 8006f46:	4b0c      	ldr	r3, [pc, #48]	; (8006f78 <PD_Data_Handler+0xac>)
 8006f48:	791a      	ldrb	r2, [r3, #4]
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	76da      	strb	r2, [r3, #27]
    Msg->Data[24] = (uint8_t)data_out.pres_flag;
 8006f4e:	4b0a      	ldr	r3, [pc, #40]	; (8006f78 <PD_Data_Handler+0xac>)
 8006f50:	795a      	ldrb	r2, [r3, #5]
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	771a      	strb	r2, [r3, #28]

    Serialize_s32(&Msg->Data[25], (int32_t)elapsed_time_us, 4);
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	331d      	adds	r3, #29
 8006f5a:	68f9      	ldr	r1, [r7, #12]
 8006f5c:	2204      	movs	r2, #4
 8006f5e:	4618      	mov	r0, r3
 8006f60:	f001 fd1e 	bl	80089a0 <Serialize_s32>
  }
}
 8006f64:	bf00      	nop
 8006f66:	3710      	adds	r7, #16
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}
 8006f6c:	2000026c 	.word	0x2000026c
 8006f70:	20000452 	.word	0x20000452
 8006f74:	20000454 	.word	0x20000454
 8006f78:	20000660 	.word	0x20000660

08006f7c <Infrared_Sensor_Handler>:
  * @brief  Handles the Infrared data getting/sending
  * @param  Msg the IR part of the stream
  * @retval None
  */
static void Infrared_Sensor_Handler(TMsg *Msg)
{
 8006f7c:	b580      	push	{r7, lr}
 8006f7e:	b082      	sub	sp, #8
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	6078      	str	r0, [r7, #4]
  if ((SensorsEnabled & TEMPERATURE_SENSOR) == TEMPERATURE_SENSOR)
 8006f84:	4b11      	ldr	r3, [pc, #68]	; (8006fcc <Infrared_Sensor_Handler+0x50>)
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	f003 0302 	and.w	r3, r3, #2
 8006f8c:	2b02      	cmp	r3, #2
 8006f8e:	d119      	bne.n	8006fc4 <Infrared_Sensor_Handler+0x48>
  {
    BSP_SENSOR_TEMP_GetTAmbRaw(&TAmbRaw);
 8006f90:	480f      	ldr	r0, [pc, #60]	; (8006fd0 <Infrared_Sensor_Handler+0x54>)
 8006f92:	f000 ff25 	bl	8007de0 <BSP_SENSOR_TEMP_GetTAmbRaw>
    BSP_SENSOR_TEMP_GetTObjRaw(&TObjRaw);
 8006f96:	480f      	ldr	r0, [pc, #60]	; (8006fd4 <Infrared_Sensor_Handler+0x58>)
 8006f98:	f000 ff2e 	bl	8007df8 <BSP_SENSOR_TEMP_GetTObjRaw>

    Serialize_s32(&Msg->Data[7], (int32_t)TAmbRaw, 4);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	330b      	adds	r3, #11
 8006fa0:	4a0b      	ldr	r2, [pc, #44]	; (8006fd0 <Infrared_Sensor_Handler+0x54>)
 8006fa2:	f9b2 2000 	ldrsh.w	r2, [r2]
 8006fa6:	4611      	mov	r1, r2
 8006fa8:	2204      	movs	r2, #4
 8006faa:	4618      	mov	r0, r3
 8006fac:	f001 fcf8 	bl	80089a0 <Serialize_s32>
    Serialize_s32(&Msg->Data[11], (int32_t)TObjRaw, 4);
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	330f      	adds	r3, #15
 8006fb4:	4a07      	ldr	r2, [pc, #28]	; (8006fd4 <Infrared_Sensor_Handler+0x58>)
 8006fb6:	f9b2 2000 	ldrsh.w	r2, [r2]
 8006fba:	4611      	mov	r1, r2
 8006fbc:	2204      	movs	r2, #4
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f001 fcee 	bl	80089a0 <Serialize_s32>
  }
}
 8006fc4:	bf00      	nop
 8006fc6:	3708      	adds	r7, #8
 8006fc8:	46bd      	mov	sp, r7
 8006fca:	bd80      	pop	{r7, pc}
 8006fcc:	2000026c 	.word	0x2000026c
 8006fd0:	20000452 	.word	0x20000452
 8006fd4:	20000454 	.word	0x20000454

08006fd8 <TIM_Config>:
  * @brief  Timer configuration
  * @param  Freq the desired Timer frequency
  * @retval None
  */
static void TIM_Config(uint32_t Freq)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b086      	sub	sp, #24
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  const uint32_t tim_counter_clock = 2000; /* TIM counter clock 2 kHz */
 8006fe0:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8006fe4:	617b      	str	r3, [r7, #20]
  uint32_t prescaler_value = (uint32_t)((SystemCoreClock / tim_counter_clock) - 1);
 8006fe6:	4b14      	ldr	r3, [pc, #80]	; (8007038 <TIM_Config+0x60>)
 8006fe8:	681a      	ldr	r2, [r3, #0]
 8006fea:	697b      	ldr	r3, [r7, #20]
 8006fec:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ff0:	3b01      	subs	r3, #1
 8006ff2:	613b      	str	r3, [r7, #16]
  uint32_t period = (tim_counter_clock / Freq) - 1;
 8006ff4:	697a      	ldr	r2, [r7, #20]
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ffc:	3b01      	subs	r3, #1
 8006ffe:	60fb      	str	r3, [r7, #12]

  BSP_IP_TIM_Handle.Init.Prescaler = prescaler_value;
 8007000:	4a0e      	ldr	r2, [pc, #56]	; (800703c <TIM_Config+0x64>)
 8007002:	693b      	ldr	r3, [r7, #16]
 8007004:	6053      	str	r3, [r2, #4]
  BSP_IP_TIM_Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007006:	4b0d      	ldr	r3, [pc, #52]	; (800703c <TIM_Config+0x64>)
 8007008:	2200      	movs	r2, #0
 800700a:	609a      	str	r2, [r3, #8]
  BSP_IP_TIM_Handle.Init.Period = period;
 800700c:	4a0b      	ldr	r2, [pc, #44]	; (800703c <TIM_Config+0x64>)
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	60d3      	str	r3, [r2, #12]
  BSP_IP_TIM_Handle.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007012:	4b0a      	ldr	r3, [pc, #40]	; (800703c <TIM_Config+0x64>)
 8007014:	2200      	movs	r2, #0
 8007016:	611a      	str	r2, [r3, #16]
  BSP_IP_TIM_Handle.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007018:	4b08      	ldr	r3, [pc, #32]	; (800703c <TIM_Config+0x64>)
 800701a:	2200      	movs	r2, #0
 800701c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&BSP_IP_TIM_Handle) != HAL_OK)
 800701e:	4807      	ldr	r0, [pc, #28]	; (800703c <TIM_Config+0x64>)
 8007020:	f7fe fb68 	bl	80056f4 <HAL_TIM_Base_Init>
 8007024:	4603      	mov	r3, r0
 8007026:	2b00      	cmp	r3, #0
 8007028:	d001      	beq.n	800702e <TIM_Config+0x56>
  {
    Error_Handler();
 800702a:	f7f9 ff99 	bl	8000f60 <Error_Handler>
  }
}
 800702e:	bf00      	nop
 8007030:	3718      	adds	r7, #24
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}
 8007036:	bf00      	nop
 8007038:	20000000 	.word	0x20000000
 800703c:	20000118 	.word	0x20000118

08007040 <DWT_Init>:
  * @brief  Initialize DWT register for counting clock cycles purpose
  * @param  None
  * @retval None
  */
static void DWT_Init(void)
{
 8007040:	b480      	push	{r7}
 8007042:	af00      	add	r7, sp, #0
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 8007044:	4b08      	ldr	r3, [pc, #32]	; (8007068 <DWT_Init+0x28>)
 8007046:	68db      	ldr	r3, [r3, #12]
 8007048:	4a07      	ldr	r2, [pc, #28]	; (8007068 <DWT_Init+0x28>)
 800704a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800704e:	60d3      	str	r3, [r2, #12]
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; /* Disable counter */
 8007050:	4b06      	ldr	r3, [pc, #24]	; (800706c <DWT_Init+0x2c>)
 8007052:	681b      	ldr	r3, [r3, #0]
 8007054:	4a05      	ldr	r2, [pc, #20]	; (800706c <DWT_Init+0x2c>)
 8007056:	f023 0301 	bic.w	r3, r3, #1
 800705a:	6013      	str	r3, [r2, #0]
}
 800705c:	bf00      	nop
 800705e:	46bd      	mov	sp, r7
 8007060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007064:	4770      	bx	lr
 8007066:	bf00      	nop
 8007068:	e000edf0 	.word	0xe000edf0
 800706c:	e0001000 	.word	0xe0001000

08007070 <DWT_Start>:
  * @brief  Start counting clock cycles
  * @param  None
  * @retval None
  */
static void DWT_Start(void)
{
 8007070:	b480      	push	{r7}
 8007072:	af00      	add	r7, sp, #0
  DWT->CYCCNT = 0; /* Clear count of clock cycles */
 8007074:	4b06      	ldr	r3, [pc, #24]	; (8007090 <DWT_Start+0x20>)
 8007076:	2200      	movs	r2, #0
 8007078:	605a      	str	r2, [r3, #4]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk; /* Enable counter */
 800707a:	4b05      	ldr	r3, [pc, #20]	; (8007090 <DWT_Start+0x20>)
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	4a04      	ldr	r2, [pc, #16]	; (8007090 <DWT_Start+0x20>)
 8007080:	f043 0301 	orr.w	r3, r3, #1
 8007084:	6013      	str	r3, [r2, #0]
}
 8007086:	bf00      	nop
 8007088:	46bd      	mov	sp, r7
 800708a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800708e:	4770      	bx	lr
 8007090:	e0001000 	.word	0xe0001000

08007094 <DWT_Stop>:
  * @brief  Stop counting clock cycles and calculate elapsed time in [us]
  * @param  None
  * @retval Elapsed time in [us]
  */
static uint32_t DWT_Stop(void)
{
 8007094:	b480      	push	{r7}
 8007096:	b083      	sub	sp, #12
 8007098:	af00      	add	r7, sp, #0
  volatile uint32_t cycles_count = 0U;
 800709a:	2300      	movs	r3, #0
 800709c:	603b      	str	r3, [r7, #0]
  uint32_t system_core_clock_mhz = 0U;
 800709e:	2300      	movs	r3, #0
 80070a0:	607b      	str	r3, [r7, #4]

  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; /* Disable counter */
 80070a2:	4b0d      	ldr	r3, [pc, #52]	; (80070d8 <DWT_Stop+0x44>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a0c      	ldr	r2, [pc, #48]	; (80070d8 <DWT_Stop+0x44>)
 80070a8:	f023 0301 	bic.w	r3, r3, #1
 80070ac:	6013      	str	r3, [r2, #0]
  cycles_count = DWT->CYCCNT; /* Read count of clock cycles */
 80070ae:	4b0a      	ldr	r3, [pc, #40]	; (80070d8 <DWT_Stop+0x44>)
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	603b      	str	r3, [r7, #0]

  /* Calculate elapsed time in [us] */
  system_core_clock_mhz = SystemCoreClock / 1000000U;
 80070b4:	4b09      	ldr	r3, [pc, #36]	; (80070dc <DWT_Stop+0x48>)
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	4a09      	ldr	r2, [pc, #36]	; (80070e0 <DWT_Stop+0x4c>)
 80070ba:	fba2 2303 	umull	r2, r3, r2, r3
 80070be:	0c9b      	lsrs	r3, r3, #18
 80070c0:	607b      	str	r3, [r7, #4]
  return cycles_count / system_core_clock_mhz;
 80070c2:	683a      	ldr	r2, [r7, #0]
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80070ca:	4618      	mov	r0, r3
 80070cc:	370c      	adds	r7, #12
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr
 80070d6:	bf00      	nop
 80070d8:	e0001000 	.word	0xe0001000
 80070dc:	20000000 	.word	0x20000000
 80070e0:	431bde83 	.word	0x431bde83

080070e4 <UART_ReceivedMSG>:
  * @brief  Check if a message is received via UART
  * @param  Msg the pointer to the message to be received
  * @retval 1 if a complete message is found, 0 otherwise
  */
int UART_ReceivedMSG(TMsg *Msg)
{
 80070e4:	b580      	push	{r7, lr}
 80070e6:	b08a      	sub	sp, #40	; 0x28
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  uint16_t i, j, k, j2;
  uint16_t dma_counter, length;
  uint8_t data;
  uint16_t source = 0;
 80070ec:	2300      	movs	r3, #0
 80070ee:	83fb      	strh	r3, [r7, #30]
  uint8_t inc;

  if (Get_DMA_Flag_Status(hcom_uart[COM1].hdmarx) == (uint32_t)RESET)
 80070f0:	4b54      	ldr	r3, [pc, #336]	; (8007244 <UART_ReceivedMSG+0x160>)
 80070f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070f4:	4618      	mov	r0, r3
 80070f6:	f000 f8df 	bl	80072b8 <Get_DMA_Flag_Status>
 80070fa:	4603      	mov	r3, r0
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	f040 809c 	bne.w	800723a <UART_ReceivedMSG+0x156>
  {
    dma_counter = (uint16_t)UART_RxBufferSize - (uint16_t)Get_DMA_Counter(hcom_uart[COM1].hdmarx);
 8007102:	4b50      	ldr	r3, [pc, #320]	; (8007244 <UART_ReceivedMSG+0x160>)
 8007104:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007106:	4618      	mov	r0, r3
 8007108:	f000 fab8 	bl	800767c <Get_DMA_Counter>
 800710c:	4603      	mov	r3, r0
 800710e:	b29b      	uxth	r3, r3
 8007110:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8007114:	83bb      	strh	r3, [r7, #28]

    if (dma_counter >= UartEngine.StartOfMsg)
 8007116:	4b4c      	ldr	r3, [pc, #304]	; (8007248 <UART_ReceivedMSG+0x164>)
 8007118:	889b      	ldrh	r3, [r3, #4]
 800711a:	8bba      	ldrh	r2, [r7, #28]
 800711c:	429a      	cmp	r2, r3
 800711e:	d305      	bcc.n	800712c <UART_ReceivedMSG+0x48>
    {
      length = dma_counter - UartEngine.StartOfMsg;
 8007120:	4b49      	ldr	r3, [pc, #292]	; (8007248 <UART_ReceivedMSG+0x164>)
 8007122:	889b      	ldrh	r3, [r3, #4]
 8007124:	8bba      	ldrh	r2, [r7, #28]
 8007126:	1ad3      	subs	r3, r2, r3
 8007128:	843b      	strh	r3, [r7, #32]
 800712a:	e007      	b.n	800713c <UART_ReceivedMSG+0x58>
    }
    else
    {
      length = (uint16_t)UART_RxBufferSize + dma_counter - UartEngine.StartOfMsg;
 800712c:	4b46      	ldr	r3, [pc, #280]	; (8007248 <UART_ReceivedMSG+0x164>)
 800712e:	889b      	ldrh	r3, [r3, #4]
 8007130:	8bba      	ldrh	r2, [r7, #28]
 8007132:	1ad3      	subs	r3, r2, r3
 8007134:	b29b      	uxth	r3, r3
 8007136:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800713a:	843b      	strh	r3, [r7, #32]
    }

    j = UartEngine.StartOfMsg;
 800713c:	4b42      	ldr	r3, [pc, #264]	; (8007248 <UART_ReceivedMSG+0x164>)
 800713e:	889b      	ldrh	r3, [r3, #4]
 8007140:	84bb      	strh	r3, [r7, #36]	; 0x24

    for (k = 0; k < length; k++)
 8007142:	2300      	movs	r3, #0
 8007144:	847b      	strh	r3, [r7, #34]	; 0x22
 8007146:	e06d      	b.n	8007224 <UART_ReceivedMSG+0x140>
    {
      data = UartRxBuffer[j];
 8007148:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800714a:	4a40      	ldr	r2, [pc, #256]	; (800724c <UART_ReceivedMSG+0x168>)
 800714c:	5cd3      	ldrb	r3, [r2, r3]
 800714e:	76fb      	strb	r3, [r7, #27]
      j++;
 8007150:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007152:	3301      	adds	r3, #1
 8007154:	84bb      	strh	r3, [r7, #36]	; 0x24

      if (j >= (uint16_t)UART_RxBufferSize)
 8007156:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007158:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800715c:	d301      	bcc.n	8007162 <UART_ReceivedMSG+0x7e>
      {
        j = 0;
 800715e:	2300      	movs	r3, #0
 8007160:	84bb      	strh	r3, [r7, #36]	; 0x24
      }

      if (data == (uint8_t)TMsg_EOF)
 8007162:	7efb      	ldrb	r3, [r7, #27]
 8007164:	2bf0      	cmp	r3, #240	; 0xf0
 8007166:	d15a      	bne.n	800721e <UART_ReceivedMSG+0x13a>
      {
        j = UartEngine.StartOfMsg;
 8007168:	4b37      	ldr	r3, [pc, #220]	; (8007248 <UART_ReceivedMSG+0x164>)
 800716a:	889b      	ldrh	r3, [r3, #4]
 800716c:	84bb      	strh	r3, [r7, #36]	; 0x24

        for (i = 0; i < k; i += inc)
 800716e:	2300      	movs	r3, #0
 8007170:	84fb      	strh	r3, [r7, #38]	; 0x26
 8007172:	e03a      	b.n	80071ea <UART_ReceivedMSG+0x106>
        {
          uint8_t  Source0;
          uint8_t  Source1;
          uint8_t *Dest;

          j2 = (j + 1U) % (uint16_t)UART_RxBufferSize;
 8007174:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007176:	3301      	adds	r3, #1
 8007178:	b29b      	uxth	r3, r3
 800717a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800717e:	833b      	strh	r3, [r7, #24]

          if (source >= TMsg_MaxLen)
 8007180:	8bfb      	ldrh	r3, [r7, #30]
 8007182:	2bff      	cmp	r3, #255	; 0xff
 8007184:	d904      	bls.n	8007190 <UART_ReceivedMSG+0xac>
          {
            UartEngine.StartOfMsg = j;
 8007186:	4a30      	ldr	r2, [pc, #192]	; (8007248 <UART_ReceivedMSG+0x164>)
 8007188:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800718a:	8093      	strh	r3, [r2, #4]
            return 0;
 800718c:	2300      	movs	r3, #0
 800718e:	e055      	b.n	800723c <UART_ReceivedMSG+0x158>
          }

          Source0 = UartRxBuffer[j];
 8007190:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007192:	4a2e      	ldr	r2, [pc, #184]	; (800724c <UART_ReceivedMSG+0x168>)
 8007194:	5cd3      	ldrb	r3, [r2, r3]
 8007196:	75fb      	strb	r3, [r7, #23]
          Source1 = UartRxBuffer[j2];
 8007198:	8b3b      	ldrh	r3, [r7, #24]
 800719a:	4a2c      	ldr	r2, [pc, #176]	; (800724c <UART_ReceivedMSG+0x168>)
 800719c:	5cd3      	ldrb	r3, [r2, r3]
 800719e:	75bb      	strb	r3, [r7, #22]
          Dest    = &Msg->Data[source];
 80071a0:	8bfb      	ldrh	r3, [r7, #30]
 80071a2:	687a      	ldr	r2, [r7, #4]
 80071a4:	4413      	add	r3, r2
 80071a6:	3304      	adds	r3, #4
 80071a8:	613b      	str	r3, [r7, #16]

          inc = (uint8_t)ReverseByteStuffCopyByte2(Source0, Source1, Dest);
 80071aa:	7db9      	ldrb	r1, [r7, #22]
 80071ac:	7dfb      	ldrb	r3, [r7, #23]
 80071ae:	693a      	ldr	r2, [r7, #16]
 80071b0:	4618      	mov	r0, r3
 80071b2:	f001 fb54 	bl	800885e <ReverseByteStuffCopyByte2>
 80071b6:	4603      	mov	r3, r0
 80071b8:	73fb      	strb	r3, [r7, #15]

          if (inc == 0U)
 80071ba:	7bfb      	ldrb	r3, [r7, #15]
 80071bc:	2b00      	cmp	r3, #0
 80071be:	d104      	bne.n	80071ca <UART_ReceivedMSG+0xe6>
          {
            UartEngine.StartOfMsg = j2;
 80071c0:	4a21      	ldr	r2, [pc, #132]	; (8007248 <UART_ReceivedMSG+0x164>)
 80071c2:	8b3b      	ldrh	r3, [r7, #24]
 80071c4:	8093      	strh	r3, [r2, #4]
            return 0;
 80071c6:	2300      	movs	r3, #0
 80071c8:	e038      	b.n	800723c <UART_ReceivedMSG+0x158>
          }

          j = (j + inc) % (uint16_t)UART_RxBufferSize;
 80071ca:	7bfb      	ldrb	r3, [r7, #15]
 80071cc:	b29a      	uxth	r2, r3
 80071ce:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80071d0:	4413      	add	r3, r2
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80071d8:	84bb      	strh	r3, [r7, #36]	; 0x24
          source++;
 80071da:	8bfb      	ldrh	r3, [r7, #30]
 80071dc:	3301      	adds	r3, #1
 80071de:	83fb      	strh	r3, [r7, #30]
        for (i = 0; i < k; i += inc)
 80071e0:	7bfb      	ldrb	r3, [r7, #15]
 80071e2:	b29a      	uxth	r2, r3
 80071e4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80071e6:	4413      	add	r3, r2
 80071e8:	84fb      	strh	r3, [r7, #38]	; 0x26
 80071ea:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 80071ec:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80071ee:	429a      	cmp	r2, r3
 80071f0:	d3c0      	bcc.n	8007174 <UART_ReceivedMSG+0x90>
        }

        Msg->Len = source;
 80071f2:	8bfa      	ldrh	r2, [r7, #30]
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	601a      	str	r2, [r3, #0]
        j = (j + 1U) % (uint16_t)UART_RxBufferSize; /* skip TMsg_EOF */
 80071f8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80071fa:	3301      	adds	r3, #1
 80071fc:	b29b      	uxth	r3, r3
 80071fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007202:	84bb      	strh	r3, [r7, #36]	; 0x24
        UartEngine.StartOfMsg = j;
 8007204:	4a10      	ldr	r2, [pc, #64]	; (8007248 <UART_ReceivedMSG+0x164>)
 8007206:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007208:	8093      	strh	r3, [r2, #4]

        /* check message integrity */
        return (CHK_CheckAndRemove(Msg) != 0) ? 1 : 0;
 800720a:	6878      	ldr	r0, [r7, #4]
 800720c:	f001 fb78 	bl	8008900 <CHK_CheckAndRemove>
 8007210:	4603      	mov	r3, r0
 8007212:	2b00      	cmp	r3, #0
 8007214:	bf14      	ite	ne
 8007216:	2301      	movne	r3, #1
 8007218:	2300      	moveq	r3, #0
 800721a:	b2db      	uxtb	r3, r3
 800721c:	e00e      	b.n	800723c <UART_ReceivedMSG+0x158>
    for (k = 0; k < length; k++)
 800721e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8007220:	3301      	adds	r3, #1
 8007222:	847b      	strh	r3, [r7, #34]	; 0x22
 8007224:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8007226:	8c3b      	ldrh	r3, [r7, #32]
 8007228:	429a      	cmp	r2, r3
 800722a:	d38d      	bcc.n	8007148 <UART_ReceivedMSG+0x64>
      }
    }

    if (length > (uint16_t)Uart_Msg_Max_Size)
 800722c:	8c3b      	ldrh	r3, [r7, #32]
 800722e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007232:	d902      	bls.n	800723a <UART_ReceivedMSG+0x156>
    {
      UartEngine.StartOfMsg = dma_counter;
 8007234:	4a04      	ldr	r2, [pc, #16]	; (8007248 <UART_ReceivedMSG+0x164>)
 8007236:	8bbb      	ldrh	r3, [r7, #28]
 8007238:	8093      	strh	r3, [r2, #4]
    }
  }

  return 0;
 800723a:	2300      	movs	r3, #0
}
 800723c:	4618      	mov	r0, r3
 800723e:	3728      	adds	r7, #40	; 0x28
 8007240:	46bd      	mov	sp, r7
 8007242:	bd80      	pop	{r7, pc}
 8007244:	200001bc 	.word	0x200001bc
 8007248:	20000868 	.word	0x20000868
 800724c:	20000668 	.word	0x20000668

08007250 <UART_SendMsg>:
  * @brief  Send a message via UART
  * @param  Msg the pointer to the message to be sent
  * @retval None
  */
void UART_SendMsg(TMsg *Msg)
{
 8007250:	b580      	push	{r7, lr}
 8007252:	b084      	sub	sp, #16
 8007254:	af00      	add	r7, sp, #0
 8007256:	6078      	str	r0, [r7, #4]
  uint16_t count_out;

  CHK_ComputeAndAdd(Msg);
 8007258:	6878      	ldr	r0, [r7, #4]
 800725a:	f001 fb27 	bl	80088ac <CHK_ComputeAndAdd>

  /* MISRA C-2012 rule 11.8 violation for purpose */
  count_out = (uint16_t)ByteStuffCopy((uint8_t *)UartTxBuffer, Msg);
 800725e:	6879      	ldr	r1, [r7, #4]
 8007260:	4807      	ldr	r0, [pc, #28]	; (8007280 <UART_SendMsg+0x30>)
 8007262:	f001 face 	bl	8008802 <ByteStuffCopy>
 8007266:	4603      	mov	r3, r0
 8007268:	81fb      	strh	r3, [r7, #14]

  /* MISRA C-2012 rule 11.8 violation for purpose */
  (void)HAL_UART_Transmit(&hcom_uart[COM1], (uint8_t *)UartTxBuffer, count_out, 5000);
 800726a:	89fa      	ldrh	r2, [r7, #14]
 800726c:	f241 3388 	movw	r3, #5000	; 0x1388
 8007270:	4903      	ldr	r1, [pc, #12]	; (8007280 <UART_SendMsg+0x30>)
 8007272:	4804      	ldr	r0, [pc, #16]	; (8007284 <UART_SendMsg+0x34>)
 8007274:	f7fe ff00 	bl	8006078 <HAL_UART_Transmit>
}
 8007278:	bf00      	nop
 800727a:	3710      	adds	r7, #16
 800727c:	46bd      	mov	sp, r7
 800727e:	bd80      	pop	{r7, pc}
 8007280:	20000870 	.word	0x20000870
 8007284:	200001bc 	.word	0x200001bc

08007288 <UART_StartReceiveMsg>:
  * @brief  Start receiving messages via DMA
  * @param  None
  * @retval None
  */
void UART_StartReceiveMsg(void)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	af00      	add	r7, sp, #0
  hcom_uart[COM1].pRxBuffPtr = (uint8_t *)UartRxBuffer; /* MISRA C-2012 rule 11.8 violation for purpose */
 800728c:	4b08      	ldr	r3, [pc, #32]	; (80072b0 <UART_StartReceiveMsg+0x28>)
 800728e:	4a09      	ldr	r2, [pc, #36]	; (80072b4 <UART_StartReceiveMsg+0x2c>)
 8007290:	629a      	str	r2, [r3, #40]	; 0x28
  hcom_uart[COM1].RxXferSize = UART_RxBufferSize;
 8007292:	4b07      	ldr	r3, [pc, #28]	; (80072b0 <UART_StartReceiveMsg+0x28>)
 8007294:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007298:	859a      	strh	r2, [r3, #44]	; 0x2c
  hcom_uart[COM1].ErrorCode = (uint32_t)HAL_UART_ERROR_NONE;
 800729a:	4b05      	ldr	r3, [pc, #20]	; (80072b0 <UART_StartReceiveMsg+0x28>)
 800729c:	2200      	movs	r2, #0
 800729e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
     in the UART CR3 register */
  /* MISRA C-2012 rule 11.8 violation for purpose */
  (void)HAL_UART_Receive_DMA(&hcom_uart[COM1], (uint8_t *)UartRxBuffer, UART_RxBufferSize);
 80072a0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80072a4:	4903      	ldr	r1, [pc, #12]	; (80072b4 <UART_StartReceiveMsg+0x2c>)
 80072a6:	4802      	ldr	r0, [pc, #8]	; (80072b0 <UART_StartReceiveMsg+0x28>)
 80072a8:	f7fe ff71 	bl	800618e <HAL_UART_Receive_DMA>
}
 80072ac:	bf00      	nop
 80072ae:	bd80      	pop	{r7, pc}
 80072b0:	200001bc 	.word	0x200001bc
 80072b4:	20000668 	.word	0x20000668

080072b8 <Get_DMA_Flag_Status>:
  * @brief  Get the DMA Stream pending flags
  * @param  handle_dma DMA handle
  * @retval The state of FLAG (SET or RESET)
  */
static uint32_t Get_DMA_Flag_Status(DMA_HandleTypeDef *handle_dma)
{
 80072b8:	b480      	push	{r7}
 80072ba:	b083      	sub	sp, #12
 80072bc:	af00      	add	r7, sp, #0
 80072be:	6078      	str	r0, [r7, #4]
  return (__HAL_DMA_GET_FLAG(handle_dma, __HAL_DMA_GET_TE_FLAG_INDEX(handle_dma)));
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	461a      	mov	r2, r3
 80072c6:	4b8c      	ldr	r3, [pc, #560]	; (80074f8 <Get_DMA_Flag_Status+0x240>)
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d961      	bls.n	8007390 <Get_DMA_Flag_Status+0xd8>
 80072cc:	4b8b      	ldr	r3, [pc, #556]	; (80074fc <Get_DMA_Flag_Status+0x244>)
 80072ce:	685a      	ldr	r2, [r3, #4]
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	498a      	ldr	r1, [pc, #552]	; (8007500 <Get_DMA_Flag_Status+0x248>)
 80072d6:	428b      	cmp	r3, r1
 80072d8:	d057      	beq.n	800738a <Get_DMA_Flag_Status+0xd2>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4989      	ldr	r1, [pc, #548]	; (8007504 <Get_DMA_Flag_Status+0x24c>)
 80072e0:	428b      	cmp	r3, r1
 80072e2:	d050      	beq.n	8007386 <Get_DMA_Flag_Status+0xce>
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	4987      	ldr	r1, [pc, #540]	; (8007508 <Get_DMA_Flag_Status+0x250>)
 80072ea:	428b      	cmp	r3, r1
 80072ec:	d049      	beq.n	8007382 <Get_DMA_Flag_Status+0xca>
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	4986      	ldr	r1, [pc, #536]	; (800750c <Get_DMA_Flag_Status+0x254>)
 80072f4:	428b      	cmp	r3, r1
 80072f6:	d042      	beq.n	800737e <Get_DMA_Flag_Status+0xc6>
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	4984      	ldr	r1, [pc, #528]	; (8007510 <Get_DMA_Flag_Status+0x258>)
 80072fe:	428b      	cmp	r3, r1
 8007300:	d03a      	beq.n	8007378 <Get_DMA_Flag_Status+0xc0>
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	4983      	ldr	r1, [pc, #524]	; (8007514 <Get_DMA_Flag_Status+0x25c>)
 8007308:	428b      	cmp	r3, r1
 800730a:	d032      	beq.n	8007372 <Get_DMA_Flag_Status+0xba>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	681b      	ldr	r3, [r3, #0]
 8007310:	4981      	ldr	r1, [pc, #516]	; (8007518 <Get_DMA_Flag_Status+0x260>)
 8007312:	428b      	cmp	r3, r1
 8007314:	d02a      	beq.n	800736c <Get_DMA_Flag_Status+0xb4>
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	4980      	ldr	r1, [pc, #512]	; (800751c <Get_DMA_Flag_Status+0x264>)
 800731c:	428b      	cmp	r3, r1
 800731e:	d022      	beq.n	8007366 <Get_DMA_Flag_Status+0xae>
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	497e      	ldr	r1, [pc, #504]	; (8007520 <Get_DMA_Flag_Status+0x268>)
 8007326:	428b      	cmp	r3, r1
 8007328:	d01a      	beq.n	8007360 <Get_DMA_Flag_Status+0xa8>
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	497d      	ldr	r1, [pc, #500]	; (8007524 <Get_DMA_Flag_Status+0x26c>)
 8007330:	428b      	cmp	r3, r1
 8007332:	d012      	beq.n	800735a <Get_DMA_Flag_Status+0xa2>
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	497b      	ldr	r1, [pc, #492]	; (8007528 <Get_DMA_Flag_Status+0x270>)
 800733a:	428b      	cmp	r3, r1
 800733c:	d00a      	beq.n	8007354 <Get_DMA_Flag_Status+0x9c>
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	497a      	ldr	r1, [pc, #488]	; (800752c <Get_DMA_Flag_Status+0x274>)
 8007344:	428b      	cmp	r3, r1
 8007346:	d102      	bne.n	800734e <Get_DMA_Flag_Status+0x96>
 8007348:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800734c:	e01e      	b.n	800738c <Get_DMA_Flag_Status+0xd4>
 800734e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007352:	e01b      	b.n	800738c <Get_DMA_Flag_Status+0xd4>
 8007354:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007358:	e018      	b.n	800738c <Get_DMA_Flag_Status+0xd4>
 800735a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800735e:	e015      	b.n	800738c <Get_DMA_Flag_Status+0xd4>
 8007360:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007364:	e012      	b.n	800738c <Get_DMA_Flag_Status+0xd4>
 8007366:	f44f 7300 	mov.w	r3, #512	; 0x200
 800736a:	e00f      	b.n	800738c <Get_DMA_Flag_Status+0xd4>
 800736c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007370:	e00c      	b.n	800738c <Get_DMA_Flag_Status+0xd4>
 8007372:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007376:	e009      	b.n	800738c <Get_DMA_Flag_Status+0xd4>
 8007378:	f44f 7300 	mov.w	r3, #512	; 0x200
 800737c:	e006      	b.n	800738c <Get_DMA_Flag_Status+0xd4>
 800737e:	2308      	movs	r3, #8
 8007380:	e004      	b.n	800738c <Get_DMA_Flag_Status+0xd4>
 8007382:	2308      	movs	r3, #8
 8007384:	e002      	b.n	800738c <Get_DMA_Flag_Status+0xd4>
 8007386:	2308      	movs	r3, #8
 8007388:	e000      	b.n	800738c <Get_DMA_Flag_Status+0xd4>
 800738a:	2308      	movs	r3, #8
 800738c:	4013      	ands	r3, r2
 800738e:	e154      	b.n	800763a <Get_DMA_Flag_Status+0x382>
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	461a      	mov	r2, r3
 8007396:	4b66      	ldr	r3, [pc, #408]	; (8007530 <Get_DMA_Flag_Status+0x278>)
 8007398:	429a      	cmp	r2, r3
 800739a:	d961      	bls.n	8007460 <Get_DMA_Flag_Status+0x1a8>
 800739c:	4b57      	ldr	r3, [pc, #348]	; (80074fc <Get_DMA_Flag_Status+0x244>)
 800739e:	681a      	ldr	r2, [r3, #0]
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	4956      	ldr	r1, [pc, #344]	; (8007500 <Get_DMA_Flag_Status+0x248>)
 80073a6:	428b      	cmp	r3, r1
 80073a8:	d057      	beq.n	800745a <Get_DMA_Flag_Status+0x1a2>
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	4955      	ldr	r1, [pc, #340]	; (8007504 <Get_DMA_Flag_Status+0x24c>)
 80073b0:	428b      	cmp	r3, r1
 80073b2:	d050      	beq.n	8007456 <Get_DMA_Flag_Status+0x19e>
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	4953      	ldr	r1, [pc, #332]	; (8007508 <Get_DMA_Flag_Status+0x250>)
 80073ba:	428b      	cmp	r3, r1
 80073bc:	d049      	beq.n	8007452 <Get_DMA_Flag_Status+0x19a>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	4952      	ldr	r1, [pc, #328]	; (800750c <Get_DMA_Flag_Status+0x254>)
 80073c4:	428b      	cmp	r3, r1
 80073c6:	d042      	beq.n	800744e <Get_DMA_Flag_Status+0x196>
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	4950      	ldr	r1, [pc, #320]	; (8007510 <Get_DMA_Flag_Status+0x258>)
 80073ce:	428b      	cmp	r3, r1
 80073d0:	d03a      	beq.n	8007448 <Get_DMA_Flag_Status+0x190>
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	494f      	ldr	r1, [pc, #316]	; (8007514 <Get_DMA_Flag_Status+0x25c>)
 80073d8:	428b      	cmp	r3, r1
 80073da:	d032      	beq.n	8007442 <Get_DMA_Flag_Status+0x18a>
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	681b      	ldr	r3, [r3, #0]
 80073e0:	494d      	ldr	r1, [pc, #308]	; (8007518 <Get_DMA_Flag_Status+0x260>)
 80073e2:	428b      	cmp	r3, r1
 80073e4:	d02a      	beq.n	800743c <Get_DMA_Flag_Status+0x184>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	494c      	ldr	r1, [pc, #304]	; (800751c <Get_DMA_Flag_Status+0x264>)
 80073ec:	428b      	cmp	r3, r1
 80073ee:	d022      	beq.n	8007436 <Get_DMA_Flag_Status+0x17e>
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	494a      	ldr	r1, [pc, #296]	; (8007520 <Get_DMA_Flag_Status+0x268>)
 80073f6:	428b      	cmp	r3, r1
 80073f8:	d01a      	beq.n	8007430 <Get_DMA_Flag_Status+0x178>
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	4949      	ldr	r1, [pc, #292]	; (8007524 <Get_DMA_Flag_Status+0x26c>)
 8007400:	428b      	cmp	r3, r1
 8007402:	d012      	beq.n	800742a <Get_DMA_Flag_Status+0x172>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	4947      	ldr	r1, [pc, #284]	; (8007528 <Get_DMA_Flag_Status+0x270>)
 800740a:	428b      	cmp	r3, r1
 800740c:	d00a      	beq.n	8007424 <Get_DMA_Flag_Status+0x16c>
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4946      	ldr	r1, [pc, #280]	; (800752c <Get_DMA_Flag_Status+0x274>)
 8007414:	428b      	cmp	r3, r1
 8007416:	d102      	bne.n	800741e <Get_DMA_Flag_Status+0x166>
 8007418:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800741c:	e01e      	b.n	800745c <Get_DMA_Flag_Status+0x1a4>
 800741e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007422:	e01b      	b.n	800745c <Get_DMA_Flag_Status+0x1a4>
 8007424:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007428:	e018      	b.n	800745c <Get_DMA_Flag_Status+0x1a4>
 800742a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800742e:	e015      	b.n	800745c <Get_DMA_Flag_Status+0x1a4>
 8007430:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007434:	e012      	b.n	800745c <Get_DMA_Flag_Status+0x1a4>
 8007436:	f44f 7300 	mov.w	r3, #512	; 0x200
 800743a:	e00f      	b.n	800745c <Get_DMA_Flag_Status+0x1a4>
 800743c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007440:	e00c      	b.n	800745c <Get_DMA_Flag_Status+0x1a4>
 8007442:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007446:	e009      	b.n	800745c <Get_DMA_Flag_Status+0x1a4>
 8007448:	f44f 7300 	mov.w	r3, #512	; 0x200
 800744c:	e006      	b.n	800745c <Get_DMA_Flag_Status+0x1a4>
 800744e:	2308      	movs	r3, #8
 8007450:	e004      	b.n	800745c <Get_DMA_Flag_Status+0x1a4>
 8007452:	2308      	movs	r3, #8
 8007454:	e002      	b.n	800745c <Get_DMA_Flag_Status+0x1a4>
 8007456:	2308      	movs	r3, #8
 8007458:	e000      	b.n	800745c <Get_DMA_Flag_Status+0x1a4>
 800745a:	2308      	movs	r3, #8
 800745c:	4013      	ands	r3, r2
 800745e:	e0ec      	b.n	800763a <Get_DMA_Flag_Status+0x382>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	461a      	mov	r2, r3
 8007466:	4b33      	ldr	r3, [pc, #204]	; (8007534 <Get_DMA_Flag_Status+0x27c>)
 8007468:	429a      	cmp	r2, r3
 800746a:	f240 8085 	bls.w	8007578 <Get_DMA_Flag_Status+0x2c0>
 800746e:	4b32      	ldr	r3, [pc, #200]	; (8007538 <Get_DMA_Flag_Status+0x280>)
 8007470:	685a      	ldr	r2, [r3, #4]
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	4922      	ldr	r1, [pc, #136]	; (8007500 <Get_DMA_Flag_Status+0x248>)
 8007478:	428b      	cmp	r3, r1
 800747a:	d07a      	beq.n	8007572 <Get_DMA_Flag_Status+0x2ba>
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	4920      	ldr	r1, [pc, #128]	; (8007504 <Get_DMA_Flag_Status+0x24c>)
 8007482:	428b      	cmp	r3, r1
 8007484:	d073      	beq.n	800756e <Get_DMA_Flag_Status+0x2b6>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	681b      	ldr	r3, [r3, #0]
 800748a:	491f      	ldr	r1, [pc, #124]	; (8007508 <Get_DMA_Flag_Status+0x250>)
 800748c:	428b      	cmp	r3, r1
 800748e:	d06c      	beq.n	800756a <Get_DMA_Flag_Status+0x2b2>
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	491d      	ldr	r1, [pc, #116]	; (800750c <Get_DMA_Flag_Status+0x254>)
 8007496:	428b      	cmp	r3, r1
 8007498:	d065      	beq.n	8007566 <Get_DMA_Flag_Status+0x2ae>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	491c      	ldr	r1, [pc, #112]	; (8007510 <Get_DMA_Flag_Status+0x258>)
 80074a0:	428b      	cmp	r3, r1
 80074a2:	d05d      	beq.n	8007560 <Get_DMA_Flag_Status+0x2a8>
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	491a      	ldr	r1, [pc, #104]	; (8007514 <Get_DMA_Flag_Status+0x25c>)
 80074aa:	428b      	cmp	r3, r1
 80074ac:	d055      	beq.n	800755a <Get_DMA_Flag_Status+0x2a2>
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	4919      	ldr	r1, [pc, #100]	; (8007518 <Get_DMA_Flag_Status+0x260>)
 80074b4:	428b      	cmp	r3, r1
 80074b6:	d04d      	beq.n	8007554 <Get_DMA_Flag_Status+0x29c>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4917      	ldr	r1, [pc, #92]	; (800751c <Get_DMA_Flag_Status+0x264>)
 80074be:	428b      	cmp	r3, r1
 80074c0:	d045      	beq.n	800754e <Get_DMA_Flag_Status+0x296>
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	4916      	ldr	r1, [pc, #88]	; (8007520 <Get_DMA_Flag_Status+0x268>)
 80074c8:	428b      	cmp	r3, r1
 80074ca:	d03d      	beq.n	8007548 <Get_DMA_Flag_Status+0x290>
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	4914      	ldr	r1, [pc, #80]	; (8007524 <Get_DMA_Flag_Status+0x26c>)
 80074d2:	428b      	cmp	r3, r1
 80074d4:	d035      	beq.n	8007542 <Get_DMA_Flag_Status+0x28a>
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	4913      	ldr	r1, [pc, #76]	; (8007528 <Get_DMA_Flag_Status+0x270>)
 80074dc:	428b      	cmp	r3, r1
 80074de:	d02d      	beq.n	800753c <Get_DMA_Flag_Status+0x284>
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	4911      	ldr	r1, [pc, #68]	; (800752c <Get_DMA_Flag_Status+0x274>)
 80074e6:	428b      	cmp	r3, r1
 80074e8:	d102      	bne.n	80074f0 <Get_DMA_Flag_Status+0x238>
 80074ea:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80074ee:	e041      	b.n	8007574 <Get_DMA_Flag_Status+0x2bc>
 80074f0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80074f4:	e03e      	b.n	8007574 <Get_DMA_Flag_Status+0x2bc>
 80074f6:	bf00      	nop
 80074f8:	40026458 	.word	0x40026458
 80074fc:	40026400 	.word	0x40026400
 8007500:	40026010 	.word	0x40026010
 8007504:	40026410 	.word	0x40026410
 8007508:	40026070 	.word	0x40026070
 800750c:	40026470 	.word	0x40026470
 8007510:	40026028 	.word	0x40026028
 8007514:	40026428 	.word	0x40026428
 8007518:	40026088 	.word	0x40026088
 800751c:	40026488 	.word	0x40026488
 8007520:	40026040 	.word	0x40026040
 8007524:	40026440 	.word	0x40026440
 8007528:	400260a0 	.word	0x400260a0
 800752c:	400264a0 	.word	0x400264a0
 8007530:	400260b8 	.word	0x400260b8
 8007534:	40026058 	.word	0x40026058
 8007538:	40026000 	.word	0x40026000
 800753c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007540:	e018      	b.n	8007574 <Get_DMA_Flag_Status+0x2bc>
 8007542:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007546:	e015      	b.n	8007574 <Get_DMA_Flag_Status+0x2bc>
 8007548:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800754c:	e012      	b.n	8007574 <Get_DMA_Flag_Status+0x2bc>
 800754e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007552:	e00f      	b.n	8007574 <Get_DMA_Flag_Status+0x2bc>
 8007554:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007558:	e00c      	b.n	8007574 <Get_DMA_Flag_Status+0x2bc>
 800755a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800755e:	e009      	b.n	8007574 <Get_DMA_Flag_Status+0x2bc>
 8007560:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007564:	e006      	b.n	8007574 <Get_DMA_Flag_Status+0x2bc>
 8007566:	2308      	movs	r3, #8
 8007568:	e004      	b.n	8007574 <Get_DMA_Flag_Status+0x2bc>
 800756a:	2308      	movs	r3, #8
 800756c:	e002      	b.n	8007574 <Get_DMA_Flag_Status+0x2bc>
 800756e:	2308      	movs	r3, #8
 8007570:	e000      	b.n	8007574 <Get_DMA_Flag_Status+0x2bc>
 8007572:	2308      	movs	r3, #8
 8007574:	4013      	ands	r3, r2
 8007576:	e060      	b.n	800763a <Get_DMA_Flag_Status+0x382>
 8007578:	4b33      	ldr	r3, [pc, #204]	; (8007648 <Get_DMA_Flag_Status+0x390>)
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	4932      	ldr	r1, [pc, #200]	; (800764c <Get_DMA_Flag_Status+0x394>)
 8007582:	428b      	cmp	r3, r1
 8007584:	d057      	beq.n	8007636 <Get_DMA_Flag_Status+0x37e>
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4931      	ldr	r1, [pc, #196]	; (8007650 <Get_DMA_Flag_Status+0x398>)
 800758c:	428b      	cmp	r3, r1
 800758e:	d050      	beq.n	8007632 <Get_DMA_Flag_Status+0x37a>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	492f      	ldr	r1, [pc, #188]	; (8007654 <Get_DMA_Flag_Status+0x39c>)
 8007596:	428b      	cmp	r3, r1
 8007598:	d049      	beq.n	800762e <Get_DMA_Flag_Status+0x376>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	492e      	ldr	r1, [pc, #184]	; (8007658 <Get_DMA_Flag_Status+0x3a0>)
 80075a0:	428b      	cmp	r3, r1
 80075a2:	d042      	beq.n	800762a <Get_DMA_Flag_Status+0x372>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	492c      	ldr	r1, [pc, #176]	; (800765c <Get_DMA_Flag_Status+0x3a4>)
 80075aa:	428b      	cmp	r3, r1
 80075ac:	d03a      	beq.n	8007624 <Get_DMA_Flag_Status+0x36c>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	492b      	ldr	r1, [pc, #172]	; (8007660 <Get_DMA_Flag_Status+0x3a8>)
 80075b4:	428b      	cmp	r3, r1
 80075b6:	d032      	beq.n	800761e <Get_DMA_Flag_Status+0x366>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4929      	ldr	r1, [pc, #164]	; (8007664 <Get_DMA_Flag_Status+0x3ac>)
 80075be:	428b      	cmp	r3, r1
 80075c0:	d02a      	beq.n	8007618 <Get_DMA_Flag_Status+0x360>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4928      	ldr	r1, [pc, #160]	; (8007668 <Get_DMA_Flag_Status+0x3b0>)
 80075c8:	428b      	cmp	r3, r1
 80075ca:	d022      	beq.n	8007612 <Get_DMA_Flag_Status+0x35a>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4926      	ldr	r1, [pc, #152]	; (800766c <Get_DMA_Flag_Status+0x3b4>)
 80075d2:	428b      	cmp	r3, r1
 80075d4:	d01a      	beq.n	800760c <Get_DMA_Flag_Status+0x354>
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4925      	ldr	r1, [pc, #148]	; (8007670 <Get_DMA_Flag_Status+0x3b8>)
 80075dc:	428b      	cmp	r3, r1
 80075de:	d012      	beq.n	8007606 <Get_DMA_Flag_Status+0x34e>
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4923      	ldr	r1, [pc, #140]	; (8007674 <Get_DMA_Flag_Status+0x3bc>)
 80075e6:	428b      	cmp	r3, r1
 80075e8:	d00a      	beq.n	8007600 <Get_DMA_Flag_Status+0x348>
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	4922      	ldr	r1, [pc, #136]	; (8007678 <Get_DMA_Flag_Status+0x3c0>)
 80075f0:	428b      	cmp	r3, r1
 80075f2:	d102      	bne.n	80075fa <Get_DMA_Flag_Status+0x342>
 80075f4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80075f8:	e01e      	b.n	8007638 <Get_DMA_Flag_Status+0x380>
 80075fa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80075fe:	e01b      	b.n	8007638 <Get_DMA_Flag_Status+0x380>
 8007600:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007604:	e018      	b.n	8007638 <Get_DMA_Flag_Status+0x380>
 8007606:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800760a:	e015      	b.n	8007638 <Get_DMA_Flag_Status+0x380>
 800760c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007610:	e012      	b.n	8007638 <Get_DMA_Flag_Status+0x380>
 8007612:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007616:	e00f      	b.n	8007638 <Get_DMA_Flag_Status+0x380>
 8007618:	f44f 7300 	mov.w	r3, #512	; 0x200
 800761c:	e00c      	b.n	8007638 <Get_DMA_Flag_Status+0x380>
 800761e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007622:	e009      	b.n	8007638 <Get_DMA_Flag_Status+0x380>
 8007624:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007628:	e006      	b.n	8007638 <Get_DMA_Flag_Status+0x380>
 800762a:	2308      	movs	r3, #8
 800762c:	e004      	b.n	8007638 <Get_DMA_Flag_Status+0x380>
 800762e:	2308      	movs	r3, #8
 8007630:	e002      	b.n	8007638 <Get_DMA_Flag_Status+0x380>
 8007632:	2308      	movs	r3, #8
 8007634:	e000      	b.n	8007638 <Get_DMA_Flag_Status+0x380>
 8007636:	2308      	movs	r3, #8
 8007638:	4013      	ands	r3, r2
}
 800763a:	4618      	mov	r0, r3
 800763c:	370c      	adds	r7, #12
 800763e:	46bd      	mov	sp, r7
 8007640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007644:	4770      	bx	lr
 8007646:	bf00      	nop
 8007648:	40026000 	.word	0x40026000
 800764c:	40026010 	.word	0x40026010
 8007650:	40026410 	.word	0x40026410
 8007654:	40026070 	.word	0x40026070
 8007658:	40026470 	.word	0x40026470
 800765c:	40026028 	.word	0x40026028
 8007660:	40026428 	.word	0x40026428
 8007664:	40026088 	.word	0x40026088
 8007668:	40026488 	.word	0x40026488
 800766c:	40026040 	.word	0x40026040
 8007670:	40026440 	.word	0x40026440
 8007674:	400260a0 	.word	0x400260a0
 8007678:	400264a0 	.word	0x400264a0

0800767c <Get_DMA_Counter>:
  * @brief  Returns the number of remaining data units in the current DMAy Streamx transfer
  * @param  handle_dma DMA handle
  * @retval The number of remaining data units in the current DMA Stream transfer
  */
static uint32_t Get_DMA_Counter(DMA_HandleTypeDef *handle_dma)
{
 800767c:	b480      	push	{r7}
 800767e:	b083      	sub	sp, #12
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
  return (__HAL_DMA_GET_COUNTER(handle_dma));
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	685b      	ldr	r3, [r3, #4]
}
 800768a:	4618      	mov	r0, r3
 800768c:	370c      	adds	r7, #12
 800768e:	46bd      	mov	sp, r7
 8007690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007694:	4770      	bx	lr
	...

08007698 <CUSTOM_ENV_SENSOR_Init>:
  *         - ENV_HUMIDITY
  *         - ENV_GAS
  * @retval BSP status
  */
int32_t CUSTOM_ENV_SENSOR_Init(uint32_t Instance, uint32_t Functions)
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b08c      	sub	sp, #48	; 0x30
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
 80076a0:	6039      	str	r1, [r7, #0]
  int32_t ret = BSP_ERROR_NONE;
 80076a2:	2300      	movs	r3, #0
 80076a4:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t function = ENV_TEMPERATURE;
 80076a6:	2301      	movs	r3, #1
 80076a8:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t i;
  uint32_t component_functions = 0;
 80076aa:	2300      	movs	r3, #0
 80076ac:	623b      	str	r3, [r7, #32]
  CUSTOM_ENV_SENSOR_Capabilities_t cap;

  switch (Instance)
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d138      	bne.n	8007726 <CUSTOM_ENV_SENSOR_Init+0x8e>
  {
#if (USE_CUSTOM_ENV_SENSOR_STHS34PF80_0 == 1)
    case CUSTOM_STHS34PF80_0:
      if (STHS34PF80_0_Probe(Functions) != BSP_ERROR_NONE)
 80076b4:	6838      	ldr	r0, [r7, #0]
 80076b6:	f000 f941 	bl	800793c <STHS34PF80_0_Probe>
 80076ba:	4603      	mov	r3, r0
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d002      	beq.n	80076c6 <CUSTOM_ENV_SENSOR_Init+0x2e>
      {
        return BSP_ERROR_NO_INIT;
 80076c0:	f04f 33ff 	mov.w	r3, #4294967295
 80076c4:	e069      	b.n	800779a <CUSTOM_ENV_SENSOR_Init+0x102>
      }
      if (EnvDrv[Instance]->GetCapabilities(EnvCompObj[Instance], (void *)&cap) != BSP_ERROR_NONE)
 80076c6:	4a37      	ldr	r2, [pc, #220]	; (80077a4 <CUSTOM_ENV_SENSOR_Init+0x10c>)
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80076ce:	68db      	ldr	r3, [r3, #12]
 80076d0:	4935      	ldr	r1, [pc, #212]	; (80077a8 <CUSTOM_ENV_SENSOR_Init+0x110>)
 80076d2:	687a      	ldr	r2, [r7, #4]
 80076d4:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80076d8:	f107 0108 	add.w	r1, r7, #8
 80076dc:	4610      	mov	r0, r2
 80076de:	4798      	blx	r3
 80076e0:	4603      	mov	r3, r0
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d002      	beq.n	80076ec <CUSTOM_ENV_SENSOR_Init+0x54>
      {
        return BSP_ERROR_UNKNOWN_COMPONENT;
 80076e6:	f06f 0306 	mvn.w	r3, #6
 80076ea:	e056      	b.n	800779a <CUSTOM_ENV_SENSOR_Init+0x102>
      }
      if (cap.Temperature == 1U)
 80076ec:	7a3b      	ldrb	r3, [r7, #8]
 80076ee:	2b01      	cmp	r3, #1
 80076f0:	d103      	bne.n	80076fa <CUSTOM_ENV_SENSOR_Init+0x62>
      {
        component_functions |= ENV_TEMPERATURE;
 80076f2:	6a3b      	ldr	r3, [r7, #32]
 80076f4:	f043 0301 	orr.w	r3, r3, #1
 80076f8:	623b      	str	r3, [r7, #32]
      }
      if (cap.Humidity == 1U)
 80076fa:	7abb      	ldrb	r3, [r7, #10]
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d103      	bne.n	8007708 <CUSTOM_ENV_SENSOR_Init+0x70>
      {
        component_functions |= ENV_HUMIDITY;
 8007700:	6a3b      	ldr	r3, [r7, #32]
 8007702:	f043 0304 	orr.w	r3, r3, #4
 8007706:	623b      	str	r3, [r7, #32]
      }
      if (cap.Pressure == 1U)
 8007708:	7a7b      	ldrb	r3, [r7, #9]
 800770a:	2b01      	cmp	r3, #1
 800770c:	d103      	bne.n	8007716 <CUSTOM_ENV_SENSOR_Init+0x7e>
      {
        component_functions |= ENV_PRESSURE;
 800770e:	6a3b      	ldr	r3, [r7, #32]
 8007710:	f043 0302 	orr.w	r3, r3, #2
 8007714:	623b      	str	r3, [r7, #32]
      }
      if (cap.Gas == 1U)
 8007716:	7afb      	ldrb	r3, [r7, #11]
 8007718:	2b01      	cmp	r3, #1
 800771a:	d108      	bne.n	800772e <CUSTOM_ENV_SENSOR_Init+0x96>
      {
        component_functions |= ENV_GAS;
 800771c:	6a3b      	ldr	r3, [r7, #32]
 800771e:	f043 0308 	orr.w	r3, r3, #8
 8007722:	623b      	str	r3, [r7, #32]
      }
      break;
 8007724:	e003      	b.n	800772e <CUSTOM_ENV_SENSOR_Init+0x96>
#endif
    default:
      ret = BSP_ERROR_WRONG_PARAM;
 8007726:	f06f 0301 	mvn.w	r3, #1
 800772a:	62fb      	str	r3, [r7, #44]	; 0x2c
      break;
 800772c:	e000      	b.n	8007730 <CUSTOM_ENV_SENSOR_Init+0x98>
      break;
 800772e:	bf00      	nop
  }

  if (ret != BSP_ERROR_NONE)
 8007730:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007732:	2b00      	cmp	r3, #0
 8007734:	d001      	beq.n	800773a <CUSTOM_ENV_SENSOR_Init+0xa2>
  {
    return ret;
 8007736:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007738:	e02f      	b.n	800779a <CUSTOM_ENV_SENSOR_Init+0x102>
  }

  for (i = 0; i < CUSTOM_ENV_FUNCTIONS_NBR; i++)
 800773a:	2300      	movs	r3, #0
 800773c:	627b      	str	r3, [r7, #36]	; 0x24
 800773e:	e028      	b.n	8007792 <CUSTOM_ENV_SENSOR_Init+0xfa>
  {
    if (((Functions & function) == function) && ((component_functions & function) == function))
 8007740:	683a      	ldr	r2, [r7, #0]
 8007742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007744:	4013      	ands	r3, r2
 8007746:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007748:	429a      	cmp	r2, r3
 800774a:	d11c      	bne.n	8007786 <CUSTOM_ENV_SENSOR_Init+0xee>
 800774c:	6a3a      	ldr	r2, [r7, #32]
 800774e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007750:	4013      	ands	r3, r2
 8007752:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007754:	429a      	cmp	r2, r3
 8007756:	d116      	bne.n	8007786 <CUSTOM_ENV_SENSOR_Init+0xee>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[function]]->Enable(EnvCompObj[Instance]) != BSP_ERROR_NONE)
 8007758:	4a14      	ldr	r2, [pc, #80]	; (80077ac <CUSTOM_ENV_SENSOR_Init+0x114>)
 800775a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800775c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007760:	4913      	ldr	r1, [pc, #76]	; (80077b0 <CUSTOM_ENV_SENSOR_Init+0x118>)
 8007762:	687a      	ldr	r2, [r7, #4]
 8007764:	0092      	lsls	r2, r2, #2
 8007766:	4413      	add	r3, r2
 8007768:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	490e      	ldr	r1, [pc, #56]	; (80077a8 <CUSTOM_ENV_SENSOR_Init+0x110>)
 8007770:	687a      	ldr	r2, [r7, #4]
 8007772:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8007776:	4610      	mov	r0, r2
 8007778:	4798      	blx	r3
 800777a:	4603      	mov	r3, r0
 800777c:	2b00      	cmp	r3, #0
 800777e:	d002      	beq.n	8007786 <CUSTOM_ENV_SENSOR_Init+0xee>
      {
        return BSP_ERROR_COMPONENT_FAILURE;
 8007780:	f06f 0304 	mvn.w	r3, #4
 8007784:	e009      	b.n	800779a <CUSTOM_ENV_SENSOR_Init+0x102>
      }
    }
    function = function << 1;
 8007786:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007788:	005b      	lsls	r3, r3, #1
 800778a:	62bb      	str	r3, [r7, #40]	; 0x28
  for (i = 0; i < CUSTOM_ENV_FUNCTIONS_NBR; i++)
 800778c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800778e:	3301      	adds	r3, #1
 8007790:	627b      	str	r3, [r7, #36]	; 0x24
 8007792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007794:	2b03      	cmp	r3, #3
 8007796:	d9d3      	bls.n	8007740 <CUSTOM_ENV_SENSOR_Init+0xa8>
  }

  return ret;
 8007798:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800779a:	4618      	mov	r0, r3
 800779c:	3730      	adds	r7, #48	; 0x30
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	bf00      	nop
 80077a4:	20000a84 	.word	0x20000a84
 80077a8:	20000a70 	.word	0x20000a70
 80077ac:	2000003c 	.word	0x2000003c
 80077b0:	20000a74 	.word	0x20000a74

080077b4 <CUSTOM_ENV_SENSOR_Enable>:
  *         - ENV_HUMIDITY
  *         - ENV_GAS
  * @retval BSP status
  */
int32_t CUSTOM_ENV_SENSOR_Enable(uint32_t Instance, uint32_t Function)
{
 80077b4:	b580      	push	{r7, lr}
 80077b6:	b084      	sub	sp, #16
 80077b8:	af00      	add	r7, sp, #0
 80077ba:	6078      	str	r0, [r7, #4]
 80077bc:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= CUSTOM_ENV_INSTANCES_NBR)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d003      	beq.n	80077cc <CUSTOM_ENV_SENSOR_Enable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80077c4:	f06f 0301 	mvn.w	r3, #1
 80077c8:	60fb      	str	r3, [r7, #12]
 80077ca:	e026      	b.n	800781a <CUSTOM_ENV_SENSOR_Enable+0x66>
  }
  else
  {
    if ((EnvCtx[Instance].Functions & Function) == Function)
 80077cc:	4a15      	ldr	r2, [pc, #84]	; (8007824 <CUSTOM_ENV_SENSOR_Enable+0x70>)
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80077d4:	683b      	ldr	r3, [r7, #0]
 80077d6:	4013      	ands	r3, r2
 80077d8:	683a      	ldr	r2, [r7, #0]
 80077da:	429a      	cmp	r2, r3
 80077dc:	d11a      	bne.n	8007814 <CUSTOM_ENV_SENSOR_Enable+0x60>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[Function]]->Enable(EnvCompObj[Instance]) != BSP_ERROR_NONE)
 80077de:	4a12      	ldr	r2, [pc, #72]	; (8007828 <CUSTOM_ENV_SENSOR_Enable+0x74>)
 80077e0:	683b      	ldr	r3, [r7, #0]
 80077e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80077e6:	4911      	ldr	r1, [pc, #68]	; (800782c <CUSTOM_ENV_SENSOR_Enable+0x78>)
 80077e8:	687a      	ldr	r2, [r7, #4]
 80077ea:	0092      	lsls	r2, r2, #2
 80077ec:	4413      	add	r3, r2
 80077ee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	490e      	ldr	r1, [pc, #56]	; (8007830 <CUSTOM_ENV_SENSOR_Enable+0x7c>)
 80077f6:	687a      	ldr	r2, [r7, #4]
 80077f8:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 80077fc:	4610      	mov	r0, r2
 80077fe:	4798      	blx	r3
 8007800:	4603      	mov	r3, r0
 8007802:	2b00      	cmp	r3, #0
 8007804:	d003      	beq.n	800780e <CUSTOM_ENV_SENSOR_Enable+0x5a>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8007806:	f06f 0304 	mvn.w	r3, #4
 800780a:	60fb      	str	r3, [r7, #12]
 800780c:	e005      	b.n	800781a <CUSTOM_ENV_SENSOR_Enable+0x66>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800780e:	2300      	movs	r3, #0
 8007810:	60fb      	str	r3, [r7, #12]
 8007812:	e002      	b.n	800781a <CUSTOM_ENV_SENSOR_Enable+0x66>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 8007814:	f06f 0301 	mvn.w	r3, #1
 8007818:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800781a:	68fb      	ldr	r3, [r7, #12]
}
 800781c:	4618      	mov	r0, r3
 800781e:	3710      	adds	r7, #16
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}
 8007824:	20000a88 	.word	0x20000a88
 8007828:	2000003c 	.word	0x2000003c
 800782c:	20000a74 	.word	0x20000a74
 8007830:	20000a70 	.word	0x20000a70

08007834 <CUSTOM_ENV_SENSOR_Disable>:
  *         - ENV_HUMIDITY
  *         - ENV_GAS
  * @retval BSP status
  */
int32_t CUSTOM_ENV_SENSOR_Disable(uint32_t Instance, uint32_t Function)
{
 8007834:	b580      	push	{r7, lr}
 8007836:	b084      	sub	sp, #16
 8007838:	af00      	add	r7, sp, #0
 800783a:	6078      	str	r0, [r7, #4]
 800783c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  if (Instance >= CUSTOM_ENV_INSTANCES_NBR)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d003      	beq.n	800784c <CUSTOM_ENV_SENSOR_Disable+0x18>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8007844:	f06f 0301 	mvn.w	r3, #1
 8007848:	60fb      	str	r3, [r7, #12]
 800784a:	e026      	b.n	800789a <CUSTOM_ENV_SENSOR_Disable+0x66>
  }
  else
  {
    if ((EnvCtx[Instance].Functions & Function) == Function)
 800784c:	4a15      	ldr	r2, [pc, #84]	; (80078a4 <CUSTOM_ENV_SENSOR_Disable+0x70>)
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8007854:	683b      	ldr	r3, [r7, #0]
 8007856:	4013      	ands	r3, r2
 8007858:	683a      	ldr	r2, [r7, #0]
 800785a:	429a      	cmp	r2, r3
 800785c:	d11a      	bne.n	8007894 <CUSTOM_ENV_SENSOR_Disable+0x60>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[Function]]->Disable(EnvCompObj[Instance]) != BSP_ERROR_NONE)
 800785e:	4a12      	ldr	r2, [pc, #72]	; (80078a8 <CUSTOM_ENV_SENSOR_Disable+0x74>)
 8007860:	683b      	ldr	r3, [r7, #0]
 8007862:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007866:	4911      	ldr	r1, [pc, #68]	; (80078ac <CUSTOM_ENV_SENSOR_Disable+0x78>)
 8007868:	687a      	ldr	r2, [r7, #4]
 800786a:	0092      	lsls	r2, r2, #2
 800786c:	4413      	add	r3, r2
 800786e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8007872:	685b      	ldr	r3, [r3, #4]
 8007874:	490e      	ldr	r1, [pc, #56]	; (80078b0 <CUSTOM_ENV_SENSOR_Disable+0x7c>)
 8007876:	687a      	ldr	r2, [r7, #4]
 8007878:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 800787c:	4610      	mov	r0, r2
 800787e:	4798      	blx	r3
 8007880:	4603      	mov	r3, r0
 8007882:	2b00      	cmp	r3, #0
 8007884:	d003      	beq.n	800788e <CUSTOM_ENV_SENSOR_Disable+0x5a>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8007886:	f06f 0304 	mvn.w	r3, #4
 800788a:	60fb      	str	r3, [r7, #12]
 800788c:	e005      	b.n	800789a <CUSTOM_ENV_SENSOR_Disable+0x66>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 800788e:	2300      	movs	r3, #0
 8007890:	60fb      	str	r3, [r7, #12]
 8007892:	e002      	b.n	800789a <CUSTOM_ENV_SENSOR_Disable+0x66>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 8007894:	f06f 0301 	mvn.w	r3, #1
 8007898:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 800789a:	68fb      	ldr	r3, [r7, #12]
}
 800789c:	4618      	mov	r0, r3
 800789e:	3710      	adds	r7, #16
 80078a0:	46bd      	mov	sp, r7
 80078a2:	bd80      	pop	{r7, pc}
 80078a4:	20000a88 	.word	0x20000a88
 80078a8:	2000003c 	.word	0x2000003c
 80078ac:	20000a74 	.word	0x20000a74
 80078b0:	20000a70 	.word	0x20000a70

080078b4 <CUSTOM_ENV_SENSOR_SetOutputDataRate>:
  *         - ENV_GAS
  * @param  Odr Output Data Rate value to be set
  * @retval BSP status
  */
int32_t CUSTOM_ENV_SENSOR_SetOutputDataRate(uint32_t Instance, uint32_t Function, float_t Odr)
{
 80078b4:	b580      	push	{r7, lr}
 80078b6:	b086      	sub	sp, #24
 80078b8:	af00      	add	r7, sp, #0
 80078ba:	60f8      	str	r0, [r7, #12]
 80078bc:	60b9      	str	r1, [r7, #8]
 80078be:	ed87 0a01 	vstr	s0, [r7, #4]
  int32_t ret;

  if (Instance >= CUSTOM_ENV_INSTANCES_NBR)
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	d003      	beq.n	80078d0 <CUSTOM_ENV_SENSOR_SetOutputDataRate+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80078c8:	f06f 0301 	mvn.w	r3, #1
 80078cc:	617b      	str	r3, [r7, #20]
 80078ce:	e028      	b.n	8007922 <CUSTOM_ENV_SENSOR_SetOutputDataRate+0x6e>
  }
  else
  {
    if ((EnvCtx[Instance].Functions & Function) == Function)
 80078d0:	4a16      	ldr	r2, [pc, #88]	; (800792c <CUSTOM_ENV_SENSOR_SetOutputDataRate+0x78>)
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80078d8:	68bb      	ldr	r3, [r7, #8]
 80078da:	4013      	ands	r3, r2
 80078dc:	68ba      	ldr	r2, [r7, #8]
 80078de:	429a      	cmp	r2, r3
 80078e0:	d11c      	bne.n	800791c <CUSTOM_ENV_SENSOR_SetOutputDataRate+0x68>
    {
      if (EnvFuncDrv[Instance][FunctionIndex[Function]]->SetOutputDataRate(EnvCompObj[Instance], Odr) != BSP_ERROR_NONE)
 80078e2:	4a13      	ldr	r2, [pc, #76]	; (8007930 <CUSTOM_ENV_SENSOR_SetOutputDataRate+0x7c>)
 80078e4:	68bb      	ldr	r3, [r7, #8]
 80078e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80078ea:	4912      	ldr	r1, [pc, #72]	; (8007934 <CUSTOM_ENV_SENSOR_SetOutputDataRate+0x80>)
 80078ec:	68fa      	ldr	r2, [r7, #12]
 80078ee:	0092      	lsls	r2, r2, #2
 80078f0:	4413      	add	r3, r2
 80078f2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80078f6:	68db      	ldr	r3, [r3, #12]
 80078f8:	490f      	ldr	r1, [pc, #60]	; (8007938 <CUSTOM_ENV_SENSOR_SetOutputDataRate+0x84>)
 80078fa:	68fa      	ldr	r2, [r7, #12]
 80078fc:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8007900:	ed97 0a01 	vldr	s0, [r7, #4]
 8007904:	4610      	mov	r0, r2
 8007906:	4798      	blx	r3
 8007908:	4603      	mov	r3, r0
 800790a:	2b00      	cmp	r3, #0
 800790c:	d003      	beq.n	8007916 <CUSTOM_ENV_SENSOR_SetOutputDataRate+0x62>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 800790e:	f06f 0304 	mvn.w	r3, #4
 8007912:	617b      	str	r3, [r7, #20]
 8007914:	e005      	b.n	8007922 <CUSTOM_ENV_SENSOR_SetOutputDataRate+0x6e>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8007916:	2300      	movs	r3, #0
 8007918:	617b      	str	r3, [r7, #20]
 800791a:	e002      	b.n	8007922 <CUSTOM_ENV_SENSOR_SetOutputDataRate+0x6e>
      }
    }
    else
    {
      ret = BSP_ERROR_WRONG_PARAM;
 800791c:	f06f 0301 	mvn.w	r3, #1
 8007920:	617b      	str	r3, [r7, #20]
    }
  }

  return ret;
 8007922:	697b      	ldr	r3, [r7, #20]
}
 8007924:	4618      	mov	r0, r3
 8007926:	3718      	adds	r7, #24
 8007928:	46bd      	mov	sp, r7
 800792a:	bd80      	pop	{r7, pc}
 800792c:	20000a88 	.word	0x20000a88
 8007930:	2000003c 	.word	0x2000003c
 8007934:	20000a74 	.word	0x20000a74
 8007938:	20000a70 	.word	0x20000a70

0800793c <STHS34PF80_0_Probe>:
  * @param  Functions Environmental sensor functions. Could be:
  *         - ENV_TEMPERATURE
  * @retval BSP status
  */
static int32_t STHS34PF80_0_Probe(uint32_t Functions)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b092      	sub	sp, #72	; 0x48
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  STHS34PF80_IO_t            io_ctx;
  uint8_t                    id;
  int32_t                    ret = BSP_ERROR_NONE;
 8007944:	2300      	movs	r3, #0
 8007946:	647b      	str	r3, [r7, #68]	; 0x44
  static STHS34PF80_Object_t sths34pf80_obj_0;
  STHS34PF80_Capabilities_t  cap;

  /* Configure the driver */
  io_ctx.BusType     = STHS34PF80_I2C_BUS; /* I2C */
 8007948:	2300      	movs	r3, #0
 800794a:	62fb      	str	r3, [r7, #44]	; 0x2c
  io_ctx.Address     = STHS34PF80_I2C_ADD;
 800794c:	23b5      	movs	r3, #181	; 0xb5
 800794e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  io_ctx.Init        = CUSTOM_STHS34PF80_0_I2C_Init;
 8007952:	4b47      	ldr	r3, [pc, #284]	; (8007a70 <STHS34PF80_0_Probe+0x134>)
 8007954:	627b      	str	r3, [r7, #36]	; 0x24
  io_ctx.DeInit      = CUSTOM_STHS34PF80_0_I2C_DeInit;
 8007956:	4b47      	ldr	r3, [pc, #284]	; (8007a74 <STHS34PF80_0_Probe+0x138>)
 8007958:	62bb      	str	r3, [r7, #40]	; 0x28
  io_ctx.ReadReg     = CUSTOM_STHS34PF80_0_I2C_ReadReg;
 800795a:	4b47      	ldr	r3, [pc, #284]	; (8007a78 <STHS34PF80_0_Probe+0x13c>)
 800795c:	63bb      	str	r3, [r7, #56]	; 0x38
  io_ctx.WriteReg    = CUSTOM_STHS34PF80_0_I2C_WriteReg;
 800795e:	4b47      	ldr	r3, [pc, #284]	; (8007a7c <STHS34PF80_0_Probe+0x140>)
 8007960:	637b      	str	r3, [r7, #52]	; 0x34
  io_ctx.GetTick     = BSP_GetTick;
 8007962:	4b47      	ldr	r3, [pc, #284]	; (8007a80 <STHS34PF80_0_Probe+0x144>)
 8007964:	63fb      	str	r3, [r7, #60]	; 0x3c
  io_ctx.Delay       = HAL_Delay;
 8007966:	4b47      	ldr	r3, [pc, #284]	; (8007a84 <STHS34PF80_0_Probe+0x148>)
 8007968:	643b      	str	r3, [r7, #64]	; 0x40

  if (STHS34PF80_RegisterBusIO(&sths34pf80_obj_0, &io_ctx) != STHS34PF80_OK)
 800796a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800796e:	4619      	mov	r1, r3
 8007970:	4845      	ldr	r0, [pc, #276]	; (8007a88 <STHS34PF80_0_Probe+0x14c>)
 8007972:	f7f9 fda9 	bl	80014c8 <STHS34PF80_RegisterBusIO>
 8007976:	4603      	mov	r3, r0
 8007978:	2b00      	cmp	r3, #0
 800797a:	d003      	beq.n	8007984 <STHS34PF80_0_Probe+0x48>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 800797c:	f06f 0306 	mvn.w	r3, #6
 8007980:	647b      	str	r3, [r7, #68]	; 0x44
 8007982:	e06f      	b.n	8007a64 <STHS34PF80_0_Probe+0x128>
  }
  else if (STHS34PF80_ReadID(&sths34pf80_obj_0, &id) != STHS34PF80_OK)
 8007984:	f107 0323 	add.w	r3, r7, #35	; 0x23
 8007988:	4619      	mov	r1, r3
 800798a:	483f      	ldr	r0, [pc, #252]	; (8007a88 <STHS34PF80_0_Probe+0x14c>)
 800798c:	f7f9 fe2f 	bl	80015ee <STHS34PF80_ReadID>
 8007990:	4603      	mov	r3, r0
 8007992:	2b00      	cmp	r3, #0
 8007994:	d003      	beq.n	800799e <STHS34PF80_0_Probe+0x62>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 8007996:	f06f 0306 	mvn.w	r3, #6
 800799a:	647b      	str	r3, [r7, #68]	; 0x44
 800799c:	e062      	b.n	8007a64 <STHS34PF80_0_Probe+0x128>
  }
  else if (id != STHS34PF80_ID)
 800799e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80079a2:	2bd3      	cmp	r3, #211	; 0xd3
 80079a4:	d003      	beq.n	80079ae <STHS34PF80_0_Probe+0x72>
  {
    ret = BSP_ERROR_UNKNOWN_COMPONENT;
 80079a6:	f06f 0306 	mvn.w	r3, #6
 80079aa:	647b      	str	r3, [r7, #68]	; 0x44
 80079ac:	e05a      	b.n	8007a64 <STHS34PF80_0_Probe+0x128>
  }
  else
  {
    (void)STHS34PF80_GetCapabilities(&sths34pf80_obj_0, &cap);
 80079ae:	f107 0308 	add.w	r3, r7, #8
 80079b2:	4619      	mov	r1, r3
 80079b4:	4834      	ldr	r0, [pc, #208]	; (8007a88 <STHS34PF80_0_Probe+0x14c>)
 80079b6:	f7f9 fe35 	bl	8001624 <STHS34PF80_GetCapabilities>

    EnvCtx[CUSTOM_STHS34PF80_0].Functions = ((uint32_t)cap.Temperature)
 80079ba:	7a3b      	ldrb	r3, [r7, #8]
 80079bc:	461a      	mov	r2, r3
                                          | ((uint32_t)cap.Pressure << 1)
 80079be:	7a7b      	ldrb	r3, [r7, #9]
 80079c0:	005b      	lsls	r3, r3, #1
 80079c2:	431a      	orrs	r2, r3
                                          | ((uint32_t)cap.Humidity << 2)
 80079c4:	7abb      	ldrb	r3, [r7, #10]
 80079c6:	009b      	lsls	r3, r3, #2
 80079c8:	431a      	orrs	r2, r3
                                          | ((uint32_t)cap.Gas      << 3);
 80079ca:	7afb      	ldrb	r3, [r7, #11]
 80079cc:	00db      	lsls	r3, r3, #3
 80079ce:	4313      	orrs	r3, r2
    EnvCtx[CUSTOM_STHS34PF80_0].Functions = ((uint32_t)cap.Temperature)
 80079d0:	4a2e      	ldr	r2, [pc, #184]	; (8007a8c <STHS34PF80_0_Probe+0x150>)
 80079d2:	6013      	str	r3, [r2, #0]

    EnvCompObj[CUSTOM_STHS34PF80_0] = &sths34pf80_obj_0;
 80079d4:	4b2e      	ldr	r3, [pc, #184]	; (8007a90 <STHS34PF80_0_Probe+0x154>)
 80079d6:	4a2c      	ldr	r2, [pc, #176]	; (8007a88 <STHS34PF80_0_Probe+0x14c>)
 80079d8:	601a      	str	r2, [r3, #0]
    /* The second cast (void *) is added to bypass Misra R11.3 rule */
    EnvDrv[CUSTOM_STHS34PF80_0] = (ENV_SENSOR_CommonDrv_t *)(void *)&STHS34PF80_COMMON_Driver;
 80079da:	4b2e      	ldr	r3, [pc, #184]	; (8007a94 <STHS34PF80_0_Probe+0x158>)
 80079dc:	4a2e      	ldr	r2, [pc, #184]	; (8007a98 <STHS34PF80_0_Probe+0x15c>)
 80079de:	601a      	str	r2, [r3, #0]

    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_TEMPERATURE) == ENV_TEMPERATURE) && (cap.Temperature == 1U))
 80079e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d11d      	bne.n	8007a22 <STHS34PF80_0_Probe+0xe6>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	f003 0301 	and.w	r3, r3, #1
 80079ec:	2b00      	cmp	r3, #0
 80079ee:	d018      	beq.n	8007a22 <STHS34PF80_0_Probe+0xe6>
 80079f0:	7a3b      	ldrb	r3, [r7, #8]
 80079f2:	2b01      	cmp	r3, #1
 80079f4:	d115      	bne.n	8007a22 <STHS34PF80_0_Probe+0xe6>
    {
      /* The second cast (void *) is added to bypass Misra R11.3 rule */
      EnvFuncDrv[CUSTOM_STHS34PF80_0][FunctionIndex[ENV_TEMPERATURE]] = (ENV_SENSOR_FuncDrv_t *)(void *)&STHS34PF80_TEMP_Driver;
 80079f6:	4b29      	ldr	r3, [pc, #164]	; (8007a9c <STHS34PF80_0_Probe+0x160>)
 80079f8:	685b      	ldr	r3, [r3, #4]
 80079fa:	4a29      	ldr	r2, [pc, #164]	; (8007aa0 <STHS34PF80_0_Probe+0x164>)
 80079fc:	4929      	ldr	r1, [pc, #164]	; (8007aa4 <STHS34PF80_0_Probe+0x168>)
 80079fe:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

      if (EnvDrv[CUSTOM_STHS34PF80_0]->Init(EnvCompObj[CUSTOM_STHS34PF80_0]) != STHS34PF80_OK)
 8007a02:	4b24      	ldr	r3, [pc, #144]	; (8007a94 <STHS34PF80_0_Probe+0x158>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	4a21      	ldr	r2, [pc, #132]	; (8007a90 <STHS34PF80_0_Probe+0x154>)
 8007a0a:	6812      	ldr	r2, [r2, #0]
 8007a0c:	4610      	mov	r0, r2
 8007a0e:	4798      	blx	r3
 8007a10:	4603      	mov	r3, r0
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d003      	beq.n	8007a1e <STHS34PF80_0_Probe+0xe2>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8007a16:	f06f 0304 	mvn.w	r3, #4
 8007a1a:	647b      	str	r3, [r7, #68]	; 0x44
 8007a1c:	e001      	b.n	8007a22 <STHS34PF80_0_Probe+0xe6>
      }
      else
      {
        ret = BSP_ERROR_NONE;
 8007a1e:	2300      	movs	r3, #0
 8007a20:	647b      	str	r3, [r7, #68]	; 0x44
      }
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_PRESSURE) == ENV_PRESSURE))
 8007a22:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d107      	bne.n	8007a38 <STHS34PF80_0_Probe+0xfc>
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	f003 0302 	and.w	r3, r3, #2
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d002      	beq.n	8007a38 <STHS34PF80_0_Probe+0xfc>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8007a32:	f06f 0304 	mvn.w	r3, #4
 8007a36:	647b      	str	r3, [r7, #68]	; 0x44
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_HUMIDITY) == ENV_HUMIDITY))
 8007a38:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d107      	bne.n	8007a4e <STHS34PF80_0_Probe+0x112>
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	f003 0304 	and.w	r3, r3, #4
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d002      	beq.n	8007a4e <STHS34PF80_0_Probe+0x112>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8007a48:	f06f 0304 	mvn.w	r3, #4
 8007a4c:	647b      	str	r3, [r7, #68]	; 0x44
    }
    if ((ret == BSP_ERROR_NONE) && ((Functions & ENV_GAS) == ENV_GAS))
 8007a4e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d107      	bne.n	8007a64 <STHS34PF80_0_Probe+0x128>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	f003 0308 	and.w	r3, r3, #8
 8007a5a:	2b00      	cmp	r3, #0
 8007a5c:	d002      	beq.n	8007a64 <STHS34PF80_0_Probe+0x128>
    {
      /* Return an error if the application try to initialize a function not supported by the component */
      ret = BSP_ERROR_COMPONENT_FAILURE;
 8007a5e:	f06f 0304 	mvn.w	r3, #4
 8007a62:	647b      	str	r3, [r7, #68]	; 0x44
    }
  }

  return ret;
 8007a64:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	3748      	adds	r7, #72	; 0x48
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}
 8007a6e:	bf00      	nop
 8007a70:	08001125 	.word	0x08001125
 8007a74:	08001189 	.word	0x08001189
 8007a78:	0800123d 	.word	0x0800123d
 8007a7c:	080011d9 	.word	0x080011d9
 8007a80:	080012a1 	.word	0x080012a1
 8007a84:	08002645 	.word	0x08002645
 8007a88:	20000a8c 	.word	0x20000a8c
 8007a8c:	20000a88 	.word	0x20000a88
 8007a90:	20000a70 	.word	0x20000a70
 8007a94:	20000a84 	.word	0x20000a84
 8007a98:	20000004 	.word	0x20000004
 8007a9c:	2000003c 	.word	0x2000003c
 8007aa0:	20000a74 	.word	0x20000a74
 8007aa4:	20000014 	.word	0x20000014

08007aa8 <CUSTOM_ENV_SENSOR_Get_TAmbRaw>:
  * @param  Instance the device instance
  * @param  Value the ambient raw temperature data
  * @retval BSP status
  */
int32_t CUSTOM_ENV_SENSOR_Get_TAmbRaw(uint32_t Instance, int16_t *Value)
{
 8007aa8:	b580      	push	{r7, lr}
 8007aaa:	b084      	sub	sp, #16
 8007aac:	af00      	add	r7, sp, #0
 8007aae:	6078      	str	r0, [r7, #4]
 8007ab0:	6039      	str	r1, [r7, #0]
  int32_t ret;

  switch (Instance)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d111      	bne.n	8007adc <CUSTOM_ENV_SENSOR_Get_TAmbRaw+0x34>
  {
#if (USE_CUSTOM_ENV_SENSOR_STHS34PF80_0 == 1)
    case CUSTOM_STHS34PF80_0:
      if (STHS34PF80_GetAmbientTemperatureRaw(EnvCompObj[Instance], Value) != BSP_ERROR_NONE)
 8007ab8:	4a0d      	ldr	r2, [pc, #52]	; (8007af0 <CUSTOM_ENV_SENSOR_Get_TAmbRaw+0x48>)
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ac0:	6839      	ldr	r1, [r7, #0]
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	f7f9 ff1f 	bl	8001906 <STHS34PF80_GetAmbientTemperatureRaw>
 8007ac8:	4603      	mov	r3, r0
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d003      	beq.n	8007ad6 <CUSTOM_ENV_SENSOR_Get_TAmbRaw+0x2e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8007ace:	f06f 0304 	mvn.w	r3, #4
 8007ad2:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 8007ad4:	e006      	b.n	8007ae4 <CUSTOM_ENV_SENSOR_Get_TAmbRaw+0x3c>
        ret = BSP_ERROR_NONE;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	60fb      	str	r3, [r7, #12]
      break;
 8007ada:	e003      	b.n	8007ae4 <CUSTOM_ENV_SENSOR_Get_TAmbRaw+0x3c>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 8007adc:	f06f 0301 	mvn.w	r3, #1
 8007ae0:	60fb      	str	r3, [r7, #12]
      break;
 8007ae2:	bf00      	nop
  }

  return ret;
 8007ae4:	68fb      	ldr	r3, [r7, #12]
}
 8007ae6:	4618      	mov	r0, r3
 8007ae8:	3710      	adds	r7, #16
 8007aea:	46bd      	mov	sp, r7
 8007aec:	bd80      	pop	{r7, pc}
 8007aee:	bf00      	nop
 8007af0:	20000a70 	.word	0x20000a70

08007af4 <CUSTOM_ENV_SENSOR_Get_TObjRaw>:
  * @param  Instance the device instance
  * @param  Value the object raw temperature data
  * @retval BSP status
  */
int32_t CUSTOM_ENV_SENSOR_Get_TObjRaw(uint32_t Instance, int16_t *Value)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b084      	sub	sp, #16
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	6039      	str	r1, [r7, #0]
  int32_t ret;

  switch (Instance)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d111      	bne.n	8007b28 <CUSTOM_ENV_SENSOR_Get_TObjRaw+0x34>
  {
#if (USE_CUSTOM_ENV_SENSOR_STHS34PF80_0 == 1)
    case CUSTOM_STHS34PF80_0:
      if (STHS34PF80_GetObjectTemperatureRaw(EnvCompObj[Instance], Value) != BSP_ERROR_NONE)
 8007b04:	4a0d      	ldr	r2, [pc, #52]	; (8007b3c <CUSTOM_ENV_SENSOR_Get_TObjRaw+0x48>)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b0c:	6839      	ldr	r1, [r7, #0]
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f7f9 fee3 	bl	80018da <STHS34PF80_GetObjectTemperatureRaw>
 8007b14:	4603      	mov	r3, r0
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d003      	beq.n	8007b22 <CUSTOM_ENV_SENSOR_Get_TObjRaw+0x2e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8007b1a:	f06f 0304 	mvn.w	r3, #4
 8007b1e:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 8007b20:	e006      	b.n	8007b30 <CUSTOM_ENV_SENSOR_Get_TObjRaw+0x3c>
        ret = BSP_ERROR_NONE;
 8007b22:	2300      	movs	r3, #0
 8007b24:	60fb      	str	r3, [r7, #12]
      break;
 8007b26:	e003      	b.n	8007b30 <CUSTOM_ENV_SENSOR_Get_TObjRaw+0x3c>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 8007b28:	f06f 0301 	mvn.w	r3, #1
 8007b2c:	60fb      	str	r3, [r7, #12]
      break;
 8007b2e:	bf00      	nop
  }

  return ret;
 8007b30:	68fb      	ldr	r3, [r7, #12]
}
 8007b32:	4618      	mov	r0, r3
 8007b34:	3710      	adds	r7, #16
 8007b36:	46bd      	mov	sp, r7
 8007b38:	bd80      	pop	{r7, pc}
 8007b3a:	bf00      	nop
 8007b3c:	20000a70 	.word	0x20000a70

08007b40 <CUSTOM_ENV_SENSOR_Get_AvgTmos>:
  * @param  Instance the device instance
  * @param  Value the AvgTmos data
  * @retval BSP status
  */
int32_t CUSTOM_ENV_SENSOR_Get_AvgTmos(uint32_t Instance, uint16_t *Value)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b084      	sub	sp, #16
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
 8007b48:	6039      	str	r1, [r7, #0]
  int32_t ret;

  switch (Instance)
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d111      	bne.n	8007b74 <CUSTOM_ENV_SENSOR_Get_AvgTmos+0x34>
  {
#if (USE_CUSTOM_ENV_SENSOR_STHS34PF80_0 == 1)
    case CUSTOM_STHS34PF80_0:
      if (STHS34PF80_GetAvgTmos(EnvCompObj[Instance], Value) != BSP_ERROR_NONE)
 8007b50:	4a0d      	ldr	r2, [pc, #52]	; (8007b88 <CUSTOM_ENV_SENSOR_Get_AvgTmos+0x48>)
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b58:	6839      	ldr	r1, [r7, #0]
 8007b5a:	4618      	mov	r0, r3
 8007b5c:	f7f9 ff16 	bl	800198c <STHS34PF80_GetAvgTmos>
 8007b60:	4603      	mov	r3, r0
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d003      	beq.n	8007b6e <CUSTOM_ENV_SENSOR_Get_AvgTmos+0x2e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8007b66:	f06f 0304 	mvn.w	r3, #4
 8007b6a:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 8007b6c:	e006      	b.n	8007b7c <CUSTOM_ENV_SENSOR_Get_AvgTmos+0x3c>
        ret = BSP_ERROR_NONE;
 8007b6e:	2300      	movs	r3, #0
 8007b70:	60fb      	str	r3, [r7, #12]
      break;
 8007b72:	e003      	b.n	8007b7c <CUSTOM_ENV_SENSOR_Get_AvgTmos+0x3c>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 8007b74:	f06f 0301 	mvn.w	r3, #1
 8007b78:	60fb      	str	r3, [r7, #12]
      break;
 8007b7a:	bf00      	nop
  }

  return ret;
 8007b7c:	68fb      	ldr	r3, [r7, #12]
}
 8007b7e:	4618      	mov	r0, r3
 8007b80:	3710      	adds	r7, #16
 8007b82:	46bd      	mov	sp, r7
 8007b84:	bd80      	pop	{r7, pc}
 8007b86:	bf00      	nop
 8007b88:	20000a70 	.word	0x20000a70

08007b8c <CUSTOM_ENV_SENSOR_Set_AvgTmos>:
  * @param  Instance the device instance
  * @param  Value the AvgTmos data
  * @retval BSP status
  */
int32_t CUSTOM_ENV_SENSOR_Set_AvgTmos(uint32_t Instance, uint16_t Value)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	b084      	sub	sp, #16
 8007b90:	af00      	add	r7, sp, #0
 8007b92:	6078      	str	r0, [r7, #4]
 8007b94:	460b      	mov	r3, r1
 8007b96:	807b      	strh	r3, [r7, #2]
  int32_t ret;

  switch (Instance)
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d112      	bne.n	8007bc4 <CUSTOM_ENV_SENSOR_Set_AvgTmos+0x38>
  {
#if (USE_CUSTOM_ENV_SENSOR_STHS34PF80_0 == 1)
    case CUSTOM_STHS34PF80_0:
      if (STHS34PF80_SetAvgTmos(EnvCompObj[Instance], Value) != BSP_ERROR_NONE)
 8007b9e:	4a0e      	ldr	r2, [pc, #56]	; (8007bd8 <CUSTOM_ENV_SENSOR_Set_AvgTmos+0x4c>)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ba6:	887a      	ldrh	r2, [r7, #2]
 8007ba8:	4611      	mov	r1, r2
 8007baa:	4618      	mov	r0, r3
 8007bac:	f7f9 ff48 	bl	8001a40 <STHS34PF80_SetAvgTmos>
 8007bb0:	4603      	mov	r3, r0
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d003      	beq.n	8007bbe <CUSTOM_ENV_SENSOR_Set_AvgTmos+0x32>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8007bb6:	f06f 0304 	mvn.w	r3, #4
 8007bba:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 8007bbc:	e006      	b.n	8007bcc <CUSTOM_ENV_SENSOR_Set_AvgTmos+0x40>
        ret = BSP_ERROR_NONE;
 8007bbe:	2300      	movs	r3, #0
 8007bc0:	60fb      	str	r3, [r7, #12]
      break;
 8007bc2:	e003      	b.n	8007bcc <CUSTOM_ENV_SENSOR_Set_AvgTmos+0x40>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 8007bc4:	f06f 0301 	mvn.w	r3, #1
 8007bc8:	60fb      	str	r3, [r7, #12]
      break;
 8007bca:	bf00      	nop
  }

  return ret;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3710      	adds	r7, #16
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}
 8007bd6:	bf00      	nop
 8007bd8:	20000a70 	.word	0x20000a70

08007bdc <CUSTOM_ENV_SENSOR_Get_AvgT>:
  * @param  Instance the device instance
  * @param  Value the AvgT data
  * @retval BSP status
  */
int32_t CUSTOM_ENV_SENSOR_Get_AvgT(uint32_t Instance, uint8_t *Value)
{
 8007bdc:	b580      	push	{r7, lr}
 8007bde:	b084      	sub	sp, #16
 8007be0:	af00      	add	r7, sp, #0
 8007be2:	6078      	str	r0, [r7, #4]
 8007be4:	6039      	str	r1, [r7, #0]
  int32_t ret;

  switch (Instance)
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d111      	bne.n	8007c10 <CUSTOM_ENV_SENSOR_Get_AvgT+0x34>
  {
#if (USE_CUSTOM_ENV_SENSOR_STHS34PF80_0 == 1)
    case CUSTOM_STHS34PF80_0:
      if (STHS34PF80_GetAvgT(EnvCompObj[Instance], Value) != BSP_ERROR_NONE)
 8007bec:	4a0d      	ldr	r2, [pc, #52]	; (8007c24 <CUSTOM_ENV_SENSOR_Get_AvgT+0x48>)
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007bf4:	6839      	ldr	r1, [r7, #0]
 8007bf6:	4618      	mov	r0, r3
 8007bf8:	f7f9 ff64 	bl	8001ac4 <STHS34PF80_GetAvgT>
 8007bfc:	4603      	mov	r3, r0
 8007bfe:	2b00      	cmp	r3, #0
 8007c00:	d003      	beq.n	8007c0a <CUSTOM_ENV_SENSOR_Get_AvgT+0x2e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8007c02:	f06f 0304 	mvn.w	r3, #4
 8007c06:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 8007c08:	e006      	b.n	8007c18 <CUSTOM_ENV_SENSOR_Get_AvgT+0x3c>
        ret = BSP_ERROR_NONE;
 8007c0a:	2300      	movs	r3, #0
 8007c0c:	60fb      	str	r3, [r7, #12]
      break;
 8007c0e:	e003      	b.n	8007c18 <CUSTOM_ENV_SENSOR_Get_AvgT+0x3c>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 8007c10:	f06f 0301 	mvn.w	r3, #1
 8007c14:	60fb      	str	r3, [r7, #12]
      break;
 8007c16:	bf00      	nop
  }

  return ret;
 8007c18:	68fb      	ldr	r3, [r7, #12]
}
 8007c1a:	4618      	mov	r0, r3
 8007c1c:	3710      	adds	r7, #16
 8007c1e:	46bd      	mov	sp, r7
 8007c20:	bd80      	pop	{r7, pc}
 8007c22:	bf00      	nop
 8007c24:	20000a70 	.word	0x20000a70

08007c28 <CUSTOM_ENV_SENSOR_Get_GainFactor>:
  * @param  Instance the device instance
  * @param  Value the GainFactor data
  * @retval BSP status
  */
int32_t CUSTOM_ENV_SENSOR_Get_GainFactor(uint32_t Instance, uint8_t *Value)
{
 8007c28:	b580      	push	{r7, lr}
 8007c2a:	b084      	sub	sp, #16
 8007c2c:	af00      	add	r7, sp, #0
 8007c2e:	6078      	str	r0, [r7, #4]
 8007c30:	6039      	str	r1, [r7, #0]
  int32_t ret;

  switch (Instance)
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d111      	bne.n	8007c5c <CUSTOM_ENV_SENSOR_Get_GainFactor+0x34>
  {
#if (USE_CUSTOM_ENV_SENSOR_STHS34PF80_0 == 1)
    case CUSTOM_STHS34PF80_0:
      if (STHS34PF80_GetGainFactor(EnvCompObj[Instance], Value) != BSP_ERROR_NONE)
 8007c38:	4a0d      	ldr	r2, [pc, #52]	; (8007c70 <CUSTOM_ENV_SENSOR_Get_GainFactor+0x48>)
 8007c3a:	687b      	ldr	r3, [r7, #4]
 8007c3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c40:	6839      	ldr	r1, [r7, #0]
 8007c42:	4618      	mov	r0, r3
 8007c44:	f7f9 ff7c 	bl	8001b40 <STHS34PF80_GetGainFactor>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d003      	beq.n	8007c56 <CUSTOM_ENV_SENSOR_Get_GainFactor+0x2e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8007c4e:	f06f 0304 	mvn.w	r3, #4
 8007c52:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 8007c54:	e006      	b.n	8007c64 <CUSTOM_ENV_SENSOR_Get_GainFactor+0x3c>
        ret = BSP_ERROR_NONE;
 8007c56:	2300      	movs	r3, #0
 8007c58:	60fb      	str	r3, [r7, #12]
      break;
 8007c5a:	e003      	b.n	8007c64 <CUSTOM_ENV_SENSOR_Get_GainFactor+0x3c>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 8007c5c:	f06f 0301 	mvn.w	r3, #1
 8007c60:	60fb      	str	r3, [r7, #12]
      break;
 8007c62:	bf00      	nop
  }

  return ret;
 8007c64:	68fb      	ldr	r3, [r7, #12]
}
 8007c66:	4618      	mov	r0, r3
 8007c68:	3710      	adds	r7, #16
 8007c6a:	46bd      	mov	sp, r7
 8007c6c:	bd80      	pop	{r7, pc}
 8007c6e:	bf00      	nop
 8007c70:	20000a70 	.word	0x20000a70

08007c74 <CUSTOM_ENV_SENSOR_Get_Sensitivity>:
  * @param  Instance the device instance
  * @param  Value the Sensitivity value
  * @retval BSP status
  */
int32_t CUSTOM_ENV_SENSOR_Get_Sensitivity(uint32_t Instance, uint16_t *Value)
{
 8007c74:	b580      	push	{r7, lr}
 8007c76:	b084      	sub	sp, #16
 8007c78:	af00      	add	r7, sp, #0
 8007c7a:	6078      	str	r0, [r7, #4]
 8007c7c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  switch (Instance)
 8007c7e:	687b      	ldr	r3, [r7, #4]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d111      	bne.n	8007ca8 <CUSTOM_ENV_SENSOR_Get_Sensitivity+0x34>
  {
#if (USE_CUSTOM_ENV_SENSOR_STHS34PF80_0 == 1)
    case CUSTOM_STHS34PF80_0:
      if (STHS34PF80_GetSensitivity(EnvCompObj[Instance], Value) != BSP_ERROR_NONE)
 8007c84:	4a0d      	ldr	r2, [pc, #52]	; (8007cbc <CUSTOM_ENV_SENSOR_Get_Sensitivity+0x48>)
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c8c:	6839      	ldr	r1, [r7, #0]
 8007c8e:	4618      	mov	r0, r3
 8007c90:	f7f9 ff82 	bl	8001b98 <STHS34PF80_GetSensitivity>
 8007c94:	4603      	mov	r3, r0
 8007c96:	2b00      	cmp	r3, #0
 8007c98:	d003      	beq.n	8007ca2 <CUSTOM_ENV_SENSOR_Get_Sensitivity+0x2e>
      {
        ret = BSP_ERROR_COMPONENT_FAILURE;
 8007c9a:	f06f 0304 	mvn.w	r3, #4
 8007c9e:	60fb      	str	r3, [r7, #12]
      }
      else
      {
        ret = BSP_ERROR_NONE;
      }
      break;
 8007ca0:	e006      	b.n	8007cb0 <CUSTOM_ENV_SENSOR_Get_Sensitivity+0x3c>
        ret = BSP_ERROR_NONE;
 8007ca2:	2300      	movs	r3, #0
 8007ca4:	60fb      	str	r3, [r7, #12]
      break;
 8007ca6:	e003      	b.n	8007cb0 <CUSTOM_ENV_SENSOR_Get_Sensitivity+0x3c>
#endif

    default:
      ret = BSP_ERROR_WRONG_PARAM;
 8007ca8:	f06f 0301 	mvn.w	r3, #1
 8007cac:	60fb      	str	r3, [r7, #12]
      break;
 8007cae:	bf00      	nop
  }

  return ret;
 8007cb0:	68fb      	ldr	r3, [r7, #12]
}
 8007cb2:	4618      	mov	r0, r3
 8007cb4:	3710      	adds	r7, #16
 8007cb6:	46bd      	mov	sp, r7
 8007cb8:	bd80      	pop	{r7, pc}
 8007cba:	bf00      	nop
 8007cbc:	20000a70 	.word	0x20000a70

08007cc0 <BSP_SENSOR_ACC_Init>:
  * @brief  Initializes accelerometer
  * @param  None
  * @retval None
  */
void BSP_SENSOR_ACC_Init(void)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	af00      	add	r7, sp, #0
#ifdef CUSTOM_ACC_INSTANCE_0
  (void)CUSTOM_MOTION_SENSOR_Init(CUSTOM_ACC_INSTANCE_0, MOTION_ACCELERO);
#endif
#endif
#endif
}
 8007cc4:	bf00      	nop
 8007cc6:	46bd      	mov	sp, r7
 8007cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ccc:	4770      	bx	lr

08007cce <BSP_SENSOR_GYR_Init>:
  * @brief  Initializes gyroscope
  * @param  None
  * @retval None
  */
void BSP_SENSOR_GYR_Init(void)
{
 8007cce:	b480      	push	{r7}
 8007cd0:	af00      	add	r7, sp, #0
#if (defined BSP_MOTION_SENSORS)
#ifdef CUSTOM_GYR_INSTANCE_0
  (void)CUSTOM_MOTION_SENSOR_Init(CUSTOM_GYR_INSTANCE_0, MOTION_GYRO);
#endif
#endif
}
 8007cd2:	bf00      	nop
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cda:	4770      	bx	lr

08007cdc <BSP_SENSOR_MAG_Init>:
  * @brief  Initializes magnetometer
  * @param  None
  * @retval None
  */
void BSP_SENSOR_MAG_Init(void)
{
 8007cdc:	b480      	push	{r7}
 8007cde:	af00      	add	r7, sp, #0
#if (defined BSP_MOTION_SENSORS)
#ifdef CUSTOM_MAG_INSTANCE_0
  (void)CUSTOM_MOTION_SENSOR_Init(CUSTOM_MAG_INSTANCE_0, MOTION_MAGNETO);
#endif
#endif
}
 8007ce0:	bf00      	nop
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce8:	4770      	bx	lr

08007cea <BSP_SENSOR_PRESS_Init>:
  * @brief  Initializes pressure sensor
  * @param  None
  * @retval None
  */
void BSP_SENSOR_PRESS_Init(void)
{
 8007cea:	b480      	push	{r7}
 8007cec:	af00      	add	r7, sp, #0
#if (defined BSP_ENV_SENSORS)
#ifdef CUSTOM_PRESS_INSTANCE_0
  (void)CUSTOM_ENV_SENSOR_Init(CUSTOM_PRESS_INSTANCE_0, ENV_PRESSURE);
#endif
#endif
}
 8007cee:	bf00      	nop
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf6:	4770      	bx	lr

08007cf8 <BSP_SENSOR_TEMP_Init>:
  * @brief  Initializes temperature sensor
  * @param  None
  * @retval None
  */
void BSP_SENSOR_TEMP_Init(void)
{
 8007cf8:	b580      	push	{r7, lr}
 8007cfa:	af00      	add	r7, sp, #0
  (void)CUSTOM_HYBRID_SENSOR_Init(CUSTOM_TEMP_INSTANCE_0, HYBRID_TEMPERATURE);
#endif
#else
#if (defined BSP_ENV_SENSORS)
#ifdef CUSTOM_TEMP_INSTANCE_0
  (void)CUSTOM_ENV_SENSOR_Init(CUSTOM_TEMP_INSTANCE_0, ENV_TEMPERATURE);
 8007cfc:	2101      	movs	r1, #1
 8007cfe:	2000      	movs	r0, #0
 8007d00:	f7ff fcca 	bl	8007698 <CUSTOM_ENV_SENSOR_Init>
#endif
#endif
#endif
}
 8007d04:	bf00      	nop
 8007d06:	bd80      	pop	{r7, pc}

08007d08 <BSP_SENSOR_HUM_Init>:
  * @brief  Initializes humidity sensor
  * @param  None
  * @retval None
  */
void BSP_SENSOR_HUM_Init(void)
{
 8007d08:	b480      	push	{r7}
 8007d0a:	af00      	add	r7, sp, #0
#if (defined BSP_ENV_SENSORS)
#ifdef CUSTOM_HUM_INSTANCE_0
  (void)CUSTOM_ENV_SENSOR_Init(CUSTOM_HUM_INSTANCE_0, ENV_HUMIDITY);
#endif
#endif
}
 8007d0c:	bf00      	nop
 8007d0e:	46bd      	mov	sp, r7
 8007d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d14:	4770      	bx	lr

08007d16 <BSP_SENSOR_ACC_Enable>:
  * @brief  Enables accelerometer
  * @param  None
  * @retval None
  */
void BSP_SENSOR_ACC_Enable(void)
{
 8007d16:	b480      	push	{r7}
 8007d18:	af00      	add	r7, sp, #0
#ifdef CUSTOM_ACC_INSTANCE_0
  (void)CUSTOM_MOTION_SENSOR_Enable(CUSTOM_ACC_INSTANCE_0, MOTION_ACCELERO);
#endif
#endif
#endif
}
 8007d1a:	bf00      	nop
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d22:	4770      	bx	lr

08007d24 <BSP_SENSOR_GYR_Enable>:
  * @brief  Enables gyroscope
  * @param  None
  * @retval None
  */
void BSP_SENSOR_GYR_Enable(void)
{
 8007d24:	b480      	push	{r7}
 8007d26:	af00      	add	r7, sp, #0
#if (defined BSP_MOTION_SENSORS)
#ifdef CUSTOM_GYR_INSTANCE_0
  (void)CUSTOM_MOTION_SENSOR_Enable(CUSTOM_GYR_INSTANCE_0, MOTION_GYRO);
#endif
#endif
}
 8007d28:	bf00      	nop
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d30:	4770      	bx	lr

08007d32 <BSP_SENSOR_MAG_Enable>:
  * @brief  Enables magnetometer
  * @param  None
  * @retval None
  */
void BSP_SENSOR_MAG_Enable(void)
{
 8007d32:	b480      	push	{r7}
 8007d34:	af00      	add	r7, sp, #0
#if (defined BSP_MOTION_SENSORS)
#ifdef CUSTOM_MAG_INSTANCE_0
  (void)CUSTOM_MOTION_SENSOR_Enable(CUSTOM_MAG_INSTANCE_0, MOTION_MAGNETO);
#endif
#endif
}
 8007d36:	bf00      	nop
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3e:	4770      	bx	lr

08007d40 <BSP_SENSOR_PRESS_Enable>:
  * @brief  Enables pressure sensor
  * @param  None
  * @retval None
  */
void BSP_SENSOR_PRESS_Enable(void)
{
 8007d40:	b480      	push	{r7}
 8007d42:	af00      	add	r7, sp, #0
#if (defined BSP_ENV_SENSORS)
#ifdef CUSTOM_PRESS_INSTANCE_0
  (void)CUSTOM_ENV_SENSOR_Enable(CUSTOM_PRESS_INSTANCE_0, ENV_PRESSURE);
#endif
#endif
}
 8007d44:	bf00      	nop
 8007d46:	46bd      	mov	sp, r7
 8007d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4c:	4770      	bx	lr

08007d4e <BSP_SENSOR_TEMP_Enable>:
  * @brief  Enables temperature sensor
  * @param  None
  * @retval None
  */
void BSP_SENSOR_TEMP_Enable(void)
{
 8007d4e:	b580      	push	{r7, lr}
 8007d50:	af00      	add	r7, sp, #0
  (void)CUSTOM_HYBRID_ENV_SENSOR_Enable(CUSTOM_TEMP_INSTANCE_0, HYBRID_TEMPERATURE);
#endif
#else
#if (defined BSP_ENV_SENSORS)
#ifdef CUSTOM_TEMP_INSTANCE_0
  (void)CUSTOM_ENV_SENSOR_Enable(CUSTOM_TEMP_INSTANCE_0, ENV_TEMPERATURE);
 8007d52:	2101      	movs	r1, #1
 8007d54:	2000      	movs	r0, #0
 8007d56:	f7ff fd2d 	bl	80077b4 <CUSTOM_ENV_SENSOR_Enable>
#endif
#endif
#endif
}
 8007d5a:	bf00      	nop
 8007d5c:	bd80      	pop	{r7, pc}

08007d5e <BSP_SENSOR_HUM_Enable>:
  * @brief  Enables humidity sensors
  * @param  None
  * @retval None
  */
void BSP_SENSOR_HUM_Enable(void)
{
 8007d5e:	b480      	push	{r7}
 8007d60:	af00      	add	r7, sp, #0
#if (defined BSP_ENV_SENSORS)
#ifdef CUSTOM_HUM_INSTANCE_0
  (void)CUSTOM_ENV_SENSOR_Enable(CUSTOM_HUM_INSTANCE_0, ENV_HUMIDITY);
#endif
#endif
}
 8007d62:	bf00      	nop
 8007d64:	46bd      	mov	sp, r7
 8007d66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6a:	4770      	bx	lr

08007d6c <BSP_SENSOR_ACC_Disable>:
  * @brief  Disables accelerometer
  * @param  None
  * @retval None
  */
void BSP_SENSOR_ACC_Disable(void)
{
 8007d6c:	b480      	push	{r7}
 8007d6e:	af00      	add	r7, sp, #0
#ifdef CUSTOM_ACC_INSTANCE_0
  (void)CUSTOM_MOTION_SENSOR_Disable(CUSTOM_ACC_INSTANCE_0, MOTION_ACCELERO);
#endif
#endif
#endif
}
 8007d70:	bf00      	nop
 8007d72:	46bd      	mov	sp, r7
 8007d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d78:	4770      	bx	lr

08007d7a <BSP_SENSOR_GYR_Disable>:
  * @brief  Disables gyroscope
  * @param  None
  * @retval None
  */
void BSP_SENSOR_GYR_Disable(void)
{
 8007d7a:	b480      	push	{r7}
 8007d7c:	af00      	add	r7, sp, #0
#if (defined BSP_MOTION_SENSORS)
#ifdef CUSTOM_GYR_INSTANCE_0
  (void)CUSTOM_MOTION_SENSOR_Disable(CUSTOM_GYR_INSTANCE_0, MOTION_GYRO);
#endif
#endif
}
 8007d7e:	bf00      	nop
 8007d80:	46bd      	mov	sp, r7
 8007d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d86:	4770      	bx	lr

08007d88 <BSP_SENSOR_MAG_Disable>:
  * @brief  Disables magnetometer
  * @param  None
  * @retval None
  */
void BSP_SENSOR_MAG_Disable(void)
{
 8007d88:	b480      	push	{r7}
 8007d8a:	af00      	add	r7, sp, #0
#if (defined BSP_MOTION_SENSORS)
#ifdef CUSTOM_MAG_INSTANCE_0
  (void)CUSTOM_MOTION_SENSOR_Disable(CUSTOM_MAG_INSTANCE_0, MOTION_MAGNETO);
#endif
#endif
}
 8007d8c:	bf00      	nop
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr

08007d96 <BSP_SENSOR_PRESS_Disable>:
  * @brief  Disables pressure sensor
  * @param  None
  * @retval None
  */
void BSP_SENSOR_PRESS_Disable(void)
{
 8007d96:	b480      	push	{r7}
 8007d98:	af00      	add	r7, sp, #0
#if (defined BSP_ENV_SENSORS)
#ifdef CUSTOM_PRESS_INSTANCE_0
  (void)CUSTOM_ENV_SENSOR_Disable(CUSTOM_PRESS_INSTANCE_0, ENV_PRESSURE);
#endif
#endif
}
 8007d9a:	bf00      	nop
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr

08007da4 <BSP_SENSOR_TEMP_Disable>:
  * @brief  Disables temperature sensor
  * @param  None
  * @retval None
  */
void BSP_SENSOR_TEMP_Disable(void)
{
 8007da4:	b580      	push	{r7, lr}
 8007da6:	af00      	add	r7, sp, #0
  (void)CUSTOM_HYBRID_ENV_SENSOR_Disable(CUSTOM_TEMP_INSTANCE_0, HYBRID_TEMPERATURE);
#endif
#else
#if (defined BSP_ENV_SENSORS)
#ifdef CUSTOM_TEMP_INSTANCE_0
  (void)CUSTOM_ENV_SENSOR_Disable(CUSTOM_TEMP_INSTANCE_0, ENV_TEMPERATURE);
 8007da8:	2101      	movs	r1, #1
 8007daa:	2000      	movs	r0, #0
 8007dac:	f7ff fd42 	bl	8007834 <CUSTOM_ENV_SENSOR_Disable>
#endif
#endif
#endif
}
 8007db0:	bf00      	nop
 8007db2:	bd80      	pop	{r7, pc}

08007db4 <BSP_SENSOR_HUM_Disable>:
  * @brief  Disables humidity sensor
  * @param  None
  * @retval None
  */
void BSP_SENSOR_HUM_Disable(void)
{
 8007db4:	b480      	push	{r7}
 8007db6:	af00      	add	r7, sp, #0
#if (defined BSP_ENV_SENSORS)
#ifdef CUSTOM_HUM_INSTANCE_0
  (void)CUSTOM_ENV_SENSOR_Disable(CUSTOM_HUM_INSTANCE_0, ENV_HUMIDITY);
#endif
#endif
}
 8007db8:	bf00      	nop
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc0:	4770      	bx	lr

08007dc2 <BSP_SENSOR_TEMP_SetOutputDataRate>:
  * @brief  Set output data rate for temperature sensors
  * @param  Odr Output Data Rate value to be set
  * @retval None
  */
void BSP_SENSOR_TEMP_SetOutputDataRate(float Odr)
{
 8007dc2:	b580      	push	{r7, lr}
 8007dc4:	b082      	sub	sp, #8
 8007dc6:	af00      	add	r7, sp, #0
 8007dc8:	ed87 0a01 	vstr	s0, [r7, #4]
  (void)CUSTOM_HYBRID_ENV_SENSOR_SetOutputDataRate(CUSTOM_TEMP_INSTANCE_0, HYBRID_TEMPERATURE, Odr);
#endif
#else
#if (defined BSP_ENV_SENSORS)
#ifdef CUSTOM_TEMP_INSTANCE_0
  (void)CUSTOM_ENV_SENSOR_SetOutputDataRate(CUSTOM_TEMP_INSTANCE_0, ENV_TEMPERATURE, Odr);
 8007dcc:	ed97 0a01 	vldr	s0, [r7, #4]
 8007dd0:	2101      	movs	r1, #1
 8007dd2:	2000      	movs	r0, #0
 8007dd4:	f7ff fd6e 	bl	80078b4 <CUSTOM_ENV_SENSOR_SetOutputDataRate>
#endif
#endif
#endif
}
 8007dd8:	bf00      	nop
 8007dda:	3708      	adds	r7, #8
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	bd80      	pop	{r7, pc}

08007de0 <BSP_SENSOR_TEMP_GetTAmbRaw>:
  * @brief  Get the TAmbRaw value from infrared temperature sensor
  * @param  Value pointer where the value is written to
  * @retval None
  */
void BSP_SENSOR_TEMP_GetTAmbRaw(int16_t *Value)
{
 8007de0:	b580      	push	{r7, lr}
 8007de2:	b082      	sub	sp, #8
 8007de4:	af00      	add	r7, sp, #0
 8007de6:	6078      	str	r0, [r7, #4]
#if (defined BSP_ENV_SENSORS)
#ifdef CUSTOM_TEMP_INSTANCE_0
  (void)CUSTOM_ENV_SENSOR_Get_TAmbRaw(CUSTOM_TEMP_INSTANCE_0, Value);
 8007de8:	6879      	ldr	r1, [r7, #4]
 8007dea:	2000      	movs	r0, #0
 8007dec:	f7ff fe5c 	bl	8007aa8 <CUSTOM_ENV_SENSOR_Get_TAmbRaw>
#endif
#endif
}
 8007df0:	bf00      	nop
 8007df2:	3708      	adds	r7, #8
 8007df4:	46bd      	mov	sp, r7
 8007df6:	bd80      	pop	{r7, pc}

08007df8 <BSP_SENSOR_TEMP_GetTObjRaw>:
  * @brief  Get the TObjRaw value from infrared temperature sensor
  * @param  Value pointer where the value is written to
  * @retval None
  */
void BSP_SENSOR_TEMP_GetTObjRaw(int16_t *Value)
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b082      	sub	sp, #8
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
#if (defined BSP_ENV_SENSORS)
#ifdef CUSTOM_TEMP_INSTANCE_0
  (void)CUSTOM_ENV_SENSOR_Get_TObjRaw(CUSTOM_TEMP_INSTANCE_0, Value);
 8007e00:	6879      	ldr	r1, [r7, #4]
 8007e02:	2000      	movs	r0, #0
 8007e04:	f7ff fe76 	bl	8007af4 <CUSTOM_ENV_SENSOR_Get_TObjRaw>
#endif
#endif
}
 8007e08:	bf00      	nop
 8007e0a:	3708      	adds	r7, #8
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bd80      	pop	{r7, pc}

08007e10 <BSP_SENSOR_TEMP_GetAvgTmos>:
  * @brief  Get the AvgTmos value from infrared temperature sensor
  * @param  Value pointer where the value is written to
  * @retval None
  */
void BSP_SENSOR_TEMP_GetAvgTmos(uint16_t *Value)
{
 8007e10:	b580      	push	{r7, lr}
 8007e12:	b082      	sub	sp, #8
 8007e14:	af00      	add	r7, sp, #0
 8007e16:	6078      	str	r0, [r7, #4]
#if (defined BSP_ENV_SENSORS)
#ifdef CUSTOM_TEMP_INSTANCE_0
  (void)CUSTOM_ENV_SENSOR_Get_AvgTmos(CUSTOM_TEMP_INSTANCE_0, Value);
 8007e18:	6879      	ldr	r1, [r7, #4]
 8007e1a:	2000      	movs	r0, #0
 8007e1c:	f7ff fe90 	bl	8007b40 <CUSTOM_ENV_SENSOR_Get_AvgTmos>
#endif
#endif
}
 8007e20:	bf00      	nop
 8007e22:	3708      	adds	r7, #8
 8007e24:	46bd      	mov	sp, r7
 8007e26:	bd80      	pop	{r7, pc}

08007e28 <BSP_SENSOR_TEMP_SetAvgTmos>:
  * @brief  Set the AvgTmos value to infrared temperature sensor
  * @param  Value the value to be written to
  * @retval None
  */
void BSP_SENSOR_TEMP_SetAvgTmos(uint16_t Value)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b082      	sub	sp, #8
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	4603      	mov	r3, r0
 8007e30:	80fb      	strh	r3, [r7, #6]
#if (defined BSP_ENV_SENSORS)
#ifdef CUSTOM_TEMP_INSTANCE_0
  (void)CUSTOM_ENV_SENSOR_Set_AvgTmos(CUSTOM_TEMP_INSTANCE_0, Value);
 8007e32:	88fb      	ldrh	r3, [r7, #6]
 8007e34:	4619      	mov	r1, r3
 8007e36:	2000      	movs	r0, #0
 8007e38:	f7ff fea8 	bl	8007b8c <CUSTOM_ENV_SENSOR_Set_AvgTmos>
#endif
#endif
}
 8007e3c:	bf00      	nop
 8007e3e:	3708      	adds	r7, #8
 8007e40:	46bd      	mov	sp, r7
 8007e42:	bd80      	pop	{r7, pc}

08007e44 <BSP_SENSOR_TEMP_GetAvgT>:
  * @brief  Get the AvgT value from infrared temperature sensor
  * @param  Value pointer where the value is written to
  * @retval None
  */
void BSP_SENSOR_TEMP_GetAvgT(uint8_t *Value)
{
 8007e44:	b580      	push	{r7, lr}
 8007e46:	b082      	sub	sp, #8
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
#if (defined BSP_ENV_SENSORS)
#ifdef CUSTOM_TEMP_INSTANCE_0
  (void)CUSTOM_ENV_SENSOR_Get_AvgT(CUSTOM_TEMP_INSTANCE_0, Value);
 8007e4c:	6879      	ldr	r1, [r7, #4]
 8007e4e:	2000      	movs	r0, #0
 8007e50:	f7ff fec4 	bl	8007bdc <CUSTOM_ENV_SENSOR_Get_AvgT>
#endif
#endif
}
 8007e54:	bf00      	nop
 8007e56:	3708      	adds	r7, #8
 8007e58:	46bd      	mov	sp, r7
 8007e5a:	bd80      	pop	{r7, pc}

08007e5c <BSP_SENSOR_TEMP_GetGainFactor>:
  * @brief  Get the GainFactor value from infrared temperature sensor
  * @param  Value pointer where the value is written to
  * @retval None
  */
void BSP_SENSOR_TEMP_GetGainFactor(uint8_t *Value)
{
 8007e5c:	b580      	push	{r7, lr}
 8007e5e:	b082      	sub	sp, #8
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
#if (defined BSP_ENV_SENSORS)
#ifdef CUSTOM_TEMP_INSTANCE_0
  (void)CUSTOM_ENV_SENSOR_Get_GainFactor(CUSTOM_TEMP_INSTANCE_0, Value);
 8007e64:	6879      	ldr	r1, [r7, #4]
 8007e66:	2000      	movs	r0, #0
 8007e68:	f7ff fede 	bl	8007c28 <CUSTOM_ENV_SENSOR_Get_GainFactor>
#endif
#endif
}
 8007e6c:	bf00      	nop
 8007e6e:	3708      	adds	r7, #8
 8007e70:	46bd      	mov	sp, r7
 8007e72:	bd80      	pop	{r7, pc}

08007e74 <BSP_SENSOR_TEMP_GetSensitivity>:
  * @brief  Get the Sensitivity value from infrared temperature sensor
  * @param  Value pointer where the value is written to
  * @retval None
  */
void BSP_SENSOR_TEMP_GetSensitivity(uint16_t *Value)
{
 8007e74:	b580      	push	{r7, lr}
 8007e76:	b082      	sub	sp, #8
 8007e78:	af00      	add	r7, sp, #0
 8007e7a:	6078      	str	r0, [r7, #4]
#if (defined BSP_ENV_SENSORS)
#ifdef CUSTOM_TEMP_INSTANCE_0
  (void)CUSTOM_ENV_SENSOR_Get_Sensitivity(CUSTOM_TEMP_INSTANCE_0, Value);
 8007e7c:	6879      	ldr	r1, [r7, #4]
 8007e7e:	2000      	movs	r0, #0
 8007e80:	f7ff fef8 	bl	8007c74 <CUSTOM_ENV_SENSOR_Get_Sensitivity>
#endif
#endif
}
 8007e84:	bf00      	nop
 8007e86:	3708      	adds	r7, #8
 8007e88:	46bd      	mov	sp, r7
 8007e8a:	bd80      	pop	{r7, pc}

08007e8c <BUILD_REPLY_HEADER>:
  * @brief  Build the reply header
  * @param  Msg the pointer to the message to be built
  * @retval None
  */
void BUILD_REPLY_HEADER(TMsg *Msg)
{
 8007e8c:	b480      	push	{r7}
 8007e8e:	b083      	sub	sp, #12
 8007e90:	af00      	add	r7, sp, #0
 8007e92:	6078      	str	r0, [r7, #4]
  Msg->Data[0] = Msg->Data[1];
 8007e94:	687b      	ldr	r3, [r7, #4]
 8007e96:	795a      	ldrb	r2, [r3, #5]
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	711a      	strb	r2, [r3, #4]
  Msg->Data[1] = DEV_ADDR;
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	2232      	movs	r2, #50	; 0x32
 8007ea0:	715a      	strb	r2, [r3, #5]
  Msg->Data[2] += CMD_Reply_Add;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	799b      	ldrb	r3, [r3, #6]
 8007ea6:	3b80      	subs	r3, #128	; 0x80
 8007ea8:	b2da      	uxtb	r2, r3
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	719a      	strb	r2, [r3, #6]
}
 8007eae:	bf00      	nop
 8007eb0:	370c      	adds	r7, #12
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb8:	4770      	bx	lr
	...

08007ebc <INIT_STREAMING_HEADER>:
  * @brief  Initialize the streaming header
  * @param  Msg the pointer to the header to be initialized
  * @retval None
  */
void INIT_STREAMING_HEADER(TMsg *Msg)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b083      	sub	sp, #12
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
  Msg->Data[0] = DataStreamingDest;
 8007ec4:	4b09      	ldr	r3, [pc, #36]	; (8007eec <INIT_STREAMING_HEADER+0x30>)
 8007ec6:	781b      	ldrb	r3, [r3, #0]
 8007ec8:	b2da      	uxtb	r2, r3
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	711a      	strb	r2, [r3, #4]
  Msg->Data[1] = DEV_ADDR;
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	2232      	movs	r2, #50	; 0x32
 8007ed2:	715a      	strb	r2, [r3, #5]
  Msg->Data[2] = CMD_Start_Data_Streaming;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	2208      	movs	r2, #8
 8007ed8:	719a      	strb	r2, [r3, #6]
  Msg->Len = 3;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	2203      	movs	r2, #3
 8007ede:	601a      	str	r2, [r3, #0]
}
 8007ee0:	bf00      	nop
 8007ee2:	370c      	adds	r7, #12
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eea:	4770      	bx	lr
 8007eec:	2000007c 	.word	0x2000007c

08007ef0 <HandleMSG>:
  */
int HandleMSG(TMsg *Msg)
/*  DestAddr | SourceAddr | CMD | PAYLOAD
 *      1          1         1       N
 */
{
 8007ef0:	b580      	push	{r7, lr}
 8007ef2:	b098      	sub	sp, #96	; 0x60
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  int ret = 1;
 8007ef8:	2301      	movs	r3, #1
 8007efa:	65fb      	str	r3, [r7, #92]	; 0x5c
  uint32_t i;
  char ps[64];
  uint32_t ps_len = 0;
 8007efc:	2300      	movs	r3, #0
 8007efe:	60fb      	str	r3, [r7, #12]
  static uint32_t sensors_enabled_prev = 0;
  int32_t msg_offset;
  uint32_t msg_count;

  if (Msg->Len < 2U)
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	2b01      	cmp	r3, #1
 8007f06:	d801      	bhi.n	8007f0c <HandleMSG+0x1c>
  {
    return 0;
 8007f08:	2300      	movs	r3, #0
 8007f0a:	e357      	b.n	80085bc <HandleMSG+0x6cc>
  }

  if (Msg->Data[0] != DEV_ADDR)
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	791b      	ldrb	r3, [r3, #4]
 8007f10:	2b32      	cmp	r3, #50	; 0x32
 8007f12:	d001      	beq.n	8007f18 <HandleMSG+0x28>
  {
    return 0;
 8007f14:	2300      	movs	r3, #0
 8007f16:	e351      	b.n	80085bc <HandleMSG+0x6cc>
  }

  switch (Msg->Data[2])   /* CMD */
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	799b      	ldrb	r3, [r3, #6]
 8007f1c:	2b12      	cmp	r3, #18
 8007f1e:	dc6b      	bgt.n	8007ff8 <HandleMSG+0x108>
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	dc3d      	bgt.n	8007fa0 <HandleMSG+0xb0>
 8007f24:	e346      	b.n	80085b4 <HandleMSG+0x6c4>
 8007f26:	3b60      	subs	r3, #96	; 0x60
 8007f28:	2b1a      	cmp	r3, #26
 8007f2a:	f200 8343 	bhi.w	80085b4 <HandleMSG+0x6c4>
 8007f2e:	a201      	add	r2, pc, #4	; (adr r2, 8007f34 <HandleMSG+0x44>)
 8007f30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007f34:	0800809b 	.word	0x0800809b
 8007f38:	080085b5 	.word	0x080085b5
 8007f3c:	080080c9 	.word	0x080080c9
 8007f40:	080085b5 	.word	0x080085b5
 8007f44:	080085b5 	.word	0x080085b5
 8007f48:	080085b5 	.word	0x080085b5
 8007f4c:	080085b5 	.word	0x080085b5
 8007f50:	080085b5 	.word	0x080085b5
 8007f54:	080085b5 	.word	0x080085b5
 8007f58:	080085b5 	.word	0x080085b5
 8007f5c:	080085b5 	.word	0x080085b5
 8007f60:	080085b5 	.word	0x080085b5
 8007f64:	080085b5 	.word	0x080085b5
 8007f68:	080085b5 	.word	0x080085b5
 8007f6c:	080085b5 	.word	0x080085b5
 8007f70:	080085b5 	.word	0x080085b5
 8007f74:	080085b5 	.word	0x080085b5
 8007f78:	080085b5 	.word	0x080085b5
 8007f7c:	080085b5 	.word	0x080085b5
 8007f80:	080085b5 	.word	0x080085b5
 8007f84:	080085b5 	.word	0x080085b5
 8007f88:	080085b5 	.word	0x080085b5
 8007f8c:	080080f7 	.word	0x080080f7
 8007f90:	080085b5 	.word	0x080085b5
 8007f94:	080085b5 	.word	0x080085b5
 8007f98:	080085b5 	.word	0x080085b5
 8007f9c:	08008125 	.word	0x08008125
 8007fa0:	3b01      	subs	r3, #1
 8007fa2:	2b11      	cmp	r3, #17
 8007fa4:	f200 8306 	bhi.w	80085b4 <HandleMSG+0x6c4>
 8007fa8:	a201      	add	r2, pc, #4	; (adr r2, 8007fb0 <HandleMSG+0xc0>)
 8007faa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fae:	bf00      	nop
 8007fb0:	08008005 	.word	0x08008005
 8007fb4:	0800803f 	.word	0x0800803f
 8007fb8:	080085b5 	.word	0x080085b5
 8007fbc:	080085b5 	.word	0x080085b5
 8007fc0:	080085b5 	.word	0x080085b5
 8007fc4:	080085b5 	.word	0x080085b5
 8007fc8:	080085b5 	.word	0x080085b5
 8007fcc:	08008153 	.word	0x08008153
 8007fd0:	080081ff 	.word	0x080081ff
 8007fd4:	080085b5 	.word	0x080085b5
 8007fd8:	080085b5 	.word	0x080085b5
 8007fdc:	08008249 	.word	0x08008249
 8007fe0:	080085b5 	.word	0x080085b5
 8007fe4:	08008025 	.word	0x08008025
 8007fe8:	080085b5 	.word	0x080085b5
 8007fec:	0800828f 	.word	0x0800828f
 8007ff0:	08008505 	.word	0x08008505
 8007ff4:	08008553 	.word	0x08008553
 8007ff8:	2b7a      	cmp	r3, #122	; 0x7a
 8007ffa:	f300 82db 	bgt.w	80085b4 <HandleMSG+0x6c4>
 8007ffe:	2b60      	cmp	r3, #96	; 0x60
 8008000:	da91      	bge.n	8007f26 <HandleMSG+0x36>
 8008002:	e2d7      	b.n	80085b4 <HandleMSG+0x6c4>
  {
    case CMD_Ping:
      if (Msg->Len != 3U)
 8008004:	687b      	ldr	r3, [r7, #4]
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	2b03      	cmp	r3, #3
 800800a:	d001      	beq.n	8008010 <HandleMSG+0x120>
      {
        return 0;
 800800c:	2300      	movs	r3, #0
 800800e:	e2d5      	b.n	80085bc <HandleMSG+0x6cc>
      }

      BUILD_REPLY_HEADER(Msg);
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f7ff ff3b 	bl	8007e8c <BUILD_REPLY_HEADER>
      Msg->Len = 3;
 8008016:	687b      	ldr	r3, [r7, #4]
 8008018:	2203      	movs	r2, #3
 800801a:	601a      	str	r2, [r3, #0]
      UART_SendMsg(Msg);
 800801c:	6878      	ldr	r0, [r7, #4]
 800801e:	f7ff f917 	bl	8007250 <UART_SendMsg>
      break;
 8008022:	e2ca      	b.n	80085ba <HandleMSG+0x6ca>

    case CMD_Enter_DFU_Mode:
      if (Msg->Len != 3U)
 8008024:	687b      	ldr	r3, [r7, #4]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	2b03      	cmp	r3, #3
 800802a:	d001      	beq.n	8008030 <HandleMSG+0x140>
      {
        return 0;
 800802c:	2300      	movs	r3, #0
 800802e:	e2c5      	b.n	80085bc <HandleMSG+0x6cc>
      }

      BUILD_REPLY_HEADER(Msg);
 8008030:	6878      	ldr	r0, [r7, #4]
 8008032:	f7ff ff2b 	bl	8007e8c <BUILD_REPLY_HEADER>
      Msg->Len = 3;
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2203      	movs	r2, #3
 800803a:	601a      	str	r2, [r3, #0]
      break;
 800803c:	e2bd      	b.n	80085ba <HandleMSG+0x6ca>

    case CMD_Read_PresString:
      if (Msg->Len != 3U)
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	2b03      	cmp	r3, #3
 8008044:	d001      	beq.n	800804a <HandleMSG+0x15a>
      {
        return 0;
 8008046:	2300      	movs	r3, #0
 8008048:	e2b8      	b.n	80085bc <HandleMSG+0x6cc>
      }

      BUILD_REPLY_HEADER(Msg);
 800804a:	6878      	ldr	r0, [r7, #4]
 800804c:	f7ff ff1e 	bl	8007e8c <BUILD_REPLY_HEADER>

      Get_PresentationString(ps, &ps_len);
 8008050:	f107 020c 	add.w	r2, r7, #12
 8008054:	f107 0310 	add.w	r3, r7, #16
 8008058:	4611      	mov	r1, r2
 800805a:	4618      	mov	r0, r3
 800805c:	f000 fb08 	bl	8008670 <Get_PresentationString>

      i = 0;
 8008060:	2300      	movs	r3, #0
 8008062:	65bb      	str	r3, [r7, #88]	; 0x58
      while (i < ps_len)
 8008064:	e00d      	b.n	8008082 <HandleMSG+0x192>
      {
        Msg->Data[3U + i] = ps[i];
 8008066:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008068:	3303      	adds	r3, #3
 800806a:	f107 0110 	add.w	r1, r7, #16
 800806e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008070:	440a      	add	r2, r1
 8008072:	7811      	ldrb	r1, [r2, #0]
 8008074:	687a      	ldr	r2, [r7, #4]
 8008076:	4413      	add	r3, r2
 8008078:	460a      	mov	r2, r1
 800807a:	711a      	strb	r2, [r3, #4]
        i++;
 800807c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800807e:	3301      	adds	r3, #1
 8008080:	65bb      	str	r3, [r7, #88]	; 0x58
      while (i < ps_len)
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008086:	429a      	cmp	r2, r3
 8008088:	d3ed      	bcc.n	8008066 <HandleMSG+0x176>
      }

      Msg->Len = 3U + i;
 800808a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800808c:	1cda      	adds	r2, r3, #3
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	601a      	str	r2, [r3, #0]
      UART_SendMsg(Msg);
 8008092:	6878      	ldr	r0, [r7, #4]
 8008094:	f7ff f8dc 	bl	8007250 <UART_SendMsg>
      break;
 8008098:	e28f      	b.n	80085ba <HandleMSG+0x6ca>

    case CMD_PRESSURE_Init:
      if (Msg->Len < 3U)
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	2b02      	cmp	r3, #2
 80080a0:	d801      	bhi.n	80080a6 <HandleMSG+0x1b6>
      {
        return 0;
 80080a2:	2300      	movs	r3, #0
 80080a4:	e28a      	b.n	80085bc <HandleMSG+0x6cc>
      }

      BUILD_REPLY_HEADER(Msg);
 80080a6:	6878      	ldr	r0, [r7, #4]
 80080a8:	f7ff fef0 	bl	8007e8c <BUILD_REPLY_HEADER>
      Serialize_s32(&Msg->Data[3], PRESS_UNICLEO_ID, 4);
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	3307      	adds	r3, #7
 80080b0:	2204      	movs	r2, #4
 80080b2:	21ff      	movs	r1, #255	; 0xff
 80080b4:	4618      	mov	r0, r3
 80080b6:	f000 fc73 	bl	80089a0 <Serialize_s32>
      Msg->Len = 3 + 4;
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	2207      	movs	r2, #7
 80080be:	601a      	str	r2, [r3, #0]
      UART_SendMsg(Msg);
 80080c0:	6878      	ldr	r0, [r7, #4]
 80080c2:	f7ff f8c5 	bl	8007250 <UART_SendMsg>
      break;
 80080c6:	e278      	b.n	80085ba <HandleMSG+0x6ca>

    case CMD_HUMIDITY_TEMPERATURE_Init:
      if (Msg->Len < 3U)
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	2b02      	cmp	r3, #2
 80080ce:	d801      	bhi.n	80080d4 <HandleMSG+0x1e4>
      {
        return 0;
 80080d0:	2300      	movs	r3, #0
 80080d2:	e273      	b.n	80085bc <HandleMSG+0x6cc>
      }

      BUILD_REPLY_HEADER(Msg);
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f7ff fed9 	bl	8007e8c <BUILD_REPLY_HEADER>
      Serialize_s32(&Msg->Data[3], HUM_TEMP_UNICLEO_ID, 4);
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	3307      	adds	r3, #7
 80080de:	2204      	movs	r2, #4
 80080e0:	2106      	movs	r1, #6
 80080e2:	4618      	mov	r0, r3
 80080e4:	f000 fc5c 	bl	80089a0 <Serialize_s32>
      Msg->Len = 3 + 4;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	2207      	movs	r2, #7
 80080ec:	601a      	str	r2, [r3, #0]
      UART_SendMsg(Msg);
 80080ee:	6878      	ldr	r0, [r7, #4]
 80080f0:	f7ff f8ae 	bl	8007250 <UART_SendMsg>
      break;
 80080f4:	e261      	b.n	80085ba <HandleMSG+0x6ca>

    case CMD_ACCELERO_GYRO_Init:
      if (Msg->Len < 3U)
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	681b      	ldr	r3, [r3, #0]
 80080fa:	2b02      	cmp	r3, #2
 80080fc:	d801      	bhi.n	8008102 <HandleMSG+0x212>
      {
        return 0;
 80080fe:	2300      	movs	r3, #0
 8008100:	e25c      	b.n	80085bc <HandleMSG+0x6cc>
      }

      BUILD_REPLY_HEADER(Msg);
 8008102:	6878      	ldr	r0, [r7, #4]
 8008104:	f7ff fec2 	bl	8007e8c <BUILD_REPLY_HEADER>
      Serialize_s32(&Msg->Data[3], ACC_GYR_UNICLEO_ID, 4);
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	3307      	adds	r3, #7
 800810c:	2204      	movs	r2, #4
 800810e:	21ff      	movs	r1, #255	; 0xff
 8008110:	4618      	mov	r0, r3
 8008112:	f000 fc45 	bl	80089a0 <Serialize_s32>
      Msg->Len = 3 + 4;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	2207      	movs	r2, #7
 800811a:	601a      	str	r2, [r3, #0]
      UART_SendMsg(Msg);
 800811c:	6878      	ldr	r0, [r7, #4]
 800811e:	f7ff f897 	bl	8007250 <UART_SendMsg>
      break;
 8008122:	e24a      	b.n	80085ba <HandleMSG+0x6ca>

    case CMD_MAGNETO_Init:
      if (Msg->Len < 3U)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	2b02      	cmp	r3, #2
 800812a:	d801      	bhi.n	8008130 <HandleMSG+0x240>
      {
        return 0;
 800812c:	2300      	movs	r3, #0
 800812e:	e245      	b.n	80085bc <HandleMSG+0x6cc>
      }

      BUILD_REPLY_HEADER(Msg);
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f7ff feab 	bl	8007e8c <BUILD_REPLY_HEADER>
      Serialize_s32(&Msg->Data[3], MAG_UNICLEO_ID, 4);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	3307      	adds	r3, #7
 800813a:	2204      	movs	r2, #4
 800813c:	21ff      	movs	r1, #255	; 0xff
 800813e:	4618      	mov	r0, r3
 8008140:	f000 fc2e 	bl	80089a0 <Serialize_s32>
      Msg->Len = 3 + 4;
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	2207      	movs	r2, #7
 8008148:	601a      	str	r2, [r3, #0]
      UART_SendMsg(Msg);
 800814a:	6878      	ldr	r0, [r7, #4]
 800814c:	f7ff f880 	bl	8007250 <UART_SendMsg>
      break;
 8008150:	e233      	b.n	80085ba <HandleMSG+0x6ca>

    case CMD_Start_Data_Streaming:
      if (Msg->Len < 3U)
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	2b02      	cmp	r3, #2
 8008158:	d801      	bhi.n	800815e <HandleMSG+0x26e>
      {
        return 0;
 800815a:	2300      	movs	r3, #0
 800815c:	e22e      	b.n	80085bc <HandleMSG+0x6cc>
      }

      SensorsEnabled = Deserialize(&Msg->Data[3], 4);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	3307      	adds	r3, #7
 8008162:	2104      	movs	r1, #4
 8008164:	4618      	mov	r0, r3
 8008166:	f000 fbf5 	bl	8008954 <Deserialize>
 800816a:	4603      	mov	r3, r0
 800816c:	4a4f      	ldr	r2, [pc, #316]	; (80082ac <HandleMSG+0x3bc>)
 800816e:	6013      	str	r3, [r2, #0]
      DiscardSamples = 2;
 8008170:	4b4f      	ldr	r3, [pc, #316]	; (80082b0 <HandleMSG+0x3c0>)
 8008172:	2202      	movs	r2, #2
 8008174:	701a      	strb	r2, [r3, #0]

      /* Start enabled sensors */
      if ((SensorsEnabled & PRESSURE_SENSOR) == PRESSURE_SENSOR)
 8008176:	4b4d      	ldr	r3, [pc, #308]	; (80082ac <HandleMSG+0x3bc>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f003 0301 	and.w	r3, r3, #1
 800817e:	2b01      	cmp	r3, #1
 8008180:	d101      	bne.n	8008186 <HandleMSG+0x296>
      {
        BSP_SENSOR_PRESS_Enable();
 8008182:	f7ff fddd 	bl	8007d40 <BSP_SENSOR_PRESS_Enable>
      }

      if ((SensorsEnabled & TEMPERATURE_SENSOR) == TEMPERATURE_SENSOR)
 8008186:	4b49      	ldr	r3, [pc, #292]	; (80082ac <HandleMSG+0x3bc>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	f003 0302 	and.w	r3, r3, #2
 800818e:	2b02      	cmp	r3, #2
 8008190:	d101      	bne.n	8008196 <HandleMSG+0x2a6>
      {
        BSP_SENSOR_TEMP_Enable();
 8008192:	f7ff fddc 	bl	8007d4e <BSP_SENSOR_TEMP_Enable>
      }

      if ((SensorsEnabled & HUMIDITY_SENSOR) == HUMIDITY_SENSOR)
 8008196:	4b45      	ldr	r3, [pc, #276]	; (80082ac <HandleMSG+0x3bc>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f003 0304 	and.w	r3, r3, #4
 800819e:	2b04      	cmp	r3, #4
 80081a0:	d101      	bne.n	80081a6 <HandleMSG+0x2b6>
      {
        BSP_SENSOR_HUM_Enable();
 80081a2:	f7ff fddc 	bl	8007d5e <BSP_SENSOR_HUM_Enable>
      }

      if ((SensorsEnabled & ACCELEROMETER_SENSOR) == ACCELEROMETER_SENSOR)
 80081a6:	4b41      	ldr	r3, [pc, #260]	; (80082ac <HandleMSG+0x3bc>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f003 0310 	and.w	r3, r3, #16
 80081ae:	2b10      	cmp	r3, #16
 80081b0:	d101      	bne.n	80081b6 <HandleMSG+0x2c6>
      {
        BSP_SENSOR_ACC_Enable();
 80081b2:	f7ff fdb0 	bl	8007d16 <BSP_SENSOR_ACC_Enable>
      }

      if ((SensorsEnabled & GYROSCOPE_SENSOR) == GYROSCOPE_SENSOR)
 80081b6:	4b3d      	ldr	r3, [pc, #244]	; (80082ac <HandleMSG+0x3bc>)
 80081b8:	681b      	ldr	r3, [r3, #0]
 80081ba:	f003 0320 	and.w	r3, r3, #32
 80081be:	2b20      	cmp	r3, #32
 80081c0:	d101      	bne.n	80081c6 <HandleMSG+0x2d6>
      {
        BSP_SENSOR_GYR_Enable();
 80081c2:	f7ff fdaf 	bl	8007d24 <BSP_SENSOR_GYR_Enable>
      }

      if ((SensorsEnabled & MAGNETIC_SENSOR) == MAGNETIC_SENSOR)
 80081c6:	4b39      	ldr	r3, [pc, #228]	; (80082ac <HandleMSG+0x3bc>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80081ce:	2b40      	cmp	r3, #64	; 0x40
 80081d0:	d101      	bne.n	80081d6 <HandleMSG+0x2e6>
      {
        BSP_SENSOR_MAG_Enable();
 80081d2:	f7ff fdae 	bl	8007d32 <BSP_SENSOR_MAG_Enable>
      }

      (void)HAL_TIM_Base_Start_IT(&BSP_IP_TIM_Handle);
 80081d6:	4837      	ldr	r0, [pc, #220]	; (80082b4 <HandleMSG+0x3c4>)
 80081d8:	f7fd fadc 	bl	8005794 <HAL_TIM_Base_Start_IT>
      DataLoggerActive = 1;
 80081dc:	4b36      	ldr	r3, [pc, #216]	; (80082b8 <HandleMSG+0x3c8>)
 80081de:	2201      	movs	r2, #1
 80081e0:	701a      	strb	r2, [r3, #0]

      DataStreamingDest = Msg->Data[1];
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	795a      	ldrb	r2, [r3, #5]
 80081e6:	4b35      	ldr	r3, [pc, #212]	; (80082bc <HandleMSG+0x3cc>)
 80081e8:	701a      	strb	r2, [r3, #0]
      BUILD_REPLY_HEADER(Msg);
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f7ff fe4e 	bl	8007e8c <BUILD_REPLY_HEADER>
      Msg->Len = 3;
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	2203      	movs	r2, #3
 80081f4:	601a      	str	r2, [r3, #0]
      UART_SendMsg(Msg);
 80081f6:	6878      	ldr	r0, [r7, #4]
 80081f8:	f7ff f82a 	bl	8007250 <UART_SendMsg>
      break;
 80081fc:	e1dd      	b.n	80085ba <HandleMSG+0x6ca>

    case CMD_Stop_Data_Streaming:
      if (Msg->Len < 3U)
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	2b02      	cmp	r3, #2
 8008204:	d801      	bhi.n	800820a <HandleMSG+0x31a>
      {
        return 0;
 8008206:	2300      	movs	r3, #0
 8008208:	e1d8      	b.n	80085bc <HandleMSG+0x6cc>
      }

      DataLoggerActive = 0;
 800820a:	4b2b      	ldr	r3, [pc, #172]	; (80082b8 <HandleMSG+0x3c8>)
 800820c:	2200      	movs	r2, #0
 800820e:	701a      	strb	r2, [r3, #0]
      (void)HAL_TIM_Base_Stop_IT(&BSP_IP_TIM_Handle);
 8008210:	4828      	ldr	r0, [pc, #160]	; (80082b4 <HandleMSG+0x3c4>)
 8008212:	f7fd fb21 	bl	8005858 <HAL_TIM_Base_Stop_IT>

      /* Disable all sensors */
      BSP_SENSOR_ACC_Disable();
 8008216:	f7ff fda9 	bl	8007d6c <BSP_SENSOR_ACC_Disable>
      BSP_SENSOR_GYR_Disable();
 800821a:	f7ff fdae 	bl	8007d7a <BSP_SENSOR_GYR_Disable>
      BSP_SENSOR_MAG_Disable();
 800821e:	f7ff fdb3 	bl	8007d88 <BSP_SENSOR_MAG_Disable>
      BSP_SENSOR_PRESS_Disable();
 8008222:	f7ff fdb8 	bl	8007d96 <BSP_SENSOR_PRESS_Disable>
      BSP_SENSOR_TEMP_Disable();
 8008226:	f7ff fdbd 	bl	8007da4 <BSP_SENSOR_TEMP_Disable>
      BSP_SENSOR_HUM_Disable();
 800822a:	f7ff fdc3 	bl	8007db4 <BSP_SENSOR_HUM_Disable>

      SensorsEnabled = 0;
 800822e:	4b1f      	ldr	r3, [pc, #124]	; (80082ac <HandleMSG+0x3bc>)
 8008230:	2200      	movs	r2, #0
 8008232:	601a      	str	r2, [r3, #0]
      UseOfflineData = 0;
 8008234:	4b22      	ldr	r3, [pc, #136]	; (80082c0 <HandleMSG+0x3d0>)
 8008236:	2200      	movs	r2, #0
 8008238:	701a      	strb	r2, [r3, #0]

      BUILD_REPLY_HEADER(Msg);
 800823a:	6878      	ldr	r0, [r7, #4]
 800823c:	f7ff fe26 	bl	8007e8c <BUILD_REPLY_HEADER>
      UART_SendMsg(Msg);
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	f7ff f805 	bl	8007250 <UART_SendMsg>
      break;
 8008246:	e1b8      	b.n	80085ba <HandleMSG+0x6ca>

    case CMD_Set_DateTime:
      if (Msg->Len < 3U)
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	2b02      	cmp	r3, #2
 800824e:	d801      	bhi.n	8008254 <HandleMSG+0x364>
      {
        return 0;
 8008250:	2300      	movs	r3, #0
 8008252:	e1b3      	b.n	80085bc <HandleMSG+0x6cc>
      }

      BUILD_REPLY_HEADER(Msg);
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f7ff fe19 	bl	8007e8c <BUILD_REPLY_HEADER>
      Msg->Len = 3;
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2203      	movs	r2, #3
 800825e:	601a      	str	r2, [r3, #0]
      RTC_TimeRegulate(Msg->Data[3], Msg->Data[4], Msg->Data[5]);
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	79d8      	ldrb	r0, [r3, #7]
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	7a19      	ldrb	r1, [r3, #8]
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	7a5b      	ldrb	r3, [r3, #9]
 800826c:	461a      	mov	r2, r3
 800826e:	f000 f9d5 	bl	800861c <RTC_TimeRegulate>
      RTC_DateRegulate(Msg->Data[6], Msg->Data[7], Msg->Data[8], Msg->Data[9]);
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	7a98      	ldrb	r0, [r3, #10]
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	7ad9      	ldrb	r1, [r3, #11]
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	7b1a      	ldrb	r2, [r3, #12]
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	7b5b      	ldrb	r3, [r3, #13]
 8008282:	f000 f9a1 	bl	80085c8 <RTC_DateRegulate>
      UART_SendMsg(Msg);
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f7fe ffe2 	bl	8007250 <UART_SendMsg>
      break;
 800828c:	e195      	b.n	80085ba <HandleMSG+0x6ca>

    case CMD_Offline_Data:
      if (Msg->Len < 55U)
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	2b36      	cmp	r3, #54	; 0x36
 8008294:	d801      	bhi.n	800829a <HandleMSG+0x3aa>
      {
        return 0;
 8008296:	2300      	movs	r3, #0
 8008298:	e190      	b.n	80085bc <HandleMSG+0x6cc>
      }

      msg_offset = 4;
 800829a:	2304      	movs	r3, #4
 800829c:	657b      	str	r3, [r7, #84]	; 0x54
      msg_count = (uint32_t)Msg->Data[3];
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	79db      	ldrb	r3, [r3, #7]
 80082a2:	653b      	str	r3, [r7, #80]	; 0x50

      for (i = 0; i < msg_count; i++)
 80082a4:	2300      	movs	r3, #0
 80082a6:	65bb      	str	r3, [r7, #88]	; 0x58
 80082a8:	e11d      	b.n	80084e6 <HandleMSG+0x5f6>
 80082aa:	bf00      	nop
 80082ac:	2000026c 	.word	0x2000026c
 80082b0:	20000450 	.word	0x20000450
 80082b4:	20000118 	.word	0x20000118
 80082b8:	20000268 	.word	0x20000268
 80082bc:	2000007c 	.word	0x2000007c
 80082c0:	20000299 	.word	0x20000299
      {
        memcpy(&OfflineData[OfflineDataWriteIndex].hours, &Msg->Data[msg_offset], 1);
 80082c4:	4ba6      	ldr	r3, [pc, #664]	; (8008560 <HandleMSG+0x670>)
 80082c6:	681b      	ldr	r3, [r3, #0]
 80082c8:	2234      	movs	r2, #52	; 0x34
 80082ca:	fb02 f303 	mul.w	r3, r2, r3
 80082ce:	4aa5      	ldr	r2, [pc, #660]	; (8008564 <HandleMSG+0x674>)
 80082d0:	4413      	add	r3, r2
 80082d2:	6879      	ldr	r1, [r7, #4]
 80082d4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80082d6:	440a      	add	r2, r1
 80082d8:	3204      	adds	r2, #4
 80082da:	7812      	ldrb	r2, [r2, #0]
 80082dc:	701a      	strb	r2, [r3, #0]
        memcpy(&OfflineData[OfflineDataWriteIndex].minutes, &Msg->Data[msg_offset + 1], 1);
 80082de:	4ba0      	ldr	r3, [pc, #640]	; (8008560 <HandleMSG+0x670>)
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	2234      	movs	r2, #52	; 0x34
 80082e4:	fb02 f303 	mul.w	r3, r2, r3
 80082e8:	4a9e      	ldr	r2, [pc, #632]	; (8008564 <HandleMSG+0x674>)
 80082ea:	4413      	add	r3, r2
 80082ec:	3301      	adds	r3, #1
 80082ee:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80082f0:	3201      	adds	r2, #1
 80082f2:	6879      	ldr	r1, [r7, #4]
 80082f4:	440a      	add	r2, r1
 80082f6:	3204      	adds	r2, #4
 80082f8:	7812      	ldrb	r2, [r2, #0]
 80082fa:	701a      	strb	r2, [r3, #0]
        memcpy(&OfflineData[OfflineDataWriteIndex].seconds, &Msg->Data[msg_offset + 2], 1);
 80082fc:	4b98      	ldr	r3, [pc, #608]	; (8008560 <HandleMSG+0x670>)
 80082fe:	681b      	ldr	r3, [r3, #0]
 8008300:	2234      	movs	r2, #52	; 0x34
 8008302:	fb02 f303 	mul.w	r3, r2, r3
 8008306:	4a97      	ldr	r2, [pc, #604]	; (8008564 <HandleMSG+0x674>)
 8008308:	4413      	add	r3, r2
 800830a:	3302      	adds	r3, #2
 800830c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800830e:	3202      	adds	r2, #2
 8008310:	6879      	ldr	r1, [r7, #4]
 8008312:	440a      	add	r2, r1
 8008314:	3204      	adds	r2, #4
 8008316:	7812      	ldrb	r2, [r2, #0]
 8008318:	701a      	strb	r2, [r3, #0]
        memcpy(&OfflineData[OfflineDataWriteIndex].subsec, &Msg->Data[msg_offset + 3], 1);
 800831a:	4b91      	ldr	r3, [pc, #580]	; (8008560 <HandleMSG+0x670>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	2234      	movs	r2, #52	; 0x34
 8008320:	fb02 f303 	mul.w	r3, r2, r3
 8008324:	4a8f      	ldr	r2, [pc, #572]	; (8008564 <HandleMSG+0x674>)
 8008326:	4413      	add	r3, r2
 8008328:	3303      	adds	r3, #3
 800832a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800832c:	3203      	adds	r2, #3
 800832e:	6879      	ldr	r1, [r7, #4]
 8008330:	440a      	add	r2, r1
 8008332:	3204      	adds	r2, #4
 8008334:	7812      	ldrb	r2, [r2, #0]
 8008336:	701a      	strb	r2, [r3, #0]

        memcpy(&OfflineData[OfflineDataWriteIndex].pressure, &Msg->Data[msg_offset + 4], 4);
 8008338:	4b89      	ldr	r3, [pc, #548]	; (8008560 <HandleMSG+0x670>)
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	2234      	movs	r2, #52	; 0x34
 800833e:	fb02 f303 	mul.w	r3, r2, r3
 8008342:	4a88      	ldr	r2, [pc, #544]	; (8008564 <HandleMSG+0x674>)
 8008344:	4413      	add	r3, r2
 8008346:	3304      	adds	r3, #4
 8008348:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800834a:	3204      	adds	r2, #4
 800834c:	6879      	ldr	r1, [r7, #4]
 800834e:	440a      	add	r2, r1
 8008350:	3204      	adds	r2, #4
 8008352:	6812      	ldr	r2, [r2, #0]
 8008354:	601a      	str	r2, [r3, #0]
        memcpy(&OfflineData[OfflineDataWriteIndex].temperature, &Msg->Data[msg_offset + 8], 4);
 8008356:	4b82      	ldr	r3, [pc, #520]	; (8008560 <HandleMSG+0x670>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	2234      	movs	r2, #52	; 0x34
 800835c:	fb02 f303 	mul.w	r3, r2, r3
 8008360:	3308      	adds	r3, #8
 8008362:	4a80      	ldr	r2, [pc, #512]	; (8008564 <HandleMSG+0x674>)
 8008364:	4413      	add	r3, r2
 8008366:	3304      	adds	r3, #4
 8008368:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800836a:	3208      	adds	r2, #8
 800836c:	6879      	ldr	r1, [r7, #4]
 800836e:	440a      	add	r2, r1
 8008370:	3204      	adds	r2, #4
 8008372:	6812      	ldr	r2, [r2, #0]
 8008374:	601a      	str	r2, [r3, #0]
        memcpy(&OfflineData[OfflineDataWriteIndex].humidity, &Msg->Data[msg_offset + 12], 4);
 8008376:	4b7a      	ldr	r3, [pc, #488]	; (8008560 <HandleMSG+0x670>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	2234      	movs	r2, #52	; 0x34
 800837c:	fb02 f303 	mul.w	r3, r2, r3
 8008380:	3308      	adds	r3, #8
 8008382:	4a78      	ldr	r2, [pc, #480]	; (8008564 <HandleMSG+0x674>)
 8008384:	4413      	add	r3, r2
 8008386:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008388:	320c      	adds	r2, #12
 800838a:	6879      	ldr	r1, [r7, #4]
 800838c:	440a      	add	r2, r1
 800838e:	3204      	adds	r2, #4
 8008390:	6812      	ldr	r2, [r2, #0]
 8008392:	601a      	str	r2, [r3, #0]

        memcpy(&OfflineData[OfflineDataWriteIndex].acceleration_x_mg, &Msg->Data[msg_offset + 16], 4);
 8008394:	4b72      	ldr	r3, [pc, #456]	; (8008560 <HandleMSG+0x670>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	2234      	movs	r2, #52	; 0x34
 800839a:	fb02 f303 	mul.w	r3, r2, r3
 800839e:	3310      	adds	r3, #16
 80083a0:	4a70      	ldr	r2, [pc, #448]	; (8008564 <HandleMSG+0x674>)
 80083a2:	4413      	add	r3, r2
 80083a4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80083a6:	3210      	adds	r2, #16
 80083a8:	6879      	ldr	r1, [r7, #4]
 80083aa:	440a      	add	r2, r1
 80083ac:	3204      	adds	r2, #4
 80083ae:	6812      	ldr	r2, [r2, #0]
 80083b0:	601a      	str	r2, [r3, #0]
        memcpy(&OfflineData[OfflineDataWriteIndex].acceleration_y_mg, &Msg->Data[msg_offset + 20], 4);
 80083b2:	4b6b      	ldr	r3, [pc, #428]	; (8008560 <HandleMSG+0x670>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	2234      	movs	r2, #52	; 0x34
 80083b8:	fb02 f303 	mul.w	r3, r2, r3
 80083bc:	3310      	adds	r3, #16
 80083be:	4a69      	ldr	r2, [pc, #420]	; (8008564 <HandleMSG+0x674>)
 80083c0:	4413      	add	r3, r2
 80083c2:	3304      	adds	r3, #4
 80083c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80083c6:	3214      	adds	r2, #20
 80083c8:	6879      	ldr	r1, [r7, #4]
 80083ca:	440a      	add	r2, r1
 80083cc:	3204      	adds	r2, #4
 80083ce:	6812      	ldr	r2, [r2, #0]
 80083d0:	601a      	str	r2, [r3, #0]
        memcpy(&OfflineData[OfflineDataWriteIndex].acceleration_z_mg, &Msg->Data[msg_offset + 24], 4);
 80083d2:	4b63      	ldr	r3, [pc, #396]	; (8008560 <HandleMSG+0x670>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	2234      	movs	r2, #52	; 0x34
 80083d8:	fb02 f303 	mul.w	r3, r2, r3
 80083dc:	3318      	adds	r3, #24
 80083de:	4a61      	ldr	r2, [pc, #388]	; (8008564 <HandleMSG+0x674>)
 80083e0:	4413      	add	r3, r2
 80083e2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80083e4:	3218      	adds	r2, #24
 80083e6:	6879      	ldr	r1, [r7, #4]
 80083e8:	440a      	add	r2, r1
 80083ea:	3204      	adds	r2, #4
 80083ec:	6812      	ldr	r2, [r2, #0]
 80083ee:	601a      	str	r2, [r3, #0]

        memcpy(&OfflineData[OfflineDataWriteIndex].angular_rate_x_mdps, &Msg->Data[msg_offset + 28], 4);
 80083f0:	4b5b      	ldr	r3, [pc, #364]	; (8008560 <HandleMSG+0x670>)
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	2234      	movs	r2, #52	; 0x34
 80083f6:	fb02 f303 	mul.w	r3, r2, r3
 80083fa:	3318      	adds	r3, #24
 80083fc:	4a59      	ldr	r2, [pc, #356]	; (8008564 <HandleMSG+0x674>)
 80083fe:	4413      	add	r3, r2
 8008400:	3304      	adds	r3, #4
 8008402:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008404:	321c      	adds	r2, #28
 8008406:	6879      	ldr	r1, [r7, #4]
 8008408:	440a      	add	r2, r1
 800840a:	3204      	adds	r2, #4
 800840c:	6812      	ldr	r2, [r2, #0]
 800840e:	601a      	str	r2, [r3, #0]
        memcpy(&OfflineData[OfflineDataWriteIndex].angular_rate_y_mdps, &Msg->Data[msg_offset + 32], 4);
 8008410:	4b53      	ldr	r3, [pc, #332]	; (8008560 <HandleMSG+0x670>)
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	2234      	movs	r2, #52	; 0x34
 8008416:	fb02 f303 	mul.w	r3, r2, r3
 800841a:	3320      	adds	r3, #32
 800841c:	4a51      	ldr	r2, [pc, #324]	; (8008564 <HandleMSG+0x674>)
 800841e:	4413      	add	r3, r2
 8008420:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008422:	3220      	adds	r2, #32
 8008424:	6879      	ldr	r1, [r7, #4]
 8008426:	440a      	add	r2, r1
 8008428:	3204      	adds	r2, #4
 800842a:	6812      	ldr	r2, [r2, #0]
 800842c:	601a      	str	r2, [r3, #0]
        memcpy(&OfflineData[OfflineDataWriteIndex].angular_rate_z_mdps, &Msg->Data[msg_offset + 36], 4);
 800842e:	4b4c      	ldr	r3, [pc, #304]	; (8008560 <HandleMSG+0x670>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	2234      	movs	r2, #52	; 0x34
 8008434:	fb02 f303 	mul.w	r3, r2, r3
 8008438:	3320      	adds	r3, #32
 800843a:	4a4a      	ldr	r2, [pc, #296]	; (8008564 <HandleMSG+0x674>)
 800843c:	4413      	add	r3, r2
 800843e:	3304      	adds	r3, #4
 8008440:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008442:	3224      	adds	r2, #36	; 0x24
 8008444:	6879      	ldr	r1, [r7, #4]
 8008446:	440a      	add	r2, r1
 8008448:	3204      	adds	r2, #4
 800844a:	6812      	ldr	r2, [r2, #0]
 800844c:	601a      	str	r2, [r3, #0]

        memcpy(&OfflineData[OfflineDataWriteIndex].magnetic_field_x_mgauss, &Msg->Data[msg_offset + 40], 4);
 800844e:	4b44      	ldr	r3, [pc, #272]	; (8008560 <HandleMSG+0x670>)
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	2234      	movs	r2, #52	; 0x34
 8008454:	fb02 f303 	mul.w	r3, r2, r3
 8008458:	3328      	adds	r3, #40	; 0x28
 800845a:	4a42      	ldr	r2, [pc, #264]	; (8008564 <HandleMSG+0x674>)
 800845c:	4413      	add	r3, r2
 800845e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008460:	3228      	adds	r2, #40	; 0x28
 8008462:	6879      	ldr	r1, [r7, #4]
 8008464:	440a      	add	r2, r1
 8008466:	3204      	adds	r2, #4
 8008468:	6812      	ldr	r2, [r2, #0]
 800846a:	601a      	str	r2, [r3, #0]
        memcpy(&OfflineData[OfflineDataWriteIndex].magnetic_field_y_mgauss, &Msg->Data[msg_offset + 44], 4);
 800846c:	4b3c      	ldr	r3, [pc, #240]	; (8008560 <HandleMSG+0x670>)
 800846e:	681b      	ldr	r3, [r3, #0]
 8008470:	2234      	movs	r2, #52	; 0x34
 8008472:	fb02 f303 	mul.w	r3, r2, r3
 8008476:	3328      	adds	r3, #40	; 0x28
 8008478:	4a3a      	ldr	r2, [pc, #232]	; (8008564 <HandleMSG+0x674>)
 800847a:	4413      	add	r3, r2
 800847c:	3304      	adds	r3, #4
 800847e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008480:	322c      	adds	r2, #44	; 0x2c
 8008482:	6879      	ldr	r1, [r7, #4]
 8008484:	440a      	add	r2, r1
 8008486:	3204      	adds	r2, #4
 8008488:	6812      	ldr	r2, [r2, #0]
 800848a:	601a      	str	r2, [r3, #0]
        memcpy(&OfflineData[OfflineDataWriteIndex].magnetic_field_z_mgauss, &Msg->Data[msg_offset + 48], 4);
 800848c:	4b34      	ldr	r3, [pc, #208]	; (8008560 <HandleMSG+0x670>)
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	2234      	movs	r2, #52	; 0x34
 8008492:	fb02 f303 	mul.w	r3, r2, r3
 8008496:	3330      	adds	r3, #48	; 0x30
 8008498:	4a32      	ldr	r2, [pc, #200]	; (8008564 <HandleMSG+0x674>)
 800849a:	4413      	add	r3, r2
 800849c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800849e:	3230      	adds	r2, #48	; 0x30
 80084a0:	6879      	ldr	r1, [r7, #4]
 80084a2:	440a      	add	r2, r1
 80084a4:	3204      	adds	r2, #4
 80084a6:	6812      	ldr	r2, [r2, #0]
 80084a8:	601a      	str	r2, [r3, #0]

        msg_offset += 52;
 80084aa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80084ac:	3334      	adds	r3, #52	; 0x34
 80084ae:	657b      	str	r3, [r7, #84]	; 0x54

        OfflineDataCount++;
 80084b0:	4b2d      	ldr	r3, [pc, #180]	; (8008568 <HandleMSG+0x678>)
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	3301      	adds	r3, #1
 80084b6:	4a2c      	ldr	r2, [pc, #176]	; (8008568 <HandleMSG+0x678>)
 80084b8:	6013      	str	r3, [r2, #0]
        if (OfflineDataCount > OFFLINE_DATA_SIZE)
 80084ba:	4b2b      	ldr	r3, [pc, #172]	; (8008568 <HandleMSG+0x678>)
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	2b08      	cmp	r3, #8
 80084c0:	dd02      	ble.n	80084c8 <HandleMSG+0x5d8>
        {
          OfflineDataCount = OFFLINE_DATA_SIZE;
 80084c2:	4b29      	ldr	r3, [pc, #164]	; (8008568 <HandleMSG+0x678>)
 80084c4:	2208      	movs	r2, #8
 80084c6:	601a      	str	r2, [r3, #0]
        }

        OfflineDataWriteIndex++;
 80084c8:	4b25      	ldr	r3, [pc, #148]	; (8008560 <HandleMSG+0x670>)
 80084ca:	681b      	ldr	r3, [r3, #0]
 80084cc:	3301      	adds	r3, #1
 80084ce:	4a24      	ldr	r2, [pc, #144]	; (8008560 <HandleMSG+0x670>)
 80084d0:	6013      	str	r3, [r2, #0]
        if (OfflineDataWriteIndex >= OFFLINE_DATA_SIZE)
 80084d2:	4b23      	ldr	r3, [pc, #140]	; (8008560 <HandleMSG+0x670>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	2b07      	cmp	r3, #7
 80084d8:	dd02      	ble.n	80084e0 <HandleMSG+0x5f0>
        {
          OfflineDataWriteIndex = 0;
 80084da:	4b21      	ldr	r3, [pc, #132]	; (8008560 <HandleMSG+0x670>)
 80084dc:	2200      	movs	r2, #0
 80084de:	601a      	str	r2, [r3, #0]
      for (i = 0; i < msg_count; i++)
 80084e0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80084e2:	3301      	adds	r3, #1
 80084e4:	65bb      	str	r3, [r7, #88]	; 0x58
 80084e6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80084e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80084ea:	429a      	cmp	r2, r3
 80084ec:	f4ff aeea 	bcc.w	80082c4 <HandleMSG+0x3d4>
        }
      }

      SensorReadRequest = 1;
 80084f0:	4b1e      	ldr	r3, [pc, #120]	; (800856c <HandleMSG+0x67c>)
 80084f2:	2201      	movs	r2, #1
 80084f4:	701a      	strb	r2, [r3, #0]

      /* Mark Msg as read */
      BUILD_REPLY_HEADER(Msg);
 80084f6:	6878      	ldr	r0, [r7, #4]
 80084f8:	f7ff fcc8 	bl	8007e8c <BUILD_REPLY_HEADER>
      Msg->Len = 3;
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	2203      	movs	r2, #3
 8008500:	601a      	str	r2, [r3, #0]
      break;
 8008502:	e05a      	b.n	80085ba <HandleMSG+0x6ca>

    case CMD_Use_Offline_Data:
      if (Msg->Len < 4U)
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	2b03      	cmp	r3, #3
 800850a:	d801      	bhi.n	8008510 <HandleMSG+0x620>
      {
        return 0;
 800850c:	2300      	movs	r3, #0
 800850e:	e055      	b.n	80085bc <HandleMSG+0x6cc>
      }

      if (Msg->Data[3] == 1U)
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	79db      	ldrb	r3, [r3, #7]
 8008514:	2b01      	cmp	r3, #1
 8008516:	d10e      	bne.n	8008536 <HandleMSG+0x646>
      {
        UseOfflineData = 1U;
 8008518:	4b15      	ldr	r3, [pc, #84]	; (8008570 <HandleMSG+0x680>)
 800851a:	2201      	movs	r2, #1
 800851c:	701a      	strb	r2, [r3, #0]
        sensors_enabled_prev = SensorsEnabled;
 800851e:	4b15      	ldr	r3, [pc, #84]	; (8008574 <HandleMSG+0x684>)
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4a15      	ldr	r2, [pc, #84]	; (8008578 <HandleMSG+0x688>)
 8008524:	6013      	str	r3, [r2, #0]
        SensorsEnabled = 0xFFFFFFFFU;
 8008526:	4b13      	ldr	r3, [pc, #76]	; (8008574 <HandleMSG+0x684>)
 8008528:	f04f 32ff 	mov.w	r2, #4294967295
 800852c:	601a      	str	r2, [r3, #0]
        (void)HAL_TIM_Base_Stop_IT(&BSP_IP_TIM_Handle);
 800852e:	4813      	ldr	r0, [pc, #76]	; (800857c <HandleMSG+0x68c>)
 8008530:	f7fd f992 	bl	8005858 <HAL_TIM_Base_Stop_IT>
 8008534:	e006      	b.n	8008544 <HandleMSG+0x654>
      }
      else
      {
        UseOfflineData = 0U;
 8008536:	4b0e      	ldr	r3, [pc, #56]	; (8008570 <HandleMSG+0x680>)
 8008538:	2200      	movs	r2, #0
 800853a:	701a      	strb	r2, [r3, #0]
        SensorsEnabled = sensors_enabled_prev;
 800853c:	4b0e      	ldr	r3, [pc, #56]	; (8008578 <HandleMSG+0x688>)
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4a0c      	ldr	r2, [pc, #48]	; (8008574 <HandleMSG+0x684>)
 8008542:	6013      	str	r3, [r2, #0]
      }

      BUILD_REPLY_HEADER(Msg);
 8008544:	6878      	ldr	r0, [r7, #4]
 8008546:	f7ff fca1 	bl	8007e8c <BUILD_REPLY_HEADER>
      UART_SendMsg(Msg);
 800854a:	6878      	ldr	r0, [r7, #4]
 800854c:	f7fe fe80 	bl	8007250 <UART_SendMsg>
      break;
 8008550:	e033      	b.n	80085ba <HandleMSG+0x6ca>

    case CMD_Get_App_Info:
      if (Msg->Len < 3U)
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	2b02      	cmp	r3, #2
 8008558:	d812      	bhi.n	8008580 <HandleMSG+0x690>
      {
        return 0;
 800855a:	2300      	movs	r3, #0
 800855c:	e02e      	b.n	80085bc <HandleMSG+0x6cc>
 800855e:	bf00      	nop
 8008560:	20000440 	.word	0x20000440
 8008564:	2000029c 	.word	0x2000029c
 8008568:	20000444 	.word	0x20000444
 800856c:	20000298 	.word	0x20000298
 8008570:	20000299 	.word	0x20000299
 8008574:	2000026c 	.word	0x2000026c
 8008578:	20000ac4 	.word	0x20000ac4
 800857c:	20000118 	.word	0x20000118
      }

      Serialize_s32(&Msg->Data[3], AlgoFreq, 4);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	3307      	adds	r3, #7
 8008584:	4a0f      	ldr	r2, [pc, #60]	; (80085c4 <HandleMSG+0x6d4>)
 8008586:	6812      	ldr	r2, [r2, #0]
 8008588:	4611      	mov	r1, r2
 800858a:	2204      	movs	r2, #4
 800858c:	4618      	mov	r0, r3
 800858e:	f000 fa07 	bl	80089a0 <Serialize_s32>
      Serialize_s32(&Msg->Data[7], REQUIRED_DATA, 1);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	330b      	adds	r3, #11
 8008596:	2201      	movs	r2, #1
 8008598:	2102      	movs	r1, #2
 800859a:	4618      	mov	r0, r3
 800859c:	f000 fa00 	bl	80089a0 <Serialize_s32>

      BUILD_REPLY_HEADER(Msg);
 80085a0:	6878      	ldr	r0, [r7, #4]
 80085a2:	f7ff fc73 	bl	8007e8c <BUILD_REPLY_HEADER>
      Msg->Len = 3 + 5;
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	2208      	movs	r2, #8
 80085aa:	601a      	str	r2, [r3, #0]
      UART_SendMsg(Msg);
 80085ac:	6878      	ldr	r0, [r7, #4]
 80085ae:	f7fe fe4f 	bl	8007250 <UART_SendMsg>
      break;
 80085b2:	e002      	b.n	80085ba <HandleMSG+0x6ca>

    default:
      ret = 0;
 80085b4:	2300      	movs	r3, #0
 80085b6:	65fb      	str	r3, [r7, #92]	; 0x5c
      break;
 80085b8:	bf00      	nop
  }

  return ret;
 80085ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
}
 80085bc:	4618      	mov	r0, r3
 80085be:	3760      	adds	r7, #96	; 0x60
 80085c0:	46bd      	mov	sp, r7
 80085c2:	bd80      	pop	{r7, pc}
 80085c4:	20000038 	.word	0x20000038

080085c8 <RTC_DateRegulate>:
  * @param  d the day value to be set
  * @param  dw the day-week value to be set
  * @retval None
  */
void RTC_DateRegulate(uint8_t y, uint8_t m, uint8_t d, uint8_t dw)
{
 80085c8:	b590      	push	{r4, r7, lr}
 80085ca:	b085      	sub	sp, #20
 80085cc:	af00      	add	r7, sp, #0
 80085ce:	4604      	mov	r4, r0
 80085d0:	4608      	mov	r0, r1
 80085d2:	4611      	mov	r1, r2
 80085d4:	461a      	mov	r2, r3
 80085d6:	4623      	mov	r3, r4
 80085d8:	71fb      	strb	r3, [r7, #7]
 80085da:	4603      	mov	r3, r0
 80085dc:	71bb      	strb	r3, [r7, #6]
 80085de:	460b      	mov	r3, r1
 80085e0:	717b      	strb	r3, [r7, #5]
 80085e2:	4613      	mov	r3, r2
 80085e4:	713b      	strb	r3, [r7, #4]
  RTC_DateTypeDef sdatestructure;

  sdatestructure.Year    = y;
 80085e6:	79fb      	ldrb	r3, [r7, #7]
 80085e8:	73fb      	strb	r3, [r7, #15]
  sdatestructure.Month   = m;
 80085ea:	79bb      	ldrb	r3, [r7, #6]
 80085ec:	737b      	strb	r3, [r7, #13]
  sdatestructure.Date    = d;
 80085ee:	797b      	ldrb	r3, [r7, #5]
 80085f0:	73bb      	strb	r3, [r7, #14]
  sdatestructure.WeekDay = dw;
 80085f2:	793b      	ldrb	r3, [r7, #4]
 80085f4:	733b      	strb	r3, [r7, #12]

  if (HAL_RTC_SetDate(&hrtc, &sdatestructure, FORMAT_BIN) != HAL_OK)
 80085f6:	f107 030c 	add.w	r3, r7, #12
 80085fa:	2200      	movs	r2, #0
 80085fc:	4619      	mov	r1, r3
 80085fe:	4806      	ldr	r0, [pc, #24]	; (8008618 <RTC_DateRegulate+0x50>)
 8008600:	f7fc fee7 	bl	80053d2 <HAL_RTC_SetDate>
 8008604:	4603      	mov	r3, r0
 8008606:	2b00      	cmp	r3, #0
 8008608:	d001      	beq.n	800860e <RTC_DateRegulate+0x46>
  {
    /* Initialization Error */
    Error_Handler();
 800860a:	f7f8 fca9 	bl	8000f60 <Error_Handler>
  }
}
 800860e:	bf00      	nop
 8008610:	3714      	adds	r7, #20
 8008612:	46bd      	mov	sp, r7
 8008614:	bd90      	pop	{r4, r7, pc}
 8008616:	bf00      	nop
 8008618:	200000f8 	.word	0x200000f8

0800861c <RTC_TimeRegulate>:
  * @param  mm the minute value to be set
  * @param  ss the second value to be set
  * @retval None
  */
void RTC_TimeRegulate(uint8_t hh, uint8_t mm, uint8_t ss)
{
 800861c:	b580      	push	{r7, lr}
 800861e:	b088      	sub	sp, #32
 8008620:	af00      	add	r7, sp, #0
 8008622:	4603      	mov	r3, r0
 8008624:	71fb      	strb	r3, [r7, #7]
 8008626:	460b      	mov	r3, r1
 8008628:	71bb      	strb	r3, [r7, #6]
 800862a:	4613      	mov	r3, r2
 800862c:	717b      	strb	r3, [r7, #5]
  RTC_TimeTypeDef stimestructure;

  stimestructure.Hours          = hh;
 800862e:	79fb      	ldrb	r3, [r7, #7]
 8008630:	733b      	strb	r3, [r7, #12]
  stimestructure.Minutes        = mm;
 8008632:	79bb      	ldrb	r3, [r7, #6]
 8008634:	737b      	strb	r3, [r7, #13]
  stimestructure.Seconds        = ss;
 8008636:	797b      	ldrb	r3, [r7, #5]
 8008638:	73bb      	strb	r3, [r7, #14]
  stimestructure.SubSeconds     = 0;
 800863a:	2300      	movs	r3, #0
 800863c:	613b      	str	r3, [r7, #16]
  stimestructure.TimeFormat     = RTC_HOURFORMAT12_AM;
 800863e:	2300      	movs	r3, #0
 8008640:	73fb      	strb	r3, [r7, #15]
  stimestructure.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8008642:	2300      	movs	r3, #0
 8008644:	61bb      	str	r3, [r7, #24]
  stimestructure.StoreOperation = RTC_STOREOPERATION_RESET;
 8008646:	2300      	movs	r3, #0
 8008648:	61fb      	str	r3, [r7, #28]

  if (HAL_RTC_SetTime(&hrtc, &stimestructure, FORMAT_BIN) != HAL_OK)
 800864a:	f107 030c 	add.w	r3, r7, #12
 800864e:	2200      	movs	r2, #0
 8008650:	4619      	mov	r1, r3
 8008652:	4806      	ldr	r0, [pc, #24]	; (800866c <RTC_TimeRegulate+0x50>)
 8008654:	f7fc fdc5 	bl	80051e2 <HAL_RTC_SetTime>
 8008658:	4603      	mov	r3, r0
 800865a:	2b00      	cmp	r3, #0
 800865c:	d001      	beq.n	8008662 <RTC_TimeRegulate+0x46>
  {
    /* Initialization Error */
    Error_Handler();
 800865e:	f7f8 fc7f 	bl	8000f60 <Error_Handler>
  }
}
 8008662:	bf00      	nop
 8008664:	3720      	adds	r7, #32
 8008666:	46bd      	mov	sp, r7
 8008668:	bd80      	pop	{r7, pc}
 800866a:	bf00      	nop
 800866c:	200000f8 	.word	0x200000f8

08008670 <Get_PresentationString>:
  * @param  PresentationString the Presentation string
  * @param  Length the length of Presentation string
  * @retval None
  */
void Get_PresentationString(char *PresentationString, uint32_t *Length)
{
 8008670:	b5b0      	push	{r4, r5, r7, lr}
 8008672:	b0a0      	sub	sp, #128	; 0x80
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
 8008678:	6039      	str	r1, [r7, #0]
  const uint8_t string_pointer_shift = strlen("ST InfraredXX v"); /* Shift string pointer by this amount */
 800867a:	230f      	movs	r3, #15
 800867c:	f887 307b 	strb.w	r3, [r7, #123]	; 0x7b
  char *lib_version_num;
  char lib_version_string[64];
  int lib_version_len = 0;
 8008680:	2300      	movs	r3, #0
 8008682:	637b      	str	r3, [r7, #52]	; 0x34
  const char ps[] = {"MEMS shield demo,29,"FW_VERSION",%s,"BOARD_NAME};
 8008684:	4b19      	ldr	r3, [pc, #100]	; (80086ec <Get_PresentationString+0x7c>)
 8008686:	f107 040c 	add.w	r4, r7, #12
 800868a:	461d      	mov	r5, r3
 800868c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800868e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008690:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008692:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008694:	e895 0003 	ldmia.w	r5, {r0, r1}
 8008698:	6020      	str	r0, [r4, #0]
 800869a:	3404      	adds	r4, #4
 800869c:	7021      	strb	r1, [r4, #0]

  InfraredPD_manager_get_version(lib_version_string, &lib_version_len);
 800869e:	f107 0234 	add.w	r2, r7, #52	; 0x34
 80086a2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80086a6:	4611      	mov	r1, r2
 80086a8:	4618      	mov	r0, r3
 80086aa:	f000 f86f 	bl	800878c <InfraredPD_manager_get_version>

  /* Shorten library version string (e.g.: ST MotionXX v1.0.0 resp. ST MotionXXX v1.0.0 resp. ST InfraredXX v1.0.0 resp. ST EnvXX v1.0.0) to contain version number only (e.g.: 1.0.0) */
  if (lib_version_len > string_pointer_shift)
 80086ae:	f897 207b 	ldrb.w	r2, [r7, #123]	; 0x7b
 80086b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80086b4:	429a      	cmp	r2, r3
 80086b6:	da06      	bge.n	80086c6 <Get_PresentationString+0x56>
  {
    lib_version_num = lib_version_string + string_pointer_shift;
 80086b8:	f897 307b 	ldrb.w	r3, [r7, #123]	; 0x7b
 80086bc:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80086c0:	4413      	add	r3, r2
 80086c2:	67fb      	str	r3, [r7, #124]	; 0x7c
 80086c4:	e002      	b.n	80086cc <Get_PresentationString+0x5c>
  }
  else
  {
    lib_version_num = lib_version_string;
 80086c6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80086ca:	67fb      	str	r3, [r7, #124]	; 0x7c
  }

  *Length = snprintf(PresentationString, 64, ps, lib_version_num);
 80086cc:	f107 020c 	add.w	r2, r7, #12
 80086d0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80086d2:	2140      	movs	r1, #64	; 0x40
 80086d4:	6878      	ldr	r0, [r7, #4]
 80086d6:	f001 f85d 	bl	8009794 <sniprintf>
 80086da:	4603      	mov	r3, r0
 80086dc:	461a      	mov	r2, r3
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	601a      	str	r2, [r3, #0]
}
 80086e2:	bf00      	nop
 80086e4:	3780      	adds	r7, #128	; 0x80
 80086e6:	46bd      	mov	sp, r7
 80086e8:	bdb0      	pop	{r4, r5, r7, pc}
 80086ea:	bf00      	nop
 80086ec:	0800a2b0 	.word	0x0800a2b0

080086f0 <InfraredPD_manager_init>:
  * @brief  Initialize the InfraredPD engine
  * @param  None
  * @retval None
  */
void InfraredPD_manager_init(void)
{
 80086f0:	b580      	push	{r7, lr}
 80086f2:	b086      	sub	sp, #24
 80086f4:	af00      	add	r7, sp, #0
  IPD_device_conf_t device_conf;
  IPD_algo_conf_t algo_conf;

  InfraredPD_Initialize(IPD_MCU_STM32);
 80086f6:	2000      	movs	r0, #0
 80086f8:	f000 f976 	bl	80089e8 <InfraredPD_Initialize>

  device_conf.odr = Odr;
 80086fc:	4b14      	ldr	r3, [pc, #80]	; (8008750 <InfraredPD_manager_init+0x60>)
 80086fe:	781b      	ldrb	r3, [r3, #0]
 8008700:	733b      	strb	r3, [r7, #12]
  device_conf.avg_tmos = AvgTmos;
 8008702:	4b14      	ldr	r3, [pc, #80]	; (8008754 <InfraredPD_manager_init+0x64>)
 8008704:	881b      	ldrh	r3, [r3, #0]
 8008706:	81fb      	strh	r3, [r7, #14]
  device_conf.avg_t = AvgT;
 8008708:	4b13      	ldr	r3, [pc, #76]	; (8008758 <InfraredPD_manager_init+0x68>)
 800870a:	781b      	ldrb	r3, [r3, #0]
 800870c:	743b      	strb	r3, [r7, #16]
  device_conf.gain_factor = GainFactor;
 800870e:	4b13      	ldr	r3, [pc, #76]	; (800875c <InfraredPD_manager_init+0x6c>)
 8008710:	781b      	ldrb	r3, [r3, #0]
 8008712:	747b      	strb	r3, [r7, #17]
  device_conf.sens_data = Sensitivity;
 8008714:	4b12      	ldr	r3, [pc, #72]	; (8008760 <InfraredPD_manager_init+0x70>)
 8008716:	881b      	ldrh	r3, [r3, #0]
 8008718:	827b      	strh	r3, [r7, #18]
  device_conf.transmittance = 1.0f; /* 1.0f if no optical system is used */
 800871a:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800871e:	617b      	str	r3, [r7, #20]

  IPD_Instance = InfraredPD_CreateInstance(&algo_conf);
 8008720:	1d3b      	adds	r3, r7, #4
 8008722:	4618      	mov	r0, r3
 8008724:	f000 f9fc 	bl	8008b20 <InfraredPD_CreateInstance>
 8008728:	4603      	mov	r3, r0
 800872a:	4a0e      	ldr	r2, [pc, #56]	; (8008764 <InfraredPD_manager_init+0x74>)
 800872c:	6013      	str	r3, [r2, #0]

  /* User can modify the algo_conf settings here */

  if (InfraredPD_Start(IPD_Instance, &device_conf, &algo_conf) != IPD_INIT_OK)
 800872e:	4b0d      	ldr	r3, [pc, #52]	; (8008764 <InfraredPD_manager_init+0x74>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	1d3a      	adds	r2, r7, #4
 8008734:	f107 010c 	add.w	r1, r7, #12
 8008738:	4618      	mov	r0, r3
 800873a:	f000 fa0b 	bl	8008b54 <InfraredPD_Start>
 800873e:	4603      	mov	r3, r0
 8008740:	2b00      	cmp	r3, #0
 8008742:	d000      	beq.n	8008746 <InfraredPD_manager_init+0x56>
  {
    for (;;)
 8008744:	e7fe      	b.n	8008744 <InfraredPD_manager_init+0x54>
    {
      /* The library was not correctly started */
    }
  }
}
 8008746:	bf00      	nop
 8008748:	3718      	adds	r7, #24
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}
 800874e:	bf00      	nop
 8008750:	20000448 	.word	0x20000448
 8008754:	2000044a 	.word	0x2000044a
 8008758:	2000044c 	.word	0x2000044c
 800875c:	2000044d 	.word	0x2000044d
 8008760:	2000044e 	.word	0x2000044e
 8008764:	20000ac8 	.word	0x20000ac8

08008768 <InfraredPD_manager_run>:
  * @param  data_in  Structure containing input data
  * @param  data_out Structure containing output data
  * @retval None
  */
void InfraredPD_manager_run(IPD_input_t *data_in, IPD_output_t *data_out)
{
 8008768:	b580      	push	{r7, lr}
 800876a:	b082      	sub	sp, #8
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
 8008770:	6039      	str	r1, [r7, #0]
  InfraredPD_Update(IPD_Instance, data_in, data_out);
 8008772:	4b05      	ldr	r3, [pc, #20]	; (8008788 <InfraredPD_manager_run+0x20>)
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	683a      	ldr	r2, [r7, #0]
 8008778:	6879      	ldr	r1, [r7, #4]
 800877a:	4618      	mov	r0, r3
 800877c:	f000 fbdc 	bl	8008f38 <InfraredPD_Update>
}
 8008780:	bf00      	nop
 8008782:	3708      	adds	r7, #8
 8008784:	46bd      	mov	sp, r7
 8008786:	bd80      	pop	{r7, pc}
 8008788:	20000ac8 	.word	0x20000ac8

0800878c <InfraredPD_manager_get_version>:
  * @param  version Library version string (must be array of 35 char)
  * @param  length  Library version string length
  * @retval None
  */
void InfraredPD_manager_get_version(char *version, int *length)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	b082      	sub	sp, #8
 8008790:	af00      	add	r7, sp, #0
 8008792:	6078      	str	r0, [r7, #4]
 8008794:	6039      	str	r1, [r7, #0]
  *length = (int)InfraredPD_GetLibVersion(version);
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f000 ff16 	bl	80095c8 <InfraredPD_GetLibVersion>
 800879c:	4603      	mov	r3, r0
 800879e:	461a      	mov	r2, r3
 80087a0:	683b      	ldr	r3, [r7, #0]
 80087a2:	601a      	str	r2, [r3, #0]
}
 80087a4:	bf00      	nop
 80087a6:	3708      	adds	r7, #8
 80087a8:	46bd      	mov	sp, r7
 80087aa:	bd80      	pop	{r7, pc}

080087ac <ByteStuffCopyByte>:
  * @param  Dest destination
  * @param  Source source
  * @retval Total number of bytes processed
  */
int ByteStuffCopyByte(uint8_t *Dest, uint8_t Source)
{
 80087ac:	b480      	push	{r7}
 80087ae:	b085      	sub	sp, #20
 80087b0:	af00      	add	r7, sp, #0
 80087b2:	6078      	str	r0, [r7, #4]
 80087b4:	460b      	mov	r3, r1
 80087b6:	70fb      	strb	r3, [r7, #3]
  int ret = 2;
 80087b8:	2302      	movs	r3, #2
 80087ba:	60fb      	str	r3, [r7, #12]

  switch (Source)
 80087bc:	78fb      	ldrb	r3, [r7, #3]
 80087be:	2bf0      	cmp	r3, #240	; 0xf0
 80087c0:	d002      	beq.n	80087c8 <ByteStuffCopyByte+0x1c>
 80087c2:	2bf1      	cmp	r3, #241	; 0xf1
 80087c4:	d008      	beq.n	80087d8 <ByteStuffCopyByte+0x2c>
 80087c6:	e00f      	b.n	80087e8 <ByteStuffCopyByte+0x3c>
  {
    case TMsg_EOF:
      Dest[0] = TMsg_BS;
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	22f1      	movs	r2, #241	; 0xf1
 80087cc:	701a      	strb	r2, [r3, #0]
      Dest[1] = TMsg_BS_EOF;
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	3301      	adds	r3, #1
 80087d2:	22f2      	movs	r2, #242	; 0xf2
 80087d4:	701a      	strb	r2, [r3, #0]
      break;
 80087d6:	e00d      	b.n	80087f4 <ByteStuffCopyByte+0x48>

    case TMsg_BS:
      Dest[0] = TMsg_BS;
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	22f1      	movs	r2, #241	; 0xf1
 80087dc:	701a      	strb	r2, [r3, #0]
      Dest[1] = TMsg_BS;
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	3301      	adds	r3, #1
 80087e2:	22f1      	movs	r2, #241	; 0xf1
 80087e4:	701a      	strb	r2, [r3, #0]
      break;
 80087e6:	e005      	b.n	80087f4 <ByteStuffCopyByte+0x48>

    default:
      Dest[0] = Source;
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	78fa      	ldrb	r2, [r7, #3]
 80087ec:	701a      	strb	r2, [r3, #0]
      ret = 1;
 80087ee:	2301      	movs	r3, #1
 80087f0:	60fb      	str	r3, [r7, #12]
      break;
 80087f2:	bf00      	nop
  }

  return ret;
 80087f4:	68fb      	ldr	r3, [r7, #12]
}
 80087f6:	4618      	mov	r0, r3
 80087f8:	3714      	adds	r7, #20
 80087fa:	46bd      	mov	sp, r7
 80087fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008800:	4770      	bx	lr

08008802 <ByteStuffCopy>:
  * @param  Dest destination
  * @param  Source source
  * @retval Total number of bytes processed
  */
int ByteStuffCopy(uint8_t *Dest, TMsg *Source)
{
 8008802:	b580      	push	{r7, lr}
 8008804:	b084      	sub	sp, #16
 8008806:	af00      	add	r7, sp, #0
 8008808:	6078      	str	r0, [r7, #4]
 800880a:	6039      	str	r1, [r7, #0]
  uint32_t i;
  int32_t count = 0;
 800880c:	2300      	movs	r3, #0
 800880e:	60bb      	str	r3, [r7, #8]

  for (i = 0; i < Source->Len; i++)
 8008810:	2300      	movs	r3, #0
 8008812:	60fb      	str	r3, [r7, #12]
 8008814:	e011      	b.n	800883a <ByteStuffCopy+0x38>
  {
    count += ByteStuffCopyByte(&Dest[count], Source->Data[i]);
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	687a      	ldr	r2, [r7, #4]
 800881a:	18d0      	adds	r0, r2, r3
 800881c:	683a      	ldr	r2, [r7, #0]
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	4413      	add	r3, r2
 8008822:	3304      	adds	r3, #4
 8008824:	781b      	ldrb	r3, [r3, #0]
 8008826:	4619      	mov	r1, r3
 8008828:	f7ff ffc0 	bl	80087ac <ByteStuffCopyByte>
 800882c:	4602      	mov	r2, r0
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	4413      	add	r3, r2
 8008832:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < Source->Len; i++)
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	3301      	adds	r3, #1
 8008838:	60fb      	str	r3, [r7, #12]
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	68fa      	ldr	r2, [r7, #12]
 8008840:	429a      	cmp	r2, r3
 8008842:	d3e8      	bcc.n	8008816 <ByteStuffCopy+0x14>
  }

  Dest[count] = TMsg_EOF;
 8008844:	68bb      	ldr	r3, [r7, #8]
 8008846:	687a      	ldr	r2, [r7, #4]
 8008848:	4413      	add	r3, r2
 800884a:	22f0      	movs	r2, #240	; 0xf0
 800884c:	701a      	strb	r2, [r3, #0]
  count++;
 800884e:	68bb      	ldr	r3, [r7, #8]
 8008850:	3301      	adds	r3, #1
 8008852:	60bb      	str	r3, [r7, #8]
  return count;
 8008854:	68bb      	ldr	r3, [r7, #8]
}
 8008856:	4618      	mov	r0, r3
 8008858:	3710      	adds	r7, #16
 800885a:	46bd      	mov	sp, r7
 800885c:	bd80      	pop	{r7, pc}

0800885e <ReverseByteStuffCopyByte2>:
  * @param  Source1 input data
  * @param  Dest the destination data
  * @retval Number of input bytes processed (1 or 2) or 0 for invalid sequence
  */
int ReverseByteStuffCopyByte2(uint8_t Source0, uint8_t Source1, uint8_t *Dest)
{
 800885e:	b480      	push	{r7}
 8008860:	b083      	sub	sp, #12
 8008862:	af00      	add	r7, sp, #0
 8008864:	4603      	mov	r3, r0
 8008866:	603a      	str	r2, [r7, #0]
 8008868:	71fb      	strb	r3, [r7, #7]
 800886a:	460b      	mov	r3, r1
 800886c:	71bb      	strb	r3, [r7, #6]
  if (Source0 == (uint8_t)TMsg_BS)
 800886e:	79fb      	ldrb	r3, [r7, #7]
 8008870:	2bf1      	cmp	r3, #241	; 0xf1
 8008872:	d111      	bne.n	8008898 <ReverseByteStuffCopyByte2+0x3a>
  {
    if (Source1 == (uint8_t)TMsg_BS)
 8008874:	79bb      	ldrb	r3, [r7, #6]
 8008876:	2bf1      	cmp	r3, #241	; 0xf1
 8008878:	d104      	bne.n	8008884 <ReverseByteStuffCopyByte2+0x26>
    {
      *Dest = TMsg_BS;
 800887a:	683b      	ldr	r3, [r7, #0]
 800887c:	22f1      	movs	r2, #241	; 0xf1
 800887e:	701a      	strb	r2, [r3, #0]
      return 2;
 8008880:	2302      	movs	r3, #2
 8008882:	e00d      	b.n	80088a0 <ReverseByteStuffCopyByte2+0x42>
    }

    if (Source1 == (uint8_t)TMsg_BS_EOF)
 8008884:	79bb      	ldrb	r3, [r7, #6]
 8008886:	2bf2      	cmp	r3, #242	; 0xf2
 8008888:	d104      	bne.n	8008894 <ReverseByteStuffCopyByte2+0x36>
    {
      *Dest = TMsg_EOF;
 800888a:	683b      	ldr	r3, [r7, #0]
 800888c:	22f0      	movs	r2, #240	; 0xf0
 800888e:	701a      	strb	r2, [r3, #0]
      return 2;
 8008890:	2302      	movs	r3, #2
 8008892:	e005      	b.n	80088a0 <ReverseByteStuffCopyByte2+0x42>
    }

    return 0; // invalid sequence
 8008894:	2300      	movs	r3, #0
 8008896:	e003      	b.n	80088a0 <ReverseByteStuffCopyByte2+0x42>
  }
  else
  {
    *Dest = Source0;
 8008898:	683b      	ldr	r3, [r7, #0]
 800889a:	79fa      	ldrb	r2, [r7, #7]
 800889c:	701a      	strb	r2, [r3, #0]
    return 1;
 800889e:	2301      	movs	r3, #1
  }
}
 80088a0:	4618      	mov	r0, r3
 80088a2:	370c      	adds	r7, #12
 80088a4:	46bd      	mov	sp, r7
 80088a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088aa:	4770      	bx	lr

080088ac <CHK_ComputeAndAdd>:
  * @brief  Compute and add checksum
  * @param  Msg pointer to the message
  * @retval None
  */
void CHK_ComputeAndAdd(TMsg *Msg)
{
 80088ac:	b480      	push	{r7}
 80088ae:	b085      	sub	sp, #20
 80088b0:	af00      	add	r7, sp, #0
 80088b2:	6078      	str	r0, [r7, #4]
  uint8_t chk = 0;
 80088b4:	2300      	movs	r3, #0
 80088b6:	73fb      	strb	r3, [r7, #15]
  uint32_t i;

  for (i = 0; i < Msg->Len; i++)
 80088b8:	2300      	movs	r3, #0
 80088ba:	60bb      	str	r3, [r7, #8]
 80088bc:	e00a      	b.n	80088d4 <CHK_ComputeAndAdd+0x28>
  {
    chk -= Msg->Data[i];
 80088be:	687a      	ldr	r2, [r7, #4]
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	4413      	add	r3, r2
 80088c4:	3304      	adds	r3, #4
 80088c6:	781b      	ldrb	r3, [r3, #0]
 80088c8:	7bfa      	ldrb	r2, [r7, #15]
 80088ca:	1ad3      	subs	r3, r2, r3
 80088cc:	73fb      	strb	r3, [r7, #15]
  for (i = 0; i < Msg->Len; i++)
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	3301      	adds	r3, #1
 80088d2:	60bb      	str	r3, [r7, #8]
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	681b      	ldr	r3, [r3, #0]
 80088d8:	68ba      	ldr	r2, [r7, #8]
 80088da:	429a      	cmp	r2, r3
 80088dc:	d3ef      	bcc.n	80088be <CHK_ComputeAndAdd+0x12>
  }

  Msg->Data[i] = chk;
 80088de:	687a      	ldr	r2, [r7, #4]
 80088e0:	68bb      	ldr	r3, [r7, #8]
 80088e2:	4413      	add	r3, r2
 80088e4:	3304      	adds	r3, #4
 80088e6:	7bfa      	ldrb	r2, [r7, #15]
 80088e8:	701a      	strb	r2, [r3, #0]
  Msg->Len++;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	1c5a      	adds	r2, r3, #1
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	601a      	str	r2, [r3, #0]
}
 80088f4:	bf00      	nop
 80088f6:	3714      	adds	r7, #20
 80088f8:	46bd      	mov	sp, r7
 80088fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088fe:	4770      	bx	lr

08008900 <CHK_CheckAndRemove>:
  * @brief  Compute and remove checksum
  * @param  Msg pointer to the message
  * @retval A number different from 0 if the operation succeeds, 0 if an error occurs
  */
int CHK_CheckAndRemove(TMsg *Msg)
{
 8008900:	b480      	push	{r7}
 8008902:	b085      	sub	sp, #20
 8008904:	af00      	add	r7, sp, #0
 8008906:	6078      	str	r0, [r7, #4]
  uint8_t chk = 0;
 8008908:	2300      	movs	r3, #0
 800890a:	73fb      	strb	r3, [r7, #15]
  uint32_t i;

  for (i = 0; i < Msg->Len; i++)
 800890c:	2300      	movs	r3, #0
 800890e:	60bb      	str	r3, [r7, #8]
 8008910:	e00a      	b.n	8008928 <CHK_CheckAndRemove+0x28>
  {
    chk += Msg->Data[i];
 8008912:	687a      	ldr	r2, [r7, #4]
 8008914:	68bb      	ldr	r3, [r7, #8]
 8008916:	4413      	add	r3, r2
 8008918:	3304      	adds	r3, #4
 800891a:	781a      	ldrb	r2, [r3, #0]
 800891c:	7bfb      	ldrb	r3, [r7, #15]
 800891e:	4413      	add	r3, r2
 8008920:	73fb      	strb	r3, [r7, #15]
  for (i = 0; i < Msg->Len; i++)
 8008922:	68bb      	ldr	r3, [r7, #8]
 8008924:	3301      	adds	r3, #1
 8008926:	60bb      	str	r3, [r7, #8]
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	68ba      	ldr	r2, [r7, #8]
 800892e:	429a      	cmp	r2, r3
 8008930:	d3ef      	bcc.n	8008912 <CHK_CheckAndRemove+0x12>
  }

  Msg->Len--;
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	1e5a      	subs	r2, r3, #1
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	601a      	str	r2, [r3, #0]
  return (int32_t)(chk == 0U);
 800893c:	7bfb      	ldrb	r3, [r7, #15]
 800893e:	2b00      	cmp	r3, #0
 8008940:	bf0c      	ite	eq
 8008942:	2301      	moveq	r3, #1
 8008944:	2300      	movne	r3, #0
 8008946:	b2db      	uxtb	r3, r3
}
 8008948:	4618      	mov	r0, r3
 800894a:	3714      	adds	r7, #20
 800894c:	46bd      	mov	sp, r7
 800894e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008952:	4770      	bx	lr

08008954 <Deserialize>:
  * @param  Source source
  * @param  Len number of bytes
  * @retval Rebuild unsigned int variable
  */
uint32_t Deserialize(uint8_t *Source, uint32_t Len)
{
 8008954:	b480      	push	{r7}
 8008956:	b085      	sub	sp, #20
 8008958:	af00      	add	r7, sp, #0
 800895a:	6078      	str	r0, [r7, #4]
 800895c:	6039      	str	r1, [r7, #0]
  uint32_t app;

  app = Source[--Len];
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	3b01      	subs	r3, #1
 8008962:	603b      	str	r3, [r7, #0]
 8008964:	687a      	ldr	r2, [r7, #4]
 8008966:	683b      	ldr	r3, [r7, #0]
 8008968:	4413      	add	r3, r2
 800896a:	781b      	ldrb	r3, [r3, #0]
 800896c:	60fb      	str	r3, [r7, #12]
  while (Len > 0U)
 800896e:	e00d      	b.n	800898c <Deserialize+0x38>
  {
    app <<= 8;
 8008970:	68fb      	ldr	r3, [r7, #12]
 8008972:	021b      	lsls	r3, r3, #8
 8008974:	60fb      	str	r3, [r7, #12]
    app += Source[--Len];
 8008976:	683b      	ldr	r3, [r7, #0]
 8008978:	3b01      	subs	r3, #1
 800897a:	603b      	str	r3, [r7, #0]
 800897c:	687a      	ldr	r2, [r7, #4]
 800897e:	683b      	ldr	r3, [r7, #0]
 8008980:	4413      	add	r3, r2
 8008982:	781b      	ldrb	r3, [r3, #0]
 8008984:	461a      	mov	r2, r3
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	4413      	add	r3, r2
 800898a:	60fb      	str	r3, [r7, #12]
  while (Len > 0U)
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d1ee      	bne.n	8008970 <Deserialize+0x1c>
  }

  return app;
 8008992:	68fb      	ldr	r3, [r7, #12]
}
 8008994:	4618      	mov	r0, r3
 8008996:	3714      	adds	r7, #20
 8008998:	46bd      	mov	sp, r7
 800899a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899e:	4770      	bx	lr

080089a0 <Serialize_s32>:
  * @param  Source source
  * @param  Len number of bytes
  * @retval None
  */
void Serialize_s32(uint8_t *Dest, int32_t Source, uint32_t Len)
{
 80089a0:	b480      	push	{r7}
 80089a2:	b087      	sub	sp, #28
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	60f8      	str	r0, [r7, #12]
 80089a8:	60b9      	str	r1, [r7, #8]
 80089aa:	607a      	str	r2, [r7, #4]
  uint32_t i;
  uint32_t source_uint32;

  for (i = 0; i < Len; i++)
 80089ac:	2300      	movs	r3, #0
 80089ae:	617b      	str	r3, [r7, #20]
 80089b0:	e00f      	b.n	80089d2 <Serialize_s32+0x32>
  {
    source_uint32 = (uint32_t)Source;
 80089b2:	68bb      	ldr	r3, [r7, #8]
 80089b4:	613b      	str	r3, [r7, #16]
    Dest[i] = (uint8_t)(source_uint32 & 0xFFU);
 80089b6:	68fa      	ldr	r2, [r7, #12]
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	4413      	add	r3, r2
 80089bc:	693a      	ldr	r2, [r7, #16]
 80089be:	b2d2      	uxtb	r2, r2
 80089c0:	701a      	strb	r2, [r3, #0]
    source_uint32 >>= 8;
 80089c2:	693b      	ldr	r3, [r7, #16]
 80089c4:	0a1b      	lsrs	r3, r3, #8
 80089c6:	613b      	str	r3, [r7, #16]
    Source = (int32_t)source_uint32;
 80089c8:	693b      	ldr	r3, [r7, #16]
 80089ca:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < Len; i++)
 80089cc:	697b      	ldr	r3, [r7, #20]
 80089ce:	3301      	adds	r3, #1
 80089d0:	617b      	str	r3, [r7, #20]
 80089d2:	697a      	ldr	r2, [r7, #20]
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	429a      	cmp	r2, r3
 80089d8:	d3eb      	bcc.n	80089b2 <Serialize_s32+0x12>
  }
}
 80089da:	bf00      	nop
 80089dc:	bf00      	nop
 80089de:	371c      	adds	r7, #28
 80089e0:	46bd      	mov	sp, r7
 80089e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e6:	4770      	bx	lr

080089e8 <InfraredPD_Initialize>:
 80089e8:	2802      	cmp	r0, #2
 80089ea:	d825      	bhi.n	8008a38 <InfraredPD_Initialize+0x50>
 80089ec:	2800      	cmp	r0, #0
 80089ee:	d130      	bne.n	8008a52 <InfraredPD_Initialize+0x6a>
 80089f0:	4a3e      	ldr	r2, [pc, #248]	; (8008aec <InfraredPD_Initialize+0x104>)
 80089f2:	6813      	ldr	r3, [r2, #0]
 80089f4:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
 80089f8:	f023 0301 	bic.w	r3, r3, #1
 80089fc:	6013      	str	r3, [r2, #0]
 80089fe:	f8d0 3d00 	ldr.w	r3, [r0, #3328]	; 0xd00
 8008a02:	f64f 71f0 	movw	r1, #65520	; 0xfff0
 8008a06:	f24c 2240 	movw	r2, #49728	; 0xc240
 8008a0a:	400b      	ands	r3, r1
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d02e      	beq.n	8008a6e <InfraredPD_Initialize+0x86>
 8008a10:	f8d0 3d00 	ldr.w	r3, [r0, #3328]	; 0xd00
 8008a14:	f24c 2270 	movw	r2, #49776	; 0xc270
 8008a18:	400b      	ands	r3, r1
 8008a1a:	4293      	cmp	r3, r2
 8008a1c:	d027      	beq.n	8008a6e <InfraredPD_Initialize+0x86>
 8008a1e:	4a34      	ldr	r2, [pc, #208]	; (8008af0 <InfraredPD_Initialize+0x108>)
 8008a20:	2301      	movs	r3, #1
 8008a22:	6093      	str	r3, [r2, #8]
 8008a24:	6893      	ldr	r3, [r2, #8]
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d1fc      	bne.n	8008a24 <InfraredPD_Initialize+0x3c>
 8008a2a:	4b32      	ldr	r3, [pc, #200]	; (8008af4 <InfraredPD_Initialize+0x10c>)
 8008a2c:	6013      	str	r3, [r2, #0]
 8008a2e:	6812      	ldr	r2, [r2, #0]
 8008a30:	4b31      	ldr	r3, [pc, #196]	; (8008af8 <InfraredPD_Initialize+0x110>)
 8008a32:	429a      	cmp	r2, r3
 8008a34:	d016      	beq.n	8008a64 <InfraredPD_Initialize+0x7c>
 8008a36:	e7fe      	b.n	8008a36 <InfraredPD_Initialize+0x4e>
 8008a38:	2803      	cmp	r0, #3
 8008a3a:	d1d9      	bne.n	80089f0 <InfraredPD_Initialize+0x8>
 8008a3c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008a40:	4a2e      	ldr	r2, [pc, #184]	; (8008afc <InfraredPD_Initialize+0x114>)
 8008a42:	6859      	ldr	r1, [r3, #4]
 8008a44:	4291      	cmp	r1, r2
 8008a46:	d00d      	beq.n	8008a64 <InfraredPD_Initialize+0x7c>
 8008a48:	685a      	ldr	r2, [r3, #4]
 8008a4a:	4b2d      	ldr	r3, [pc, #180]	; (8008b00 <InfraredPD_Initialize+0x118>)
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	d009      	beq.n	8008a64 <InfraredPD_Initialize+0x7c>
 8008a50:	e7fe      	b.n	8008a50 <InfraredPD_Initialize+0x68>
 8008a52:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8008a56:	4a2b      	ldr	r2, [pc, #172]	; (8008b04 <InfraredPD_Initialize+0x11c>)
 8008a58:	f8d3 37f8 	ldr.w	r3, [r3, #2040]	; 0x7f8
 8008a5c:	0c1b      	lsrs	r3, r3, #16
 8008a5e:	041b      	lsls	r3, r3, #16
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d103      	bne.n	8008a6c <InfraredPD_Initialize+0x84>
 8008a64:	4b28      	ldr	r3, [pc, #160]	; (8008b08 <InfraredPD_Initialize+0x120>)
 8008a66:	2201      	movs	r2, #1
 8008a68:	701a      	strb	r2, [r3, #0]
 8008a6a:	4770      	bx	lr
 8008a6c:	e7fe      	b.n	8008a6c <InfraredPD_Initialize+0x84>
 8008a6e:	4b27      	ldr	r3, [pc, #156]	; (8008b0c <InfraredPD_Initialize+0x124>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d1d3      	bne.n	8008a1e <InfraredPD_Initialize+0x36>
 8008a76:	4a26      	ldr	r2, [pc, #152]	; (8008b10 <InfraredPD_Initialize+0x128>)
 8008a78:	6813      	ldr	r3, [r2, #0]
 8008a7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a7e:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 8008a82:	d021      	beq.n	8008ac8 <InfraredPD_Initialize+0xe0>
 8008a84:	6813      	ldr	r3, [r2, #0]
 8008a86:	f240 4183 	movw	r1, #1155	; 0x483
 8008a8a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a8e:	428b      	cmp	r3, r1
 8008a90:	d01a      	beq.n	8008ac8 <InfraredPD_Initialize+0xe0>
 8008a92:	6813      	ldr	r3, [r2, #0]
 8008a94:	f240 4285 	movw	r2, #1157	; 0x485
 8008a98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008a9c:	4293      	cmp	r3, r2
 8008a9e:	d013      	beq.n	8008ac8 <InfraredPD_Initialize+0xe0>
 8008aa0:	4b1c      	ldr	r3, [pc, #112]	; (8008b14 <InfraredPD_Initialize+0x12c>)
 8008aa2:	681b      	ldr	r3, [r3, #0]
 8008aa4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008aa8:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8008aac:	d1b7      	bne.n	8008a1e <InfraredPD_Initialize+0x36>
 8008aae:	4a1a      	ldr	r2, [pc, #104]	; (8008b18 <InfraredPD_Initialize+0x130>)
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	6093      	str	r3, [r2, #8]
 8008ab4:	6893      	ldr	r3, [r2, #8]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d1fc      	bne.n	8008ab4 <InfraredPD_Initialize+0xcc>
 8008aba:	4b0e      	ldr	r3, [pc, #56]	; (8008af4 <InfraredPD_Initialize+0x10c>)
 8008abc:	6013      	str	r3, [r2, #0]
 8008abe:	6812      	ldr	r2, [r2, #0]
 8008ac0:	4b0d      	ldr	r3, [pc, #52]	; (8008af8 <InfraredPD_Initialize+0x110>)
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d0ce      	beq.n	8008a64 <InfraredPD_Initialize+0x7c>
 8008ac6:	e7b6      	b.n	8008a36 <InfraredPD_Initialize+0x4e>
 8008ac8:	4a14      	ldr	r2, [pc, #80]	; (8008b1c <InfraredPD_Initialize+0x134>)
 8008aca:	2301      	movs	r3, #1
 8008acc:	f8c2 3c08 	str.w	r3, [r2, #3080]	; 0xc08
 8008ad0:	f8d2 3c08 	ldr.w	r3, [r2, #3080]	; 0xc08
 8008ad4:	2b00      	cmp	r3, #0
 8008ad6:	d1fb      	bne.n	8008ad0 <InfraredPD_Initialize+0xe8>
 8008ad8:	4b06      	ldr	r3, [pc, #24]	; (8008af4 <InfraredPD_Initialize+0x10c>)
 8008ada:	f8c2 3c00 	str.w	r3, [r2, #3072]	; 0xc00
 8008ade:	f8d2 2c00 	ldr.w	r2, [r2, #3072]	; 0xc00
 8008ae2:	4b05      	ldr	r3, [pc, #20]	; (8008af8 <InfraredPD_Initialize+0x110>)
 8008ae4:	429a      	cmp	r2, r3
 8008ae6:	d0bd      	beq.n	8008a64 <InfraredPD_Initialize+0x7c>
 8008ae8:	e7a5      	b.n	8008a36 <InfraredPD_Initialize+0x4e>
 8008aea:	bf00      	nop
 8008aec:	e0002000 	.word	0xe0002000
 8008af0:	40023000 	.word	0x40023000
 8008af4:	f407a5c2 	.word	0xf407a5c2
 8008af8:	b5e8b5cd 	.word	0xb5e8b5cd
 8008afc:	0201e041 	.word	0x0201e041
 8008b00:	02028041 	.word	0x02028041
 8008b04:	aa550000 	.word	0xaa550000
 8008b08:	200000ec 	.word	0x200000ec
 8008b0c:	e0042000 	.word	0xe0042000
 8008b10:	5c001000 	.word	0x5c001000
 8008b14:	50081000 	.word	0x50081000
 8008b18:	4c004000 	.word	0x4c004000
 8008b1c:	58024000 	.word	0x58024000

08008b20 <InfraredPD_CreateInstance>:
 8008b20:	4b0a      	ldr	r3, [pc, #40]	; (8008b4c <InfraredPD_CreateInstance+0x2c>)
 8008b22:	781b      	ldrb	r3, [r3, #0]
 8008b24:	b183      	cbz	r3, 8008b48 <InfraredPD_CreateInstance+0x28>
 8008b26:	b510      	push	{r4, lr}
 8008b28:	4604      	mov	r4, r0
 8008b2a:	20c0      	movs	r0, #192	; 0xc0
 8008b2c:	f000 fd76 	bl	800961c <malloc>
 8008b30:	4603      	mov	r3, r0
 8008b32:	b138      	cbz	r0, 8008b44 <InfraredPD_CreateInstance+0x24>
 8008b34:	4a06      	ldr	r2, [pc, #24]	; (8008b50 <InfraredPD_CreateInstance+0x30>)
 8008b36:	ca03      	ldmia	r2!, {r0, r1}
 8008b38:	f04f 0c00 	mov.w	ip, #0
 8008b3c:	f883 c0a8 	strb.w	ip, [r3, #168]	; 0xa8
 8008b40:	6020      	str	r0, [r4, #0]
 8008b42:	6061      	str	r1, [r4, #4]
 8008b44:	4618      	mov	r0, r3
 8008b46:	bd10      	pop	{r4, pc}
 8008b48:	4618      	mov	r0, r3
 8008b4a:	4770      	bx	lr
 8008b4c:	200000ec 	.word	0x200000ec
 8008b50:	0800a2d8 	.word	0x0800a2d8

08008b54 <InfraredPD_Start>:
 8008b54:	4bbc      	ldr	r3, [pc, #752]	; (8008e48 <InfraredPD_Start+0x2f4>)
 8008b56:	781b      	ldrb	r3, [r3, #0]
 8008b58:	b90b      	cbnz	r3, 8008b5e <InfraredPD_Start+0xa>
 8008b5a:	4618      	mov	r0, r3
 8008b5c:	4770      	bx	lr
 8008b5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b62:	ed2d 8b04 	vpush	{d8-d9}
 8008b66:	4616      	mov	r6, r2
 8008b68:	780a      	ldrb	r2, [r1, #0]
 8008b6a:	1e53      	subs	r3, r2, #1
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	4604      	mov	r4, r0
 8008b70:	460d      	mov	r5, r1
 8008b72:	d917      	bls.n	8008ba4 <InfraredPD_Start+0x50>
 8008b74:	2a0f      	cmp	r2, #15
 8008b76:	d846      	bhi.n	8008c06 <InfraredPD_Start+0xb2>
 8008b78:	f248 1310 	movw	r3, #33040	; 0x8110
 8008b7c:	40d3      	lsrs	r3, r2
 8008b7e:	07db      	lsls	r3, r3, #31
 8008b80:	f140 81aa 	bpl.w	8008ed8 <InfraredPD_Start+0x384>
 8008b84:	884b      	ldrh	r3, [r1, #2]
 8008b86:	2b80      	cmp	r3, #128	; 0x80
 8008b88:	f000 81ae 	beq.w	8008ee8 <InfraredPD_Start+0x394>
 8008b8c:	d90f      	bls.n	8008bae <InfraredPD_Start+0x5a>
 8008b8e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b92:	f000 81ae 	beq.w	8008ef2 <InfraredPD_Start+0x39e>
 8008b96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008b9a:	f040 817b 	bne.w	8008e94 <InfraredPD_Start+0x340>
 8008b9e:	4bab      	ldr	r3, [pc, #684]	; (8008e4c <InfraredPD_Start+0x2f8>)
 8008ba0:	60a3      	str	r3, [r4, #8]
 8008ba2:	e020      	b.n	8008be6 <InfraredPD_Start+0x92>
 8008ba4:	884b      	ldrh	r3, [r1, #2]
 8008ba6:	2b80      	cmp	r3, #128	; 0x80
 8008ba8:	f000 8187 	beq.w	8008eba <InfraredPD_Start+0x366>
 8008bac:	d810      	bhi.n	8008bd0 <InfraredPD_Start+0x7c>
 8008bae:	2b08      	cmp	r3, #8
 8008bb0:	f000 817d 	beq.w	8008eae <InfraredPD_Start+0x35a>
 8008bb4:	2b20      	cmp	r3, #32
 8008bb6:	d120      	bne.n	8008bfa <InfraredPD_Start+0xa6>
 8008bb8:	4ba5      	ldr	r3, [pc, #660]	; (8008e50 <InfraredPD_Start+0x2fc>)
 8008bba:	60a3      	str	r3, [r4, #8]
 8008bbc:	792b      	ldrb	r3, [r5, #4]
 8008bbe:	3b01      	subs	r3, #1
 8008bc0:	2b07      	cmp	r3, #7
 8008bc2:	d838      	bhi.n	8008c36 <InfraredPD_Start+0xe2>
 8008bc4:	e8df f003 	tbb	[pc, r3]
 8008bc8:	ac37b13d 	.word	0xac37b13d
 8008bcc:	a7373737 	.word	0xa7373737
 8008bd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008bd4:	f000 816e 	beq.w	8008eb4 <InfraredPD_Start+0x360>
 8008bd8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008bdc:	d106      	bne.n	8008bec <InfraredPD_Start+0x98>
 8008bde:	4b9b      	ldr	r3, [pc, #620]	; (8008e4c <InfraredPD_Start+0x2f8>)
 8008be0:	6083      	str	r3, [r0, #8]
 8008be2:	2a02      	cmp	r2, #2
 8008be4:	d1ea      	bne.n	8008bbc <InfraredPD_Start+0x68>
 8008be6:	2301      	movs	r3, #1
 8008be8:	702b      	strb	r3, [r5, #0]
 8008bea:	e7e7      	b.n	8008bbc <InfraredPD_Start+0x68>
 8008bec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008bf0:	f040 814a 	bne.w	8008e88 <InfraredPD_Start+0x334>
 8008bf4:	4b97      	ldr	r3, [pc, #604]	; (8008e54 <InfraredPD_Start+0x300>)
 8008bf6:	6083      	str	r3, [r0, #8]
 8008bf8:	e7e0      	b.n	8008bbc <InfraredPD_Start+0x68>
 8008bfa:	2b02      	cmp	r3, #2
 8008bfc:	f040 8144 	bne.w	8008e88 <InfraredPD_Start+0x334>
 8008c00:	4b95      	ldr	r3, [pc, #596]	; (8008e58 <InfraredPD_Start+0x304>)
 8008c02:	60a3      	str	r3, [r4, #8]
 8008c04:	e7da      	b.n	8008bbc <InfraredPD_Start+0x68>
 8008c06:	2a1e      	cmp	r2, #30
 8008c08:	f040 8166 	bne.w	8008ed8 <InfraredPD_Start+0x384>
 8008c0c:	884b      	ldrh	r3, [r1, #2]
 8008c0e:	2b80      	cmp	r3, #128	; 0x80
 8008c10:	f000 815d 	beq.w	8008ece <InfraredPD_Start+0x37a>
 8008c14:	d9cb      	bls.n	8008bae <InfraredPD_Start+0x5a>
 8008c16:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008c1a:	f000 8172 	beq.w	8008f02 <InfraredPD_Start+0x3ae>
 8008c1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c22:	d0bc      	beq.n	8008b9e <InfraredPD_Start+0x4a>
 8008c24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008c28:	f040 812e 	bne.w	8008e88 <InfraredPD_Start+0x334>
 8008c2c:	4b89      	ldr	r3, [pc, #548]	; (8008e54 <InfraredPD_Start+0x300>)
 8008c2e:	6083      	str	r3, [r0, #8]
 8008c30:	2304      	movs	r3, #4
 8008c32:	702b      	strb	r3, [r5, #0]
 8008c34:	e7c2      	b.n	8008bbc <InfraredPD_Start+0x68>
 8008c36:	2303      	movs	r3, #3
 8008c38:	ecbd 8b04 	vpop	{d8-d9}
 8008c3c:	4618      	mov	r0, r3
 8008c3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c42:	4b86      	ldr	r3, [pc, #536]	; (8008e5c <InfraredPD_Start+0x308>)
 8008c44:	eddf 7a86 	vldr	s15, [pc, #536]	; 8008e60 <InfraredPD_Start+0x30c>
 8008c48:	60e3      	str	r3, [r4, #12]
 8008c4a:	796b      	ldrb	r3, [r5, #5]
 8008c4c:	2b01      	cmp	r3, #1
 8008c4e:	d002      	beq.n	8008c56 <InfraredPD_Start+0x102>
 8008c50:	2b08      	cmp	r3, #8
 8008c52:	f040 812a 	bne.w	8008eaa <InfraredPD_Start+0x356>
 8008c56:	ed95 7a02 	vldr	s14, [r5, #8]
 8008c5a:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8008c5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c62:	f100 8120 	bmi.w	8008ea6 <InfraredPD_Start+0x352>
 8008c66:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8008c6a:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8008c6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008c72:	f300 8118 	bgt.w	8008ea6 <InfraredPD_Start+0x352>
 8008c76:	f9b6 3002 	ldrsh.w	r3, [r6, #2]
 8008c7a:	eddf 6a7a 	vldr	s13, [pc, #488]	; 8008e64 <InfraredPD_Start+0x310>
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	bfbc      	itt	lt
 8008c82:	f647 73ff 	movwlt	r3, #32767	; 0x7fff
 8008c86:	8073      	strhlt	r3, [r6, #2]
 8008c88:	f9b6 3004 	ldrsh.w	r3, [r6, #4]
 8008c8c:	2b00      	cmp	r3, #0
 8008c8e:	bfbc      	itt	lt
 8008c90:	f647 73ff 	movwlt	r3, #32767	; 0x7fff
 8008c94:	80b3      	strhlt	r3, [r6, #4]
 8008c96:	88eb      	ldrh	r3, [r5, #6]
 8008c98:	ee08 3a10 	vmov	s16, r3
 8008c9c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8008ca0:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
 8008ca4:	edd4 6a02 	vldr	s13, [r4, #8]
 8008ca8:	ee28 8a07 	vmul.f32	s16, s16, s14
 8008cac:	ee68 7a27 	vmul.f32	s15, s16, s15
 8008cb0:	ed84 8a05 	vstr	s16, [r4, #20]
 8008cb4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8008cb8:	eee6 7aa6 	vfma.f32	s15, s13, s13
 8008cbc:	eeb1 7ae7 	vsqrt.f32	s14, s15
 8008cc0:	ee87 0a26 	vdiv.f32	s0, s14, s13
 8008cc4:	ed84 7a04 	vstr	s14, [r4, #16]
 8008cc8:	ee20 0a00 	vmul.f32	s0, s0, s0
 8008ccc:	ed84 0a06 	vstr	s0, [r4, #24]
 8008cd0:	f001 f9b0 	bl	800a034 <ceilf>
 8008cd4:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 8008cd8:	2301      	movs	r3, #1
 8008cda:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8008cde:	ee10 3a10 	vmov	r3, s0
 8008ce2:	b298      	uxth	r0, r3
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	83a0      	strh	r0, [r4, #28]
 8008ce8:	6223      	str	r3, [r4, #32]
 8008cea:	7833      	ldrb	r3, [r6, #0]
 8008cec:	b313      	cbz	r3, 8008d34 <InfraredPD_Start+0x1e0>
 8008cee:	2b02      	cmp	r3, #2
 8008cf0:	f000 80e6 	beq.w	8008ec0 <InfraredPD_Start+0x36c>
 8008cf4:	7873      	ldrb	r3, [r6, #1]
 8008cf6:	b1eb      	cbz	r3, 8008d34 <InfraredPD_Start+0x1e0>
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8008cfe:	f894 30a8 	ldrb.w	r3, [r4, #168]	; 0xa8
 8008d02:	2b01      	cmp	r3, #1
 8008d04:	f000 8100 	beq.w	8008f08 <InfraredPD_Start+0x3b4>
 8008d08:	0080      	lsls	r0, r0, #2
 8008d0a:	f000 fc87 	bl	800961c <malloc>
 8008d0e:	6460      	str	r0, [r4, #68]	; 0x44
 8008d10:	b980      	cbnz	r0, 8008d34 <InfraredPD_Start+0x1e0>
 8008d12:	2306      	movs	r3, #6
 8008d14:	e790      	b.n	8008c38 <InfraredPD_Start+0xe4>
 8008d16:	4b54      	ldr	r3, [pc, #336]	; (8008e68 <InfraredPD_Start+0x314>)
 8008d18:	eddf 7a54 	vldr	s15, [pc, #336]	; 8008e6c <InfraredPD_Start+0x318>
 8008d1c:	60e3      	str	r3, [r4, #12]
 8008d1e:	e794      	b.n	8008c4a <InfraredPD_Start+0xf6>
 8008d20:	4b53      	ldr	r3, [pc, #332]	; (8008e70 <InfraredPD_Start+0x31c>)
 8008d22:	eddf 7a54 	vldr	s15, [pc, #336]	; 8008e74 <InfraredPD_Start+0x320>
 8008d26:	60e3      	str	r3, [r4, #12]
 8008d28:	e78f      	b.n	8008c4a <InfraredPD_Start+0xf6>
 8008d2a:	4b53      	ldr	r3, [pc, #332]	; (8008e78 <InfraredPD_Start+0x324>)
 8008d2c:	eddf 7a53 	vldr	s15, [pc, #332]	; 8008e7c <InfraredPD_Start+0x328>
 8008d30:	60e3      	str	r3, [r4, #12]
 8008d32:	e78a      	b.n	8008c4a <InfraredPD_Start+0xf6>
 8008d34:	2300      	movs	r3, #0
 8008d36:	7828      	ldrb	r0, [r5, #0]
 8008d38:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
 8008d3c:	2301      	movs	r3, #1
 8008d3e:	f884 304c 	strb.w	r3, [r4, #76]	; 0x4c
 8008d42:	f894 30a8 	ldrb.w	r3, [r4, #168]	; 0xa8
 8008d46:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8008d4a:	0040      	lsls	r0, r0, #1
 8008d4c:	2b01      	cmp	r3, #1
 8008d4e:	f8a4 0048 	strh.w	r0, [r4, #72]	; 0x48
 8008d52:	f000 80c3 	beq.w	8008edc <InfraredPD_Start+0x388>
 8008d56:	0080      	lsls	r0, r0, #2
 8008d58:	f000 fc60 	bl	800961c <malloc>
 8008d5c:	6520      	str	r0, [r4, #80]	; 0x50
 8008d5e:	2800      	cmp	r0, #0
 8008d60:	f000 80d7 	beq.w	8008f12 <InfraredPD_Start+0x3be>
 8008d64:	f04f 0800 	mov.w	r8, #0
 8008d68:	f8a4 8060 	strh.w	r8, [r4, #96]	; 0x60
 8008d6c:	2300      	movs	r3, #0
 8008d6e:	65e3      	str	r3, [r4, #92]	; 0x5c
 8008d70:	88b3      	ldrh	r3, [r6, #4]
 8008d72:	ed9f 0a43 	vldr	s0, [pc, #268]	; 8008e80 <InfraredPD_Start+0x32c>
 8008d76:	ee07 3a90 	vmov	s15, r3
 8008d7a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008d7e:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
 8008d82:	eeb4 7a00 	vmov.f32	s14, #64	; 0x3e000000  0.125
 8008d86:	ee67 6aa8 	vmul.f32	s13, s15, s17
 8008d8a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8008d8e:	edc4 7a19 	vstr	s15, [r4, #100]	; 0x64
 8008d92:	edc4 6a1a 	vstr	s13, [r4, #104]	; 0x68
 8008d96:	ed84 7a1b 	vstr	s14, [r4, #108]	; 0x6c
 8008d9a:	782f      	ldrb	r7, [r5, #0]
 8008d9c:	ee07 7a90 	vmov	s15, r7
 8008da0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008da4:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 8008da8:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8008dac:	ee27 0ac0 	vnmul.f32	s0, s15, s0
 8008db0:	eeb1 9a67 	vneg.f32	s18, s15
 8008db4:	f001 f8fa 	bl	8009fac <expf>
 8008db8:	eddf 7a32 	vldr	s15, [pc, #200]	; 8008e84 <InfraredPD_Start+0x330>
 8008dbc:	ee38 0a40 	vsub.f32	s0, s16, s0
 8008dc0:	ed84 0a1c 	vstr	s0, [r4, #112]	; 0x70
 8008dc4:	ee29 0a27 	vmul.f32	s0, s18, s15
 8008dc8:	f001 f8f0 	bl	8009fac <expf>
 8008dcc:	8873      	ldrh	r3, [r6, #2]
 8008dce:	f884 8090 	strb.w	r8, [r4, #144]	; 0x90
 8008dd2:	ee07 3a90 	vmov	s15, r3
 8008dd6:	2201      	movs	r2, #1
 8008dd8:	f884 20a8 	strb.w	r2, [r4, #168]	; 0xa8
 8008ddc:	ebc7 1107 	rsb	r1, r7, r7, lsl #4
 8008de0:	b2ba      	uxth	r2, r7
 8008de2:	e9c4 8828 	strd	r8, r8, [r4, #160]	; 0xa0
 8008de6:	f8a4 209a 	strh.w	r2, [r4, #154]	; 0x9a
 8008dea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008dee:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 8008df2:	0049      	lsls	r1, r1, #1
 8008df4:	f8a4 1098 	strh.w	r1, [r4, #152]	; 0x98
 8008df8:	ebc2 1102 	rsb	r1, r2, r2, lsl #4
 8008dfc:	ee67 8aa8 	vmul.f32	s17, s15, s17
 8008e00:	00c9      	lsls	r1, r1, #3
 8008e02:	0092      	lsls	r2, r2, #2
 8008e04:	f8a4 109c 	strh.w	r1, [r4, #156]	; 0x9c
 8008e08:	f8a4 209e 	strh.w	r2, [r4, #158]	; 0x9e
 8008e0c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008e10:	edc4 8a22 	vstr	s17, [r4, #136]	; 0x88
 8008e14:	ee38 0a40 	vsub.f32	s0, s16, s0
 8008e18:	ecbd 8b04 	vpop	{d8-d9}
 8008e1c:	eb07 0747 	add.w	r7, r7, r7, lsl #1
 8008e20:	f8a4 708c 	strh.w	r7, [r4, #140]	; 0x8c
 8008e24:	f104 07ac 	add.w	r7, r4, #172	; 0xac
 8008e28:	ed84 0a1d 	vstr	s0, [r4, #116]	; 0x74
 8008e2c:	edc4 7a21 	vstr	s15, [r4, #132]	; 0x84
 8008e30:	f8a4 808e 	strh.w	r8, [r4, #142]	; 0x8e
 8008e34:	e887 0007 	stmia.w	r7, {r0, r1, r2}
 8008e38:	6830      	ldr	r0, [r6, #0]
 8008e3a:	6871      	ldr	r1, [r6, #4]
 8008e3c:	4643      	mov	r3, r8
 8008e3e:	34b8      	adds	r4, #184	; 0xb8
 8008e40:	c403      	stmia	r4!, {r0, r1}
 8008e42:	4618      	mov	r0, r3
 8008e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e48:	200000ec 	.word	0x200000ec
 8008e4c:	41680000 	.word	0x41680000
 8008e50:	42006666 	.word	0x42006666
 8008e54:	419b3333 	.word	0x419b3333
 8008e58:	42c6999a 	.word	0x42c6999a
 8008e5c:	43168000 	.word	0x43168000
 8008e60:	3e1a1cad 	.word	0x3e1a1cad
 8008e64:	3f933333 	.word	0x3f933333
 8008e68:	4254cccd 	.word	0x4254cccd
 8008e6c:	3d59e83f 	.word	0x3d59e83f
 8008e70:	42966666 	.word	0x42966666
 8008e74:	3d9a0275 	.word	0x3d9a0275
 8008e78:	42d4cccd 	.word	0x42d4cccd
 8008e7c:	3dd9e83f 	.word	0x3dd9e83f
 8008e80:	4048e093 	.word	0x4048e093
 8008e84:	3ea0da75 	.word	0x3ea0da75
 8008e88:	ecbd 8b04 	vpop	{d8-d9}
 8008e8c:	2302      	movs	r3, #2
 8008e8e:	4618      	mov	r0, r3
 8008e90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008e98:	d1f6      	bne.n	8008e88 <InfraredPD_Start+0x334>
 8008e9a:	4b22      	ldr	r3, [pc, #136]	; (8008f24 <InfraredPD_Start+0x3d0>)
 8008e9c:	60a3      	str	r3, [r4, #8]
 8008e9e:	2a04      	cmp	r2, #4
 8008ea0:	f63f aec6 	bhi.w	8008c30 <InfraredPD_Start+0xdc>
 8008ea4:	e68a      	b.n	8008bbc <InfraredPD_Start+0x68>
 8008ea6:	2305      	movs	r3, #5
 8008ea8:	e6c6      	b.n	8008c38 <InfraredPD_Start+0xe4>
 8008eaa:	2304      	movs	r3, #4
 8008eac:	e6c4      	b.n	8008c38 <InfraredPD_Start+0xe4>
 8008eae:	4b1e      	ldr	r3, [pc, #120]	; (8008f28 <InfraredPD_Start+0x3d4>)
 8008eb0:	60a3      	str	r3, [r4, #8]
 8008eb2:	e683      	b.n	8008bbc <InfraredPD_Start+0x68>
 8008eb4:	4b1d      	ldr	r3, [pc, #116]	; (8008f2c <InfraredPD_Start+0x3d8>)
 8008eb6:	6083      	str	r3, [r0, #8]
 8008eb8:	e680      	b.n	8008bbc <InfraredPD_Start+0x68>
 8008eba:	4b1d      	ldr	r3, [pc, #116]	; (8008f30 <InfraredPD_Start+0x3dc>)
 8008ebc:	6083      	str	r3, [r0, #8]
 8008ebe:	e67d      	b.n	8008bbc <InfraredPD_Start+0x68>
 8008ec0:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8008f34 <InfraredPD_Start+0x3e0>
 8008ec4:	ee28 7a07 	vmul.f32	s14, s16, s14
 8008ec8:	ed84 7a0e 	vstr	s14, [r4, #56]	; 0x38
 8008ecc:	e712      	b.n	8008cf4 <InfraredPD_Start+0x1a0>
 8008ece:	4b18      	ldr	r3, [pc, #96]	; (8008f30 <InfraredPD_Start+0x3dc>)
 8008ed0:	60a3      	str	r3, [r4, #8]
 8008ed2:	2308      	movs	r3, #8
 8008ed4:	702b      	strb	r3, [r5, #0]
 8008ed6:	e671      	b.n	8008bbc <InfraredPD_Start+0x68>
 8008ed8:	2301      	movs	r3, #1
 8008eda:	e6ad      	b.n	8008c38 <InfraredPD_Start+0xe4>
 8008edc:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8008ede:	f000 fba5 	bl	800962c <free>
 8008ee2:	f8b4 0048 	ldrh.w	r0, [r4, #72]	; 0x48
 8008ee6:	e736      	b.n	8008d56 <InfraredPD_Start+0x202>
 8008ee8:	4b11      	ldr	r3, [pc, #68]	; (8008f30 <InfraredPD_Start+0x3dc>)
 8008eea:	60a3      	str	r3, [r4, #8]
 8008eec:	2a08      	cmp	r2, #8
 8008eee:	d8f0      	bhi.n	8008ed2 <InfraredPD_Start+0x37e>
 8008ef0:	e664      	b.n	8008bbc <InfraredPD_Start+0x68>
 8008ef2:	4b0e      	ldr	r3, [pc, #56]	; (8008f2c <InfraredPD_Start+0x3d8>)
 8008ef4:	60a3      	str	r3, [r4, #8]
 8008ef6:	2a02      	cmp	r2, #2
 8008ef8:	f67f ae60 	bls.w	8008bbc <InfraredPD_Start+0x68>
 8008efc:	2302      	movs	r3, #2
 8008efe:	702b      	strb	r3, [r5, #0]
 8008f00:	e65c      	b.n	8008bbc <InfraredPD_Start+0x68>
 8008f02:	4b0a      	ldr	r3, [pc, #40]	; (8008f2c <InfraredPD_Start+0x3d8>)
 8008f04:	6083      	str	r3, [r0, #8]
 8008f06:	e7f9      	b.n	8008efc <InfraredPD_Start+0x3a8>
 8008f08:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8008f0a:	f000 fb8f 	bl	800962c <free>
 8008f0e:	8ba0      	ldrh	r0, [r4, #28]
 8008f10:	e6fa      	b.n	8008d08 <InfraredPD_Start+0x1b4>
 8008f12:	6c60      	ldr	r0, [r4, #68]	; 0x44
 8008f14:	b118      	cbz	r0, 8008f1e <InfraredPD_Start+0x3ca>
 8008f16:	f000 fb89 	bl	800962c <free>
 8008f1a:	2307      	movs	r3, #7
 8008f1c:	e68c      	b.n	8008c38 <InfraredPD_Start+0xe4>
 8008f1e:	2307      	movs	r3, #7
 8008f20:	e68a      	b.n	8008c38 <InfraredPD_Start+0xe4>
 8008f22:	bf00      	nop
 8008f24:	419b3333 	.word	0x419b3333
 8008f28:	42560000 	.word	0x42560000
 8008f2c:	41873333 	.word	0x41873333
 8008f30:	41b00000 	.word	0x41b00000
 8008f34:	3223b1a8 	.word	0x3223b1a8

08008f38 <InfraredPD_Update>:
 8008f38:	4bba      	ldr	r3, [pc, #744]	; (8009224 <InfraredPD_Update+0x2ec>)
 8008f3a:	781b      	ldrb	r3, [r3, #0]
 8008f3c:	b903      	cbnz	r3, 8008f40 <InfraredPD_Update+0x8>
 8008f3e:	4770      	bx	lr
 8008f40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f44:	ed2d 8b02 	vpush	{d8}
 8008f48:	f9b1 3002 	ldrsh.w	r3, [r1, #2]
 8008f4c:	f890 60b1 	ldrb.w	r6, [r0, #177]	; 0xb1
 8008f50:	4615      	mov	r5, r2
 8008f52:	f9b1 2000 	ldrsh.w	r2, [r1]
 8008f56:	fb16 f303 	smulbb	r3, r6, r3
 8008f5a:	ee07 2a10 	vmov	s14, r2
 8008f5e:	ee07 3a90 	vmov	s15, r3
 8008f62:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008f66:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008f6a:	f890 20a8 	ldrb.w	r2, [r0, #168]	; 0xa8
 8008f6e:	ed80 7a00 	vstr	s14, [r0]
 8008f72:	b083      	sub	sp, #12
 8008f74:	4604      	mov	r4, r0
 8008f76:	edc0 7a01 	vstr	s15, [r0, #4]
 8008f7a:	2a00      	cmp	r2, #0
 8008f7c:	d067      	beq.n	800904e <InfraredPD_Update+0x116>
 8008f7e:	f890 30a7 	ldrb.w	r3, [r0, #167]	; 0xa7
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d168      	bne.n	8009058 <InfraredPD_Update+0x120>
 8008f86:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	f040 8303 	bne.w	8009596 <InfraredPD_Update+0x65e>
 8008f90:	f8b0 304a 	ldrh.w	r3, [r0, #74]	; 0x4a
 8008f94:	6a07      	ldr	r7, [r0, #32]
 8008f96:	3301      	adds	r3, #1
 8008f98:	b29b      	uxth	r3, r3
 8008f9a:	f103 4280 	add.w	r2, r3, #1073741824	; 0x40000000
 8008f9e:	3a01      	subs	r2, #1
 8008fa0:	0090      	lsls	r0, r2, #2
 8008fa2:	2f01      	cmp	r7, #1
 8008fa4:	d068      	beq.n	8009078 <InfraredPD_Update+0x140>
 8008fa6:	eddf 6aa0 	vldr	s13, [pc, #640]	; 8009228 <InfraredPD_Update+0x2f0>
 8008faa:	eeb0 6ae7 	vabs.f32	s12, s15
 8008fae:	eeb4 6ae6 	vcmpe.f32	s12, s13
 8008fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008fb6:	d57b      	bpl.n	80090b0 <InfraredPD_Update+0x178>
 8008fb8:	f894 20b8 	ldrb.w	r2, [r4, #184]	; 0xb8
 8008fbc:	2a00      	cmp	r2, #0
 8008fbe:	f000 81a8 	beq.w	8009312 <InfraredPD_Update+0x3da>
 8008fc2:	2a01      	cmp	r2, #1
 8008fc4:	f000 8265 	beq.w	8009492 <InfraredPD_Update+0x55a>
 8008fc8:	2a02      	cmp	r2, #2
 8008fca:	f000 8246 	beq.w	800945a <InfraredPD_Update+0x522>
 8008fce:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 8008fd2:	f894 20b9 	ldrb.w	r2, [r4, #185]	; 0xb9
 8008fd6:	2a00      	cmp	r2, #0
 8008fd8:	f000 80a6 	beq.w	8009128 <InfraredPD_Update+0x1f0>
 8008fdc:	e070      	b.n	80090c0 <InfraredPD_Update+0x188>
 8008fde:	2f01      	cmp	r7, #1
 8008fe0:	f000 82c2 	beq.w	8009568 <InfraredPD_Update+0x630>
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	f8a4 30a2 	strh.w	r3, [r4, #162]	; 0xa2
 8008fea:	2f00      	cmp	r7, #0
 8008fec:	f040 82d0 	bne.w	8009590 <InfraredPD_Update+0x658>
 8008ff0:	f8b4 30a4 	ldrh.w	r3, [r4, #164]	; 0xa4
 8008ff4:	f8b4 209c 	ldrh.w	r2, [r4, #156]	; 0x9c
 8008ff8:	3301      	adds	r3, #1
 8008ffa:	b29b      	uxth	r3, r3
 8008ffc:	429a      	cmp	r2, r3
 8008ffe:	f8a4 30a4 	strh.w	r3, [r4, #164]	; 0xa4
 8009002:	d10b      	bne.n	800901c <InfraredPD_Update+0xe4>
 8009004:	2300      	movs	r3, #0
 8009006:	f884 30a6 	strb.w	r3, [r4, #166]	; 0xa6
 800900a:	f8a4 30a4 	strh.w	r3, [r4, #164]	; 0xa4
 800900e:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 8009012:	b91b      	cbnz	r3, 800901c <InfraredPD_Update+0xe4>
 8009014:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
 8009018:	2300      	movs	r3, #0
 800901a:	65e3      	str	r3, [r4, #92]	; 0x5c
 800901c:	ee07 6a90 	vmov	s15, r6
 8009020:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8009024:	ee88 7aa6 	vdiv.f32	s14, s17, s13
 8009028:	eec8 7a26 	vdiv.f32	s15, s16, s13
 800902c:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 8009030:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009034:	ee17 3a10 	vmov	r3, s14
 8009038:	802b      	strh	r3, [r5, #0]
 800903a:	ee17 3a90 	vmov	r3, s15
 800903e:	806b      	strh	r3, [r5, #2]
 8009040:	2300      	movs	r3, #0
 8009042:	716b      	strb	r3, [r5, #5]
 8009044:	712f      	strb	r7, [r5, #4]
 8009046:	2f01      	cmp	r7, #1
 8009048:	d101      	bne.n	800904e <InfraredPD_Update+0x116>
 800904a:	2301      	movs	r3, #1
 800904c:	716b      	strb	r3, [r5, #5]
 800904e:	b003      	add	sp, #12
 8009050:	ecbd 8b02 	vpop	{d8}
 8009054:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009058:	2200      	movs	r2, #0
 800905a:	2301      	movs	r3, #1
 800905c:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
 8009060:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
 8009064:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
 8009068:	f8a0 204a 	strh.w	r2, [r0, #74]	; 0x4a
 800906c:	f8a0 2060 	strh.w	r2, [r0, #96]	; 0x60
 8009070:	f880 20a7 	strb.w	r2, [r0, #167]	; 0xa7
 8009074:	6203      	str	r3, [r0, #32]
 8009076:	4610      	mov	r0, r2
 8009078:	f894 20b8 	ldrb.w	r2, [r4, #184]	; 0xb8
 800907c:	b182      	cbz	r2, 80090a0 <InfraredPD_Update+0x168>
 800907e:	2a01      	cmp	r2, #1
 8009080:	f000 81e8 	beq.w	8009454 <InfraredPD_Update+0x51c>
 8009084:	2a02      	cmp	r2, #2
 8009086:	d10b      	bne.n	80090a0 <InfraredPD_Update+0x168>
 8009088:	ed9f 6a68 	vldr	s12, [pc, #416]	; 800922c <InfraredPD_Update+0x2f4>
 800908c:	eddf 6a68 	vldr	s13, [pc, #416]	; 8009230 <InfraredPD_Update+0x2f8>
 8009090:	eee7 6a06 	vfma.f32	s13, s14, s12
 8009094:	ee66 6aa6 	vmul.f32	s13, s13, s13
 8009098:	ee66 6aa6 	vmul.f32	s13, s13, s13
 800909c:	edc4 6a0d 	vstr	s13, [r4, #52]	; 0x34
 80090a0:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
 80090a4:	edc4 7a1e 	vstr	s15, [r4, #120]	; 0x78
 80090a8:	edc4 7a1f 	vstr	s15, [r4, #124]	; 0x7c
 80090ac:	2701      	movs	r7, #1
 80090ae:	e77a      	b.n	8008fa6 <InfraredPD_Update+0x6e>
 80090b0:	f894 20b9 	ldrb.w	r2, [r4, #185]	; 0xb9
 80090b4:	b3b2      	cbz	r2, 8009124 <InfraredPD_Update+0x1ec>
 80090b6:	f894 20b8 	ldrb.w	r2, [r4, #184]	; 0xb8
 80090ba:	b39a      	cbz	r2, 8009124 <InfraredPD_Update+0x1ec>
 80090bc:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 80090c0:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 80090c4:	8ba1      	ldrh	r1, [r4, #28]
 80090c6:	f8d4 c044 	ldr.w	ip, [r4, #68]	; 0x44
 80090ca:	3201      	adds	r2, #1
 80090cc:	b2d2      	uxtb	r2, r2
 80090ce:	428a      	cmp	r2, r1
 80090d0:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
 80090d4:	eb0c 0e82 	add.w	lr, ip, r2, lsl #2
 80090d8:	bf08      	it	eq
 80090da:	2200      	moveq	r2, #0
 80090dc:	ed4e 7a01 	vstr	s15, [lr, #-4]
 80090e0:	bf08      	it	eq
 80090e2:	f884 2040 	strbeq.w	r2, [r4, #64]	; 0x40
 80090e6:	2901      	cmp	r1, #1
 80090e8:	f240 81ce 	bls.w	8009488 <InfraredPD_Update+0x550>
 80090ec:	42b9      	cmp	r1, r7
 80090ee:	f240 81df 	bls.w	80094b0 <InfraredPD_Update+0x578>
 80090f2:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8009234 <InfraredPD_Update+0x2fc>
 80090f6:	b167      	cbz	r7, 8009112 <InfraredPD_Update+0x1da>
 80090f8:	2200      	movs	r2, #0
 80090fa:	4611      	mov	r1, r2
 80090fc:	eb0c 0181 	add.w	r1, ip, r1, lsl #2
 8009100:	3201      	adds	r2, #1
 8009102:	edd1 7a00 	vldr	s15, [r1]
 8009106:	b292      	uxth	r2, r2
 8009108:	42ba      	cmp	r2, r7
 800910a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800910e:	4611      	mov	r1, r2
 8009110:	d3f4      	bcc.n	80090fc <InfraredPD_Update+0x1c4>
 8009112:	ee07 7a90 	vmov	s15, r7
 8009116:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800911a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800911e:	edc4 7a0f 	vstr	s15, [r4, #60]	; 0x3c
 8009122:	e003      	b.n	800912c <InfraredPD_Update+0x1f4>
 8009124:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 8009128:	edc4 7a0f 	vstr	s15, [r4, #60]	; 0x3c
 800912c:	6d21      	ldr	r1, [r4, #80]	; 0x50
 800912e:	f8a4 304a 	strh.w	r3, [r4, #74]	; 0x4a
 8009132:	180a      	adds	r2, r1, r0
 8009134:	edc2 7a00 	vstr	s15, [r2]
 8009138:	f8b4 2048 	ldrh.w	r2, [r4, #72]	; 0x48
 800913c:	f894 c04c 	ldrb.w	ip, [r4, #76]	; 0x4c
 8009140:	429a      	cmp	r2, r3
 8009142:	d07b      	beq.n	800923c <InfraredPD_Update+0x304>
 8009144:	ed94 6a1c 	vldr	s12, [r4, #112]	; 0x70
 8009148:	edd4 6a1d 	vldr	s13, [r4, #116]	; 0x74
 800914c:	ed94 5a1e 	vldr	s10, [r4, #120]	; 0x78
 8009150:	edd4 5a1f 	vldr	s11, [r4, #124]	; 0x7c
 8009154:	edd4 8a0f 	vldr	s17, [r4, #60]	; 0x3c
 8009158:	f894 7090 	ldrb.w	r7, [r4, #144]	; 0x90
 800915c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009160:	ee37 8a46 	vsub.f32	s16, s14, s12
 8009164:	ee77 7a66 	vsub.f32	s15, s14, s13
 8009168:	ee28 8a05 	vmul.f32	s16, s16, s10
 800916c:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8009170:	eea6 8a28 	vfma.f32	s16, s12, s17
 8009174:	eee8 7aa6 	vfma.f32	s15, s17, s13
 8009178:	ed84 8a1e 	vstr	s16, [r4, #120]	; 0x78
 800917c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8009180:	edc4 7a1f 	vstr	s15, [r4, #124]	; 0x7c
 8009184:	ed84 8a20 	vstr	s16, [r4, #128]	; 0x80
 8009188:	2f00      	cmp	r7, #0
 800918a:	f000 80b4 	beq.w	80092f6 <InfraredPD_Update+0x3be>
 800918e:	2f01      	cmp	r7, #1
 8009190:	d114      	bne.n	80091bc <InfraredPD_Update+0x284>
 8009192:	ed94 7a22 	vldr	s14, [r4, #136]	; 0x88
 8009196:	eef0 6ac8 	vabs.f32	s13, s16
 800919a:	eef4 6ac7 	vcmpe.f32	s13, s14
 800919e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091a2:	f140 80c0 	bpl.w	8009326 <InfraredPD_Update+0x3ee>
 80091a6:	f8b4 308e 	ldrh.w	r3, [r4, #142]	; 0x8e
 80091aa:	f8b4 208c 	ldrh.w	r2, [r4, #140]	; 0x8c
 80091ae:	3301      	adds	r3, #1
 80091b0:	b29b      	uxth	r3, r3
 80091b2:	429a      	cmp	r2, r3
 80091b4:	f8a4 308e 	strh.w	r3, [r4, #142]	; 0x8e
 80091b8:	f240 8146 	bls.w	8009448 <InfraredPD_Update+0x510>
 80091bc:	f894 80a6 	ldrb.w	r8, [r4, #166]	; 0xa6
 80091c0:	f1bc 0f00 	cmp.w	ip, #0
 80091c4:	d108      	bne.n	80091d8 <InfraredPD_Update+0x2a0>
 80091c6:	f1b8 0f03 	cmp.w	r8, #3
 80091ca:	d809      	bhi.n	80091e0 <InfraredPD_Update+0x2a8>
 80091cc:	e8df f018 	tbh	[pc, r8, lsl #1]
 80091d0:	010d011c 	.word	0x010d011c
 80091d4:	00af00fd 	.word	0x00af00fd
 80091d8:	f1b8 0f00 	cmp.w	r8, #0
 80091dc:	f43f af17 	beq.w	800900e <InfraredPD_Update+0xd6>
 80091e0:	ee07 6a90 	vmov	s15, r6
 80091e4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80091e8:	f1b8 0f02 	cmp.w	r8, #2
 80091ec:	ee88 7aa6 	vdiv.f32	s14, s17, s13
 80091f0:	eec8 7a26 	vdiv.f32	s15, s16, s13
 80091f4:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80091f8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80091fc:	ee17 3a10 	vmov	r3, s14
 8009200:	802b      	strh	r3, [r5, #0]
 8009202:	ee17 3a90 	vmov	r3, s15
 8009206:	806b      	strh	r3, [r5, #2]
 8009208:	f43f af1a 	beq.w	8009040 <InfraredPD_Update+0x108>
 800920c:	f008 08fd 	and.w	r8, r8, #253	; 0xfd
 8009210:	f1b8 0f01 	cmp.w	r8, #1
 8009214:	f000 8080 	beq.w	8009318 <InfraredPD_Update+0x3e0>
 8009218:	796b      	ldrb	r3, [r5, #5]
 800921a:	712f      	strb	r7, [r5, #4]
 800921c:	2b01      	cmp	r3, #1
 800921e:	f47f af12 	bne.w	8009046 <InfraredPD_Update+0x10e>
 8009222:	e712      	b.n	800904a <InfraredPD_Update+0x112>
 8009224:	200000ec 	.word	0x200000ec
 8009228:	46f05e00 	.word	0x46f05e00
 800922c:	3c23d70a 	.word	0x3c23d70a
 8009230:	43889333 	.word	0x43889333
 8009234:	00000000 	.word	0x00000000
 8009238:	7fc00000 	.word	0x7fc00000
 800923c:	2200      	movs	r2, #0
 800923e:	f8a4 204a 	strh.w	r2, [r4, #74]	; 0x4a
 8009242:	f1bc 0f00 	cmp.w	ip, #0
 8009246:	d169      	bne.n	800931c <InfraredPD_Update+0x3e4>
 8009248:	6d62      	ldr	r2, [r4, #84]	; 0x54
 800924a:	65a2      	str	r2, [r4, #88]	; 0x58
 800924c:	b1d3      	cbz	r3, 8009284 <InfraredPD_Update+0x34c>
 800924e:	ed5f 7a07 	vldr	s15, [pc, #-28]	; 8009234 <InfraredPD_Update+0x2fc>
 8009252:	2200      	movs	r2, #0
 8009254:	3201      	adds	r2, #1
 8009256:	ecb1 7a01 	vldmia	r1!, {s14}
 800925a:	b290      	uxth	r0, r2
 800925c:	4283      	cmp	r3, r0
 800925e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009262:	d8f7      	bhi.n	8009254 <InfraredPD_Update+0x31c>
 8009264:	ee07 3a10 	vmov	s14, r3
 8009268:	eef8 6a47 	vcvt.f32.u32	s13, s14
 800926c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8009270:	ed84 7a15 	vstr	s14, [r4, #84]	; 0x54
 8009274:	f1bc 0f00 	cmp.w	ip, #0
 8009278:	d00a      	beq.n	8009290 <InfraredPD_Update+0x358>
 800927a:	f04f 0c00 	mov.w	ip, #0
 800927e:	f884 c04c 	strb.w	ip, [r4, #76]	; 0x4c
 8009282:	e75f      	b.n	8009144 <InfraredPD_Update+0x20c>
 8009284:	ed5f 7a14 	vldr	s15, [pc, #-80]	; 8009238 <InfraredPD_Update+0x300>
 8009288:	eeb0 7a67 	vmov.f32	s14, s15
 800928c:	edc4 7a15 	vstr	s15, [r4, #84]	; 0x54
 8009290:	f894 3060 	ldrb.w	r3, [r4, #96]	; 0x60
 8009294:	2b00      	cmp	r3, #0
 8009296:	f040 80c8 	bne.w	800942a <InfraredPD_Update+0x4f2>
 800929a:	f894 2061 	ldrb.w	r2, [r4, #97]	; 0x61
 800929e:	b17a      	cbz	r2, 80092c0 <InfraredPD_Update+0x388>
 80092a0:	edd4 7a16 	vldr	s15, [r4, #88]	; 0x58
 80092a4:	edd4 6a1b 	vldr	s13, [r4, #108]	; 0x6c
 80092a8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80092ac:	eef1 6a66 	vneg.f32	s13, s13
 80092b0:	eef4 7ae6 	vcmpe.f32	s15, s13
 80092b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092b8:	f340 8115 	ble.w	80094e6 <InfraredPD_Update+0x5ae>
 80092bc:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
 80092c0:	f8b4 3060 	ldrh.w	r3, [r4, #96]	; 0x60
 80092c4:	2b00      	cmp	r3, #0
 80092c6:	f47f af3d 	bne.w	8009144 <InfraredPD_Update+0x20c>
 80092ca:	edd4 6a16 	vldr	s13, [r4, #88]	; 0x58
 80092ce:	edd4 7a1a 	vldr	s15, [r4, #104]	; 0x68
 80092d2:	ee37 7a66 	vsub.f32	s14, s14, s13
 80092d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80092da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092de:	f340 8127 	ble.w	8009530 <InfraredPD_Update+0x5f8>
 80092e2:	edd4 7a17 	vldr	s15, [r4, #92]	; 0x5c
 80092e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 80092ea:	2301      	movs	r3, #1
 80092ec:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
 80092f0:	ed84 7a17 	vstr	s14, [r4, #92]	; 0x5c
 80092f4:	e726      	b.n	8009144 <InfraredPD_Update+0x20c>
 80092f6:	ed94 7a21 	vldr	s14, [r4, #132]	; 0x84
 80092fa:	eef0 6ac8 	vabs.f32	s13, s16
 80092fe:	eef4 6ac7 	vcmpe.f32	s13, s14
 8009302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009306:	f77f af59 	ble.w	80091bc <InfraredPD_Update+0x284>
 800930a:	2701      	movs	r7, #1
 800930c:	f884 7090 	strb.w	r7, [r4, #144]	; 0x90
 8009310:	e754      	b.n	80091bc <InfraredPD_Update+0x284>
 8009312:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
 8009316:	e707      	b.n	8009128 <InfraredPD_Update+0x1f0>
 8009318:	712f      	strb	r7, [r5, #4]
 800931a:	e696      	b.n	800904a <InfraredPD_Update+0x112>
 800931c:	2b00      	cmp	r3, #0
 800931e:	d196      	bne.n	800924e <InfraredPD_Update+0x316>
 8009320:	4ba5      	ldr	r3, [pc, #660]	; (80095b8 <InfraredPD_Update+0x680>)
 8009322:	6563      	str	r3, [r4, #84]	; 0x54
 8009324:	e7a9      	b.n	800927a <InfraredPD_Update+0x342>
 8009326:	2300      	movs	r3, #0
 8009328:	f8a4 308e 	strh.w	r3, [r4, #142]	; 0x8e
 800932c:	e746      	b.n	80091bc <InfraredPD_Update+0x284>
 800932e:	f8b4 90a4 	ldrh.w	r9, [r4, #164]	; 0xa4
 8009332:	edd4 7a25 	vldr	s15, [r4, #148]	; 0x94
 8009336:	ed94 7a19 	vldr	s14, [r4, #100]	; 0x64
 800933a:	ee78 7ae7 	vsub.f32	s15, s17, s15
 800933e:	f109 0901 	add.w	r9, r9, #1
 8009342:	fa1f f989 	uxth.w	r9, r9
 8009346:	ee17 0a90 	vmov	r0, s15
 800934a:	f8a4 90a4 	strh.w	r9, [r4, #164]	; 0xa4
 800934e:	ed8d 7a01 	vstr	s14, [sp, #4]
 8009352:	f7f7 fa23 	bl	800079c <__aeabi_f2d>
 8009356:	4682      	mov	sl, r0
 8009358:	9801      	ldr	r0, [sp, #4]
 800935a:	468b      	mov	fp, r1
 800935c:	f7f7 fa1e 	bl	800079c <__aeabi_f2d>
 8009360:	a393      	add	r3, pc, #588	; (adr r3, 80095b0 <InfraredPD_Update+0x678>)
 8009362:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009366:	f7f6 ff8b 	bl	8000280 <__aeabi_dmul>
 800936a:	4602      	mov	r2, r0
 800936c:	460b      	mov	r3, r1
 800936e:	4650      	mov	r0, sl
 8009370:	4659      	mov	r1, fp
 8009372:	f7f7 facb 	bl	800090c <__aeabi_dcmplt>
 8009376:	2800      	cmp	r0, #0
 8009378:	f47f ae44 	bne.w	8009004 <InfraredPD_Update+0xcc>
 800937c:	f8b4 309e 	ldrh.w	r3, [r4, #158]	; 0x9e
 8009380:	454b      	cmp	r3, r9
 8009382:	f43f ae3f 	beq.w	8009004 <InfraredPD_Update+0xcc>
 8009386:	edd4 7a17 	vldr	s15, [r4, #92]	; 0x5c
 800938a:	ed9d 7a01 	vldr	s14, [sp, #4]
 800938e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009392:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009396:	d505      	bpl.n	80093a4 <InfraredPD_Update+0x46c>
 8009398:	f8a4 00a4 	strh.w	r0, [r4, #164]	; 0xa4
 800939c:	f04f 0801 	mov.w	r8, #1
 80093a0:	f884 80a6 	strb.w	r8, [r4, #166]	; 0xa6
 80093a4:	ee07 6a90 	vmov	s15, r6
 80093a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80093ac:	eec8 6aa7 	vdiv.f32	s13, s17, s15
 80093b0:	ee88 7a27 	vdiv.f32	s14, s16, s15
 80093b4:	eefd 6ae6 	vcvt.s32.f32	s13, s13
 80093b8:	eebd 7ac7 	vcvt.s32.f32	s14, s14
 80093bc:	ee16 3a90 	vmov	r3, s13
 80093c0:	802b      	strh	r3, [r5, #0]
 80093c2:	ee17 3a10 	vmov	r3, s14
 80093c6:	806b      	strh	r3, [r5, #2]
 80093c8:	e720      	b.n	800920c <InfraredPD_Update+0x2d4>
 80093ca:	ed94 7a17 	vldr	s14, [r4, #92]	; 0x5c
 80093ce:	edd4 7a19 	vldr	s15, [r4, #100]	; 0x64
 80093d2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80093d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093da:	f57f ae00 	bpl.w	8008fde <InfraredPD_Update+0xa6>
 80093de:	2300      	movs	r3, #0
 80093e0:	f884 30a6 	strb.w	r3, [r4, #166]	; 0xa6
 80093e4:	f8c4 30a2 	str.w	r3, [r4, #162]	; 0xa2
 80093e8:	e611      	b.n	800900e <InfraredPD_Update+0xd6>
 80093ea:	ed94 7a17 	vldr	s14, [r4, #92]	; 0x5c
 80093ee:	edd4 7a19 	vldr	s15, [r4, #100]	; 0x64
 80093f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80093f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093fa:	d57b      	bpl.n	80094f4 <InfraredPD_Update+0x5bc>
 80093fc:	2300      	movs	r3, #0
 80093fe:	f884 30a6 	strb.w	r3, [r4, #166]	; 0xa6
 8009402:	f8a4 30a0 	strh.w	r3, [r4, #160]	; 0xa0
 8009406:	e602      	b.n	800900e <InfraredPD_Update+0xd6>
 8009408:	ed94 7a19 	vldr	s14, [r4, #100]	; 0x64
 800940c:	ee78 6ae7 	vsub.f32	s13, s17, s15
 8009410:	eef4 6ac7 	vcmpe.f32	s13, s14
 8009414:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009418:	f340 8081 	ble.w	800951e <InfraredPD_Update+0x5e6>
 800941c:	f04f 0803 	mov.w	r8, #3
 8009420:	f884 80a6 	strb.w	r8, [r4, #166]	; 0xa6
 8009424:	edc4 7a25 	vstr	s15, [r4, #148]	; 0x94
 8009428:	e7bc      	b.n	80093a4 <InfraredPD_Update+0x46c>
 800942a:	edd4 7a16 	vldr	s15, [r4, #88]	; 0x58
 800942e:	edd4 6a1b 	vldr	s13, [r4, #108]	; 0x6c
 8009432:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009436:	eef4 7ae6 	vcmpe.f32	s15, s13
 800943a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800943e:	d552      	bpl.n	80094e6 <InfraredPD_Update+0x5ae>
 8009440:	2300      	movs	r3, #0
 8009442:	f884 3060 	strb.w	r3, [r4, #96]	; 0x60
 8009446:	e73b      	b.n	80092c0 <InfraredPD_Update+0x388>
 8009448:	2700      	movs	r7, #0
 800944a:	f884 7090 	strb.w	r7, [r4, #144]	; 0x90
 800944e:	f8a4 708e 	strh.w	r7, [r4, #142]	; 0x8e
 8009452:	e6b3      	b.n	80091bc <InfraredPD_Update+0x284>
 8009454:	ed84 7a0b 	vstr	s14, [r4, #44]	; 0x2c
 8009458:	e622      	b.n	80090a0 <InfraredPD_Update+0x168>
 800945a:	eddf 5a58 	vldr	s11, [pc, #352]	; 80095bc <InfraredPD_Update+0x684>
 800945e:	eddf 6a58 	vldr	s13, [pc, #352]	; 80095c0 <InfraredPD_Update+0x688>
 8009462:	ed94 6a0d 	vldr	s12, [r4, #52]	; 0x34
 8009466:	ed94 5a0e 	vldr	s10, [r4, #56]	; 0x38
 800946a:	eee7 6a25 	vfma.f32	s13, s14, s11
 800946e:	eeb0 7a46 	vmov.f32	s14, s12
 8009472:	ee66 5aa6 	vmul.f32	s11, s13, s13
 8009476:	edc4 6a0c 	vstr	s13, [r4, #48]	; 0x30
 800947a:	ee95 7aa5 	vfnms.f32	s14, s11, s11
 800947e:	eee5 7a07 	vfma.f32	s15, s10, s14
 8009482:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
 8009486:	e5a4      	b.n	8008fd2 <InfraredPD_Update+0x9a>
 8009488:	edd4 7a0a 	vldr	s15, [r4, #40]	; 0x28
 800948c:	edc4 7a0f 	vstr	s15, [r4, #60]	; 0x3c
 8009490:	e64c      	b.n	800912c <InfraredPD_Update+0x1f4>
 8009492:	edd4 5a0b 	vldr	s11, [r4, #44]	; 0x2c
 8009496:	edd4 6a05 	vldr	s13, [r4, #20]
 800949a:	ed9f 6a48 	vldr	s12, [pc, #288]	; 80095bc <InfraredPD_Update+0x684>
 800949e:	ee37 7a65 	vsub.f32	s14, s14, s11
 80094a2:	ee66 6a86 	vmul.f32	s13, s13, s12
 80094a6:	eee7 7a26 	vfma.f32	s15, s14, s13
 80094aa:	edc4 7a0a 	vstr	s15, [r4, #40]	; 0x28
 80094ae:	e590      	b.n	8008fd2 <InfraredPD_Update+0x9a>
 80094b0:	1e4f      	subs	r7, r1, #1
 80094b2:	4662      	mov	r2, ip
 80094b4:	fa1f fc87 	uxth.w	ip, r7
 80094b8:	2700      	movs	r7, #0
 80094ba:	f884 7024 	strb.w	r7, [r4, #36]	; 0x24
 80094be:	ed9f 7a41 	vldr	s14, [pc, #260]	; 80095c4 <InfraredPD_Update+0x68c>
 80094c2:	1d17      	adds	r7, r2, #4
 80094c4:	eb07 078c 	add.w	r7, r7, ip, lsl #2
 80094c8:	ecf2 7a01 	vldmia	r2!, {s15}
 80094cc:	4297      	cmp	r7, r2
 80094ce:	ee37 7a27 	vadd.f32	s14, s14, s15
 80094d2:	d1f9      	bne.n	80094c8 <InfraredPD_Update+0x590>
 80094d4:	ee07 1a90 	vmov	s15, r1
 80094d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80094dc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80094e0:	edc4 7a0f 	vstr	s15, [r4, #60]	; 0x3c
 80094e4:	e622      	b.n	800912c <InfraredPD_Update+0x1f4>
 80094e6:	edd4 6a17 	vldr	s13, [r4, #92]	; 0x5c
 80094ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80094ee:	edc4 7a17 	vstr	s15, [r4, #92]	; 0x5c
 80094f2:	e6e5      	b.n	80092c0 <InfraredPD_Update+0x388>
 80094f4:	bba7      	cbnz	r7, 8009560 <InfraredPD_Update+0x628>
 80094f6:	f894 30be 	ldrb.w	r3, [r4, #190]	; 0xbe
 80094fa:	b38b      	cbz	r3, 8009560 <InfraredPD_Update+0x628>
 80094fc:	f8b4 30a0 	ldrh.w	r3, [r4, #160]	; 0xa0
 8009500:	f8b4 2098 	ldrh.w	r2, [r4, #152]	; 0x98
 8009504:	3301      	adds	r3, #1
 8009506:	b29b      	uxth	r3, r3
 8009508:	429a      	cmp	r2, r3
 800950a:	f8a4 30a0 	strh.w	r3, [r4, #160]	; 0xa0
 800950e:	f47f af49 	bne.w	80093a4 <InfraredPD_Update+0x46c>
 8009512:	2302      	movs	r3, #2
 8009514:	f884 30a6 	strb.w	r3, [r4, #166]	; 0xa6
 8009518:	f8a4 70a0 	strh.w	r7, [r4, #160]	; 0xa0
 800951c:	e57e      	b.n	800901c <InfraredPD_Update+0xe4>
 800951e:	edd4 7a17 	vldr	s15, [r4, #92]	; 0x5c
 8009522:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009526:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800952a:	f57f ad70 	bpl.w	800900e <InfraredPD_Update+0xd6>
 800952e:	e735      	b.n	800939c <InfraredPD_Update+0x464>
 8009530:	eef1 7a67 	vneg.f32	s15, s15
 8009534:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009538:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800953c:	f57f ae02 	bpl.w	8009144 <InfraredPD_Update+0x20c>
 8009540:	edd4 7a17 	vldr	s15, [r4, #92]	; 0x5c
 8009544:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8009548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800954c:	f77f adfa 	ble.w	8009144 <InfraredPD_Update+0x20c>
 8009550:	ee37 7a27 	vadd.f32	s14, s14, s15
 8009554:	2301      	movs	r3, #1
 8009556:	f884 3061 	strb.w	r3, [r4, #97]	; 0x61
 800955a:	ed84 7a17 	vstr	s14, [r4, #92]	; 0x5c
 800955e:	e5f1      	b.n	8009144 <InfraredPD_Update+0x20c>
 8009560:	2300      	movs	r3, #0
 8009562:	f8a4 30a0 	strh.w	r3, [r4, #160]	; 0xa0
 8009566:	e71d      	b.n	80093a4 <InfraredPD_Update+0x46c>
 8009568:	f8b4 30a2 	ldrh.w	r3, [r4, #162]	; 0xa2
 800956c:	f8b4 109a 	ldrh.w	r1, [r4, #154]	; 0x9a
 8009570:	3301      	adds	r3, #1
 8009572:	b29b      	uxth	r3, r3
 8009574:	2200      	movs	r2, #0
 8009576:	4299      	cmp	r1, r3
 8009578:	f8a4 20a4 	strh.w	r2, [r4, #164]	; 0xa4
 800957c:	f8a4 30a2 	strh.w	r3, [r4, #162]	; 0xa2
 8009580:	f47f ad4c 	bne.w	800901c <InfraredPD_Update+0xe4>
 8009584:	f884 70a6 	strb.w	r7, [r4, #166]	; 0xa6
 8009588:	f8a4 20a2 	strh.w	r2, [r4, #162]	; 0xa2
 800958c:	46b8      	mov	r8, r7
 800958e:	e709      	b.n	80093a4 <InfraredPD_Update+0x46c>
 8009590:	f8a4 30a4 	strh.w	r3, [r4, #164]	; 0xa4
 8009594:	e542      	b.n	800901c <InfraredPD_Update+0xe4>
 8009596:	f8b0 304a 	ldrh.w	r3, [r0, #74]	; 0x4a
 800959a:	6a07      	ldr	r7, [r0, #32]
 800959c:	3301      	adds	r3, #1
 800959e:	f06f 4240 	mvn.w	r2, #3221225472	; 0xc0000000
 80095a2:	fa12 f283 	uxtah	r2, r2, r3
 80095a6:	3701      	adds	r7, #1
 80095a8:	6207      	str	r7, [r0, #32]
 80095aa:	b29b      	uxth	r3, r3
 80095ac:	0090      	lsls	r0, r2, #2
 80095ae:	e4f8      	b.n	8008fa2 <InfraredPD_Update+0x6a>
 80095b0:	cccccccd 	.word	0xcccccccd
 80095b4:	3feccccc 	.word	0x3feccccc
 80095b8:	7fc00000 	.word	0x7fc00000
 80095bc:	3c23d70a 	.word	0x3c23d70a
 80095c0:	43889333 	.word	0x43889333
 80095c4:	00000000 	.word	0x00000000

080095c8 <InfraredPD_GetLibVersion>:
 80095c8:	b570      	push	{r4, r5, r6, lr}
 80095ca:	4b12      	ldr	r3, [pc, #72]	; (8009614 <InfraredPD_GetLibVersion+0x4c>)
 80095cc:	781e      	ldrb	r6, [r3, #0]
 80095ce:	b08a      	sub	sp, #40	; 0x28
 80095d0:	b1ee      	cbz	r6, 800960e <InfraredPD_GetLibVersion+0x46>
 80095d2:	4d11      	ldr	r5, [pc, #68]	; (8009618 <InfraredPD_GetLibVersion+0x50>)
 80095d4:	4684      	mov	ip, r0
 80095d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80095d8:	f10d 0e04 	add.w	lr, sp, #4
 80095dc:	4674      	mov	r4, lr
 80095de:	e8ae 000f 	stmia.w	lr!, {r0, r1, r2, r3}
 80095e2:	e895 0003 	ldmia.w	r5, {r0, r1}
 80095e6:	f84e 0b04 	str.w	r0, [lr], #4
 80095ea:	f88e 1000 	strb.w	r1, [lr]
 80095ee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80095f0:	f8cc 0000 	str.w	r0, [ip]
 80095f4:	f8cc 2008 	str.w	r2, [ip, #8]
 80095f8:	6820      	ldr	r0, [r4, #0]
 80095fa:	7922      	ldrb	r2, [r4, #4]
 80095fc:	f8cc 1004 	str.w	r1, [ip, #4]
 8009600:	2614      	movs	r6, #20
 8009602:	f8cc 300c 	str.w	r3, [ip, #12]
 8009606:	f8cc 0010 	str.w	r0, [ip, #16]
 800960a:	f88c 2014 	strb.w	r2, [ip, #20]
 800960e:	4630      	mov	r0, r6
 8009610:	b00a      	add	sp, #40	; 0x28
 8009612:	bd70      	pop	{r4, r5, r6, pc}
 8009614:	200000ec 	.word	0x200000ec
 8009618:	0800a2e0 	.word	0x0800a2e0

0800961c <malloc>:
 800961c:	4b02      	ldr	r3, [pc, #8]	; (8009628 <malloc+0xc>)
 800961e:	4601      	mov	r1, r0
 8009620:	6818      	ldr	r0, [r3, #0]
 8009622:	f000 b82b 	b.w	800967c <_malloc_r>
 8009626:	bf00      	nop
 8009628:	200000cc 	.word	0x200000cc

0800962c <free>:
 800962c:	4b02      	ldr	r3, [pc, #8]	; (8009638 <free+0xc>)
 800962e:	4601      	mov	r1, r0
 8009630:	6818      	ldr	r0, [r3, #0]
 8009632:	f000 b927 	b.w	8009884 <_free_r>
 8009636:	bf00      	nop
 8009638:	200000cc 	.word	0x200000cc

0800963c <sbrk_aligned>:
 800963c:	b570      	push	{r4, r5, r6, lr}
 800963e:	4e0e      	ldr	r6, [pc, #56]	; (8009678 <sbrk_aligned+0x3c>)
 8009640:	460c      	mov	r4, r1
 8009642:	6831      	ldr	r1, [r6, #0]
 8009644:	4605      	mov	r5, r0
 8009646:	b911      	cbnz	r1, 800964e <sbrk_aligned+0x12>
 8009648:	f000 f8e0 	bl	800980c <_sbrk_r>
 800964c:	6030      	str	r0, [r6, #0]
 800964e:	4621      	mov	r1, r4
 8009650:	4628      	mov	r0, r5
 8009652:	f000 f8db 	bl	800980c <_sbrk_r>
 8009656:	1c43      	adds	r3, r0, #1
 8009658:	d00a      	beq.n	8009670 <sbrk_aligned+0x34>
 800965a:	1cc4      	adds	r4, r0, #3
 800965c:	f024 0403 	bic.w	r4, r4, #3
 8009660:	42a0      	cmp	r0, r4
 8009662:	d007      	beq.n	8009674 <sbrk_aligned+0x38>
 8009664:	1a21      	subs	r1, r4, r0
 8009666:	4628      	mov	r0, r5
 8009668:	f000 f8d0 	bl	800980c <_sbrk_r>
 800966c:	3001      	adds	r0, #1
 800966e:	d101      	bne.n	8009674 <sbrk_aligned+0x38>
 8009670:	f04f 34ff 	mov.w	r4, #4294967295
 8009674:	4620      	mov	r0, r4
 8009676:	bd70      	pop	{r4, r5, r6, pc}
 8009678:	20000ad0 	.word	0x20000ad0

0800967c <_malloc_r>:
 800967c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009680:	1ccd      	adds	r5, r1, #3
 8009682:	f025 0503 	bic.w	r5, r5, #3
 8009686:	3508      	adds	r5, #8
 8009688:	2d0c      	cmp	r5, #12
 800968a:	bf38      	it	cc
 800968c:	250c      	movcc	r5, #12
 800968e:	2d00      	cmp	r5, #0
 8009690:	4607      	mov	r7, r0
 8009692:	db01      	blt.n	8009698 <_malloc_r+0x1c>
 8009694:	42a9      	cmp	r1, r5
 8009696:	d905      	bls.n	80096a4 <_malloc_r+0x28>
 8009698:	230c      	movs	r3, #12
 800969a:	603b      	str	r3, [r7, #0]
 800969c:	2600      	movs	r6, #0
 800969e:	4630      	mov	r0, r6
 80096a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096a4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8009778 <_malloc_r+0xfc>
 80096a8:	f000 f868 	bl	800977c <__malloc_lock>
 80096ac:	f8d8 3000 	ldr.w	r3, [r8]
 80096b0:	461c      	mov	r4, r3
 80096b2:	bb5c      	cbnz	r4, 800970c <_malloc_r+0x90>
 80096b4:	4629      	mov	r1, r5
 80096b6:	4638      	mov	r0, r7
 80096b8:	f7ff ffc0 	bl	800963c <sbrk_aligned>
 80096bc:	1c43      	adds	r3, r0, #1
 80096be:	4604      	mov	r4, r0
 80096c0:	d155      	bne.n	800976e <_malloc_r+0xf2>
 80096c2:	f8d8 4000 	ldr.w	r4, [r8]
 80096c6:	4626      	mov	r6, r4
 80096c8:	2e00      	cmp	r6, #0
 80096ca:	d145      	bne.n	8009758 <_malloc_r+0xdc>
 80096cc:	2c00      	cmp	r4, #0
 80096ce:	d048      	beq.n	8009762 <_malloc_r+0xe6>
 80096d0:	6823      	ldr	r3, [r4, #0]
 80096d2:	4631      	mov	r1, r6
 80096d4:	4638      	mov	r0, r7
 80096d6:	eb04 0903 	add.w	r9, r4, r3
 80096da:	f000 f897 	bl	800980c <_sbrk_r>
 80096de:	4581      	cmp	r9, r0
 80096e0:	d13f      	bne.n	8009762 <_malloc_r+0xe6>
 80096e2:	6821      	ldr	r1, [r4, #0]
 80096e4:	1a6d      	subs	r5, r5, r1
 80096e6:	4629      	mov	r1, r5
 80096e8:	4638      	mov	r0, r7
 80096ea:	f7ff ffa7 	bl	800963c <sbrk_aligned>
 80096ee:	3001      	adds	r0, #1
 80096f0:	d037      	beq.n	8009762 <_malloc_r+0xe6>
 80096f2:	6823      	ldr	r3, [r4, #0]
 80096f4:	442b      	add	r3, r5
 80096f6:	6023      	str	r3, [r4, #0]
 80096f8:	f8d8 3000 	ldr.w	r3, [r8]
 80096fc:	2b00      	cmp	r3, #0
 80096fe:	d038      	beq.n	8009772 <_malloc_r+0xf6>
 8009700:	685a      	ldr	r2, [r3, #4]
 8009702:	42a2      	cmp	r2, r4
 8009704:	d12b      	bne.n	800975e <_malloc_r+0xe2>
 8009706:	2200      	movs	r2, #0
 8009708:	605a      	str	r2, [r3, #4]
 800970a:	e00f      	b.n	800972c <_malloc_r+0xb0>
 800970c:	6822      	ldr	r2, [r4, #0]
 800970e:	1b52      	subs	r2, r2, r5
 8009710:	d41f      	bmi.n	8009752 <_malloc_r+0xd6>
 8009712:	2a0b      	cmp	r2, #11
 8009714:	d917      	bls.n	8009746 <_malloc_r+0xca>
 8009716:	1961      	adds	r1, r4, r5
 8009718:	42a3      	cmp	r3, r4
 800971a:	6025      	str	r5, [r4, #0]
 800971c:	bf18      	it	ne
 800971e:	6059      	strne	r1, [r3, #4]
 8009720:	6863      	ldr	r3, [r4, #4]
 8009722:	bf08      	it	eq
 8009724:	f8c8 1000 	streq.w	r1, [r8]
 8009728:	5162      	str	r2, [r4, r5]
 800972a:	604b      	str	r3, [r1, #4]
 800972c:	4638      	mov	r0, r7
 800972e:	f104 060b 	add.w	r6, r4, #11
 8009732:	f000 f829 	bl	8009788 <__malloc_unlock>
 8009736:	f026 0607 	bic.w	r6, r6, #7
 800973a:	1d23      	adds	r3, r4, #4
 800973c:	1af2      	subs	r2, r6, r3
 800973e:	d0ae      	beq.n	800969e <_malloc_r+0x22>
 8009740:	1b9b      	subs	r3, r3, r6
 8009742:	50a3      	str	r3, [r4, r2]
 8009744:	e7ab      	b.n	800969e <_malloc_r+0x22>
 8009746:	42a3      	cmp	r3, r4
 8009748:	6862      	ldr	r2, [r4, #4]
 800974a:	d1dd      	bne.n	8009708 <_malloc_r+0x8c>
 800974c:	f8c8 2000 	str.w	r2, [r8]
 8009750:	e7ec      	b.n	800972c <_malloc_r+0xb0>
 8009752:	4623      	mov	r3, r4
 8009754:	6864      	ldr	r4, [r4, #4]
 8009756:	e7ac      	b.n	80096b2 <_malloc_r+0x36>
 8009758:	4634      	mov	r4, r6
 800975a:	6876      	ldr	r6, [r6, #4]
 800975c:	e7b4      	b.n	80096c8 <_malloc_r+0x4c>
 800975e:	4613      	mov	r3, r2
 8009760:	e7cc      	b.n	80096fc <_malloc_r+0x80>
 8009762:	230c      	movs	r3, #12
 8009764:	603b      	str	r3, [r7, #0]
 8009766:	4638      	mov	r0, r7
 8009768:	f000 f80e 	bl	8009788 <__malloc_unlock>
 800976c:	e797      	b.n	800969e <_malloc_r+0x22>
 800976e:	6025      	str	r5, [r4, #0]
 8009770:	e7dc      	b.n	800972c <_malloc_r+0xb0>
 8009772:	605b      	str	r3, [r3, #4]
 8009774:	deff      	udf	#255	; 0xff
 8009776:	bf00      	nop
 8009778:	20000acc 	.word	0x20000acc

0800977c <__malloc_lock>:
 800977c:	4801      	ldr	r0, [pc, #4]	; (8009784 <__malloc_lock+0x8>)
 800977e:	f000 b87f 	b.w	8009880 <__retarget_lock_acquire_recursive>
 8009782:	bf00      	nop
 8009784:	20000c10 	.word	0x20000c10

08009788 <__malloc_unlock>:
 8009788:	4801      	ldr	r0, [pc, #4]	; (8009790 <__malloc_unlock+0x8>)
 800978a:	f000 b87a 	b.w	8009882 <__retarget_lock_release_recursive>
 800978e:	bf00      	nop
 8009790:	20000c10 	.word	0x20000c10

08009794 <sniprintf>:
 8009794:	b40c      	push	{r2, r3}
 8009796:	b530      	push	{r4, r5, lr}
 8009798:	4b17      	ldr	r3, [pc, #92]	; (80097f8 <sniprintf+0x64>)
 800979a:	1e0c      	subs	r4, r1, #0
 800979c:	681d      	ldr	r5, [r3, #0]
 800979e:	b09d      	sub	sp, #116	; 0x74
 80097a0:	da08      	bge.n	80097b4 <sniprintf+0x20>
 80097a2:	238b      	movs	r3, #139	; 0x8b
 80097a4:	602b      	str	r3, [r5, #0]
 80097a6:	f04f 30ff 	mov.w	r0, #4294967295
 80097aa:	b01d      	add	sp, #116	; 0x74
 80097ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80097b0:	b002      	add	sp, #8
 80097b2:	4770      	bx	lr
 80097b4:	f44f 7302 	mov.w	r3, #520	; 0x208
 80097b8:	f8ad 3014 	strh.w	r3, [sp, #20]
 80097bc:	bf14      	ite	ne
 80097be:	f104 33ff 	addne.w	r3, r4, #4294967295
 80097c2:	4623      	moveq	r3, r4
 80097c4:	9304      	str	r3, [sp, #16]
 80097c6:	9307      	str	r3, [sp, #28]
 80097c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80097cc:	9002      	str	r0, [sp, #8]
 80097ce:	9006      	str	r0, [sp, #24]
 80097d0:	f8ad 3016 	strh.w	r3, [sp, #22]
 80097d4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80097d6:	ab21      	add	r3, sp, #132	; 0x84
 80097d8:	a902      	add	r1, sp, #8
 80097da:	4628      	mov	r0, r5
 80097dc:	9301      	str	r3, [sp, #4]
 80097de:	f000 f8f7 	bl	80099d0 <_svfiprintf_r>
 80097e2:	1c43      	adds	r3, r0, #1
 80097e4:	bfbc      	itt	lt
 80097e6:	238b      	movlt	r3, #139	; 0x8b
 80097e8:	602b      	strlt	r3, [r5, #0]
 80097ea:	2c00      	cmp	r4, #0
 80097ec:	d0dd      	beq.n	80097aa <sniprintf+0x16>
 80097ee:	9b02      	ldr	r3, [sp, #8]
 80097f0:	2200      	movs	r2, #0
 80097f2:	701a      	strb	r2, [r3, #0]
 80097f4:	e7d9      	b.n	80097aa <sniprintf+0x16>
 80097f6:	bf00      	nop
 80097f8:	200000cc 	.word	0x200000cc

080097fc <memset>:
 80097fc:	4402      	add	r2, r0
 80097fe:	4603      	mov	r3, r0
 8009800:	4293      	cmp	r3, r2
 8009802:	d100      	bne.n	8009806 <memset+0xa>
 8009804:	4770      	bx	lr
 8009806:	f803 1b01 	strb.w	r1, [r3], #1
 800980a:	e7f9      	b.n	8009800 <memset+0x4>

0800980c <_sbrk_r>:
 800980c:	b538      	push	{r3, r4, r5, lr}
 800980e:	4d06      	ldr	r5, [pc, #24]	; (8009828 <_sbrk_r+0x1c>)
 8009810:	2300      	movs	r3, #0
 8009812:	4604      	mov	r4, r0
 8009814:	4608      	mov	r0, r1
 8009816:	602b      	str	r3, [r5, #0]
 8009818:	f7f7 fde4 	bl	80013e4 <_sbrk>
 800981c:	1c43      	adds	r3, r0, #1
 800981e:	d102      	bne.n	8009826 <_sbrk_r+0x1a>
 8009820:	682b      	ldr	r3, [r5, #0]
 8009822:	b103      	cbz	r3, 8009826 <_sbrk_r+0x1a>
 8009824:	6023      	str	r3, [r4, #0]
 8009826:	bd38      	pop	{r3, r4, r5, pc}
 8009828:	20000c0c 	.word	0x20000c0c

0800982c <__errno>:
 800982c:	4b01      	ldr	r3, [pc, #4]	; (8009834 <__errno+0x8>)
 800982e:	6818      	ldr	r0, [r3, #0]
 8009830:	4770      	bx	lr
 8009832:	bf00      	nop
 8009834:	200000cc 	.word	0x200000cc

08009838 <__libc_init_array>:
 8009838:	b570      	push	{r4, r5, r6, lr}
 800983a:	4d0d      	ldr	r5, [pc, #52]	; (8009870 <__libc_init_array+0x38>)
 800983c:	4c0d      	ldr	r4, [pc, #52]	; (8009874 <__libc_init_array+0x3c>)
 800983e:	1b64      	subs	r4, r4, r5
 8009840:	10a4      	asrs	r4, r4, #2
 8009842:	2600      	movs	r6, #0
 8009844:	42a6      	cmp	r6, r4
 8009846:	d109      	bne.n	800985c <__libc_init_array+0x24>
 8009848:	4d0b      	ldr	r5, [pc, #44]	; (8009878 <__libc_init_array+0x40>)
 800984a:	4c0c      	ldr	r4, [pc, #48]	; (800987c <__libc_init_array+0x44>)
 800984c:	f000 fd24 	bl	800a298 <_init>
 8009850:	1b64      	subs	r4, r4, r5
 8009852:	10a4      	asrs	r4, r4, #2
 8009854:	2600      	movs	r6, #0
 8009856:	42a6      	cmp	r6, r4
 8009858:	d105      	bne.n	8009866 <__libc_init_array+0x2e>
 800985a:	bd70      	pop	{r4, r5, r6, pc}
 800985c:	f855 3b04 	ldr.w	r3, [r5], #4
 8009860:	4798      	blx	r3
 8009862:	3601      	adds	r6, #1
 8009864:	e7ee      	b.n	8009844 <__libc_init_array+0xc>
 8009866:	f855 3b04 	ldr.w	r3, [r5], #4
 800986a:	4798      	blx	r3
 800986c:	3601      	adds	r6, #1
 800986e:	e7f2      	b.n	8009856 <__libc_init_array+0x1e>
 8009870:	0800a37c 	.word	0x0800a37c
 8009874:	0800a37c 	.word	0x0800a37c
 8009878:	0800a37c 	.word	0x0800a37c
 800987c:	0800a380 	.word	0x0800a380

08009880 <__retarget_lock_acquire_recursive>:
 8009880:	4770      	bx	lr

08009882 <__retarget_lock_release_recursive>:
 8009882:	4770      	bx	lr

08009884 <_free_r>:
 8009884:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009886:	2900      	cmp	r1, #0
 8009888:	d044      	beq.n	8009914 <_free_r+0x90>
 800988a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800988e:	9001      	str	r0, [sp, #4]
 8009890:	2b00      	cmp	r3, #0
 8009892:	f1a1 0404 	sub.w	r4, r1, #4
 8009896:	bfb8      	it	lt
 8009898:	18e4      	addlt	r4, r4, r3
 800989a:	f7ff ff6f 	bl	800977c <__malloc_lock>
 800989e:	4a1e      	ldr	r2, [pc, #120]	; (8009918 <_free_r+0x94>)
 80098a0:	9801      	ldr	r0, [sp, #4]
 80098a2:	6813      	ldr	r3, [r2, #0]
 80098a4:	b933      	cbnz	r3, 80098b4 <_free_r+0x30>
 80098a6:	6063      	str	r3, [r4, #4]
 80098a8:	6014      	str	r4, [r2, #0]
 80098aa:	b003      	add	sp, #12
 80098ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80098b0:	f7ff bf6a 	b.w	8009788 <__malloc_unlock>
 80098b4:	42a3      	cmp	r3, r4
 80098b6:	d908      	bls.n	80098ca <_free_r+0x46>
 80098b8:	6825      	ldr	r5, [r4, #0]
 80098ba:	1961      	adds	r1, r4, r5
 80098bc:	428b      	cmp	r3, r1
 80098be:	bf01      	itttt	eq
 80098c0:	6819      	ldreq	r1, [r3, #0]
 80098c2:	685b      	ldreq	r3, [r3, #4]
 80098c4:	1949      	addeq	r1, r1, r5
 80098c6:	6021      	streq	r1, [r4, #0]
 80098c8:	e7ed      	b.n	80098a6 <_free_r+0x22>
 80098ca:	461a      	mov	r2, r3
 80098cc:	685b      	ldr	r3, [r3, #4]
 80098ce:	b10b      	cbz	r3, 80098d4 <_free_r+0x50>
 80098d0:	42a3      	cmp	r3, r4
 80098d2:	d9fa      	bls.n	80098ca <_free_r+0x46>
 80098d4:	6811      	ldr	r1, [r2, #0]
 80098d6:	1855      	adds	r5, r2, r1
 80098d8:	42a5      	cmp	r5, r4
 80098da:	d10b      	bne.n	80098f4 <_free_r+0x70>
 80098dc:	6824      	ldr	r4, [r4, #0]
 80098de:	4421      	add	r1, r4
 80098e0:	1854      	adds	r4, r2, r1
 80098e2:	42a3      	cmp	r3, r4
 80098e4:	6011      	str	r1, [r2, #0]
 80098e6:	d1e0      	bne.n	80098aa <_free_r+0x26>
 80098e8:	681c      	ldr	r4, [r3, #0]
 80098ea:	685b      	ldr	r3, [r3, #4]
 80098ec:	6053      	str	r3, [r2, #4]
 80098ee:	440c      	add	r4, r1
 80098f0:	6014      	str	r4, [r2, #0]
 80098f2:	e7da      	b.n	80098aa <_free_r+0x26>
 80098f4:	d902      	bls.n	80098fc <_free_r+0x78>
 80098f6:	230c      	movs	r3, #12
 80098f8:	6003      	str	r3, [r0, #0]
 80098fa:	e7d6      	b.n	80098aa <_free_r+0x26>
 80098fc:	6825      	ldr	r5, [r4, #0]
 80098fe:	1961      	adds	r1, r4, r5
 8009900:	428b      	cmp	r3, r1
 8009902:	bf04      	itt	eq
 8009904:	6819      	ldreq	r1, [r3, #0]
 8009906:	685b      	ldreq	r3, [r3, #4]
 8009908:	6063      	str	r3, [r4, #4]
 800990a:	bf04      	itt	eq
 800990c:	1949      	addeq	r1, r1, r5
 800990e:	6021      	streq	r1, [r4, #0]
 8009910:	6054      	str	r4, [r2, #4]
 8009912:	e7ca      	b.n	80098aa <_free_r+0x26>
 8009914:	b003      	add	sp, #12
 8009916:	bd30      	pop	{r4, r5, pc}
 8009918:	20000acc 	.word	0x20000acc

0800991c <__ssputs_r>:
 800991c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009920:	688e      	ldr	r6, [r1, #8]
 8009922:	461f      	mov	r7, r3
 8009924:	42be      	cmp	r6, r7
 8009926:	680b      	ldr	r3, [r1, #0]
 8009928:	4682      	mov	sl, r0
 800992a:	460c      	mov	r4, r1
 800992c:	4690      	mov	r8, r2
 800992e:	d82c      	bhi.n	800998a <__ssputs_r+0x6e>
 8009930:	898a      	ldrh	r2, [r1, #12]
 8009932:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009936:	d026      	beq.n	8009986 <__ssputs_r+0x6a>
 8009938:	6965      	ldr	r5, [r4, #20]
 800993a:	6909      	ldr	r1, [r1, #16]
 800993c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009940:	eba3 0901 	sub.w	r9, r3, r1
 8009944:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009948:	1c7b      	adds	r3, r7, #1
 800994a:	444b      	add	r3, r9
 800994c:	106d      	asrs	r5, r5, #1
 800994e:	429d      	cmp	r5, r3
 8009950:	bf38      	it	cc
 8009952:	461d      	movcc	r5, r3
 8009954:	0553      	lsls	r3, r2, #21
 8009956:	d527      	bpl.n	80099a8 <__ssputs_r+0x8c>
 8009958:	4629      	mov	r1, r5
 800995a:	f7ff fe8f 	bl	800967c <_malloc_r>
 800995e:	4606      	mov	r6, r0
 8009960:	b360      	cbz	r0, 80099bc <__ssputs_r+0xa0>
 8009962:	6921      	ldr	r1, [r4, #16]
 8009964:	464a      	mov	r2, r9
 8009966:	f000 fadb 	bl	8009f20 <memcpy>
 800996a:	89a3      	ldrh	r3, [r4, #12]
 800996c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009970:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009974:	81a3      	strh	r3, [r4, #12]
 8009976:	6126      	str	r6, [r4, #16]
 8009978:	6165      	str	r5, [r4, #20]
 800997a:	444e      	add	r6, r9
 800997c:	eba5 0509 	sub.w	r5, r5, r9
 8009980:	6026      	str	r6, [r4, #0]
 8009982:	60a5      	str	r5, [r4, #8]
 8009984:	463e      	mov	r6, r7
 8009986:	42be      	cmp	r6, r7
 8009988:	d900      	bls.n	800998c <__ssputs_r+0x70>
 800998a:	463e      	mov	r6, r7
 800998c:	6820      	ldr	r0, [r4, #0]
 800998e:	4632      	mov	r2, r6
 8009990:	4641      	mov	r1, r8
 8009992:	f000 faab 	bl	8009eec <memmove>
 8009996:	68a3      	ldr	r3, [r4, #8]
 8009998:	1b9b      	subs	r3, r3, r6
 800999a:	60a3      	str	r3, [r4, #8]
 800999c:	6823      	ldr	r3, [r4, #0]
 800999e:	4433      	add	r3, r6
 80099a0:	6023      	str	r3, [r4, #0]
 80099a2:	2000      	movs	r0, #0
 80099a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80099a8:	462a      	mov	r2, r5
 80099aa:	f000 fac7 	bl	8009f3c <_realloc_r>
 80099ae:	4606      	mov	r6, r0
 80099b0:	2800      	cmp	r0, #0
 80099b2:	d1e0      	bne.n	8009976 <__ssputs_r+0x5a>
 80099b4:	6921      	ldr	r1, [r4, #16]
 80099b6:	4650      	mov	r0, sl
 80099b8:	f7ff ff64 	bl	8009884 <_free_r>
 80099bc:	230c      	movs	r3, #12
 80099be:	f8ca 3000 	str.w	r3, [sl]
 80099c2:	89a3      	ldrh	r3, [r4, #12]
 80099c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80099c8:	81a3      	strh	r3, [r4, #12]
 80099ca:	f04f 30ff 	mov.w	r0, #4294967295
 80099ce:	e7e9      	b.n	80099a4 <__ssputs_r+0x88>

080099d0 <_svfiprintf_r>:
 80099d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099d4:	4698      	mov	r8, r3
 80099d6:	898b      	ldrh	r3, [r1, #12]
 80099d8:	061b      	lsls	r3, r3, #24
 80099da:	b09d      	sub	sp, #116	; 0x74
 80099dc:	4607      	mov	r7, r0
 80099de:	460d      	mov	r5, r1
 80099e0:	4614      	mov	r4, r2
 80099e2:	d50e      	bpl.n	8009a02 <_svfiprintf_r+0x32>
 80099e4:	690b      	ldr	r3, [r1, #16]
 80099e6:	b963      	cbnz	r3, 8009a02 <_svfiprintf_r+0x32>
 80099e8:	2140      	movs	r1, #64	; 0x40
 80099ea:	f7ff fe47 	bl	800967c <_malloc_r>
 80099ee:	6028      	str	r0, [r5, #0]
 80099f0:	6128      	str	r0, [r5, #16]
 80099f2:	b920      	cbnz	r0, 80099fe <_svfiprintf_r+0x2e>
 80099f4:	230c      	movs	r3, #12
 80099f6:	603b      	str	r3, [r7, #0]
 80099f8:	f04f 30ff 	mov.w	r0, #4294967295
 80099fc:	e0d0      	b.n	8009ba0 <_svfiprintf_r+0x1d0>
 80099fe:	2340      	movs	r3, #64	; 0x40
 8009a00:	616b      	str	r3, [r5, #20]
 8009a02:	2300      	movs	r3, #0
 8009a04:	9309      	str	r3, [sp, #36]	; 0x24
 8009a06:	2320      	movs	r3, #32
 8009a08:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a0c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009a10:	2330      	movs	r3, #48	; 0x30
 8009a12:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009bb8 <_svfiprintf_r+0x1e8>
 8009a16:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009a1a:	f04f 0901 	mov.w	r9, #1
 8009a1e:	4623      	mov	r3, r4
 8009a20:	469a      	mov	sl, r3
 8009a22:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009a26:	b10a      	cbz	r2, 8009a2c <_svfiprintf_r+0x5c>
 8009a28:	2a25      	cmp	r2, #37	; 0x25
 8009a2a:	d1f9      	bne.n	8009a20 <_svfiprintf_r+0x50>
 8009a2c:	ebba 0b04 	subs.w	fp, sl, r4
 8009a30:	d00b      	beq.n	8009a4a <_svfiprintf_r+0x7a>
 8009a32:	465b      	mov	r3, fp
 8009a34:	4622      	mov	r2, r4
 8009a36:	4629      	mov	r1, r5
 8009a38:	4638      	mov	r0, r7
 8009a3a:	f7ff ff6f 	bl	800991c <__ssputs_r>
 8009a3e:	3001      	adds	r0, #1
 8009a40:	f000 80a9 	beq.w	8009b96 <_svfiprintf_r+0x1c6>
 8009a44:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a46:	445a      	add	r2, fp
 8009a48:	9209      	str	r2, [sp, #36]	; 0x24
 8009a4a:	f89a 3000 	ldrb.w	r3, [sl]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	f000 80a1 	beq.w	8009b96 <_svfiprintf_r+0x1c6>
 8009a54:	2300      	movs	r3, #0
 8009a56:	f04f 32ff 	mov.w	r2, #4294967295
 8009a5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a5e:	f10a 0a01 	add.w	sl, sl, #1
 8009a62:	9304      	str	r3, [sp, #16]
 8009a64:	9307      	str	r3, [sp, #28]
 8009a66:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a6a:	931a      	str	r3, [sp, #104]	; 0x68
 8009a6c:	4654      	mov	r4, sl
 8009a6e:	2205      	movs	r2, #5
 8009a70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a74:	4850      	ldr	r0, [pc, #320]	; (8009bb8 <_svfiprintf_r+0x1e8>)
 8009a76:	f7f6 fbb3 	bl	80001e0 <memchr>
 8009a7a:	9a04      	ldr	r2, [sp, #16]
 8009a7c:	b9d8      	cbnz	r0, 8009ab6 <_svfiprintf_r+0xe6>
 8009a7e:	06d0      	lsls	r0, r2, #27
 8009a80:	bf44      	itt	mi
 8009a82:	2320      	movmi	r3, #32
 8009a84:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a88:	0711      	lsls	r1, r2, #28
 8009a8a:	bf44      	itt	mi
 8009a8c:	232b      	movmi	r3, #43	; 0x2b
 8009a8e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a92:	f89a 3000 	ldrb.w	r3, [sl]
 8009a96:	2b2a      	cmp	r3, #42	; 0x2a
 8009a98:	d015      	beq.n	8009ac6 <_svfiprintf_r+0xf6>
 8009a9a:	9a07      	ldr	r2, [sp, #28]
 8009a9c:	4654      	mov	r4, sl
 8009a9e:	2000      	movs	r0, #0
 8009aa0:	f04f 0c0a 	mov.w	ip, #10
 8009aa4:	4621      	mov	r1, r4
 8009aa6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009aaa:	3b30      	subs	r3, #48	; 0x30
 8009aac:	2b09      	cmp	r3, #9
 8009aae:	d94d      	bls.n	8009b4c <_svfiprintf_r+0x17c>
 8009ab0:	b1b0      	cbz	r0, 8009ae0 <_svfiprintf_r+0x110>
 8009ab2:	9207      	str	r2, [sp, #28]
 8009ab4:	e014      	b.n	8009ae0 <_svfiprintf_r+0x110>
 8009ab6:	eba0 0308 	sub.w	r3, r0, r8
 8009aba:	fa09 f303 	lsl.w	r3, r9, r3
 8009abe:	4313      	orrs	r3, r2
 8009ac0:	9304      	str	r3, [sp, #16]
 8009ac2:	46a2      	mov	sl, r4
 8009ac4:	e7d2      	b.n	8009a6c <_svfiprintf_r+0x9c>
 8009ac6:	9b03      	ldr	r3, [sp, #12]
 8009ac8:	1d19      	adds	r1, r3, #4
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	9103      	str	r1, [sp, #12]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	bfbb      	ittet	lt
 8009ad2:	425b      	neglt	r3, r3
 8009ad4:	f042 0202 	orrlt.w	r2, r2, #2
 8009ad8:	9307      	strge	r3, [sp, #28]
 8009ada:	9307      	strlt	r3, [sp, #28]
 8009adc:	bfb8      	it	lt
 8009ade:	9204      	strlt	r2, [sp, #16]
 8009ae0:	7823      	ldrb	r3, [r4, #0]
 8009ae2:	2b2e      	cmp	r3, #46	; 0x2e
 8009ae4:	d10c      	bne.n	8009b00 <_svfiprintf_r+0x130>
 8009ae6:	7863      	ldrb	r3, [r4, #1]
 8009ae8:	2b2a      	cmp	r3, #42	; 0x2a
 8009aea:	d134      	bne.n	8009b56 <_svfiprintf_r+0x186>
 8009aec:	9b03      	ldr	r3, [sp, #12]
 8009aee:	1d1a      	adds	r2, r3, #4
 8009af0:	681b      	ldr	r3, [r3, #0]
 8009af2:	9203      	str	r2, [sp, #12]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	bfb8      	it	lt
 8009af8:	f04f 33ff 	movlt.w	r3, #4294967295
 8009afc:	3402      	adds	r4, #2
 8009afe:	9305      	str	r3, [sp, #20]
 8009b00:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8009bc8 <_svfiprintf_r+0x1f8>
 8009b04:	7821      	ldrb	r1, [r4, #0]
 8009b06:	2203      	movs	r2, #3
 8009b08:	4650      	mov	r0, sl
 8009b0a:	f7f6 fb69 	bl	80001e0 <memchr>
 8009b0e:	b138      	cbz	r0, 8009b20 <_svfiprintf_r+0x150>
 8009b10:	9b04      	ldr	r3, [sp, #16]
 8009b12:	eba0 000a 	sub.w	r0, r0, sl
 8009b16:	2240      	movs	r2, #64	; 0x40
 8009b18:	4082      	lsls	r2, r0
 8009b1a:	4313      	orrs	r3, r2
 8009b1c:	3401      	adds	r4, #1
 8009b1e:	9304      	str	r3, [sp, #16]
 8009b20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b24:	4825      	ldr	r0, [pc, #148]	; (8009bbc <_svfiprintf_r+0x1ec>)
 8009b26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b2a:	2206      	movs	r2, #6
 8009b2c:	f7f6 fb58 	bl	80001e0 <memchr>
 8009b30:	2800      	cmp	r0, #0
 8009b32:	d038      	beq.n	8009ba6 <_svfiprintf_r+0x1d6>
 8009b34:	4b22      	ldr	r3, [pc, #136]	; (8009bc0 <_svfiprintf_r+0x1f0>)
 8009b36:	bb1b      	cbnz	r3, 8009b80 <_svfiprintf_r+0x1b0>
 8009b38:	9b03      	ldr	r3, [sp, #12]
 8009b3a:	3307      	adds	r3, #7
 8009b3c:	f023 0307 	bic.w	r3, r3, #7
 8009b40:	3308      	adds	r3, #8
 8009b42:	9303      	str	r3, [sp, #12]
 8009b44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b46:	4433      	add	r3, r6
 8009b48:	9309      	str	r3, [sp, #36]	; 0x24
 8009b4a:	e768      	b.n	8009a1e <_svfiprintf_r+0x4e>
 8009b4c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b50:	460c      	mov	r4, r1
 8009b52:	2001      	movs	r0, #1
 8009b54:	e7a6      	b.n	8009aa4 <_svfiprintf_r+0xd4>
 8009b56:	2300      	movs	r3, #0
 8009b58:	3401      	adds	r4, #1
 8009b5a:	9305      	str	r3, [sp, #20]
 8009b5c:	4619      	mov	r1, r3
 8009b5e:	f04f 0c0a 	mov.w	ip, #10
 8009b62:	4620      	mov	r0, r4
 8009b64:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b68:	3a30      	subs	r2, #48	; 0x30
 8009b6a:	2a09      	cmp	r2, #9
 8009b6c:	d903      	bls.n	8009b76 <_svfiprintf_r+0x1a6>
 8009b6e:	2b00      	cmp	r3, #0
 8009b70:	d0c6      	beq.n	8009b00 <_svfiprintf_r+0x130>
 8009b72:	9105      	str	r1, [sp, #20]
 8009b74:	e7c4      	b.n	8009b00 <_svfiprintf_r+0x130>
 8009b76:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b7a:	4604      	mov	r4, r0
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	e7f0      	b.n	8009b62 <_svfiprintf_r+0x192>
 8009b80:	ab03      	add	r3, sp, #12
 8009b82:	9300      	str	r3, [sp, #0]
 8009b84:	462a      	mov	r2, r5
 8009b86:	4b0f      	ldr	r3, [pc, #60]	; (8009bc4 <_svfiprintf_r+0x1f4>)
 8009b88:	a904      	add	r1, sp, #16
 8009b8a:	4638      	mov	r0, r7
 8009b8c:	f3af 8000 	nop.w
 8009b90:	1c42      	adds	r2, r0, #1
 8009b92:	4606      	mov	r6, r0
 8009b94:	d1d6      	bne.n	8009b44 <_svfiprintf_r+0x174>
 8009b96:	89ab      	ldrh	r3, [r5, #12]
 8009b98:	065b      	lsls	r3, r3, #25
 8009b9a:	f53f af2d 	bmi.w	80099f8 <_svfiprintf_r+0x28>
 8009b9e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009ba0:	b01d      	add	sp, #116	; 0x74
 8009ba2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ba6:	ab03      	add	r3, sp, #12
 8009ba8:	9300      	str	r3, [sp, #0]
 8009baa:	462a      	mov	r2, r5
 8009bac:	4b05      	ldr	r3, [pc, #20]	; (8009bc4 <_svfiprintf_r+0x1f4>)
 8009bae:	a904      	add	r1, sp, #16
 8009bb0:	4638      	mov	r0, r7
 8009bb2:	f000 f879 	bl	8009ca8 <_printf_i>
 8009bb6:	e7eb      	b.n	8009b90 <_svfiprintf_r+0x1c0>
 8009bb8:	0800a328 	.word	0x0800a328
 8009bbc:	0800a332 	.word	0x0800a332
 8009bc0:	00000000 	.word	0x00000000
 8009bc4:	0800991d 	.word	0x0800991d
 8009bc8:	0800a32e 	.word	0x0800a32e

08009bcc <_printf_common>:
 8009bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bd0:	4616      	mov	r6, r2
 8009bd2:	4699      	mov	r9, r3
 8009bd4:	688a      	ldr	r2, [r1, #8]
 8009bd6:	690b      	ldr	r3, [r1, #16]
 8009bd8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009bdc:	4293      	cmp	r3, r2
 8009bde:	bfb8      	it	lt
 8009be0:	4613      	movlt	r3, r2
 8009be2:	6033      	str	r3, [r6, #0]
 8009be4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009be8:	4607      	mov	r7, r0
 8009bea:	460c      	mov	r4, r1
 8009bec:	b10a      	cbz	r2, 8009bf2 <_printf_common+0x26>
 8009bee:	3301      	adds	r3, #1
 8009bf0:	6033      	str	r3, [r6, #0]
 8009bf2:	6823      	ldr	r3, [r4, #0]
 8009bf4:	0699      	lsls	r1, r3, #26
 8009bf6:	bf42      	ittt	mi
 8009bf8:	6833      	ldrmi	r3, [r6, #0]
 8009bfa:	3302      	addmi	r3, #2
 8009bfc:	6033      	strmi	r3, [r6, #0]
 8009bfe:	6825      	ldr	r5, [r4, #0]
 8009c00:	f015 0506 	ands.w	r5, r5, #6
 8009c04:	d106      	bne.n	8009c14 <_printf_common+0x48>
 8009c06:	f104 0a19 	add.w	sl, r4, #25
 8009c0a:	68e3      	ldr	r3, [r4, #12]
 8009c0c:	6832      	ldr	r2, [r6, #0]
 8009c0e:	1a9b      	subs	r3, r3, r2
 8009c10:	42ab      	cmp	r3, r5
 8009c12:	dc26      	bgt.n	8009c62 <_printf_common+0x96>
 8009c14:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009c18:	1e13      	subs	r3, r2, #0
 8009c1a:	6822      	ldr	r2, [r4, #0]
 8009c1c:	bf18      	it	ne
 8009c1e:	2301      	movne	r3, #1
 8009c20:	0692      	lsls	r2, r2, #26
 8009c22:	d42b      	bmi.n	8009c7c <_printf_common+0xb0>
 8009c24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009c28:	4649      	mov	r1, r9
 8009c2a:	4638      	mov	r0, r7
 8009c2c:	47c0      	blx	r8
 8009c2e:	3001      	adds	r0, #1
 8009c30:	d01e      	beq.n	8009c70 <_printf_common+0xa4>
 8009c32:	6823      	ldr	r3, [r4, #0]
 8009c34:	6922      	ldr	r2, [r4, #16]
 8009c36:	f003 0306 	and.w	r3, r3, #6
 8009c3a:	2b04      	cmp	r3, #4
 8009c3c:	bf02      	ittt	eq
 8009c3e:	68e5      	ldreq	r5, [r4, #12]
 8009c40:	6833      	ldreq	r3, [r6, #0]
 8009c42:	1aed      	subeq	r5, r5, r3
 8009c44:	68a3      	ldr	r3, [r4, #8]
 8009c46:	bf0c      	ite	eq
 8009c48:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009c4c:	2500      	movne	r5, #0
 8009c4e:	4293      	cmp	r3, r2
 8009c50:	bfc4      	itt	gt
 8009c52:	1a9b      	subgt	r3, r3, r2
 8009c54:	18ed      	addgt	r5, r5, r3
 8009c56:	2600      	movs	r6, #0
 8009c58:	341a      	adds	r4, #26
 8009c5a:	42b5      	cmp	r5, r6
 8009c5c:	d11a      	bne.n	8009c94 <_printf_common+0xc8>
 8009c5e:	2000      	movs	r0, #0
 8009c60:	e008      	b.n	8009c74 <_printf_common+0xa8>
 8009c62:	2301      	movs	r3, #1
 8009c64:	4652      	mov	r2, sl
 8009c66:	4649      	mov	r1, r9
 8009c68:	4638      	mov	r0, r7
 8009c6a:	47c0      	blx	r8
 8009c6c:	3001      	adds	r0, #1
 8009c6e:	d103      	bne.n	8009c78 <_printf_common+0xac>
 8009c70:	f04f 30ff 	mov.w	r0, #4294967295
 8009c74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c78:	3501      	adds	r5, #1
 8009c7a:	e7c6      	b.n	8009c0a <_printf_common+0x3e>
 8009c7c:	18e1      	adds	r1, r4, r3
 8009c7e:	1c5a      	adds	r2, r3, #1
 8009c80:	2030      	movs	r0, #48	; 0x30
 8009c82:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8009c86:	4422      	add	r2, r4
 8009c88:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8009c8c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8009c90:	3302      	adds	r3, #2
 8009c92:	e7c7      	b.n	8009c24 <_printf_common+0x58>
 8009c94:	2301      	movs	r3, #1
 8009c96:	4622      	mov	r2, r4
 8009c98:	4649      	mov	r1, r9
 8009c9a:	4638      	mov	r0, r7
 8009c9c:	47c0      	blx	r8
 8009c9e:	3001      	adds	r0, #1
 8009ca0:	d0e6      	beq.n	8009c70 <_printf_common+0xa4>
 8009ca2:	3601      	adds	r6, #1
 8009ca4:	e7d9      	b.n	8009c5a <_printf_common+0x8e>
	...

08009ca8 <_printf_i>:
 8009ca8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009cac:	7e0f      	ldrb	r7, [r1, #24]
 8009cae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009cb0:	2f78      	cmp	r7, #120	; 0x78
 8009cb2:	4691      	mov	r9, r2
 8009cb4:	4680      	mov	r8, r0
 8009cb6:	460c      	mov	r4, r1
 8009cb8:	469a      	mov	sl, r3
 8009cba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009cbe:	d807      	bhi.n	8009cd0 <_printf_i+0x28>
 8009cc0:	2f62      	cmp	r7, #98	; 0x62
 8009cc2:	d80a      	bhi.n	8009cda <_printf_i+0x32>
 8009cc4:	2f00      	cmp	r7, #0
 8009cc6:	f000 80d4 	beq.w	8009e72 <_printf_i+0x1ca>
 8009cca:	2f58      	cmp	r7, #88	; 0x58
 8009ccc:	f000 80c0 	beq.w	8009e50 <_printf_i+0x1a8>
 8009cd0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009cd4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009cd8:	e03a      	b.n	8009d50 <_printf_i+0xa8>
 8009cda:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009cde:	2b15      	cmp	r3, #21
 8009ce0:	d8f6      	bhi.n	8009cd0 <_printf_i+0x28>
 8009ce2:	a101      	add	r1, pc, #4	; (adr r1, 8009ce8 <_printf_i+0x40>)
 8009ce4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009ce8:	08009d41 	.word	0x08009d41
 8009cec:	08009d55 	.word	0x08009d55
 8009cf0:	08009cd1 	.word	0x08009cd1
 8009cf4:	08009cd1 	.word	0x08009cd1
 8009cf8:	08009cd1 	.word	0x08009cd1
 8009cfc:	08009cd1 	.word	0x08009cd1
 8009d00:	08009d55 	.word	0x08009d55
 8009d04:	08009cd1 	.word	0x08009cd1
 8009d08:	08009cd1 	.word	0x08009cd1
 8009d0c:	08009cd1 	.word	0x08009cd1
 8009d10:	08009cd1 	.word	0x08009cd1
 8009d14:	08009e59 	.word	0x08009e59
 8009d18:	08009d81 	.word	0x08009d81
 8009d1c:	08009e13 	.word	0x08009e13
 8009d20:	08009cd1 	.word	0x08009cd1
 8009d24:	08009cd1 	.word	0x08009cd1
 8009d28:	08009e7b 	.word	0x08009e7b
 8009d2c:	08009cd1 	.word	0x08009cd1
 8009d30:	08009d81 	.word	0x08009d81
 8009d34:	08009cd1 	.word	0x08009cd1
 8009d38:	08009cd1 	.word	0x08009cd1
 8009d3c:	08009e1b 	.word	0x08009e1b
 8009d40:	682b      	ldr	r3, [r5, #0]
 8009d42:	1d1a      	adds	r2, r3, #4
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	602a      	str	r2, [r5, #0]
 8009d48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009d4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009d50:	2301      	movs	r3, #1
 8009d52:	e09f      	b.n	8009e94 <_printf_i+0x1ec>
 8009d54:	6820      	ldr	r0, [r4, #0]
 8009d56:	682b      	ldr	r3, [r5, #0]
 8009d58:	0607      	lsls	r7, r0, #24
 8009d5a:	f103 0104 	add.w	r1, r3, #4
 8009d5e:	6029      	str	r1, [r5, #0]
 8009d60:	d501      	bpl.n	8009d66 <_printf_i+0xbe>
 8009d62:	681e      	ldr	r6, [r3, #0]
 8009d64:	e003      	b.n	8009d6e <_printf_i+0xc6>
 8009d66:	0646      	lsls	r6, r0, #25
 8009d68:	d5fb      	bpl.n	8009d62 <_printf_i+0xba>
 8009d6a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8009d6e:	2e00      	cmp	r6, #0
 8009d70:	da03      	bge.n	8009d7a <_printf_i+0xd2>
 8009d72:	232d      	movs	r3, #45	; 0x2d
 8009d74:	4276      	negs	r6, r6
 8009d76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d7a:	485a      	ldr	r0, [pc, #360]	; (8009ee4 <_printf_i+0x23c>)
 8009d7c:	230a      	movs	r3, #10
 8009d7e:	e012      	b.n	8009da6 <_printf_i+0xfe>
 8009d80:	682b      	ldr	r3, [r5, #0]
 8009d82:	6820      	ldr	r0, [r4, #0]
 8009d84:	1d19      	adds	r1, r3, #4
 8009d86:	6029      	str	r1, [r5, #0]
 8009d88:	0605      	lsls	r5, r0, #24
 8009d8a:	d501      	bpl.n	8009d90 <_printf_i+0xe8>
 8009d8c:	681e      	ldr	r6, [r3, #0]
 8009d8e:	e002      	b.n	8009d96 <_printf_i+0xee>
 8009d90:	0641      	lsls	r1, r0, #25
 8009d92:	d5fb      	bpl.n	8009d8c <_printf_i+0xe4>
 8009d94:	881e      	ldrh	r6, [r3, #0]
 8009d96:	4853      	ldr	r0, [pc, #332]	; (8009ee4 <_printf_i+0x23c>)
 8009d98:	2f6f      	cmp	r7, #111	; 0x6f
 8009d9a:	bf0c      	ite	eq
 8009d9c:	2308      	moveq	r3, #8
 8009d9e:	230a      	movne	r3, #10
 8009da0:	2100      	movs	r1, #0
 8009da2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009da6:	6865      	ldr	r5, [r4, #4]
 8009da8:	60a5      	str	r5, [r4, #8]
 8009daa:	2d00      	cmp	r5, #0
 8009dac:	bfa2      	ittt	ge
 8009dae:	6821      	ldrge	r1, [r4, #0]
 8009db0:	f021 0104 	bicge.w	r1, r1, #4
 8009db4:	6021      	strge	r1, [r4, #0]
 8009db6:	b90e      	cbnz	r6, 8009dbc <_printf_i+0x114>
 8009db8:	2d00      	cmp	r5, #0
 8009dba:	d04b      	beq.n	8009e54 <_printf_i+0x1ac>
 8009dbc:	4615      	mov	r5, r2
 8009dbe:	fbb6 f1f3 	udiv	r1, r6, r3
 8009dc2:	fb03 6711 	mls	r7, r3, r1, r6
 8009dc6:	5dc7      	ldrb	r7, [r0, r7]
 8009dc8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009dcc:	4637      	mov	r7, r6
 8009dce:	42bb      	cmp	r3, r7
 8009dd0:	460e      	mov	r6, r1
 8009dd2:	d9f4      	bls.n	8009dbe <_printf_i+0x116>
 8009dd4:	2b08      	cmp	r3, #8
 8009dd6:	d10b      	bne.n	8009df0 <_printf_i+0x148>
 8009dd8:	6823      	ldr	r3, [r4, #0]
 8009dda:	07de      	lsls	r6, r3, #31
 8009ddc:	d508      	bpl.n	8009df0 <_printf_i+0x148>
 8009dde:	6923      	ldr	r3, [r4, #16]
 8009de0:	6861      	ldr	r1, [r4, #4]
 8009de2:	4299      	cmp	r1, r3
 8009de4:	bfde      	ittt	le
 8009de6:	2330      	movle	r3, #48	; 0x30
 8009de8:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009dec:	f105 35ff 	addle.w	r5, r5, #4294967295
 8009df0:	1b52      	subs	r2, r2, r5
 8009df2:	6122      	str	r2, [r4, #16]
 8009df4:	f8cd a000 	str.w	sl, [sp]
 8009df8:	464b      	mov	r3, r9
 8009dfa:	aa03      	add	r2, sp, #12
 8009dfc:	4621      	mov	r1, r4
 8009dfe:	4640      	mov	r0, r8
 8009e00:	f7ff fee4 	bl	8009bcc <_printf_common>
 8009e04:	3001      	adds	r0, #1
 8009e06:	d14a      	bne.n	8009e9e <_printf_i+0x1f6>
 8009e08:	f04f 30ff 	mov.w	r0, #4294967295
 8009e0c:	b004      	add	sp, #16
 8009e0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009e12:	6823      	ldr	r3, [r4, #0]
 8009e14:	f043 0320 	orr.w	r3, r3, #32
 8009e18:	6023      	str	r3, [r4, #0]
 8009e1a:	4833      	ldr	r0, [pc, #204]	; (8009ee8 <_printf_i+0x240>)
 8009e1c:	2778      	movs	r7, #120	; 0x78
 8009e1e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8009e22:	6823      	ldr	r3, [r4, #0]
 8009e24:	6829      	ldr	r1, [r5, #0]
 8009e26:	061f      	lsls	r7, r3, #24
 8009e28:	f851 6b04 	ldr.w	r6, [r1], #4
 8009e2c:	d402      	bmi.n	8009e34 <_printf_i+0x18c>
 8009e2e:	065f      	lsls	r7, r3, #25
 8009e30:	bf48      	it	mi
 8009e32:	b2b6      	uxthmi	r6, r6
 8009e34:	07df      	lsls	r7, r3, #31
 8009e36:	bf48      	it	mi
 8009e38:	f043 0320 	orrmi.w	r3, r3, #32
 8009e3c:	6029      	str	r1, [r5, #0]
 8009e3e:	bf48      	it	mi
 8009e40:	6023      	strmi	r3, [r4, #0]
 8009e42:	b91e      	cbnz	r6, 8009e4c <_printf_i+0x1a4>
 8009e44:	6823      	ldr	r3, [r4, #0]
 8009e46:	f023 0320 	bic.w	r3, r3, #32
 8009e4a:	6023      	str	r3, [r4, #0]
 8009e4c:	2310      	movs	r3, #16
 8009e4e:	e7a7      	b.n	8009da0 <_printf_i+0xf8>
 8009e50:	4824      	ldr	r0, [pc, #144]	; (8009ee4 <_printf_i+0x23c>)
 8009e52:	e7e4      	b.n	8009e1e <_printf_i+0x176>
 8009e54:	4615      	mov	r5, r2
 8009e56:	e7bd      	b.n	8009dd4 <_printf_i+0x12c>
 8009e58:	682b      	ldr	r3, [r5, #0]
 8009e5a:	6826      	ldr	r6, [r4, #0]
 8009e5c:	6961      	ldr	r1, [r4, #20]
 8009e5e:	1d18      	adds	r0, r3, #4
 8009e60:	6028      	str	r0, [r5, #0]
 8009e62:	0635      	lsls	r5, r6, #24
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	d501      	bpl.n	8009e6c <_printf_i+0x1c4>
 8009e68:	6019      	str	r1, [r3, #0]
 8009e6a:	e002      	b.n	8009e72 <_printf_i+0x1ca>
 8009e6c:	0670      	lsls	r0, r6, #25
 8009e6e:	d5fb      	bpl.n	8009e68 <_printf_i+0x1c0>
 8009e70:	8019      	strh	r1, [r3, #0]
 8009e72:	2300      	movs	r3, #0
 8009e74:	6123      	str	r3, [r4, #16]
 8009e76:	4615      	mov	r5, r2
 8009e78:	e7bc      	b.n	8009df4 <_printf_i+0x14c>
 8009e7a:	682b      	ldr	r3, [r5, #0]
 8009e7c:	1d1a      	adds	r2, r3, #4
 8009e7e:	602a      	str	r2, [r5, #0]
 8009e80:	681d      	ldr	r5, [r3, #0]
 8009e82:	6862      	ldr	r2, [r4, #4]
 8009e84:	2100      	movs	r1, #0
 8009e86:	4628      	mov	r0, r5
 8009e88:	f7f6 f9aa 	bl	80001e0 <memchr>
 8009e8c:	b108      	cbz	r0, 8009e92 <_printf_i+0x1ea>
 8009e8e:	1b40      	subs	r0, r0, r5
 8009e90:	6060      	str	r0, [r4, #4]
 8009e92:	6863      	ldr	r3, [r4, #4]
 8009e94:	6123      	str	r3, [r4, #16]
 8009e96:	2300      	movs	r3, #0
 8009e98:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009e9c:	e7aa      	b.n	8009df4 <_printf_i+0x14c>
 8009e9e:	6923      	ldr	r3, [r4, #16]
 8009ea0:	462a      	mov	r2, r5
 8009ea2:	4649      	mov	r1, r9
 8009ea4:	4640      	mov	r0, r8
 8009ea6:	47d0      	blx	sl
 8009ea8:	3001      	adds	r0, #1
 8009eaa:	d0ad      	beq.n	8009e08 <_printf_i+0x160>
 8009eac:	6823      	ldr	r3, [r4, #0]
 8009eae:	079b      	lsls	r3, r3, #30
 8009eb0:	d413      	bmi.n	8009eda <_printf_i+0x232>
 8009eb2:	68e0      	ldr	r0, [r4, #12]
 8009eb4:	9b03      	ldr	r3, [sp, #12]
 8009eb6:	4298      	cmp	r0, r3
 8009eb8:	bfb8      	it	lt
 8009eba:	4618      	movlt	r0, r3
 8009ebc:	e7a6      	b.n	8009e0c <_printf_i+0x164>
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	4632      	mov	r2, r6
 8009ec2:	4649      	mov	r1, r9
 8009ec4:	4640      	mov	r0, r8
 8009ec6:	47d0      	blx	sl
 8009ec8:	3001      	adds	r0, #1
 8009eca:	d09d      	beq.n	8009e08 <_printf_i+0x160>
 8009ecc:	3501      	adds	r5, #1
 8009ece:	68e3      	ldr	r3, [r4, #12]
 8009ed0:	9903      	ldr	r1, [sp, #12]
 8009ed2:	1a5b      	subs	r3, r3, r1
 8009ed4:	42ab      	cmp	r3, r5
 8009ed6:	dcf2      	bgt.n	8009ebe <_printf_i+0x216>
 8009ed8:	e7eb      	b.n	8009eb2 <_printf_i+0x20a>
 8009eda:	2500      	movs	r5, #0
 8009edc:	f104 0619 	add.w	r6, r4, #25
 8009ee0:	e7f5      	b.n	8009ece <_printf_i+0x226>
 8009ee2:	bf00      	nop
 8009ee4:	0800a339 	.word	0x0800a339
 8009ee8:	0800a34a 	.word	0x0800a34a

08009eec <memmove>:
 8009eec:	4288      	cmp	r0, r1
 8009eee:	b510      	push	{r4, lr}
 8009ef0:	eb01 0402 	add.w	r4, r1, r2
 8009ef4:	d902      	bls.n	8009efc <memmove+0x10>
 8009ef6:	4284      	cmp	r4, r0
 8009ef8:	4623      	mov	r3, r4
 8009efa:	d807      	bhi.n	8009f0c <memmove+0x20>
 8009efc:	1e43      	subs	r3, r0, #1
 8009efe:	42a1      	cmp	r1, r4
 8009f00:	d008      	beq.n	8009f14 <memmove+0x28>
 8009f02:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009f06:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009f0a:	e7f8      	b.n	8009efe <memmove+0x12>
 8009f0c:	4402      	add	r2, r0
 8009f0e:	4601      	mov	r1, r0
 8009f10:	428a      	cmp	r2, r1
 8009f12:	d100      	bne.n	8009f16 <memmove+0x2a>
 8009f14:	bd10      	pop	{r4, pc}
 8009f16:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009f1a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009f1e:	e7f7      	b.n	8009f10 <memmove+0x24>

08009f20 <memcpy>:
 8009f20:	440a      	add	r2, r1
 8009f22:	4291      	cmp	r1, r2
 8009f24:	f100 33ff 	add.w	r3, r0, #4294967295
 8009f28:	d100      	bne.n	8009f2c <memcpy+0xc>
 8009f2a:	4770      	bx	lr
 8009f2c:	b510      	push	{r4, lr}
 8009f2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009f32:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f36:	4291      	cmp	r1, r2
 8009f38:	d1f9      	bne.n	8009f2e <memcpy+0xe>
 8009f3a:	bd10      	pop	{r4, pc}

08009f3c <_realloc_r>:
 8009f3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009f40:	4680      	mov	r8, r0
 8009f42:	4614      	mov	r4, r2
 8009f44:	460e      	mov	r6, r1
 8009f46:	b921      	cbnz	r1, 8009f52 <_realloc_r+0x16>
 8009f48:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009f4c:	4611      	mov	r1, r2
 8009f4e:	f7ff bb95 	b.w	800967c <_malloc_r>
 8009f52:	b92a      	cbnz	r2, 8009f60 <_realloc_r+0x24>
 8009f54:	f7ff fc96 	bl	8009884 <_free_r>
 8009f58:	4625      	mov	r5, r4
 8009f5a:	4628      	mov	r0, r5
 8009f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009f60:	f000 f81b 	bl	8009f9a <_malloc_usable_size_r>
 8009f64:	4284      	cmp	r4, r0
 8009f66:	4607      	mov	r7, r0
 8009f68:	d802      	bhi.n	8009f70 <_realloc_r+0x34>
 8009f6a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009f6e:	d812      	bhi.n	8009f96 <_realloc_r+0x5a>
 8009f70:	4621      	mov	r1, r4
 8009f72:	4640      	mov	r0, r8
 8009f74:	f7ff fb82 	bl	800967c <_malloc_r>
 8009f78:	4605      	mov	r5, r0
 8009f7a:	2800      	cmp	r0, #0
 8009f7c:	d0ed      	beq.n	8009f5a <_realloc_r+0x1e>
 8009f7e:	42bc      	cmp	r4, r7
 8009f80:	4622      	mov	r2, r4
 8009f82:	4631      	mov	r1, r6
 8009f84:	bf28      	it	cs
 8009f86:	463a      	movcs	r2, r7
 8009f88:	f7ff ffca 	bl	8009f20 <memcpy>
 8009f8c:	4631      	mov	r1, r6
 8009f8e:	4640      	mov	r0, r8
 8009f90:	f7ff fc78 	bl	8009884 <_free_r>
 8009f94:	e7e1      	b.n	8009f5a <_realloc_r+0x1e>
 8009f96:	4635      	mov	r5, r6
 8009f98:	e7df      	b.n	8009f5a <_realloc_r+0x1e>

08009f9a <_malloc_usable_size_r>:
 8009f9a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f9e:	1f18      	subs	r0, r3, #4
 8009fa0:	2b00      	cmp	r3, #0
 8009fa2:	bfbc      	itt	lt
 8009fa4:	580b      	ldrlt	r3, [r1, r0]
 8009fa6:	18c0      	addlt	r0, r0, r3
 8009fa8:	4770      	bx	lr
	...

08009fac <expf>:
 8009fac:	b508      	push	{r3, lr}
 8009fae:	ed2d 8b02 	vpush	{d8}
 8009fb2:	eef0 8a40 	vmov.f32	s17, s0
 8009fb6:	f000 f87f 	bl	800a0b8 <__ieee754_expf>
 8009fba:	eeb0 8a40 	vmov.f32	s16, s0
 8009fbe:	eeb0 0a68 	vmov.f32	s0, s17
 8009fc2:	f000 f829 	bl	800a018 <finitef>
 8009fc6:	b160      	cbz	r0, 8009fe2 <expf+0x36>
 8009fc8:	eddf 7a0f 	vldr	s15, [pc, #60]	; 800a008 <expf+0x5c>
 8009fcc:	eef4 8ae7 	vcmpe.f32	s17, s15
 8009fd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009fd4:	dd0a      	ble.n	8009fec <expf+0x40>
 8009fd6:	f7ff fc29 	bl	800982c <__errno>
 8009fda:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 800a00c <expf+0x60>
 8009fde:	2322      	movs	r3, #34	; 0x22
 8009fe0:	6003      	str	r3, [r0, #0]
 8009fe2:	eeb0 0a48 	vmov.f32	s0, s16
 8009fe6:	ecbd 8b02 	vpop	{d8}
 8009fea:	bd08      	pop	{r3, pc}
 8009fec:	eddf 7a08 	vldr	s15, [pc, #32]	; 800a010 <expf+0x64>
 8009ff0:	eef4 8ae7 	vcmpe.f32	s17, s15
 8009ff4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009ff8:	d5f3      	bpl.n	8009fe2 <expf+0x36>
 8009ffa:	f7ff fc17 	bl	800982c <__errno>
 8009ffe:	2322      	movs	r3, #34	; 0x22
 800a000:	ed9f 8a04 	vldr	s16, [pc, #16]	; 800a014 <expf+0x68>
 800a004:	6003      	str	r3, [r0, #0]
 800a006:	e7ec      	b.n	8009fe2 <expf+0x36>
 800a008:	42b17217 	.word	0x42b17217
 800a00c:	7f800000 	.word	0x7f800000
 800a010:	c2cff1b5 	.word	0xc2cff1b5
 800a014:	00000000 	.word	0x00000000

0800a018 <finitef>:
 800a018:	b082      	sub	sp, #8
 800a01a:	ed8d 0a01 	vstr	s0, [sp, #4]
 800a01e:	9801      	ldr	r0, [sp, #4]
 800a020:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a024:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800a028:	bfac      	ite	ge
 800a02a:	2000      	movge	r0, #0
 800a02c:	2001      	movlt	r0, #1
 800a02e:	b002      	add	sp, #8
 800a030:	4770      	bx	lr
	...

0800a034 <ceilf>:
 800a034:	ee10 3a10 	vmov	r3, s0
 800a038:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a03c:	3a7f      	subs	r2, #127	; 0x7f
 800a03e:	2a16      	cmp	r2, #22
 800a040:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800a044:	dc2a      	bgt.n	800a09c <ceilf+0x68>
 800a046:	2a00      	cmp	r2, #0
 800a048:	da11      	bge.n	800a06e <ceilf+0x3a>
 800a04a:	eddf 7a19 	vldr	s15, [pc, #100]	; 800a0b0 <ceilf+0x7c>
 800a04e:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a052:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a056:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a05a:	dd05      	ble.n	800a068 <ceilf+0x34>
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	db23      	blt.n	800a0a8 <ceilf+0x74>
 800a060:	2900      	cmp	r1, #0
 800a062:	bf18      	it	ne
 800a064:	f04f 537e 	movne.w	r3, #1065353216	; 0x3f800000
 800a068:	ee00 3a10 	vmov	s0, r3
 800a06c:	4770      	bx	lr
 800a06e:	4911      	ldr	r1, [pc, #68]	; (800a0b4 <ceilf+0x80>)
 800a070:	4111      	asrs	r1, r2
 800a072:	420b      	tst	r3, r1
 800a074:	d0fa      	beq.n	800a06c <ceilf+0x38>
 800a076:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800a0b0 <ceilf+0x7c>
 800a07a:	ee30 0a27 	vadd.f32	s0, s0, s15
 800a07e:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800a082:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a086:	ddef      	ble.n	800a068 <ceilf+0x34>
 800a088:	2b00      	cmp	r3, #0
 800a08a:	bfc2      	ittt	gt
 800a08c:	f44f 0000 	movgt.w	r0, #8388608	; 0x800000
 800a090:	fa40 f202 	asrgt.w	r2, r0, r2
 800a094:	189b      	addgt	r3, r3, r2
 800a096:	ea23 0301 	bic.w	r3, r3, r1
 800a09a:	e7e5      	b.n	800a068 <ceilf+0x34>
 800a09c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800a0a0:	d3e4      	bcc.n	800a06c <ceilf+0x38>
 800a0a2:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a0a6:	4770      	bx	lr
 800a0a8:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 800a0ac:	e7dc      	b.n	800a068 <ceilf+0x34>
 800a0ae:	bf00      	nop
 800a0b0:	7149f2ca 	.word	0x7149f2ca
 800a0b4:	007fffff 	.word	0x007fffff

0800a0b8 <__ieee754_expf>:
 800a0b8:	ee10 2a10 	vmov	r2, s0
 800a0bc:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800a0c0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800a0c4:	d902      	bls.n	800a0cc <__ieee754_expf+0x14>
 800a0c6:	ee30 0a00 	vadd.f32	s0, s0, s0
 800a0ca:	4770      	bx	lr
 800a0cc:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 800a0d0:	d106      	bne.n	800a0e0 <__ieee754_expf+0x28>
 800a0d2:	eddf 7a4e 	vldr	s15, [pc, #312]	; 800a20c <__ieee754_expf+0x154>
 800a0d6:	2900      	cmp	r1, #0
 800a0d8:	bf18      	it	ne
 800a0da:	eeb0 0a67 	vmovne.f32	s0, s15
 800a0de:	4770      	bx	lr
 800a0e0:	484b      	ldr	r0, [pc, #300]	; (800a210 <__ieee754_expf+0x158>)
 800a0e2:	4282      	cmp	r2, r0
 800a0e4:	dd02      	ble.n	800a0ec <__ieee754_expf+0x34>
 800a0e6:	2000      	movs	r0, #0
 800a0e8:	f000 b8d0 	b.w	800a28c <__math_oflowf>
 800a0ec:	2a00      	cmp	r2, #0
 800a0ee:	da05      	bge.n	800a0fc <__ieee754_expf+0x44>
 800a0f0:	4a48      	ldr	r2, [pc, #288]	; (800a214 <__ieee754_expf+0x15c>)
 800a0f2:	4293      	cmp	r3, r2
 800a0f4:	d902      	bls.n	800a0fc <__ieee754_expf+0x44>
 800a0f6:	2000      	movs	r0, #0
 800a0f8:	f000 b8c2 	b.w	800a280 <__math_uflowf>
 800a0fc:	4a46      	ldr	r2, [pc, #280]	; (800a218 <__ieee754_expf+0x160>)
 800a0fe:	4293      	cmp	r3, r2
 800a100:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 800a104:	d952      	bls.n	800a1ac <__ieee754_expf+0xf4>
 800a106:	4a45      	ldr	r2, [pc, #276]	; (800a21c <__ieee754_expf+0x164>)
 800a108:	4293      	cmp	r3, r2
 800a10a:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800a10e:	d834      	bhi.n	800a17a <__ieee754_expf+0xc2>
 800a110:	4b43      	ldr	r3, [pc, #268]	; (800a220 <__ieee754_expf+0x168>)
 800a112:	4413      	add	r3, r2
 800a114:	ed93 7a00 	vldr	s14, [r3]
 800a118:	4b42      	ldr	r3, [pc, #264]	; (800a224 <__ieee754_expf+0x16c>)
 800a11a:	4413      	add	r3, r2
 800a11c:	ee30 7a47 	vsub.f32	s14, s0, s14
 800a120:	f1c1 0201 	rsb	r2, r1, #1
 800a124:	edd3 7a00 	vldr	s15, [r3]
 800a128:	1a52      	subs	r2, r2, r1
 800a12a:	ee37 0a67 	vsub.f32	s0, s14, s15
 800a12e:	ee20 6a00 	vmul.f32	s12, s0, s0
 800a132:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 800a228 <__ieee754_expf+0x170>
 800a136:	eddf 6a3d 	vldr	s13, [pc, #244]	; 800a22c <__ieee754_expf+0x174>
 800a13a:	eee6 6a05 	vfma.f32	s13, s12, s10
 800a13e:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 800a230 <__ieee754_expf+0x178>
 800a142:	eea6 5a86 	vfma.f32	s10, s13, s12
 800a146:	eddf 6a3b 	vldr	s13, [pc, #236]	; 800a234 <__ieee754_expf+0x17c>
 800a14a:	eee5 6a06 	vfma.f32	s13, s10, s12
 800a14e:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 800a238 <__ieee754_expf+0x180>
 800a152:	eea6 5a86 	vfma.f32	s10, s13, s12
 800a156:	eef0 6a40 	vmov.f32	s13, s0
 800a15a:	eee5 6a46 	vfms.f32	s13, s10, s12
 800a15e:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 800a162:	ee20 5a26 	vmul.f32	s10, s0, s13
 800a166:	bb92      	cbnz	r2, 800a1ce <__ieee754_expf+0x116>
 800a168:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800a16c:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800a170:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800a174:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800a178:	4770      	bx	lr
 800a17a:	4b30      	ldr	r3, [pc, #192]	; (800a23c <__ieee754_expf+0x184>)
 800a17c:	ed9f 7a30 	vldr	s14, [pc, #192]	; 800a240 <__ieee754_expf+0x188>
 800a180:	eddf 6a30 	vldr	s13, [pc, #192]	; 800a244 <__ieee754_expf+0x18c>
 800a184:	4413      	add	r3, r2
 800a186:	edd3 7a00 	vldr	s15, [r3]
 800a18a:	eee0 7a07 	vfma.f32	s15, s0, s14
 800a18e:	eeb0 7a40 	vmov.f32	s14, s0
 800a192:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800a196:	ee17 2a90 	vmov	r2, s15
 800a19a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a19e:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800a1a2:	eddf 6a29 	vldr	s13, [pc, #164]	; 800a248 <__ieee754_expf+0x190>
 800a1a6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800a1aa:	e7be      	b.n	800a12a <__ieee754_expf+0x72>
 800a1ac:	f1b3 5f50 	cmp.w	r3, #872415232	; 0x34000000
 800a1b0:	d20b      	bcs.n	800a1ca <__ieee754_expf+0x112>
 800a1b2:	eddf 6a26 	vldr	s13, [pc, #152]	; 800a24c <__ieee754_expf+0x194>
 800a1b6:	ee70 6a26 	vadd.f32	s13, s0, s13
 800a1ba:	eef4 6ae5 	vcmpe.f32	s13, s11
 800a1be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1c2:	dd02      	ble.n	800a1ca <__ieee754_expf+0x112>
 800a1c4:	ee30 0a25 	vadd.f32	s0, s0, s11
 800a1c8:	4770      	bx	lr
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	e7af      	b.n	800a12e <__ieee754_expf+0x76>
 800a1ce:	ee36 6a66 	vsub.f32	s12, s12, s13
 800a1d2:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 800a1d6:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800a1da:	bfb8      	it	lt
 800a1dc:	3264      	addlt	r2, #100	; 0x64
 800a1de:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800a1e2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800a1e6:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800a1ea:	ee17 3a90 	vmov	r3, s15
 800a1ee:	bfab      	itete	ge
 800a1f0:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800a1f4:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800a1f8:	ee00 3a10 	vmovge	s0, r3
 800a1fc:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 800a250 <__ieee754_expf+0x198>
 800a200:	bfbc      	itt	lt
 800a202:	ee00 3a10 	vmovlt	s0, r3
 800a206:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800a20a:	4770      	bx	lr
 800a20c:	00000000 	.word	0x00000000
 800a210:	42b17217 	.word	0x42b17217
 800a214:	42cff1b5 	.word	0x42cff1b5
 800a218:	3eb17218 	.word	0x3eb17218
 800a21c:	3f851591 	.word	0x3f851591
 800a220:	0800a364 	.word	0x0800a364
 800a224:	0800a36c 	.word	0x0800a36c
 800a228:	3331bb4c 	.word	0x3331bb4c
 800a22c:	b5ddea0e 	.word	0xb5ddea0e
 800a230:	388ab355 	.word	0x388ab355
 800a234:	bb360b61 	.word	0xbb360b61
 800a238:	3e2aaaab 	.word	0x3e2aaaab
 800a23c:	0800a35c 	.word	0x0800a35c
 800a240:	3fb8aa3b 	.word	0x3fb8aa3b
 800a244:	3f317180 	.word	0x3f317180
 800a248:	3717f7d1 	.word	0x3717f7d1
 800a24c:	7149f2ca 	.word	0x7149f2ca
 800a250:	0d800000 	.word	0x0d800000

0800a254 <with_errnof>:
 800a254:	b513      	push	{r0, r1, r4, lr}
 800a256:	4604      	mov	r4, r0
 800a258:	ed8d 0a01 	vstr	s0, [sp, #4]
 800a25c:	f7ff fae6 	bl	800982c <__errno>
 800a260:	ed9d 0a01 	vldr	s0, [sp, #4]
 800a264:	6004      	str	r4, [r0, #0]
 800a266:	b002      	add	sp, #8
 800a268:	bd10      	pop	{r4, pc}

0800a26a <xflowf>:
 800a26a:	b130      	cbz	r0, 800a27a <xflowf+0x10>
 800a26c:	eef1 7a40 	vneg.f32	s15, s0
 800a270:	ee27 0a80 	vmul.f32	s0, s15, s0
 800a274:	2022      	movs	r0, #34	; 0x22
 800a276:	f7ff bfed 	b.w	800a254 <with_errnof>
 800a27a:	eef0 7a40 	vmov.f32	s15, s0
 800a27e:	e7f7      	b.n	800a270 <xflowf+0x6>

0800a280 <__math_uflowf>:
 800a280:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a288 <__math_uflowf+0x8>
 800a284:	f7ff bff1 	b.w	800a26a <xflowf>
 800a288:	10000000 	.word	0x10000000

0800a28c <__math_oflowf>:
 800a28c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800a294 <__math_oflowf+0x8>
 800a290:	f7ff bfeb 	b.w	800a26a <xflowf>
 800a294:	70000000 	.word	0x70000000

0800a298 <_init>:
 800a298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a29a:	bf00      	nop
 800a29c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a29e:	bc08      	pop	{r3}
 800a2a0:	469e      	mov	lr, r3
 800a2a2:	4770      	bx	lr

0800a2a4 <_fini>:
 800a2a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a2a6:	bf00      	nop
 800a2a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a2aa:	bc08      	pop	{r3}
 800a2ac:	469e      	mov	lr, r3
 800a2ae:	4770      	bx	lr
