Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Tue Dec  2 22:56:14 2025
| Host              : dis-lab-SYS-7049GP-TRT running 64-bit Ubuntu 24.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file systolic_timing_summary_routed.rpt -pb systolic_timing_summary_routed.pb -rpx systolic_timing_summary_routed.rpx -warn_on_violation
| Design            : systolic
| Device            : xcu280-fsvh2892
| Speed File        : -2L  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-2     Warning   Asynchronous driver check      1536        
TIMING-18  Warning   Missing input or output delay  919         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (870)
6. checking no_output_delay (49)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (870)
--------------------------------
 There are 870 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (49)
--------------------------------
 There are 49 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.017        0.000                      0                29098        0.019        0.000                      0                29098        1.134        0.000                       0                 15928  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 1.667}        3.333           300.030         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.017        0.000                      0                29098        0.019        0.000                      0                29098        1.134        0.000                       0                 15928  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.019ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (required time - arrival time)
  Source:                 pe03/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pe03/ModMul_0/mul_w3/mul_0/out_reg_i_22__27_psdsp_20/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 1.146ns (35.091%)  route 2.120ns (64.909%))
  Logic Levels:           8  (CARRY8=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.060     0.060    pe03/ModMul_0/pipe_z3/out_reg/CLK
    DSP48E2_X14Y246      DSP_OUTPUT                                   r  pe03/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X14Y246      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[13])
                                                      0.194     0.254 r  pe03/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.294     0.548    pe03/ModMul_0/mul_z4/out_reg_i_18__24_1[13]
    SLICE_X103Y634       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     0.681 r  pe03/ModMul_0/mul_z4/out_reg_i_63__8/O
                         net (fo=2, routed)           0.431     1.112    pe03/ModMul_0/mul_z4/out_reg_i_63__8_n_0
    SLICE_X101Y637       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     1.235 r  pe03/ModMul_0/mul_z4/out_reg_i_71__8/O
                         net (fo=1, routed)           0.008     1.243    pe03/ModMul_0/mul_z4/out_reg_i_71__8_n_0
    SLICE_X101Y637       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.358 r  pe03/ModMul_0/mul_z4/out_reg_i_53__8/CO[7]
                         net (fo=1, routed)           0.026     1.384    pe03/ModMul_0/mul_z4/out_reg_i_53__8_n_0
    SLICE_X101Y638       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.440 r  pe03/ModMul_0/mul_z4/out_reg_i_61__8/O[0]
                         net (fo=1, routed)           0.347     1.787    pe03/ModMul_0/mul_z4/z3_sub[16]
    SLICE_X99Y637        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     1.839 r  pe03/ModMul_0/mul_z4/out_reg_i_52__8/O
                         net (fo=1, routed)           0.016     1.855    pe03/ModMul_0/mul_z4/out_reg_i_52__8_n_0
    SLICE_X99Y637        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.045 r  pe03/ModMul_0/mul_z4/out_reg_i_4__26/CO[7]
                         net (fo=1, routed)           0.026     2.071    pe03/ModMul_0/mul_z4/out_reg_i_4__26_n_0
    SLICE_X99Y638        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.147 r  pe03/ModMul_0/mul_z4/out_reg_i_4__27/O[1]
                         net (fo=1, routed)           0.531     2.678    pe03/ModMul_0/mul_z4/out_reg_i_4__27_n_14
    SLICE_X93Y638        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[4])
                                                      0.207     2.885 r  pe03/ModMul_0/mul_z4/out_reg_i_2__45/O[4]
                         net (fo=2, routed)           0.441     3.326    pe03/ModMul_0/mul_w3/mul_0/z[11]_alias_1
    SLICE_X93Y638        FDRE                                         r  pe03/ModMul_0/mul_w3/mul_0/out_reg_i_22__27_psdsp_20/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16615, unset)        0.020     3.353    pe03/ModMul_0/mul_w3/mul_0/clk
    SLICE_X93Y638        FDRE                                         r  pe03/ModMul_0/mul_w3/mul_0/out_reg_i_22__27_psdsp_20/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X93Y638        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.343    pe03/ModMul_0/mul_w3/mul_0/out_reg_i_22__27_psdsp_20
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -3.326    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.032ns  (required time - arrival time)
  Source:                 pe07/ModMul_0/mul_z0/buffer[0][38]__0_i_40__6_psdsp_1/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pe07/ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        3.017ns  (logic 1.116ns (36.986%)  route 1.901ns (63.014%))
  Logic Levels:           9  (CARRY8=4 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.030     0.030    pe07/ModMul_0/mul_z0/clk
    SLICE_X102Y576       FDRE                                         r  pe07/ModMul_0/mul_z0/buffer[0][38]__0_i_40__6_psdsp_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y576       FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078     0.108 r  pe07/ModMul_0/mul_z0/buffer[0][38]__0_i_40__6_psdsp_1/Q
                         net (fo=6, routed)           0.407     0.515    pe07/ModMul_0/mul_z2/out_reg_i_91__13_0[8]
    SLICE_X104Y579       LUT3 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     0.616 r  pe07/ModMul_0/mul_z2/out_reg_i_204__13/O
                         net (fo=2, routed)           0.178     0.794    pe07/ModMul_0/mul_z2/out_reg_i_204__13_n_0
    SLICE_X104Y574       LUT5 (Prop_B5LUT_SLICEM_I1_O)
                                                      0.167     0.961 r  pe07/ModMul_0/mul_z2/out_reg_i_154__13/O
                         net (fo=2, routed)           0.333     1.294    pe07/ModMul_0/mul_z2/out_reg_i_154__13_n_0
    SLICE_X104Y576       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     1.383 r  pe07/ModMul_0/mul_z2/out_reg_i_162__13/O
                         net (fo=1, routed)           0.016     1.399    pe07/ModMul_0/mul_z2/out_reg_i_162__13_n_0
    SLICE_X104Y576       CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     1.589 r  pe07/ModMul_0/mul_z2/out_reg_i_60__20/CO[7]
                         net (fo=1, routed)           0.026     1.615    pe07/ModMul_0/mul_z2/out_reg_i_60__20_n_0
    SLICE_X104Y577       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.671 r  pe07/ModMul_0/mul_z2/out_reg_i_57__20/O[0]
                         net (fo=2, routed)           0.354     2.025    pe07/ModMul_0/mul_z4/z5_sub[0]
    SLICE_X105Y583       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.141     2.166 r  pe07/ModMul_0/mul_z4/out_reg_i_35__28/O
                         net (fo=2, routed)           0.163     2.329    pe07/ModMul_0/mul_z4/out_reg_i_35__28_n_0
    SLICE_X105Y583       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     2.379 r  pe07/ModMul_0/mul_z4/out_reg_i_43__20/O
                         net (fo=1, routed)           0.010     2.389    pe07/ModMul_0/mul_z4/out_reg_i_43__20_n_0
    SLICE_X105Y583       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     2.544 r  pe07/ModMul_0/mul_z4/out_reg_i_3__106/CO[7]
                         net (fo=1, routed)           0.026     2.570    pe07/ModMul_0/mul_z4/out_reg_i_3__106_n_0
    SLICE_X105Y584       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     2.659 r  pe07/ModMul_0/mul_z4/out_reg_i_2__104/O[3]
                         net (fo=2, routed)           0.388     3.047    pe07/ModMul_0/mul_w_mu_0/out_reg/A[11]
    DSP48E2_X14Y229      DSP_A_B_DATA                                 r  pe07/ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16615, unset)        0.043     3.376    pe07/ModMul_0/mul_w_mu_0/out_reg/CLK
    DSP48E2_X14Y229      DSP_A_B_DATA                                 r  pe07/ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
    DSP48E2_X14Y229      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.261     3.080    pe07/ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.080    
                         arrival time                          -3.047    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 pe02/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pe02/ModMul_0/mul_w3/mul_0/out_reg_i_22__19_psdsp_16/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        3.250ns  (logic 1.282ns (39.448%)  route 1.968ns (60.552%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.060     0.060    pe02/ModMul_0/pipe_z3/out_reg/CLK
    DSP48E2_X15Y253      DSP_OUTPUT                                   r  pe02/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y253      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[10])
                                                      0.193     0.253 r  pe02/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/P[10]
                         net (fo=2, routed)           0.689     0.942    pe02/ModMul_0/mul_z4/out_reg_i_18__16_1[10]
    SLICE_X120Y646       LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     1.039 r  pe02/ModMul_0/mul_z4/out_reg_i_66__5/O
                         net (fo=2, routed)           0.209     1.248    pe02/ModMul_0/mul_z4/out_reg_i_66__5_n_0
    SLICE_X117Y646       LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.122     1.370 r  pe02/ModMul_0/mul_z4/out_reg_i_74__5/O
                         net (fo=1, routed)           0.009     1.379    pe02/ModMul_0/mul_z4/out_reg_i_74__5_n_0
    SLICE_X117Y646       CARRY8 (Prop_CARRY8_SLICEL_S[3]_CO[7])
                                                      0.154     1.533 r  pe02/ModMul_0/mul_z4/out_reg_i_53__5/CO[7]
                         net (fo=1, routed)           0.026     1.559    pe02/ModMul_0/mul_z4/out_reg_i_53__5_n_0
    SLICE_X117Y647       CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.675 r  pe02/ModMul_0/mul_z4/out_reg_i_61__5/O[5]
                         net (fo=1, routed)           0.260     1.935    pe02/ModMul_0/mul_z4/z3_sub[21]
    SLICE_X117Y650       LUT2 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.149     2.084 r  pe02/ModMul_0/mul_z4/out_reg_i_47__5/O
                         net (fo=1, routed)           0.008     2.092    pe02/ModMul_0/mul_z4/out_reg_i_47__5_n_0
    SLICE_X117Y650       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     2.207 r  pe02/ModMul_0/mul_z4/out_reg_i_4__17/CO[7]
                         net (fo=1, routed)           0.026     2.233    pe02/ModMul_0/mul_z4/out_reg_i_4__17_n_0
    SLICE_X117Y651       CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.309 r  pe02/ModMul_0/mul_z4/out_reg_i_4__18/O[1]
                         net (fo=1, routed)           0.438     2.747    pe02/ModMul_0/mul_z4/out_reg_i_4__18_n_14
    SLICE_X119Y651       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.933 r  pe02/ModMul_0/mul_z4/out_reg_i_2__30/CO[7]
                         net (fo=1, routed)           0.026     2.959    pe02/ModMul_0/mul_z4/out_reg_i_2__30_n_0
    SLICE_X119Y652       CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     3.033 r  pe02/ModMul_0/mul_z4/out_reg_i_1__30/O[2]
                         net (fo=2, routed)           0.277     3.310    pe02/ModMul_0/mul_w3/mul_0/z[0]_alias
    SLICE_X119Y652       FDRE                                         r  pe02/ModMul_0/mul_w3/mul_0/out_reg_i_22__19_psdsp_16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16615, unset)        0.020     3.353    pe02/ModMul_0/mul_w3/mul_0/clk
    SLICE_X119Y652       FDRE                                         r  pe02/ModMul_0/mul_w3/mul_0/out_reg_i_22__19_psdsp_16/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X119Y652       FDRE (Setup_GFF2_SLICEL_C_D)
                                                      0.025     3.343    pe02/ModMul_0/mul_w3/mul_0/out_reg_i_22__19_psdsp_16
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -3.310    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.040ns  (required time - arrival time)
  Source:                 pe02/ModMul_0/mul_z0/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pe02/ModMul_0/mul_w3/mul_0/out_reg_i_22__19_psdsp_23/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        3.243ns  (logic 1.035ns (31.917%)  route 2.208ns (68.083%))
  Logic Levels:           12  (CARRY8=7 LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.060     0.060    pe02/ModMul_0/mul_z0/out_reg/CLK
    DSP48E2_X15Y252      DSP_OUTPUT                                   r  pe02/ModMul_0/mul_z0/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X15Y252      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[6])
                                                      0.203     0.263 r  pe02/ModMul_0/mul_z0/out_reg/DSP_OUTPUT_INST/P[6]
                         net (fo=6, routed)           0.646     0.909    pe02/ModMul_0/mul_z2/out_reg_i_91__3_0[6]
    SLICE_X118Y646       LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.051     0.960 r  pe02/ModMul_0/mul_z2/buffer[0][46]__0_i_34__1/O
                         net (fo=2, routed)           0.147     1.107    pe02/ModMul_0/mul_z2/buffer[0][46]__0_i_34__1_n_0
    SLICE_X117Y644       LUT5 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.066     1.173 r  pe02/ModMul_0/mul_z2/buffer[0][46]__0_i_19__1/O
                         net (fo=2, routed)           0.424     1.597    pe02/ModMul_0/mul_z2/buffer[0][46]__0_i_19__1_n_0
    SLICE_X118Y647       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     1.650 r  pe02/ModMul_0/mul_z2/buffer[0][46]__0_i_26__1/O
                         net (fo=1, routed)           0.015     1.665    pe02/ModMul_0/mul_z2/buffer[0][46]__0_i_26__1_n_0
    SLICE_X118Y647       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     1.782 r  pe02/ModMul_0/mul_z2/buffer_reg[0][46]__0_i_18__1/CO[7]
                         net (fo=1, routed)           0.026     1.808    pe02/ModMul_0/mul_z2/buffer_reg[0][46]__0_i_18__1_n_0
    SLICE_X118Y648       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.823 r  pe02/ModMul_0/mul_z2/out_reg_i_60__5/CO[7]
                         net (fo=1, routed)           0.026     1.849    pe02/ModMul_0/mul_z2/out_reg_i_60__5_n_0
    SLICE_X118Y649       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     1.905 r  pe02/ModMul_0/mul_z2/out_reg_i_57__5/O[0]
                         net (fo=2, routed)           0.319     2.224    pe02/ModMul_0/mul_z4/z5_sub[0]
    SLICE_X119Y648       LUT3 (Prop_B5LUT_SLICEL_I2_O)
                                                      0.104     2.328 r  pe02/ModMul_0/mul_z4/out_reg_i_35__8/O
                         net (fo=2, routed)           0.163     2.491    pe02/ModMul_0/mul_z4/out_reg_i_35__8_n_0
    SLICE_X119Y648       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     2.587 r  pe02/ModMul_0/mul_z4/out_reg_i_43__5/O
                         net (fo=1, routed)           0.010     2.597    pe02/ModMul_0/mul_z4/out_reg_i_43__5_n_0
    SLICE_X119Y648       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     2.752 r  pe02/ModMul_0/mul_z4/out_reg_i_3__31/CO[7]
                         net (fo=1, routed)           0.026     2.778    pe02/ModMul_0/mul_z4/out_reg_i_3__31_n_0
    SLICE_X119Y649       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.793 r  pe02/ModMul_0/mul_z4/out_reg_i_2__29/CO[7]
                         net (fo=1, routed)           0.026     2.819    pe02/ModMul_0/mul_z4/out_reg_i_2__29_n_0
    SLICE_X119Y650       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.834 r  pe02/ModMul_0/mul_z4/out_reg_i_1__29/CO[7]
                         net (fo=1, routed)           0.026     2.860    pe02/ModMul_0/mul_z4/out_reg_i_1__29_n_0
    SLICE_X119Y651       CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     2.949 r  pe02/ModMul_0/mul_z4/out_reg_i_2__30/O[3]
                         net (fo=2, routed)           0.354     3.303    pe02/ModMul_0/mul_w3/mul_0/z[10]_alias_1
    SLICE_X119Y651       FDRE                                         r  pe02/ModMul_0/mul_w3/mul_0/out_reg_i_22__19_psdsp_23/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16615, unset)        0.020     3.353    pe02/ModMul_0/mul_w3/mul_0/clk
    SLICE_X119Y651       FDRE                                         r  pe02/ModMul_0/mul_w3/mul_0/out_reg_i_22__19_psdsp_23/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X119Y651       FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     3.343    pe02/ModMul_0/mul_w3/mul_0/out_reg_i_22__19_psdsp_23
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -3.303    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.055ns  (required time - arrival time)
  Source:                 pe07/ModMul_0/mul_w_mu_0/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pe07/ModMul_0/mul_y2/out_reg/DSP_A_B_DATA_INST/A[10]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.946ns  (logic 0.987ns (33.506%)  route 1.959ns (66.494%))
  Logic Levels:           9  (CARRY8=5 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.060     0.060    pe07/ModMul_0/mul_w_mu_0/out_reg/CLK
    DSP48E2_X14Y229      DSP_OUTPUT                                   r  pe07/ModMul_0/mul_w_mu_0/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X14Y229      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     0.272 r  pe07/ModMul_0/mul_w_mu_0/out_reg/DSP_OUTPUT_INST/P[19]
                         net (fo=6, routed)           0.300     0.572    pe07/ModMul_0/mul_w_mu_2/out_reg_i_77__22_0[19]
    SLICE_X109Y587       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     0.669 r  pe07/ModMul_0/mul_w_mu_2/out_reg_i_154__14/O
                         net (fo=2, routed)           0.232     0.901    pe07/ModMul_0/mul_w_mu_2/out_reg_i_154__14_n_0
    SLICE_X109Y588       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     0.954 r  pe07/ModMul_0/mul_w_mu_2/out_reg_i_95__14/O
                         net (fo=2, routed)           0.236     1.190    pe07/ModMul_0/mul_w_mu_2/out_reg_i_95__14_n_0
    SLICE_X107Y587       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.338 r  pe07/ModMul_0/mul_w_mu_2/out_reg_i_103__14/O
                         net (fo=1, routed)           0.014     1.352    pe07/ModMul_0/mul_w_mu_2/out_reg_i_103__14_n_0
    SLICE_X107Y587       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     1.508 r  pe07/ModMul_0/mul_w_mu_2/out_reg_i_36__21/CO[7]
                         net (fo=1, routed)           0.026     1.534    pe07/ModMul_0/mul_w_mu_2/out_reg_i_36__21_n_0
    SLICE_X107Y588       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.549 r  pe07/ModMul_0/mul_w_mu_2/out_reg_i_34__29/CO[7]
                         net (fo=1, routed)           0.026     1.575    pe07/ModMul_0/mul_w_mu_2/out_reg_i_34__29_n_0
    SLICE_X107Y589       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     1.657 r  pe07/ModMul_0/mul_w_mu_2/out_reg_i_37__22/O[3]
                         net (fo=3, routed)           0.309     1.966    pe07/ModMul_0/mul_w_mu_4/w_mu_5_sub[2]
    SLICE_X103Y587       LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.067     2.033 r  pe07/ModMul_0/mul_w_mu_4/out_reg_i_21__59/O
                         net (fo=1, routed)           0.416     2.449    pe07/ModMul_0/mul_w_mu_4/out_reg_i_21__59_n_0
    SLICE_X96Y587        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     2.532 r  pe07/ModMul_0/mul_w_mu_4/out_reg_i_2__111/CO[7]
                         net (fo=1, routed)           0.026     2.558    pe07/ModMul_0/mul_w_mu_4/out_reg_i_2__111_n_0
    SLICE_X96Y588        CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.074     2.632 r  pe07/ModMul_0/mul_w_mu_4/out_reg_i_1__111/O[2]
                         net (fo=2, routed)           0.374     3.006    pe07/ModMul_0/mul_y2/out_reg/A[10]
    DSP48E2_X12Y229      DSP_A_B_DATA                                 r  pe07/ModMul_0/mul_y2/out_reg/DSP_A_B_DATA_INST/A[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16615, unset)        0.043     3.376    pe07/ModMul_0/mul_y2/out_reg/CLK
    DSP48E2_X12Y229      DSP_A_B_DATA                                 r  pe07/ModMul_0/mul_y2/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
    DSP48E2_X12Y229      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[10])
                                                     -0.280     3.061    pe07/ModMul_0/mul_y2/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.061    
                         arrival time                          -3.006    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.060ns  (required time - arrival time)
  Source:                 pe03/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pe03/ModMul_0/mul_w3/mul_0/out_reg_i_22__27_psdsp_19/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        3.223ns  (logic 1.179ns (36.584%)  route 2.044ns (63.416%))
  Logic Levels:           8  (CARRY8=5 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.060     0.060    pe03/ModMul_0/pipe_z3/out_reg/CLK
    DSP48E2_X14Y246      DSP_OUTPUT                                   r  pe03/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X14Y246      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[13])
                                                      0.194     0.254 r  pe03/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.294     0.548    pe03/ModMul_0/mul_z4/out_reg_i_18__24_1[13]
    SLICE_X103Y634       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     0.681 r  pe03/ModMul_0/mul_z4/out_reg_i_63__8/O
                         net (fo=2, routed)           0.431     1.112    pe03/ModMul_0/mul_z4/out_reg_i_63__8_n_0
    SLICE_X101Y637       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     1.235 r  pe03/ModMul_0/mul_z4/out_reg_i_71__8/O
                         net (fo=1, routed)           0.008     1.243    pe03/ModMul_0/mul_z4/out_reg_i_71__8_n_0
    SLICE_X101Y637       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.358 r  pe03/ModMul_0/mul_z4/out_reg_i_53__8/CO[7]
                         net (fo=1, routed)           0.026     1.384    pe03/ModMul_0/mul_z4/out_reg_i_53__8_n_0
    SLICE_X101Y638       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.440 r  pe03/ModMul_0/mul_z4/out_reg_i_61__8/O[0]
                         net (fo=1, routed)           0.347     1.787    pe03/ModMul_0/mul_z4/z3_sub[16]
    SLICE_X99Y637        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     1.839 r  pe03/ModMul_0/mul_z4/out_reg_i_52__8/O
                         net (fo=1, routed)           0.016     1.855    pe03/ModMul_0/mul_z4/out_reg_i_52__8_n_0
    SLICE_X99Y637        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.045 r  pe03/ModMul_0/mul_z4/out_reg_i_4__26/CO[7]
                         net (fo=1, routed)           0.026     2.071    pe03/ModMul_0/mul_z4/out_reg_i_4__26_n_0
    SLICE_X99Y638        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.147 r  pe03/ModMul_0/mul_z4/out_reg_i_4__27/O[1]
                         net (fo=1, routed)           0.531     2.678    pe03/ModMul_0/mul_z4/out_reg_i_4__27_n_14
    SLICE_X93Y638        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.240     2.918 r  pe03/ModMul_0/mul_z4/out_reg_i_2__45/O[5]
                         net (fo=2, routed)           0.365     3.283    pe03/ModMul_0/mul_w3/mul_0/z[12]_alias_1
    SLICE_X93Y638        FDRE                                         r  pe03/ModMul_0/mul_w3/mul_0/out_reg_i_22__27_psdsp_19/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16615, unset)        0.020     3.353    pe03/ModMul_0/mul_w3/mul_0/clk
    SLICE_X93Y638        FDRE                                         r  pe03/ModMul_0/mul_w3/mul_0/out_reg_i_22__27_psdsp_19/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X93Y638        FDRE (Setup_EFF2_SLICEL_C_D)
                                                      0.025     3.343    pe03/ModMul_0/mul_w3/mul_0/out_reg_i_22__27_psdsp_19
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -3.283    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (required time - arrival time)
  Source:                 pe07/ModMul_0/mul_w_mu_0/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pe07/ModMul_0/mul_y2/out_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.958ns  (logic 1.002ns (33.877%)  route 1.956ns (66.123%))
  Logic Levels:           9  (CARRY8=5 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.060     0.060    pe07/ModMul_0/mul_w_mu_0/out_reg/CLK
    DSP48E2_X14Y229      DSP_OUTPUT                                   r  pe07/ModMul_0/mul_w_mu_0/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X14Y229      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     0.272 r  pe07/ModMul_0/mul_w_mu_0/out_reg/DSP_OUTPUT_INST/P[19]
                         net (fo=6, routed)           0.300     0.572    pe07/ModMul_0/mul_w_mu_2/out_reg_i_77__22_0[19]
    SLICE_X109Y587       LUT3 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.097     0.669 r  pe07/ModMul_0/mul_w_mu_2/out_reg_i_154__14/O
                         net (fo=2, routed)           0.232     0.901    pe07/ModMul_0/mul_w_mu_2/out_reg_i_154__14_n_0
    SLICE_X109Y588       LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     0.954 r  pe07/ModMul_0/mul_w_mu_2/out_reg_i_95__14/O
                         net (fo=2, routed)           0.236     1.190    pe07/ModMul_0/mul_w_mu_2/out_reg_i_95__14_n_0
    SLICE_X107Y587       LUT6 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.148     1.338 r  pe07/ModMul_0/mul_w_mu_2/out_reg_i_103__14/O
                         net (fo=1, routed)           0.014     1.352    pe07/ModMul_0/mul_w_mu_2/out_reg_i_103__14_n_0
    SLICE_X107Y587       CARRY8 (Prop_CARRY8_SLICEM_S[4]_CO[7])
                                                      0.156     1.508 r  pe07/ModMul_0/mul_w_mu_2/out_reg_i_36__21/CO[7]
                         net (fo=1, routed)           0.026     1.534    pe07/ModMul_0/mul_w_mu_2/out_reg_i_36__21_n_0
    SLICE_X107Y588       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     1.549 r  pe07/ModMul_0/mul_w_mu_2/out_reg_i_34__29/CO[7]
                         net (fo=1, routed)           0.026     1.575    pe07/ModMul_0/mul_w_mu_2/out_reg_i_34__29_n_0
    SLICE_X107Y589       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     1.657 r  pe07/ModMul_0/mul_w_mu_2/out_reg_i_37__22/O[3]
                         net (fo=3, routed)           0.309     1.966    pe07/ModMul_0/mul_w_mu_4/w_mu_5_sub[2]
    SLICE_X103Y587       LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.067     2.033 r  pe07/ModMul_0/mul_w_mu_4/out_reg_i_21__59/O
                         net (fo=1, routed)           0.416     2.449    pe07/ModMul_0/mul_w_mu_4/out_reg_i_21__59_n_0
    SLICE_X96Y587        CARRY8 (Prop_CARRY8_SLICEL_DI[5]_CO[7])
                                                      0.083     2.532 r  pe07/ModMul_0/mul_w_mu_4/out_reg_i_2__111/CO[7]
                         net (fo=1, routed)           0.026     2.558    pe07/ModMul_0/mul_w_mu_4/out_reg_i_2__111_n_0
    SLICE_X96Y588        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     2.647 r  pe07/ModMul_0/mul_w_mu_4/out_reg_i_1__111/O[3]
                         net (fo=2, routed)           0.371     3.018    pe07/ModMul_0/mul_y2/out_reg/A[11]
    DSP48E2_X12Y229      DSP_A_B_DATA                                 r  pe07/ModMul_0/mul_y2/out_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16615, unset)        0.043     3.376    pe07/ModMul_0/mul_y2/out_reg/CLK
    DSP48E2_X12Y229      DSP_A_B_DATA                                 r  pe07/ModMul_0/mul_y2/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
    DSP48E2_X12Y229      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.261     3.080    pe07/ModMul_0/mul_y2/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.080    
                         arrival time                          -3.018    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (required time - arrival time)
  Source:                 pe03/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pe03/ModMul_0/mul_w3/mul_0/out_reg_i_22__27_psdsp_12/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        3.220ns  (logic 1.218ns (37.829%)  route 2.002ns (62.171%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.060     0.060    pe03/ModMul_0/pipe_z3/out_reg/CLK
    DSP48E2_X14Y246      DSP_OUTPUT                                   r  pe03/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X14Y246      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[13])
                                                      0.194     0.254 r  pe03/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/P[13]
                         net (fo=2, routed)           0.294     0.548    pe03/ModMul_0/mul_z4/out_reg_i_18__24_1[13]
    SLICE_X103Y634       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.133     0.681 r  pe03/ModMul_0/mul_z4/out_reg_i_63__8/O
                         net (fo=2, routed)           0.431     1.112    pe03/ModMul_0/mul_z4/out_reg_i_63__8_n_0
    SLICE_X101Y637       LUT4 (Prop_G6LUT_SLICEL_I3_O)
                                                      0.123     1.235 r  pe03/ModMul_0/mul_z4/out_reg_i_71__8/O
                         net (fo=1, routed)           0.008     1.243    pe03/ModMul_0/mul_z4/out_reg_i_71__8_n_0
    SLICE_X101Y637       CARRY8 (Prop_CARRY8_SLICEL_S[6]_CO[7])
                                                      0.115     1.358 r  pe03/ModMul_0/mul_z4/out_reg_i_53__8/CO[7]
                         net (fo=1, routed)           0.026     1.384    pe03/ModMul_0/mul_z4/out_reg_i_53__8_n_0
    SLICE_X101Y638       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.440 r  pe03/ModMul_0/mul_z4/out_reg_i_61__8/O[0]
                         net (fo=1, routed)           0.347     1.787    pe03/ModMul_0/mul_z4/z3_sub[16]
    SLICE_X99Y637        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     1.839 r  pe03/ModMul_0/mul_z4/out_reg_i_52__8/O
                         net (fo=1, routed)           0.016     1.855    pe03/ModMul_0/mul_z4/out_reg_i_52__8_n_0
    SLICE_X99Y637        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.045 r  pe03/ModMul_0/mul_z4/out_reg_i_4__26/CO[7]
                         net (fo=1, routed)           0.026     2.071    pe03/ModMul_0/mul_z4/out_reg_i_4__26_n_0
    SLICE_X99Y638        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     2.147 r  pe03/ModMul_0/mul_z4/out_reg_i_4__27/O[1]
                         net (fo=1, routed)           0.531     2.678    pe03/ModMul_0/mul_z4/out_reg_i_4__27_n_14
    SLICE_X93Y638        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.864 r  pe03/ModMul_0/mul_z4/out_reg_i_2__45/CO[7]
                         net (fo=1, routed)           0.026     2.890    pe03/ModMul_0/mul_z4/out_reg_i_2__45_n_0
    SLICE_X93Y639        CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.093     2.983 r  pe03/ModMul_0/mul_z4/out_reg_i_1__45/O[4]
                         net (fo=2, routed)           0.297     3.280    pe03/ModMul_0/mul_w3/mul_0/z[2]_alias
    SLICE_X93Y639        FDRE                                         r  pe03/ModMul_0/mul_w3/mul_0/out_reg_i_22__27_psdsp_12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16615, unset)        0.020     3.353    pe03/ModMul_0/mul_w3/mul_0/clk
    SLICE_X93Y639        FDRE                                         r  pe03/ModMul_0/mul_w3/mul_0/out_reg_i_22__27_psdsp_12/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X93Y639        FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     3.343    pe03/ModMul_0/mul_w3/mul_0/out_reg_i_22__27_psdsp_12
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -3.280    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 pe03/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pe03/ModMul_0/mul_w3/mul_0/out_reg_i_22__27_psdsp_8/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 1.277ns (39.709%)  route 1.939ns (60.291%))
  Logic Levels:           9  (CARRY8=6 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 3.353 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.060     0.060    pe03/ModMul_0/pipe_z3/out_reg/CLK
    DSP48E2_X14Y246      DSP_OUTPUT                                   r  pe03/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X14Y246      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[19])
                                                      0.212     0.272 r  pe03/ModMul_0/pipe_z3/out_reg/DSP_OUTPUT_INST/P[19]
                         net (fo=2, routed)           0.499     0.771    pe03/ModMul_0/mul_z4/out_reg_i_18__24_1[19]
    SLICE_X101Y638       LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.157     0.928 r  pe03/ModMul_0/mul_z4/out_reg_i_167__5/O
                         net (fo=2, routed)           0.236     1.164    pe03/ModMul_0/mul_z4/out_reg_i_167__5_n_0
    SLICE_X101Y638       LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.123     1.287 r  pe03/ModMul_0/mul_z4/out_reg_i_175__5/O
                         net (fo=1, routed)           0.007     1.294    pe03/ModMul_0/mul_z4/out_reg_i_175__5_n_0
    SLICE_X101Y638       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     1.447 r  pe03/ModMul_0/mul_z4/out_reg_i_61__8/CO[7]
                         net (fo=1, routed)           0.026     1.473    pe03/ModMul_0/mul_z4/out_reg_i_61__8_n_0
    SLICE_X101Y639       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.529 r  pe03/ModMul_0/mul_z4/out_reg_i_18__24/O[0]
                         net (fo=1, routed)           0.344     1.873    pe03/ModMul_0/mul_z4/z3_sub[24]
    SLICE_X99Y638        LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     1.925 r  pe03/ModMul_0/mul_z4/out_reg_i_15__24/O
                         net (fo=1, routed)           0.016     1.941    pe03/ModMul_0/mul_z4/out_reg_i_15__24_n_0
    SLICE_X99Y638        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.190     2.131 r  pe03/ModMul_0/mul_z4/out_reg_i_4__27/CO[7]
                         net (fo=1, routed)           0.026     2.157    pe03/ModMul_0/mul_z4/out_reg_i_4__27_n_0
    SLICE_X99Y639        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.116     2.273 r  pe03/ModMul_0/mul_z4/out_reg_i_3__44/O[5]
                         net (fo=1, routed)           0.552     2.825    pe03/ModMul_0/mul_z4/out_reg_i_3__44_n_10
    SLICE_X93Y639        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     2.980 r  pe03/ModMul_0/mul_z4/out_reg_i_1__45/CO[7]
                         net (fo=1, routed)           0.026     3.006    pe03/ModMul_0/mul_z4/out_reg_i_1__45_n_0
    SLICE_X93Y640        CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.063     3.069 r  pe03/ModMul_0/mul_z4/out_reg_i_2__46/O[0]
                         net (fo=2, routed)           0.207     3.276    pe03/ModMul_0/mul_w3/mul_0/z[6]_alias
    SLICE_X93Y641        FDRE                                         r  pe03/ModMul_0/mul_w3/mul_0/out_reg_i_22__27_psdsp_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16615, unset)        0.020     3.353    pe03/ModMul_0/mul_w3/mul_0/clk
    SLICE_X93Y641        FDRE                                         r  pe03/ModMul_0/mul_w3/mul_0/out_reg_i_22__27_psdsp_8/C
                         clock pessimism              0.000     3.353    
                         clock uncertainty           -0.035     3.318    
    SLICE_X93Y641        FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     3.343    pe03/ModMul_0/mul_w3/mul_0/out_reg_i_22__27_psdsp_8
  -------------------------------------------------------------------
                         required time                          3.343    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (required time - arrival time)
  Source:                 pe01/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pe01/ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A[11]
                            (rising edge-triggered cell DSP_A_B_DATA clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk rise@3.333ns - clk rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 1.119ns (37.896%)  route 1.834ns (62.104%))
  Logic Levels:           8  (CARRY8=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.043ns = ( 3.376 - 3.333 ) 
    Source Clock Delay      (SCD):    0.060ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.060     0.060    pe01/ModMul_0/mul_z2/out_reg/CLK
    DSP48E2_X11Y260      DSP_OUTPUT                                   r  pe01/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y260      DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[8])
                                                      0.198     0.258 r  pe01/ModMul_0/mul_z2/out_reg/DSP_OUTPUT_INST/P[8]
                         net (fo=7, routed)           0.394     0.652    pe01/ModMul_0/mul_z2/P[8]
    SLICE_X90Y670        LUT3 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     0.775 r  pe01/ModMul_0/mul_z2/out_reg_i_204__1/O
                         net (fo=2, routed)           0.244     1.019    pe01/ModMul_0/mul_z2/out_reg_i_204__1_n_0
    SLICE_X91Y668        LUT5 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     1.109 r  pe01/ModMul_0/mul_z2/out_reg_i_154__1/O
                         net (fo=2, routed)           0.263     1.372    pe01/ModMul_0/mul_z2/out_reg_i_154__1_n_0
    SLICE_X90Y667        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     1.408 r  pe01/ModMul_0/mul_z2/out_reg_i_162__1/O
                         net (fo=1, routed)           0.009     1.417    pe01/ModMul_0/mul_z2/out_reg_i_162__1_n_0
    SLICE_X90Y667        CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[7])
                                                      0.234     1.651 r  pe01/ModMul_0/mul_z2/out_reg_i_60__2/O[7]
                         net (fo=2, routed)           0.351     2.002    pe01/ModMul_0/mul_z0/z5_sub[2]
    SLICE_X93Y668        LUT2 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.112     2.114 r  pe01/ModMul_0/mul_z0/out_reg_i_36__24/O
                         net (fo=2, routed)           0.208     2.322    pe01/ModMul_0/mul_z4/DI[1]
    SLICE_X93Y668        LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.051     2.373 r  pe01/ModMul_0/mul_z4/out_reg_i_44__2/O
                         net (fo=1, routed)           0.009     2.382    pe01/ModMul_0/mul_z4/out_reg_i_44__2_n_0
    SLICE_X93Y668        CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.568 r  pe01/ModMul_0/mul_z4/out_reg_i_3__16/CO[7]
                         net (fo=1, routed)           0.026     2.594    pe01/ModMul_0/mul_z4/out_reg_i_3__16_n_0
    SLICE_X93Y669        CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.089     2.683 r  pe01/ModMul_0/mul_z4/out_reg_i_2__14/O[3]
                         net (fo=2, routed)           0.330     3.013    pe01/ModMul_0/mul_w_mu_0/out_reg/A[11]
    DSP48E2_X12Y261      DSP_A_B_DATA                                 r  pe01/ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.333     3.333 r  
                                                      0.000     3.333 r  clk (IN)
                         net (fo=16615, unset)        0.043     3.376    pe01/ModMul_0/mul_w_mu_0/out_reg/CLK
    DSP48E2_X12Y261      DSP_A_B_DATA                                 r  pe01/ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST/CLK
                         clock pessimism              0.000     3.376    
                         clock uncertainty           -0.035     3.341    
    DSP48E2_X12Y261      DSP_A_B_DATA (Setup_DSP_A_B_DATA_DSP48E2_CLK_A[11])
                                                     -0.261     3.080    pe01/ModMul_0/mul_w_mu_0/out_reg/DSP_A_B_DATA_INST
  -------------------------------------------------------------------
                         required time                          3.080    
                         arrival time                          -3.013    
  -------------------------------------------------------------------
                         slack                                  0.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pe00/ModMul_0/delay_mu/buffer_reg[1][36]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pe00/ModMul_0/delay_mu/buffer_reg[2][36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.012     0.012    pe00/ModMul_0/delay_mu/clk
    SLICE_X105Y683       FDRE                                         r  pe00/ModMul_0/delay_mu/buffer_reg[1][36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y683       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe00/ModMul_0/delay_mu/buffer_reg[1][36]/Q
                         net (fo=1, routed)           0.033     0.084    pe00/ModMul_0/delay_mu/buffer_reg[1]_3[36]
    SLICE_X105Y683       FDRE                                         r  pe00/ModMul_0/delay_mu/buffer_reg[2][36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.018     0.018    pe00/ModMul_0/delay_mu/clk
    SLICE_X105Y683       FDRE                                         r  pe00/ModMul_0/delay_mu/buffer_reg[2][36]/C
                         clock pessimism              0.000     0.018    
    SLICE_X105Y683       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    pe00/ModMul_0/delay_mu/buffer_reg[2][36]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pe03/ModMul_0/delay_mu/buffer_reg[1][16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pe03/ModMul_0/delay_mu/buffer_reg[2][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.012     0.012    pe03/ModMul_0/delay_mu/clk
    SLICE_X98Y640        FDRE                                         r  pe03/ModMul_0/delay_mu/buffer_reg[1][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y640        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe03/ModMul_0/delay_mu/buffer_reg[1][16]/Q
                         net (fo=1, routed)           0.033     0.084    pe03/ModMul_0/delay_mu/buffer_reg[1]_3[16]
    SLICE_X98Y640        FDRE                                         r  pe03/ModMul_0/delay_mu/buffer_reg[2][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.018     0.018    pe03/ModMul_0/delay_mu/clk
    SLICE_X98Y640        FDRE                                         r  pe03/ModMul_0/delay_mu/buffer_reg[2][16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X98Y640        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    pe03/ModMul_0/delay_mu/buffer_reg[2][16]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pe03/ModMul_0/delay_mu/buffer_reg[1][31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pe03/ModMul_0/delay_mu/buffer_reg[2][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.012     0.012    pe03/ModMul_0/delay_mu/clk
    SLICE_X101Y641       FDRE                                         r  pe03/ModMul_0/delay_mu/buffer_reg[1][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y641       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe03/ModMul_0/delay_mu/buffer_reg[1][31]/Q
                         net (fo=1, routed)           0.033     0.084    pe03/ModMul_0/delay_mu/buffer_reg[1]_3[31]
    SLICE_X101Y641       FDRE                                         r  pe03/ModMul_0/delay_mu/buffer_reg[2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.018     0.018    pe03/ModMul_0/delay_mu/clk
    SLICE_X101Y641       FDRE                                         r  pe03/ModMul_0/delay_mu/buffer_reg[2][31]/C
                         clock pessimism              0.000     0.018    
    SLICE_X101Y641       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    pe03/ModMul_0/delay_mu/buffer_reg[2][31]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 q_delay1/buffer_reg[11][47]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            q_delay1/buffer_reg[12][47]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.012     0.012    q_delay1/clk
    SLICE_X103Y663       FDRE                                         r  q_delay1/buffer_reg[11][47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y663       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  q_delay1/buffer_reg[11][47]/Q
                         net (fo=1, routed)           0.033     0.084    q_delay1/buffer_reg_n_0_[11][47]
    SLICE_X103Y663       FDRE                                         r  q_delay1/buffer_reg[12][47]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.018     0.018    q_delay1/clk
    SLICE_X103Y663       FDRE                                         r  q_delay1/buffer_reg[12][47]/C
                         clock pessimism              0.000     0.018    
    SLICE_X103Y663       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    q_delay1/buffer_reg[12][47]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 q_delay3/buffer_reg[11][16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            q_delay3/buffer_reg[12][16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.012     0.012    q_delay3/clk
    SLICE_X96Y648        FDRE                                         r  q_delay3/buffer_reg[11][16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y648        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  q_delay3/buffer_reg[11][16]/Q
                         net (fo=1, routed)           0.033     0.084    q_delay3/buffer_reg_n_0_[11][16]
    SLICE_X96Y648        FDRE                                         r  q_delay3/buffer_reg[12][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.018     0.018    q_delay3/clk
    SLICE_X96Y648        FDRE                                         r  q_delay3/buffer_reg[12][16]/C
                         clock pessimism              0.000     0.018    
    SLICE_X96Y648        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    q_delay3/buffer_reg[12][16]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 q_delay7/buffer_reg[11][7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            q_delay7/buffer_reg[12][7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.012     0.012    q_delay7/clk
    SLICE_X101Y596       FDRE                                         r  q_delay7/buffer_reg[11][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y596       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  q_delay7/buffer_reg[11][7]/Q
                         net (fo=1, routed)           0.033     0.084    q_delay7/buffer_reg_n_0_[11][7]
    SLICE_X101Y596       FDRE                                         r  q_delay7/buffer_reg[12][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.018     0.018    q_delay7/clk
    SLICE_X101Y596       FDRE                                         r  q_delay7/buffer_reg[12][7]/C
                         clock pessimism              0.000     0.018    
    SLICE_X101Y596       FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     0.065    q_delay7/buffer_reg[12][7]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.084    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 pe01/ModMul_0/delay_mu/buffer_reg[1][19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pe01/ModMul_0/delay_mu/buffer_reg[2][19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.013     0.013    pe01/ModMul_0/delay_mu/clk
    SLICE_X103Y670       FDRE                                         r  pe01/ModMul_0/delay_mu/buffer_reg[1][19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y670       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  pe01/ModMul_0/delay_mu/buffer_reg[1][19]/Q
                         net (fo=1, routed)           0.033     0.085    pe01/ModMul_0/delay_mu/buffer_reg[1]_3[19]
    SLICE_X103Y670       FDRE                                         r  pe01/ModMul_0/delay_mu/buffer_reg[2][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.019     0.019    pe01/ModMul_0/delay_mu/clk
    SLICE_X103Y670       FDRE                                         r  pe01/ModMul_0/delay_mu/buffer_reg[2][19]/C
                         clock pessimism              0.000     0.019    
    SLICE_X103Y670       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    pe01/ModMul_0/delay_mu/buffer_reg[2][19]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 q_delay5/buffer_reg[11][31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            q_delay5/buffer_reg[12][31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.013     0.013    q_delay5/clk
    SLICE_X105Y621       FDRE                                         r  q_delay5/buffer_reg[11][31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y621       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  q_delay5/buffer_reg[11][31]/Q
                         net (fo=1, routed)           0.033     0.085    q_delay5/buffer_reg_n_0_[11][31]
    SLICE_X105Y621       FDRE                                         r  q_delay5/buffer_reg[12][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.019     0.019    q_delay5/clk
    SLICE_X105Y621       FDRE                                         r  q_delay5/buffer_reg[12][31]/C
                         clock pessimism              0.000     0.019    
    SLICE_X105Y621       FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    q_delay5/buffer_reg[12][31]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 pe03/ModMul_0/delay_mu/buffer_reg[1][10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pe03/ModMul_0/delay_mu/buffer_reg[2][10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.012     0.012    pe03/ModMul_0/delay_mu/clk
    SLICE_X98Y640        FDRE                                         r  pe03/ModMul_0/delay_mu/buffer_reg[1][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y640        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe03/ModMul_0/delay_mu/buffer_reg[1][10]/Q
                         net (fo=1, routed)           0.034     0.085    pe03/ModMul_0/delay_mu/buffer_reg[1]_3[10]
    SLICE_X98Y640        FDRE                                         r  pe03/ModMul_0/delay_mu/buffer_reg[2][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.018     0.018    pe03/ModMul_0/delay_mu/clk
    SLICE_X98Y640        FDRE                                         r  pe03/ModMul_0/delay_mu/buffer_reg[2][10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X98Y640        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    pe03/ModMul_0/delay_mu/buffer_reg[2][10]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 pe03/ModMul_0/delay_mu/buffer_reg[1][22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            pe03/ModMul_0/delay_mu/buffer_reg[2][22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.073ns  (logic 0.039ns (53.425%)  route 0.034ns (46.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.012     0.012    pe03/ModMul_0/delay_mu/clk
    SLICE_X101Y641       FDRE                                         r  pe03/ModMul_0/delay_mu/buffer_reg[1][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y641       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     0.051 r  pe03/ModMul_0/delay_mu/buffer_reg[1][22]/Q
                         net (fo=1, routed)           0.034     0.085    pe03/ModMul_0/delay_mu/buffer_reg[1]_3[22]
    SLICE_X101Y641       FDRE                                         r  pe03/ModMul_0/delay_mu/buffer_reg[2][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.018     0.018    pe03/ModMul_0/delay_mu/clk
    SLICE_X101Y641       FDRE                                         r  pe03/ModMul_0/delay_mu/buffer_reg[2][22]/C
                         clock pessimism              0.000     0.018    
    SLICE_X101Y641       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    pe03/ModMul_0/delay_mu/buffer_reg[2][22]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  0.020    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.333       2.269      SLICE_X109Y679  mu_delay1/buffer_reg[11][0]_srl12/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.333       2.269      SLICE_X109Y679  mu_delay1/buffer_reg[11][10]_srl12/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.333       2.269      SLICE_X109Y679  mu_delay1/buffer_reg[11][11]_srl12/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.333       2.269      SLICE_X109Y679  mu_delay1/buffer_reg[11][12]_srl12/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.333       2.269      SLICE_X109Y679  mu_delay1/buffer_reg[11][13]_srl12/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.333       2.269      SLICE_X109Y679  mu_delay1/buffer_reg[11][14]_srl12/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.333       2.269      SLICE_X109Y679  mu_delay1/buffer_reg[11][15]_srl12/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.333       2.269      SLICE_X104Y674  mu_delay1/buffer_reg[11][16]_srl12/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.333       2.269      SLICE_X104Y674  mu_delay1/buffer_reg[11][17]_srl12/CLK
Min Period        n/a     SRL16E/CLK  n/a            1.064         3.333       2.269      SLICE_X104Y674  mu_delay1/buffer_reg[11][18]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.666       1.134      SLICE_X109Y679  mu_delay1/buffer_reg[11][0]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.666       1.134      SLICE_X109Y679  mu_delay1/buffer_reg[11][0]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.666       1.134      SLICE_X109Y679  mu_delay1/buffer_reg[11][10]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.666       1.134      SLICE_X109Y679  mu_delay1/buffer_reg[11][10]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.666       1.134      SLICE_X109Y679  mu_delay1/buffer_reg[11][11]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.666       1.134      SLICE_X109Y679  mu_delay1/buffer_reg[11][11]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.666       1.134      SLICE_X109Y679  mu_delay1/buffer_reg[11][12]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.666       1.134      SLICE_X109Y679  mu_delay1/buffer_reg[11][12]_srl12/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.532         1.666       1.134      SLICE_X109Y679  mu_delay1/buffer_reg[11][13]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.532         1.666       1.134      SLICE_X109Y679  mu_delay1/buffer_reg[11][13]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.667       1.135      SLICE_X109Y679  mu_delay1/buffer_reg[11][0]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.667       1.135      SLICE_X109Y679  mu_delay1/buffer_reg[11][0]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.667       1.135      SLICE_X109Y679  mu_delay1/buffer_reg[11][10]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.667       1.135      SLICE_X109Y679  mu_delay1/buffer_reg[11][10]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.667       1.135      SLICE_X109Y679  mu_delay1/buffer_reg[11][11]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.667       1.135      SLICE_X109Y679  mu_delay1/buffer_reg[11][11]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.667       1.135      SLICE_X109Y679  mu_delay1/buffer_reg[11][12]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.667       1.135      SLICE_X109Y679  mu_delay1/buffer_reg[11][12]_srl12/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.532         1.667       1.135      SLICE_X109Y679  mu_delay1/buffer_reg[11][13]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.532         1.667       1.135      SLICE_X109Y679  mu_delay1/buffer_reg[11][13]_srl12/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.030     0.030    pe07/ModAdd_0/clk
    SLICE_X106Y593       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y593       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  pe07/ModAdd_0/Add_Mod_reg[16]/Q
                         net (fo=0)                   0.000     0.110    a[16]
                                                                      r  a[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.030     0.030    pe07/ModAdd_0/clk
    SLICE_X106Y593       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y593       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  pe07/ModAdd_0/Add_Mod_reg[20]/Q
                         net (fo=0)                   0.000     0.110    a[20]
                                                                      r  a[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.030     0.030    pe07/ModAdd_0/clk
    SLICE_X106Y593       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y593       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  pe07/ModAdd_0/Add_Mod_reg[22]/Q
                         net (fo=0)                   0.000     0.110    a[22]
                                                                      r  a[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.030     0.030    pe07/ModAdd_0/clk
    SLICE_X106Y595       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y595       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  pe07/ModAdd_0/Add_Mod_reg[32]/Q
                         net (fo=0)                   0.000     0.110    a[32]
                                                                      r  a[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[36]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[36]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.030     0.030    pe07/ModAdd_0/clk
    SLICE_X106Y595       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y595       FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  pe07/ModAdd_0/Add_Mod_reg[36]/Q
                         net (fo=0)                   0.000     0.110    a[36]
                                                                      r  a[36] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[40]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[40]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.030     0.030    pe07/ModAdd_0/clk
    SLICE_X106Y595       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y595       FDCE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  pe07/ModAdd_0/Add_Mod_reg[40]/Q
                         net (fo=0)                   0.000     0.110    a[40]
                                                                      r  a[40] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[42]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[42]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.030     0.030    pe07/ModAdd_0/clk
    SLICE_X106Y596       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y596       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  pe07/ModAdd_0/Add_Mod_reg[42]/Q
                         net (fo=0)                   0.000     0.110    a[42]
                                                                      r  a[42] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[46]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[46]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.030     0.030    pe07/ModAdd_0/clk
    SLICE_X102Y595       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[46]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y595       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  pe07/ModAdd_0/Add_Mod_reg[46]/Q
                         net (fo=0)                   0.000     0.110    a[46]
                                                                      r  a[46] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.080ns  (logic 0.080ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.030     0.030    pe07/ModAdd_0/clk
    SLICE_X104Y589       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y589       FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     0.110 r  pe07/ModAdd_0/Add_Mod_reg[9]/Q
                         net (fo=0)                   0.000     0.110    a[9]
                                                                      r  a[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 delay_pipe_0/valid_pipe_reg[104]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            out_valid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.081ns  (logic 0.081ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.029     0.029    delay_pipe_0/clk
    SLICE_X113Y245       FDCE                                         r  delay_pipe_0/valid_pipe_reg[104]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y245       FDCE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     0.110 r  delay_pipe_0/valid_pipe_reg[104]/Q
                         net (fo=0)                   0.000     0.110    out_valid
                                                                      r  out_valid (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[37]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.013     0.013    pe07/ModAdd_0/clk
    SLICE_X106Y595       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y595       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  pe07/ModAdd_0/Add_Mod_reg[37]/Q
                         net (fo=0)                   0.000     0.050    a[37]
                                                                      r  a[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.037ns  (logic 0.037ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.013     0.013    pe07/ModAdd_0/clk
    SLICE_X104Y589       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y589       FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     0.050 r  pe07/ModAdd_0/Add_Mod_reg[5]/Q
                         net (fo=0)                   0.000     0.050    a[5]
                                                                      r  a[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.013     0.013    pe07/ModAdd_0/clk
    SLICE_X106Y593       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y593       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe07/ModAdd_0/Add_Mod_reg[17]/Q
                         net (fo=0)                   0.000     0.051    a[17]
                                                                      r  a[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.013     0.013    pe07/ModAdd_0/clk
    SLICE_X106Y593       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y593       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe07/ModAdd_0/Add_Mod_reg[19]/Q
                         net (fo=0)                   0.000     0.051    a[19]
                                                                      r  a[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.013     0.013    pe07/ModAdd_0/clk
    SLICE_X104Y589       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y589       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe07/ModAdd_0/Add_Mod_reg[1]/Q
                         net (fo=0)                   0.000     0.051    a[1]
                                                                      r  a[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.013     0.013    pe07/ModAdd_0/clk
    SLICE_X106Y593       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y593       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe07/ModAdd_0/Add_Mod_reg[21]/Q
                         net (fo=0)                   0.000     0.051    a[21]
                                                                      r  a[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.013     0.013    pe07/ModAdd_0/clk
    SLICE_X106Y595       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y595       FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe07/ModAdd_0/Add_Mod_reg[33]/Q
                         net (fo=0)                   0.000     0.051    a[33]
                                                                      r  a[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[35]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[35]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.013     0.013    pe07/ModAdd_0/clk
    SLICE_X106Y595       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y595       FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe07/ModAdd_0/Add_Mod_reg[35]/Q
                         net (fo=0)                   0.000     0.051    a[35]
                                                                      r  a[35] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[39]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[39]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.013     0.013    pe07/ModAdd_0/clk
    SLICE_X106Y595       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y595       FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe07/ModAdd_0/Add_Mod_reg[39]/Q
                         net (fo=0)                   0.000     0.051    a[39]
                                                                      r  a[39] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pe07/ModAdd_0/Add_Mod_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            a[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.038ns  (logic 0.038ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.013     0.013    pe07/ModAdd_0/clk
    SLICE_X104Y589       FDCE                                         r  pe07/ModAdd_0/Add_Mod_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y589       FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     0.051 r  pe07/ModAdd_0/Add_Mod_reg[7]/Q
                         net (fo=0)                   0.000     0.051    a[7]
                                                                      r  a[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          8339 Endpoints
Min Delay          8339 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_qHat6/out_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.199ns  (logic 0.052ns (1.000%)  route 5.147ns (99.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=106, unset)          0.000     0.000    r_mu/clr
    SLICE_X111Y654       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  r_mu/out[49]_i_1/O
                         net (fo=866, routed)         5.147     5.199    r_qHat6/SR[0]
    SLICE_X95Y605        FDRE                                         r  r_qHat6/out_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.021     0.021    r_qHat6/clk
    SLICE_X95Y605        FDRE                                         r  r_qHat6/out_reg[44]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_x6/out_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.199ns  (logic 0.052ns (1.000%)  route 5.147ns (99.000%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=106, unset)          0.000     0.000    r_mu/clr
    SLICE_X111Y654       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  r_mu/out[49]_i_1/O
                         net (fo=866, routed)         5.147     5.199    r_x6/SR[0]
    SLICE_X95Y605        FDRE                                         r  r_x6/out_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.021     0.021    r_x6/clk
    SLICE_X95Y605        FDRE                                         r  r_x6/out_reg[39]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_x4/out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.140ns  (logic 0.052ns (1.012%)  route 5.088ns (98.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=106, unset)          0.000     0.000    r_mu/clr
    SLICE_X111Y654       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  r_mu/out[49]_i_1/O
                         net (fo=866, routed)         5.088     5.140    r_x4/SR[0]
    SLICE_X98Y615        FDRE                                         r  r_x4/out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.020     0.020    r_x4/clk
    SLICE_X98Y615        FDRE                                         r  r_x4/out_reg[2]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_x4/out_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.140ns  (logic 0.052ns (1.012%)  route 5.088ns (98.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=106, unset)          0.000     0.000    r_mu/clr
    SLICE_X111Y654       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  r_mu/out[49]_i_1/O
                         net (fo=866, routed)         5.088     5.140    r_x4/SR[0]
    SLICE_X98Y615        FDRE                                         r  r_x4/out_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.020     0.020    r_x4/clk
    SLICE_X98Y615        FDRE                                         r  r_x4/out_reg[32]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_x6/out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.091ns  (logic 0.052ns (1.021%)  route 5.039ns (98.979%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=106, unset)          0.000     0.000    r_mu/clr
    SLICE_X111Y654       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  r_mu/out[49]_i_1/O
                         net (fo=866, routed)         5.039     5.091    r_x6/SR[0]
    SLICE_X95Y610        FDRE                                         r  r_x6/out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.021     0.021    r_x6/clk
    SLICE_X95Y610        FDRE                                         r  r_x6/out_reg[13]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_qHat4/out_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 0.052ns (1.030%)  route 4.998ns (98.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=106, unset)          0.000     0.000    r_mu/clr
    SLICE_X111Y654       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  r_mu/out[49]_i_1/O
                         net (fo=866, routed)         4.998     5.050    r_qHat4/SR[0]
    SLICE_X94Y615        FDRE                                         r  r_qHat4/out_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.021     0.021    r_qHat4/clk
    SLICE_X94Y615        FDRE                                         r  r_qHat4/out_reg[20]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_qHat4/out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 0.052ns (1.030%)  route 4.998ns (98.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=106, unset)          0.000     0.000    r_mu/clr
    SLICE_X111Y654       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  r_mu/out[49]_i_1/O
                         net (fo=866, routed)         4.998     5.050    r_qHat4/SR[0]
    SLICE_X94Y615        FDRE                                         r  r_qHat4/out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.021     0.021    r_qHat4/clk
    SLICE_X94Y615        FDRE                                         r  r_qHat4/out_reg[21]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_qHat4/out_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 0.052ns (1.030%)  route 4.998ns (98.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=106, unset)          0.000     0.000    r_mu/clr
    SLICE_X111Y654       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  r_mu/out[49]_i_1/O
                         net (fo=866, routed)         4.998     5.050    r_qHat4/SR[0]
    SLICE_X94Y615        FDRE                                         r  r_qHat4/out_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.021     0.021    r_qHat4/clk
    SLICE_X94Y615        FDRE                                         r  r_qHat4/out_reg[23]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_qHat4/out_reg[34]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 0.052ns (1.030%)  route 4.998ns (98.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=106, unset)          0.000     0.000    r_mu/clr
    SLICE_X111Y654       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  r_mu/out[49]_i_1/O
                         net (fo=866, routed)         4.998     5.050    r_qHat4/SR[0]
    SLICE_X94Y615        FDRE                                         r  r_qHat4/out_reg[34]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.021     0.021    r_qHat4/clk
    SLICE_X94Y615        FDRE                                         r  r_qHat4/out_reg[34]/C

Slack:                    inf
  Source:                 clr
                            (input port)
  Destination:            r_qHat4/out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.050ns  (logic 0.052ns (1.030%)  route 4.998ns (98.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clr (IN)
                         net (fo=106, unset)          0.000     0.000    r_mu/clr
    SLICE_X111Y654       LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     0.052 r  r_mu/out[49]_i_1/O
                         net (fo=866, routed)         4.998     5.050    r_qHat4/SR[0]
    SLICE_X94Y615        FDRE                                         r  r_qHat4/out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.021     0.021    r_qHat4/clk
    SLICE_X94Y615        FDRE                                         r  r_qHat4/out_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_mu/out_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=866, unset)          0.000     0.000    r_mu/en
    SLICE_X108Y683       FDRE                                         r  r_mu/out_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.029     0.029    r_mu/clk
    SLICE_X108Y683       FDRE                                         r  r_mu/out_reg[0]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_mu/out_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=866, unset)          0.000     0.000    r_mu/en
    SLICE_X109Y680       FDRE                                         r  r_mu/out_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.030     0.030    r_mu/clk
    SLICE_X109Y680       FDRE                                         r  r_mu/out_reg[10]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_mu/out_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=866, unset)          0.000     0.000    r_mu/en
    SLICE_X108Y681       FDRE                                         r  r_mu/out_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.028     0.028    r_mu/clk
    SLICE_X108Y681       FDRE                                         r  r_mu/out_reg[11]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_mu/out_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=866, unset)          0.000     0.000    r_mu/en
    SLICE_X108Y683       FDRE                                         r  r_mu/out_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.029     0.029    r_mu/clk
    SLICE_X108Y683       FDRE                                         r  r_mu/out_reg[12]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_mu/out_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=866, unset)          0.000     0.000    r_mu/en
    SLICE_X109Y681       FDRE                                         r  r_mu/out_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.030     0.030    r_mu/clk
    SLICE_X109Y681       FDRE                                         r  r_mu/out_reg[13]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_mu/out_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=866, unset)          0.000     0.000    r_mu/en
    SLICE_X108Y683       FDRE                                         r  r_mu/out_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.029     0.029    r_mu/clk
    SLICE_X108Y683       FDRE                                         r  r_mu/out_reg[14]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_mu/out_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=866, unset)          0.000     0.000    r_mu/en
    SLICE_X108Y681       FDRE                                         r  r_mu/out_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.028     0.028    r_mu/clk
    SLICE_X108Y681       FDRE                                         r  r_mu/out_reg[15]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_mu/out_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=866, unset)          0.000     0.000    r_mu/en
    SLICE_X103Y680       FDRE                                         r  r_mu/out_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.029     0.029    r_mu/clk
    SLICE_X103Y680       FDRE                                         r  r_mu/out_reg[16]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_mu/out_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=866, unset)          0.000     0.000    r_mu/en
    SLICE_X104Y675       FDRE                                         r  r_mu/out_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.030     0.030    r_mu/clk
    SLICE_X104Y675       FDRE                                         r  r_mu/out_reg[17]/C

Slack:                    inf
  Source:                 en
                            (input port)
  Destination:            r_mu/out_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Slow Process Corner)
  Data Path Delay:        0.000ns  (logic 0.000ns (0.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  en (IN)
                         net (fo=866, unset)          0.000     0.000    r_mu/en
    SLICE_X103Y680       FDRE                                         r  r_mu/out_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=16615, unset)        0.029     0.029    r_mu/clk
    SLICE_X103Y680       FDRE                                         r  r_mu/out_reg[18]/C





