git clone --depth 1 --no-tags https://github.com/asicsforthemasses/LunaPnR.git f:/verilog_sva_gh_scraper/data/full_repos/368834334
git clone --depth 1 --no-tags https://github.com/gatecat/hrt.git f:/verilog_sva_gh_scraper/data/full_repos/369518328
git clone --depth 1 --no-tags https://github.com/no2fpga/no2muacm.git f:/verilog_sva_gh_scraper/data/full_repos/371459125
git clone --depth 1 --no-tags https://github.com/furrtek/Arcade-TMNT_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/367232143
git clone --depth 1 --no-tags https://github.com/embedded-explorer/Open-Source-RTL-Design.git f:/verilog_sva_gh_scraper/data/full_repos/371085563
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_axi_cache.git f:/verilog_sva_gh_scraper/data/full_repos/366155826
git clone --depth 1 --no-tags https://github.com/tastynoob/FPGA_network.git f:/verilog_sva_gh_scraper/data/full_repos/371936715
git clone --depth 1 --no-tags https://github.com/LIV2/GottaGoFastRAM2000.git f:/verilog_sva_gh_scraper/data/full_repos/367017984
git clone --depth 1 --no-tags https://github.com/yang-le/riscv_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/364444884
git clone --depth 1 --no-tags https://github.com/PS-FPGA/ps-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/366158493
git clone --depth 1 --no-tags https://github.com/mballance/clusterv-soc.git f:/verilog_sva_gh_scraper/data/full_repos/371197251
git clone --depth 1 --no-tags https://github.com/Starrynightzyq/Delta-Sigma-Modulator.git f:/verilog_sva_gh_scraper/data/full_repos/367655460
git clone --depth 1 --no-tags https://github.com/esden/icekeeb.git f:/verilog_sva_gh_scraper/data/full_repos/368398095
git clone --depth 1 --no-tags https://github.com/Opatusos/SNES_TST.git f:/verilog_sva_gh_scraper/data/full_repos/371286127
git clone --depth 1 --no-tags https://github.com/Anthon1e/JESD204B-Transport-and-Data-Link-Layer.git f:/verilog_sva_gh_scraper/data/full_repos/368773591
git clone --depth 1 --no-tags https://github.com/zianglei/LittleChip.git f:/verilog_sva_gh_scraper/data/full_repos/368723556
git clone --depth 1 --no-tags https://github.com/techvinodreddy/UART-IP-CORE16550A-Verification-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/374022732
git clone --depth 1 --no-tags https://github.com/andrewattwood/fuserisc.git f:/verilog_sva_gh_scraper/data/full_repos/373096457
git clone --depth 1 --no-tags https://github.com/KULeuven-COSIC/NTRU_NTT_HW.git f:/verilog_sva_gh_scraper/data/full_repos/373504304
git clone --depth 1 --no-tags https://github.com/splinedrive/fpga_rtc_alarm_clock.git f:/verilog_sva_gh_scraper/data/full_repos/367445775
git clone --depth 1 --no-tags https://github.com/parnabghosh1004/Floating-Point-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/368072228
git clone --depth 1 --no-tags https://github.com/splinedrive/i2c_oled_fpga_bresenham.git f:/verilog_sva_gh_scraper/data/full_repos/367847743
git clone --depth 1 --no-tags https://github.com/hsiehong/tpu.git f:/verilog_sva_gh_scraper/data/full_repos/364927675
git clone --depth 1 --no-tags https://github.com/Ni-ChiTing/IC_contest_cell_based_design.git f:/verilog_sva_gh_scraper/data/full_repos/372298382
git clone --depth 1 --no-tags https://github.com/edwindj/rvee.git f:/verilog_sva_gh_scraper/data/full_repos/372418525
git clone --depth 1 --no-tags https://github.com/kbeckmann/wrapped_gfxdemo.git f:/verilog_sva_gh_scraper/data/full_repos/365208499
git clone --depth 1 --no-tags https://github.com/xolod79/MC1201.git f:/verilog_sva_gh_scraper/data/full_repos/374443626
git clone --depth 1 --no-tags https://github.com/kuopinghsu/biriscv.git f:/verilog_sva_gh_scraper/data/full_repos/369193407
git clone --depth 1 --no-tags https://github.com/acoimbramendes/uart_RTL_to_GDSII.git f:/verilog_sva_gh_scraper/data/full_repos/371532694
git clone --depth 1 --no-tags https://github.com/nmk456/fpga-sdr.git f:/verilog_sva_gh_scraper/data/full_repos/372584876
git clone --depth 1 --no-tags https://github.com/vsdip/rvmyth_avsdpll_interface.git f:/verilog_sva_gh_scraper/data/full_repos/369418216
git clone --depth 1 --no-tags https://github.com/icgrp/rosetta_vitis.git f:/verilog_sva_gh_scraper/data/full_repos/368006186
git clone --depth 1 --no-tags https://github.com/gatecat/mistral-test.git f:/verilog_sva_gh_scraper/data/full_repos/366502997
git clone --depth 1 --no-tags https://github.com/arjunrajasekharan/Tomasulo-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/367277632
git clone --depth 1 --no-tags https://github.com/JagrutJadhav/32_bit_MIPS_Pipeline_Datapath_Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/368088154
git clone --depth 1 --no-tags https://github.com/ayaadelhassan/DCNN_Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/367887524
git clone --depth 1 --no-tags https://github.com/MiskaMoska/Multi-NoC.git f:/verilog_sva_gh_scraper/data/full_repos/365179410
git clone --depth 1 --no-tags https://github.com/lingbai-kong/MIPS54-multicycle-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/364221109
git clone --depth 1 --no-tags https://github.com/MarkMLl/tang_nano_as_shipped.git f:/verilog_sva_gh_scraper/data/full_repos/365005407
git clone --depth 1 --no-tags https://github.com/Cameltr/WHU-CPUwork.git f:/verilog_sva_gh_scraper/data/full_repos/367689116
git clone --depth 1 --no-tags https://github.com/tharunchitipolu/Parallel-Cordic.git f:/verilog_sva_gh_scraper/data/full_repos/372507517
git clone --depth 1 --no-tags https://github.com/eda-rs/netlist.git f:/verilog_sva_gh_scraper/data/full_repos/367538502
git clone --depth 1 --no-tags https://github.com/suisuisi/oldcpu.git f:/verilog_sva_gh_scraper/data/full_repos/364553572
git clone --depth 1 --no-tags https://github.com/fontamsoc/hw.git f:/verilog_sva_gh_scraper/data/full_repos/370870188
git clone --depth 1 --no-tags https://github.com/mindstation/DE2_115_Genesis.git f:/verilog_sva_gh_scraper/data/full_repos/365498825
git clone --depth 1 --no-tags https://github.com/arjunrajasekharan/16-bit-DADDA-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/367346753
git clone --depth 1 --no-tags https://github.com/Waxpple/Sparse_cnn_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/372110427
git clone --depth 1 --no-tags https://github.com/mfkiwl/ad936x_lvds_if.git f:/verilog_sva_gh_scraper/data/full_repos/364801865
git clone --depth 1 --no-tags https://github.com/sks9691901/32bit-Floating-Point-ALU-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/364308847
git clone --depth 1 --no-tags https://github.com/prajwal1999/4x4-Swittch---Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/367812581
git clone --depth 1 --no-tags https://github.com/ElectronAsh/Sega32_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/374159517
git clone --depth 1 --no-tags https://github.com/KashifInayat/CPAF-Gemmini-ML-Electronics.git f:/verilog_sva_gh_scraper/data/full_repos/372005356
git clone --depth 1 --no-tags https://github.com/Lampro-Mellon/Caravel_FPU.git f:/verilog_sva_gh_scraper/data/full_repos/369418435
git clone --depth 1 --no-tags https://github.com/LewisChLiu/Tsinghua-MultiCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/368085092
git clone --depth 1 --no-tags https://github.com/Adrofier/HDLBits-Verilog-Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/369250227
git clone --depth 1 --no-tags https://github.com/fluctlight001/April_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/371210623
git clone --depth 1 --no-tags https://github.com/Anthon1e/8B-10B-Encoder-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/364495010
git clone --depth 1 --no-tags https://github.com/schang412/verilog-spi.git f:/verilog_sva_gh_scraper/data/full_repos/369959718
git clone --depth 1 --no-tags https://github.com/null-a/ice40-breakout-pcb.git f:/verilog_sva_gh_scraper/data/full_repos/369776605
git clone --depth 1 --no-tags https://github.com/JTFPGA/jts16.git f:/verilog_sva_gh_scraper/data/full_repos/372397512
git clone --depth 1 --no-tags https://github.com/tastynoob/FPGA_verilog_R8051.git f:/verilog_sva_gh_scraper/data/full_repos/373710911
git clone --depth 1 --no-tags https://github.com/kenneth96yd/gemm.git f:/verilog_sva_gh_scraper/data/full_repos/370964939
git clone --depth 1 --no-tags https://github.com/bardakcib/VerySimpleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/373148803
git clone --depth 1 --no-tags https://github.com/18520460/3x3-filter-size-line-buffer-convolution.git f:/verilog_sva_gh_scraper/data/full_repos/369562036
git clone --depth 1 --no-tags https://github.com/Moorvan/riscv-mini-formal.git f:/verilog_sva_gh_scraper/data/full_repos/367222411
git clone --depth 1 --no-tags https://github.com/spdy1895/RTL_synthesis_using_sky130.git f:/verilog_sva_gh_scraper/data/full_repos/371129016
git clone --depth 1 --no-tags https://github.com/litex-hub/pythondata-misc-usb_ohci.git f:/verilog_sva_gh_scraper/data/full_repos/371330732
git clone --depth 1 --no-tags https://github.com/ashkan-khd/conways-game-of-life-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/370913175
git clone --depth 1 --no-tags https://github.com/manikajain11/Traffic-Signal-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/369865956
git clone --depth 1 --no-tags https://github.com/kervias/mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/373219712
git clone --depth 1 --no-tags https://github.com/Adithya-S-Bhat/Pattern-Matching-Using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/370282530
git clone --depth 1 --no-tags https://github.com/pyadav1992/RTL-FixedPoint-Arithmetics-MathematicalFunctions.git f:/verilog_sva_gh_scraper/data/full_repos/371483232
git clone --depth 1 --no-tags https://github.com/Chen-yu-Zheng/2021SpringCOE-WHU.git f:/verilog_sva_gh_scraper/data/full_repos/373408900
git clone --depth 1 --no-tags https://github.com/mohadesehazari98/DLD.git f:/verilog_sva_gh_scraper/data/full_repos/368632887
git clone --depth 1 --no-tags https://github.com/Ellen7ions/Gemini.git f:/verilog_sva_gh_scraper/data/full_repos/371696289
git clone --depth 1 --no-tags https://github.com/tharunchitipolu/SHA-256-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/369718575
git clone --depth 1 --no-tags https://github.com/reticenceji/toy-riscv-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/364276053
git clone --depth 1 --no-tags https://github.com/thebesttv/blog.git f:/verilog_sva_gh_scraper/data/full_repos/368473216
git clone --depth 1 --no-tags https://github.com/jamon/jspcpu.git f:/verilog_sva_gh_scraper/data/full_repos/364463678
git clone --depth 1 --no-tags https://github.com/zhangbaozhe/mips-five-stage-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/364799445
git clone --depth 1 --no-tags https://github.com/adz0612/medianFilter-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/371750045
git clone --depth 1 --no-tags https://github.com/eslam2xm/digital-design-of-32-point-FFT.git f:/verilog_sva_gh_scraper/data/full_repos/373649693
git clone --depth 1 --no-tags https://github.com/david-oswald/giant-revB.git f:/verilog_sva_gh_scraper/data/full_repos/371026464
git clone --depth 1 --no-tags https://github.com/wandergithub/Google_T-rex_Game.git f:/verilog_sva_gh_scraper/data/full_repos/364093825
git clone --depth 1 --no-tags https://github.com/konradwilk/fibonacci.git f:/verilog_sva_gh_scraper/data/full_repos/368731224
git clone --depth 1 --no-tags https://github.com/Melody0321/CS202_ComputerOrganization-2021Spring.git f:/verilog_sva_gh_scraper/data/full_repos/369439675
git clone --depth 1 --no-tags https://github.com/Aminsaveh/ComputerArchitectureLab.git f:/verilog_sva_gh_scraper/data/full_repos/370419668
git clone --depth 1 --no-tags https://github.com/Kammann123/ev21g1.git f:/verilog_sva_gh_scraper/data/full_repos/366504198
git clone --depth 1 --no-tags https://github.com/pyadav1992/RTL-FIR-IIR-FILTERS.git f:/verilog_sva_gh_scraper/data/full_repos/373988496
git clone --depth 1 --no-tags https://github.com/bahaaEldeen1999/DCNN-IO-module.git f:/verilog_sva_gh_scraper/data/full_repos/366253062
git clone --depth 1 --no-tags https://github.com/microxblue/riscv_mx.git f:/verilog_sva_gh_scraper/data/full_repos/372247786
git clone --depth 1 --no-tags https://github.com/farhan-tallman/pwm_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/366343234
git clone --depth 1 --no-tags https://github.com/abcgeneraion/CPU-based-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/371277403
git clone --depth 1 --no-tags https://github.com/shgabr/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/372856617
git clone --depth 1 --no-tags https://github.com/tian-y-x/CS202_computer_organization_project_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/370303155
git clone --depth 1 --no-tags https://github.com/abdelazeem201/Hardware-Ethernet-Implementation.git f:/verilog_sva_gh_scraper/data/full_repos/365659935
git clone --depth 1 --no-tags https://github.com/aignacio/deca_board_demo.git f:/verilog_sva_gh_scraper/data/full_repos/368522292
git clone --depth 1 --no-tags https://github.com/KamalaVennelaVasireddy/HDL-based-projects.git f:/verilog_sva_gh_scraper/data/full_repos/368835771
git clone --depth 1 --no-tags https://github.com/PXVI/ip_vga_ctlr_v.git f:/verilog_sva_gh_scraper/data/full_repos/367708134
git clone --depth 1 --no-tags https://github.com/My-UIT-Students/VIPUsingFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/371659003
