// Seed: 1487834533
module module_0;
  logic id_1;
  ;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_1  = 32'd40,
    parameter id_16 = 32'd49,
    parameter id_17 = 32'd96
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    _id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_21;
  module_0 modCall_1 ();
  input wire id_20;
  input wire id_19;
  output wire id_18;
  output wire _id_17;
  inout wire _id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire _id_1;
  wire [-1 : id_16] id_22["" : (  id_17  )  &  id_1  +  1];
  assign id_17 = id_20;
endmodule
