strict digraph "" {
	node [label="\N"];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff5cf54d650>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"24:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff5cf54da10>",
		fillcolor=turquoise,
		label="24:BL
q <= 4'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff5cf54da50>]",
		style=filled,
		typ=Block];
	"23:IF" -> "24:BL"	[cond="['q']",
		label="(q == 4'd9)",
		lineno=23];
	"28:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff5cf54d790>",
		fillcolor=turquoise,
		label="28:BL
q <= q + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff5cf54d7d0>]",
		style=filled,
		typ=Block];
	"23:IF" -> "28:BL"	[cond="['q']",
		label="!((q == 4'd9))",
		lineno=23];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff5cf54dc50>",
		fillcolor=turquoise,
		label="14:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff5cf54dc90>",
		fillcolor=springgreen,
		label="15:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:BL" -> "15:IF"	[cond="[]",
		lineno=None];
	"20:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff5cf54dcd0>",
		fillcolor=turquoise,
		label="20:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"21:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7ff5cf54dd10>",
		fillcolor=springgreen,
		label="21:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"20:BL" -> "21:IF"	[cond="[]",
		lineno=None];
	"22:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff5cf54dd50>",
		fillcolor=turquoise,
		label="22:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"22:BL" -> "23:IF"	[cond="[]",
		lineno=None];
	"Leaf_13:AL"	[def_var="['q']",
		label="Leaf_13:AL"];
	"24:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"21:IF" -> "22:BL"	[cond="['slowena']",
		label=slowena,
		lineno=21];
	"15:IF" -> "20:BL"	[cond="['reset']",
		label="!(reset)",
		lineno=15];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7ff5cf54de50>",
		fillcolor=turquoise,
		label="16:BL
q <= 4'b0000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7ff5cf54de90>]",
		style=filled,
		typ=Block];
	"15:IF" -> "16:BL"	[cond="['reset']",
		label=reset,
		lineno=15];
	"13:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7ff5cf5660d0>",
		clk_sens=True,
		fillcolor=gold,
		label="13:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"13:AL" -> "14:BL"	[cond="[]",
		lineno=None];
	"16:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
	"28:BL" -> "Leaf_13:AL"	[cond="[]",
		lineno=None];
}
