$version Generated by VerilatedVcd $end
$date Sun Oct  8 12:17:56 2023
 $end
$timescale   1ps $end

 $scope module TOP $end
  $var wire 32 % D [31:0] $end
  $var wire 32 ' Q [31:0] $end
  $var wire 32 ( Qp [31:0] $end
  $var wire  1 # clk $end
  $var wire  1 & load $end
  $var wire  1 $ res $end
  $scope module top $end
   $var wire 32 % D [31:0] $end
   $var wire 32 ' Q [31:0] $end
   $var wire 32 ( Qp [31:0] $end
   $var wire  1 # clk $end
   $var wire  1 & load $end
   $var wire  1 $ res $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
0$
b00000000000000000000000000000001 %
0&
b00000000000000000000000000000000 '
b00000000000000000000000000000000 (
#1
0#
b00000000000000000000000000000000 %
#2
1#
b00000000000000000000000000000001 %
1&
b00000000000000000000000000000001 '
b11111111111111111111111111111110 (
#3
0#
b00000000000000000000000000000000 %
0&
#4
1#
b00000000000000000000000000000001 %
#5
0#
b00000000000000000000000000000000 %
#6
1#
b00000000000000000000000000000001 %
#7
0#
b00000000000000000000000000000000 %
#8
1#
b00000000000000000000000000000001 %
#9
0#
b00000000000000000000000000000000 %
#10
1#
b00000000000000000000000000000001 %
#11
0#
b00000000000000000000000000000000 %
#12
1#
b00000000000000000000000000000001 %
1&
#13
0#
b00000000000000000000000000000000 %
0&
#14
1#
b00000000000000000000000000000001 %
#15
0#
b00000000000000000000000000000000 %
#16
1#
b00000000000000000000000000000001 %
#17
0#
b00000000000000000000000000000000 %
#18
1#
b00000000000000000000000000000001 %
#19
0#
b00000000000000000000000000000000 %
