
*** Running vivado
    with args -log mips.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source mips.tcl



****** Vivado v2020.2.2 (64-bit)
  **** SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
  **** IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source mips.tcl -notrace
Command: synth_design -top mips -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14364
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1027.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mips' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mips.vhd:18]
INFO: [Synth 8-3491] module 'ila' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.runs/synth_1/.Xil/Vivado-12408-DESKTOP-R564F1L/realtime/ila_stub.vhdl:5' bound to instance 'ila_in' of component 'ila' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mips.vhd:121]
INFO: [Synth 8-638] synthesizing module 'ila' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.runs/synth_1/.Xil/Vivado-12408-DESKTOP-R564F1L/realtime/ila_stub.vhdl:19]
INFO: [Synth 8-3491] module 'ROM' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.runs/synth_1/.Xil/Vivado-12408-DESKTOP-R564F1L/realtime/ROM_stub.vhdl:5' bound to instance 'rom_0' of component 'ROM' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mips.vhd:132]
INFO: [Synth 8-638] synthesizing module 'ROM' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.runs/synth_1/.Xil/Vivado-12408-DESKTOP-R564F1L/realtime/ROM_stub.vhdl:13]
INFO: [Synth 8-3491] module 'RAM' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.runs/synth_1/.Xil/Vivado-12408-DESKTOP-R564F1L/realtime/RAM_stub.vhdl:5' bound to instance 'ram_0' of component 'RAM' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mips.vhd:137]
INFO: [Synth 8-638] synthesizing module 'RAM' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.runs/synth_1/.Xil/Vivado-12408-DESKTOP-R564F1L/realtime/RAM_stub.vhdl:16]
INFO: [Synth 8-3491] module 'clk_wiz' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.runs/synth_1/.Xil/Vivado-12408-DESKTOP-R564F1L/realtime/clk_wiz_stub.vhdl:5' bound to instance 'clock' of component 'clk_wiz' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mips.vhd:145]
INFO: [Synth 8-638] synthesizing module 'clk_wiz' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.runs/synth_1/.Xil/Vivado-12408-DESKTOP-R564F1L/realtime/clk_wiz_stub.vhdl:13]
INFO: [Synth 8-3491] module 'controller' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/controller.vhd:7' bound to instance 'cont' of component 'controller' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mips.vhd:150]
INFO: [Synth 8-638] synthesizing module 'controller' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/controller.vhd:20]
INFO: [Synth 8-3491] module 'maindec' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/maindec.vhd:7' bound to instance 'md' of component 'maindec' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/controller.vhd:42]
INFO: [Synth 8-638] synthesizing module 'maindec' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/maindec.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/maindec.vhd:18]
INFO: [Synth 8-3491] module 'aludec' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/aludec.vhd:16' bound to instance 'ad' of component 'aludec' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/controller.vhd:54]
INFO: [Synth 8-638] synthesizing module 'aludec' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/aludec.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/aludec.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/controller.vhd:20]
INFO: [Synth 8-3491] module 'datapath' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/datapath.vhd:8' bound to instance 'dp' of component 'datapath' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mips.vhd:164]
INFO: [Synth 8-638] synthesizing module 'datapath' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/datapath.vhd:23]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/flopr.vhd:17' bound to instance 'pcreg' of component 'flopr' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/datapath.vhd:91]
INFO: [Synth 8-638] synthesizing module 'flopr' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/flopr.vhd:27]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/flopr.vhd:27]
INFO: [Synth 8-3491] module 'adder_simple' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/adder_simple.vhd:17' bound to instance 'pcadd1' of component 'adder_simple' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/datapath.vhd:94]
INFO: [Synth 8-638] synthesizing module 'adder_simple' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/adder_simple.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'adder_simple' (5#1) [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/adder_simple.vhd:24]
INFO: [Synth 8-3491] module 'adder_simple' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/adder_simple.vhd:17' bound to instance 'pcadd2' of component 'adder_simple' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/datapath.vhd:97]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mux2.vhd:16' bound to instance 'pcbrmux' of component 'mux2' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/datapath.vhd:98]
INFO: [Synth 8-638] synthesizing module 'mux2' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mux2.vhd:26]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (6#1) [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mux2.vhd:26]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mux2.vhd:16' bound to instance 'pcmux' of component 'mux2' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/datapath.vhd:99]
INFO: [Synth 8-3491] module 'regfile' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/regfile.vhd:17' bound to instance 'rf' of component 'regfile' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/datapath.vhd:101]
INFO: [Synth 8-638] synthesizing module 'regfile' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/regfile.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'regfile' (7#1) [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/regfile.vhd:27]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mux2.vhd:16' bound to instance 'wrmux' of component 'mux2' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/datapath.vhd:102]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mux2.vhd:26]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (7#1) [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mux2.vhd:26]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mux2.vhd:16' bound to instance 'resmux' of component 'mux2' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/datapath.vhd:103]
INFO: [Synth 8-3491] module 'signext' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/signext.vhd:16' bound to instance 'se' of component 'signext' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/datapath.vhd:105]
INFO: [Synth 8-638] synthesizing module 'signext' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/signext.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'signext' (8#1) [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/signext.vhd:23]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mux2.vhd:16' bound to instance 'srcbmux' of component 'mux2' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/datapath.vhd:107]
INFO: [Synth 8-3491] module 'alu' declared at 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/alu.vhd:5' bound to instance 'mainalu' of component 'alu' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/datapath.vhd:108]
INFO: [Synth 8-638] synthesizing module 'alu' [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/alu.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'alu' (9#1) [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/alu.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'datapath' (10#1) [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/datapath.vhd:23]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'dp'. This will prevent further optimization [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mips.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'mips' (11#1) [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/sources_1/imports/new/mips.vhd:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1027.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1027.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1027.855 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1027.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'clock'
Finished Parsing XDC File [e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc] for cell 'clock'
Parsing XDC File [e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.gen/sources_1/ip/RAM/RAM/RAM_in_context.xdc] for cell 'ram_0'
Finished Parsing XDC File [e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.gen/sources_1/ip/RAM/RAM/RAM_in_context.xdc] for cell 'ram_0'
Parsing XDC File [e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.gen/sources_1/ip/ROM/ROM/ROM_in_context.xdc] for cell 'rom_0'
Finished Parsing XDC File [e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.gen/sources_1/ip/ROM/ROM/ROM_in_context.xdc] for cell 'rom_0'
Parsing XDC File [e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.gen/sources_1/ip/ila/ila/ila_in_context.xdc] for cell 'ila_in'
Finished Parsing XDC File [e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.gen/sources_1/ip/ila/ila/ila_in_context.xdc] for cell 'ila_in'
Parsing XDC File [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/constrs_1/new/limit.xdc]
Finished Parsing XDC File [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/constrs_1/new/limit.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.srcs/constrs_1/new/limit.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mips_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mips_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1082.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1082.105 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1082.105 ; gain = 54.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1082.105 ; gain = 54.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_0. (constraint file  e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_0. (constraint file  e:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.gen/sources_1/ip/clk_wiz/clk_wiz/clk_wiz_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for clock. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ram_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for rom_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for ila_in. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1082.105 ; gain = 54.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1082.105 ; gain = 54.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 10    
	   4 Input   32 Bit        Muxes := 1     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1082.105 ; gain = 54.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|dp          | rf/mem_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1082.105 ; gain = 54.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1115.766 ; gain = 87.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+------------+------------+-----------+----------------------+--------------+
|Module Name | RTL Object | Inference | Size (Depth x Width) | Primitives   | 
+------------+------------+-----------+----------------------+--------------+
|dp          | rf/mem_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+------------+------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1115.766 ; gain = 87.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1115.766 ; gain = 87.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1115.766 ; gain = 87.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1115.766 ; gain = 87.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1115.766 ; gain = 87.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1115.766 ; gain = 87.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1115.766 ; gain = 87.910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila           |         1|
|2     |ROM           |         1|
|3     |RAM           |         1|
|4     |clk_wiz       |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |RAM_bbox     |     1|
|2     |ROM_bbox     |     1|
|3     |clk_wiz_bbox |     1|
|4     |ila_bbox     |     1|
|5     |CARRY4       |    24|
|6     |LUT1         |     1|
|7     |LUT2         |     4|
|8     |LUT3         |    71|
|9     |LUT4         |     7|
|10    |LUT5         |    42|
|11    |LUT6         |   128|
|12    |RAM32M       |    12|
|13    |FDCE         |    32|
|14    |FDPE         |     2|
|15    |IBUF         |     1|
|16    |OBUFT        |     1|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1115.766 ; gain = 87.910
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 1115.766 ; gain = 33.660
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1115.766 ; gain = 87.910
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1119.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1121.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1121.277 ; gain = 93.422
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/MCU_f/MCU_f.runs/synth_1/mips.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mips_utilization_synth.rpt -pb mips_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul  9 03:43:00 2021...
