EESchema-LIBRARY Version 2.3 Date: 2019-03-19 23:23:37
#encoding utf-8
#generated by: Downloads/csv2kicad_energymicro.py - v0.4
#
# EFM32LG232F64
#
DEF EFM32LG232F64 U 0 40 Y Y 4 L N
F0 "U" 330 180 60 H V L BNN
F1 "EFM32LG232F64" 630 180 60 H V L BNN
$FPLIST
 QFP64
$ENDFPLIST
DRAW
S 300 150 3525 -1550 1 1 0 N
S 300 150 6810 -2650 2 1 0 N
S 300 150 4830 -1550 3 1 0 N
S 300 150 1300 -1550 4 1 0 N
X PA0/GPIO_EM4WU0/I2C0_SDA_#0/LEU0_RX_#4/PRS_CH0_#0/TIM0_CC0_#0-1-4 1 0 0 300 R 50 50 1 1 P
X PA1/CMU_CLK1_#0/I2C0_SCL_#0/PRS_CH1_#0/TIM0_CC1_#0-1 2 0 -100 300 R 50 50 1 1 P
X PA2/CMU_CLK0_#0/ETM_TD0_#3/TIM0_CC2_#0-1 3 0 -200 300 R 50 50 1 1 P
X PA3/ETM_TD1_#3/LES_ALTEX2/TIM0_CDTI0_#0 4 0 -300 300 R 50 50 1 1 P
X PA4/ETM_TD2_#3/LES_ALTEX3/TIM0_CDTI1_#0 5 0 -400 300 R 50 50 1 1 P
X PA5/ETM_TD3_#3/LES_ALTEX4/LEU1_TX_#1/TIM0_CDTI2_#0 6 0 -500 300 R 50 50 1 1 P
X PA8/TIM2_CC0_#0 17 0 -600 300 R 50 50 1 1 P
X PA9/TIM2_CC1_#0 18 0 -700 300 R 50 50 1 1 P
X PA10/TIM2_CC2_#0 19 0 -800 300 R 50 50 1 1 P
X PB7/LFXTAL_P/TIM1_CC0_#3/US0_TX_#4/US1_CLK_#0 15 0 -1000 300 R 50 50 1 1 P
X PB8/LFXTAL_N/TIM1_CC1_#3/US0_RX_#4/US1_CS_#0 16 0 -1100 300 R 50 50 1 1 P
X PB11/DAC0_OUT0/OPAMP_OUT0/I2C1_SDA_#1/LETIM0_OUT0_#1/TIM1_CC2_#3 21 0 -1200 300 R 50 50 1 1 P
X PB13/HFXTAL_P/LEU0_TX_#1/US0_CLK_#4-5 24 0 -1300 300 R 50 50 1 1 P
X PB14/HFXTAL_N/LEU0_RX_#1/US0_CS_#4-5 25 0 -1400 300 R 50 50 1 1 P
X PC0/ACMP0_CH0/DAC0_OUT0ALT/OPAMP_OUT0ALT_#0/I2C0_SDA_#4/LES_CH0/PCNT0_S0IN_#2/PRS_CH2_#0/TIM0_CC1_#4/US0_TX_#5/US1_TX_#0 9 0 0 300 R 50 50 2 1 P
X PC1/ACMP0_CH1/DAC0_OUT0ALT/OPAMP_OUT0ALT_#1/I2C0_SCL_#4/LES_CH1/PCNT0_S1IN_#2/PRS_CH3_#0/TIM0_CC2_#4/US0_RX_#5/US1_RX_#0 10 0 -100 300 R 50 50 2 1 P
X PC2/ACMP0_CH2/DAC0_OUT0ALT/OPAMP_OUT0ALT_#2/LES_CH2/TIM0_CDTI0_#4/US2_TX 11 0 -200 300 R 50 50 2 1 P
X PC3/ACMP0_CH3/DAC0_OUT0ALT/OPAMP_OUT0ALT_#3/LES_CH3/TIM0_CDTI1_#4/US2_RX 12 0 -300 300 R 50 50 2 1 P
X PC4/ACMP0_CH4/DAC0_P0/OPAMP_P0/I2C1_SDA_#0/LES_CH4/LETIM0_OUT0_#3/PCNT1_S0IN/TIM0_CDTI2_#4/US2_CLK 13 0 -400 300 R 50 50 2 1 P
X PC5/ACMP0_CH5/DAC0_N0/OPAMP_N0/I2C1_SCL/LES_CH5/LETIM0_OUT1_#3/PCNT1_S1IN/US2_CS 14 0 -500 300 R 50 50 2 1 P
X PC6/ACMP0_CH6/ETM_TCLK_#2/I2C0_SDA_#2/LES_CH6/LEU1_TX_#0 37 0 -600 300 R 50 50 2 1 P
X PC7/ACMP0_CH7/ETM_TD0_#2/I2C0_SCL_#2/LES_CH7/LEU1_RX 38 0 -700 300 R 50 50 2 1 P
X PC8/ACMP1_CH0/LES_CH8/TIM2_CC0_#2/US0_CS_#2 41 0 -800 300 R 50 50 2 1 P
X PC9/ACMP1_CH1/GPIO_EM4WU2/LES_CH9/TIM2_CC1_#2/US0_CLK_#2 42 0 -900 300 R 50 50 2 1 P
X PC10/ACMP1_CH2/LES_CH10/TIM2_CC2_#2/US0_RX_#2 43 0 -1000 300 R 50 50 2 1 P
X PC11/ACMP1_CH3/LES_CH11/US0_TX_#2 44 0 -1100 300 R 50 50 2 1 P
X PC12/ACMP1_CH4/CMU_CLK0_#1/DAC0_OUT1ALT/OPAMP_OUT1ALT_#0/LES_CH12 45 0 -1200 300 R 50 50 2 1 P
X PC13/ACMP1_CH5/DAC0_OUT1ALT/OPAMP_OUT1ALT_#1/LES_CH13/PCNT0_S0IN_#0/TIM0_CDTI0_#1-3/TIM1_CC0_#0/TIM1_CC2_#4 46 0 -1300 300 R 50 50 2 1 P
X PC14/ACMP1_CH6/DAC0_OUT1ALT/OPAMP_OUT1ALT_#2/LES_CH14/PCNT0_S1IN_#0/TIM0_CDTI1_#1-3/TIM1_CC1_#0/US0_CS_#3 47 0 -1400 300 R 50 50 2 1 P
X PC15/ACMP1_CH7/DAC0_OUT1ALT/OPAMP_OUT1ALT_#3/DBG_SWO_#1/LES_CH15/TIM0_CDTI2_#1-3/TIM1_CC2_#0/US0_CLK_#3 48 0 -1500 300 R 50 50 2 1 P
X PD0/ADC0_CH0/DAC0_OUT0ALT/OPAMP_OUT0ALT_#4/DAC0_OUT2/OPAMP_OUT2_#1/PCNT2_S0IN_#0/US1_TX_#1 28 0 -1700 300 R 50 50 2 1 P
X PD1/ADC0_CH1/DAC0_OUT1ALT/OPAMP_OUT1ALT_#4/DBG_SWO_#2/PCNT2_S1IN_#0/TIM0_CC0_#3/US1_RX_#1 29 0 -1800 300 R 50 50 2 1 P
X PD2/ADC0_CH2/DBG_SWO_#3/TIM0_CC1_#3/US1_CLK_#1 30 0 -1900 300 R 50 50 2 1 P
X PD3/ADC0_CH3/DAC0_N2/OPAMP_N2/ETM_TD1_#0-2/TIM0_CC2_#3/US1_CS_#1 31 0 -2000 300 R 50 50 2 1 P
X PD4/ADC0_CH4/DAC0_P2/OPAMP_P2/ETM_TD2_#0-2/LEU0_TX_#0 32 0 -2100 300 R 50 50 2 1 P
X PD5/ADC0_CH5/DAC0_OUT2/OPAMP_OUT2_#0/ETM_TD3_#0-2/LEU0_RX_#0 33 0 -2200 300 R 50 50 2 1 P
X PD6/ACMP0_O_#2/ADC0_CH6/DAC0_P1/OPAMP_P1/ETM_TD0_#0/I2C0_SDA_#1/LES_ALTEX0/LETIM0_OUT0_#0/PCNT0_S0IN_#3/TIM1_CC0_#4/US1_RX_#2 34 0 -2300 300 R 50 50 2 1 P
X PD7/ACMP1_O_#2/ADC0_CH7/CMU_CLK0_#2/DAC0_N1/OPAMP_N1/ETM_TCLK_#0/I2C0_SCL_#1/LES_ALTEX1/LETIM0_OUT1_#0/PCNT0_S1IN_#3/TIM1_CC1_#4/US1_TX_#2 35 0 -2400 300 R 50 50 2 1 P
X PD8/BU_VIN/CMU_CLK1_#1 36 0 -2500 300 R 50 50 2 1 P
X PE8/PCNT2_S0IN_#1/PRS_CH3_#1 57 0 0 300 R 50 50 3 1 P
X PE9/PCNT2_S1IN_#1 58 0 -100 300 R 50 50 3 1 P
X PE10/TIM1_CC0_#1/US0_TX_#0 59 0 -200 300 R 50 50 3 1 P
X PE11/LES_ALTEX5/TIM1_CC1_#1/US0_RX_#0 60 0 -300 300 R 50 50 3 1 P
X PE12/CMU_CLK1_#2/I2C0_SDA_#6/LES_ALTEX6/TIM1_CC2_#1/US0_CLK_#0/US0_RX_#3 61 0 -400 300 R 50 50 3 1 P
X PE13/ACMP0_O_#0/GPIO_EM4WU5/I2C0_SCL_#6/LES_ALTEX7/US0_CS_#0/US0_TX_#3 62 0 -500 300 R 50 50 3 1 P
X PE14/LEU0_TX_#2/TIM3_CC0 63 0 -600 300 R 50 50 3 1 P
X PE15/LEU0_RX_#2/TIM3_CC1 64 0 -700 300 R 50 50 3 1 P
X PF0/DBG_SWCLK_#0-1-2-3/I2C0_SDA_#5/LETIM0_OUT0_#2/LEU0_TX_#3/TIM0_CC0_#5/US1_CLK_#2 49 0 -900 300 R 50 50 3 1 P
X PF1/DBG_SWDIO_#0-1-2-3/GPIO_EM4WU3/I2C0_SCL_#5/LETIM0_OUT1_#2/LEU0_RX_#3/TIM0_CC1_#5/US1_CS_#2 50 0 -1000 300 R 50 50 3 1 P
X PF2/ACMP1_O_#0/DBG_SWO_#0/GPIO_EM4WU4/LEU0_TX_#4/TIM0_CC2_#5 51 0 -1100 300 R 50 50 3 1 P
X PF3/ETM_TD3_#1/PRS_CH0_#1/TIM0_CDTI0_#2-5 52 0 -1200 300 R 50 50 3 1 P
X PF4/PRS_CH1_#1/TIM0_CDTI1_#2-5 53 0 -1300 300 R 50 50 3 1 P
X PF5/PRS_CH2_#1/TIM0_CDTI2_#2-5 54 0 -1400 300 R 50 50 3 1 P
X AVDD_0 27 0 -700 300 R 50 50 4 1 W
X AVDD_1 23 0 -800 300 R 50 50 4 1 W
X DECOUPLE 40 1600 0 300 L 50 50 4 1 W
X IOVDD_0 7 1600 -600 300 L 50 50 4 1 W
X IOVDD_3 26 1600 -700 300 L 50 50 4 1 W
X IOVDD_5 55 1600 -800 300 L 50 50 4 1 W
X ~RESET~ 20 0 0 300 R 50 50 4 1 P I
X VDD_DREG 39 1600 -400 300 L 50 50 4 1 W
X VSS 8 1600 -1200 300 L 50 50 4 1 W
X VSS 22 1600 -1300 300 L 50 50 4 1 W
X VSS 56 1600 -1400 300 L 50 50 4 1 W
ENDDRAW
ENDDEF
#
# End Library
