<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v</a>
defines: 
time_elapsed: 0.075s
ram usage: 10512 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_slow_rptr.v.html" target="file-frame">third_party/tests/utd-sv/sctag_slow_rptr.v</a>
module sctag_slow_rptr (
	areset_l_0_buf,
	areset_l_1_buf,
	greset_l_0_buf,
	greset_l_1_buf,
	scan_enable_0_buf,
	scan_enable_1_buf,
	sehold_0_buf,
	sehold_1_buf,
	mux_drive_disable_0_buf,
	mux_drive_disable_1_buf,
	mem_write_disable_0_buf,
	mem_write_disable_1_buf,
	sig0_buf,
	sig1_buf,
	sig2_buf,
	sig3_buf,
	areset_l_0,
	areset_l_1,
	greset_l_0,
	greset_l_1,
	scan_enable_0,
	scan_enable_1,
	sehold_0,
	sehold_1,
	mux_drive_disable_0,
	mux_drive_disable_1,
	mem_write_disable_0,
	mem_write_disable_1,
	sig0,
	sig1,
	sig2,
	sig3
);
	input areset_l_0;
	input areset_l_1;
	input greset_l_0;
	input greset_l_1;
	input scan_enable_0;
	input scan_enable_1;
	input sehold_0;
	input sehold_1;
	input mux_drive_disable_0;
	input mux_drive_disable_1;
	input mem_write_disable_0;
	input mem_write_disable_1;
	input sig0;
	input sig1;
	input sig2;
	input sig3;
	output areset_l_0_buf;
	output areset_l_1_buf;
	output greset_l_0_buf;
	output greset_l_1_buf;
	output scan_enable_0_buf;
	output scan_enable_1_buf;
	output sehold_0_buf;
	output sehold_1_buf;
	output mux_drive_disable_0_buf;
	output mux_drive_disable_1_buf;
	output mem_write_disable_0_buf;
	output mem_write_disable_1_buf;
	output sig0_buf;
	output sig1_buf;
	output sig2_buf;
	output sig3_buf;
	wire areset_l_0_buf;
	assign areset_l_0_buf = areset_l_0;
	wire areset_l_1_buf;
	assign areset_l_1_buf = areset_l_1;
	wire greset_l_0_buf;
	assign greset_l_0_buf = greset_l_0;
	wire greset_l_1_buf;
	assign greset_l_1_buf = greset_l_1;
	wire scan_enable_0_buf;
	assign scan_enable_0_buf = scan_enable_0;
	wire scan_enable_1_buf;
	assign scan_enable_1_buf = scan_enable_1;
	wire sehold_0_buf;
	assign sehold_0_buf = sehold_0;
	wire sehold_1_buf;
	assign sehold_1_buf = sehold_1;
	wire mux_drive_disable_0_buf;
	assign mux_drive_disable_0_buf = mux_drive_disable_0;
	wire mux_drive_disable_1_buf;
	assign mux_drive_disable_1_buf = mux_drive_disable_1;
	wire mem_write_disable_0_buf;
	assign mem_write_disable_0_buf = mem_write_disable_0;
	wire mem_write_disable_1_buf;
	assign mem_write_disable_1_buf = mem_write_disable_1;
	wire sig0_buf;
	assign sig0_buf = sig0;
	wire sig1_buf;
	assign sig1_buf = sig1;
	wire sig2_buf;
	assign sig2_buf = sig2;
	wire sig3_buf;
	assign sig3_buf = sig3;
endmodule

</pre>
</body>