Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 4454b9f4bed246c08ed5a7441112d64d --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testBench_behav xil_defaultlib.testBench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addra' [C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sources_1/new/sine_gen.v:17]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'shift' [C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sim_1/new/testBench.v:16]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 5 for port 'amplitude' [C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sim_1/new/testBench.v:17]
WARNING: [VRFC 10-3091] actual bit length 16 differs from formal bit length 15 for port 'inSine' [C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sim_1/new/testBench.v:18]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sources_1/new/shifter.v:40]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 10 for port 'addra' [C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sources_1/new/shifter.v:41]
WARNING: [VRFC 10-5021] port 'dina' is not connected on this instance [C:/Users/IC-CAV/Documents/Vivado/EEE4120-Prac-4/prac4_2/prac4_2.srcs/sources_1/new/sine_gen.v:13]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.sine_gen
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.testBench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testBench_behav
