Warning (10268): Verilog HDL information at divisor.sv(12): always construct contains both blocking and non-blocking assignments File: C:/Users/dario/OneDrive - Estudiantes ITCR/Escritorio/Trabajos/TallerDisennoDigital/ALU/divisor.sv Line: 12
