

================================================================
== Vivado HLS Report for 'multip_2num'
================================================================
* Date:           Wed Mar  3 12:05:18 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hls_lab1
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.950 ns |   0.63 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6| 30.000 ns | 30.000 ns |    6|    6|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 8 [1/1] (1.00ns)   --->   "%n32In2_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %n32In2) nounwind" [hls_lab1/Multiplication.cpp:4]   --->   Operation 8 'read' 'n32In2_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 9 [1/1] (1.00ns)   --->   "%n32In1_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %n32In1) nounwind" [hls_lab1/Multiplication.cpp:4]   --->   Operation 9 'read' 'n32In1_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

State 2 <SV = 1> <Delay = 3.95>
ST_2 : Operation 10 [5/5] (3.95ns)   --->   "%mul_ln18 = mul nsw i32 %n32In2_read, %n32In1_read" [hls_lab1/Multiplication.cpp:18]   --->   Operation 10 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.95>
ST_3 : Operation 11 [4/5] (3.95ns)   --->   "%mul_ln18 = mul nsw i32 %n32In2_read, %n32In1_read" [hls_lab1/Multiplication.cpp:18]   --->   Operation 11 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.95>
ST_4 : Operation 12 [3/5] (3.95ns)   --->   "%mul_ln18 = mul nsw i32 %n32In2_read, %n32In1_read" [hls_lab1/Multiplication.cpp:18]   --->   Operation 12 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.95>
ST_5 : Operation 13 [2/5] (3.95ns)   --->   "%mul_ln18 = mul nsw i32 %n32In2_read, %n32In1_read" [hls_lab1/Multiplication.cpp:18]   --->   Operation 13 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.95>
ST_6 : Operation 14 [1/5] (3.95ns)   --->   "%mul_ln18 = mul nsw i32 %n32In2_read, %n32In1_read" [hls_lab1/Multiplication.cpp:18]   --->   Operation 14 'mul' 'mul_ln18' <Predicate = true> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 4> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.00>
ST_7 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %n32In1) nounwind, !map !7"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %n32In2) nounwind, !map !13"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pn32ResOut) nounwind, !map !17"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([12 x i8]* @multip_2num_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pn32ResOut, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_lab1/Multiplication.cpp:13]   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %n32In2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_lab1/Multiplication.cpp:14]   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %n32In1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_lab1/Multiplication.cpp:15]   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hls_lab1/Multiplication.cpp:16]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 23 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pn32ResOut, i32 %mul_ln18) nounwind" [hls_lab1/Multiplication.cpp:18]   --->   Operation 23 'write' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_7 : Operation 24 [1/1] (0.00ns)   --->   "ret void" [hls_lab1/Multiplication.cpp:20]   --->   Operation 24 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'n32In2' (hls_lab1/Multiplication.cpp:4) [8]  (1 ns)

 <State 2>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', hls_lab1/Multiplication.cpp:18) [14]  (3.95 ns)

 <State 3>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', hls_lab1/Multiplication.cpp:18) [14]  (3.95 ns)

 <State 4>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', hls_lab1/Multiplication.cpp:18) [14]  (3.95 ns)

 <State 5>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', hls_lab1/Multiplication.cpp:18) [14]  (3.95 ns)

 <State 6>: 3.95ns
The critical path consists of the following:
	'mul' operation ('mul_ln18', hls_lab1/Multiplication.cpp:18) [14]  (3.95 ns)

 <State 7>: 1ns
The critical path consists of the following:
	s_axi write on port 'pn32ResOut' (hls_lab1/Multiplication.cpp:18) [15]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
