<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\fpga_msx2p\impl\gwsynthesis\tangnano20k_step9.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\fpga_msx2p\src\tangnano20k_step9.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Apr 18 06:46:37 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>23823</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10503</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>62</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>9</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk3_579m</td>
<td>Base</td>
<td>279.408</td>
<td>3.579
<td>0.000</td>
<td>139.704</td>
<td></td>
<td></td>
<td>clk3_579m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.284</td>
<td>42.948
<td>0.000</td>
<td>11.642</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.926</td>
<td>28.632
<td>0.000</td>
<td>17.463</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>85.896(MHz)</td>
<td>87.754(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>42.948(MHz)</td>
<td>45.753(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk3_579m!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_pll/pll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk3_579m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk3_579m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-1.407</td>
<td>u_z80/u_cz80/ff_a_14_s0/Q</td>
<td>u_sdram/ff_sdr_address_10_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>12.995</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.652</td>
<td>u_z80/u_cz80/ff_a_14_s0/Q</td>
<td>u_sdram/ff_do_main_state_s2/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>12.240</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.623</td>
<td>u_z80/u_cz80/ir_3_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_0_s0/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>12.211</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.622</td>
<td>u_z80/u_cz80/ff_a_14_s0/Q</td>
<td>u_sdram/ff_sdr_address_3_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>12.210</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.292</td>
<td>u_z80/u_cz80/ff_a_14_s0/Q</td>
<td>u_sdram/ff_sdr_address_7_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.880</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.251</td>
<td>u_z80/u_cz80/ff_a_14_s0/Q</td>
<td>u_sdram/ff_sdr_command_1_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.839</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.236</td>
<td>u_z80/u_cz80/ir_3_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.824</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.093</td>
<td>u_z80/u_cz80/ir_3_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.681</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.001</td>
<td>u_z80/u_cz80/ff_a_14_s0/Q</td>
<td>u_sdram/ff_sdr_command_2_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.589</td>
</tr>
<tr>
<td>10</td>
<td>0.010</td>
<td>u_z80/u_cz80/ir_3_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.578</td>
</tr>
<tr>
<td>11</td>
<td>0.010</td>
<td>u_z80/u_cz80/ir_3_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.578</td>
</tr>
<tr>
<td>12</td>
<td>0.018</td>
<td>u_z80/u_cz80/ff_a_14_s0/Q</td>
<td>u_sdram/ff_sdr_command_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.570</td>
</tr>
<tr>
<td>13</td>
<td>0.177</td>
<td>u_z80/u_cz80/ff_a_14_s0/Q</td>
<td>u_sdram/ff_main_state_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.411</td>
</tr>
<tr>
<td>14</td>
<td>0.199</td>
<td>u_z80/u_cz80/ff_a_14_s0/Q</td>
<td>u_sdram/ff_sdr_address_9_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.389</td>
</tr>
<tr>
<td>15</td>
<td>0.217</td>
<td>u_z80/u_cz80/ir_3_s0/Q</td>
<td>u_sdram/ff_cpu_wdata_0_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.371</td>
</tr>
<tr>
<td>16</td>
<td>0.224</td>
<td>u_z80/u_cz80/ff_a_14_s0/Q</td>
<td>u_sdram/ff_sdr_dq_mask_1_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.364</td>
</tr>
<tr>
<td>17</td>
<td>0.267</td>
<td>u_z80/u_cz80/ir_3_s0/Q</td>
<td>u_sdram/ff_cpu_wdata_6_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.321</td>
</tr>
<tr>
<td>18</td>
<td>0.311</td>
<td>u_z80/u_cz80/ff_a_14_s0/Q</td>
<td>u_sdram/ff_sdr_dq_mask_3_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.277</td>
</tr>
<tr>
<td>19</td>
<td>0.331</td>
<td>u_z80/u_cz80/ff_a_14_s0/Q</td>
<td>u_sdram/ff_is_write_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.257</td>
</tr>
<tr>
<td>20</td>
<td>0.351</td>
<td>u_z80/u_cz80/ir_3_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.237</td>
</tr>
<tr>
<td>21</td>
<td>0.384</td>
<td>u_z80/u_cz80/ff_a_14_s0/Q</td>
<td>u_sdram/ff_is_write_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.204</td>
</tr>
<tr>
<td>22</td>
<td>0.412</td>
<td>u_z80/u_cz80/ff_a_14_s0/Q</td>
<td>u_sdram/ff_sdr_address_4_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.176</td>
</tr>
<tr>
<td>23</td>
<td>0.436</td>
<td>u_z80/u_cz80/ir_3_s0/Q</td>
<td>u_sdram/ff_cpu_wdata_7_s0/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.152</td>
</tr>
<tr>
<td>24</td>
<td>0.516</td>
<td>u_z80/u_cz80/ff_a_14_s0/Q</td>
<td>u_sdram/ff_sdr_address_11_s1/D</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.072</td>
</tr>
<tr>
<td>25</td>
<td>0.526</td>
<td>u_z80/u_cz80/ir_3_s0/Q</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s1/CE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>11.642</td>
<td>-0.016</td>
<td>11.062</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.060</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_we_s0/Q</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>2</td>
<td>0.060</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_we_s0/Q</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>3</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>4</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>5</td>
<td>0.060</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.201</td>
</tr>
<tr>
<td>6</td>
<td>0.074</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_8_s0/Q</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[8]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>7</td>
<td>0.074</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_7_s0/Q</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>8</td>
<td>0.074</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_4_s0/Q</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[4]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>9</td>
<td>0.074</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_0_s0/Q</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[0]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>10</td>
<td>0.074</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>11</td>
<td>0.074</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>12</td>
<td>0.074</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>13</td>
<td>0.074</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>14</td>
<td>0.074</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_11_s0/Q</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[12]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>15</td>
<td>0.074</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_2_s0/Q</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>16</td>
<td>0.076</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_6_s0/Q</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>17</td>
<td>0.076</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_3_s0/Q</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>18</td>
<td>0.076</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_d_2_s0/Q</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>19</td>
<td>0.076</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_7_s0/Q</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[8]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>20</td>
<td>0.076</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_5_s0/Q</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[6]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.325</td>
</tr>
<tr>
<td>21</td>
<td>0.202</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_5_s0/Q</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>22</td>
<td>0.202</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_2_s0/Q</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[2]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>23</td>
<td>0.202</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_1_s0/Q</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[1]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>24</td>
<td>0.202</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>25</td>
<td>0.202</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0/Q</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_d_7_s1</td>
</tr>
<tr>
<td>2</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_d_5_s1</td>
</tr>
<tr>
<td>3</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>ff_d_1_s1</td>
</tr>
<tr>
<td>4</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_recv_data_5_s0</td>
</tr>
<tr>
<td>5</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_command_0_s0</td>
</tr>
<tr>
<td>6</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_address_latch_1_s0</td>
</tr>
<tr>
<td>7</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_ppi/u_ppi_0/ff_port_c_4_s1</td>
</tr>
<tr>
<td>8</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1</td>
</tr>
<tr>
<td>9</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_esp32_conn/ff_address_latch_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>4.058</td>
<td>5.058</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.407</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.370</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_address_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_z80/u_cz80/ff_a_14_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>80</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_14_s0/Q</td>
</tr>
<tr>
<td>9.035</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>u_exp_slot0/n28_s9/I3</td>
</tr>
<tr>
<td>9.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_exp_slot0/n28_s5/I3</td>
</tr>
<tr>
<td>10.814</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>12.619</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>u_sdram/n830_s27/I2</td>
</tr>
<tr>
<td>13.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n830_s27/F</td>
</tr>
<tr>
<td>13.440</td>
<td>0.266</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C13[3][B]</td>
<td>u_sdram/n822_s12/I3</td>
</tr>
<tr>
<td>13.995</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C13[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n822_s12/F</td>
</tr>
<tr>
<td>14.679</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td>u_sdram/n822_s11/I3</td>
</tr>
<tr>
<td>15.228</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C18[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n822_s11/F</td>
</tr>
<tr>
<td>15.230</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td>u_sdram/n822_s10/I1</td>
</tr>
<tr>
<td>15.785</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C18[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n822_s10/F</td>
</tr>
<tr>
<td>16.469</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td>u_sdram/n822_s9/I0</td>
</tr>
<tr>
<td>16.931</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C10[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n822_s9/F</td>
</tr>
<tr>
<td>16.932</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td>u_sdram/n822_s14/I0</td>
</tr>
<tr>
<td>17.303</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C10[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n822_s14/F</td>
</tr>
<tr>
<td>19.370</td>
<td>2.067</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR12[B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_address_10_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR12[B]</td>
<td>u_sdram/ff_sdr_address_10_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_sdr_address_10_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR12[B]</td>
<td>u_sdram/ff_sdr_address_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.871, 29.788%; route: 8.892, 68.427%; tC2Q: 0.232, 1.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.652</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.615</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_do_main_state_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_z80/u_cz80/ff_a_14_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>80</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_14_s0/Q</td>
</tr>
<tr>
<td>9.035</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>u_exp_slot0/n28_s9/I3</td>
</tr>
<tr>
<td>9.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_exp_slot0/n28_s5/I3</td>
</tr>
<tr>
<td>10.814</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>12.280</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>u_exp_slot3/n28_s1/I1</td>
</tr>
<tr>
<td>12.797</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot3/n28_s1/F</td>
</tr>
<tr>
<td>13.694</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>u_sdram/n19_s12/I3</td>
</tr>
<tr>
<td>14.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s12/F</td>
</tr>
<tr>
<td>14.069</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td>u_sdram/n19_s18/I0</td>
</tr>
<tr>
<td>14.618</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s18/F</td>
</tr>
<tr>
<td>14.620</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[1][A]</td>
<td>u_sdram/n19_s5/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C25[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s5/F</td>
</tr>
<tr>
<td>15.584</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[3][A]</td>
<td>u_sdram/ff_sdr_command_1_s4/I2</td>
</tr>
<tr>
<td>16.139</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C23[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/ff_sdr_command_1_s4/F</td>
</tr>
<tr>
<td>16.869</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>u_sdram/n517_s11/I0</td>
</tr>
<tr>
<td>17.240</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n517_s11/F</td>
</tr>
<tr>
<td>17.901</td>
<td>0.660</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td>u_sdram/ff_do_main_state_s4/I0</td>
</tr>
<tr>
<td>18.471</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C7[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/ff_do_main_state_s4/F</td>
</tr>
<tr>
<td>18.615</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_do_main_state_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>u_sdram/ff_do_main_state_s2/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_do_main_state_s2</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[2][A]</td>
<td>u_sdram/ff_do_main_state_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.312, 35.228%; route: 7.696, 62.876%; tC2Q: 0.232, 1.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.623</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.586</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_z80/u_cz80/ir_3_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_3_s0/Q</td>
</tr>
<tr>
<td>8.615</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][B]</td>
<td>u_z80/u_cz80/n3430_s2/I0</td>
</tr>
<tr>
<td>8.986</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C41[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s2/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>u_z80/u_cz80/n1139_s6/I3</td>
</tr>
<tr>
<td>10.633</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1139_s6/F</td>
</tr>
<tr>
<td>11.452</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>u_z80/n279_s15/I3</td>
</tr>
<tr>
<td>11.914</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s15/F</td>
</tr>
<tr>
<td>11.916</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>u_z80/n279_s10/I1</td>
</tr>
<tr>
<td>12.486</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s10/F</td>
</tr>
<tr>
<td>12.658</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>u_z80/n279_s7/I1</td>
</tr>
<tr>
<td>13.111</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>13.529</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][B]</td>
<td>u_z80/n279_s5/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s5/F</td>
</tr>
<tr>
<td>14.712</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][B]</td>
<td>d_3_s7/I2</td>
</tr>
<tr>
<td>15.083</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>49</td>
<td>R30C29[0][B]</td>
<td style=" background: #97FFFF;">d_3_s7/F</td>
</tr>
<tr>
<td>16.173</td>
<td>1.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C27[0][B]</td>
<td>u_ppi/u_ppi_0/n218_s1/I1</td>
</tr>
<tr>
<td>16.728</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R44C27[0][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/n218_s1/F</td>
</tr>
<tr>
<td>17.400</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C29[3][A]</td>
<td>u_ppi/u_ppi_0/n218_s0/I0</td>
</tr>
<tr>
<td>17.862</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C29[3][A]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/n218_s0/F</td>
</tr>
<tr>
<td>18.586</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C29[2][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C29[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_0_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_0_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C29[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.150, 33.985%; route: 7.829, 64.115%; tC2Q: 0.232, 1.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.622</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.585</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_address_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_z80/u_cz80/ff_a_14_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>80</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_14_s0/Q</td>
</tr>
<tr>
<td>9.035</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>u_exp_slot0/n28_s9/I3</td>
</tr>
<tr>
<td>9.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_exp_slot0/n28_s5/I3</td>
</tr>
<tr>
<td>10.814</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>12.280</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>u_exp_slot3/n28_s1/I1</td>
</tr>
<tr>
<td>12.829</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C19[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot3/n28_s1/F</td>
</tr>
<tr>
<td>13.007</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>u_sdram/w_address_22_s4/I3</td>
</tr>
<tr>
<td>13.524</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>10</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/w_address_22_s4/F</td>
</tr>
<tr>
<td>14.385</td>
<td>0.860</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td>u_sdram/n835_s14/I2</td>
</tr>
<tr>
<td>14.955</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C14[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n835_s14/F</td>
</tr>
<tr>
<td>14.956</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td>u_sdram/n835_s9/I2</td>
</tr>
<tr>
<td>15.511</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C14[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/n835_s9/F</td>
</tr>
<tr>
<td>16.195</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td>u_sdram/n835_s8/I0</td>
</tr>
<tr>
<td>16.712</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n835_s8/F</td>
</tr>
<tr>
<td>18.585</td>
<td>1.872</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR15[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_address_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR15[A]</td>
<td>u_sdram/ff_sdr_address_3_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_sdr_address_3_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR15[A]</td>
<td>u_sdram/ff_sdr_address_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.532, 28.927%; route: 8.446, 69.173%; tC2Q: 0.232, 1.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.292</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.254</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_address_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_z80/u_cz80/ff_a_14_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>80</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_14_s0/Q</td>
</tr>
<tr>
<td>9.035</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>u_exp_slot0/n28_s9/I3</td>
</tr>
<tr>
<td>9.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_exp_slot0/n28_s5/I3</td>
</tr>
<tr>
<td>10.814</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>12.619</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>u_sdram/n830_s27/I2</td>
</tr>
<tr>
<td>13.189</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n830_s27/F</td>
</tr>
<tr>
<td>13.366</td>
<td>0.176</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td>u_sdram/n828_s16/I3</td>
</tr>
<tr>
<td>13.921</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C13[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n828_s16/F</td>
</tr>
<tr>
<td>14.605</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C19[3][A]</td>
<td>u_sdram/n828_s13/I3</td>
</tr>
<tr>
<td>15.175</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C19[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n828_s13/F</td>
</tr>
<tr>
<td>15.176</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td>u_sdram/n828_s12/I0</td>
</tr>
<tr>
<td>15.629</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C19[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n828_s12/F</td>
</tr>
<tr>
<td>16.026</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C17[1][B]</td>
<td>u_sdram/n828_s9/I1</td>
</tr>
<tr>
<td>16.488</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C17[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n828_s9/F</td>
</tr>
<tr>
<td>16.490</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td>u_sdram/n828_s8/I1</td>
</tr>
<tr>
<td>17.045</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C17[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n828_s8/F</td>
</tr>
<tr>
<td>18.254</td>
<td>1.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL17[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_address_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL17[A]</td>
<td>u_sdram/ff_sdr_address_7_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_sdr_address_7_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL17[A]</td>
<td>u_sdram/ff_sdr_address_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.989, 33.579%; route: 7.659, 64.469%; tC2Q: 0.232, 1.953%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.214</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_command_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_z80/u_cz80/ff_a_14_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>80</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_14_s0/Q</td>
</tr>
<tr>
<td>9.035</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>u_exp_slot0/n28_s9/I3</td>
</tr>
<tr>
<td>9.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_exp_slot0/n28_s5/I3</td>
</tr>
<tr>
<td>10.814</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>12.280</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>u_exp_slot3/n28_s1/I1</td>
</tr>
<tr>
<td>12.797</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot3/n28_s1/F</td>
</tr>
<tr>
<td>13.694</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>u_sdram/n19_s12/I3</td>
</tr>
<tr>
<td>14.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s12/F</td>
</tr>
<tr>
<td>14.069</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td>u_sdram/n19_s18/I0</td>
</tr>
<tr>
<td>14.618</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s18/F</td>
</tr>
<tr>
<td>14.620</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[1][A]</td>
<td>u_sdram/n19_s5/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C25[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s5/F</td>
</tr>
<tr>
<td>15.584</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[3][A]</td>
<td>u_sdram/ff_sdr_command_1_s4/I2</td>
</tr>
<tr>
<td>16.139</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C23[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/ff_sdr_command_1_s4/F</td>
</tr>
<tr>
<td>16.952</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td>u_sdram/ff_sdr_command_1_s3/I0</td>
</tr>
<tr>
<td>17.414</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C7[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/ff_sdr_command_1_s3/F</td>
</tr>
<tr>
<td>18.214</td>
<td>0.800</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_command_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL14[A]</td>
<td>u_sdram/ff_sdr_command_1_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_sdr_command_1_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL14[A]</td>
<td>u_sdram/ff_sdr_command_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.833, 32.376%; route: 7.774, 65.665%; tC2Q: 0.232, 1.960%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_z80/u_cz80/ir_3_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_3_s0/Q</td>
</tr>
<tr>
<td>8.615</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][B]</td>
<td>u_z80/u_cz80/n3430_s2/I0</td>
</tr>
<tr>
<td>8.986</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C41[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s2/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>u_z80/u_cz80/n1139_s6/I3</td>
</tr>
<tr>
<td>10.633</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1139_s6/F</td>
</tr>
<tr>
<td>11.452</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>u_z80/n279_s15/I3</td>
</tr>
<tr>
<td>11.914</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s15/F</td>
</tr>
<tr>
<td>11.916</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>u_z80/n279_s10/I1</td>
</tr>
<tr>
<td>12.486</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s10/F</td>
</tr>
<tr>
<td>12.658</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>u_z80/n279_s7/I1</td>
</tr>
<tr>
<td>13.111</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>13.529</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][B]</td>
<td>u_z80/n279_s5/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s5/F</td>
</tr>
<tr>
<td>14.784</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][B]</td>
<td>d_7_s8/I2</td>
</tr>
<tr>
<td>15.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R36C28[1][B]</td>
<td style=" background: #97FFFF;">d_7_s8/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[0][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s4/I0</td>
</tr>
<tr>
<td>16.588</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C27[0][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_7_s4/F</td>
</tr>
<tr>
<td>17.005</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C29[0][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s3/I2</td>
</tr>
<tr>
<td>17.332</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C29[0][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_5_s3/F</td>
</tr>
<tr>
<td>18.199</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[0][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C29[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.161, 35.191%; route: 7.431, 62.847%; tC2Q: 0.232, 1.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.056</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_z80/u_cz80/ir_3_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_3_s0/Q</td>
</tr>
<tr>
<td>8.615</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][B]</td>
<td>u_z80/u_cz80/n3430_s2/I0</td>
</tr>
<tr>
<td>8.986</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C41[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s2/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>u_z80/u_cz80/n1139_s6/I3</td>
</tr>
<tr>
<td>10.633</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1139_s6/F</td>
</tr>
<tr>
<td>11.452</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>u_z80/n279_s15/I3</td>
</tr>
<tr>
<td>11.914</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s15/F</td>
</tr>
<tr>
<td>11.916</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>u_z80/n279_s10/I1</td>
</tr>
<tr>
<td>12.486</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s10/F</td>
</tr>
<tr>
<td>12.658</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>u_z80/n279_s7/I1</td>
</tr>
<tr>
<td>13.111</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>13.529</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][B]</td>
<td>u_z80/n279_s5/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s5/F</td>
</tr>
<tr>
<td>14.784</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][B]</td>
<td>d_7_s8/I2</td>
</tr>
<tr>
<td>15.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R36C28[1][B]</td>
<td style=" background: #97FFFF;">d_7_s8/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[0][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s4/I0</td>
</tr>
<tr>
<td>16.588</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C27[0][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_7_s4/F</td>
</tr>
<tr>
<td>17.005</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C29[1][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s3/I2</td>
</tr>
<tr>
<td>17.332</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C29[1][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_6_s3/F</td>
</tr>
<tr>
<td>18.056</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[1][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C29[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.161, 35.621%; route: 7.288, 62.393%; tC2Q: 0.232, 1.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.964</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_command_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_z80/u_cz80/ff_a_14_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>80</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_14_s0/Q</td>
</tr>
<tr>
<td>9.035</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>u_exp_slot0/n28_s9/I3</td>
</tr>
<tr>
<td>9.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_exp_slot0/n28_s5/I3</td>
</tr>
<tr>
<td>10.814</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>12.280</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>u_exp_slot3/n28_s1/I1</td>
</tr>
<tr>
<td>12.797</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot3/n28_s1/F</td>
</tr>
<tr>
<td>13.694</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>u_sdram/n19_s12/I3</td>
</tr>
<tr>
<td>14.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s12/F</td>
</tr>
<tr>
<td>14.069</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td>u_sdram/n19_s18/I0</td>
</tr>
<tr>
<td>14.618</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s18/F</td>
</tr>
<tr>
<td>14.620</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[1][A]</td>
<td>u_sdram/n19_s5/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C25[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s5/F</td>
</tr>
<tr>
<td>15.584</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[3][A]</td>
<td>u_sdram/ff_sdr_command_1_s4/I2</td>
</tr>
<tr>
<td>16.139</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C23[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/ff_sdr_command_1_s4/F</td>
</tr>
<tr>
<td>16.952</td>
<td>0.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td>u_sdram/n759_s2/I0</td>
</tr>
<tr>
<td>17.414</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C7[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n759_s2/F</td>
</tr>
<tr>
<td>17.415</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>u_sdram/n759_s1/I0</td>
</tr>
<tr>
<td>17.964</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n759_s1/F</td>
</tr>
<tr>
<td>17.964</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_command_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>u_sdram/ff_sdr_command_2_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_sdr_command_2_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C7[1][B]</td>
<td>u_sdram/ff_sdr_command_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.382, 37.810%; route: 6.975, 60.188%; tC2Q: 0.232, 2.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_z80/u_cz80/ir_3_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_3_s0/Q</td>
</tr>
<tr>
<td>8.615</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][B]</td>
<td>u_z80/u_cz80/n3430_s2/I0</td>
</tr>
<tr>
<td>8.986</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C41[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s2/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>u_z80/u_cz80/n1139_s6/I3</td>
</tr>
<tr>
<td>10.633</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1139_s6/F</td>
</tr>
<tr>
<td>11.452</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>u_z80/n279_s15/I3</td>
</tr>
<tr>
<td>11.914</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s15/F</td>
</tr>
<tr>
<td>11.916</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>u_z80/n279_s10/I1</td>
</tr>
<tr>
<td>12.486</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s10/F</td>
</tr>
<tr>
<td>12.658</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>u_z80/n279_s7/I1</td>
</tr>
<tr>
<td>13.111</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>13.529</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][B]</td>
<td>u_z80/n279_s5/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s5/F</td>
</tr>
<tr>
<td>14.784</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][B]</td>
<td>d_7_s8/I2</td>
</tr>
<tr>
<td>15.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R36C28[1][B]</td>
<td style=" background: #97FFFF;">d_7_s8/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C29[1][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s4/I0</td>
</tr>
<tr>
<td>16.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C29[1][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_3_s4/F</td>
</tr>
<tr>
<td>16.659</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C29[0][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s3/I2</td>
</tr>
<tr>
<td>17.229</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C29[0][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_2_s3/F</td>
</tr>
<tr>
<td>17.953</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C29[0][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C29[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C29[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.340, 37.485%; route: 7.006, 60.512%; tC2Q: 0.232, 2.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_z80/u_cz80/ir_3_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_3_s0/Q</td>
</tr>
<tr>
<td>8.615</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][B]</td>
<td>u_z80/u_cz80/n3430_s2/I0</td>
</tr>
<tr>
<td>8.986</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C41[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s2/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>u_z80/u_cz80/n1139_s6/I3</td>
</tr>
<tr>
<td>10.633</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1139_s6/F</td>
</tr>
<tr>
<td>11.452</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>u_z80/n279_s15/I3</td>
</tr>
<tr>
<td>11.914</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s15/F</td>
</tr>
<tr>
<td>11.916</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>u_z80/n279_s10/I1</td>
</tr>
<tr>
<td>12.486</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s10/F</td>
</tr>
<tr>
<td>12.658</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>u_z80/n279_s7/I1</td>
</tr>
<tr>
<td>13.111</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>13.529</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][B]</td>
<td>u_z80/n279_s5/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s5/F</td>
</tr>
<tr>
<td>14.784</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][B]</td>
<td>d_7_s8/I2</td>
</tr>
<tr>
<td>15.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R36C28[1][B]</td>
<td style=" background: #97FFFF;">d_7_s8/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C29[1][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s4/I0</td>
</tr>
<tr>
<td>16.646</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R40C29[1][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_3_s4/F</td>
</tr>
<tr>
<td>16.659</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C29[2][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s3/I2</td>
</tr>
<tr>
<td>17.229</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R40C29[2][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_3_s3/F</td>
</tr>
<tr>
<td>17.953</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C29[1][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C29[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R40C29[1][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.340, 37.485%; route: 7.006, 60.512%; tC2Q: 0.232, 2.004%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.944</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_command_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_z80/u_cz80/ff_a_14_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>80</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_14_s0/Q</td>
</tr>
<tr>
<td>9.035</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>u_exp_slot0/n28_s9/I3</td>
</tr>
<tr>
<td>9.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_exp_slot0/n28_s5/I3</td>
</tr>
<tr>
<td>10.814</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>12.280</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>u_exp_slot3/n28_s1/I1</td>
</tr>
<tr>
<td>12.797</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot3/n28_s1/F</td>
</tr>
<tr>
<td>13.694</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>u_sdram/n19_s12/I3</td>
</tr>
<tr>
<td>14.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s12/F</td>
</tr>
<tr>
<td>14.069</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td>u_sdram/n19_s18/I0</td>
</tr>
<tr>
<td>14.618</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s18/F</td>
</tr>
<tr>
<td>14.620</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[1][A]</td>
<td>u_sdram/n19_s5/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C25[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s5/F</td>
</tr>
<tr>
<td>15.584</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[3][A]</td>
<td>u_sdram/ff_sdr_command_1_s4/I2</td>
</tr>
<tr>
<td>16.139</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C23[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/ff_sdr_command_1_s4/F</td>
</tr>
<tr>
<td>17.107</td>
<td>0.968</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td>u_sdram/n764_s6/I0</td>
</tr>
<tr>
<td>17.478</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/n764_s6/F</td>
</tr>
<tr>
<td>17.482</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>u_sdram/n764_s5/I0</td>
</tr>
<tr>
<td>17.944</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n764_s5/F</td>
</tr>
<tr>
<td>17.944</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_command_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>u_sdram/ff_sdr_command_0_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_sdr_command_0_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[0][A]</td>
<td>u_sdram/ff_sdr_command_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.204, 36.336%; route: 7.134, 61.659%; tC2Q: 0.232, 2.005%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.786</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_z80/u_cz80/ff_a_14_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>80</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_14_s0/Q</td>
</tr>
<tr>
<td>9.035</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>u_exp_slot0/n28_s9/I3</td>
</tr>
<tr>
<td>9.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_exp_slot0/n28_s5/I3</td>
</tr>
<tr>
<td>10.814</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>12.280</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>u_exp_slot3/n28_s1/I1</td>
</tr>
<tr>
<td>12.797</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot3/n28_s1/F</td>
</tr>
<tr>
<td>13.694</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>u_sdram/n19_s12/I3</td>
</tr>
<tr>
<td>14.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s12/F</td>
</tr>
<tr>
<td>14.069</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td>u_sdram/n19_s18/I0</td>
</tr>
<tr>
<td>14.618</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s18/F</td>
</tr>
<tr>
<td>14.620</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[1][A]</td>
<td>u_sdram/n19_s5/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C25[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s5/F</td>
</tr>
<tr>
<td>15.584</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[3][A]</td>
<td>u_sdram/ff_sdr_command_1_s4/I2</td>
</tr>
<tr>
<td>16.139</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C23[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/ff_sdr_command_1_s4/F</td>
</tr>
<tr>
<td>16.869</td>
<td>0.730</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C8[2][B]</td>
<td>u_sdram/n517_s11/I0</td>
</tr>
<tr>
<td>17.240</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C8[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n517_s11/F</td>
</tr>
<tr>
<td>17.415</td>
<td>0.175</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>u_sdram/n517_s10/I1</td>
</tr>
<tr>
<td>17.786</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n517_s10/F</td>
</tr>
<tr>
<td>17.786</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_main_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>u_sdram/ff_main_state_0_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_main_state_0_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C7[0][A]</td>
<td>u_sdram/ff_main_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.113, 36.043%; route: 7.066, 61.924%; tC2Q: 0.232, 2.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_address_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_z80/u_cz80/ff_a_14_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>80</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_14_s0/Q</td>
</tr>
<tr>
<td>9.035</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>u_exp_slot0/n28_s9/I3</td>
</tr>
<tr>
<td>9.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_exp_slot0/n28_s5/I3</td>
</tr>
<tr>
<td>10.814</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>12.619</td>
<td>1.805</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][B]</td>
<td>u_sdram/n830_s27/I2</td>
</tr>
<tr>
<td>13.174</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R8C13[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n830_s27/F</td>
</tr>
<tr>
<td>13.601</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td>u_sdram/n824_s12/I3</td>
</tr>
<tr>
<td>14.118</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n824_s12/F</td>
</tr>
<tr>
<td>14.802</td>
<td>0.684</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td>u_sdram/n824_s10/I1</td>
</tr>
<tr>
<td>15.351</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C18[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n824_s10/F</td>
</tr>
<tr>
<td>15.352</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td>u_sdram/n824_s9/I1</td>
</tr>
<tr>
<td>15.907</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C18[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/n824_s9/F</td>
</tr>
<tr>
<td>16.514</td>
<td>0.607</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[1][B]</td>
<td>u_sdram/n824_s8/I1</td>
</tr>
<tr>
<td>16.885</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C10[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n824_s8/F</td>
</tr>
<tr>
<td>17.764</td>
<td>0.878</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL15[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_address_9_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_sdram/ff_sdr_address_9_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_sdr_address_9_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL15[A]</td>
<td>u_sdram/ff_sdr_address_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.371, 29.598%; route: 7.786, 68.365%; tC2Q: 0.232, 2.037%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.217</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.745</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_cpu_wdata_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_z80/u_cz80/ir_3_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_3_s0/Q</td>
</tr>
<tr>
<td>8.615</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][B]</td>
<td>u_z80/u_cz80/n3430_s2/I0</td>
</tr>
<tr>
<td>8.986</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C41[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s2/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>u_z80/u_cz80/n1139_s6/I3</td>
</tr>
<tr>
<td>10.633</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1139_s6/F</td>
</tr>
<tr>
<td>11.452</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>u_z80/n279_s15/I3</td>
</tr>
<tr>
<td>11.914</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s15/F</td>
</tr>
<tr>
<td>11.916</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>u_z80/n279_s10/I1</td>
</tr>
<tr>
<td>12.486</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s10/F</td>
</tr>
<tr>
<td>12.658</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>u_z80/n279_s7/I1</td>
</tr>
<tr>
<td>13.111</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>13.529</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][B]</td>
<td>u_z80/n279_s5/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s5/F</td>
</tr>
<tr>
<td>14.721</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[3][A]</td>
<td>d_0_s7/I2</td>
</tr>
<tr>
<td>15.276</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>63</td>
<td>R30C28[3][A]</td>
<td style=" background: #97FFFF;">d_0_s7/F</td>
</tr>
<tr>
<td>17.175</td>
<td>1.899</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>w_sdram_d_0_s0/I0</td>
</tr>
<tr>
<td>17.745</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td style=" background: #97FFFF;">w_sdram_d_0_s0/F</td>
</tr>
<tr>
<td>17.745</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_cpu_wdata_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>u_sdram/ff_cpu_wdata_0_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_cpu_wdata_0_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C26[0][A]</td>
<td>u_sdram/ff_cpu_wdata_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.887, 34.184%; route: 7.252, 63.776%; tC2Q: 0.232, 2.040%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.738</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_dq_mask_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_z80/u_cz80/ff_a_14_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>80</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_14_s0/Q</td>
</tr>
<tr>
<td>9.035</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>u_exp_slot0/n28_s9/I3</td>
</tr>
<tr>
<td>9.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_exp_slot0/n28_s5/I3</td>
</tr>
<tr>
<td>10.814</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>12.280</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>u_exp_slot3/n28_s1/I1</td>
</tr>
<tr>
<td>12.797</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot3/n28_s1/F</td>
</tr>
<tr>
<td>13.694</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>u_sdram/n19_s12/I3</td>
</tr>
<tr>
<td>14.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s12/F</td>
</tr>
<tr>
<td>14.069</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td>u_sdram/n19_s18/I0</td>
</tr>
<tr>
<td>14.618</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s18/F</td>
</tr>
<tr>
<td>14.620</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[1][A]</td>
<td>u_sdram/n19_s5/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C25[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s5/F</td>
</tr>
<tr>
<td>15.584</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[3][A]</td>
<td>u_sdram/ff_sdr_command_1_s4/I2</td>
</tr>
<tr>
<td>16.139</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C23[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/ff_sdr_command_1_s4/F</td>
</tr>
<tr>
<td>16.814</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td>u_sdram/n773_s6/I0</td>
</tr>
<tr>
<td>17.185</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n773_s6/F</td>
</tr>
<tr>
<td>17.189</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>u_sdram/n773_s5/I0</td>
</tr>
<tr>
<td>17.738</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n773_s5/F</td>
</tr>
<tr>
<td>17.738</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_dq_mask_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>u_sdram/ff_sdr_dq_mask_1_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_sdr_dq_mask_1_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C26[0][A]</td>
<td>u_sdram/ff_sdr_dq_mask_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.291, 37.761%; route: 6.841, 60.197%; tC2Q: 0.232, 2.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.267</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.696</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_cpu_wdata_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_z80/u_cz80/ir_3_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_3_s0/Q</td>
</tr>
<tr>
<td>8.615</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][B]</td>
<td>u_z80/u_cz80/n3430_s2/I0</td>
</tr>
<tr>
<td>8.986</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C41[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s2/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>u_z80/u_cz80/n1139_s6/I3</td>
</tr>
<tr>
<td>10.633</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1139_s6/F</td>
</tr>
<tr>
<td>11.452</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>u_z80/n279_s15/I3</td>
</tr>
<tr>
<td>11.914</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s15/F</td>
</tr>
<tr>
<td>11.916</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>u_z80/n279_s10/I1</td>
</tr>
<tr>
<td>12.486</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s10/F</td>
</tr>
<tr>
<td>12.658</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>u_z80/n279_s7/I1</td>
</tr>
<tr>
<td>13.111</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>13.529</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][B]</td>
<td>u_z80/n279_s5/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s5/F</td>
</tr>
<tr>
<td>15.031</td>
<td>1.050</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C30[1][B]</td>
<td>d_6_s7/I2</td>
</tr>
<tr>
<td>15.586</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>30</td>
<td>R36C30[1][B]</td>
<td style=" background: #97FFFF;">d_6_s7/F</td>
</tr>
<tr>
<td>17.147</td>
<td>1.560</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>w_sdram_d_6_s0/I0</td>
</tr>
<tr>
<td>17.696</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td style=" background: #97FFFF;">w_sdram_d_6_s0/F</td>
</tr>
<tr>
<td>17.696</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_cpu_wdata_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>u_sdram/ff_cpu_wdata_6_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_cpu_wdata_6_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C26[1][B]</td>
<td>u_sdram/ff_cpu_wdata_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.866, 34.148%; route: 7.223, 63.803%; tC2Q: 0.232, 2.049%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.651</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_dq_mask_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_z80/u_cz80/ff_a_14_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>80</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_14_s0/Q</td>
</tr>
<tr>
<td>9.035</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>u_exp_slot0/n28_s9/I3</td>
</tr>
<tr>
<td>9.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_exp_slot0/n28_s5/I3</td>
</tr>
<tr>
<td>10.814</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>12.280</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>u_exp_slot3/n28_s1/I1</td>
</tr>
<tr>
<td>12.797</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot3/n28_s1/F</td>
</tr>
<tr>
<td>13.694</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>u_sdram/n19_s12/I3</td>
</tr>
<tr>
<td>14.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s12/F</td>
</tr>
<tr>
<td>14.069</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td>u_sdram/n19_s18/I0</td>
</tr>
<tr>
<td>14.618</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s18/F</td>
</tr>
<tr>
<td>14.620</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[1][A]</td>
<td>u_sdram/n19_s5/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C25[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s5/F</td>
</tr>
<tr>
<td>15.584</td>
<td>0.409</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C23[3][A]</td>
<td>u_sdram/ff_sdr_command_1_s4/I2</td>
</tr>
<tr>
<td>16.139</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R7C23[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/ff_sdr_command_1_s4/F</td>
</tr>
<tr>
<td>16.814</td>
<td>0.675</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][A]</td>
<td>u_sdram/n767_s6/I0</td>
</tr>
<tr>
<td>17.185</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C26[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n767_s6/F</td>
</tr>
<tr>
<td>17.189</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td>u_sdram/n767_s5/I0</td>
</tr>
<tr>
<td>17.651</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n767_s5/F</td>
</tr>
<tr>
<td>17.651</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_dq_mask_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C26[0][B]</td>
<td>u_sdram/ff_sdr_dq_mask_3_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_sdr_dq_mask_3_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C26[0][B]</td>
<td>u_sdram/ff_sdr_dq_mask_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.204, 37.281%; route: 6.841, 60.662%; tC2Q: 0.232, 2.057%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_is_write_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_z80/u_cz80/ff_a_14_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>80</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_14_s0/Q</td>
</tr>
<tr>
<td>9.035</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>u_exp_slot0/n28_s9/I3</td>
</tr>
<tr>
<td>9.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_exp_slot0/n28_s5/I3</td>
</tr>
<tr>
<td>10.814</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>12.280</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>u_exp_slot3/n28_s1/I1</td>
</tr>
<tr>
<td>12.797</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot3/n28_s1/F</td>
</tr>
<tr>
<td>13.694</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>u_sdram/n19_s12/I3</td>
</tr>
<tr>
<td>14.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s12/F</td>
</tr>
<tr>
<td>14.069</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td>u_sdram/n19_s18/I0</td>
</tr>
<tr>
<td>14.618</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s18/F</td>
</tr>
<tr>
<td>14.620</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[1][A]</td>
<td>u_sdram/n19_s5/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C25[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s5/F</td>
</tr>
<tr>
<td>16.244</td>
<td>1.069</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td>u_sdram/n19_s2/I1</td>
</tr>
<tr>
<td>16.615</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C5[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s2/F</td>
</tr>
<tr>
<td>16.619</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td>u_sdram/n270_s4/I0</td>
</tr>
<tr>
<td>17.168</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C5[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n270_s4/F</td>
</tr>
<tr>
<td>17.170</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>u_sdram/n270_s3/I1</td>
</tr>
<tr>
<td>17.632</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n270_s3/F</td>
</tr>
<tr>
<td>17.632</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_is_write_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>u_sdram/ff_is_write_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_is_write_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>u_sdram/ff_is_write_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.198, 37.292%; route: 6.827, 60.647%; tC2Q: 0.232, 2.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.351</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.612</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_z80/u_cz80/ir_3_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_3_s0/Q</td>
</tr>
<tr>
<td>8.615</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][B]</td>
<td>u_z80/u_cz80/n3430_s2/I0</td>
</tr>
<tr>
<td>8.986</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C41[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s2/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>u_z80/u_cz80/n1139_s6/I3</td>
</tr>
<tr>
<td>10.633</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1139_s6/F</td>
</tr>
<tr>
<td>11.452</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>u_z80/n279_s15/I3</td>
</tr>
<tr>
<td>11.914</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s15/F</td>
</tr>
<tr>
<td>11.916</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>u_z80/n279_s10/I1</td>
</tr>
<tr>
<td>12.486</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s10/F</td>
</tr>
<tr>
<td>12.658</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>u_z80/n279_s7/I1</td>
</tr>
<tr>
<td>13.111</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>13.529</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][B]</td>
<td>u_z80/n279_s5/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s5/F</td>
</tr>
<tr>
<td>14.784</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][B]</td>
<td>d_7_s8/I2</td>
</tr>
<tr>
<td>15.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R36C28[1][B]</td>
<td style=" background: #97FFFF;">d_7_s8/F</td>
</tr>
<tr>
<td>16.071</td>
<td>0.733</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C27[0][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s4/I0</td>
</tr>
<tr>
<td>16.588</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R42C27[0][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_7_s4/F</td>
</tr>
<tr>
<td>17.005</td>
<td>0.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C29[3][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s3/I2</td>
</tr>
<tr>
<td>17.467</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C29[3][A]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_7_s3/F</td>
</tr>
<tr>
<td>17.612</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[2][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C29[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C29[2][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.296, 38.231%; route: 6.709, 59.705%; tC2Q: 0.232, 2.065%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_is_write_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_z80/u_cz80/ff_a_14_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>80</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_14_s0/Q</td>
</tr>
<tr>
<td>9.035</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>u_exp_slot0/n28_s9/I3</td>
</tr>
<tr>
<td>9.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_exp_slot0/n28_s5/I3</td>
</tr>
<tr>
<td>10.814</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>12.280</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>u_exp_slot3/n28_s1/I1</td>
</tr>
<tr>
<td>12.797</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R7C19[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot3/n28_s1/F</td>
</tr>
<tr>
<td>13.694</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td>u_sdram/n19_s12/I3</td>
</tr>
<tr>
<td>14.065</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C25[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s12/F</td>
</tr>
<tr>
<td>14.069</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td>u_sdram/n19_s18/I0</td>
</tr>
<tr>
<td>14.618</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R7C25[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s18/F</td>
</tr>
<tr>
<td>14.620</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C25[1][A]</td>
<td>u_sdram/n19_s5/I2</td>
</tr>
<tr>
<td>15.175</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R7C25[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/n19_s5/F</td>
</tr>
<tr>
<td>16.216</td>
<td>1.041</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C5[3][A]</td>
<td>u_sdram/n215_s7/I1</td>
</tr>
<tr>
<td>16.786</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R7C5[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n215_s7/F</td>
</tr>
<tr>
<td>16.788</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td>u_sdram/ff_is_write_s4/I0</td>
</tr>
<tr>
<td>17.250</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R7C5[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/ff_is_write_s4/F</td>
</tr>
<tr>
<td>17.578</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_is_write_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>u_sdram/ff_is_write_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_is_write_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C5[1][A]</td>
<td>u_sdram/ff_is_write_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.848, 34.346%; route: 7.124, 63.583%; tC2Q: 0.232, 2.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.412</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.551</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_address_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_z80/u_cz80/ff_a_14_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>80</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_14_s0/Q</td>
</tr>
<tr>
<td>9.023</td>
<td>2.417</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td>u_sdram/w_address_22_s9/I2</td>
</tr>
<tr>
<td>9.485</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R29C27[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/w_address_22_s9/F</td>
</tr>
<tr>
<td>9.658</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[3][A]</td>
<td>u_sdram/w_address_22_s6/I3</td>
</tr>
<tr>
<td>10.175</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R30C27[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/w_address_22_s6/F</td>
</tr>
<tr>
<td>11.933</td>
<td>1.758</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C16[3][B]</td>
<td>u_sdram/n831_s25/I0</td>
</tr>
<tr>
<td>12.482</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R7C16[3][B]</td>
<td style=" background: #97FFFF;">u_sdram/n831_s25/F</td>
</tr>
<tr>
<td>12.659</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td>u_sdram/n833_s25/I1</td>
</tr>
<tr>
<td>13.208</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C16[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n833_s25/F</td>
</tr>
<tr>
<td>13.380</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td>u_sdram/n833_s21/I2</td>
</tr>
<tr>
<td>13.751</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C15[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/n833_s21/F</td>
</tr>
<tr>
<td>14.148</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td>u_sdram/n833_s17/I1</td>
</tr>
<tr>
<td>14.697</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C13[2][A]</td>
<td style=" background: #97FFFF;">u_sdram/n833_s17/F</td>
</tr>
<tr>
<td>14.699</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td>u_sdram/n833_s14/I1</td>
</tr>
<tr>
<td>15.152</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C13[3][A]</td>
<td style=" background: #97FFFF;">u_sdram/n833_s14/F</td>
</tr>
<tr>
<td>15.549</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td>u_sdram/n833_s9/I1</td>
</tr>
<tr>
<td>16.119</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C14[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n833_s9/F</td>
</tr>
<tr>
<td>16.120</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td>u_sdram/n833_s8/I0</td>
</tr>
<tr>
<td>16.491</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C14[0][B]</td>
<td style=" background: #97FFFF;">u_sdram/n833_s8/F</td>
</tr>
<tr>
<td>17.551</td>
<td>1.060</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOL16[B]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_address_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOL16[B]</td>
<td>u_sdram/ff_sdr_address_4_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_sdr_address_4_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOL16[B]</td>
<td>u_sdram/ff_sdr_address_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.391, 39.289%; route: 6.553, 58.636%; tC2Q: 0.232, 2.076%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.527</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_cpu_wdata_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_z80/u_cz80/ir_3_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_3_s0/Q</td>
</tr>
<tr>
<td>8.615</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][B]</td>
<td>u_z80/u_cz80/n3430_s2/I0</td>
</tr>
<tr>
<td>8.986</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C41[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s2/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>u_z80/u_cz80/n1139_s6/I3</td>
</tr>
<tr>
<td>10.633</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1139_s6/F</td>
</tr>
<tr>
<td>11.452</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>u_z80/n279_s15/I3</td>
</tr>
<tr>
<td>11.914</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s15/F</td>
</tr>
<tr>
<td>11.916</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>u_z80/n279_s10/I1</td>
</tr>
<tr>
<td>12.486</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s10/F</td>
</tr>
<tr>
<td>12.658</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>u_z80/n279_s7/I1</td>
</tr>
<tr>
<td>13.111</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>13.529</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][B]</td>
<td>u_z80/n279_s5/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s5/F</td>
</tr>
<tr>
<td>14.784</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][B]</td>
<td>d_7_s8/I2</td>
</tr>
<tr>
<td>15.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R36C28[1][B]</td>
<td style=" background: #97FFFF;">d_7_s8/F</td>
</tr>
<tr>
<td>16.957</td>
<td>1.618</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>w_sdram_d_7_s0/I0</td>
</tr>
<tr>
<td>17.527</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" background: #97FFFF;">w_sdram_d_7_s0/F</td>
</tr>
<tr>
<td>17.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td style=" font-weight:bold;">u_sdram/ff_cpu_wdata_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>u_sdram/ff_cpu_wdata_7_s0/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_cpu_wdata_7_s0</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R8C24[0][A]</td>
<td>u_sdram/ff_cpu_wdata_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.887, 34.855%; route: 7.033, 63.065%; tC2Q: 0.232, 2.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.516</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.446</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_sdr_address_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>u_z80/u_cz80/ff_a_14_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>80</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ff_a_14_s0/Q</td>
</tr>
<tr>
<td>9.035</td>
<td>2.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>u_exp_slot0/n28_s9/I3</td>
</tr>
<tr>
<td>9.406</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s9/F</td>
</tr>
<tr>
<td>10.361</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>u_exp_slot0/n28_s5/I3</td>
</tr>
<tr>
<td>10.814</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>19</td>
<td>R30C28[1][A]</td>
<td style=" background: #97FFFF;">u_exp_slot0/n28_s5/F</td>
</tr>
<tr>
<td>12.280</td>
<td>1.466</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C19[1][B]</td>
<td>u_exp_slot3/n28_s1/I1</td>
</tr>
<tr>
<td>12.829</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R7C19[1][B]</td>
<td style=" background: #97FFFF;">u_exp_slot3/n28_s1/F</td>
</tr>
<tr>
<td>13.007</td>
<td>0.178</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C19[2][B]</td>
<td>u_sdram/w_address_22_s4/I3</td>
</tr>
<tr>
<td>13.556</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>10</td>
<td>R8C19[2][B]</td>
<td style=" background: #97FFFF;">u_sdram/w_address_22_s4/F</td>
</tr>
<tr>
<td>13.737</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td>u_sdram/w_address_21_s3/I1</td>
</tr>
<tr>
<td>14.286</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][B]</td>
<td style=" background: #97FFFF;">u_sdram/w_address_21_s3/F</td>
</tr>
<tr>
<td>14.288</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C18[1][A]</td>
<td>u_sdram/w_address_21_s2/I1</td>
</tr>
<tr>
<td>14.858</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R8C18[1][A]</td>
<td style=" background: #97FFFF;">u_sdram/w_address_21_s2/F</td>
</tr>
<tr>
<td>15.032</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td>u_sdram/n820_s8/I1</td>
</tr>
<tr>
<td>15.485</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R8C17[0][A]</td>
<td style=" background: #97FFFF;">u_sdram/n820_s8/F</td>
</tr>
<tr>
<td>17.446</td>
<td>1.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOR13[A]</td>
<td style=" font-weight:bold;">u_sdram/ff_sdr_address_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOR13[A]</td>
<td>u_sdram/ff_sdr_address_11_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_sdram/ff_sdr_address_11_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOR13[A]</td>
<td>u_sdram/ff_sdr_address_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.494, 31.557%; route: 7.346, 66.347%; tC2Q: 0.232, 2.095%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>17.963</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ir_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>6.375</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[0][A]</td>
<td>u_z80/u_cz80/ir_3_s0/CLK</td>
</tr>
<tr>
<td>6.607</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>78</td>
<td>R24C34[0][A]</td>
<td style=" font-weight:bold;">u_z80/u_cz80/ir_3_s0/Q</td>
</tr>
<tr>
<td>8.615</td>
<td>2.009</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C41[3][B]</td>
<td>u_z80/u_cz80/n3430_s2/I0</td>
</tr>
<tr>
<td>8.986</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>R16C41[3][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n3430_s2/F</td>
</tr>
<tr>
<td>10.180</td>
<td>1.194</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C36[0][B]</td>
<td>u_z80/u_cz80/n1139_s6/I3</td>
</tr>
<tr>
<td>10.633</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R20C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/u_cz80/n1139_s6/F</td>
</tr>
<tr>
<td>11.452</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td>u_z80/n279_s15/I3</td>
</tr>
<tr>
<td>11.914</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s15/F</td>
</tr>
<tr>
<td>11.916</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td>u_z80/n279_s10/I1</td>
</tr>
<tr>
<td>12.486</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C36[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s10/F</td>
</tr>
<tr>
<td>12.658</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C37[0][A]</td>
<td>u_z80/n279_s7/I1</td>
</tr>
<tr>
<td>13.111</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R25C37[0][A]</td>
<td style=" background: #97FFFF;">u_z80/n279_s7/F</td>
</tr>
<tr>
<td>13.529</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C36[0][B]</td>
<td>u_z80/n279_s5/I1</td>
</tr>
<tr>
<td>13.982</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R26C36[0][B]</td>
<td style=" background: #97FFFF;">u_z80/n279_s5/F</td>
</tr>
<tr>
<td>14.784</td>
<td>0.802</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C28[1][B]</td>
<td>d_7_s8/I2</td>
</tr>
<tr>
<td>15.339</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>28</td>
<td>R36C28[1][B]</td>
<td style=" background: #97FFFF;">d_7_s8/F</td>
</tr>
<tr>
<td>16.193</td>
<td>0.854</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R40C29[1][B]</td>
<td>u_ppi/u_ppi_0/ff_port_c_3_s4/I0</td>
</tr>
<tr>
<td>16.655</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R40C29[1][B]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_3_s4/F</td>
</tr>
<tr>
<td>16.830</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[3][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s3/I2</td>
</tr>
<tr>
<td>17.292</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R41C29[3][A]</td>
<td style=" background: #97FFFF;">u_ppi/u_ppi_0/ff_port_c_1_s3/F</td>
</tr>
<tr>
<td>17.436</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[0][A]</td>
<td style=" font-weight:bold;">u_ppi/u_ppi_0/ff_port_c_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>11.642</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>252</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>18.033</td>
<td>2.271</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C29[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s1/CLK</td>
</tr>
<tr>
<td>17.998</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s1</td>
</tr>
<tr>
<td>17.963</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C29[0][A]</td>
<td>u_ppi/u_ppi_0/ff_port_c_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.241, 38.339%; route: 6.589, 59.564%; tC2Q: 0.232, 2.097%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.271, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C22[2][A]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R51C22[2][A]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C20[2][A]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R50C20[2][A]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R17C22[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[5]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.756</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R29C23[1][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0/Q</td>
</tr>
<tr>
<td>5.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/WRE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.756</td>
<td>0.141</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.201, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C23[1][A]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_8_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C23[1][A]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_8_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C23[1][B]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_7_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C23[1][B]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_7_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C23[2][B]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_4_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C23[2][B]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_4_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C23[2][A]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_0_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R47C23[2][A]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_0_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_7_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C17[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_6_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C17[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_2_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_1_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C36[0][B]</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_11_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C36[0][B]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_11_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C35[0][A]</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_2_s0/CLK</td>
</tr>
<tr>
<td>5.816</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C35[0][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_2_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[2][A]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_6_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C23[2][A]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_6_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[1][A]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_3_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R48C23[1][A]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_3_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_d_2_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C20[1][A]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_d_2_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[5]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[2][B]</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_7_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C35[2][B]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_7_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.940</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C35[2][A]</td>
<td>u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_5_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C35[2][A]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_PG/u_cyc4r_cyc18r_phase_sr/sr[0]_5_s0/Q</td>
</tr>
<tr>
<td>5.940</td>
<td>0.123</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td style=" font-weight:bold;">u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/DI[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s/CLKA</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[10]</td>
<td>u_opll/u_ikaopll/u_EG/hh_tt_start_attack_dly_hh_tt_start_attack_dly_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.123, 37.889%; tC2Q: 0.202, 62.111%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C23[2][B]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_5_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C23[2][B]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_5_s0/Q</td>
</tr>
<tr>
<td>6.066</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C23[0][B]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_2_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R48C23[0][B]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_2_s0/Q</td>
</tr>
<tr>
<td>6.066</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C23[2][A]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_1_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R45C23[2][A]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_d_1_s0/Q</td>
</tr>
<tr>
<td>6.066</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td style=" font-weight:bold;">u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[6]</td>
<td>u_video_out/u_video_out_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_5_s0/Q</td>
</tr>
<tr>
<td>6.066</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.066</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.864</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0/CLK</td>
</tr>
<tr>
<td>5.817</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R12C17[2][A]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_d_3_s0/Q</td>
</tr>
<tr>
<td>6.066</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td style=" font-weight:bold;">u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>4.103</td>
<td>4.103</td>
<td>tCL</td>
<td>RR</td>
<td>3533</td>
<td>PLL_R[1]</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>5.615</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s/CLK</td>
</tr>
<tr>
<td>5.864</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[4]</td>
<td>u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.230%; tC2Q: 0.202, 44.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_d_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_d_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_d_7_s1/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_d_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_d_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_d_5_s1/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ff_d_1_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>ff_d_1_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>ff_d_1_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_recv_data_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_recv_data_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_recv_data_5_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_command_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_command_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_command_0_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_address_latch_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_address_latch_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_address_latch_1_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ppi/u_ppi_0/ff_port_c_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_ppi/u_ppi_0/ff_port_c_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_ppi/u_ppi_0/ff_port_c_4_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_ppi/u_ppi_0/ff_port_c_5_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_esp32_conn/ff_address_latch_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_esp32_conn/ff_address_latch_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_esp32_conn/ff_address_latch_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>4.058</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>5.058</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.821</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.940</td>
<td>4.119</td>
<td>tCL</td>
<td>FF</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.215</td>
<td>2.274</td>
<td>tNET</td>
<td>FF</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>15.761</td>
<td>4.119</td>
<td>tCL</td>
<td>RR</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>17.272</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>u_ppi/u_ppi_0/ff_port_c_6_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3533</td>
<td>lcd_clk_d</td>
<td>-1.407</td>
<td>2.442</td>
</tr>
<tr>
<td>1200</td>
<td>n34_5</td>
<td>9.046</td>
<td>1.070</td>
</tr>
<tr>
<td>717</td>
<td>i2s_audio_en_d</td>
<td>8.091</td>
<td>1.925</td>
</tr>
<tr>
<td>512</td>
<td>n86_4</td>
<td>16.194</td>
<td>1.959</td>
</tr>
<tr>
<td>301</td>
<td>w_vdp_enable</td>
<td>13.200</td>
<td>2.253</td>
</tr>
<tr>
<td>252</td>
<td>O_sdram_clk_d</td>
<td>0.247</td>
<td>2.442</td>
</tr>
<tr>
<td>171</td>
<td>m_nc_sel_z_6</td>
<td>17.827</td>
<td>1.959</td>
</tr>
<tr>
<td>139</td>
<td>regaddra[0]</td>
<td>5.727</td>
<td>1.697</td>
</tr>
<tr>
<td>114</td>
<td>n672_5</td>
<td>18.641</td>
<td>2.241</td>
</tr>
<tr>
<td>99</td>
<td>w_cpu_enable</td>
<td>4.224</td>
<td>1.688</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R6C36</td>
<td>90.28%</td>
</tr>
<tr>
<td>R20C40</td>
<td>90.28%</td>
</tr>
<tr>
<td>R40C23</td>
<td>90.28%</td>
</tr>
<tr>
<td>R33C11</td>
<td>88.89%</td>
</tr>
<tr>
<td>R15C17</td>
<td>88.89%</td>
</tr>
<tr>
<td>R16C6</td>
<td>88.89%</td>
</tr>
<tr>
<td>R20C35</td>
<td>87.50%</td>
</tr>
<tr>
<td>R35C46</td>
<td>87.50%</td>
</tr>
<tr>
<td>R33C13</td>
<td>87.50%</td>
</tr>
<tr>
<td>R23C26</td>
<td>87.50%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
