The objective of this work is the demonstration of the ability and minimum acknowledgement of the FPGA using de BASYS 3 and the VIVADO program.
