;redcode
;assert 1
	SPL 0, <792
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL @12, #200
	SPL <121, 103
	SPL <121, 103
	SUB @121, 103
	SUB @121, 103
	SLT 421, -0
	JMZ -1, @-20
	DJN -1, @-20
	SUB -203, <-110
	SUB #-123, 100
	SUB @121, 103
	ADD -1, <-20
	SPL 0, <792
	SUB @127, 106
	SUB @127, 106
	SUB -203, <-110
	ADD @121, 105
	DJN -1, @-20
	ADD -1, <-20
	ADD -1, <-20
	ADD 210, 61
	SLT @0, @2
	DJN -1, @-20
	SLT @0, @2
	DJN -1, @-20
	CMP 210, 61
	JMP -1, @-20
	ADD 210, 61
	SLT @0, @2
	SLT @0, @2
	SUB @121, 103
	CMP @121, 103
	CMP @121, 103
	ADD 210, 50
	ADD 210, 61
	SLT @0, @2
	SPL -100, -610
	SPL -100, -610
	SPL -100, -610
	MOV -6, <-130
	SPL -100, -610
	SLT @0, @2
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	SUB 12, @10
	JMN @12, #200
	SPL 0, <792
