 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 1
Design : SYS_TOP
Version: K-2015.06
Date   : Thu Aug 15 21:36:54 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c   Library: scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c
Wire Load Model Mode: top

  Startpoint: sys_ctrl_U0/EN_reg
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: ALU_U0/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_ctrl_U0/EN_reg/CK (DFFRQX2M)                        0.00       0.00 r
  sys_ctrl_U0/EN_reg/Q (DFFRQX2M)                         0.85       0.85 f
  sys_ctrl_U0/EN (sys_ctrl_IN_WIDTH16_WIDTH8)             0.00       0.85 f
  ALU_U0/EN (ALU_OPER_WIDTH8_OUT_WIDTH16)                 0.00       0.85 f
  ALU_U0/OUT_VALID_reg/D (DFFRQX2M)                       0.00       0.85 f
  data arrival time                                                  0.85

  clock ALU_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALU_U0/OUT_VALID_reg/CK (DFFRQX2M)                      0.00       0.00 r
  library hold time                                      -0.12      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.85
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: FIFO_TOP_U0/DF_SYNC_rd/pointer_2_reg_0_
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: FIFO_TOP_U0/DF_SYNC_rd/pointer_out_reg_0_
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP_U0/DF_SYNC_rd/pointer_2_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.00 r
  FIFO_TOP_U0/DF_SYNC_rd/pointer_2_reg_0_/Q (DFFRQX2M)
                                                          0.56       0.56 f
  FIFO_TOP_U0/DF_SYNC_rd/pointer_out_reg_0_/D (DFFRQX2M)
                                                          0.00       0.56 f
  data arrival time                                                  0.56

  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  FIFO_TOP_U0/DF_SYNC_rd/pointer_out_reg_0_/CK (DFFRQX2M)
                                                          0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: UART_RX_TX_TOP_U0/UART_TOP_RX_UO/edge_bit_count_U0/bit_cnt_reg_3_
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: UART_RX_TX_TOP_U0/UART_TOP_RX_UO/edge_bit_count_U0/bit_cnt_reg_3_
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/edge_bit_count_U0/bit_cnt_reg_3_/CK (DFFRX4M)
                                                          0.00       0.00 r
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/edge_bit_count_U0/bit_cnt_reg_3_/QN (DFFRX4M)
                                                          0.57       0.57 r
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/edge_bit_count_U0/U48/Y (OAI21X2M)
                                                          0.27       0.84 f
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/edge_bit_count_U0/bit_cnt_reg_3_/D (DFFRX4M)
                                                          0.00       0.84 f
  data arrival time                                                  0.84

  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  UART_RX_TX_TOP_U0/UART_TOP_RX_UO/edge_bit_count_U0/bit_cnt_reg_3_/CK (DFFRX4M)
                                                          0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.90


  Startpoint: FIFO_TOP_U0/DF_SYNC_wr/pointer_2_reg_0_
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: FIFO_TOP_U0/DF_SYNC_wr/pointer_out_reg_0_
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP_U0/DF_SYNC_wr/pointer_2_reg_0_/CK (DFFRQX1M)
                                                          0.00       0.00 r
  FIFO_TOP_U0/DF_SYNC_wr/pointer_2_reg_0_/Q (DFFRQX1M)
                                                          0.65       0.65 f
  FIFO_TOP_U0/DF_SYNC_wr/pointer_out_reg_0_/D (DFFRQX1M)
                                                          0.00       0.65 f
  data arrival time                                                  0.65

  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  FIFO_TOP_U0/DF_SYNC_wr/pointer_out_reg_0_/CK (DFFRQX1M)
                                                          0.00       0.00 r
  library hold time                                      -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: U0_RST_SYNC/sync_reg_reg_0_/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: U0_RST_SYNC/sync_reg_reg_1_
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SYS_TOP            tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg_0_/CK (DFFRQX2M)               0.00       0.00 r
  U0_RST_SYNC/sync_reg_reg_0_/Q (DFFRQX2M)                0.56       0.56 f
  U0_RST_SYNC/sync_reg_reg_1_/D (DFFRQX2M)                0.00       0.56 f
  data arrival time                                                  0.56

  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                       0.10       0.10
  U0_RST_SYNC/sync_reg_reg_1_/CK (DFFRQX2M)               0.00       0.10 r
  library hold time                                      -0.05       0.05
  data required time                                                 0.05
  --------------------------------------------------------------------------
  data required time                                                 0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


1
