
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003631                       # Number of seconds simulated
sim_ticks                                  3631065447                       # Number of ticks simulated
final_tick                               530623504059                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 162962                       # Simulator instruction rate (inst/s)
host_op_rate                                   206074                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 293194                       # Simulator tick rate (ticks/s)
host_mem_usage                               16886052                       # Number of bytes of host memory used
host_seconds                                 12384.50                       # Real time elapsed on the host
sim_insts                                  2018198558                       # Number of instructions simulated
sim_ops                                    2552123046                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       558720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       380672                       # Number of bytes read from this memory
system.physmem.bytes_read::total               949376                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            9984                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       232704                       # Number of bytes written to this memory
system.physmem.bytes_written::total            232704                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4365                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2974                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7417                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            1818                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 1818                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1339552                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    153872192                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1410054                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    104837549                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               261459347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1339552                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1410054                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2749606                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          64086975                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               64086975                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          64086975                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1339552                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    153872192                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1410054                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    104837549                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              325546322                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8707592                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3143979                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2550103                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       214408                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1295836                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1238430                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          334768                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9255                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3292843                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17321723                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3143979                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1573198                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3658005                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1128003                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        605050                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           41                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1621364                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        99804                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8464579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.523286                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.323454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4806574     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          229063      2.71%     59.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          259867      3.07%     62.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          476305      5.63%     68.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          215100      2.54%     70.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          328963      3.89%     74.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          180085      2.13%     76.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          153856      1.82%     78.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1814766     21.44%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8464579                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361062                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.989267                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3475040                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       556412                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3491060                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        35520                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        906546                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       535717                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2121                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20624711                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4939                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        906546                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3664720                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         154507                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       140447                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3332562                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       265792                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19818871                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         5484                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        142244                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76977                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         1853                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27754547                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92315697                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92315697                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17060672                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10693864                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4181                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2525                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           679682                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1848465                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       944285                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        13620                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       279962                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18619186                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         4176                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14992260                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29643                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6294285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18826777                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          804                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8464579                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.771176                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.923714                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2976570     35.17%     35.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1797774     21.24%     56.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1210110     14.30%     70.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       846610     10.00%     80.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       711518      8.41%     89.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       380909      4.50%     93.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       378750      4.47%     98.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        87385      1.03%     99.11% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        74953      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8464579                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         108654     76.32%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             2      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     76.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15508     10.89%     87.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        18200     12.78%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12498130     83.36%     83.36% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212370      1.42%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1650      0.01%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1493359      9.96%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       786751      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14992260                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.721746                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             142364                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009496                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38621106                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24917797                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14555738                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15134624                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        30029                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       723122                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          203                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          157                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       239068                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        906546                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          62166                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         9726                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18623367                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        65649                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1848465                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       944285                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2494                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7029                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           24                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          157                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126736                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       123156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       249892                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14707434                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1393841                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       284826                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2148540                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2082654                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            754699                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.689036                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14567425                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14555738                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9526908                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26729871                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.671615                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356414                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12281689                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6341718                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       217151                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7558033                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.624985                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.161527                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2999133     39.68%     39.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2051813     27.15%     66.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       842090     11.14%     77.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       419953      5.56%     83.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       428137      5.66%     89.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       166894      2.21%     91.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       183171      2.42%     93.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        94943      1.26%     95.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       371899      4.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7558033                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12281689                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1830558                       # Number of memory references committed
system.switch_cpus0.commit.loads              1125342                       # Number of loads committed
system.switch_cpus0.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1765815                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11064712                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249904                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       371899                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25809372                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38154201                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5688                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 243013                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12281689                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.870759                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.870759                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.148423                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.148423                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66117615                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20120801                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19078210                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3366                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8707592                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3119025                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2539998                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       209770                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1300195                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1207072                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          331037                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9380                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3118359                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17239729                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3119025                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1538109                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3795090                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1125267                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        680160                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           48                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1527529                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89216                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8505220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.508147                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.304454                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4710130     55.38%     55.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          332529      3.91%     59.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          270025      3.17%     62.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          651663      7.66%     70.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          172112      2.02%     72.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          237157      2.79%     74.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          164032      1.93%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           94226      1.11%     77.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1873346     22.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8505220                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.358196                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.979850                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3255991                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       666244                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3648333                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23377                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        911265                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       529855                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20648831                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1650                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        911265                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3494566                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         120192                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       200893                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3428326                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       349969                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19912361                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          386                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        140712                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       113429                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents           38                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27849826                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     92978958                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     92978958                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17100824                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10748938                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4277                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2603                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           978077                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1874095                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       970790                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        20747                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       350757                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18806764                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4280                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14927083                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        31068                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6463910                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19909452                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          872                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8505220                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.755050                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.893763                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2992669     35.19%     35.19% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1812041     21.31%     56.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1191449     14.01%     70.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       875270     10.29%     80.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       756798      8.90%     89.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       397087      4.67%     94.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       339144      3.99%     98.34% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        67253      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73509      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8505220                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          88971     69.89%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.89% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19168     15.06%     84.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        19156     15.05%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12405126     83.10%     83.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208179      1.39%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1667      0.01%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1494824     10.01%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       817287      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14927083                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.714261                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             127296                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008528                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38517749                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25275145                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14545742                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15054379                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        56991                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       741056                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          411                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          196                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       244206                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        911265                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          69037                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8542                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18811049                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44216                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1874095                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       970790                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2579                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6796                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          196                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       127521                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       119114                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       246635                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14692282                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1399774                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       234800                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2197033                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2068596                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            797259                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.687296                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14555833                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14545742                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9461112                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26879608                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.670467                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351981                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10022389                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12318161                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6492952                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       213257                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7593954                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622101                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.141920                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2969067     39.10%     39.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2093337     27.57%     66.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       846487     11.15%     77.81% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       485102      6.39%     84.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       388352      5.11%     89.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       163450      2.15%     91.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       192263      2.53%     94.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        94860      1.25%     95.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       361036      4.75%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7593954                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10022389                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12318161                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1859614                       # Number of memory references committed
system.switch_cpus1.commit.loads              1133034                       # Number of loads committed
system.switch_cpus1.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1766768                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11102640                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       251120                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       361036                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26043862                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           38534139                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4339                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 202372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10022389                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12318161                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10022389                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.868814                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.868814                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.150994                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.150994                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        66111817                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20089944                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19045517                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3402                       # number of misc regfile writes
system.l2.replacements                           7430                       # number of replacements
system.l2.tagsinuse                       2046.356993                       # Cycle average of tags in use
system.l2.total_refs                            43899                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9478                       # Sample count of references to valid blocks.
system.l2.avg_refs                           4.631673                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            21.917725                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.941923                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    781.175113                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      9.353279                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    684.459090                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            277.723750                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            262.786113                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010702                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004366                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.381433                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.004567                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.334209                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.135607                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.128314                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999198                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3169                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2689                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    5863                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2679                       # number of Writeback hits
system.l2.Writeback_hits::total                  2679                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           58                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   110                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3227                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2741                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5973                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3227                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2741                       # number of overall hits
system.l2.overall_hits::total                    5973                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4361                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2972                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7411                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            2                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   6                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4365                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2974                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7417                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4365                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2974                       # number of overall misses
system.l2.overall_misses::total                  7417                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1790822                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    197261125                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1850096                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    132891611                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       333793654                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus0.data       167952                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data        81259                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        249211                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1790822                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    197429077                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1850096                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    132972870                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        334042865                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1790822                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    197429077                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1850096                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    132972870                       # number of overall miss cycles
system.l2.overall_miss_latency::total       334042865                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7530                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5661                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               13274                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2679                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2679                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           62                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           54                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               116                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7592                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5715                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                13390                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7592                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5715                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               13390                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.904762                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.579150                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.524996                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.558309                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.064516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.037037                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.051724                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.904762                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.574947                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.520385                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.553921                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.904762                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.574947                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.520385                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.553921                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 47126.894737                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 45233.002752                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46252.400000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 44714.539367                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45040.298745                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus0.data        41988                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 40629.500000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 41535.166667                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 47126.894737                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 45230.029095                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46252.400000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 44711.792199                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45037.463260                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 47126.894737                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 45230.029095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46252.400000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 44711.792199                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45037.463260                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1818                       # number of writebacks
system.l2.writebacks::total                      1818                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4361                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2972                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7411                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus0.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            2                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              6                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2974                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7417                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2974                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7417                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1573138                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    172140785                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1620113                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    115617040                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    290951076                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus0.data       144243                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data        70032                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       214275                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1573138                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    172285028                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1620113                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    115687072                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    291165351                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1573138                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    172285028                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1620113                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    115687072                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    291165351                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.904762                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.579150                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.524996                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.558309                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.064516                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.037037                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.051724                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.904762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.574947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.520385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.553921                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.904762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.574947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.520385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.553921                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41398.368421                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39472.778033                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40502.825000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 38902.099596                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39259.354473                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data 36060.750000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        35016                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 35712.500000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 41398.368421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39469.651317                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40502.825000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 38899.486214                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39256.485237                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 41398.368421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39469.651317                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40502.825000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 38899.486214                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39256.485237                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               512.868686                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001630036                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1948696.568093                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.868686                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          472                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.065495                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.756410                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.821905                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1621309                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1621309                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1621309                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1621309                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1621309                       # number of overall hits
system.cpu0.icache.overall_hits::total        1621309                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           55                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           55                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           55                       # number of overall misses
system.cpu0.icache.overall_misses::total           55                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2570366                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2570366                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2570366                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2570366                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2570366                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2570366                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1621364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1621364                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1621364                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1621364                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1621364                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1621364                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 46733.927273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 46733.927273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 46733.927273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 46733.927273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 46733.927273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 46733.927273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2076767                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2076767                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2076767                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2076767                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2076767                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2076767                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49446.833333                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49446.833333                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 49446.833333                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49446.833333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 49446.833333                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49446.833333                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7592                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164580675                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7848                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              20971.034021                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   227.532818                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    28.467182                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.888800                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.111200                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1085866                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1085866                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       701562                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        701562                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2417                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2417                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1683                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1683                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1787428                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1787428                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1787428                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1787428                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15145                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15145                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          217                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          217                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15362                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15362                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15362                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15362                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    613656080                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    613656080                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8634188                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8634188                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    622290268                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    622290268                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    622290268                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    622290268                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1101011                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1101011                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       701779                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2417                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1802790                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1802790                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1802790                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1802790                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.013756                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013756                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000309                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000309                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008521                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008521                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008521                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008521                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 40518.724331                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40518.724331                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 39788.884793                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39788.884793                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 40508.414790                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 40508.414790                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 40508.414790                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 40508.414790                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          860                       # number of writebacks
system.cpu0.dcache.writebacks::total              860                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7615                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7615                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          155                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          155                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7770                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7770                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7770                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7770                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7530                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7530                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           62                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7592                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7592                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7592                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7592                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    233264968                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    233264968                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1765902                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1765902                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    235030870                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    235030870                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    235030870                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    235030870                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006839                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006839                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000088                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004211                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004211                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004211                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004211                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 30978.083400                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 30978.083400                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 28482.290323                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 28482.290323                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 30957.701528                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30957.701528                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 30957.701528                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30957.701528                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.766244                       # Cycle average of tags in use
system.cpu1.icache.total_refs               999712453                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1941189.229126                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.766244                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062125                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.821741                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1527480                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1527480                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1527480                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1527480                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1527480                       # number of overall hits
system.cpu1.icache.overall_hits::total        1527480                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2494712                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2494712                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2494712                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2494712                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2494712                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2494712                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1527529                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1527529                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1527529                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1527529                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1527529                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1527529                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000032                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50912.489796                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50912.489796                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50912.489796                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50912.489796                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50912.489796                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50912.489796                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            8                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            8                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1999071                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1999071                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1999071                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1999071                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1999071                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1999071                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48757.829268                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48757.829268                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 48757.829268                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48757.829268                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 48757.829268                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48757.829268                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5715                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157426602                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5971                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26365.198794                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   225.569319                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    30.430681                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.881130                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.118870                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1062660                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1062660                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       722479                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        722479                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1937                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1937                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1701                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1701                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1785139                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1785139                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1785139                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1785139                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14927                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14927                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          515                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          515                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        15442                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         15442                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        15442                       # number of overall misses
system.cpu1.dcache.overall_misses::total        15442                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    654851374                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    654851374                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     22692969                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     22692969                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    677544343                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    677544343                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    677544343                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    677544343                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1077587                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1077587                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       722994                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       722994                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1937                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1701                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1701                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1800581                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1800581                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1800581                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1800581                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013852                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013852                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000712                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000712                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008576                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008576                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008576                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008576                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 43870.260200                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 43870.260200                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 44064.017476                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 44064.017476                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 43876.722121                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43876.722121                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 43876.722121                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 43876.722121                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1819                       # number of writebacks
system.cpu1.dcache.writebacks::total             1819                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         9266                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         9266                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          461                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          461                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         9727                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         9727                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         9727                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         9727                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5661                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5661                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           54                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5715                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5715                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5715                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5715                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    162760598                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    162760598                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1157103                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1157103                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    163917701                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    163917701                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    163917701                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    163917701                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005253                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005253                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003174                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003174                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003174                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003174                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28751.209680                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28751.209680                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 21427.833333                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 21427.833333                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28682.012423                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28682.012423                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28682.012423                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28682.012423                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
