

================================================================
== Vitis HLS Report for 'AlignStatic_Pipeline_4'
================================================================
* Date:           Thu Oct 26 16:51:06 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        BasicKernel
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.474 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  1.032 us|  1.032 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      256|      256|         2|          1|          1|   256|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.23>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_n = alloca i32 1"   --->   Operation 5 'alloca' 'p_n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %p_n"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_n_1 = load i9 %p_n" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212->src/align/align.cpp:590]   --->   Operation 8 'load' 'p_n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.77ns)   --->   "%icmp_ln212 = icmp_eq  i9 %p_n_1, i9 256" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212->src/align/align.cpp:590]   --->   Operation 10 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.77ns)   --->   "%p_n_2 = add i9 %p_n_1, i9 1" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212->src/align/align.cpp:590]   --->   Operation 11 'add' 'p_n_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln212 = br i1 %icmp_ln212, void %for.inc.i.split, void %_ZSt4swapIN3hls6vectorI8ap_fixedILi16ELi11EL9ap_q_mode5EL9ap_o_mode3ELi0EELm3EEELm256EENSt9enable_ifIXsr14__is_swappableIT_EE5valueEvE4typeERAT0__S8_SC_.exit.exitStub" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212->src/align/align.cpp:590]   --->   Operation 12 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_n_cast = zext i9 %p_n_1" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212->src/align/align.cpp:590]   --->   Operation 13 'zext' 'p_n_cast' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%init_row_score_addr = getelementptr i48 %init_row_score, i64 0, i64 %p_n_cast" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 14 'getelementptr' 'init_row_score_addr' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (1.23ns)   --->   "%init_row_score_load = load i8 %init_row_score_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 15 'load' 'init_row_score_load' <Predicate = (!icmp_ln212)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%preserved_row_buffer_addr = getelementptr i16 %preserved_row_buffer, i64 0, i64 %p_n_cast" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 16 'getelementptr' 'preserved_row_buffer_addr' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 17 [2/2] (1.23ns)   --->   "%preserved_row_buffer_load = load i8 %preserved_row_buffer_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 17 'load' 'preserved_row_buffer_load' <Predicate = (!icmp_ln212)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%preserved_row_buffer_3_addr = getelementptr i16 %preserved_row_buffer_3, i64 0, i64 %p_n_cast" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 18 'getelementptr' 'preserved_row_buffer_3_addr' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (1.23ns)   --->   "%preserved_row_buffer_3_load = load i8 %preserved_row_buffer_3_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 19 'load' 'preserved_row_buffer_3_load' <Predicate = (!icmp_ln212)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%preserved_row_buffer_4_addr = getelementptr i16 %preserved_row_buffer_4, i64 0, i64 %p_n_cast" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 20 'getelementptr' 'preserved_row_buffer_4_addr' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.23ns)   --->   "%preserved_row_buffer_4_load = load i8 %preserved_row_buffer_4_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 21 'load' 'preserved_row_buffer_4_load' <Predicate = (!icmp_ln212)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln212 = store i9 %p_n_2, i9 %p_n" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212->src/align/align.cpp:590]   --->   Operation 22 'store' 'store_ln212' <Predicate = (!icmp_ln212)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln212)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln212 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212->src/align/align.cpp:590]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (1.23ns)   --->   "%init_row_score_load = load i8 %init_row_score_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 24 'load' 'init_row_score_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln193 = trunc i48 %init_row_score_load" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 25 'trunc' 'trunc_ln193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln193_1 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_row_score_load, i32 16, i32 31" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 26 'partselect' 'trunc_ln193_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln193_2 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %init_row_score_load, i32 32, i32 47" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:193->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 27 'partselect' 'trunc_ln193_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (1.23ns)   --->   "%preserved_row_buffer_load = load i8 %preserved_row_buffer_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 28 'load' 'preserved_row_buffer_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 29 [1/2] (1.23ns)   --->   "%preserved_row_buffer_3_load = load i8 %preserved_row_buffer_3_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 29 'load' 'preserved_row_buffer_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 30 [1/2] (1.23ns)   --->   "%preserved_row_buffer_4_load = load i8 %preserved_row_buffer_4_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 30 'load' 'preserved_row_buffer_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%or_ln194_1 = bitconcatenate i48 @_ssdm_op_BitConcatenate.i48.i16.i16.i16, i16 %preserved_row_buffer_4_load, i16 %preserved_row_buffer_3_load, i16 %preserved_row_buffer_load" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 31 'bitconcatenate' 'or_ln194_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.23ns)   --->   "%store_ln194 = store i48 %or_ln194_1, i8 %init_row_score_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:194->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 32 'store' 'store_ln194' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 256> <RAM>
ST_2 : Operation 33 [1/1] (1.23ns)   --->   "%store_ln195 = store i16 %trunc_ln193, i8 %preserved_row_buffer_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 33 'store' 'store_ln195' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 34 [1/1] (1.23ns)   --->   "%store_ln195 = store i16 %trunc_ln193_1, i8 %preserved_row_buffer_3_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 34 'store' 'store_ln195' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 35 [1/1] (1.23ns)   --->   "%store_ln195 = store i16 %trunc_ln193_2, i8 %preserved_row_buffer_4_addr" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:195->/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:213->src/align/align.cpp:590]   --->   Operation 35 'store' 'store_ln195' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln212 = br void %for.inc.i" [/home/AD.UCSD.EDU/swalia/Xilinx/Vitis_HLS/2023.1/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/bits/move.h:212->src/align/align.cpp:590]   --->   Operation 36 'br' 'br_ln212' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ init_row_score]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ preserved_row_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ preserved_row_buffer_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ preserved_row_buffer_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_n                         (alloca           ) [ 010]
store_ln0                   (store            ) [ 000]
br_ln0                      (br               ) [ 000]
p_n_1                       (load             ) [ 000]
specpipeline_ln0            (specpipeline     ) [ 000]
icmp_ln212                  (icmp             ) [ 010]
p_n_2                       (add              ) [ 000]
br_ln212                    (br               ) [ 000]
p_n_cast                    (zext             ) [ 000]
init_row_score_addr         (getelementptr    ) [ 011]
preserved_row_buffer_addr   (getelementptr    ) [ 011]
preserved_row_buffer_3_addr (getelementptr    ) [ 011]
preserved_row_buffer_4_addr (getelementptr    ) [ 011]
store_ln212                 (store            ) [ 000]
speclooptripcount_ln212     (speclooptripcount) [ 000]
init_row_score_load         (load             ) [ 000]
trunc_ln193                 (trunc            ) [ 000]
trunc_ln193_1               (partselect       ) [ 000]
trunc_ln193_2               (partselect       ) [ 000]
preserved_row_buffer_load   (load             ) [ 000]
preserved_row_buffer_3_load (load             ) [ 000]
preserved_row_buffer_4_load (load             ) [ 000]
or_ln194_1                  (bitconcatenate   ) [ 000]
store_ln194                 (store            ) [ 000]
store_ln195                 (store            ) [ 000]
store_ln195                 (store            ) [ 000]
store_ln195                 (store            ) [ 000]
br_ln212                    (br               ) [ 000]
ret_ln0                     (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="init_row_score">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_row_score"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="preserved_row_buffer">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="preserved_row_buffer"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="preserved_row_buffer_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="preserved_row_buffer_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="preserved_row_buffer_4">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="preserved_row_buffer_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i48.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="p_n_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_n/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="init_row_score_addr_gep_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="48" slack="0"/>
<pin id="48" dir="0" index="1" bw="1" slack="0"/>
<pin id="49" dir="0" index="2" bw="9" slack="0"/>
<pin id="50" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="init_row_score_addr/1 "/>
</bind>
</comp>

<comp id="53" class="1004" name="grp_access_fu_53">
<pin_list>
<pin id="54" dir="0" index="0" bw="8" slack="1"/>
<pin id="55" dir="0" index="1" bw="48" slack="0"/>
<pin id="56" dir="0" index="2" bw="0" slack="0"/>
<pin id="58" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="59" dir="0" index="5" bw="48" slack="2147483647"/>
<pin id="60" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="3" bw="48" slack="2147483647"/>
<pin id="61" dir="1" index="7" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="init_row_score_load/1 store_ln194/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="preserved_row_buffer_addr_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="16" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="9" slack="0"/>
<pin id="67" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="preserved_row_buffer_addr/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="1"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="0" index="2" bw="0" slack="0"/>
<pin id="75" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="76" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="77" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="74" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="78" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="preserved_row_buffer_load/1 store_ln195/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="preserved_row_buffer_3_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="9" slack="0"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="preserved_row_buffer_3_addr/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="8" slack="1"/>
<pin id="89" dir="0" index="1" bw="16" slack="0"/>
<pin id="90" dir="0" index="2" bw="0" slack="0"/>
<pin id="92" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="93" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="94" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="95" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="preserved_row_buffer_3_load/1 store_ln195/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="preserved_row_buffer_4_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="16" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="9" slack="0"/>
<pin id="101" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="preserved_row_buffer_4_addr/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="1"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="0" slack="0"/>
<pin id="109" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="110" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="111" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="112" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="preserved_row_buffer_4_load/1 store_ln195/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="store_ln0_store_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="9" slack="0"/>
<pin id="117" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="p_n_1_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="9" slack="0"/>
<pin id="121" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_n_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln212_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="9" slack="0"/>
<pin id="124" dir="0" index="1" bw="9" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln212/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="p_n_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="9" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_n_2/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_n_cast_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="9" slack="0"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_n_cast/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln212_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="0" index="1" bw="9" slack="0"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln212/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="trunc_ln193_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="48" slack="0"/>
<pin id="149" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln193/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="trunc_ln193_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="48" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="0" index="3" bw="6" slack="0"/>
<pin id="157" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln193_1/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln193_2_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="0"/>
<pin id="165" dir="0" index="1" bw="48" slack="0"/>
<pin id="166" dir="0" index="2" bw="7" slack="0"/>
<pin id="167" dir="0" index="3" bw="7" slack="0"/>
<pin id="168" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln193_2/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="or_ln194_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="48" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="0" index="2" bw="16" slack="0"/>
<pin id="178" dir="0" index="3" bw="16" slack="0"/>
<pin id="179" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln194_1/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="p_n_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="9" slack="0"/>
<pin id="187" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="p_n "/>
</bind>
</comp>

<comp id="195" class="1005" name="init_row_score_addr_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="1"/>
<pin id="197" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="init_row_score_addr "/>
</bind>
</comp>

<comp id="201" class="1005" name="preserved_row_buffer_addr_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="1"/>
<pin id="203" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="preserved_row_buffer_addr "/>
</bind>
</comp>

<comp id="207" class="1005" name="preserved_row_buffer_3_addr_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="8" slack="1"/>
<pin id="209" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="preserved_row_buffer_3_addr "/>
</bind>
</comp>

<comp id="213" class="1005" name="preserved_row_buffer_4_addr_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="1"/>
<pin id="215" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="preserved_row_buffer_4_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="52"><net_src comp="24" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="62"><net_src comp="46" pin="3"/><net_sink comp="53" pin=2"/></net>

<net id="68"><net_src comp="2" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="79"><net_src comp="63" pin="3"/><net_sink comp="70" pin=2"/></net>

<net id="85"><net_src comp="4" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="96"><net_src comp="80" pin="3"/><net_sink comp="87" pin=2"/></net>

<net id="102"><net_src comp="6" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="113"><net_src comp="97" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="126"><net_src comp="119" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="119" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="22" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="119" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="138"><net_src comp="134" pin="1"/><net_sink comp="46" pin=2"/></net>

<net id="139"><net_src comp="134" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="140"><net_src comp="134" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="141"><net_src comp="134" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="146"><net_src comp="128" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="53" pin="7"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="53" pin="7"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="32" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="34" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="162"><net_src comp="152" pin="4"/><net_sink comp="87" pin=1"/></net>

<net id="169"><net_src comp="30" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="53" pin="7"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="173"><net_src comp="163" pin="4"/><net_sink comp="104" pin=1"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="104" pin="7"/><net_sink comp="174" pin=1"/></net>

<net id="182"><net_src comp="87" pin="7"/><net_sink comp="174" pin=2"/></net>

<net id="183"><net_src comp="70" pin="7"/><net_sink comp="174" pin=3"/></net>

<net id="184"><net_src comp="174" pin="4"/><net_sink comp="53" pin=1"/></net>

<net id="188"><net_src comp="42" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="190"><net_src comp="185" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="191"><net_src comp="185" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="198"><net_src comp="46" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="53" pin=2"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="53" pin=0"/></net>

<net id="204"><net_src comp="63" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="206"><net_src comp="201" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="210"><net_src comp="80" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="87" pin=2"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="216"><net_src comp="97" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="104" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: init_row_score | {2 }
	Port: preserved_row_buffer | {2 }
	Port: preserved_row_buffer_3 | {2 }
	Port: preserved_row_buffer_4 | {2 }
 - Input state : 
	Port: AlignStatic_Pipeline_4 : init_row_score | {1 2 }
	Port: AlignStatic_Pipeline_4 : preserved_row_buffer | {1 2 }
	Port: AlignStatic_Pipeline_4 : preserved_row_buffer_3 | {1 2 }
	Port: AlignStatic_Pipeline_4 : preserved_row_buffer_4 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		p_n_1 : 1
		icmp_ln212 : 2
		p_n_2 : 2
		br_ln212 : 3
		p_n_cast : 2
		init_row_score_addr : 3
		init_row_score_load : 4
		preserved_row_buffer_addr : 3
		preserved_row_buffer_load : 4
		preserved_row_buffer_3_addr : 3
		preserved_row_buffer_3_load : 4
		preserved_row_buffer_4_addr : 3
		preserved_row_buffer_4_load : 4
		store_ln212 : 3
	State 2
		trunc_ln193 : 1
		trunc_ln193_1 : 1
		trunc_ln193_2 : 1
		or_ln194_1 : 1
		store_ln194 : 2
		store_ln195 : 2
		store_ln195 : 2
		store_ln195 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   icmp   |   icmp_ln212_fu_122  |    0    |    16   |
|----------|----------------------|---------|---------|
|    add   |     p_n_2_fu_128     |    0    |    16   |
|----------|----------------------|---------|---------|
|   zext   |    p_n_cast_fu_134   |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |  trunc_ln193_fu_147  |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect| trunc_ln193_1_fu_152 |    0    |    0    |
|          | trunc_ln193_2_fu_163 |    0    |    0    |
|----------|----------------------|---------|---------|
|bitconcatenate|   or_ln194_1_fu_174  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    32   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------------+--------+
|                                   |   FF   |
+-----------------------------------+--------+
|    init_row_score_addr_reg_195    |    8   |
|            p_n_reg_185            |    9   |
|preserved_row_buffer_3_addr_reg_207|    8   |
|preserved_row_buffer_4_addr_reg_213|    8   |
| preserved_row_buffer_addr_reg_201 |    8   |
+-----------------------------------+--------+
|               Total               |   41   |
+-----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_53 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_70 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_87 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_104 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  1.708  ||    36   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   32   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   36   |
|  Register |    -   |   41   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   41   |   68   |
+-----------+--------+--------+--------+
