#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep  6 16:28:32 2020
# Process ID: 34040
# Current directory: C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/synth_1
# Command line: vivado.exe -log top_wrap.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_wrap.tcl
# Log file: C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/synth_1/top_wrap.vds
# Journal file: C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_wrap.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top top_wrap -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 34352 
WARNING: [Synth 8-2841] use of undefined macro selectorLength [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:48]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/mux.v:7]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1004.492 ; gain = 240.434
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:3]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:13]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_xlslice_0_3' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_3/synth/PYNQ_wrap_xlslice_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 39 - type: integer 
	Parameter DIN_FROM bound to: 19 - type: integer 
	Parameter DIN_TO bound to: 19 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (1#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_xlslice_0_3' (2#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlslice_0_3/synth/PYNQ_wrap_xlslice_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_Clk_0' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_Clk_0/synth/PYNQ_wrap_Clk_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 39 - type: integer 
	Parameter DIN_FROM bound to: 20 - type: integer 
	Parameter DIN_TO bound to: 20 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (2#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_Clk_0' (3#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_Clk_0/synth/PYNQ_wrap_Clk_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_dataInput_0' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_dataInput_0/synth/PYNQ_wrap_dataInput_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 39 - type: integer 
	Parameter DIN_FROM bound to: 37 - type: integer 
	Parameter DIN_TO bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized1' (3#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_dataInput_0' (4#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_dataInput_0/synth/PYNQ_wrap_dataInput_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_Rst_1' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_Rst_1/synth/PYNQ_wrap_Rst_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 39 - type: integer 
	Parameter DIN_FROM bound to: 36 - type: integer 
	Parameter DIN_TO bound to: 21 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized2' (4#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_Rst_1' (5#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_Rst_1/synth/PYNQ_wrap_Rst_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_processing_system7_0_0' [C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/synth_1/.Xil/Vivado-34040-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_processing_system7_0_0' (6#1) [C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/synth_1/.Xil/Vivado-34040-DESKTOP-D9F9TPQ/realtime/PYNQ_wrap_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'PYNQ_wrap_processing_system7_0_0' has 68 connections declared, but only 37 given [C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:130]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_cStart_0' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_cStart_0/synth/PYNQ_wrap_cStart_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 39 - type: integer 
	Parameter DIN_FROM bound to: 38 - type: integer 
	Parameter DIN_TO bound to: 38 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized3' (6#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_cStart_0' (7#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_cStart_0/synth/PYNQ_wrap_cStart_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'PYNQ_wrap_xlconcat_0_0' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlconcat_0_0/synth/PYNQ_wrap_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 16 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (8#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap_xlconcat_0_0' (9#1) [c:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/ip/PYNQ_wrap_xlconcat_0_0/synth/PYNQ_wrap_xlconcat_0_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'PYNQ_wrap' (10#1) [C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/PYNQ_wrap/synth/PYNQ_wrap.v:13]
ERROR: [Synth 8-448] named port connection 'dataIn' does not exist for instance 'nolabel_line18' of module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:20]
ERROR: [Synth 8-448] named port connection 'dataOut' does not exist for instance 'nolabel_line18' of module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:21]
ERROR: [Synth 8-448] named port connection 'AddressSelect' does not exist for instance 'nolabel_line18' of module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:22]
ERROR: [Synth 8-448] named port connection 'outputSelect' does not exist for instance 'nolabel_line18' of module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:23]
ERROR: [Synth 8-448] named port connection 'bufferRD_in' does not exist for instance 'nolabel_line18' of module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:24]
ERROR: [Synth 8-448] named port connection 'bufferRD_out' does not exist for instance 'nolabel_line18' of module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:25]
ERROR: [Synth 8-448] named port connection 'bufferSelect' does not exist for instance 'nolabel_line18' of module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:26]
ERROR: [Synth 8-448] named port connection 'mStart_in' does not exist for instance 'nolabel_line18' of module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:27]
ERROR: [Synth 8-448] named port connection 'mStart_out' does not exist for instance 'nolabel_line18' of module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:28]
ERROR: [Synth 8-448] named port connection 'mReady_in' does not exist for instance 'nolabel_line18' of module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:29]
ERROR: [Synth 8-448] named port connection 'mReady_out' does not exist for instance 'nolabel_line18' of module 'PYNQ_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:30]
WARNING: [Synth 8-7023] instance 'nolabel_line18' of module 'PYNQ_wrap' has 30 connections declared, but only 2 given [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:18]
INFO: [Synth 8-6157] synthesizing module 'multiplyXBar' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:7]
INFO: [Synth 8-6157] synthesizing module 'dynamicMulti' [C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/dynamicMulti.v:4]
INFO: [Synth 8-6157] synthesizing module 'ps_Wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/synth/ps_Wrap.v:13]
INFO: [Synth 8-6157] synthesizing module 'ps_Wrap_ParallelBuffer_0_0' [C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/synth_1/.Xil/Vivado-34040-DESKTOP-D9F9TPQ/realtime/ps_Wrap_ParallelBuffer_0_0_stub.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'ps_Wrap_ParallelBuffer_0_0' [C:/GitHub/ReconHardware/PynqSoftware/Projects/staticXBarMulti/staticXBarMulti.runs/synth_1/.Xil/Vivado-34040-DESKTOP-D9F9TPQ/realtime/ps_Wrap_ParallelBuffer_0_0_stub.v:6]
ERROR: [Synth 8-6156] failed synthesizing module 'ps_Wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/Block Diagrams/ps_Wrap/synth/ps_Wrap.v:13]
ERROR: [Synth 8-6156] failed synthesizing module 'dynamicMulti' [C:/GitHub/ReconHardware/PynqSoftware/Sources/Multiplier/dynamicMulti.v:4]
ERROR: [Synth 8-196] conditional expression could not be resolved to a constant [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:95]
ERROR: [Synth 8-6156] failed synthesizing module 'multiplyXBar' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/multiplyXBar.v:7]
ERROR: [Synth 8-6156] failed synthesizing module 'top_wrap' [C:/GitHub/ReconHardware/PynqSoftware/Sources/General/top_wrap.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1051.684 ; gain = 287.625
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 4 Warnings, 1 Critical Warnings and 18 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Sep  6 16:28:48 2020...
