@article{DBLP:journals/Marella,
  author    = {S. K. Marella and S. V. Kumar and and S. S. Sapatnekar},
  title     = {A holistic analysis of circuit timing variations in {3D-ICs} with thermal and {TSV}-induced stress considerations},
  journal   = {IEEE Transactions on VLSI Systems},
  volume    = {23 No. 7},
  year      = {July 2015},
}


@InProceedings{DBLP:TSV,
    author = {M. Jung and J. Mitra and D. Z. Pan and S. K. Lim},
    title = {{TSV} stress-aware full chip mechanical reliability analysis and optimization for {3D IC}},
    booktitle = {Proc. 48th ACM/EDAC/IEEE Design Autom. Conf},
    month = jun,
    year = 2011,
    pages = {188-193},
}

@InProceedings{DBLP:switch_models,
    author = {J.K. Ousterhout},
    title = {Switch level delay models for digital {MOS VLSI}},
    booktitle = {IEEE 21st Design Automation Conference},
    year = 1984,
    pages = {542-548},
}

@article{DBLP:journals/Marella2,
  author    = {S. E. Thompson and Y. Sun and T. Nishida},
  title     = {Physics of strain effects in semiconductors and metal-oxide-semiconductor field-effect transistors},
  journal   = {J. Appl. Phys.},
  volume    = {101 No. 10},
  year      = {2007},
  pages 	= {104503-1â€“104503-22},
}


@InProceedings{DBLP:3D_IC,
    author = {T. Kondo and Y. Takemoto and K. Kobayashi and M. Tsukimura},
    title = {A {3D} stacked {CMOS} image sensor with {16M} pixel global-shutter mode and {2M} pixel 10000fps mode using 4 million interconnections},
    booktitle = {2015 Symposium on {VLSI} Circuits},
    year = 2015,
}

@article{DBLP:journals/Marella3,
  author    = {I. Synopsys},
  title     = {Library Compiler: Modeling timing and power},
  year      = {Chapter-II, 2003},
}

@article{suderland,
  author    = {I.E. Sutherland and B.F. Sproull and D.L. Harris},
  title     = {Logical Effort: Designing {Fast CMOS Circuits}},
  journal   = {Morgan Kauffman Publishers},
  year      = {1998},
}

@online{tsv_image,
  title = {Stressing out copper {TSVs} with temperature},
  url = {https://phys.org/news/2014-09-stressing-copper-tsvs-temperature.html},
  author = {Mark Wolverton}
}

@article{poly_timing,
  author    = {Synopsys},
  title     = {Scalable polynomial delay and power model},
  year      = {October 2002},
}

@article{Intel_calibration,
  author    = {Arvind Sharma and Naushad Alam and Anand Bulusu},
  title     = {Effective Current Model for Inverter-Transmission Gate Structure and Its Application in Circuit Design},
  journal = {IEEE Transactions on Electron Devices},
  volume    = {64, issue 10},
  year      = { Oct. 2017 },
}

@article{ECSM_models,
  author    = {Baljit Kaur and Naushad Alam and S. K. Manhas and Bulusu Anand},
  title     = {Efficient {ECSM} Characterization Considering Voltage, Temperature, and Mechanical Stress Variability},
  journal = {IEEE Transactions on Circuits and Systems I: Regular Papers},
  volume    = {61, issue 12},
  year      = {Dec. 2014},
}

@article{timing_model1,
  author    = {	Samatha Gummalla and Anupama R. Subramaniam and Yu Cao and Chaitali Chakrabarti},
  title     = {An analytical approach to efficient circuit variability analysis in scaled {CMOS} design},
  journal = {Proc. 13th Int. Symp. Quality Electron. Design (ISQED)},
  year      = {2012},
}

@article{timing_model2,
  author    = {B. Kaur and S. Vundavalli and S. K. Manhas and S. Dasgupta and B. Anand},
  title     = {An accurate current source model for CMOS based combinational logic
cell},
  journal = {Proc. 13th Int. Symp. Quality Electron. Design (ISQED)},
  year      = {2012},
}

@article{ECSM_models2,
  author    = {T. Sakurai and A. Newton},
  title     = {Alpha-power law mosfet model and its applications to {CMOS} inverter delay and other formulas},
  journal = {IEEE J. Solid-State Circuits,},
  volume    = {25, no. 2},
  pages = {584-594},
  year      = {1990},
}

@article{stress_models2,
  author    = {J.S. Yang and K. Athikulwongse and Y.J. Lee and S. K. Lim and D. Pan},
  title     = {{TSV} stress aware timing analysis with applications to {3D-IC} layout optimization},
  journal = {Proceedings of the ACM/IEEE Design Automation Conference},
  pages = {803-806},
  year      = {2010},
}

@article{ECSM_models3,
  author    = {K. Kanda and K. Nose and H. Kawaguchi and T. Sakurai},
  title     = {Design impact of positive temperature dependence on drain current in sub-l-V {CMOS VLSIs}},
  journal = {IEEE Journal of Solid-State Circuits},
  volume = {36},
  pages = {1559-1564},
  year      = {2001},
}

@article{ECSM_models,
  author    = {A. Dasdan and I. Horn},
  title     = {Handling inverted temperature dependence in static timing analysis},
  journal = {ACM Transactions on Design Automation of Electronic Systems,
  pages = {306-324},
  volume = {11},
  year      = {2006},
}


