[View]
Entity=read_file
Architecture=arch
TopLevelType=1
[file:.\src\hwrite_file.vhd]
Enabled=1
[file:.\src\i3c2.vhd]
Enabled=1
[file:.\src\matlab_compare.vhd]
Enabled=1
[file:.\src\ov5462_sccb_cntrl.vhd]
Enabled=1
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\ov5642_if_test_tb.vhd]
Enabled=1
[file:.\src\OV5642_IF_TEST_tb_complie.do]
Enabled=1
[file:.\src\read_file.vhd]
Enabled=1
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\ov5642_if_test.bde]
Enabled=1
[file:.\compile\ov5642_if_test.vhd]
Generated=TRUE
Enabled=1
[file:.\src\Fub1.vhd]
Enabled=1
[file:.\src\image_capture_control.vhd]
LIB=Active library
Skip Entity=0
Enabled=1
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\i2c_master.vhd]
Enabled=1
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=1
Syntax 93=0
Syntax RelaxLRM=1
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=0
[file:.\src\FIFO_NETWORK.bde]
Enabled=1
[file:.\src\Network_Controller.vhd]
Enabled=1
[file:.\compile\FIFO_NETWORK.vhd]
Generated=TRUE
Enabled=1
[file:.\src\FIFO_DUALCLOCK_MACRO.vhd]
Enabled=1
[file:.\src\bayer_demosaic.vhd]
Enabled=1
[file:.\src\color_test.bde]
Enabled=1
[file:.\compile\DIGITAL_IMAGE_PROCESSING_TOP.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\color_test.vhd]
Generated=TRUE
Enabled=1
[file:.\src\arducam_b0019.bak]
Enabled=1
[file:.\src\arducam_capture_control.bak]
Enabled=1
[file:.\src\BRAM_SDP_MACRO.vhd]
Enabled=1
[file:.\src\color_test.bak]
Enabled=1
[file:.\src\DIGITAL_IMAGE_PROCESSING_TOP.bak]
Enabled=1
[file:.\src\FIFO_DUALCLOCK_MACRO1.vhd]
Enabled=1
[file:.\src\FIFO_DUALCLOCK_MACRO2.vhd]
Enabled=1
[file:.\src\FIFO_NETWORK.bak]
Enabled=1
[file:.\src\FIFO_NETWORK.vhd]
Enabled=1
[file:.\src\ov5642_if_test.bak]
Enabled=1
[file:.\compile\arducam_b0019.vhd]
Generated=TRUE
Enabled=1
[file:.\compile\arducam_capture_control.vhd]
Generated=TRUE
Enabled=1
[file:.\src\Fub1.bde]
Enabled=1
[file:.\src\arducam_b0019.bde]
Enabled=1
[file:.\compile\arducam_if.vhd]
Generated=TRUE
Enabled=1
[file:.\src\arducam_if.bde]
Enabled=1
[file:.\src\sensor_to_monitor_node.bde]
Enabled=1
[file:.\compile\sensor_to_monitor_node.vhd]
Generated=TRUE
Enabled=1
[file:.\src\clk_wiz_v3_6.vhd]
Enabled=1
[file:.\src\system_reset_manager.vhd]
Enabled=1
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\sim_clk_generator.vhd]
Enabled=1
[file:.\src\vga_sync.vhd]
Enabled=1
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\monitor_animate.vhd]
Enabled=1
[file:.\src\camera_configurator.vhd]
Enabled=1
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\dist_mem_gen_v7_2.vhd]
Enabled=1
[file:.\src\fifo_generator_v9_3.vhd]
Enabled=1
[file:.\src\vga_test.bde]
Enabled=1
[file:.\src\vga_sim.vhd]
Enabled=1
[file:.\src\vga_clk.vhd]
Enabled=1
[file:.\compile\vga_test.vhd]
Generated=TRUE
Enabled=1
[file:.\src\mig_7series_0.vhd]
Enabled=1
[file:.\src\mig_7series_v2_4_ui_cmd.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ui_rd_data.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ui_top.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ui_wr_data.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_byte_group_io.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_byte_lane.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_calib_top.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_if_post_fifo.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_mc_phy.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_mc_phy_wrapper.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_of_pre_fifo.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_4lanes.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_ck_addr_cmd_delay.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_dqs_found_cal.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_dqs_found_cal_hr.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_init.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_ocd_cntlr.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_ocd_data.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_ocd_edge.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_ocd_lim.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_ocd_mux.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_ocd_po_cntlr.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_ocd_samp.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_oclkdelay_cal.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_prbs_rdlvl.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_rdlvl.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_tempmon.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_top.vhd]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_wrcal.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_wrlvl.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_phy_wrlvl_off_delay.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ddr_prbs_gen.v]
Enabled=1
[file:.\src\mig_7series_v2_4_poc_cc.v]
Enabled=1
[file:.\src\mig_7series_v2_4_poc_edge_store.v]
Enabled=1
[file:.\src\mig_7series_v2_4_poc_meta.v]
Enabled=1
[file:.\src\mig_7series_v2_4_poc_pd.v]
Enabled=1
[file:.\src\mig_7series_v2_4_poc_tap_base.v]
Enabled=1
[file:.\src\mig_7series_v2_4_poc_top.v]
Enabled=1
[file:.\src\mig_7series_v2_4_mem_intfc.v]
Enabled=1
[file:.\src\mig_7series_v2_4_memc_ui_top_std.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ecc_buf.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ecc_dec_fix.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ecc_gen.v]
Enabled=1
[file:.\src\mig_7series_v2_4_ecc_merge_enc.v]
Enabled=1
[file:.\src\mig_7series_v2_4_fi_xor.v]
Enabled=1
[file:.\src\mig_7series_v2_4_arb_mux.v]
Enabled=1
[file:.\src\mig_7series_v2_4_arb_row_col.v]
Enabled=1
[file:.\src\mig_7series_v2_4_arb_select.v]
Enabled=1
[file:.\src\mig_7series_v2_4_bank_cntrl.v]
Enabled=1
[file:.\src\mig_7series_v2_4_bank_common.v]
Enabled=1
[file:.\src\mig_7series_v2_4_bank_compare.v]
Enabled=1
[file:.\src\mig_7series_v2_4_bank_mach.v]
Enabled=1
[file:.\src\mig_7series_v2_4_bank_queue.v]
Enabled=1
[file:.\src\mig_7series_v2_4_bank_state.v]
Enabled=1
[file:.\src\mig_7series_v2_4_col_mach.v]
Enabled=1
[file:.\src\mig_7series_v2_4_mc.v]
Enabled=1
[file:.\src\mig_7series_v2_4_rank_cntrl.v]
Enabled=1
[file:.\src\mig_7series_v2_4_rank_common.v]
Enabled=1
[file:.\src\mig_7series_v2_4_rank_mach.v]
Enabled=1
[file:.\src\mig_7series_v2_4_round_robin_arb.v]
Enabled=1
[file:.\src\mig_7series_v2_4_clk_ibuf.v]
Enabled=1
[file:.\src\mig_7series_v2_4_infrastructure.v]
Enabled=1
[file:.\src\mig_7series_v2_4_iodelay_ctrl.v]
Enabled=1
[file:.\src\mig_7series_v2_4_tempmon.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_tempmon.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_mc.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_rank_cntrl.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_rank_common.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_rank_mach.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_round_robin_arb.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_clk_ibuf.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_infrastructure.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_iodelay_ctrl.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_poc_tap_base.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_poc_top.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_mem_intfc.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_memc_ui_top_std.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ecc_buf.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ecc_dec_fix.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ecc_gen.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ecc_merge_enc.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_fi_xor.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_arb_mux.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_arb_row_col.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_arb_select.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_bank_cntrl.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_bank_common.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_bank_compare.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_bank_mach.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_bank_queue.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_bank_state.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_col_mach.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_ocd_samp.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_oclkdelay_cal.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_prbs_rdlvl.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_rdlvl.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_tempmon.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_top.vhd]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_wrcal.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_wrlvl.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_wrlvl_off_delay.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_prbs_gen.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_poc_cc.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_poc_edge_store.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_poc_meta.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_poc_pd.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_calib_top.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_if_post_fifo.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_mc_phy.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_mc_phy_wrapper.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_of_pre_fifo.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_4lanes.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_ck_addr_cmd_delay.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_dqs_found_cal.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_dqs_found_cal_hr.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_init.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_ocd_cntlr.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_ocd_data.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_ocd_edge.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_ocd_lim.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_ocd_mux.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_phy_ocd_po_cntlr.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ui_cmd.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ui_rd_data.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ui_top.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ui_wr_data.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_byte_group_io.v]
Enabled=1
[file:.\src\Folder 1\mig_7series_v2_4_ddr_byte_lane.v]
Enabled=1
[file:.\src\mig_7series_0_mig.vhd]
Enabled=1
[file:.\src\mig_7series_0_mig_sim.vhd]
Enabled=1
[file:.\src\Folder 1\mig_7series_0_mig_sim.vhd]
Enabled=1
[file:.\src\Folder 1\mig_7series_0_mig.vhd]
Enabled=1
[file:.\src\ov5642_if_ip.bde]
Enabled=1
[file:.\compile\ov5642_if_ip.vhd]
Generated=TRUE
Enabled=1
[file:.\src\ov5642_controller.vhd]
Enabled=1
LIB=Active library
Skip Entity=0
Netlist=1
Syntax 2002=0
Syntax 93=0
Syntax RelaxLRM=0
Syntax Disable 87=0
DisableAssertionsProcessing=0
Syntax 2008=1
[file:.\src\vga_if_ip.bde]
Enabled=1
[file:.\src\vga_controller.vhd]
Enabled=1
[file:.\compile\vga_if_ip.vhd]
Generated=TRUE
Enabled=1
[file:.\src\image_fifo_generator.vhd]
Enabled=1
[file:.\src\config_bram_generator.vhd]
Enabled=1
[file:.\src\cross_clk.vhd]
Enabled=1
[file:.\src\cross_clk_vga.vhd]
Enabled=1
[file:.\src\OV5642_FIFO.vhd]
Enabled=1
[file:.\src\VGA_FIFO.vhd]
Enabled=1
[file:.\src\write_bram.vhd]
Enabled=1
