-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity calc_value4 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    sig : IN STD_LOGIC_VECTOR (31 downto 0);
    n : IN STD_LOGIC_VECTOR (31 downto 0);
    wmax : IN STD_LOGIC_VECTOR (31 downto 0);
    nonarrow : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of calc_value4 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "calc_value4,hls_ip_2019_1,{HLS_INPUT_TYPE=c,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160t-fbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.599000,HLS_SYN_LAT=7,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=48,HLS_SYN_FF=1300,HLS_SYN_LUT=3179,HLS_VERSION=2019_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (10 downto 0) := "00000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (10 downto 0) := "00000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (10 downto 0) := "00000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (10 downto 0) := "00000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (10 downto 0) := "00000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (10 downto 0) := "00001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (10 downto 0) := "00010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (10 downto 0) := "00100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (10 downto 0) := "01000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (10 downto 0) := "10000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv29_0 : STD_LOGIC_VECTOR (28 downto 0) := "00000000000000000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv32_FFFFFFFD : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111101";
    constant ap_const_lv32_FFFFFFFE : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111110";
    constant ap_const_lv9_1E1 : STD_LOGIC_VECTOR (8 downto 0) := "111100001";
    constant ap_const_lv32_FFFFFFFA : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111010";
    constant ap_const_lv7_7D : STD_LOGIC_VECTOR (6 downto 0) := "1111101";
    constant ap_const_lv7_7A : STD_LOGIC_VECTOR (6 downto 0) := "1111010";
    constant ap_const_lv65_155555556 : STD_LOGIC_VECTOR (64 downto 0) := "00000000000000000000000000000000101010101010101010101010101010110";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv6_3B : STD_LOGIC_VECTOR (5 downto 0) := "111011";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal ap_CS_fsm : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_fu_219_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_232 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln24_fu_277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_fu_283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal add_ln21_fu_237_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln21_reg_1135 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln23_2_fu_262_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln23_2_reg_1145 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln24_reg_1151 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln25_reg_1155 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln30_2_fu_301_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln30_2_reg_1159 : STD_LOGIC_VECTOR (6 downto 0);
    signal icmp_ln32_1_fu_307_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_1_reg_1165 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln33_fu_313_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln33_reg_1170 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln34_1_fu_331_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln34_1_reg_1175 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln38_fu_337_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln38_reg_1180 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_fu_343_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln42_reg_1185 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln28_fu_365_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln28_reg_1190 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal mul_ln29_fu_389_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln29_reg_1195 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln30_1_fu_395_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln30_1_reg_1200 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln33_fu_406_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln33_reg_1205 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln34_2_fu_436_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln34_2_reg_1210 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln39_fu_452_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln39_reg_1215 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln44_fu_463_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln44_reg_1220 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln47_fu_475_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln47_reg_1225 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln48_fu_497_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln48_reg_1230 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln48_fu_507_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln48_reg_1235 : STD_LOGIC_VECTOR (31 downto 0);
    signal sk20_fu_513_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sk20_reg_1240 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal k_2_fu_522_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_2_reg_1245 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln30_fu_537_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln30_reg_1251 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln34_fu_555_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln34_reg_1256 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln35_fu_560_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln35_reg_1261 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln44_1_fu_576_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln44_1_reg_1266 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln47_1_fu_587_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln47_1_reg_1271 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln48_1_fu_597_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln48_1_reg_1276 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln38_fu_689_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln38_reg_1281 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal zext_ln57_fu_715_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln57_reg_1291 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal w1_fu_719_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal w1_reg_1297 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln59_1_fu_732_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln59_1_reg_1304 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln60_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln60_reg_1311 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln61_reg_1315 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln65_fu_756_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal sub_ln65_reg_1319 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln63_fu_762_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln63_reg_1324 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal zext_ln63_fu_778_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln63_reg_1329 : STD_LOGIC_VECTOR (31 downto 0);
    signal lshr_ln_reg_1334 : STD_LOGIC_VECTOR (30 downto 0);
    signal icmp_ln64_1_fu_798_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_1_reg_1339 : STD_LOGIC_VECTOR (0 downto 0);
    signal lshr_ln1_reg_1344 : STD_LOGIC_VECTOR (30 downto 0);
    signal v_8_fu_887_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_8_reg_1349 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal icmp_ln66_fu_901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln66_reg_1355 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_227_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln67_reg_1359 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln68_fu_916_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln68_reg_1364 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_fu_921_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_reg_1369 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln70_fu_931_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln70_reg_1374 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_10_fu_952_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_10_reg_1379 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_fu_223_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln75_reg_1384 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal icmp_ln78_fu_979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln78_reg_1389 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_fu_985_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_reg_1393 : STD_LOGIC_VECTOR (0 downto 0);
    signal v_13_fu_1044_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_13_reg_1397 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln84_reg_1403 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_01_reg_120 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_2_reg_132 : STD_LOGIC_VECTOR (28 downto 0);
    signal ap_phi_mux_p_1_phi_fu_147_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_1_reg_143 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_v_6_phi_fu_162_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_6_reg_159 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_2_phi_fu_175_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_2_reg_171 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal v_14_fu_1056_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_v_9_phi_fu_189_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_9_reg_186 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_3_phi_fu_201_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln91_fu_1069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln93_fu_1075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln96_fu_1086_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_UnifiedRetVal_phi_fu_212_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_219_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_219_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_223_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_227_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal w0_fu_244_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_fu_267_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln25_fu_283_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln2_fu_289_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln30_fu_297_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln23_1_fu_258_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_5_fu_319_p3 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln23_fu_254_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln34_fu_327_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln38_fu_337_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln42_fu_343_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln28_fu_354_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln28_fu_349_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln28_1_fu_359_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln29_fu_377_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln29_fu_371_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln29_fu_383_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln33_1_fu_400_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln34_fu_412_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln34_1_fu_423_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln34_1_fu_426_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal sext_ln34_2_fu_432_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln34_fu_417_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln39_fu_442_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln39_fu_447_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln39_fu_452_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln39_fu_447_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln39_fu_442_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal wm21_fu_457_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln47_1_fu_469_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln48_fu_481_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln48_fu_481_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln48_fu_485_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln48_2_fu_491_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln48_1_fu_503_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln48_1_fu_503_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sk21_fu_517_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln30_fu_528_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln30_fu_537_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sext_ln30_fu_533_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln34_fu_546_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln34_fu_555_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal mul_ln33_1_fu_542_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal wm20_fu_566_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln44_fu_571_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln44_1_fu_576_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln47_fu_582_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln47_fu_582_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln48_1_fu_592_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln32_2_fu_611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln32_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln32_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal v_fu_602_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln35_fu_627_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln32_1_fu_621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal v_1_fu_632_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_6_fu_649_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_3_fu_645_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_fu_653_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal k_5_fu_658_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln51_fu_665_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln51_1_fu_671_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln51_fu_677_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_3_fu_637_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_4_fu_683_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln53_fu_699_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln53_fu_699_p2 : STD_LOGIC_VECTOR (64 downto 0);
    signal tmp_1_fu_736_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln61_fu_751_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln59_fu_728_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal shl_ln63_fu_762_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln63_fu_773_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln63_fu_782_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sub_ln63_fu_768_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln63_fu_782_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln65_fu_803_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln65_1_fu_812_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln65_fu_821_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln65_fu_806_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln65_fu_821_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln63_1_fu_837_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_851_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_851_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln64_2_fu_861_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln64_fu_867_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln64_fu_845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal v_5_fu_840_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln65_1_fu_878_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln64_1_fu_872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal v_7_fu_881_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln66_fu_895_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln66_fu_895_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln66_fu_901_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln68_fu_906_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shl_ln68_fu_906_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln68_fu_911_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_fu_921_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln70_fu_921_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln70_fu_926_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln70_fu_926_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln70_fu_931_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln68_fu_937_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln68_fu_937_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln70_fu_941_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln67_fu_945_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal w2_fu_957_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_3_fu_970_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln77_fu_966_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln79_fu_985_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln81_fu_990_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln82_1_fu_1008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln82_2_fu_1014_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln82_fu_1020_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln82_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln83_fu_1032_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_11_fu_996_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln82_1_fu_1026_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal v_12_fu_1038_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln85_fu_1052_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_ln85_fu_1052_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal w3_fu_1062_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln90_fu_1065_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln93_fu_1075_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln96_fu_1080_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (10 downto 0);
    signal mul_ln53_fu_699_p00 : STD_LOGIC_VECTOR (64 downto 0);
    signal mul_ln63_fu_782_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln65_fu_821_p00 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_condition_373 : BOOLEAN;
    signal ap_condition_386 : BOOLEAN;
    signal ap_condition_319 : BOOLEAN;
    signal ap_condition_346 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    p_01_reg_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_fu_277_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                p_01_reg_120 <= ap_const_lv32_1;
            elsif (((icmp_ln24_reg_1151 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                p_01_reg_120 <= nonarrow;
            end if; 
        end if;
    end process;

    p_1_reg_143_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln60_fu_745_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                p_1_reg_143 <= ap_const_lv32_1;
            elsif ((((icmp_ln66_reg_1355 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10)) or ((icmp_ln66_fu_901_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8)))) then 
                p_1_reg_143 <= p_01_reg_120;
            end if; 
        end if;
    end process;

    p_2_reg_171_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln79_fu_985_p2 = ap_const_lv1_0) and (icmp_ln78_fu_979_p2 = ap_const_lv1_0) and (grp_fu_227_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                p_2_reg_171 <= ap_phi_mux_p_1_phi_fu_147_p6;
            elsif (((icmp_ln78_fu_979_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                p_2_reg_171 <= ap_const_lv32_1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (((((icmp_ln84_reg_1403 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln78_reg_1389 = ap_const_lv1_0)) or ((icmp_ln84_reg_1403 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln78_reg_1389 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln84_reg_1403 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln78_reg_1389 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln84_reg_1403 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln78_reg_1389 = ap_const_lv1_0))))) then 
                p_2_reg_171 <= p_1_reg_143;
            end if; 
        end if;
    end process;

    v_2_reg_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_fu_277_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                v_2_reg_132 <= ap_const_lv29_0;
            elsif (((icmp_ln24_reg_1151 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                v_2_reg_132 <= mul_ln53_fu_699_p2(64 downto 36);
            end if; 
        end if;
    end process;

    v_6_reg_159_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln66_fu_901_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then 
                v_6_reg_159 <= v_8_fu_887_p3;
            elsif (((icmp_ln60_fu_745_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                v_6_reg_159 <= zext_ln57_fu_715_p1;
            elsif (((icmp_ln66_reg_1355 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                v_6_reg_159 <= v_10_reg_1379;
            end if; 
        end if;
    end process;

    v_9_reg_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln79_fu_985_p2 = ap_const_lv1_0) and (icmp_ln78_fu_979_p2 = ap_const_lv1_0) and (grp_fu_227_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                v_9_reg_186 <= v_13_fu_1044_p3;
            elsif (((icmp_ln78_fu_979_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
                v_9_reg_186 <= ap_phi_mux_v_6_phi_fu_162_p6;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state11) and (((((icmp_ln84_reg_1403 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln78_reg_1389 = ap_const_lv1_0)) or ((icmp_ln84_reg_1403 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln78_reg_1389 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln84_reg_1403 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln78_reg_1389 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln84_reg_1403 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln78_reg_1389 = ap_const_lv1_0))))) then 
                v_9_reg_186 <= v_14_fu_1056_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                add_ln21_reg_1135 <= add_ln21_fu_237_p2;
                icmp_ln24_reg_1151 <= icmp_ln24_fu_277_p2;
                    zext_ln23_2_reg_1145(3 downto 0) <= zext_ln23_2_fu_262_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln25_fu_283_p2 = ap_const_lv1_0) and (icmp_ln24_fu_277_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                add_ln33_reg_1170 <= add_ln33_fu_313_p2;
                icmp_ln32_1_reg_1165 <= icmp_ln32_1_fu_307_p2;
                icmp_ln38_reg_1180 <= icmp_ln38_fu_337_p2;
                icmp_ln42_reg_1185 <= icmp_ln42_fu_343_p2;
                sub_ln30_2_reg_1159 <= sub_ln30_2_fu_301_p2;
                sub_ln34_1_reg_1175 <= sub_ln34_1_fu_331_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln34_2_reg_1210 <= add_ln34_2_fu_436_p2;
                mul_ln28_reg_1190 <= mul_ln28_fu_365_p2;
                mul_ln29_reg_1195 <= mul_ln29_fu_389_p2;
                mul_ln33_reg_1205 <= mul_ln33_fu_406_p2;
                sub_ln30_1_reg_1200 <= sub_ln30_1_fu_395_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_reg_1180 = ap_const_lv1_1) and (icmp_ln42_reg_1185 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                add_ln48_reg_1230 <= add_ln48_fu_497_p2;
                mul_ln47_reg_1225 <= mul_ln47_fu_475_p2;
                mul_ln48_reg_1235 <= mul_ln48_fu_507_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln66_fu_901_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                add_ln70_reg_1374 <= add_ln70_fu_931_p2;
                icmp_ln67_reg_1359 <= grp_fu_227_p2;
                sub_ln68_reg_1364 <= sub_ln68_fu_916_p2;
                sub_ln70_reg_1369 <= sub_ln70_fu_921_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln24_fu_277_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                icmp_ln25_reg_1155 <= icmp_ln25_fu_283_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                icmp_ln60_reg_1311 <= icmp_ln60_fu_745_p2;
                w1_reg_1297 <= sig(11 downto 8);
                    zext_ln57_reg_1291(28 downto 0) <= zext_ln57_fu_715_p1(28 downto 0);
                    zext_ln59_1_reg_1304(3 downto 0) <= zext_ln59_1_fu_732_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln60_fu_745_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                icmp_ln61_reg_1315 <= icmp_ln61_fu_751_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                icmp_ln64_1_reg_1339 <= icmp_ln64_1_fu_798_p2;
                lshr_ln1_reg_1344 <= mul_ln65_fu_821_p2(31 downto 1);
                lshr_ln_reg_1334 <= mul_ln63_fu_782_p2(31 downto 1);
                    shl_ln63_reg_1324(31 downto 1) <= shl_ln63_fu_762_p2(31 downto 1);
                    zext_ln63_reg_1329(3 downto 0) <= zext_ln63_fu_778_p1(3 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                icmp_ln66_reg_1355 <= icmp_ln66_fu_901_p2;
                v_8_reg_1349 <= v_8_fu_887_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state10)) then
                icmp_ln78_reg_1389 <= icmp_ln78_fu_979_p2;
                sub_ln75_reg_1384 <= grp_fu_223_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln78_fu_979_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                icmp_ln79_reg_1393 <= icmp_ln79_fu_985_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln79_fu_985_p2 = ap_const_lv1_0) and (icmp_ln78_fu_979_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then
                icmp_ln84_reg_1403 <= grp_fu_227_p2;
                v_13_reg_1397 <= v_13_fu_1044_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                k_2_reg_1245 <= k_2_fu_522_p2;
                mul_ln30_reg_1251 <= mul_ln30_fu_537_p2;
                mul_ln34_reg_1256 <= mul_ln34_fu_555_p2;
                sk20_reg_1240 <= sk20_fu_513_p2;
                sub_ln35_reg_1261 <= sub_ln35_fu_560_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_reg_1180 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                mul_ln39_reg_1215 <= mul_ln39_fu_452_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln42_reg_1185 = ap_const_lv1_1) and (icmp_ln38_reg_1180 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                mul_ln44_1_reg_1266 <= mul_ln44_1_fu_576_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln42_reg_1185 = ap_const_lv1_1) and (icmp_ln38_reg_1180 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                mul_ln44_reg_1220 <= mul_ln44_fu_463_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln38_reg_1180 = ap_const_lv1_1) and (icmp_ln42_reg_1185 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                mul_ln47_1_reg_1271 <= mul_ln47_1_fu_587_p2;
                mul_ln48_1_reg_1276 <= mul_ln48_1_fu_597_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((icmp_ln25_fu_283_p2 = ap_const_lv1_0) and (icmp_ln24_fu_277_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1)))) then
                reg_232 <= grp_fu_219_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                select_ln38_reg_1281 <= select_ln38_fu_689_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln61_fu_751_p2 = ap_const_lv1_0) and (icmp_ln60_fu_745_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                sub_ln65_reg_1319 <= sub_ln65_fu_756_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                v_10_reg_1379 <= v_10_fu_952_p2;
            end if;
        end if;
    end process;
    zext_ln23_2_reg_1145(31 downto 4) <= "0000000000000000000000000000";
    zext_ln57_reg_1291(31 downto 29) <= "000";
    zext_ln59_1_reg_1304(31 downto 4) <= "0000000000000000000000000000";
    shl_ln63_reg_1324(0) <= '0';
    zext_ln63_reg_1329(31 downto 4) <= "0000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, icmp_ln24_fu_277_p2, icmp_ln25_fu_283_p2, ap_CS_fsm_state6, icmp_ln60_fu_745_p2, icmp_ln61_fu_751_p2, ap_CS_fsm_state8, icmp_ln66_fu_901_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((icmp_ln25_fu_283_p2 = ap_const_lv1_1) and (icmp_ln24_fu_277_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                elsif (((icmp_ln25_fu_283_p2 = ap_const_lv1_0) and (icmp_ln24_fu_277_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                elsif (((icmp_ln24_fu_277_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if (((icmp_ln61_fu_751_p2 = ap_const_lv1_1) and (icmp_ln60_fu_745_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                elsif (((icmp_ln61_fu_751_p2 = ap_const_lv1_0) and (icmp_ln60_fu_745_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state10;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((icmp_ln66_fu_901_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXX";
        end case;
    end process;
    add_ln21_fu_237_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(n));
    add_ln28_1_fu_359_p2 <= std_logic_vector(unsigned(shl_ln28_fu_354_p2) + unsigned(ap_const_lv32_FFFFFFFF));
    add_ln28_fu_349_p2 <= std_logic_vector(unsigned(n) + unsigned(ap_const_lv32_FFFFFFFE));
    add_ln29_fu_371_p2 <= std_logic_vector(signed(reg_232) + signed(ap_const_lv32_1));
    add_ln30_fu_528_p2 <= std_logic_vector(unsigned(sub_ln30_2_reg_1159) + unsigned(ap_const_lv7_7D));
    add_ln33_1_fu_400_p2 <= std_logic_vector(unsigned(shl_ln28_fu_354_p2) + unsigned(ap_const_lv32_FFFFFFFD));
    add_ln33_fu_313_p2 <= std_logic_vector(unsigned(n) + unsigned(ap_const_lv32_FFFFFFFD));
    add_ln34_1_fu_426_p2 <= std_logic_vector(signed(sext_ln34_1_fu_423_p1) + signed(ap_const_lv9_1E1));
    add_ln34_2_fu_436_p2 <= std_logic_vector(signed(sext_ln34_2_fu_432_p1) + signed(sub_ln34_fu_417_p2));
    add_ln34_fu_546_p2 <= std_logic_vector(unsigned(sub_ln30_2_reg_1159) + unsigned(ap_const_lv7_7A));
    add_ln35_fu_627_p2 <= std_logic_vector(unsigned(mul_ln34_reg_1256) + unsigned(v_fu_602_p2));
    add_ln39_fu_447_p0 <= wmax;
    add_ln39_fu_447_p2 <= std_logic_vector(signed(add_ln39_fu_447_p0) + signed(ap_const_lv32_1));
    add_ln47_1_fu_469_p2 <= std_logic_vector(unsigned(shl_ln39_fu_442_p2) + unsigned(ap_const_lv32_3));
    add_ln47_fu_582_p0 <= wmax;
    add_ln47_fu_582_p2 <= std_logic_vector(signed(add_ln47_fu_582_p0) + signed(ap_const_lv32_2));
    add_ln48_1_fu_503_p1 <= wmax;
    add_ln48_1_fu_503_p2 <= std_logic_vector(unsigned(n) + unsigned(add_ln48_1_fu_503_p1));
    add_ln48_fu_497_p2 <= std_logic_vector(unsigned(sub_ln48_2_fu_491_p2) + unsigned(ap_const_lv32_FFFFFFFA));
    add_ln51_fu_677_p2 <= std_logic_vector(unsigned(k_5_fu_658_p3) + unsigned(sub_ln51_1_fu_671_p2));
    add_ln63_fu_773_p2 <= std_logic_vector(signed(ap_const_lv4_F) + signed(w1_reg_1297));
    add_ln65_1_fu_812_p2 <= std_logic_vector(signed(ap_const_lv4_E) + signed(w1_reg_1297));
    add_ln65_fu_806_p2 <= std_logic_vector(unsigned(shl_ln63_fu_762_p2) + unsigned(sext_ln65_fu_803_p1));
    add_ln66_fu_895_p1 <= reg_232;
    add_ln66_fu_895_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(add_ln66_fu_895_p1));
    add_ln68_fu_911_p2 <= std_logic_vector(unsigned(shl_ln68_fu_906_p2) + unsigned(zext_ln59_1_reg_1304));
    add_ln70_fu_931_p1 <= reg_232;
    add_ln70_fu_931_p2 <= std_logic_vector(unsigned(xor_ln70_fu_926_p2) + unsigned(add_ln70_fu_931_p1));
    add_ln81_fu_990_p2 <= std_logic_vector(unsigned(ap_phi_mux_v_6_phi_fu_162_p6) + unsigned(ap_const_lv32_FFFFFFFF));
    and_ln32_1_fu_621_p2 <= (icmp_ln32_fu_606_p2 and and_ln32_fu_616_p2);
    and_ln32_fu_616_p2 <= (icmp_ln32_2_fu_611_p2 and icmp_ln32_1_reg_1165);
    and_ln64_1_fu_872_p2 <= (icmp_ln64_fu_845_p2 and and_ln64_fu_867_p2);
    and_ln64_fu_867_p2 <= (icmp_ln64_2_fu_861_p2 and icmp_ln64_1_reg_1339);
    and_ln82_1_fu_1026_p2 <= (icmp_ln82_fu_1002_p2 and and_ln82_fu_1020_p2);
    and_ln82_fu_1020_p2 <= (icmp_ln82_2_fu_1014_p2 and icmp_ln82_1_fu_1008_p2);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_condition_319_assign_proc : process(icmp_ln24_reg_1151, icmp_ln25_reg_1155, icmp_ln60_reg_1311, icmp_ln61_reg_1315, icmp_ln78_reg_1389, icmp_ln79_reg_1393, icmp_ln91_fu_1069_p2)
    begin
                ap_condition_319 <= (((((((((icmp_ln91_fu_1069_p2 = ap_const_lv1_1) and (icmp_ln78_reg_1389 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0)) or ((icmp_ln91_fu_1069_p2 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln91_fu_1069_p2 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0))) or ((icmp_ln91_fu_1069_p2 = ap_const_lv1_1) and (icmp_ln78_reg_1389 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0))) or ((icmp_ln91_fu_1069_p2 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln91_fu_1069_p2 = ap_const_lv1_1) and (icmp_ln78_reg_1389 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln91_fu_1069_p2 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln79_reg_1393 = ap_const_lv1_0))) or ((icmp_ln91_fu_1069_p2 = ap_const_lv1_1) and (icmp_ln78_reg_1389 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1)));
    end process;


    ap_condition_346_assign_proc : process(icmp_ln24_reg_1151, icmp_ln25_reg_1155, icmp_ln60_reg_1311, icmp_ln61_reg_1315, icmp_ln78_reg_1389, icmp_ln79_reg_1393, icmp_ln91_fu_1069_p2, icmp_ln93_fu_1075_p2)
    begin
                ap_condition_346 <= (((((((((icmp_ln78_reg_1389 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln93_fu_1075_p2 = ap_const_lv1_0) and (icmp_ln91_fu_1069_p2 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0)) or ((icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln93_fu_1075_p2 = ap_const_lv1_0) and (icmp_ln91_fu_1069_p2 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln93_fu_1075_p2 = ap_const_lv1_0) and (icmp_ln91_fu_1069_p2 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0))) or ((icmp_ln78_reg_1389 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln93_fu_1075_p2 = ap_const_lv1_0) and (icmp_ln91_fu_1069_p2 = ap_const_lv1_0))) or ((icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln93_fu_1075_p2 = ap_const_lv1_0) and (icmp_ln91_fu_1069_p2 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln78_reg_1389 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln93_fu_1075_p2 = ap_const_lv1_0) and (icmp_ln91_fu_1069_p2 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln93_fu_1075_p2 = ap_const_lv1_0) and (icmp_ln91_fu_1069_p2 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0))) or ((icmp_ln78_reg_1389 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln93_fu_1075_p2 = ap_const_lv1_0) and (icmp_ln91_fu_1069_p2 = ap_const_lv1_0)));
    end process;


    ap_condition_373_assign_proc : process(icmp_ln24_reg_1151, icmp_ln25_reg_1155, icmp_ln60_reg_1311, icmp_ln61_reg_1315, icmp_ln78_reg_1389, icmp_ln79_reg_1393, icmp_ln91_fu_1069_p2, icmp_ln93_fu_1075_p2)
    begin
                ap_condition_373 <= (((((((((((((((((icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln93_fu_1075_p2 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0)) or ((icmp_ln91_fu_1069_p2 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln78_reg_1389 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln93_fu_1075_p2 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln91_fu_1069_p2 = ap_const_lv1_1) and (icmp_ln78_reg_1389 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln93_fu_1075_p2 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0))) or ((icmp_ln91_fu_1069_p2 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0))) or ((icmp_ln78_reg_1389 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln93_fu_1075_p2 = ap_const_lv1_0))) or ((icmp_ln91_fu_1069_p2 = ap_const_lv1_1) and (icmp_ln78_reg_1389 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0))) or ((icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln93_fu_1075_p2 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln91_fu_1069_p2 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln78_reg_1389 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln93_fu_1075_p2 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln91_fu_1069_p2 = ap_const_lv1_1) and (icmp_ln78_reg_1389 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln93_fu_1075_p2 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0))) or ((icmp_ln91_fu_1069_p2 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln79_reg_1393 = ap_const_lv1_0))) or ((icmp_ln78_reg_1389 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln93_fu_1075_p2 = ap_const_lv1_0))) or ((icmp_ln91_fu_1069_p2 = ap_const_lv1_1) and (icmp_ln78_reg_1389 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1)));
    end process;


    ap_condition_386_assign_proc : process(icmp_ln24_reg_1151, icmp_ln25_reg_1155, icmp_ln60_reg_1311, icmp_ln61_reg_1315, icmp_ln78_reg_1389, icmp_ln79_reg_1393, icmp_ln91_fu_1069_p2, icmp_ln93_fu_1075_p2)
    begin
                ap_condition_386 <= (((((icmp_ln93_fu_1075_p2 = ap_const_lv1_1) and (icmp_ln91_fu_1069_p2 = ap_const_lv1_0)) or ((icmp_ln79_reg_1393 = ap_const_lv1_1) and (icmp_ln78_reg_1389 = ap_const_lv1_0))) or ((icmp_ln61_reg_1315 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_0))) or ((icmp_ln25_reg_1155 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_0)));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_UnifiedRetVal_phi_fu_212_p4_assign_proc : process(ap_CS_fsm_state11, select_ln96_fu_1086_p3, ap_condition_373, ap_condition_386)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
            if ((ap_const_boolean_1 = ap_condition_386)) then 
                ap_phi_mux_UnifiedRetVal_phi_fu_212_p4 <= ap_const_lv32_FFFFFFFF;
            elsif ((ap_const_boolean_1 = ap_condition_373)) then 
                ap_phi_mux_UnifiedRetVal_phi_fu_212_p4 <= select_ln96_fu_1086_p3;
            else 
                ap_phi_mux_UnifiedRetVal_phi_fu_212_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_UnifiedRetVal_phi_fu_212_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_p_1_phi_fu_147_p6_assign_proc : process(icmp_ln60_reg_1311, icmp_ln66_reg_1355, ap_CS_fsm_state10, p_01_reg_120, p_1_reg_143)
    begin
        if (((icmp_ln66_reg_1355 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_phi_mux_p_1_phi_fu_147_p6 <= p_01_reg_120;
        else 
            ap_phi_mux_p_1_phi_fu_147_p6 <= p_1_reg_143;
        end if; 
    end process;


    ap_phi_mux_p_2_phi_fu_175_p6_assign_proc : process(icmp_ln24_reg_1151, icmp_ln25_reg_1155, icmp_ln60_reg_1311, icmp_ln61_reg_1315, icmp_ln78_reg_1389, icmp_ln79_reg_1393, icmp_ln84_reg_1403, p_1_reg_143, p_2_reg_171, ap_CS_fsm_state11)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((((icmp_ln84_reg_1403 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln78_reg_1389 = ap_const_lv1_0)) or ((icmp_ln84_reg_1403 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln78_reg_1389 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln84_reg_1403 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln78_reg_1389 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln84_reg_1403 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln78_reg_1389 = ap_const_lv1_0))))) then 
            ap_phi_mux_p_2_phi_fu_175_p6 <= p_1_reg_143;
        else 
            ap_phi_mux_p_2_phi_fu_175_p6 <= p_2_reg_171;
        end if; 
    end process;


    ap_phi_mux_p_3_phi_fu_201_p4_assign_proc : process(ap_phi_mux_p_2_phi_fu_175_p6, ap_CS_fsm_state11, ap_condition_319, ap_condition_346)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then
            if ((ap_const_boolean_1 = ap_condition_346)) then 
                ap_phi_mux_p_3_phi_fu_201_p4 <= ap_phi_mux_p_2_phi_fu_175_p6;
            elsif ((ap_const_boolean_1 = ap_condition_319)) then 
                ap_phi_mux_p_3_phi_fu_201_p4 <= ap_const_lv32_1;
            else 
                ap_phi_mux_p_3_phi_fu_201_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_p_3_phi_fu_201_p4 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_v_6_phi_fu_162_p6_assign_proc : process(icmp_ln60_reg_1311, icmp_ln66_reg_1355, v_10_reg_1379, ap_CS_fsm_state10, v_6_reg_159)
    begin
        if (((icmp_ln66_reg_1355 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state10))) then 
            ap_phi_mux_v_6_phi_fu_162_p6 <= v_10_reg_1379;
        else 
            ap_phi_mux_v_6_phi_fu_162_p6 <= v_6_reg_159;
        end if; 
    end process;


    ap_phi_mux_v_9_phi_fu_189_p6_assign_proc : process(icmp_ln24_reg_1151, icmp_ln25_reg_1155, icmp_ln60_reg_1311, icmp_ln61_reg_1315, icmp_ln78_reg_1389, icmp_ln79_reg_1393, icmp_ln84_reg_1403, ap_CS_fsm_state11, v_14_fu_1056_p2, v_9_reg_186)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state11) and (((((icmp_ln84_reg_1403 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln78_reg_1389 = ap_const_lv1_0)) or ((icmp_ln84_reg_1403 = ap_const_lv1_1) and (icmp_ln25_reg_1155 = ap_const_lv1_0) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln78_reg_1389 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln84_reg_1403 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln78_reg_1389 = ap_const_lv1_0) and (icmp_ln61_reg_1315 = ap_const_lv1_0))) or ((icmp_ln84_reg_1403 = ap_const_lv1_1) and (icmp_ln60_reg_1311 = ap_const_lv1_1) and (icmp_ln24_reg_1151 = ap_const_lv1_1) and (icmp_ln79_reg_1393 = ap_const_lv1_0) and (icmp_ln78_reg_1389 = ap_const_lv1_0))))) then 
            ap_phi_mux_v_9_phi_fu_189_p6 <= v_14_fu_1056_p2;
        else 
            ap_phi_mux_v_9_phi_fu_189_p6 <= v_9_reg_186;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return <= ap_phi_mux_UnifiedRetVal_phi_fu_212_p4;

    grp_fu_219_p0_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state5, add_ln21_fu_237_p2, add_ln21_reg_1135)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_219_p0 <= add_ln21_reg_1135;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_219_p0 <= add_ln21_fu_237_p2;
        else 
            grp_fu_219_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_219_p1_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state5, zext_ln23_2_fu_262_p1, zext_ln23_2_reg_1145)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_219_p1 <= zext_ln23_2_reg_1145;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_219_p1 <= zext_ln23_2_fu_262_p1;
        else 
            grp_fu_219_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_219_p2 <= std_logic_vector(signed(grp_fu_219_p0) - signed(grp_fu_219_p1));
    grp_fu_223_p0 <= reg_232;
    grp_fu_223_p2 <= std_logic_vector(unsigned(grp_fu_223_p0) - unsigned(zext_ln59_1_reg_1304));
    grp_fu_227_p1 <= wmax;
    grp_fu_227_p2 <= "1" when (unsigned(grp_fu_223_p2) > unsigned(grp_fu_227_p1)) else "0";
    icmp_ln24_fu_277_p2 <= "1" when (tmp_fu_267_p4 = ap_const_lv3_0) else "0";
    icmp_ln25_fu_283_p1 <= wmax;
    icmp_ln25_fu_283_p2 <= "1" when (unsigned(zext_ln23_2_fu_262_p1) > unsigned(icmp_ln25_fu_283_p1)) else "0";
    icmp_ln32_1_fu_307_p2 <= "1" when (unsigned(w0_fu_244_p4) > unsigned(ap_const_lv4_2)) else "0";
    icmp_ln32_2_fu_611_p2 <= "1" when (unsigned(add_ln21_reg_1135) > unsigned(ap_const_lv32_4)) else "0";
    icmp_ln32_fu_606_p2 <= "1" when (nonarrow = ap_const_lv32_0) else "0";
    icmp_ln38_fu_337_p1 <= wmax;
    icmp_ln38_fu_337_p2 <= "1" when (unsigned(add_ln33_fu_313_p2) > unsigned(icmp_ln38_fu_337_p1)) else "0";
    icmp_ln42_fu_343_p1 <= wmax;
    icmp_ln42_fu_343_p2 <= "1" when (unsigned(grp_fu_219_p2) > unsigned(icmp_ln42_fu_343_p1)) else "0";
    icmp_ln60_fu_745_p2 <= "1" when (tmp_1_fu_736_p4 = ap_const_lv3_0) else "0";
    icmp_ln61_fu_751_p1 <= wmax;
    icmp_ln61_fu_751_p2 <= "1" when (unsigned(zext_ln59_1_fu_732_p1) > unsigned(icmp_ln61_fu_751_p1)) else "0";
    icmp_ln64_1_fu_798_p2 <= "1" when (unsigned(w1_reg_1297) > unsigned(ap_const_lv4_2)) else "0";
    icmp_ln64_2_fu_861_p2 <= "0" when (tmp_2_fu_851_p4 = ap_const_lv30_0) else "1";
    icmp_ln64_fu_845_p2 <= "1" when (p_01_reg_120 = ap_const_lv32_0) else "0";
    icmp_ln66_fu_901_p1 <= wmax;
    icmp_ln66_fu_901_p2 <= "1" when (unsigned(add_ln66_fu_895_p2) > unsigned(icmp_ln66_fu_901_p1)) else "0";
    icmp_ln78_fu_979_p2 <= "1" when (tmp_3_fu_970_p4 = ap_const_lv3_0) else "0";
    icmp_ln79_fu_985_p1 <= wmax;
    icmp_ln79_fu_985_p2 <= "1" when (unsigned(zext_ln77_fu_966_p1) > unsigned(icmp_ln79_fu_985_p1)) else "0";
    icmp_ln82_1_fu_1008_p2 <= "1" when (unsigned(w2_fu_957_p4) > unsigned(ap_const_lv4_2)) else "0";
    icmp_ln82_2_fu_1014_p2 <= "1" when (unsigned(grp_fu_223_p2) > unsigned(ap_const_lv32_2)) else "0";
    icmp_ln82_fu_1002_p2 <= "1" when (ap_phi_mux_p_1_phi_fu_147_p6 = ap_const_lv32_0) else "0";
    icmp_ln91_fu_1069_p2 <= "1" when (w3_fu_1062_p1 = ap_const_lv4_1) else "0";
    icmp_ln93_fu_1075_p1 <= wmax;
    icmp_ln93_fu_1075_p2 <= "1" when (unsigned(zext_ln90_fu_1065_p1) > unsigned(icmp_ln93_fu_1075_p1)) else "0";
    icmp_ln96_fu_1080_p2 <= "1" when (ap_phi_mux_p_3_phi_fu_201_p4 = ap_const_lv32_0) else "0";
    k_2_fu_522_p2 <= std_logic_vector(unsigned(sk20_fu_513_p2) - unsigned(sk21_fu_517_p2));
    k_3_fu_645_p2 <= std_logic_vector(unsigned(k_2_reg_1245) + unsigned(mul_ln44_1_reg_1266));
    k_5_fu_658_p3 <= 
        k_3_fu_645_p2 when (icmp_ln42_reg_1185(0) = '1') else 
        k_fu_653_p2;
    k_6_fu_649_p2 <= std_logic_vector(unsigned(sk20_reg_1240) - unsigned(mul_ln47_1_reg_1271));
    k_fu_653_p2 <= std_logic_vector(unsigned(mul_ln48_1_reg_1276) + unsigned(k_6_fu_649_p2));
    mul_ln28_fu_365_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(add_ln28_fu_349_p2) * signed(add_ln28_1_fu_359_p2))), 32));
    mul_ln29_fu_389_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(add_ln29_fu_371_p2) * signed(or_ln29_fu_383_p2))), 32));
    mul_ln30_fu_537_p1 <= sext_ln30_fu_533_p1(7 - 1 downto 0);
    mul_ln30_fu_537_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sub_ln30_1_reg_1200) * signed(mul_ln30_fu_537_p1))), 32));
    mul_ln33_1_fu_542_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln33_reg_1205) * signed(add_ln33_reg_1170))), 32));
    mul_ln33_fu_406_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(add_ln28_fu_349_p2) * signed(add_ln33_1_fu_400_p2))), 32));
    mul_ln34_fu_555_p1 <= add_ln34_fu_546_p2;
    mul_ln34_fu_555_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(add_ln34_2_reg_1210) * signed(mul_ln34_fu_555_p1))), 32));
    mul_ln39_fu_452_p0 <= wmax;
    mul_ln39_fu_452_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln39_fu_452_p0) * signed(add_ln39_fu_447_p2))), 32));
    mul_ln44_1_fu_576_p1 <= sext_ln30_fu_533_p1(7 - 1 downto 0);
    mul_ln44_1_fu_576_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sub_ln44_fu_571_p2) * signed(mul_ln44_1_fu_576_p1))), 32));
    mul_ln44_fu_463_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(wm21_fu_457_p2) * signed(sub_ln30_1_fu_395_p2))), 32));
    mul_ln47_1_fu_587_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln47_reg_1225) * signed(add_ln47_fu_582_p2))), 32));
    mul_ln47_fu_475_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(add_ln39_fu_447_p2) * signed(add_ln47_1_fu_469_p2))), 32));
    mul_ln48_1_fu_597_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(add_ln48_reg_1230) * signed(sub_ln48_1_fu_592_p2))), 32));
    mul_ln48_fu_507_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(add_ln48_1_fu_503_p2) * signed(wm21_fu_457_p2))), 32));
    mul_ln53_fu_699_p0 <= mul_ln53_fu_699_p00(32 - 1 downto 0);
    mul_ln53_fu_699_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln38_reg_1281),65));
    mul_ln53_fu_699_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(mul_ln53_fu_699_p0) * unsigned(ap_const_lv65_155555556), 65));
    mul_ln63_fu_782_p0 <= mul_ln63_fu_782_p00(4 - 1 downto 0);
    mul_ln63_fu_782_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln63_fu_773_p2),32));
    mul_ln63_fu_782_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln63_fu_782_p0) * signed(sub_ln63_fu_768_p2))), 32));
    mul_ln65_fu_821_p0 <= mul_ln65_fu_821_p00(4 - 1 downto 0);
    mul_ln65_fu_821_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln65_1_fu_812_p2),32));
    mul_ln65_fu_821_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed('0' &mul_ln65_fu_821_p0) * signed(add_ln65_fu_806_p2))), 32));
    mul_ln68_fu_937_p1 <= zext_ln63_reg_1329(4 - 1 downto 0);
    mul_ln68_fu_937_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sub_ln68_reg_1364) * signed('0' &mul_ln68_fu_937_p1))), 32));
    mul_ln70_fu_941_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(sub_ln70_reg_1369) * signed(add_ln70_reg_1374))), 32));
    or_ln29_fu_383_p2 <= (shl_ln29_fu_377_p2 or ap_const_lv32_1);
    select_ln38_fu_689_p3 <= 
        v_4_fu_683_p2 when (icmp_ln38_reg_1180(0) = '1') else 
        v_3_fu_637_p3;
    select_ln67_fu_945_p3 <= 
        mul_ln68_fu_937_p2 when (icmp_ln67_reg_1359(0) = '1') else 
        mul_ln70_fu_941_p2;
    select_ln96_fu_1086_p3 <= 
        ap_const_lv32_FFFFFFFF when (icmp_ln96_fu_1080_p2(0) = '1') else 
        ap_phi_mux_v_9_phi_fu_189_p6;
        sext_ln30_fu_533_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln30_fu_528_p2),32));

        sext_ln34_1_fu_423_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln34_1_reg_1175),9));

        sext_ln34_2_fu_432_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln34_1_fu_426_p2),32));

        sext_ln65_fu_803_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_ln65_reg_1319),32));

    shl_ln28_fu_354_p2 <= std_logic_vector(shift_left(unsigned(add_ln21_reg_1135),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln29_fu_377_p2 <= std_logic_vector(shift_left(unsigned(reg_232),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln2_fu_289_p3 <= (w0_fu_244_p4 & ap_const_lv2_0);
    shl_ln34_fu_412_p2 <= std_logic_vector(shift_left(unsigned(add_ln21_reg_1135),to_integer(unsigned('0' & ap_const_lv32_4(31-1 downto 0)))));
    shl_ln39_fu_442_p0 <= wmax;
    shl_ln39_fu_442_p2 <= std_logic_vector(shift_left(unsigned(shl_ln39_fu_442_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln48_fu_485_p2 <= std_logic_vector(shift_left(unsigned(sub_ln48_fu_481_p2),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln51_fu_665_p2 <= std_logic_vector(shift_left(unsigned(k_5_fu_658_p3),to_integer(unsigned('0' & ap_const_lv32_2(31-1 downto 0)))));
    shl_ln63_fu_762_p0 <= reg_232;
    shl_ln63_fu_762_p2 <= std_logic_vector(shift_left(unsigned(shl_ln63_fu_762_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    shl_ln68_fu_906_p0 <= wmax;
    shl_ln68_fu_906_p2 <= std_logic_vector(shift_left(unsigned(shl_ln68_fu_906_p0),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    sk20_fu_513_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln28_reg_1190) * signed(add_ln21_reg_1135))), 32));
    sk21_fu_517_p2 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(std_logic_vector(signed(mul_ln29_reg_1195) * signed(reg_232))), 32));
    sub_ln30_1_fu_395_p2 <= std_logic_vector(unsigned(shl_ln28_fu_354_p2) - unsigned(zext_ln23_2_reg_1145));
    sub_ln30_2_fu_301_p2 <= std_logic_vector(unsigned(zext_ln30_fu_297_p1) - unsigned(zext_ln23_1_fu_258_p1));
    sub_ln34_1_fu_331_p2 <= std_logic_vector(unsigned(zext_ln23_fu_254_p1) - unsigned(zext_ln34_fu_327_p1));
    sub_ln34_fu_417_p2 <= std_logic_vector(unsigned(shl_ln34_fu_412_p2) - unsigned(shl_ln28_fu_354_p2));
    sub_ln35_fu_560_p2 <= std_logic_vector(unsigned(sk21_fu_517_p2) - unsigned(mul_ln33_1_fu_542_p2));
    sub_ln44_fu_571_p2 <= std_logic_vector(unsigned(wm20_fu_566_p2) - unsigned(mul_ln44_reg_1220));
    sub_ln48_1_fu_592_p2 <= std_logic_vector(unsigned(wm20_fu_566_p2) - unsigned(mul_ln48_reg_1235));
    sub_ln48_2_fu_491_p2 <= std_logic_vector(unsigned(shl_ln48_fu_485_p2) - unsigned(sub_ln48_fu_481_p2));
    sub_ln48_fu_481_p1 <= wmax;
    sub_ln48_fu_481_p2 <= std_logic_vector(signed(add_ln21_reg_1135) - signed(sub_ln48_fu_481_p1));
    sub_ln51_1_fu_671_p2 <= std_logic_vector(unsigned(ap_const_lv32_0) - unsigned(shl_ln51_fu_665_p2));
    sub_ln63_fu_768_p2 <= std_logic_vector(unsigned(shl_ln63_fu_762_p2) - unsigned(zext_ln59_1_reg_1304));
    sub_ln65_fu_756_p2 <= std_logic_vector(signed(ap_const_lv6_3B) - signed(zext_ln59_fu_728_p1));
    sub_ln68_fu_916_p2 <= std_logic_vector(unsigned(shl_ln63_reg_1324) - unsigned(add_ln68_fu_911_p2));
    sub_ln70_fu_921_p0 <= reg_232;
    sub_ln70_fu_921_p1 <= wmax;
    sub_ln70_fu_921_p2 <= std_logic_vector(unsigned(sub_ln70_fu_921_p0) - unsigned(sub_ln70_fu_921_p1));
    sub_ln83_fu_1032_p2 <= std_logic_vector(unsigned(ap_const_lv32_2) - unsigned(grp_fu_223_p2));
    sub_ln85_fu_1052_p0 <= wmax;
    sub_ln85_fu_1052_p2 <= std_logic_vector(signed(sub_ln85_fu_1052_p0) - signed(sub_ln75_reg_1384));
    tmp_1_fu_736_p4 <= sig(11 downto 9);
    tmp_2_fu_851_p1 <= reg_232;
    tmp_2_fu_851_p4 <= tmp_2_fu_851_p1(31 downto 2);
    tmp_3_fu_970_p4 <= sig(7 downto 5);
    tmp_5_fu_319_p3 <= (w0_fu_244_p4 & ap_const_lv3_0);
    tmp_fu_267_p4 <= sig(15 downto 13);
    v_10_fu_952_p2 <= std_logic_vector(unsigned(v_8_reg_1349) - unsigned(select_ln67_fu_945_p3));
    v_11_fu_996_p2 <= std_logic_vector(unsigned(add_ln81_fu_990_p2) + unsigned(zext_ln77_fu_966_p1));
    v_12_fu_1038_p2 <= std_logic_vector(unsigned(sub_ln83_fu_1032_p2) + unsigned(v_11_fu_996_p2));
    v_13_fu_1044_p3 <= 
        v_12_fu_1038_p2 when (and_ln82_1_fu_1026_p2(0) = '1') else 
        v_11_fu_996_p2;
    v_14_fu_1056_p2 <= std_logic_vector(unsigned(sub_ln85_fu_1052_p2) + unsigned(v_13_reg_1397));
    v_1_fu_632_p2 <= std_logic_vector(unsigned(add_ln35_fu_627_p2) + unsigned(sub_ln35_reg_1261));
    v_3_fu_637_p3 <= 
        v_1_fu_632_p2 when (and_ln32_1_fu_621_p2(0) = '1') else 
        v_fu_602_p2;
    v_4_fu_683_p2 <= std_logic_vector(unsigned(add_ln51_fu_677_p2) + unsigned(v_3_fu_637_p3));
    v_5_fu_840_p2 <= std_logic_vector(unsigned(zext_ln63_1_fu_837_p1) + unsigned(zext_ln57_reg_1291));
    v_7_fu_881_p2 <= std_logic_vector(unsigned(v_5_fu_840_p2) - unsigned(zext_ln65_1_fu_878_p1));
    v_8_fu_887_p3 <= 
        v_7_fu_881_p2 when (and_ln64_1_fu_872_p2(0) = '1') else 
        v_5_fu_840_p2;
    v_fu_602_p2 <= std_logic_vector(unsigned(k_2_reg_1245) - unsigned(mul_ln30_reg_1251));
    w0_fu_244_p4 <= sig(15 downto 12);
    w1_fu_719_p4 <= sig(11 downto 8);
    w2_fu_957_p4 <= sig(7 downto 4);
    w3_fu_1062_p1 <= sig(4 - 1 downto 0);
    wm20_fu_566_p2 <= std_logic_vector(shift_left(unsigned(mul_ln39_reg_1215),to_integer(unsigned('0' & ap_const_lv32_1(31-1 downto 0)))));
    wm21_fu_457_p2 <= (shl_ln39_fu_442_p2 or ap_const_lv32_1);
    xor_ln70_fu_926_p0 <= wmax;
    xor_ln70_fu_926_p2 <= (xor_ln70_fu_926_p0 xor ap_const_lv32_FFFFFFFF);
    zext_ln23_1_fu_258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w0_fu_244_p4),7));
    zext_ln23_2_fu_262_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w0_fu_244_p4),32));
    zext_ln23_fu_254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w0_fu_244_p4),8));
    zext_ln30_fu_297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln2_fu_289_p3),7));
    zext_ln34_fu_327_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_5_fu_319_p3),8));
    zext_ln57_fu_715_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(v_2_reg_132),32));
    zext_ln59_1_fu_732_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w1_fu_719_p4),32));
    zext_ln59_fu_728_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w1_fu_719_p4),6));
    zext_ln63_1_fu_837_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_1334),32));
    zext_ln63_fu_778_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln63_fu_773_p2),32));
    zext_ln65_1_fu_878_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_reg_1344),32));
    zext_ln77_fu_966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w2_fu_957_p4),32));
    zext_ln90_fu_1065_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(w3_fu_1062_p1),32));
end behav;
