{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542638293054 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542638293070 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 19 09:38:12 2018 " "Processing started: Mon Nov 19 09:38:12 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542638293070 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542638293070 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off drop_keys -c drop_keys " "Command: quartus_map --read_settings_files=on --write_settings_files=off drop_keys -c drop_keys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542638293071 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1542638295284 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542638295284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "drop_keys.v 8 8 " "Found 8 design units, including 8 entities, in source file drop_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 drop_keys " "Found entity 1: drop_keys" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638313308 ""} { "Info" "ISGN_ENTITY_NAME" "2 notes_register " "Found entity 2: notes_register" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638313308 ""} { "Info" "ISGN_ENTITY_NAME" "3 find_x_and_y " "Found entity 3: find_x_and_y" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638313308 ""} { "Info" "ISGN_ENTITY_NAME" "4 plotter " "Found entity 4: plotter" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 381 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638313308 ""} { "Info" "ISGN_ENTITY_NAME" "5 address_counter " "Found entity 5: address_counter" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638313308 ""} { "Info" "ISGN_ENTITY_NAME" "6 printed_row_counter " "Found entity 6: printed_row_counter" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 479 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638313308 ""} { "Info" "ISGN_ENTITY_NAME" "7 rate_driver " "Found entity 7: rate_driver" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 537 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638313308 ""} { "Info" "ISGN_ENTITY_NAME" "8 control " "Found entity 8: control" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638313308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542638313308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638313340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542638313340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638313368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542638313368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_address_translator.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638313395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542638313395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638313424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542638313424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "note_register.v 1 1 " "Found 1 design units, including 1 entities, in source file note_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 note_register " "Found entity 1: note_register" {  } { { "note_register.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/note_register.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638313456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542638313456 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "current_column_counter drop_keys.v(127) " "Verilog HDL Implicit Net warning at drop_keys.v(127): created implicit net for \"current_column_counter\"" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 127 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638313459 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "resetn drop_keys.v(203) " "Verilog HDL Implicit Net warning at drop_keys.v(203): created implicit net for \"resetn\"" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638313459 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "drop_keys " "Elaborating entity \"drop_keys\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542638313803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:myControl " "Elaborating entity \"control\" for hierarchy \"control:myControl\"" {  } { { "drop_keys.v" "myControl" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638313849 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "drop_keys.v(626) " "Verilog HDL Case Statement warning at drop_keys.v(626): incomplete case statement has no default case item" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 626 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1542638313852 "|drop_keys|control:myControl"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "drop_keys.v(626) " "Verilog HDL Case Statement information at drop_keys.v(626): all case item expressions in this case statement are onehot" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 626 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1542638313852 "|drop_keys|control:myControl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "find_x_and_y find_x_and_y:calculator " "Elaborating entity \"find_x_and_y\" for hierarchy \"find_x_and_y:calculator\"" {  } { { "drop_keys.v" "calculator" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638313887 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 drop_keys.v(370) " "Verilog HDL assignment warning at drop_keys.v(370): truncated value with size 32 to match size of target (9)" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542638313888 "|drop_keys|find_x_and_y:calculator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 drop_keys.v(371) " "Verilog HDL assignment warning at drop_keys.v(371): truncated value with size 32 to match size of target (8)" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542638313889 "|drop_keys|find_x_and_y:calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "notes_register notes_register:notes " "Elaborating entity \"notes_register\" for hierarchy \"notes_register:notes\"" {  } { { "drop_keys.v" "notes" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638313932 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 drop_keys.v(310) " "Verilog HDL assignment warning at drop_keys.v(310): truncated value with size 32 to match size of target (5)" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542638313935 "|drop_keys|notes_register:notes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 drop_keys.v(311) " "Verilog HDL assignment warning at drop_keys.v(311): truncated value with size 32 to match size of target (5)" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542638313935 "|drop_keys|notes_register:notes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 drop_keys.v(313) " "Verilog HDL assignment warning at drop_keys.v(313): truncated value with size 32 to match size of target (5)" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542638313936 "|drop_keys|notes_register:notes"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 drop_keys.v(322) " "Verilog HDL assignment warning at drop_keys.v(322): truncated value with size 32 to match size of target (5)" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542638313936 "|drop_keys|notes_register:notes"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "note_register notes_register:notes\|note_register:notes " "Elaborating entity \"note_register\" for hierarchy \"notes_register:notes\|note_register:notes\"" {  } { { "drop_keys.v" "notes" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638313990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram notes_register:notes\|note_register:notes\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"notes_register:notes\|note_register:notes\|altsyncram:altsyncram_component\"" {  } { { "note_register.v" "altsyncram_component" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/note_register.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638314201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "notes_register:notes\|note_register:notes\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"notes_register:notes\|note_register:notes\|altsyncram:altsyncram_component\"" {  } { { "note_register.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/note_register.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638314205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "notes_register:notes\|note_register:notes\|altsyncram:altsyncram_component " "Instantiated megafunction \"notes_register:notes\|note_register:notes\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 5 " "Parameter \"width_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314205 ""}  } { { "note_register.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/note_register.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542638314205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_79u1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_79u1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_79u1 " "Found entity 1: altsyncram_79u1" {  } { { "db/altsyncram_79u1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_79u1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638314410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542638314410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_79u1 notes_register:notes\|note_register:notes\|altsyncram:altsyncram_component\|altsyncram_79u1:auto_generated " "Elaborating entity \"altsyncram_79u1\" for hierarchy \"notes_register:notes\|note_register:notes\|altsyncram:altsyncram_component\|altsyncram_79u1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638314418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "printed_row_counter printed_row_counter:rows " "Elaborating entity \"printed_row_counter\" for hierarchy \"printed_row_counter:rows\"" {  } { { "drop_keys.v" "rows" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638314467 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 drop_keys.v(503) " "Verilog HDL assignment warning at drop_keys.v(503): truncated value with size 32 to match size of target (3)" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542638314469 "|drop_keys|printed_row_counter:rows"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_counter address_counter:big_count " "Elaborating entity \"address_counter\" for hierarchy \"address_counter:big_count\"" {  } { { "drop_keys.v" "big_count" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638314543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rate_driver rate_driver:eighth_note " "Elaborating entity \"rate_driver\" for hierarchy \"rate_driver:eighth_note\"" {  } { { "drop_keys.v" "eighth_note" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638314609 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 drop_keys.v(558) " "Verilog HDL assignment warning at drop_keys.v(558): truncated value with size 32 to match size of target (25)" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 558 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542638314613 "|drop_keys|rate_driver:eighth_note"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "plotter plotter:myPlotter " "Elaborating entity \"plotter\" for hierarchy \"plotter:myPlotter\"" {  } { { "drop_keys.v" "myPlotter" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638314663 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 drop_keys.v(403) " "Verilog HDL assignment warning at drop_keys.v(403): truncated value with size 32 to match size of target (4)" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542638314664 "|drop_keys|plotter:myPlotter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drop_keys.v(404) " "Verilog HDL assignment warning at drop_keys.v(404): truncated value with size 32 to match size of target (1)" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542638314664 "|drop_keys|plotter:myPlotter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 drop_keys.v(416) " "Verilog HDL assignment warning at drop_keys.v(416): truncated value with size 32 to match size of target (4)" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542638314665 "|drop_keys|plotter:myPlotter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 drop_keys.v(417) " "Verilog HDL assignment warning at drop_keys.v(417): truncated value with size 32 to match size of target (1)" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1542638314665 "|drop_keys|plotter:myPlotter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "drop_keys.v" "VGA" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638314710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter.v" "user_input_translator" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638314714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "VideoMemory" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638314735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638314737 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE head_background.mif " "Parameter \"INIT_FILE\" = \"head_background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638314737 ""}  } { { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542638314737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_08n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_08n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_08n1 " "Found entity 1: altsyncram_08n1" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638314835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542638314835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_08n1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated " "Elaborating entity \"altsyncram_08n1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638314837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638314939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542638314939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_08n1.tdf" "decode2" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638314942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638315035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542638315035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_08n1.tdf" "rden_decode_b" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638315038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638315126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542638315126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_08n1.tdf" "mux3" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638315129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter.v" "mypll" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638315146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638315232 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638315236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638315236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638315236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638315236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638315236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638315236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638315236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638315236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638315236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638315236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638315236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1542638315236 ""}  } { { "vga_pll.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1542638315236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542638315330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542638315330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638315333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter.v" "controller" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638315349 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "notes_register:notes\|note_register:notes\|altsyncram:altsyncram_component\|altsyncram_79u1:auto_generated\|q_b\[1\] " "Synthesized away node \"notes_register:notes\|note_register:notes\|altsyncram:altsyncram_component\|altsyncram_79u1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_79u1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_79u1.tdf" 68 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "note_register.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/note_register.v" 88 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 275 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315630 "|drop_keys|notes_register:notes|note_register:notes|altsyncram:altsyncram_component|altsyncram_79u1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "notes_register:notes\|note_register:notes\|altsyncram:altsyncram_component\|altsyncram_79u1:auto_generated\|q_b\[2\] " "Synthesized away node \"notes_register:notes\|note_register:notes\|altsyncram:altsyncram_component\|altsyncram_79u1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_79u1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_79u1.tdf" 99 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "note_register.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/note_register.v" 88 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 275 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315630 "|drop_keys|notes_register:notes|note_register:notes|altsyncram:altsyncram_component|altsyncram_79u1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "notes_register:notes\|note_register:notes\|altsyncram:altsyncram_component\|altsyncram_79u1:auto_generated\|q_b\[3\] " "Synthesized away node \"notes_register:notes\|note_register:notes\|altsyncram:altsyncram_component\|altsyncram_79u1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_79u1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_79u1.tdf" 130 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "note_register.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/note_register.v" 88 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 275 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315630 "|drop_keys|notes_register:notes|note_register:notes|altsyncram:altsyncram_component|altsyncram_79u1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "notes_register:notes\|note_register:notes\|altsyncram:altsyncram_component\|altsyncram_79u1:auto_generated\|q_b\[4\] " "Synthesized away node \"notes_register:notes\|note_register:notes\|altsyncram:altsyncram_component\|altsyncram_79u1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_79u1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_79u1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "note_register.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/note_register.v" 88 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 275 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 149 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315630 "|drop_keys|notes_register:notes|note_register:notes|altsyncram:altsyncram_component|altsyncram_79u1:auto_generated|ram_block1a4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1542638315630 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1542638315630 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a3 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 155 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a4 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a5 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a6 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 260 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a7 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 295 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a8 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 330 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a9 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 365 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a10 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 400 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a11 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 435 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a12 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 470 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a13 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 505 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a14 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a15 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 575 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a16 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 610 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a17 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 645 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a18 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a19 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 715 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a20 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 750 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a21 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 785 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a22 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 820 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a23 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 855 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a24 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 890 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a25 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 925 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a26 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 960 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a27 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a27\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 995 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a28 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a28\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 1030 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a29 " "Synthesized away node \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_08n1:auto_generated\|ram_block1a29\"" {  } { { "db/altsyncram_08n1.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altsyncram_08n1.tdf" 1065 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "vga_adapter.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/vga_adapter.v" 213 0 0 } } { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 217 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638315858 "|drop_keys|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_08n1:auto_generated|ram_block1a29"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1542638315858 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1542638315858 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542638316547 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS VCC " "Pin \"VGA_HS\" is stuck at VCC" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542638316731 "|drop_keys|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS VCC " "Pin \"VGA_VS\" is stuck at VCC" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542638316731 "|drop_keys|VGA_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 46 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542638316731 "|drop_keys|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 47 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542638316731 "|drop_keys|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542638316731 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542638316869 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542638317239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542638317582 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542638317582 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1542638317729 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1542638317729 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638318086 "|drop_keys|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638318086 "|drop_keys|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638318086 "|drop_keys|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638318086 "|drop_keys|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638318086 "|drop_keys|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638318086 "|drop_keys|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638318086 "|drop_keys|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638318086 "|drop_keys|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 40 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638318086 "|drop_keys|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638318086 "|drop_keys|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "drop_keys.v" "" { Text "C:/Users/Jaden Reimer/Documents/GitHub/241-project/drop_keys_new/drop_keys.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542638318086 "|drop_keys|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542638318086 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "178 " "Implemented 178 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542638318092 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542638318092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542638318092 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1542638318092 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1542638318092 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1542638318092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542638318092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 70 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542638318275 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 19 09:38:38 2018 " "Processing ended: Mon Nov 19 09:38:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542638318275 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542638318275 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542638318275 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542638318275 ""}
