// Seed: 1637161103
macromodule module_0 ();
  wire id_1 = id_1;
  supply1 id_2 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13#(
        .id_14(-1),
        .id_15(-1 - id_16),
        .id_17(id_18),
        .id_19(1'b0),
        .id_20(-1'b0 * 1),
        .id_21(1),
        .id_22(id_23),
        .id_24(id_25),
        .id_26(id_27 - -1),
        .id_28(id_29),
        .id_30(id_31),
        .id_32(-1),
        .id_33(id_25),
        .id_34(id_5),
        .id_35(id_7)
    ),
    id_36,
    id_37,
    id_38,
    id_39,
    id_40,
    id_41,
    id_42,
    id_43,
    id_44,
    id_45,
    id_46,
    id_47,
    id_48,
    id_49,
    id_50,
    id_51,
    id_52,
    id_53,
    id_54,
    id_55
);
  output wire id_33;
  input wire id_32;
  output wire id_31;
  input wire id_30;
  output wire id_29;
  output wire id_28;
  inout wire id_27;
  output wire id_26;
  inout wire id_25;
  inout wire id_24;
  input wire id_23;
  output wire id_22;
  output wire id_21;
  input wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  generate
    assign id_13 = 1;
  endgenerate
  assign id_44 = id_44;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  assign id_36 = -1;
  assign id_24 = id_38;
endmodule
