
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 7.73

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.29 source latency domain_transition[1]$_DFFE_PN0P_/CLK ^
  -0.29 target latency domain_isolation_on[1]$_DFFE_PN1P_/CLK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: domain_isolation_on[0]$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.15    0.14    0.16    0.36 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.15    0.02    0.38 ^ domain_isolation_on[0]$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  0.38   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.24    0.11    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.01    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.08    0.06    0.13    0.29 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.06    0.00    0.29 ^ domain_isolation_on[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00    0.29   clock reconvergence pessimism
                          0.07    0.37   library removal time
                                  0.37   data required time
-----------------------------------------------------------------------------
                                  0.37   data required time
                                 -0.38   data arrival time
-----------------------------------------------------------------------------
                                  0.01   slack (MET)


Startpoint: domain_isolate[0] (input port clocked by core_clock)
Endpoint: domain_isolation_on[0]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ domain_isolate[0] (in)
                                         domain_isolate[0] (net)
                  0.00    0.00    0.20 ^ input5/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     1    0.06    0.17    0.18    0.38 ^ input5/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         net6 (net)
                  0.17    0.01    0.38 ^ _268_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.09    0.09    0.47 v _268_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _112_ (net)
                  0.09    0.00    0.48 v _269_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.00    0.05    0.04    0.52 ^ _269_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _016_ (net)
                  0.05    0.00    0.52 ^ domain_isolation_on[0]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  0.52   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.24    0.11    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.01    0.16 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     8    0.08    0.06    0.13    0.29 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_2__leaf_clk (net)
                  0.06    0.00    0.29 ^ domain_isolation_on[0]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00    0.29   clock reconvergence pessimism
                         -0.01    0.29   library hold time
                                  0.29   data required time
-----------------------------------------------------------------------------
                                  0.29   data required time
                                 -0.52   data arrival time
-----------------------------------------------------------------------------
                                  0.23   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: domain_transition[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.15    0.14    0.16    0.36 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.15    0.02    0.38 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    31    0.38    0.25    0.22    0.60 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.25    0.01    0.62 ^ domain_transition[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.62   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.11    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.24    0.11    0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00   10.16 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.08    0.06    0.13   10.29 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.06    0.00   10.29 ^ domain_transition[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.29   clock reconvergence pessimism
                          0.08   10.37   library recovery time
                                 10.37   data required time
-----------------------------------------------------------------------------
                                 10.37   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.75   slack (MET)


Startpoint: _334_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: transition_done$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.24    0.11    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.01    0.16 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.08    0.06    0.13    0.29 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0__leaf_clk (net)
                  0.06    0.00    0.29 ^ _334_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.10    0.37    0.62    0.91 ^ _334_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net29 (net)
                  0.37    0.00    0.91 ^ _215_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.10    0.31    1.22 v _215_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _063_ (net)
                  0.10    0.00    1.22 v _216_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.15    0.39    1.61 v _216_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _064_ (net)
                  0.15    0.00    1.61 v _230_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     5    0.07    0.17    0.26    1.87 v _230_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _077_ (net)
                  0.17    0.00    1.87 v _307_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     9    0.14    0.43    0.30    2.17 ^ _307_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _143_ (net)
                  0.43    0.00    2.18 ^ _329_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.21    2.39 ^ _329_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _035_ (net)
                  0.07    0.00    2.39 ^ transition_done$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  2.39   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.11    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.24    0.11    0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00   10.16 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.08    0.06    0.13   10.29 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.06    0.00   10.29 ^ transition_done$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00   10.29   clock reconvergence pessimism
                         -0.17   10.12   library setup time
                                 10.12   data required time
-----------------------------------------------------------------------------
                                 10.12   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.73   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: domain_transition[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.02    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ input9/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
     6    0.15    0.14    0.16    0.36 ^ input9/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_8)
                                         net10 (net)
                  0.15    0.02    0.38 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    31    0.38    0.25    0.22    0.60 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.25    0.01    0.62 ^ domain_transition[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  0.62   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.11    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.24    0.11    0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00   10.16 ^ clkbuf_2_1__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.08    0.06    0.13   10.29 ^ clkbuf_2_1__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_1__leaf_clk (net)
                  0.06    0.00   10.29 ^ domain_transition[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.29   clock reconvergence pessimism
                          0.08   10.37   library recovery time
                                 10.37   data required time
-----------------------------------------------------------------------------
                                 10.37   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  9.75   slack (MET)


Startpoint: _334_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: transition_done$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.11    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01    0.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.24    0.11    0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.01    0.16 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    10    0.08    0.06    0.13    0.29 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_0__leaf_clk (net)
                  0.06    0.00    0.29 ^ _334_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.10    0.37    0.62    0.91 ^ _334_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         net29 (net)
                  0.37    0.00    0.91 ^ _215_/A2 (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
     2    0.02    0.10    0.31    1.22 v _215_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
                                         _063_ (net)
                  0.10    0.00    1.22 v _216_/A4 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     2    0.02    0.15    0.39    1.61 v _216_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _064_ (net)
                  0.15    0.00    1.61 v _230_/A2 (gf180mcu_fd_sc_mcu9t5v0__and2_2)
     5    0.07    0.17    0.26    1.87 v _230_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
                                         _077_ (net)
                  0.17    0.00    1.87 v _307_/A3 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     9    0.14    0.43    0.30    2.17 ^ _307_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         _143_ (net)
                  0.43    0.00    2.18 ^ _329_/A1 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.21    2.39 ^ _329_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _035_ (net)
                  0.07    0.00    2.39 ^ transition_done$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                                  2.39   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.11    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.02    0.01   10.01 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
     4    0.24    0.11    0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_0_clk (net)
                  0.11    0.00   10.16 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    11    0.08    0.06    0.13   10.29 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         clknet_2_3__leaf_clk (net)
                  0.06    0.00   10.29 ^ transition_done$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
                          0.00   10.29   clock reconvergence pessimism
                         -0.17   10.12   library setup time
                                 10.12   data required time
-----------------------------------------------------------------------------
                                 10.12   data required time
                                 -2.39   data arrival time
-----------------------------------------------------------------------------
                                  7.73   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.374260902404785

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8480

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.21598297357559204

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.22310000658035278

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9681

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: _334_ (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: transition_done$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13    0.29 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.29 ^ _334_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.62    0.91 ^ _334_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.31    1.22 v _215_/Z (gf180mcu_fd_sc_mcu9t5v0__xor2_2)
   0.39    1.61 v _216_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
   0.26    1.87 v _230_/Z (gf180mcu_fd_sc_mcu9t5v0__and2_2)
   0.30    2.17 ^ _307_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
   0.21    2.39 ^ _329_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
   0.00    2.39 ^ transition_done$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
           2.39   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.15   10.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.13   10.29 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00   10.29 ^ transition_done$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.00   10.29   clock reconvergence pessimism
  -0.17   10.12   library setup time
          10.12   data required time
---------------------------------------------------------
          10.12   data required time
          -2.39   data arrival time
---------------------------------------------------------
           7.73   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: domain_isolation_on[1]$_DFFE_PN1P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: domain_isolation_on[1]$_DFFE_PN1P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.29 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.29 ^ domain_isolation_on[1]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.47    0.76 ^ domain_isolation_on[1]$_DFFE_PN1P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.07    0.83 v _275_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.04    0.87 ^ _276_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.00    0.87 ^ domain_isolation_on[1]$_DFFE_PN1P_/D (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
           0.87   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.15    0.15 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.14    0.29 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
   0.00    0.29 ^ domain_isolation_on[1]$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_4)
   0.00    0.29   clock reconvergence pessimism
  -0.01    0.29   library hold time
           0.29   data required time
---------------------------------------------------------
           0.29   data required time
          -0.87   data arrival time
---------------------------------------------------------
           0.59   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.2886

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.2917

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.3887

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
7.7329

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
323.728388

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             8.22e-03   5.02e-03   2.24e-08   1.32e-02  36.7%
Combinational          1.25e-02   4.95e-03   4.32e-08   1.75e-02  48.5%
Clock                  3.66e-03   1.69e-03   8.77e-07   5.35e-03  14.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.44e-02   1.17e-02   9.42e-07   3.61e-02 100.0%
                          67.7%      32.3%       0.0%
