<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml mcs_top.twx mcs_top.ncd -o mcs_top.twr mcs_top.pcf -ucf
mcs_top.ucf -ucf dp_dram.ucf -ucf hdmi.ucf

</twCmdLine><twDesign>mcs_top.ncd</twDesign><twDesignPath>mcs_top.ncd</twDesignPath><twPCF>mcs_top.pcf</twPCF><twPcfPath>mcs_top.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>52</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>52</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.234</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDCA6), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twConstPath anchorID="8" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.766</twSlack><twSrc BELType="FF">c3_p4_cmd_byte_addr_7</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>7.751</twTotPathDel><twClkSkew dest = "7.773" src = "6.945">-0.828</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>c3_p4_cmd_byte_addr_7</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X0Y71.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>c3_p4_cmd_byte_addr&lt;5&gt;</twComp><twBEL>c3_p4_cmd_byte_addr_7</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CMDCA6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.859</twDelInfo><twComp>c3_p4_cmd_byte_addr&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CMDCLK</twSite><twDelType>Tmcbdck_CMDCA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.892</twLogDel><twRouteDel>6.859</twRouteDel><twTotDel>7.751</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_IBUFG</twDestClk><twPctLog>11.5</twPctLog><twPctRoute>88.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA10), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twConstPath anchorID="10" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.433</twSlack><twSrc BELType="FF">c3_p4_cmd_byte_addr_24</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>7.084</twTotPathDel><twClkSkew dest = "7.773" src = "6.945">-0.828</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>c3_p4_cmd_byte_addr_24</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X1Y71.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>c3_p4_cmd_byte_addr&lt;24&gt;</twComp><twBEL>c3_p4_cmd_byte_addr_24</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CMDRA10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.238</twDelInfo><twComp>c3_p4_cmd_byte_addr&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CMDCLK</twSite><twDelType>Tmcbdck_CMDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.846</twLogDel><twRouteDel>6.238</twRouteDel><twTotDel>7.084</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_IBUFG</twDestClk><twPctLog>11.9</twPctLog><twPctRoute>88.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA5), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twConstPath anchorID="12" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.605</twSlack><twSrc BELType="FF">c3_p4_cmd_byte_addr_19</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>6.912</twTotPathDel><twClkSkew dest = "7.773" src = "6.945">-0.828</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>c3_p4_cmd_byte_addr_19</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X1Y71.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>c3_p4_cmd_byte_addr&lt;24&gt;</twComp><twBEL>c3_p4_cmd_byte_addr_19</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CMDRA5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.978</twDelInfo><twComp>c3_p4_cmd_byte_addr&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CMDCLK</twSite><twDelType>Tmcbdck_CMDRA</twDelType><twDelInfo twEdge="twRising">0.416</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.934</twLogDel><twRouteDel>5.978</twRouteDel><twTotDel>6.912</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">Clk_IBUFG</twDestClk><twPctLog>13.5</twPctLog><twPctRoute>86.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDRA4), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.162</twSlack><twSrc BELType="FF">c3_p4_cmd_byte_addr_18</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>2.808</twTotPathDel><twClkSkew dest = "4.705" src = "2.370">-2.335</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>c3_p4_cmd_byte_addr_18</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y71.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X1Y71.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.244</twDelInfo><twComp>c3_p4_cmd_byte_addr&lt;24&gt;</twComp><twBEL>c3_p4_cmd_byte_addr_18</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CMDRA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.535</twDelInfo><twComp>c3_p4_cmd_byte_addr&lt;18&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P4CMDCLK</twSite><twDelType>Tmcbckd_CMDRA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.273</twLogDel><twRouteDel>2.535</twRouteDel><twTotDel>2.808</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk_IBUFG</twDestClk><twPctLog>9.7</twPctLog><twPctRoute>90.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4CMDBA1), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.184</twSlack><twSrc BELType="FF">c3_p4_cmd_byte_addr_12</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>2.828</twTotPathDel><twClkSkew dest = "4.705" src = "2.372">-2.333</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>c3_p4_cmd_byte_addr_12</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y70.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X1Y70.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>c3_p4_cmd_byte_addr&lt;12&gt;</twComp><twBEL>c3_p4_cmd_byte_addr_12</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P4CMDBA1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">2.601</twDelInfo><twComp>c3_p4_cmd_byte_addr&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P4CMDCLK</twSite><twDelType>Tmcbckd_CMDBA</twDelType><twDelInfo twEdge="twFalling">0.029</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.227</twLogDel><twRouteDel>2.601</twRouteDel><twTotDel>2.828</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk_IBUFG</twDestClk><twPctLog>8.0</twPctLog><twPctRoute>92.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0 (MCB_X0Y1.P4WRDATA9), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.204</twSlack><twSrc BELType="FF">c3_p4_wr_data_9</twSrc><twDest BELType="CPU">withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twTotPathDel>2.058</twTotPathDel><twClkSkew dest = "3.890" src = "2.347">-1.543</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.199" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.311</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>c3_p4_wr_data_9</twSrc><twDest BELType='CPU'>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X18Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X18Y41.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.266</twDelInfo><twComp>c3_p4_wr_data&lt;8&gt;</twComp><twBEL>c3_p4_wr_data_9</twBEL></twPathDel><twPathDel><twSite>MCB_X0Y1.P4WRDATA9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">1.747</twDelInfo><twComp>c3_p4_wr_data&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>MCB_X0Y1.P4CLK</twSite><twDelType>Tmcbckd_WRDATA</twDelType><twDelInfo twEdge="twFalling">0.045</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twComp><twBEL>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0</twBEL></twPathDel><twLogDel>0.311</twLogDel><twRouteDel>1.747</twRouteDel><twTotDel>2.058</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">Clk_IBUFG</twDestClk><twPctLog>15.1</twPctLog><twPctRoute>84.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="19"><twPinLimitBanner>Component Switching Limit Checks: TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="20" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.615" period="1.667" constraintValue="1.667" deviceLimit="1.052" freqLimit="950.570" physResource="clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y1.CLKOUT0" clockNet="clkRstSlow/CLK_500"/><twPinLimit anchorID="21" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.615" period="1.667" constraintValue="1.667" deviceLimit="1.052" freqLimit="950.570" physResource="clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y1.CLKOUT1" clockNet="clkRstSlow/CLK_500_n"/><twPinLimit anchorID="22" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKIN1" logResource="clkRstSlow/clkGen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y1.CLKIN2" clockNet="clkRstSlow/CLK_IN"/></twPinLimitRpt></twConst><twConst anchorID="23" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X12Y99.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>8.606</twTotDel><twSrc BELType="FF">clkRstSlow/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>11.133</twDel><twSUTime>0.283</twSUTime><twTotPathDel>11.416</twTotPathDel><twClkSkew dest = "4.968" src = "1.736">-3.232</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X30Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">4.757</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>lut17470_3896</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.RST</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.231</twDelInfo><twComp>][189363_3897</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">1.300</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.263</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>lut227633_42333</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>][IN_virtPIBox_24814_42334</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y99.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>2.704</twLogDel><twRouteDel>8.712</twRouteDel><twTotDel>11.416</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.553</twTotDel><twSrc BELType="FF">clkRstSlow/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>7.080</twDel><twSUTime>0.283</twSUTime><twTotPathDel>7.363</twTotPathDel><twClkSkew dest = "4.968" src = "1.736">-3.232</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X30Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">4.757</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>lut227633_42333</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.461</twDelInfo><twComp>][IN_virtPIBox_24814_42334</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y99.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>1.145</twLogDel><twRouteDel>6.218</twRouteDel><twTotDel>7.363</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>15.6</twPctLog><twPctRoute>84.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/localRst (SLICE_X12Y99.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMinDelay" ><twTotDel>2.039</twTotDel><twSrc BELType="FF">clkRstSlow/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>6.724</twDel><twSUTime>-0.214</twSUTime><twTotPathDel>6.938</twTotPathDel><twClkSkew dest = "5.866" src = "1.389">-4.477</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X30Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">4.528</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.317</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>lut227633_42333</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.384</twDelInfo><twComp>][IN_virtPIBox_24814_42334</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y99.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.214</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>1.026</twLogDel><twRouteDel>5.912</twRouteDel><twTotDel>6.938</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>14.8</twPctLog><twPctRoute>85.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="30"><twUnconstPath anchorID="31" twDataPathType="twDataPathMinDelay" ><twTotDel>4.241</twTotDel><twSrc BELType="FF">clkRstSlow/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twDel>6.005</twDel><twSUTime>-0.155</twSUTime><twTotPathDel>6.160</twTotPathDel><twClkSkew dest = "2.189" src = "0.692">-1.497</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X30Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X30Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">2.806</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>lut17470_3896</twBEL></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.RST</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.648</twDelInfo><twComp>][189363_3897</twComp></twPathDel><twPathDel><twSite>PLL_ADV_X0Y2.LOCKED</twSite><twDelType>Tplldo_LOCKED</twDelType><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.C5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.681</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/pll_locked</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.203</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>lut227633_42333</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y99.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.736</twDelInfo><twComp>][IN_virtPIBox_24814_42334</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X12Y99.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.155</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twLogDel>1.289</twLogDel><twRouteDel>4.871</twRouteDel><twTotDel>6.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>20.9</twPctLog><twPctRoute>79.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="32" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset2_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X13Y88.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twUnconstPath anchorID="34" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.730</twTotDel><twSrc BELType="FF">clkRstSlow/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r0</twDest><twDel>6.221</twDel><twSUTime>0.321</twSUTime><twTotPathDel>6.542</twTotPathDel><twClkSkew dest = "4.970" src = "1.736">-3.234</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X30Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">4.757</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>lut17470_3896</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>][189363_3897</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r0</twBEL></twPathDel><twLogDel>1.105</twLogDel><twRouteDel>5.437</twRouteDel><twTotDel>6.542</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r0 (SLICE_X13Y88.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twUnconstPath anchorID="36" twDataPathType="twDataPathMinDelay" ><twTotDel>1.283</twTotDel><twSrc BELType="FF">clkRstSlow/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r0</twDest><twDel>5.912</twDel><twSUTime>-0.272</twSUTime><twTotPathDel>6.184</twTotPathDel><twClkSkew dest = "5.868" src = "1.389">-4.479</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X30Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">4.528</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>lut17470_3896</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>][189363_3897</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y88.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r0</twBEL></twPathDel><twLogDel>1.011</twLogDel><twRouteDel>5.173</twRouteDel><twTotDel>6.184</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>16.3</twPctLog><twPctRoute>83.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="37" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="NET &quot;withDram.Inst_dp_mem_wrapper/memc?_wrapper_inst/memc?_mcb_raw_wrapper_inst/selfrefresh_mcb_mode&quot; TIG;" ScopeName="">PATH &quot;TS_hdmireset3_path&quot; TIG;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X13Y88.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="38"><twUnconstPath anchorID="39" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.733</twTotDel><twSrc BELType="FF">clkRstSlow/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r1</twDest><twDel>6.221</twDel><twSUTime>0.324</twSUTime><twTotPathDel>6.545</twTotPathDel><twClkSkew dest = "4.970" src = "1.736">-3.234</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X30Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">4.757</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>lut17470_3896</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>][189363_3897</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.324</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r1</twBEL></twPathDel><twLogDel>1.108</twLogDel><twRouteDel>5.437</twRouteDel><twTotDel>6.545</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_hdmireset3_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/rst_r1 (SLICE_X13Y88.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="40"><twUnconstPath anchorID="41" twDataPathType="twDataPathMinDelay" ><twTotDel>1.286</twTotDel><twSrc BELType="FF">clkRstSlow/rstDelay_24</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/rst_r1</twDest><twDel>5.912</twDel><twSUTime>-0.275</twSUTime><twTotPathDel>6.187</twTotPathDel><twClkSkew dest = "5.868" src = "1.389">-4.479</twClkSkew><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.287" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.422</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_24</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/rst_r1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X30Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="40.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X30Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.495</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.C3</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twRising">4.528</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y88.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.244</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>lut17470_3896</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.645</twDelInfo><twComp>][189363_3897</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X13Y88.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/rst_r1</twComp><twBEL>withHdmiTx.Inst_dram_reader/rst_r1</twBEL></twPathDel><twLogDel>1.014</twLogDel><twRouteDel>5.173</twRouteDel><twTotDel>6.187</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.769">clkHdmiTx</twDestClk><twPctLog>16.4</twPctLog><twPctRoute>83.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="42" twConstType="PERIOD" ><twConstHead uID="5"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRstSlow_CLK_100s = PERIOD TIMEGRP &quot;clkRstSlow_CLK_100s&quot; TS_Clk HIGH 50%;</twConstName><twItemCnt>49</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>49</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.334</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkRstSlow/rstDelay_24 (SLICE_X30Y55.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.187</twSlack><twSrc BELType="FF">clkRstSlow/localRst</twSrc><twDest BELType="FF">clkRstSlow/rstDelay_24</twDest><twTotPathDel>2.167</twTotPathDel><twClkSkew dest = "2.013" src = "2.428">0.415</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.231</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRstSlow/localRst</twSrc><twDest BELType='FF'>clkRstSlow/rstDelay_24</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X31Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>clkRstSlow/localRst</twComp><twBEL>clkRstSlow/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y55.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.465</twDelInfo><twComp>clkRstSlow/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y55.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.272</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twLogDel>0.702</twLogDel><twRouteDel>1.465</twRouteDel><twTotDel>2.167</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100</twDestClk><twPctLog>32.4</twPctLog><twPctRoute>67.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkRstSlow/rstDelay_11 (SLICE_X35Y57.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.438</twSlack><twSrc BELType="FF">clkRstSlow/localRst</twSrc><twDest BELType="FF">clkRstSlow/rstDelay_11</twDest><twTotPathDel>1.918</twTotPathDel><twClkSkew dest = "2.015" src = "2.428">0.413</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.231</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRstSlow/localRst</twSrc><twDest BELType='FF'>clkRstSlow/rstDelay_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X31Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>clkRstSlow/localRst</twComp><twBEL>clkRstSlow/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.109</twDelInfo><twComp>clkRstSlow/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y57.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>clkRstSlow/rstDelay&lt;11&gt;</twComp><twBEL>clkRstSlow/rstDelay_11</twBEL></twPathDel><twLogDel>0.809</twLogDel><twRouteDel>1.109</twRouteDel><twTotDel>1.918</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100</twDestClk><twPctLog>42.2</twPctLog><twPctRoute>57.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkRstSlow/rstDelay_3 (SLICE_X35Y58.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>7.457</twSlack><twSrc BELType="FF">clkRstSlow/localRst</twSrc><twDest BELType="FF">clkRstSlow/rstDelay_3</twDest><twTotPathDel>1.902</twTotPathDel><twClkSkew dest = "2.018" src = "2.428">0.410</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.231</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>clkRstSlow/localRst</twSrc><twDest BELType='FF'>clkRstSlow/rstDelay_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X31Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>clkRstSlow/localRst</twComp><twBEL>clkRstSlow/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>clkRstSlow/localRst</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y58.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.379</twDelInfo><twComp>clkRstSlow/rstDelay&lt;3&gt;</twComp><twBEL>clkRstSlow/rstDelay_3</twBEL></twPathDel><twLogDel>0.809</twLogDel><twRouteDel>1.093</twRouteDel><twTotDel>1.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRstSlow_CLK_100s = PERIOD TIMEGRP &quot;clkRstSlow_CLK_100s&quot; TS_Clk HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkRstSlow/rstDelay_11 (SLICE_X35Y57.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="49"><twConstPath anchorID="50" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">clkRstSlow/rstDelay_10</twSrc><twDest BELType="FF">clkRstSlow/rstDelay_11</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_10</twSrc><twDest BELType='FF'>clkRstSlow/rstDelay_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X35Y57.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>clkRstSlow/rstDelay&lt;11&gt;</twComp><twBEL>clkRstSlow/rstDelay_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y57.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>clkRstSlow/rstDelay&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y57.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>clkRstSlow/rstDelay&lt;11&gt;</twComp><twBEL>clkRstSlow/rstDelay_11</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkRstSlow/rstDelay_3 (SLICE_X35Y58.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="51"><twConstPath anchorID="52" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.399</twSlack><twSrc BELType="FF">clkRstSlow/rstDelay_2</twSrc><twDest BELType="FF">clkRstSlow/rstDelay_3</twDest><twTotPathDel>0.399</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_2</twSrc><twDest BELType='FF'>clkRstSlow/rstDelay_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X35Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X35Y58.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>clkRstSlow/rstDelay&lt;3&gt;</twComp><twBEL>clkRstSlow/rstDelay_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y58.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>clkRstSlow/rstDelay&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X35Y58.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>clkRstSlow/rstDelay&lt;3&gt;</twComp><twBEL>clkRstSlow/rstDelay_3</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.142</twRouteDel><twTotDel>0.399</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk100</twDestClk><twPctLog>64.4</twPctLog><twPctRoute>35.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point clkRstSlow/rstDelay_21 (SLICE_X31Y56.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.425</twSlack><twSrc BELType="FF">clkRstSlow/localRst</twSrc><twDest BELType="FF">clkRstSlow/rstDelay_21</twDest><twTotPathDel>0.695</twTotPathDel><twClkSkew dest = "0.919" src = "0.880">-0.039</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.231</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRstSlow/localRst</twSrc><twDest BELType='FF'>clkRstSlow/rstDelay_21</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X31Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X31Y55.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>clkRstSlow/localRst</twComp><twBEL>clkRstSlow/localRst</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.326</twDelInfo><twComp>clkRstSlow/localRst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y56.CLK</twSite><twDelType>Tremck</twDelType><twDelInfo twEdge="twFalling">0.171</twDelInfo><twComp>clkRstSlow/rstDelay&lt;19&gt;</twComp><twBEL>clkRstSlow/rstDelay_21</twBEL></twPathDel><twLogDel>0.369</twLogDel><twRouteDel>0.326</twRouteDel><twTotDel>0.695</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clk100</twDestClk><twPctLog>53.1</twPctLog><twPctRoute>46.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="55"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRstSlow_CLK_100s = PERIOD TIMEGRP &quot;clkRstSlow_CLK_100s&quot; TS_Clk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="56" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.486" period="1.538" constraintValue="1.538" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT0" locationPin="PLL_ADV_X0Y2.CLKOUT0" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_650"/><twPinLimit anchorID="57" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="6.640" period="7.692" constraintValue="7.692" deviceLimit="1.052" freqLimit="950.570" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKOUT1" locationPin="PLL_ADV_X0Y2.CLKOUT1" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1"/><twPinLimit anchorID="58" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="6.666" period="10.000" constraintValue="5.000" deviceLimit="1.667" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKIN1" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/pll_base_inst/PLL_ADV/CLKIN1" locationPin="PLL_ADV_X0Y2.CLKIN2" clockNet="clk100"/></twPinLimitRpt></twConst><twConst anchorID="59" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRstSlow_CLK_500_n = PERIOD TIMEGRP &quot;clkRstSlow_CLK_500_n&quot; TS_Clk / 6         PHASE 0.833333333 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="60"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRstSlow_CLK_500_n = PERIOD TIMEGRP &quot;clkRstSlow_CLK_500_n&quot; TS_Clk / 6
        PHASE 0.833333333 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="61" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.067" period="1.666" constraintValue="1.666" deviceLimit="1.599" freqLimit="625.391" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK1" locationPin="MCB_X0Y1.PLLCLK1" clockNet="clkMem2x180"/></twPinLimitRpt></twConst><twConst anchorID="62" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRstSlow_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRstSlow_clkGen_clkout5&quot;         TS_Clk / 0.5 HIGH 50%;</twConstName><twItemCnt>21638222773</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>38786</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.652</twMinPer></twConstHead><twPathRptBanner iPaths="193653689" iCriticalPaths="0" sType="EndPoint">Paths for end point MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6 (SLICE_X45Y22.A1), 193653689 paths
</twPathRptBanner><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6</twDest><twTotPathDel>19.514</twTotPathDel><twClkSkew dest = "0.286" src = "0.313">0.027</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X35Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X35Y18.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;2&gt;&lt;7&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y1.B1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">3.087</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;2&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y1.PCOUT0</twSite><twDelType>Tdspdo_B_PCOUT</twDelType><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y2.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000170</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y2.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y3.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y3.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y14.D2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b5</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y14.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000ed</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000088</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y19.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y22.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000048</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/sig0000005f</twComp><twBEL>lut195601_32821</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6</twBEL></twPathDel><twLogDel>13.645</twLogDel><twRouteDel>5.869</twRouteDel><twTotDel>19.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6</twDest><twTotPathDel>19.514</twTotPathDel><twClkSkew dest = "0.286" src = "0.313">0.027</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X35Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X35Y18.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;2&gt;&lt;7&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y1.B1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">3.087</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;2&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y1.PCOUT9</twSite><twDelType>Tdspdo_B_PCOUT</twDelType><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y2.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000179</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y2.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y3.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y3.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y14.D2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b5</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y14.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000ed</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000088</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y19.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y22.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000048</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/sig0000005f</twComp><twBEL>lut195601_32821</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6</twBEL></twPathDel><twLogDel>13.645</twLogDel><twRouteDel>5.869</twRouteDel><twTotDel>19.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.348</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6</twDest><twTotPathDel>19.514</twTotPathDel><twClkSkew dest = "0.286" src = "0.313">0.027</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X35Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X35Y18.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;2&gt;&lt;7&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk00000171</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y1.B1</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">3.087</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;2&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y1.PCOUT1</twSite><twDelType>Tdspdo_B_PCOUT</twDelType><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y2.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000171</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y2.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y3.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y3.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y4.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y4.P13</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y14.D2</twSite><twDelType>net</twDelType><twFanCnt>28</twFanCnt><twDelInfo twEdge="twRising">1.419</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b5</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y14.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000ed</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000090</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y15.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000026c</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y15.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000088</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y16.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000268</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y16.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y17.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y17.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y18.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y18.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.091</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y19.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y19.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y22.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.285</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000048</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/sig0000005f</twComp><twBEL>lut195601_32821</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c6</twBEL></twPathDel><twLogDel>13.645</twLogDel><twRouteDel>5.869</twRouteDel><twTotDel>19.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>69.9</twPctLog><twPctRoute>30.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="193653695" iCriticalPaths="0" sType="EndPoint">Paths for end point MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0 (SLICE_X7Y112.D6), 193653695 paths
</twPathRptBanner><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.366</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0</twDest><twTotPathDel>19.528</twTotPathDel><twClkSkew dest = "0.628" src = "0.623">-0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X25Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X25Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;4&gt;&lt;3&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">3.401</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;4&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y25.PCOUT0</twSite><twDelType>Tdspdo_B_PCOUT</twDelType><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y26.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000170</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y26.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y27.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y27.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y28.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y28.P0</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y106.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000a8</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y106.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e9</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result&lt;31&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000a7</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000009f</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000273</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y111.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000041</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000099</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y112.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000042</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/sig00000055</twComp><twBEL>lut177874_27733</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0</twBEL></twPathDel><twLogDel>13.624</twLogDel><twRouteDel>5.904</twRouteDel><twTotDel>19.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>69.8</twPctLog><twPctRoute>30.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.366</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0</twDest><twTotPathDel>19.528</twTotPathDel><twClkSkew dest = "0.628" src = "0.623">-0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X25Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X25Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;4&gt;&lt;3&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">3.401</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;4&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y25.PCOUT9</twSite><twDelType>Tdspdo_B_PCOUT</twDelType><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y26.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000179</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y26.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y27.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y27.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y28.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y28.P0</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y106.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000a8</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y106.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e9</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result&lt;31&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000a7</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000009f</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000273</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y111.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000041</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000099</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y112.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000042</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/sig00000055</twComp><twBEL>lut177874_27733</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0</twBEL></twPathDel><twLogDel>13.624</twLogDel><twRouteDel>5.904</twRouteDel><twTotDel>19.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>69.8</twPctLog><twPctRoute>30.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.366</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0</twDest><twTotPathDel>19.528</twTotPathDel><twClkSkew dest = "0.628" src = "0.623">-0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X25Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X25Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;4&gt;&lt;3&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_2_I/blk0000016f</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y25.B3</twSite><twDelType>net</twDelType><twFanCnt>50</twFanCnt><twDelInfo twEdge="twRising">3.401</twDelInfo><twComp>MBPIPE_I/e_zy_out&lt;4&gt;&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y25.PCOUT1</twSite><twDelType>Tdspdo_B_PCOUT</twDelType><twDelInfo twEdge="twRising">3.860</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y26.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000171</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y26.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y27.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y27.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X0Y28.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X0Y28.P0</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y106.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.782</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000a8</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y106.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e9</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000080</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000265</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000078</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000261</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y109.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result&lt;31&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y110.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y110.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000a7</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000009f</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y111.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000273</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y111.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000041</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000099</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y112.D6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.643</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000042</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y112.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_2_I/sig00000055</twComp><twBEL>lut177874_27733</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[5].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000c0</twBEL></twPathDel><twLogDel>13.624</twLogDel><twRouteDel>5.904</twRouteDel><twTotDel>19.528</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>69.8</twPctLog><twPctRoute>30.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="189780615" iCriticalPaths="0" sType="EndPoint">Paths for end point MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be (SLICE_X47Y94.A3), 189780615 paths
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.368</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twDest><twTotPathDel>19.460</twTotPathDel><twClkSkew dest = "0.591" src = "0.652">0.061</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X59Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X59Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MBPIPE_I/e_zx_out&lt;3&gt;&lt;7&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>MBPIPE_I/e_zx_out&lt;3&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y17.PCOUT0</twSite><twDelType>Tdspdo_A_PCOUT</twDelType><twDelInfo twEdge="twRising">3.934</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y18.PCIN0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000170</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y18.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y19.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y19.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y20.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y20.P8</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y98.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.076</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b0</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y98.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e4</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002a</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result&lt;4&gt;</twComp><twBEL>lut186640_30262</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twBEL></twPathDel><twLogDel>13.217</twLogDel><twRouteDel>6.243</twRouteDel><twTotDel>19.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="77"><twConstPath anchorID="78" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.368</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twDest><twTotPathDel>19.460</twTotPathDel><twClkSkew dest = "0.591" src = "0.652">0.061</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X59Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X59Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MBPIPE_I/e_zx_out&lt;3&gt;&lt;7&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>MBPIPE_I/e_zx_out&lt;3&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y17.PCOUT9</twSite><twDelType>Tdspdo_A_PCOUT</twDelType><twDelInfo twEdge="twRising">3.934</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y18.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000179</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y18.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y19.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y19.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y20.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y20.P8</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y98.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.076</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b0</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y98.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e4</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002a</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result&lt;4&gt;</twComp><twBEL>lut186640_30262</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twBEL></twPathDel><twLogDel>13.217</twLogDel><twRouteDel>6.243</twRouteDel><twTotDel>19.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="79"><twConstPath anchorID="80" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.368</twSlack><twSrc BELType="FF">MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twDest><twTotPathDel>19.460</twTotPathDel><twClkSkew dest = "0.591" src = "0.652">0.061</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.111</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X59Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkDrp</twSrcClk><twPathDel><twSite>SLICE_X59Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>MBPIPE_I/e_zx_out&lt;3&gt;&lt;7&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[3].MIDDLE.MBROT_PIPE_ELEMENT_I/FADD_3_1_I/blk00000171</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y17.A1</twSite><twDelType>net</twDelType><twFanCnt>51</twFanCnt><twDelInfo twEdge="twRising">2.019</twDelInfo><twComp>MBPIPE_I/e_zx_out&lt;3&gt;&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y17.PCOUT1</twSite><twDelType>Tdspdo_A_PCOUT</twDelType><twDelInfo twEdge="twRising">3.934</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002c</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y18.PCIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000171</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y18.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002a</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y19.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000d5</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y19.PCOUT9</twSite><twDelType>Tdspdo_PCIN_PCOUT</twDelType><twDelInfo twEdge="twRising">2.653</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk0000002b</twBEL></twPathDel><twPathDel><twSite>DSP48_X1Y20.PCIN9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.002</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000106</twComp></twPathDel><twPathDel><twSite>DSP48_X1Y20.P8</twSite><twDelType>Tdspdo_PCIN_P</twDelType><twDelInfo twEdge="twRising">2.645</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000029</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y98.C4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">3.076</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig000000b0</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y98.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000e4</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk00000070</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y99.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000025d</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y99.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig00000277</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000a7</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y94.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.082</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/sig0000002a</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y94.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/mul_1_result&lt;4&gt;</twComp><twBEL>lut186640_30262</twBEL><twBEL>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/FMUL_1_I/blk000000be</twBEL></twPathDel><twLogDel>13.217</twLogDel><twRouteDel>6.243</twRouteDel><twTotDel>19.460</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>67.9</twPctLog><twPctRoute>32.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clkRstSlow_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRstSlow_clkGen_clkout5&quot;
        TS_Clk / 0.5 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_2 (SLICE_X41Y56.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twConstPath anchorID="82" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.261</twSlack><twSrc BELType="FF">clkRstSlow/rstDelay_24</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_2</twDest><twTotPathDel>0.533</twTotPathDel><twClkSkew dest = "0.920" src = "0.879">-0.041</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.231</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_24</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X30Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twFalling">0.438</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y56.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.139</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter&lt;3&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_2</twBEL></twPathDel><twLogDel>0.095</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>0.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_0 (SLICE_X41Y56.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">clkRstSlow/rstDelay_24</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_0</twDest><twTotPathDel>0.534</twTotPathDel><twClkSkew dest = "0.920" src = "0.879">-0.041</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.231</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_24</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X30Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twFalling">0.438</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y56.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.138</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter&lt;3&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_0</twBEL></twPathDel><twLogDel>0.096</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>0.534</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>18.0</twPctLog><twPctRoute>82.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_1 (SLICE_X41Y56.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.269</twSlack><twSrc BELType="FF">clkRstSlow/rstDelay_24</twSrc><twDest BELType="FF">MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_1</twDest><twTotPathDel>0.541</twTotPathDel><twClkSkew dest = "0.920" src = "0.879">-0.041</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.211" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.231</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>clkRstSlow/rstDelay_24</twSrc><twDest BELType='FF'>MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y55.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk100</twSrcClk><twPathDel><twSite>SLICE_X30Y55.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp><twBEL>clkRstSlow/rstDelay_24</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y56.SR</twSite><twDelType>net</twDelType><twFanCnt>144</twFanCnt><twDelInfo twEdge="twFalling">0.438</twDelInfo><twComp>clkRstSlow/rstDelay&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y56.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.131</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter&lt;3&gt;</twComp><twBEL>MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/counter_1</twBEL></twPathDel><twLogDel>0.103</twLogDel><twRouteDel>0.438</twRouteDel><twTotDel>0.541</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clkDrp</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="87"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRstSlow_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRstSlow_clkGen_clkout5&quot;
        TS_Clk / 0.5 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="88" type="MINPERIOD" name="Tdspper_AREG_PREG" slack="15.148" period="20.000" constraintValue="20.000" deviceLimit="4.852" freqLimit="206.101" physResource="MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000029/CLK" logResource="MBPIPE_I/GEN_ELEMENTS[0].FIRST.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000029/CLK" locationPin="DSP48_X1Y10.CLK" clockNet="clkDrp"/><twPinLimit anchorID="89" type="MINPERIOD" name="Tdspper_AREG_PREG" slack="15.148" period="20.000" constraintValue="20.000" deviceLimit="4.852" freqLimit="206.101" physResource="MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000029/CLK" logResource="MBPIPE_I/GEN_ELEMENTS[1].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000029/CLK" locationPin="DSP48_X1Y9.CLK" clockNet="clkDrp"/><twPinLimit anchorID="90" type="MINPERIOD" name="Tdspper_AREG_PREG" slack="15.148" period="20.000" constraintValue="20.000" deviceLimit="4.852" freqLimit="206.101" physResource="MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000029/CLK" logResource="MBPIPE_I/GEN_ELEMENTS[2].MIDDLE.MBROT_PIPE_ELEMENT_I/FSQR_1_2_I/blk00000029/CLK" locationPin="DSP48_X1Y14.CLK" clockNet="clkDrp"/></twPinLimitRpt></twConst><twConst anchorID="91" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="TIMESPEC TS_Clk = PERIOD &quot;Clk&quot; 10 ns HIGH 50%;" ScopeName="">TS_clkRstSlow_CLK_500 = PERIOD TIMEGRP &quot;clkRstSlow_CLK_500&quot; TS_Clk / 6 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.599</twMinPer></twConstHead><twPinLimitRpt anchorID="92"><twPinLimitBanner>Component Switching Limit Checks: TS_clkRstSlow_CLK_500 = PERIOD TIMEGRP &quot;clkRstSlow_CLK_500&quot; TS_Clk / 6 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="93" type="MINPERIOD" name="Tmcbcper_PLLCLK" slack="0.067" period="1.666" constraintValue="1.666" deviceLimit="1.599" freqLimit="625.391" physResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" logResource="withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/samc_0/PLLCLK0" locationPin="MCB_X0Y1.PLLCLK0" clockNet="clkMem2x"/></twPinLimitRpt></twConst><twConst anchorID="94" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;         TS_clkRstSlow_CLK_100s / 1.3 HIGH 50%;</twConstName><twItemCnt>106</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>106</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.132</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_master (OLOGIC_X12Y117.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.560</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_master</twDest><twTotPathDel>6.476</twTotPathDel><twClkSkew dest = "2.168" src = "2.569">0.401</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_master</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X12Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y117.SR</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">5.748</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y117.CLKDIV</twSite><twDelType>Tosco_RST</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_master</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_master</twBEL></twPathDel><twLogDel>0.728</twLogDel><twRouteDel>5.748</twRouteDel><twTotDel>6.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave (OLOGIC_X12Y116.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.560</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave</twDest><twTotPathDel>6.476</twTotPathDel><twClkSkew dest = "2.168" src = "2.569">0.401</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/localRst</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y99.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X12Y99.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/localRst</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X12Y116.SR</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">5.748</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/localRst</twComp></twPathDel><twPathDel><twSite>OLOGIC_X12Y116.CLKDIV</twSite><twDelType>Tosco_RST</twDelType><twDelInfo twEdge="twRising">0.252</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiOserdes_2/oserdes2_slave</twBEL></twPathDel><twLogDel>0.728</twLogDel><twRouteDel>5.748</twRouteDel><twTotDel>6.476</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>11.2</twPctLog><twPctRoute>88.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe_4 (SLICE_X25Y116.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.563</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe_4</twDest><twTotPathDel>7.002</twTotPathDel><twClkSkew dest = "0.622" src = "0.633">0.011</twClkSkew><twDelConst>7.692</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.221" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.116</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X10Y111.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twSrcClk><twPathDel><twSite>SLICE_X10Y111.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y116.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.104</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFast_4_BRB1</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y116.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe&lt;4&gt;</twComp><twBEL>lut145943_17710</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxBFastPipe_4</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>6.104</twRouteDel><twTotDel>7.002</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="7.692">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>12.8</twPctLog><twPctRoute>87.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;
        TS_clkRstSlow_CLK_100s / 1.3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2 (SLICE_X7Y101.B5), 1 path
</twPathRptBanner><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.229</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/redEncoder/q_3</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2</twDest><twTotPathDel>0.529</twTotPathDel><twClkSkew dest = "0.972" src = "0.927">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/redEncoder/q_3</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X5Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X5Y101.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/redEncoder/q_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y101.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.176</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y101.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.155</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;3&gt;_rt</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_3_BRB2</twBEL></twPathDel><twLogDel>0.353</twLogDel><twRouteDel>0.176</twRouteDel><twTotDel>0.529</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>66.7</twPctLog><twPctRoute>33.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1 (SLICE_X7Y101.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.259</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/redEncoder/q_6</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1</twDest><twTotPathDel>0.556</twTotPathDel><twClkSkew dest = "0.972" src = "0.930">-0.042</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/redEncoder/q_6</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y100.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X5Y100.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;7&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/redEncoder/q_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y101.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.299</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.299</twRouteDel><twTotDel>0.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2 (SLICE_X7Y101.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.295</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2</twDest><twTotPathDel>0.595</twTotPathDel><twClkSkew dest = "0.972" src = "0.927">-0.045</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.255</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X5Y101.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X5Y101.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/redEncoder/q_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y101.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.338</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/redEncoder/q&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y101.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.059</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/hdmiTxRFast_1_BRB2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.338</twRouteDel><twTotDel>0.595</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">withHdmiTx.Inst_hdmiOutIF/clk_130</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="107"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;
        TS_clkRstSlow_CLK_100s / 1.3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="108" type="MINPERIOD" name="Tbcper_I" slack="5.026" period="7.692" constraintValue="7.692" deviceLimit="2.666" freqLimit="375.094" physResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0" logResource="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout2_buf/I0" locationPin="BUFGMUX_X3Y13.I0" clockNet="withHdmiTx.Inst_hdmiOutIF/xgaTiming.clkGen/clkout1"/><twPinLimit anchorID="109" type="MINPERIOD" name="Tcp" slack="7.212" period="7.692" constraintValue="7.692" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe&lt;4&gt;/CLK" logResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_0/CK" locationPin="SLICE_X6Y112.CLK" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_130"/><twPinLimit anchorID="110" type="MINPERIOD" name="Tcp" slack="7.212" period="7.692" constraintValue="7.692" deviceLimit="0.480" freqLimit="2083.333" physResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe&lt;4&gt;/CLK" logResource="withHdmiTx.Inst_hdmiOutIF/hdmiTxRFastPipe_1/CK" locationPin="SLICE_X6Y112.CLK" clockNet="withHdmiTx.Inst_hdmiOutIF/clk_130"/></twPinLimitRpt></twConst><twConst anchorID="111" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRstSlow_CLK_100s / 6.5 HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPinLimitRpt anchorID="112"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRstSlow_CLK_100s / 6.5 HIGH
        50%;</twPinLimitBanner></twPinLimitRpt></twConst><twConst anchorID="113" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;         TS_clkRstSlow_CLK_100s / 0.65 HIGH 50%;</twConstName><twItemCnt>9047</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>925</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>10.880</twMinPer></twConstHead><twPathRptBanner iPaths="641" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4 (SLICE_X11Y96.D3), 641 paths
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.504</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4</twDest><twTotPathDel>10.698</twTotPathDel><twClkSkew dest = "0.599" src = "0.646">0.047</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X14Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X14Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT&lt;2&gt;</twComp><twBEL>lut146489_16002</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>lut146489_16002</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q&lt;3&gt;</twComp><twBEL>lut146491_16004</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y99.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>lut146491_16004</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y99.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_lut&lt;1&gt;</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y100.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A&lt;4&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_xor&lt;4&gt;</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A&lt;4&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y97.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT&lt;2&gt;</twComp><twBEL>lut146602_16186</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>lut146602_16186</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y95.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_3_I/blk00000001/blk00000002/blk00000027</twComp><twBEL>][143141_16188</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_xor&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y96.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt&lt;4&gt;</twComp><twBEL>lut146606_17907</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4</twBEL></twPathDel><twLogDel>3.312</twLogDel><twRouteDel>7.386</twRouteDel><twTotDel>10.698</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>31.0</twPctLog><twPctRoute>69.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.576</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_1</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4</twDest><twTotPathDel>10.626</twTotPathDel><twClkSkew dest = "0.599" src = "0.646">0.047</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X13Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X13Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg&lt;5&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y97.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT&lt;2&gt;</twComp><twBEL>lut146489_16002</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>lut146489_16002</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q&lt;3&gt;</twComp><twBEL>lut146491_16004</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y99.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>lut146491_16004</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y99.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_lut&lt;1&gt;</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y100.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A&lt;4&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_xor&lt;4&gt;</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A&lt;4&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y97.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT&lt;2&gt;</twComp><twBEL>lut146602_16186</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>lut146602_16186</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y95.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_3_I/blk00000001/blk00000002/blk00000027</twComp><twBEL>][143141_16188</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_xor&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y96.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt&lt;4&gt;</twComp><twBEL>lut146606_17907</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4</twBEL></twPathDel><twLogDel>3.217</twLogDel><twRouteDel>7.409</twRouteDel><twTotDel>10.626</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>30.3</twPctLog><twPctRoute>69.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>5.002</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4</twDest><twTotPathDel>10.200</twTotPathDel><twClkSkew dest = "0.599" src = "0.646">0.047</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X13Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X13Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg&lt;5&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y95.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d&lt;2&gt;</twComp><twBEL>lut146490_16003</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>lut146490_16003</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q&lt;3&gt;</twComp><twBEL>lut146491_16004</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y99.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>lut146491_16004</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y99.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_lut&lt;1&gt;</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y100.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y100.AQ</twSite><twDelType>Tito_logic</twDelType><twDelInfo twEdge="twRising">0.698</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A&lt;4&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_xor&lt;4&gt;</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A&lt;4&gt;_rt</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y97.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.907</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y97.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT&lt;2&gt;</twComp><twBEL>lut146602_16186</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y95.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>lut146602_16186</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y95.AMUX</twSite><twDelType>Topaa</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>MBPIPE_I/GEN_ELEMENTS[4].MIDDLE.MBROT_PIPE_ELEMENT_I/CX_SHIFT_3_I/blk00000001/blk00000002/blk00000027</twComp><twBEL>][143141_16188</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_xor&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y96.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.702</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt&lt;4&gt;</twComp><twBEL>lut146606_17907</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_4</twBEL></twPathDel><twLogDel>3.217</twLogDel><twRouteDel>6.983</twRouteDel><twTotDel>10.200</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>31.5</twPctLog><twPctRoute>68.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="146" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1 (SLICE_X11Y96.A4), 146 paths
</twPathRptBanner><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.173</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1</twDest><twTotPathDel>9.029</twTotPathDel><twClkSkew dest = "0.599" src = "0.646">0.047</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X14Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X14Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT&lt;2&gt;</twComp><twBEL>lut146489_16002</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>lut146489_16002</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q&lt;3&gt;</twComp><twBEL>lut146491_16004</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y99.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>lut146491_16004</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y99.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_lut&lt;1&gt;</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y94.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.761</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y94.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_lut&lt;1&gt;</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.852</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt&lt;4&gt;</twComp><twBEL>lut146630_17913</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1</twBEL></twPathDel><twLogDel>2.344</twLogDel><twRouteDel>6.685</twRouteDel><twTotDel>9.029</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.245</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_1</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1</twDest><twTotPathDel>8.957</twTotPathDel><twClkSkew dest = "0.599" src = "0.646">0.047</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X13Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg&lt;5&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y97.A3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.779</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT&lt;2&gt;</twComp><twBEL>lut146489_16002</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>lut146489_16002</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q&lt;3&gt;</twComp><twBEL>lut146491_16004</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y99.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>lut146491_16004</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y99.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_lut&lt;1&gt;</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y94.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.761</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y94.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_lut&lt;1&gt;</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.852</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt&lt;4&gt;</twComp><twBEL>lut146630_17913</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1</twBEL></twPathDel><twLogDel>2.249</twLogDel><twRouteDel>6.708</twRouteDel><twTotDel>8.957</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.671</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1</twDest><twTotPathDel>8.531</twTotPathDel><twClkSkew dest = "0.599" src = "0.646">0.047</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X13Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg&lt;5&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y95.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y95.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/n1d&lt;2&gt;</twComp><twBEL>lut146490_16003</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.755</twDelInfo><twComp>lut146490_16003</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q&lt;3&gt;</twComp><twBEL>lut146491_16004</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y99.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>lut146491_16004</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y99.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_lut&lt;1&gt;</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y94.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.761</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y94.BMUX</twSite><twDelType>Topbb</twDelType><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_lut&lt;1&gt;</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y96.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.852</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt&lt;4&gt;</twComp><twBEL>lut146630_17913</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_1</twBEL></twPathDel><twLogDel>2.249</twLogDel><twRouteDel>6.282</twRouteDel><twTotDel>8.531</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>26.4</twPctLog><twPctRoute>73.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="462" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3 (SLICE_X11Y96.C5), 462 paths
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.306</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_2</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3</twDest><twTotPathDel>8.896</twTotPathDel><twClkSkew dest = "0.599" src = "0.646">0.047</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_2</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X13Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X13Y95.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/q_m_reg&lt;5&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y99.A2</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.583</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n0q_m&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y99.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_AS_inv</twComp><twBEL>lut146496_16006</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y100.A2</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.068</twDelInfo><twComp>lut146496_16006</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A&lt;4&gt;</twComp><twBEL>lut146584_16102</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>lut146584_16102</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y95.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>lut51089_11851</twComp><twBEL>lut146585_16103</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.497</twDelInfo><twComp>lut146585_16103</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y94.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_lut&lt;3&gt;</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y96.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt&lt;4&gt;</twComp><twBEL>lut146614_17909</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3</twBEL></twPathDel><twLogDel>2.188</twLogDel><twRouteDel>6.708</twRouteDel><twTotDel>8.896</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>24.6</twPctLog><twPctRoute>75.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.376</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_3</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3</twDest><twTotPathDel>8.826</twTotPathDel><twClkSkew dest = "0.599" src = "0.646">0.047</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_3</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X14Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X14Y95.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y97.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.257</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y97.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT&lt;2&gt;</twComp><twBEL>lut146494_16008</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y100.A1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">1.151</twDelInfo><twComp>lut146494_16008</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y100.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A&lt;4&gt;</twComp><twBEL>lut146584_16102</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.550</twDelInfo><twComp>lut146584_16102</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y95.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>lut51089_11851</twComp><twBEL>lut146585_16103</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y94.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.497</twDelInfo><twComp>lut146585_16103</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y94.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.463</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_lut&lt;3&gt;</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y96.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt&lt;4&gt;</twComp><twBEL>lut146614_17909</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3</twBEL></twPathDel><twLogDel>2.361</twLogDel><twRouteDel>6.465</twRouteDel><twTotDel>8.826</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>26.8</twPctLog><twPctRoute>73.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.402</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3</twDest><twTotPathDel>8.800</twTotPathDel><twClkSkew dest = "0.599" src = "0.646">0.047</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.261" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.135</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X14Y95.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X14Y95.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y97.A5</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/n1q_m&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y97.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withDram.Inst_dp_mem_wrapper/memc3_wrapper_inst/memc3_mcb_raw_wrapper_inst/gen_term_calib.mcb_soft_calibration_top_inst/mcb_soft_calibration_inst/GND_82_o_GND_82_o_sub_180_OUT&lt;2&gt;</twComp><twBEL>lut146489_16002</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y96.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.989</twDelInfo><twComp>lut146489_16002</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y96.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/blueEncoder/d_q&lt;3&gt;</twComp><twBEL>lut146491_16004</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y99.B1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.327</twDelInfo><twComp>lut146491_16004</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y99.CMUX</twSite><twDelType>Topbc</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_lut&lt;1&gt;</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_A_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y94.CX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">2.319</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_A&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y94.DMUX</twSite><twDelType>Tcxd</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy&lt;3&gt;</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mmux_GND_927_o_GND_927_o_mux_58_OUT_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y96.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.010</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/GND_927_o_GND_927_o_mux_58_OUT&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y96.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt&lt;4&gt;</twComp><twBEL>lut146614_17909</twBEL><twBEL>withHdmiTx.Inst_hdmiOutIF/greeEncoder/cnt_3</twBEL></twPathDel><twLogDel>2.399</twLogDel><twRouteDel>6.401</twRouteDel><twTotDel>8.800</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">clkHdmiTx</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;
        TS_clkRstSlow_CLK_100s / 0.65 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active (SLICE_X5Y79.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.377</twSlack><twSrc BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10</twSrc><twDest BELType="FF">withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twDest><twTotPathDel>0.379</twTotPathDel><twClkSkew dest = "0.044" src = "0.042">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10</twSrc><twDest BELType='FF'>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X4Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X4Y79.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor&lt;10&gt;_rt</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/hpos_cnt_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y79.SR</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.307</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/Mcount_hpos_cnt_xor&lt;10&gt;_rt</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X5Y79.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twFalling">-0.128</twDelInfo><twComp>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twComp><twBEL>withHdmiTx.Inst_hdmiOutIF/xgaTiming.timeCtl/active</twBEL></twPathDel><twLogDel>0.072</twLogDel><twRouteDel>0.307</twRouteDel><twTotDel>0.379</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>19.0</twPctLog><twPctRoute>81.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3 (SLICE_X8Y72.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.423</twSlack><twSrc BELType="FF">withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twDest><twTotPathDel>0.423</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X8Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y72.CX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y72.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.106</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3-In14</twBEL><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twBEL></twPathDel><twLogDel>0.306</twLogDel><twRouteDel>0.117</twRouteDel><twTotDel>0.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>72.3</twPctLog><twPctRoute>27.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2 (SLICE_X8Y72.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.427</twSlack><twSrc BELType="FF">withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2</twSrc><twDest BELType="FF">withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2</twDest><twTotPathDel>0.427</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2</twSrc><twDest BELType='FF'>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X8Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twSrcClk><twPathDel><twSite>SLICE_X8Y72.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twFalling">0.037</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X8Y72.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">0.190</twDelInfo><twComp>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd3</twComp><twBEL>lut150314_19361</twBEL><twBEL>withHdmiTx.Inst_dram_reader/withFsm.fsmInst/current_state_FSM_FFd2</twBEL></twPathDel><twLogDel>0.390</twLogDel><twRouteDel>0.037</twRouteDel><twTotDel>0.427</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">clkHdmiTx</twDestClk><twPctLog>91.3</twPctLog><twPctRoute>8.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="138"><twPinLimitBanner>Component Switching Limit Checks: TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP
        &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;
        TS_clkRstSlow_CLK_100s / 0.65 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="139" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.814" period="15.384" constraintValue="15.384" deviceLimit="3.570" freqLimit="280.112" physResource="withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mram_concat[1]_PWR_141_o_wide_mux_59_OUT/CLKAWRCLK" logResource="withHdmiTx.Inst_hdmiOutIF/blueEncoder/Mram_concat[1]_PWR_141_o_wide_mux_59_OUT/CLKAWRCLK" locationPin="RAMB8_X0Y51.CLKAWRCLK" clockNet="clkHdmiTx"/><twPinLimit anchorID="140" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.814" period="15.384" constraintValue="15.384" deviceLimit="3.570" freqLimit="280.112" physResource="withHdmiTx.Inst_hdmiOutIF/redEncoder/Mram_concat[1]_PWR_141_o_wide_mux_59_OUT/CLKAWRCLK" logResource="withHdmiTx.Inst_hdmiOutIF/redEncoder/Mram_concat[1]_PWR_141_o_wide_mux_59_OUT/CLKAWRCLK" locationPin="RAMB8_X0Y50.CLKAWRCLK" clockNet="clkHdmiTx"/><twPinLimit anchorID="141" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="11.814" period="15.384" constraintValue="15.384" deviceLimit="3.570" freqLimit="280.112" physResource="withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mram_concat[1]_PWR_141_o_wide_mux_59_OUT/CLKAWRCLK" logResource="withHdmiTx.Inst_hdmiOutIF/greeEncoder/Mram_concat[1]_PWR_141_o_wide_mux_59_OUT/CLKAWRCLK" locationPin="RAMB8_X0Y48.CLKAWRCLK" clockNet="clkHdmiTx"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="142"><twConstRollup name="TS_Clk" fullName="TS_Clk = PERIOD TIMEGRP &quot;Clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="7.234" actualRollup="9.826" errors="0" errorRollup="0" items="52" itemsRollup="21638231975"/><twConstRollup name="TS_clkRstSlow_CLK_100s" fullName="TS_clkRstSlow_CLK_100s = PERIOD TIMEGRP &quot;clkRstSlow_CLK_100s&quot; TS_Clk HIGH 50%;" type="child" depth="1" requirement="10.000" prefType="period" actual="3.334" actualRollup="9.272" errors="0" errorRollup="0" items="49" itemsRollup="9153"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1" fullName="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout1&quot;         TS_clkRstSlow_CLK_100s / 1.3 HIGH 50%;" type="child" depth="2" requirement="7.692" prefType="period" actual="7.132" actualRollup="N/A" errors="0" errorRollup="0" items="106" itemsRollup="0"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_clk_650" fullName="TS_withHdmiTx_Inst_hdmiOutIF_clk_650 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_clk_650&quot; TS_clkRstSlow_CLK_100s / 6.5 HIGH         50%;" type="child" depth="2" requirement="1.538" prefType="period" actual="N/A" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2" fullName="TS_withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2 = PERIOD TIMEGRP         &quot;withHdmiTx_Inst_hdmiOutIF_xgaTiming_clkGen_clkout2&quot;         TS_clkRstSlow_CLK_100s / 0.65 HIGH 50%;" type="child" depth="2" requirement="15.385" prefType="period" actual="10.880" actualRollup="N/A" errors="0" errorRollup="0" items="9047" itemsRollup="0"/><twConstRollup name="TS_clkRstSlow_CLK_500_n" fullName="TS_clkRstSlow_CLK_500_n = PERIOD TIMEGRP &quot;clkRstSlow_CLK_500_n&quot; TS_Clk / 6         PHASE 0.833333333 ns HIGH 50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_clkRstSlow_clkGen_clkout5" fullName="TS_clkRstSlow_clkGen_clkout5 = PERIOD TIMEGRP &quot;clkRstSlow_clkGen_clkout5&quot;         TS_Clk / 0.5 HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="19.652" actualRollup="N/A" errors="0" errorRollup="0" items="21638222773" itemsRollup="0"/><twConstRollup name="TS_clkRstSlow_CLK_500" fullName="TS_clkRstSlow_CLK_500 = PERIOD TIMEGRP &quot;clkRstSlow_CLK_500&quot; TS_Clk / 6 HIGH         50%;" type="child" depth="1" requirement="1.667" prefType="period" actual="1.599" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="143">0</twUnmetConstCnt><twDataSheet anchorID="144" twNameLen="15"><twClk2SUList anchorID="145" twDestWidth="3"><twDest>Clk</twDest><twClk2SU><twSrc>Clk</twSrc><twRiseRise>19.652</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="146"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>21638232031</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>90586</twConnCnt></twConstCov><twStats anchorID="147"><twMinPer>19.652</twMinPer><twFootnote number="1" /><twMaxFreq>50.885</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Sun Jan 11 18:31:00 2015 </twTimestamp></twFoot><twClientInfo anchorID="148"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 855 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
