// Seed: 3137414849
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output wor   id_1,
    input  tri0  id_2,
    input  uwire id_3,
    input  wire  id_4,
    input  uwire id_5,
    input  tri0  id_6
    , id_10,
    input  tri1  id_7,
    output wor   id_8
);
  assign id_0 = id_7;
  module_0(
      id_10, id_10, id_10, id_10, id_10, id_10, id_10
  );
endmodule
