<def f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='264' ll='266' type='unsigned int llvm::CCState::getNextStackOffset() const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/CallingConvLower.h' l='262'>/// getNextStackOffset - Return the next stack offset such that all stack
  /// slots satisfy their alignment requirements.</doc>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FastISel.cpp' l='3069' u='c' c='_ZN12_GLOBAL__N_115AArch64FastISel15processCallArgsERN4llvm8FastISel16CallLoweringInfoERNS1_15SmallVectorImplINS1_3MVTEEERj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4771' u='c' c='_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='4814' u='c' c='_ZNK4llvm21AArch64TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5141' u='c' c='_ZNK4llvm21AArch64TargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8I14855144'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='5297' u='c' c='_ZNK4llvm21AArch64TargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='215' u='c' c='_ZN12_GLOBAL__N_118OutgoingArgHandler9assignArgEjN4llvm3MVTES2_NS1_11CCValAssign7LocInfoERKNS1_12CallLowering7ArgInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='614' u='c' c='_ZNK4llvm19AArch64CallLowering33areCalleeOutgoingArgsTailCallableERNS_12CallLowering16CallLoweringInfoERNS_15MachineFunctionERNS_15SmallVectorImplINS1_7ArgInfoEEE'/>
<use f='llvm/llvm/lib/Target/AArch64/GISel/AArch64CallLowering.cpp' l='835' u='c' c='_ZNK4llvm19AArch64CallLowering13lowerTailCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoERNS_15SmallVectorImplINS3_7ArgInfoEEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUCallLowering.cpp' l='1328' u='c' c='_ZNK4llvm18AMDGPUCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2419' u='c' c='_ZNK4llvm16SITargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2840' u='c' c='_ZNK4llvm16SITargetLowering33isEligibleForTailCallOptimizationENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputA12213381'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='2954' u='c' c='_ZNK4llvm16SITargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallLowering.cpp' l='179' u='c' c='_ZN12_GLOBAL__N_123ARMOutgoingValueHandler9assignArgEjN4llvm3MVTES2_NS1_11CCValAssign7LocInfoERKNS1_12CallLowering7ArgInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMCallingConv.cpp' l='245' u='c' c='_ZL29CC_ARM_AAPCS_Custom_AggregatejN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMFastISel.cpp' l='1932' u='c' c='_ZN12_GLOBAL__N_111ARMFastISel15ProcessCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_INS1_8RegisterEEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES9_jRjb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2296' u='c' c='_ZNK4llvm17ARMTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2704' u='c' c='_ZNK4llvm17ARMTargetLowering11HandleByValEPNS_7CCStateERjNS_5AlignE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='2859' u='c' c='_ZNK4llvm17ARMTargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8Inp11255160'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4207' u='c' c='_ZNK4llvm17ARMTargetLowering20VarArgStyleRegistersERNS_7CCStateERNS_12SelectionDAGERKNS_5SDLocERNS_7SDValueEjjb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4447' u='c' c='_ZNK4llvm17ARMTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4457' u='c' c='_ZNK4llvm17ARMTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='4459' u='c' c='_ZNK4llvm17ARMTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='1166' u='c' c='_ZNK4llvm17AVRTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/AVR/AVRISelLowering.cpp' l='1226' u='c' c='_ZNK4llvm17AVRTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/BPF/BPFISelLowering.cpp' l='338' u='c' c='_ZNK4llvm17BPFTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='431' u='c' c='_ZNK4llvm21HexagonTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='890' u='c' c='_ZNK4llvm21HexagonTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='905' u='c' c='_ZNK4llvm21HexagonTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='915' u='c' c='_ZNK4llvm21HexagonTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='526' u='c' c='_ZNK4llvm19LanaiTargetLowering17LowerCCCArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Lanai/LanaiISelLowering.cpp' l='625' u='c' c='_ZNK4llvm19LanaiTargetLowering14LowerCCCCallToENS_7SDValueES1_jbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_5S11208842'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='634' u='c' c='_ZNK4llvm20MSP430TargetLowering17LowerCCCArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430ISelLowering.cpp' l='816' u='c' c='_ZNK4llvm20MSP430TargetLowering14LowerCCCCallToENS_7SDValueES1_jbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_59244059'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='471' u='c' c='_ZNK4llvm16MipsCallLowering20lowerFormalArgumentsERNS_16MachineIRBuilderERKNS_8FunctionENS_8ArrayRefINS6_INS_8RegisterEEEEERNS_20FunctionLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsCallLowering.cpp' l='589' u='c' c='_ZNK4llvm16MipsCallLowering9lowerCallERNS_16MachineIRBuilderERNS_12CallLowering16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsFastISel.cpp' l='1145' u='c' c='_ZN12_GLOBAL__N_112MipsFastISel15processCallArgsERN4llvm8FastISel16CallLoweringInfoERNS1_15SmallVectorImplINS1_3MVTEEERj'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='3208' u='c' c='_ZNK4llvm18MipsTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='3633' u='c' c='_ZNK4llvm18MipsTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsISelLowering.cpp' l='4483' u='c' c='_ZNK4llvm18MipsTargetLowering15writeVarArgRegsERSt6vectorINS_7SDValueESaIS2_EES2_RKNS_5SDLocERNS_12SelectionDAGERNS_7CCStateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='1409' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel15processCallArgsERN4llvm15SmallVectorImplIPNS1_5ValueEEERNS2_IjEERNS2_INS1_3MVTEEERNS2_INS1_3ISD10ArgFlagsTyEEES8_jRjb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3875' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3880' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='3920' u='c' c='_ZNK4llvm17PPCTargetLowering27LowerFormalArguments_32SVR4ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5500' u='c' c='_ZNK4llvm17PPCTargetLowering16LowerCall_32SVR4ENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputA14755763'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='5507' u='c' c='_ZNK4llvm17PPCTargetLowering16LowerCall_32SVR4ENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputA14755763'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6304' u='c' c='_ZL6CC_AIXjN4llvm3MVTES0_NS_11CCValAssign7LocInfoENS_3ISD10ArgFlagsTyERNS_7CCStateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6692' u='c' c='_ZNK4llvm17PPCTargetLowering24LowerFormalArguments_AIXENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6704' u='c' c='_ZNK4llvm17PPCTargetLowering24LowerFormalArguments_AIXENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6718' u='c' c='_ZNK4llvm17PPCTargetLowering24LowerFormalArguments_AIXENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='6786' u='c' c='_ZNK4llvm17PPCTargetLowering13LowerCall_AIXENS_7SDValueES1_NS0_9CallFlagsERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS3_IS1_EERKNS3_INS4_8InputArgE3866095'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3521' u='c' c='_ZNK4llvm19RISCVTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3592' u='c' c='_ZNK4llvm19RISCVTargetLowering33isEligibleForTailCallOptimizationERNS_7CCStateERNS_14TargetLowering16CallLoweringInfoERNS_15MachineFunctionERKNS_11Sma14937923'/>
<use f='llvm/llvm/lib/Target/RISCV/RISCVISelLowering.cpp' l='3684' u='c' c='_ZNK4llvm19RISCVTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='539' u='c' c='_ZNK4llvm19SparcTargetLowering23LowerFormalArguments_32ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='658' u='c' c='_ZNK4llvm19SparcTargetLowering23LowerFormalArguments_64ENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='738' u='c' c='_ZNK4llvm19SparcTargetLowering12LowerCall_32ERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/Sparc/SparcISelLowering.cpp' l='1112' u='c' c='_ZNK4llvm19SparcTargetLowering12LowerCall_64ERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1479' u='c' c='_ZNK4llvm21SystemZTargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/SystemZ/SystemZISelLowering.cpp' l='1568' u='c' c='_ZNK4llvm21SystemZTargetLowering9LowerCallERNS_14TargetLowering16CallLoweringInfoERNS_15SmallVectorImplINS_7SDValueEEE'/>
<use f='llvm/llvm/lib/Target/X86/X86CallLowering.cpp' l='163' u='c' c='_ZN12_GLOBAL__N_123X86OutgoingValueHandler9assignArgEjN4llvm3MVTES2_NS1_11CCValAssign7LocInfoERKNS1_12CallLowering7ArgInfoENS1_3ISD10ArgFlagsTyERNS1_7CCStateE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='3766' u='c' c='_ZNK4llvm17X86TargetLowering20LowerFormalArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4711' u='c' c='_ZNK4llvm17X86TargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbPNS_4TypeERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS4_IS1_EERKNS43411428'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='4713' u='c' c='_ZNK4llvm17X86TargetLowering33IsEligibleForTailCallOptimizationENS_7SDValueEjbbbPNS_4TypeERKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS4_IS1_EERKNS43411428'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1128' u='c' c='_ZNK4llvm19XCoreTargetLowering14LowerCCCCallToENS_7SDValueES1_jbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_5S10375518'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1132' u='c' c='_ZNK4llvm19XCoreTargetLowering14LowerCCCCallToENS_7SDValueES1_jbbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERKNS2_IS1_EERKNS2_INS3_8InputArgEEERKNS_5S10375518'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1280' u='c' c='_ZNK4llvm19XCoreTargetLowering17LowerCCCArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1375' u='c' c='_ZNK4llvm19XCoreTargetLowering17LowerCCCArgumentsENS_7SDValueEjbRKNS_15SmallVectorImplINS_3ISD8InputArgEEERKNS_5SDLocERNS_12SelectionDAGERNS2_IS1_EE'/>
<use f='llvm/llvm/lib/Target/XCore/XCoreISelLowering.cpp' l='1430' u='c' c='_ZNK4llvm19XCoreTargetLowering14CanLowerReturnEjRNS_15MachineFunctionEbRKNS_15SmallVectorImplINS_3ISD9OutputArgEEERNS_11LLVMContextE'/>
