Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Jun  8 02:08:56 2023
| Host         : Thineth running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NanoProcessor_control_sets_placed.rpt
| Design       : NanoProcessor
| Device       : xc7a35t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    70 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      3 |            6 |
|      4 |            6 |
|      6 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              30 |           13 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------+----------------------------+------------------------------+------------------+----------------+
|        Clock Signal       |        Enable Signal       |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+---------------------------+----------------------------+------------------------------+------------------+----------------+
|  PC_0/D_FF0/Q_reg[0]      |                            | PC_0/D_FF0/E[0]              |                1 |              1 |
|  Register_Bank_0/R3/Q_reg |                            |                              |                1 |              2 |
|  PC_0/D_FF0/E[0]          |                            |                              |                1 |              3 |
|  PC_0/D_FF2/Q_reg[0][0]   |                            |                              |                1 |              3 |
|  PC_0/D_FF2/Q_reg[3]_0[0] |                            |                              |                1 |              3 |
|  PC_0/D_FF2/Q_reg[3]_1[0] |                            |                              |                1 |              3 |
|  Clk_IBUF_BUFG            |                            |                              |                1 |              3 |
|  Clk_out_BUFG             |                            |                              |                1 |              3 |
|  Clk_out_BUFG             | InstructionDecoder_0/YB[1] | Res_IBUF                     |                2 |              4 |
|  Clk_out_BUFG             | InstructionDecoder_0/YB[2] | Res_IBUF                     |                1 |              4 |
|  Clk_out_BUFG             | InstructionDecoder_0/YB[0] | Res_IBUF                     |                1 |              4 |
|  Clk_out_BUFG             | InstructionDecoder_0/YB[3] | Res_IBUF                     |                1 |              4 |
|  Clk_out_BUFG             | InstructionDecoder_0/YB[5] | Res_IBUF                     |                2 |              4 |
|  Clk_out_BUFG             | InstructionDecoder_0/YB[4] | Res_IBUF                     |                2 |              4 |
|  Clk_out_BUFG             | InstructionDecoder_0/YB[6] | Res_IBUF                     |                4 |              6 |
|  Clk_IBUF_BUFG            |                            | Slow_Clk_0/count[31]_i_1_n_0 |                8 |             31 |
+---------------------------+----------------------------+------------------------------+------------------+----------------+


