Release 14.6 - xst P.68d (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to /home/zjshaver/cpre488/cpre488_final/MP2/system/synthesis/xst_temp_dir/


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "system_xst.prj"
Verilog Include Directory          : {"/home/zjshaver/cpre488/cpre488_final/MP2/system/pcores/" "/home/zjshaver/cpre488/cpre488_final/MP2/repository/ProcessorIPLib/pcores/" "/remote/Xilinx/14.6/EDK/hw/XilinxBFMinterface/pcores/" "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/" "/remote/Xilinx/14.6/EDK/hw/XilinxProcessorIPLib/pcores/axi_vdma_v5_04_a/hdl/verilog/" }

---- Target Parameters
Target Device                      : xc7z020clg484-1
Output File Name                   : "../implementation/system.ngc"

---- Source Options
Top Module Name                    : system

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 10000

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation}

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" into library work
Parsing entity <system>.
Parsing architecture <STRUCTURE> of entity <system>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <system> (architecture <STRUCTURE>) from library <work>.
WARNING:HDLCompiler:89 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" Line 1299: <iobuf> remains a black-box since it has no binding entity.
WARNING:HDLCompiler:634 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" Line 1339: Net <axi4lite_0_S_ARLEN[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" Line 1350: Net <axi4lite_0_S_AWLEN[7]> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <system>.
    Related source file is "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd".
    Set property "BOX_TYPE = user_black_box" for instance <processing_system7_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi4lite_0>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_interconnect_1>.
    Set property "BOX_TYPE = user_black_box" for instance <axi_vdma_0>.
    Set property "BOX_TYPE = user_black_box" for instance <BTNs_5Bits>.
    Set property "BOX_TYPE = user_black_box" for instance <SWs_8Bits>.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET0_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET1_GMII_TXD> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <GPIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <GPIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SDIO0_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SDIO0_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SDIO0_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SDIO1_DATA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SDIO1_DATA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SDIO1_BUSVOLT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <TRACE_DATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <USB0_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <USB1_PORT_INDCTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_ARID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_AWID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_WID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_ARBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_ARLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_ARSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_AWBURST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_AWLOCK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_AWSIZE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_ARPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_AWPROT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_ARADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_AWADDR> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_WDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_ARCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_ARLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_ARQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_AWCACHE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_AWLEN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_AWQOS> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_WSTRB> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP0_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP0_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP0_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP0_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP0_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_ACP_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_ACP_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_ACP_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_ACP_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_ACP_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP0_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP0_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP0_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP0_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP1_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP1_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP1_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP1_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP1_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP1_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP1_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP1_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP1_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP2_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP2_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP2_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP2_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP2_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP2_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP2_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP2_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP2_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP3_BRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP3_RRESP> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP3_BID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP3_RID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP3_RDATA> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP3_RCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP3_WCOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP3_RACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP3_WACOUNT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <DMA0_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <DMA1_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <DMA2_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <DMA3_DATYPE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <FTMT_F2P_TRIGACK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <FTMT_P2F_TRIG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <FTMT_P2F_DEBUG> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <EVENT_STANDBYWFE> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <EVENT_STANDBYWFI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <CAN0_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <CAN1_PHY_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET0_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET0_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET0_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET0_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET0_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET0_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET0_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET0_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET0_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET0_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET0_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET0_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET0_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET0_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET0_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET1_GMII_TX_EN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET1_GMII_TX_ER> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET1_MDIO_MDC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET1_MDIO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET1_MDIO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET1_PTP_DELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET1_PTP_DELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET1_PTP_PDELAY_REQ_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET1_PTP_PDELAY_REQ_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET1_PTP_PDELAY_RESP_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET1_PTP_PDELAY_RESP_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET1_PTP_SYNC_FRAME_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET1_PTP_SYNC_FRAME_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET1_SOF_RX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <ENET1_SOF_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <I2C0_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <I2C0_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <I2C0_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <I2C0_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <I2C1_SDA_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <I2C1_SDA_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <I2C1_SCL_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <I2C1_SCL_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <PJTAG_TD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <PJTAG_TD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SDIO0_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SDIO0_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SDIO0_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SDIO0_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SDIO0_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SDIO1_CLK> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SDIO1_CMD_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SDIO1_CMD_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SDIO1_LED> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SDIO1_BUSPOW> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI0_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI0_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI0_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI0_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI0_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI0_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI0_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI0_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI0_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI0_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI1_SCLK_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI1_SCLK_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI1_MOSI_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI1_MOSI_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI1_MISO_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI1_MISO_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI1_SS_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI1_SS1_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI1_SS2_O> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <SPI1_SS_T> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <UART0_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <UART0_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <UART0_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <UART1_DTRN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <UART1_RTSN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <UART1_TX> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <TTC0_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <TTC0_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <TTC0_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <TTC1_WAVE0_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <TTC1_WAVE1_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <TTC1_WAVE2_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <WDT_RST_OUT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <TRACE_CTL> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <USB0_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <USB1_VBUS_PWRSELECT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_ARVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_AWVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_BREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_RREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_WLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <M_AXI_GP1_WVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP0_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP0_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP0_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP0_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP0_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP0_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_GP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_ACP_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_ACP_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_ACP_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_ACP_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_ACP_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_ACP_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_ACP_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP0_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP1_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP1_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP1_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP1_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP1_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP1_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP1_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP2_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP2_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP2_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP2_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP2_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP2_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP2_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP3_ARESETN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP3_ARREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP3_AWREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP3_BVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP3_RLAST> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP3_RVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <S_AXI_HP3_WREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <DMA0_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <DMA0_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <DMA0_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <DMA1_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <DMA1_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <DMA1_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <DMA2_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <DMA2_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <DMA2_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <DMA3_DAVALID> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <DMA3_DRREADY> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <DMA3_RSTN> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <FCLK_CLK2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <FCLK_CLK1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <FCLK_RESET2_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <FCLK_RESET1_N> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <EVENT_EVENTO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_DMAC_ABORT> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_DMAC0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_DMAC1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_DMAC2> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_DMAC3> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_DMAC4> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_DMAC5> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_DMAC6> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_DMAC7> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_SMC> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_QSPI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_CTI> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_GPIO> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_USB0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_ENET0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_ENET_WAKE0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_SDIO0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_I2C0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_SPI0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_UART0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_CAN0> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_USB1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_ENET1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_ENET_WAKE1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_SDIO1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_I2C1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_SPI1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_UART1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 1517: Output port <IRQ_P2F_CAN1> of the instance <processing_system7_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <S_AXI_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <S_AXI_BUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <S_AXI_RUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_AWID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_AWLEN> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_AWSIZE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_AWBURST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_AWLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_AWCACHE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_AWPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_AWREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_AWQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_AWUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_WID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_WLAST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_WUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_ARID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_ARLEN> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_ARSIZE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_ARBURST> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_ARLOCK> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_ARCACHE> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_ARPROT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_ARREGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_ARQOS> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <M_AXI_ARUSER> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <S_AXI_CTRL_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <S_AXI_CTRL_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <S_AXI_CTRL_RRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AW_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AW_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AR_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AR_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_R_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_W_BEAT_CNT> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_BID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_RID_TARGET> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SR_SC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SR_SC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SR_SC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SC_SF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SC_SF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SC_SF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SF_CB_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SF_CB_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SF_CB_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_CB_MF_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_CB_MF_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_CB_MF_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MF_MC_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MF_MC_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MF_MC_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MC_MP_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MC_MP_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MC_MP_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MP_MR_BRESP> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MP_MR_RDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MP_MR_WDATA> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <IRQ> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <S_AXI_CTRL_AWREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <S_AXI_CTRL_WREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <S_AXI_CTRL_BVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <S_AXI_CTRL_ARREADY> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <S_AXI_CTRL_RVALID> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_BID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2194: Output port <DEBUG_RID_ERROR> of the instance <axi4lite_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <S_AXI_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <M_AXI_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <S_AXI_BID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <S_AXI_BUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <S_AXI_RID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <S_AXI_RUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <M_AXI_AWREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <M_AXI_AWUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <M_AXI_WUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <M_AXI_ARREGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <M_AXI_ARUSER> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <S_AXI_CTRL_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <S_AXI_CTRL_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <S_AXI_CTRL_RRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AW_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AW_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AR_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AR_ARB_GRANT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AW_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AW_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AW_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AW_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AW_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AW_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AW_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AR_TRANS_QUAL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AR_ACCEPT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AR_ACTIVE_THREAD> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AR_ACTIVE_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AR_ACTIVE_REGION> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AR_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AR_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_B_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_R_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_R_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AW_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_AR_ISSUING_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_W_BEAT_CNT> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_W_TRANS_SEQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_BID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_RID_TARGET> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SR_SC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SR_SC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SR_SC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SR_SC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SR_SC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SR_SC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SR_SC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SR_SC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SR_SC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SC_SF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SC_SF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SC_SF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SC_SF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SC_SF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SC_SF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SC_SF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SC_SF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SC_SF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SF_CB_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SF_CB_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SF_CB_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SF_CB_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SF_CB_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SF_CB_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SF_CB_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SF_CB_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_SF_CB_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_CB_MF_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_CB_MF_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_CB_MF_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_CB_MF_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_CB_MF_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_CB_MF_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_CB_MF_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_CB_MF_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_CB_MF_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MF_MC_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MF_MC_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MF_MC_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MF_MC_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MF_MC_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MF_MC_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MF_MC_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MF_MC_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MF_MC_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MC_MP_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MC_MP_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MC_MP_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MC_MP_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MC_MP_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MC_MP_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MC_MP_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MC_MP_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MC_MP_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MP_MR_ARADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MP_MR_ARADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MP_MR_AWADDR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MP_MR_AWADDRCONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MP_MR_BRESP> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MP_MR_RDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MP_MR_RDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MP_MR_WDATA> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_MP_MR_WDATACONTROL> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <IRQ> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <S_AXI_CTRL_AWREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <S_AXI_CTRL_WREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <S_AXI_CTRL_BVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <S_AXI_CTRL_ARREADY> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <S_AXI_CTRL_RVALID> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <INTERCONNECT_ARESET_OUT_N> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_BID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2402: Output port <DEBUG_RID_ERROR> of the instance <axi_interconnect_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <m_axi_sg_araddr> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <m_axi_sg_arlen> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <m_axi_sg_arsize> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <m_axi_sg_arburst> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <m_axi_sg_arprot> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <m_axi_sg_arcache> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <mm2s_frame_ptr_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <s2mm_frame_ptr_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <axi_vdma_tstvec> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <m_axi_sg_arvalid> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <m_axi_sg_rready> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <mm2s_prmry_reset_out_n> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <s2mm_prmry_reset_out_n> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <mm2s_fsync_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <mm2s_prmtr_update> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <mm2s_buffer_empty> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <mm2s_buffer_almost_empty> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <s2mm_fsync_out> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <s2mm_buffer_full> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <s2mm_buffer_almost_full> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <s2mm_prmtr_update> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <mm2s_introut> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2610: Output port <s2mm_introut> of the instance <axi_vdma_0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2710: Output port <GPIO2_IO_O> of the instance <BTNs_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2710: Output port <GPIO2_IO_T> of the instance <BTNs_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2710: Output port <IP2INTC_Irpt> of the instance <BTNs_5Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2740: Output port <GPIO2_IO_O> of the instance <SWs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2740: Output port <GPIO2_IO_T> of the instance <SWs_8Bits> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/zjshaver/cpre488/cpre488_final/MP2/system/hdl/system.vhd" line 2740: Output port <IP2INTC_Irpt> of the instance <SWs_8Bits> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <axi4lite_0_S_ARLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <axi4lite_0_S_AWLEN<7:4>> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <system> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../implementation/system_processing_system7_0_wrapper.ngc>.
Reading core <../implementation/system_axi4lite_0_wrapper.ngc>.
Reading core <../implementation/system_axi_interconnect_1_wrapper.ngc>.
Reading core <../implementation/system_axi_vdma_0_wrapper.ngc>.
Reading core <../implementation/system_btns_5bits_wrapper.ngc>.
Reading core <../implementation/system_sws_8bits_wrapper.ngc>.
Loading core <system_processing_system7_0_wrapper> for timing and area information for instance <processing_system7_0>.
Loading core <system_axi4lite_0_wrapper> for timing and area information for instance <axi4lite_0>.
Loading core <system_axi_interconnect_1_wrapper> for timing and area information for instance <axi_interconnect_1>.
Loading core <system_axi_vdma_0_wrapper> for timing and area information for instance <axi_vdma_0>.
Loading core <system_btns_5bits_wrapper> for timing and area information for instance <BTNs_5Bits>.
Loading core <system_sws_8bits_wrapper> for timing and area information for instance <SWs_8Bits>.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_SRSTB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_SRSTB>
   Output port PS7:PSSRSTB of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_CLK>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_CLK>
   Output port PS7:PSCLK of instance <processing_system7_0/processing_system7_0/PS7_i>

WARNING:Xst:528 - Multi-source in Unit <system_processing_system7_0_wrapper> on signal <PS_PORB>; this signal is connected to multiple drivers.
Drivers are: 
   Primary input port <processing_system7_0_PS_PORB>
   Output port PS7:PSPORB of instance <processing_system7_0/processing_system7_0/PS7_i>

Optimizing unit <system> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block system, actual ratio is 6.
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/command_ongoing> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/command_ongoing_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw> in Unit <axi4lite_0> is equivalent to the following 2 FFs/Latches : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_1> <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/grant_rnw_2> 
INFO:Xst:2260 - The FF/Latch <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1> in Unit <axi4lite_0> is equivalent to the following FF/Latch : <axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_enc_1_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/cmd_push_block_1> 
INFO:Xst:2260 - The FF/Latch <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/command_ongoing> in Unit <axi_interconnect_1> is equivalent to the following FF/Latch : <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/command_ongoing_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/gen_async_readonly.asyncfifo_ro> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_1> <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_0> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.rst_d1> in Unit <axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/grstd1.grst_full.rst_d1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i> in Unit <axi_vdma_0> is equivalent to the following FF/Latch : <axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_fb> in Unit <axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/aempty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/curr_fwft_state_FSM_FFd2> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/user_valid> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_fb> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : system.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5848
#      GND                         : 21
#      INV                         : 251
#      LUT1                        : 89
#      LUT2                        : 694
#      LUT3                        : 1019
#      LUT4                        : 636
#      LUT5                        : 809
#      LUT6                        : 1203
#      MUXCY                       : 529
#      MUXCY_L                     : 43
#      MUXF7                       : 21
#      MUXF8                       : 3
#      VCC                         : 13
#      XORCY                       : 517
# FlipFlops/Latches                : 5270
#      FD                          : 311
#      FDC                         : 303
#      FDCE                        : 149
#      FDE                         : 1079
#      FDP                         : 116
#      FDPE                        : 7
#      FDR                         : 413
#      FDRE                        : 2771
#      FDS                         : 80
#      FDSE                        : 41
# RAMS                             : 72
#      RAM32M                      : 46
#      RAM32X1D                    : 18
#      RAMB18E1                    : 4
#      RAMB36E1                    : 4
# Shift Registers                  : 454
#      SRLC16E                     : 451
#      SRLC32E                     : 3
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 16
#      IBUF                        : 3
#      IOBUF                       : 13
# Others                           : 1
#      PS7                         : 1

Device utilization summary:
---------------------------

Selected Device : 7z020clg484-1 


Slice Logic Utilization: 
 Number of Slice Registers:            5270  out of  106400     4%  
 Number of Slice LUTs:                 5375  out of  53200    10%  
    Number used as Logic:              4701  out of  53200     8%  
    Number used as Memory:              674  out of  17400     3%  
       Number used as RAM:              220
       Number used as SRL:              454

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   8112
   Number with an unused Flip Flop:    2842  out of   8112    35%  
   Number with an unused LUT:          2737  out of   8112    33%  
   Number of fully used LUT-FF pairs:  2533  out of   8112    31%  
   Number of unique control sets:       350

IO Utilization: 
 Number of IOs:                         143
 Number of bonded IOBs:                  16  out of    200     8%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                6  out of    140     4%  
    Number using Block RAM only:          6
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------------+------------------------+-------+
Clock Signal                                                    | Clock buffer(FF name)  | Load  |
----------------------------------------------------------------+------------------------+-------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>| BUFG                   | 4402  |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3>| BUFG                   | 1394  |
----------------------------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | Buffer(FF name)                                                                                                                                                                                                                                                                                                                                                             | Load  |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                                                                                  | NONE(axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)                                       | 2     |
axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                              | NONE(axi_vdma_0/axi_vdma_0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.V6.I_LINEBUFFER_FIFO/fg91_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram)             | 2     |
axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)                | NONE(axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)        | 2     |
axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/DBITERR(axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/XST_GND:G)| NONE(axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.WIDE_PRIM36.ram)| 2     |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 4.543ns (Maximum Frequency: 220.119MHz)
   Minimum input arrival time before clock: 2.636ns
   Maximum output required time after clock: 4.943ns
   Maximum combinational path delay: 1.127ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Clock period: 4.543ns (frequency: 220.119MHz)
  Total number of paths / destination ports: 108696 / 11956
-------------------------------------------------------------------------
Delay:               4.543ns (Levels of Logic = 8)
  Source:            axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1 (FF)
  Destination:       axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_3 (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi_vdma_0/axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1 to axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.282   0.635  axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1 (axi_vdma_0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_1)
     LUT4:I0->O           10   0.053   0.472  axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/_n018011 (axi_vdma_0/linebuf2dm_mm2s_tready)
     LUT5:I4->O           11   0.053   0.479  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_input_ready1 (axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/sig_dre2sf_wready)
     LUT4:I3->O            1   0.053   0.413  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/_n0206_inv11 (axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_good_sout_strm_dbeat)
     LUT6:I5->O           17   0.053   0.831  axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_pop_data_fifo (axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_pop_data_fifo)
     begin scope: 'axi_vdma_0/axi_vdma_0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/V6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM:RD_EN'
     LUT5:I0->O            3   0.053   0.616  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<1>1 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_lut<1>)
     LUT6:I3->O            4   0.053   0.433  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<5>11_SW0 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_cy<2>)
     LUT4:I3->O            1   0.053   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/Mcount_count_xor<4>11 (Result<4>)
     FDRE:D                    0.011          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.gdc.dc/dc/count_4
    ----------------------------------------
    Total                      4.543ns (0.664ns logic, 3.879ns route)
                                       (14.6% logic, 85.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3>'
  Clock period: 3.733ns (frequency: 267.878MHz)
  Total number of paths / destination ports: 16902 / 3120
-------------------------------------------------------------------------
Delay:               3.733ns (Levels of Logic = 6)
  Source:            axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:       axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i (FF)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3> rising
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3> rising

  Data Path: axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i to axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q             80   0.282   0.562  U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i (U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/empty_fwft_i)
     INV:I->O              7   0.067   0.642  U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.wdch_m_axi_wvalid1_INV_0 (M_AXI_WVALID)
     end scope: 'axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo:M_AXI_WVALID'
     LUT5:I2->O            2   0.053   0.731  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/M_WVALID11 (DEBUG_MC_MP_WDATACONTROL<0>)
     LUT6:I1->O           13   0.053   0.493  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/cmd_ready_i2 (axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.wr_cmd_ready)
     begin scope: 'axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst:RD_EN'
     LUT4:I3->O           16   0.053   0.733  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Mmux_RAM_RD_EN_FWFT11 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i)
     LUT6:I2->O            2   0.053   0.000  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb3 (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb)
     FDP:D                     0.011          U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i
    ----------------------------------------
    Total                      3.733ns (0.572ns logic, 3.161ns route)
                                       (15.3% logic, 84.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 886 / 592
-------------------------------------------------------------------------
Offset:              2.192ns (Levels of Logic = 4)
  Source:            processing_system7_0/processing_system7_0/PS7_i:MAXIGP0RREADY (PAD)
  Destination:       axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3 (FF)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: processing_system7_0/processing_system7_0/PS7_i:MAXIGP0RREADY to axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:MAXIGP0RREADY     14   0.000   0.000  processing_system7_0/PS7_i (M_AXI_GP0_RREADY)
     end scope: 'processing_system7_0:M_AXI_GP0_RREADY'
     begin scope: 'axi4lite_0:S_AXI_RREADY<0>'
     LUT5:I0->O            5   0.053   0.440  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_rready<3>1 (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_rready<3>)
     LUT6:I5->O            1   0.053   0.000  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/_n0181_inv_G (N55)
     MUXF7:I1->O           4   0.217   0.419  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/_n0181_inv (axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/_n0181_inv)
     FDRE:CE                   0.200          axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.gen_decerr.decerr_slave_inst/read_cnt_0
    ----------------------------------------
    Total                      2.192ns (1.333ns logic, 0.859ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3>'
  Total number of paths / destination ports: 693 / 668
-------------------------------------------------------------------------
Offset:              2.636ns (Levels of Logic = 5)
  Source:            processing_system7_0/processing_system7_0/PS7_i:SAXIHP0WREADY (PAD)
  Destination:       axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_73 (FF)
  Destination Clock: processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3> rising

  Data Path: processing_system7_0/processing_system7_0/PS7_i:SAXIHP0WREADY to axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_73
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:SAXIHP0WREADY      4   0.000   0.000  processing_system7_0/PS7_i (S_AXI_HP0_WREADY)
     end scope: 'processing_system7_0:S_AXI_HP0_WREADY'
     begin scope: 'axi_interconnect_1:M_AXI_WREADY<0>'
     LUT2:I1->O            1   0.053   0.485  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_master_slots[0].gen_mi_write.wdata_mux_w/S_WREADY<1>1_SW1 (N66)
     LUT6:I4->O           79   0.053   0.798  axi_interconnect_1/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.gen_slave_slots[1].gen_si_write.wdata_router_w/S_WREADY1 (axi_interconnect_1/sf_cb_wready<1>)
     begin scope: 'axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[1].clock_conv_inst/gen_async_writeonly.asyncfifo_wo:M_AXI_WREADY'
     LUT4:I0->O           74   0.053   0.561  U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0019_inv1 (U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/_n0019_inv)
     FDE:CE                    0.200          U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/dout_i_73
    ----------------------------------------
    Total                      2.636ns (0.792ns logic, 1.844ns route)
                                       (30.1% logic, 69.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>'
  Total number of paths / destination ports: 2694 / 79
-------------------------------------------------------------------------
Offset:              4.943ns (Levels of Logic = 8)
  Source:            axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_7 (FF)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:MAXIGP0RDATA30 (PAD)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0> rising

  Data Path: axi_vdma_0/axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_7 to processing_system7_0/processing_system7_0/PS7_i:MAXIGP0RDATA30
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            75   0.282   0.764  axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured_7 (axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/axi2ip_rdaddr_captured<7>)
     LUT4:I1->O           25   0.053   0.786  axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_21_o_read_addr[7]_equal_10_o<7>11 (axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_21_o_read_addr[7]_equal_10_o<7>1)
     LUT4:I0->O           22   0.053   0.861  axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_21_o_read_addr[7]_equal_3_o<7>11 (axi_vdma_0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/LITE_READ_MUX_I/GND_21_o_read_addr[7]_equal_3_o<7>1)
     LUT6:I1->O            1   0.053   0.413  axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mmux_ip2axi_rddata_captured92 (axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mmux_ip2axi_rddata_captured91)
     LUT6:I5->O            1   0.053   0.635  axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mmux_ip2axi_rddata_captured93 (axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mmux_ip2axi_rddata_captured92)
     LUT6:I2->O            1   0.053   0.485  axi_vdma_0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/Mmux_ip2axi_rddata_captured97 (s_axi_lite_rdata<17>)
     end scope: 'axi_vdma_0:s_axi_lite_rdata<17>'
     begin scope: 'axi4lite_0:M_AXI_RDATA<17>'
     LUT5:I3->O            1   0.053   0.399  axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.mi_rmesg_mux_inst/O<20>1 (DEBUG_SF_CB_RDATA<17>)
     end scope: 'axi4lite_0:S_AXI_RDATA<17>'
     begin scope: 'processing_system7_0:M_AXI_GP0_RDATA<17>'
    PS7:MAXIGP0RDATA17         0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      4.943ns (0.600ns logic, 4.343ns route)
                                       (12.1% logic, 87.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3>'
  Total number of paths / destination ports: 625 / 186
-------------------------------------------------------------------------
Offset:              2.558ns (Levels of Logic = 4)
  Source:            axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/queue_id_0 (FF)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:SAXIHP0AWVALID (PAD)
  Source Clock:      processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3> rising

  Data Path: axi_interconnect_1/axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/queue_id_0 to processing_system7_0/processing_system7_0/PS7_i:SAXIHP0AWVALID
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.282   0.649  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/queue_id_0 (axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/queue_id_0)
     LUT4:I0->O            4   0.053   0.433  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/_n0335211 (axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/_n0335211)
     LUT6:I5->O           26   0.053   0.636  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/_n0335212 (axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/_n033521)
     LUT3:I1->O            1   0.053   0.399  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/M_AXI_AVALID_I1 (DEBUG_MP_MR_AWADDRCONTROL<0>)
     end scope: 'axi_interconnect_1:M_AXI_AWVALID<0>'
     begin scope: 'processing_system7_0:S_AXI_HP0_AWVALID'
    PS7:SAXIHP0AWVALID         0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      2.558ns (0.441ns logic, 2.117ns route)
                                       (17.2% logic, 82.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 129 / 129
-------------------------------------------------------------------------
Delay:               1.127ns (Levels of Logic = 3)
  Source:            processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BVALID (PAD)
  Destination:       processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BREADY (PAD)

  Data Path: processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BVALID to processing_system7_0/processing_system7_0/PS7_i:SAXIHP0BREADY
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    PS7:SAXIHP0BVALID      5   0.000   0.000  processing_system7_0/PS7_i (S_AXI_HP0_BVALID)
     end scope: 'processing_system7_0:S_AXI_HP0_BVALID'
     begin scope: 'axi_interconnect_1:M_AXI_BVALID<0>'
     LUT3:I0->O            8   0.053   0.445  axi_interconnect_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT.write_resp_inst/M_AXI_BREADY_I1 (DEBUG_MP_MR_BRESP<1>)
     end scope: 'axi_interconnect_1:M_AXI_BREADY<0>'
     begin scope: 'processing_system7_0:S_AXI_HP0_BREADY'
    PS7:SAXIHP0BREADY          0.000          processing_system7_0/PS7_i
    ----------------------------------------
    Total                      1.127ns (0.682ns logic, 0.445ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    4.543|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3>|    2.145|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3>
----------------------------------------------------------------+---------+---------+---------+---------+
                                                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------------------------------------------------+---------+---------+---------+---------+
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<0>|    2.145|         |         |         |
processing_system7_0/processing_system7_0/FCLK_CLK_unbuffered<3>|    3.733|         |         |         |
----------------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 28.00 secs
Total CPU time to Xst completion: 27.42 secs
 
--> 


Total memory usage is 654760 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :  692 (   0 filtered)

