;redcode
;assert 1
	SPL 0, <753
	CMP -209, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	ADD <300, 90
	SLT 210, 64
	SLT 210, 64
	SUB -277, <-126
	ADD #290, <1
	SUB 0, @12
	SLT 20, 12
	SUB -277, <-26
	SLT @300, 0
	DJN -1, @-20
	CMP 0, -0
	JMP @72, #200
	JMP @300, 90
	JMN -277, @-126
	JMN <-129, 100
	JMN <-129, 100
	CMP @121, 103
	SUB 210, 60
	ADD #290, <1
	SUB -277, <-26
	SLT 0, -0
	CMP #290, <1
	MOV @-127, @100
	SUB -279, <-120
	ADD <303, 94
	ADD #290, <1
	CMP 0, -0
	CMP 0, -0
	CMP 100, 600
	CMP 100, 600
	SPL 0, #1
	ADD #-30, 9
	SPL 0, <753
	SUB @0, @1
	SPL 0, <753
	SUB @121, 103
	SUB @121, 103
	ADD <300, 90
	SPL 0, <753
	SUB @0, @1
	CMP -209, <-120
	CMP -209, <-120
	SUB @-129, 100
	CMP -209, <-120
	MOV -307, <-20
	MOV -307, <-20
	SUB @-129, 100
	SUB -209, <-120
	DAT <277, #0
