#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon Jun 26 22:12:59 2023
# Process ID: 1006640
# Current directory: /home/weigao/PHY-Project
# Command line: vivado
# Log file: /home/weigao/PHY-Project/vivado.log
# Journal file: /home/weigao/PHY-Project/vivado.jou
# Running On: atlas3, OS: Linux, CPU Frequency: 1199.993 MHz, CPU Physical cores: 26, Host memory: 201351 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /home/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/weigao/project_JUNE/project_JUNE.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/weigao/project_JUNE/project_JUNE.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_buf' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:101]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_buf_behav -key {Behavioral:sim_1:Functional:test_buf} -tclbatch {test_buf.tcl} -view {/home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/weigao/project_JUNE/vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
source test_buf.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 91
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_buf_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:07 . Memory (MB): peak = 7426.945 ; gain = 62.340 ; free physical = 171766 ; free virtual = 231852
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/home/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'test_buf' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:101]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 80 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 91
relaunch_sim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 7494.012 ; gain = 0.000 ; free physical = 171811 ; free virtual = 231898
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:101]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 80 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 91
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 7578.012 ; gain = 16.055 ; free physical = 171807 ; free virtual = 231894
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:101]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 80 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 91
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 7599.020 ; gain = 5.000 ; free physical = 171813 ; free virtual = 231900
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:101]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 30 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 91
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 7607.020 ; gain = 0.000 ; free physical = 171793 ; free virtual = 231880
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:124]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 42 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 114
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 7621.027 ; gain = 0.000 ; free physical = 171812 ; free virtual = 231899
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:124]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 42 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 114
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8022.254 ; gain = 3.996 ; free physical = 171824 ; free virtual = 231912
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:124]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
$finish called at time : 42 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 114
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8169.324 ; gain = 0.000 ; free physical = 171822 ; free virtual = 231910
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:124]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 42 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 114
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 8247.363 ; gain = 6.992 ; free physical = 171829 ; free virtual = 231918
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:124]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 114
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 8257.367 ; gain = 9.996 ; free physical = 171827 ; free virtual = 231916
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:124]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 114
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8273.375 ; gain = 0.000 ; free physical = 171831 ; free virtual = 231920
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:124]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write 0006666666666666
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write 0006666666666666
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 114
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 8371.422 ; gain = 7.996 ; free physical = 171822 ; free virtual = 231911
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:124]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
memfin, rd_ptr 0
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
memfin, rd_ptr 1
mem write ccccaaaaccccaaaa
memfin, rd_ptr 2
mem write 0006666666666666
memfin, rd_ptr 3
memfin, rd_ptr 4
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
memfin, rd_ptr 5
mem write ccccaaaaccccaaaa
mem write 0006666666666666
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 114
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8382.430 ; gain = 2.996 ; free physical = 171833 ; free virtual = 231922
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:124]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
memfin, rd_ptr 0
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
memfin, rd_ptr 1
memfin, rd_ptr 2
mem write ccccaaaaccccaaaa
memfin, rd_ptr 3
mem write 0006666666666666
memfin, rd_ptr 4
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
memfin, rd_ptr 5
memfin, rd_ptr 6
mem write ccccaaaaccccaaaa
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 114
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 8501.484 ; gain = 2.000 ; free physical = 171827 ; free virtual = 231917
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:124]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
memfin, rd_ptr 0
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
memfin, rd_ptr 1
memfin, rd_ptr 2
mem write ccccaaaaccccaaaa
memfin, rd_ptr 3
mem write 0006666666666666
memfin, rd_ptr 4
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
memfin, rd_ptr 5
memfin, rd_ptr 6
mem write ccccaaaaccccaaaa
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 114
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 8652.555 ; gain = 0.000 ; free physical = 171816 ; free virtual = 231906
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:124]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
memfin, rd_ptr 0
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
memfin, rd_ptr 1
mem write ccccaaaaccccaaaa
memfin, rd_ptr 2
mem write 0006666666666666
memfin, rd_ptr 3
memfin, rd_ptr 4
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
memfin, rd_ptr 5
mem write ccccaaaaccccaaaa
mem write 0006666666666666
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 114
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8659.586 ; gain = 0.000 ; free physical = 171821 ; free virtual = 231911
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:124]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
memfin, rd_ptr 0
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
memfin, rd_ptr 1
memfin, rd_ptr 2
mem write ccccaaaaccccaaaa
memfin, rd_ptr 3
mem write 0006666666666666
memfin, rd_ptr 4
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
memfin, rd_ptr 5
memfin, rd_ptr 6
mem write ccccaaaaccccaaaa
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 114
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8773.641 ; gain = 0.000 ; free physical = 171827 ; free virtual = 231917
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:124]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write 0006666666666666
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 114
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9003.727 ; gain = 0.000 ; free physical = 171805 ; free virtual = 231896
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:124]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write 0006666666666666
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write 0006666666666666
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 114
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 9163.805 ; gain = 1.000 ; free physical = 171805 ; free virtual = 231897
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:124]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write 0006666666666666
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write 0006666666666666
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 114
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 9275.859 ; gain = 2.996 ; free physical = 171810 ; free virtual = 231901
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:124]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write 0006666666666666
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write 0006666666666666
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 114
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 9291.867 ; gain = 0.000 ; free physical = 171803 ; free virtual = 231895
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:124]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write 0006666666666666
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 114
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9468.953 ; gain = 0.000 ; free physical = 171797 ; free virtual = 231889
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:128]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
mem write 1111111111111111
mem write 2222222222222222
mem write 2222222222222222
mem write 0006666666666666
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
mem write ccccaaaaccccaaaa
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 118
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9525.980 ; gain = 1.000 ; free physical = 171795 ; free virtual = 231888
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
mem write 1111111111111111
mem write 2222222222222222
mem write 3333333333333333
mem write 0666666666666666
mem write 1111111111111111
mem write 2222222222222222
mem write 3333333333333333
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 9622.027 ; gain = 7.996 ; free physical = 171781 ; free virtual = 231874
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
wr ptr, 0
wr ptr, 1
mem write 1111111111111111
mem write 2222222222222222
wr ptr, 2
mem write 3333333333333333
mem write 0666666666666666
wr ptr, 3
wr ptr, 4
mem write 1111111111111111
mem write 2222222222222222
wr ptr, 5
mem write 3333333333333333
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 9707.066 ; gain = 0.000 ; free physical = 171769 ; free virtual = 231864
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 1, rd , 0
wr , 1, rd , 0
wr , 1, rd , 1
wr , 1, rd , 1
wr , 1, rd , 1
wr , 1, rd , 1
wr , 1, rd , 1
wr ptr, 1
wr , 1, rd , 1
wr ptr, 2
wr , 1, rd , 1
mem write 1111111111111111
wr , 2, rd , 1
mem write 2222222222222222
wr , 3, rd , 1
wr , 3, rd , 2
mem write 3333333333333333
wr , 4, rd , 3
mem write 0666666666666666
wr , 5, rd , 4
wr , 5, rd , 5
wr ptr, 5
wr ptr, 5
wr , 5, rd , 5
mem write 1111111111111111
wr ptr, 5
wr , 6, rd , 5
mem write 2222222222222222
wr , 7, rd , 5
wr , 7, rd , 6
wr , 7, rd , 7
mem write 3333333333333333
wr ptr, 6
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 9922.168 ; gain = 5.996 ; free physical = 171773 ; free virtual = 231868
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 1, rd , 0
wr , 1, rd , 0
wr , 1, rd , 1
wr , 1, rd , 1
wr , 1, rd , 1
wr , 1, rd , 1
wr , 1, rd , 1
wr , 1, rd , 1
wr , 1, rd , 1
mem write 1111111111111111
wr , 2, rd , 1
mem write 2222222222222222
wr , 3, rd , 1
wr , 3, rd , 2
mem write 3333333333333333
wr , 4, rd , 3
mem write 0666666666666666
wr , 5, rd , 4
wr , 5, rd , 5
wr , 5, rd , 5
mem write 1111111111111111
wr , 6, rd , 5
mem write 2222222222222222
wr , 7, rd , 5
wr , 7, rd , 6
wr , 7, rd , 7
mem write 3333333333333333
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 9960.184 ; gain = 13.996 ; free physical = 171748 ; free virtual = 231844
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
mem write 1111111111111111
wr , 1, rd , 1
mem write 2222222222222222
wr , 2, rd , 1
wr , 2, rd , 2
mem write 3333333333333333
wr , 3, rd , 2
mem write 0666666666666666
wr , 4, rd , 2
wr , 4, rd , 3
wr , 4, rd , 4
wr , 4, rd , 4
mem write 1111111111111111
wr , 5, rd , 4
mem write 2222222222222222
wr , 6, rd , 4
wr , 6, rd , 5
mem write 3333333333333333
wr , 7, rd , 6
mem write 0666666666666666
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 9976.191 ; gain = 0.000 ; free physical = 171765 ; free virtual = 231860
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 1
wr , 2, rd , 2
mem write 1111111111111111
wr , 1, rd , 1
wr , 2, rd , 2
mem write 2222222222222222
wr , 2, rd , 1
wr , 3, rd , 2
mem write 3333333333333333
wr , 3, rd , 2
wr , 3, rd , 3
mem write 0666666666666666
wr , 4, rd , 2
wr , 4, rd , 3
wr , 4, rd , 4
wr , 5, rd , 3
wr , 4, rd , 4
wr , 5, rd , 5
mem write 1111111111111111
wr , 5, rd , 4
wr , 5, rd , 5
mem write 2222222222222222
wr , 6, rd , 4
wr , 6, rd , 5
mem write 3333333333333333
wr , 7, rd , 6
wr , 6, rd , 5
mem write 0666666666666666
wr , 6, rd , 5
wr , 0, rd , 0
wr , 6, rd , 5
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 10066.238 ; gain = 4.996 ; free physical = 171762 ; free virtual = 231858
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 0, rd , 0
wr , 2, rd , 1
wr , 0, rd , 0
wr , 2, rd , 2
mem write 1111111111111111
wr , 1, rd , 0
wr , 2, rd , 2
mem write 2222222222222222
wr , 2, rd , 0
wr , 3, rd , 2
mem write 3333333333333333
wr , 3, rd , 2
wr , 3, rd , 2
mem write 0666666666666666
wr , 4, rd , 3
wr , 4, rd , 2
wr , 4, rd , 4
wr , 5, rd , 2
wr , 4, rd , 4
wr , 5, rd , 4
mem write 1111111111111111
wr , 5, rd , 4
wr , 5, rd , 5
mem write 2222222222222222
wr , 6, rd , 4
wr , 6, rd , 5
mem write 3333333333333333
wr , 7, rd , 6
wr , 6, rd , 6
mem write 0666666666666666
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 10114.262 ; gain = 0.000 ; free physical = 171761 ; free virtual = 231857
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 1
wr , 2, rd , 2
mem write 1111111111111111
wr , 1, rd , 1
wr , 2, rd , 2
mem write 2222222222222222
wr , 2, rd , 1
wr , 3, rd , 2
mem write 3333333333333333
wr , 3, rd , 2
wr , 3, rd , 3
mem write 0666666666666666
wr , 4, rd , 2
wr , 4, rd , 3
wr , 4, rd , 4
wr , 5, rd , 3
wr , 4, rd , 4
wr , 5, rd , 5
mem write 1111111111111111
wr , 5, rd , 4
wr , 5, rd , 5
mem write 2222222222222222
wr , 6, rd , 4
wr , 6, rd , 5
mem write 3333333333333333
wr , 7, rd , 6
wr , 6, rd , 5
mem write 0666666666666666
wr , 6, rd , 5
wr , 0, rd , 0
wr , 6, rd , 5
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 10147.277 ; gain = 0.000 ; free physical = 171762 ; free virtual = 231858
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 1
wr , 2, rd , 2
mem write 1111111111111111
wr , 1, rd , 1
wr , 2, rd , 2
mem write 2222222222222222
wr , 2, rd , 1
wr , 3, rd , 2
mem write 3333333333333333
wr , 3, rd , 2
wr , 3, rd , 3
mem write 0666666666666666
wr , 4, rd , 2
wr , 4, rd , 3
wr , 4, rd , 4
wr , 5, rd , 3
wr , 4, rd , 4
wr , 5, rd , 5
mem write 1111111111111111
wr , 5, rd , 4
wr , 5, rd , 5
mem write 2222222222222222
wr , 6, rd , 4
wr , 6, rd , 5
mem write 3333333333333333
wr , 7, rd , 6
wr , 6, rd , 5
mem write 0666666666666666
wr , 6, rd , 5
wr , 0, rd , 0
wr , 6, rd , 5
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10178.293 ; gain = 7.996 ; free physical = 171770 ; free virtual = 231867
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 1
wr , 2, rd , 2
mem write 1111111111111111
wr , 1, rd , 1
wr , 2, rd , 2
mem write 2222222222222222
wr , 2, rd , 1
wr , 3, rd , 2
mem write 3333333333333333
wr , 3, rd , 2
wr , 3, rd , 3
mem write 0666666666666666
wr , 4, rd , 2
wr , 4, rd , 3
wr , 4, rd , 4
wr , 5, rd , 3
wr , 4, rd , 4
wr , 5, rd , 5
mem write 1111111111111111
wr , 5, rd , 4
wr , 5, rd , 5
mem write 2222222222222222
wr , 6, rd , 4
wr , 6, rd , 5
mem write 3333333333333333
wr , 7, rd , 6
wr , 6, rd , 5
mem write 0666666666666666
wr , 6, rd , 5
wr , 0, rd , 0
wr , 6, rd , 5
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 10211.309 ; gain = 8.996 ; free physical = 171761 ; free virtual = 231857
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 0, rd , 0
wr , 2, rd , 1
wr , 0, rd , 0
wr , 2, rd , 2
mem write 1111111111111111
wr , 1, rd , 0
wr , 2, rd , 2
mem write 2222222222222222
wr , 2, rd , 0
wr , 3, rd , 2
mem write 3333333333333333
wr , 3, rd , 2
wr , 3, rd , 2
mem write 0666666666666666
wr , 4, rd , 3
wr , 4, rd , 2
wr , 4, rd , 4
wr , 5, rd , 2
wr , 4, rd , 4
wr , 5, rd , 4
mem write 1111111111111111
wr , 5, rd , 4
wr , 5, rd , 5
mem write 2222222222222222
wr , 6, rd , 4
wr , 6, rd , 5
mem write 3333333333333333
wr , 7, rd , 6
wr , 6, rd , 6
mem write 0666666666666666
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 10258.332 ; gain = 6.996 ; free physical = 171754 ; free virtual = 231851
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 1
wr , 2, rd , 2
mem write 1111111111111111
wr , 1, rd , 1
wr , 2, rd , 2
mem write 2222222222222222
wr , 2, rd , 1
wr , 3, rd , 2
mem write 3333333333333333
wr , 3, rd , 2
wr , 3, rd , 3
mem write 0666666666666666
wr , 4, rd , 2
wr , 4, rd , 3
wr , 4, rd , 4
wr , 5, rd , 3
wr , 4, rd , 4
wr , 5, rd , 5
mem write 1111111111111111
wr , 5, rd , 4
wr , 5, rd , 5
mem write 2222222222222222
wr , 6, rd , 4
wr , 6, rd , 5
mem write 3333333333333333
wr , 7, rd , 6
wr , 6, rd , 5
mem write 0666666666666666
wr , 6, rd , 5
wr , 0, rd , 0
wr , 6, rd , 5
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 10294.348 ; gain = 0.000 ; free physical = 171745 ; free virtual = 231842
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 1
wr , 2, rd , 2
mem write 1111111111111111
wr , 1, rd , 1
mem write 2222222222222222
wr , 2, rd , 1
wr , 3, rd , 3
mem write 3333333333333333
wr , 3, rd , 2
mem write 0666666666666666
wr , 4, rd , 2
wr , 4, rd , 4
wr , 4, rd , 4
wr , 5, rd , 4
wr , 4, rd , 4
wr , 5, rd , 5
mem write 1111111111111111
wr , 5, rd , 4
wr , 5, rd , 5
mem write 2222222222222222
wr , 6, rd , 5
wr , 6, rd , 5
mem write 3333333333333333
wr , 7, rd , 5
wr , 6, rd , 5
mem write 0666666666666666
wr , 6, rd , 5
wr , 0, rd , 0
wr , 6, rd , 5
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
wr , 6, rd , 6
wr , 0, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 10340.395 ; gain = 0.000 ; free physical = 171744 ; free virtual = 231841
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 0, rd , 0
wr , 2, rd , 1
wr , 0, rd , 0
wr , 2, rd , 2
mem write 1111111111111111
wr , 1, rd , 0
wr , 2, rd , 2
mem write 2222222222222222
wr , 2, rd , 0
wr , 3, rd , 2
mem write 3333333333333333
wr , 3, rd , 2
wr , 3, rd , 2
mem write 0666666666666666
wr , 4, rd , 3
wr , 4, rd , 2
wr , 4, rd , 4
wr , 5, rd , 2
wr , 4, rd , 4
wr , 5, rd , 4
mem write 1111111111111111
wr , 5, rd , 4
wr , 5, rd , 5
mem write 2222222222222222
wr , 6, rd , 4
wr , 6, rd , 5
mem write 3333333333333333
wr , 7, rd , 6
wr , 6, rd , 6
mem write 0666666666666666
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10373.387 ; gain = 8.996 ; free physical = 171746 ; free virtual = 231843
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 0, rd , 0
wr , 2, rd , 1
wr , 0, rd , 0
wr , 2, rd , 2
mem write 1111111111111111
wr , 1, rd , 0
wr , 2, rd , 2
mem write 2222222222222222
wr , 2, rd , 0
wr , 3, rd , 2
mem write 3333333333333333
wr , 3, rd , 1
wr , 3, rd , 2
mem write 0666666666666666
wr , 4, rd , 2
wr , 4, rd , 2
wr , 4, rd , 3
wr , 5, rd , 2
wr , 4, rd , 4
wr , 5, rd , 2
mem write 1111111111111111
wr , 5, rd , 4
wr , 5, rd , 3
mem write 2222222222222222
wr , 6, rd , 4
wr , 6, rd , 3
mem write 3333333333333333
wr , 7, rd , 5
wr , 6, rd , 3
mem write 0666666666666666
wr , 6, rd , 3
wr , 6, rd , 3
wr , 6, rd , 4
wr , 6, rd , 5
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 10392.395 ; gain = 3.000 ; free physical = 171742 ; free virtual = 231839
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 0, rd , 0
wr , 2, rd , 1
wr , 0, rd , 0
wr , 2, rd , 2
mem write 1111111111111111
wr , 1, rd , 0
wr , 2, rd , 2
mem write 2222222222222222
wr , 2, rd , 0
wr , 3, rd , 2
mem write 3333333333333333
wr , 3, rd , 1
wr , 3, rd , 2
mem write 0666666666666666
wr , 4, rd , 2
wr , 4, rd , 2
wr , 4, rd , 3
wr , 5, rd , 2
wr , 4, rd , 4
wr , 5, rd , 2
mem write 1111111111111111
wr , 5, rd , 4
wr , 5, rd , 3
mem write 2222222222222222
wr , 6, rd , 4
wr , 6, rd , 3
mem write 3333333333333333
wr , 7, rd , 5
wr , 6, rd , 3
mem write 0666666666666666
wr , 6, rd , 3
wr , 6, rd , 3
wr , 6, rd , 4
wr , 6, rd , 5
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10436.418 ; gain = 3.996 ; free physical = 171737 ; free virtual = 231834
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 0, rd , 0
wr , 2, rd , 1
wr , 0, rd , 0
wr , 2, rd , 2
mem write 1111111111111111
wr , 1, rd , 0
wr , 2, rd , 2
mem write 2222222222222222
wr , 2, rd , 0
wr , 3, rd , 2
mem write 3333333333333333
wr , 3, rd , 1
wr , 3, rd , 2
mem write 0666666666666666
wr , 4, rd , 2
wr , 4, rd , 2
wr , 4, rd , 3
wr , 5, rd , 2
wr , 4, rd , 4
wr , 5, rd , 2
mem write 1111111111111111
wr , 5, rd , 4
wr , 5, rd , 3
mem write 2222222222222222
wr , 6, rd , 4
wr , 6, rd , 3
mem write 3333333333333333
wr , 7, rd , 5
wr , 6, rd , 3
mem write 0666666666666666
wr , 6, rd , 3
wr , 6, rd , 3
wr , 6, rd , 4
wr , 6, rd , 5
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 10452.426 ; gain = 7.996 ; free physical = 171747 ; free virtual = 231845
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 0, rd , 0
wr , 2, rd , 1
wr , 0, rd , 0
wr , 2, rd , 2
mem write 1111111111111111
wr , 1, rd , 0
wr , 2, rd , 2
mem write 2222222222222222
wr , 2, rd , 0
wr , 3, rd , 2
mem write 3333333333333333
wr , 3, rd , 1
wr , 3, rd , 2
mem write 0666666666666666
wr , 4, rd , 2
wr , 4, rd , 2
wr , 4, rd , 3
wr , 5, rd , 2
wr , 4, rd , 4
wr , 5, rd , 2
mem write 1111111111111111
wr , 5, rd , 4
wr , 5, rd , 3
mem write 2222222222222222
wr , 6, rd , 4
wr , 6, rd , 3
mem write 3333333333333333
wr , 7, rd , 5
wr , 6, rd , 3
mem write 0666666666666666
wr , 6, rd , 3
wr , 6, rd , 3
wr , 6, rd , 4
wr , 6, rd , 5
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10539.488 ; gain = 0.000 ; free physical = 171687 ; free virtual = 231784
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 0, rd , 0
wr , 2, rd , 1
wr , 0, rd , 0
wr , 2, rd , 2
mem write 1111111111111111
wr , 1, rd , 0
wr , 2, rd , 2
mem write 2222222222222222
wr , 2, rd , 0
wr , 3, rd , 2
mem write 3333333333333333
wr , 3, rd , 2
wr , 3, rd , 2
mem write 0666666666666666
wr , 4, rd , 3
wr , 4, rd , 2
wr , 4, rd , 4
wr , 5, rd , 2
wr , 4, rd , 4
wr , 5, rd , 4
mem write 1111111111111111
wr , 5, rd , 4
wr , 5, rd , 5
mem write 2222222222222222
wr , 6, rd , 4
wr , 6, rd , 5
mem write 3333333333333333
wr , 7, rd , 6
wr , 6, rd , 6
mem write 0666666666666666
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10619.527 ; gain = 0.000 ; free physical = 171687 ; free virtual = 231785
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'memfin' is not connected on this instance [/home/weigao/PHY-Project/IPG_TB/test_buf.v:134]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 0, rd , 0
wr , 2, rd , 1
wr , 0, rd , 0
wr , 2, rd , 2
mem write 1111111111111111
wr , 1, rd , 0
wr , 2, rd , 2
mem write 2222222222222222
wr , 2, rd , 0
wr , 3, rd , 2
mem write 3333333333333333
wr , 3, rd , 2
wr , 3, rd , 2
mem write 0666666666666666
wr , 4, rd , 3
wr , 4, rd , 2
wr , 4, rd , 4
wr , 5, rd , 2
wr , 4, rd , 4
wr , 5, rd , 4
mem write 1111111111111111
wr , 5, rd , 4
wr , 5, rd , 5
mem write 2222222222222222
wr , 6, rd , 4
wr , 6, rd , 5
mem write 3333333333333333
wr , 7, rd , 6
wr , 6, rd , 6
mem write 0666666666666666
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
wr , 6, rd , 6
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 10651.520 ; gain = 0.000 ; free physical = 171685 ; free virtual = 231783
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
WARNING: [VRFC 10-3594] non-net port 'data_in' cannot be of mode input [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:5]
ERROR: [VRFC 10-2989] 'array_reg' is not declared [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:17]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'data_out' is not permitted [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:19]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'full' is not permitted [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:80]
ERROR: [VRFC 10-2989] 'full_reg' is not declared [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:80]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'empty' is not permitted [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:81]
ERROR: [VRFC 10-2989] 'empty_reg' is not declared [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:81]
ERROR: [VRFC 10-8530] module 'mem_fifo_buf' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
WARNING: [VRFC 10-3594] non-net port 'data_in' cannot be of mode input [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:5]
ERROR: [VRFC 10-2989] 'array_reg' is not declared [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:17]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'data_out' is not permitted [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:19]
ERROR: [VRFC 10-8530] module 'mem_fifo_buf' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
WARNING: [VRFC 10-3594] non-net port 'data_in' cannot be of mode input [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:5]
ERROR: [VRFC 10-2989] 'w_data' is not declared [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:17]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'data_out' is not permitted [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:19]
ERROR: [VRFC 10-8530] module 'mem_fifo_buf' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
WARNING: [VRFC 10-3594] non-net port 'data_in' cannot be of mode input [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:5]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'data_out' is not permitted [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:19]
ERROR: [VRFC 10-8530] module 'mem_fifo_buf' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'data_out' is not permitted [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:19]
ERROR: [VRFC 10-8530] module 'mem_fifo_buf' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'space' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:144]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
ERROR: [VRFC 10-4982] syntax error near ';' [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:8]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 12070.199 ; gain = 33.828 ; free physical = 171641 ; free virtual = 231779
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 12184.254 ; gain = 0.000 ; free physical = 171639 ; free virtual = 231778
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
mem begin
wr , 0, rd , 0
mem begin
mem begin
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12231.277 ; gain = 6.996 ; free physical = 171634 ; free virtual = 231773
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 12329.348 ; gain = 0.000 ; free physical = 171628 ; free virtual = 231767
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
mem begin
wr , 0, rd , 0
mem begin
wr , 0, rd , 0
mem begin
wr , 0, rd , 0
mem begin
wr , 0, rd , 0
mem begin
wr , 1, rd , 0
mem begin
wr , 2, rd , 0
mem begin
wr , 2, rd , 0
mem begin
wr , 2, rd , 0
mem begin
wr , 3, rd , 0
mem begin
wr , 3, rd , 0
mem begin
wr , 4, rd , 0
mem begin
wr , 5, rd , 0
mem begin
wr , 5, rd , 0
mem begin
wr , 5, rd , 0
mem begin
wr , 6, rd , 0
mem begin
wr , 6, rd , 0
mem begin
wr , 6, rd , 0
mem begin
wr , 6, rd , 0
mem begin
wr , 6, rd , 0
mem begin
wr , 6, rd , 0
mem begin
wr , 6, rd , 0
mem begin
wr , 6, rd , 0
mem begin
wr , 6, rd , 0
mem begin
wr , 6, rd , 0
mem begin
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 12345.332 ; gain = 7.996 ; free physical = 171621 ; free virtual = 231760
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/w_ptr_reg}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12429.371 ; gain = 2.000 ; free physical = 171623 ; free virtual = 231762
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/data_in}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 12430.371 ; gain = 0.000 ; free physical = 171621 ; free virtual = 231760
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 12477.395 ; gain = 7.996 ; free physical = 171620 ; free virtual = 231759
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 12477.395 ; gain = 0.000 ; free physical = 171621 ; free virtual = 231760
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 12527.418 ; gain = 0.000 ; free physical = 171615 ; free virtual = 231754
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
ERROR: [VRFC 10-4982] syntax error near 'w_ptr_reg' [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:43]
ERROR: [VRFC 10-8530] module 'mem_fifo_buf' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
w_ptr_next  x
wr , 0, rd , 0
w_ptr_next  x
wr , 0, rd , 0
w_ptr_next  x
wr , 0, rd , 0
w_ptr_next  x
wr , 0, rd , 0
w_ptr_next  x
wr , 1, rd , 0
w_ptr_next  x
wr , 2, rd , 0
w_ptr_next  x
wr , 2, rd , 0
w_ptr_next  x
wr , 2, rd , 0
w_ptr_next  x
wr , 3, rd , 0
w_ptr_next  x
wr , 3, rd , 0
w_ptr_next  x
wr , 4, rd , 0
w_ptr_next  x
wr , 5, rd , 0
w_ptr_next  x
wr , 5, rd , 0
w_ptr_next  x
wr , 5, rd , 0
w_ptr_next  x
wr , 6, rd , 0
w_ptr_next  x
wr , 6, rd , 0
w_ptr_next  x
wr , 6, rd , 0
w_ptr_next  x
wr , 6, rd , 0
w_ptr_next  x
wr , 6, rd , 0
w_ptr_next  x
wr , 6, rd , 0
w_ptr_next  x
wr , 6, rd , 0
w_ptr_next  x
wr , 6, rd , 0
w_ptr_next  x
wr , 6, rd , 0
w_ptr_next  x
wr , 6, rd , 0
w_ptr_next  x
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 12644.473 ; gain = 28.004 ; free physical = 171602 ; free virtual = 231741
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
w_ptr_next  x
wr , 0, rd , 0
w_ptr_next  x
w_ptr_next  x
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 12705.504 ; gain = 3.004 ; free physical = 171568 ; free virtual = 231708
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
w_ptr_next  x
wr , 0, rd , 0
w_ptr_next  x
w_ptr_next  x
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 12721.512 ; gain = 0.000 ; free physical = 171606 ; free virtual = 231745
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 12771.535 ; gain = 7.996 ; free physical = 171600 ; free virtual = 231739
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/memory}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 12772.535 ; gain = 0.000 ; free physical = 171612 ; free virtual = 231752
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
ERROR: [VRFC 10-2989] 'wr' is not declared [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:23]
ERROR: [VRFC 10-8530] module 'mem_fifo_buf' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 13002.645 ; gain = 1.996 ; free physical = 171610 ; free virtual = 231750
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 13034.660 ; gain = 0.000 ; free physical = 171594 ; free virtual = 231735
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 13164.723 ; gain = 0.000 ; free physical = 171603 ; free virtual = 231744
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
wr_en, rd_en x, x
wr , 0, rd , 0
wr_en, rd_en x, x
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr_en, rd_en 1, x
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr_en, rd_en x, x
wr , 5, rd , 0
wr , 5, rd , 0
wr_en, rd_en 1, x
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr_en, rd_en x, x
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 13281.777 ; gain = 0.000 ; free physical = 171597 ; free virtual = 231739
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr_en, rd_en x, x
wr , 0, rd , 0
wr_en, rd_en x, x
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr_en, rd_en 1, x
wr , 2, rd , 0
wr , 3, rd , 0
wr , 3, rd , 0
wr , 4, rd , 0
wr_en, rd_en x, x
wr , 5, rd , 0
wr , 5, rd , 0
wr_en, rd_en 1, x
wr , 5, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr_en, rd_en x, x
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13324.801 ; gain = 7.996 ; free physical = 171592 ; free virtual = 231734
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr_en, rd_en x, x
wr , 0, rd , 0
wr_en, rd_en x, x
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
wr_en, rd_en 1, x
wr , 2, rd , 0
wr_en, rd_en 0, x
wr , 3, rd , 0
wr_en, rd_en 1, x
wr , 3, rd , 0
wr_en, rd_en 0, x
wr , 4, rd , 0
wr_en, rd_en x, x
wr , 5, rd , 0
wr , 5, rd , 0
wr_en, rd_en 1, x
wr , 5, rd , 0
wr_en, rd_en 0, x
wr , 6, rd , 0
wr_en, rd_en 1, x
wr , 6, rd , 0
wr_en, rd_en 0, x
wr , 6, rd , 0
wr_en, rd_en x, x
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13388.832 ; gain = 7.996 ; free physical = 171596 ; free virtual = 231737
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
ERROR: [VRFC 10-3161] cannot assign to memory 'memory' directly [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:33]
ERROR: [VRFC 10-395] cannot assign a packed type to an unpacked type [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:33]
ERROR: [VRFC 10-9468] unpacked value/target cannot be used in an assignment [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:33]
ERROR: [VRFC 10-8530] module 'mem_fifo_buf' is ignored due to previous errors [/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Time resolution is 1 ps
wr_en, rd_en x, x
wr , 0, rd , 0
write&datain 000000000000000000000000000000000000000000000000000000000000000x, data_in                   x
wr_en, rd_en x, x
wr , 0, rd , 0
write&datain 000000000000000000000000000000000000000000000000000000000000000x, data_in                   x
wr , 0, rd , 0
write&datain 000000000000000000000000000000000000000000000000000000000000000x, data_in                   x
wr , 0, rd , 0
write&datain 000000000000000000000000000000000000000000000000000000000000000x, data_in                   x
wr , 0, rd , 0
write&datain 000000000000000000000000000000000000000000000000000000000000000x, data_in                   x
wr , 1, rd , 0
write&datain 000000000000000000000000000000000000000000000000000000000000000x, data_in                   x
wr , 2, rd , 0
write&datain 000000000000000000000000000000000000000000000000000000000000000x, data_in                   x
wr , 2, rd , 0
write&datain 0000000000000000000000000000000000000000000000000000000000000001, data_in 1229782938247303441
wr_en, rd_en 1, x
wr , 2, rd , 0
write&datain 0000000000000000000000000000000000000000000000000000000000000000, data_in 2459565876494606882
wr_en, rd_en 0, x
wr , 3, rd , 0
write&datain 0000000000000000000000000000000000000000000000000000000000000001, data_in 3689348814741910323
wr_en, rd_en 1, x
wr , 3, rd , 0
write&datain 0000000000000000000000000000000000000000000000000000000000000000, data_in  461168601842738790
wr_en, rd_en 0, x
wr , 4, rd , 0
write&datain 000000000000000000000000000000000000000000000000000000000000000x, data_in                   x
wr_en, rd_en x, x
wr , 5, rd , 0
write&datain 000000000000000000000000000000000000000000000000000000000000000x, data_in                   x
wr , 5, rd , 0
write&datain 0000000000000000000000000000000000000000000000000000000000000001, data_in 1229782938247303441
wr_en, rd_en 1, x
wr , 5, rd , 0
write&datain 0000000000000000000000000000000000000000000000000000000000000000, data_in 2459565876494606882
wr_en, rd_en 0, x
wr , 6, rd , 0
write&datain 0000000000000000000000000000000000000000000000000000000000000001, data_in 3689348814741910323
wr_en, rd_en 1, x
wr , 6, rd , 0
write&datain 0000000000000000000000000000000000000000000000000000000000000000, data_in  461168601842738790
wr_en, rd_en 0, x
wr , 6, rd , 0
write&datain 000000000000000000000000000000000000000000000000000000000000000x, data_in                   x
wr_en, rd_en x, x
wr , 6, rd , 0
write&datain 000000000000000000000000000000000000000000000000000000000000000x, data_in                   x
wr , 6, rd , 0
write&datain 000000000000000000000000000000000000000000000000000000000000000x, data_in                   x
wr , 6, rd , 0
write&datain 000000000000000000000000000000000000000000000000000000000000000x, data_in                   x
wr , 6, rd , 0
write&datain 000000000000000000000000000000000000000000000000000000000000000x, data_in                   x
wr , 6, rd , 0
write&datain 000000000000000000000000000000000000000000000000000000000000000x, data_in                   x
wr , 6, rd , 0
write&datain 000000000000000000000000000000000000000000000000000000000000000x, data_in                   x
wr , 6, rd , 0
write&datain 000000000000000000000000000000000000000000000000000000000000000x, data_in                   x
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 13668.969 ; gain = 31.805 ; free physical = 171591 ; free virtual = 231733
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr_en, rd_en x, x
wr , 0, rd , 0
write&datain x, data_in                   x
wr_en, rd_en x, x
wr , 0, rd , 0
write&datain x, data_in                   x
wr , 0, rd , 0
write&datain x, data_in                   x
wr , 0, rd , 0
write&datain x, data_in                   x
wr , 0, rd , 0
write&datain x, data_in                   x
wr , 1, rd , 0
write&datain x, data_in                   x
wr , 2, rd , 0
write&datain x, data_in                   x
wr , 2, rd , 0
write&datain 1, data_in 1229782938247303441
wr_en, rd_en 1, x
wr , 2, rd , 0
write&datain 1, data_in 2459565876494606882
wr_en, rd_en 0, x
wr , 3, rd , 0
write&datain 1, data_in 3689348814741910323
wr_en, rd_en 1, x
wr , 3, rd , 0
write&datain 1, data_in  461168601842738790
wr_en, rd_en 0, x
wr , 4, rd , 0
write&datain x, data_in                   x
wr_en, rd_en x, x
wr , 5, rd , 0
write&datain x, data_in                   x
wr , 5, rd , 0
write&datain 1, data_in 1229782938247303441
wr_en, rd_en 1, x
wr , 5, rd , 0
write&datain 1, data_in 2459565876494606882
wr_en, rd_en 0, x
wr , 6, rd , 0
write&datain 1, data_in 3689348814741910323
wr_en, rd_en 1, x
wr , 6, rd , 0
write&datain 1, data_in  461168601842738790
wr_en, rd_en 0, x
wr , 6, rd , 0
write&datain x, data_in                   x
wr_en, rd_en x, x
wr , 6, rd , 0
write&datain x, data_in                   x
wr , 6, rd , 0
write&datain x, data_in                   x
wr , 6, rd , 0
write&datain x, data_in                   x
wr , 6, rd , 0
write&datain x, data_in                   x
wr , 6, rd , 0
write&datain x, data_in                   x
wr , 6, rd , 0
write&datain x, data_in                   x
wr , 6, rd , 0
write&datain x, data_in                   x
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 13668.969 ; gain = 0.000 ; free physical = 171584 ; free virtual = 231726
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr_en, rd_en x, x
wr , 0, rd , 0
write&datain x, data_in                   x
wr_en, rd_en x, x
wr , 0, rd , 0
write&datain x, data_in                   x
wr , 0, rd , 0
write&datain x, data_in                   x
wr , 0, rd , 0
write&datain x, data_in                   x
wr , 0, rd , 0
write&datain x, data_in                   x
wr , 1, rd , 0
write&datain x, data_in                   x
wr , 2, rd , 0
write&datain x, data_in                   x
wr , 2, rd , 0
write&datain 1, data_in 1229782938247303441
wr_en, rd_en 1, x
wr , 2, rd , 0
write&datain 1, data_in 2459565876494606882
wr , 3, rd , 0
write&datain 1, data_in 3689348814741910323
wr , 3, rd , 0
write&datain 1, data_in  461168601842738790
wr , 4, rd , 0
write&datain x, data_in                   x
wr_en, rd_en x, x
wr , 5, rd , 0
write&datain x, data_in                   x
wr , 5, rd , 0
write&datain 1, data_in 1229782938247303441
wr_en, rd_en 1, x
wr , 5, rd , 0
write&datain 1, data_in 2459565876494606882
wr , 6, rd , 0
write&datain 1, data_in 3689348814741910323
wr , 6, rd , 0
write&datain 1, data_in  461168601842738790
wr , 6, rd , 0
write&datain x, data_in                   x
wr_en, rd_en x, x
wr , 6, rd , 0
write&datain x, data_in                   x
wr , 6, rd , 0
write&datain x, data_in                   x
wr , 6, rd , 0
write&datain x, data_in                   x
wr , 6, rd , 0
write&datain x, data_in                   x
wr , 6, rd , 0
write&datain x, data_in                   x
wr , 6, rd , 0
write&datain x, data_in                   x
wr , 6, rd , 0
write&datain x, data_in                   x
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 13751.008 ; gain = 0.000 ; free physical = 171582 ; free virtual = 231725
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr_en, rd_en x, x
wr , 0, rd , 0
wr_en, rd_en x, x
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 0, rd , 0
wr , 1, rd , 0
wr , 2, rd , 0
wr , 2, rd , 0
datain 1111111111111111
wr_en, rd_en 1, x
wr , 2, rd , 0
datain 2222222222222222
wr , 3, rd , 0
datain 3333333333333333
wr , 3, rd , 0
datain 0666666666666666
wr , 4, rd , 0
wr_en, rd_en x, x
wr , 5, rd , 0
wr , 5, rd , 0
datain 1111111111111111
wr_en, rd_en 1, x
wr , 5, rd , 0
datain 2222222222222222
wr , 6, rd , 0
datain 3333333333333333
wr , 6, rd , 0
datain 0666666666666666
wr , 6, rd , 0
wr_en, rd_en x, x
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
wr , 6, rd , 0
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 13914.086 ; gain = 7.996 ; free physical = 171570 ; free virtual = 231712
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
wr_en, rd_en x, x
wr_en, rd_en x, x
datain 1111111111111111
wr_en, rd_en 1, x
datain 2222222222222222
datain 3333333333333333
datain 0666666666666666
wr_en, rd_en x, x
datain 1111111111111111
wr_en, rd_en 1, x
datain 2222222222222222
datain 3333333333333333
datain 0666666666666666
wr_en, rd_en x, x
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 13946.102 ; gain = 0.000 ; free physical = 171568 ; free virtual = 231710
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'r_data' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:141]
ERROR: [VRFC 10-3180] cannot find port 'wr' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:138]
ERROR: [VRFC 10-3180] cannot find port 'rd' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:137]
ERROR: [VRFC 10-3180] cannot find port 'w_data' on this module [/home/weigao/PHY-Project/IPG_TB/test_buf.v:135]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj test_buf_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/buf_mon.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module buf_mon
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/mem_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/Buffer_RTL/net_fifo_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module net_fifo_buf
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/weigao/PHY-Project/IPG_TB/test_buf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test_buf
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:77]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:81]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:83]
WARNING: [VRFC 10-8497] literal value 'h11111111111111111 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:105]
WARNING: [VRFC 10-8497] literal value 'h222222222222222222 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:109]
WARNING: [VRFC 10-8497] literal value 'h333333333333333333 truncated to fit in 64 bits [/home/weigao/PHY-Project/IPG_TB/test_buf.v:111]
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'test_buf'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /home/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_buf_behav xil_defaultlib.test_buf xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/weigao/project_JUNE/project_JUNE.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.mem_fifo_buf
Compiling module xil_defaultlib.net_fifo_buf
Compiling module xil_defaultlib.buf_mon
Compiling module xil_defaultlib.test_buf
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_buf_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Time resolution is 1 ps
$finish called at time : 50 ns : File "/home/weigao/PHY-Project/IPG_TB/test_buf.v" Line 124
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 14742.484 ; gain = 15.008 ; free physical = 171546 ; free virtual = 231686
update_compile_order -fileset sources_1
current_wave_config {vivadotest_ipg_mac_phy_10g_2P_behav.wcfg}
vivadotest_ipg_mac_phy_10g_2P_behav.wcfg
add_wave {{/test_buf/memq/array_reg}} 
relaunch_sim
