#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar 29 16:35:58 2020
# Process ID: 4396
# Current directory: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_4_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7852 C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_4_1\lab2_4_1.xpr
# Log file: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_4_1/vivado.log
# Journal file: C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_4_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab2_4_1/lab2_4_1.xpr
update_compile_order -fileset sources_1
create_project lab8_1_1 C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1 -part xc7a100tcsg324-1
file mkdir C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new
close [ open C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/lookahead_adder.v w ]
add_files C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/lookahead_adder.v
update_compile_order -fileset sources_1
current_project lab2_4_1
current_project lab8_1_1
close [ open C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/fulladder.v w ]
add_files C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/fulladder.v
update_compile_order -fileset sources_1
current_project lab2_4_1
current_project lab8_1_1
close [ open C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/TOP.v w ]
add_files C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/TOP.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project lab2_4_1
close_project
close [ open C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/testbench.v w ]
add_files C:/Users/lucas/Documents/fpga/lab2/Lab2_afterlab/Lab2/lab8_1_1/lab8_1_1.srcs/sources_1/new/testbench.v
update_compile_order -fileset sources_1
launch_simulation
source TOP.tcl
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
launch_simulation
close_sim
launch_simulation
source testbench.tcl
close_sim
